{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670347904837 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670347904841 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  6 11:31:44 2022 " "Processing started: Tue Dec  6 11:31:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670347904841 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670347904841 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670347904841 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670347905380 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670347905380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "reset_delay.v" "" { Text "U:/CPRE281/CPU/Final Project/reset_delay.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670347909644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670347909644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display.v 2 2 " "Found 2 design units, including 2 entities, in source file lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "LCD_Display.v" "" { Text "U:/CPRE281/CPU/Final Project/LCD_Display.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670347909777 ""} { "Info" "ISGN_ENTITY_NAME" "2 LCD_display_string " "Found entity 2: LCD_display_string" {  } { { "LCD_Display.v" "" { Text "U:/CPRE281/CPU/Final Project/LCD_Display.v" 265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670347909777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670347909777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "LCD.v" "" { Text "U:/CPRE281/CPU/Final Project/LCD.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670347909893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670347909893 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "BCD_7_bit.v(9) " "Verilog HDL information at BCD_7_bit.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "BCD_7_bit.v" "" { Text "U:/CPRE281/CPU/Final Project/BCD_7_bit.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1670347909990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_7_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_7_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_7_bit " "Found entity 1: BCD_7_bit" {  } { { "BCD_7_bit.v" "" { Text "U:/CPRE281/CPU/Final Project/BCD_7_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670347910005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670347910005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/debouncer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670347910088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670347910088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_1024.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider_1024.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670347910723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670347910723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeros.v 1 1 " "Found 1 design units, including 1 entities, in source file zeros.v" { { "Info" "ISGN_ENTITY_NAME" "1 Zeros " "Found entity 1: Zeros" {  } { { "Zeros.v" "" { Text "U:/CPRE281/CPU/Final Project/Zeros.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670347910804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670347910804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 XOR_8_bit " "Found entity 1: XOR_8_bit" {  } { { "XOR_8_bit.v" "" { Text "U:/CPRE281/CPU/Final Project/XOR_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670347910884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670347910884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_3_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_3_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 XOR_3_bit " "Found entity 1: XOR_3_bit" {  } { { "XOR_3_bit.v" "" { Text "U:/CPRE281/CPU/Final Project/XOR_3_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670347910966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670347910966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/CPU/Final Project/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670347911047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670347911047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "U:/CPRE281/CPU/Final Project/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670347911128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670347911128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_16_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_16_bit " "Found entity 1: reg_16_bit" {  } { { "reg_16_bit.v" "" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670347911209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670347911209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8_bit " "Found entity 1: reg_8_bit" {  } { { "reg_8_bit.v" "" { Text "U:/CPRE281/CPU/Final Project/reg_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670347911289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670347911289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670347911417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670347911417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 OR_8_bit " "Found entity 1: OR_8_bit" {  } { { "OR_8_bit.v" "" { Text "U:/CPRE281/CPU/Final Project/OR_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670347911495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670347911495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_7_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or_7_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 OR_7_bit " "Found entity 1: OR_7_bit" {  } { { "OR_7_bit.v" "" { Text "U:/CPRE281/CPU/Final Project/OR_7_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670347911572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670347911572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_5_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or_5_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 OR_5_bit " "Found entity 1: OR_5_bit" {  } { { "OR_5_bit.v" "" { Text "U:/CPRE281/CPU/Final Project/OR_5_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670347911649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670347911649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ones.v 1 1 " "Found 1 design units, including 1 entities, in source file ones.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ones " "Found entity 1: Ones" {  } { { "Ones.v" "" { Text "U:/CPRE281/CPU/Final Project/Ones.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670347911728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670347911728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainreg.v 1 1 " "Found 1 design units, including 1 entities, in source file mainreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainreg " "Found entity 1: mainreg" {  } { { "mainreg.v" "" { Text "U:/CPRE281/CPU/Final Project/mainreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670347911805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670347911805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem_prgm.v 1 1 " "Found 1 design units, including 1 entities, in source file imem_prgm.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM_PRGM " "Found entity 1: IMEM_PRGM" {  } { { "IMEM_PRGM.v" "" { Text "U:/CPRE281/CPU/Final Project/IMEM_PRGM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670347911890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670347911890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.bdf 1 1 " "Found 1 design units, including 1 entities, in source file imem.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM " "Found entity 1: IMEM" {  } { { "IMEM.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/IMEM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670347911985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670347911985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem_prgm.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem_prgm.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMEM_PRGM " "Found entity 1: DMEM_PRGM" {  } { { "DMEM_PRGM.v" "" { Text "U:/CPRE281/CPU/Final Project/DMEM_PRGM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670347912095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670347912095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dmem.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DMEM " "Found entity 1: DMEM" {  } { { "DMEM.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/DMEM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670347912213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670347912213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder3to8 " "Found entity 1: Decoder3to8" {  } { { "Decoder3to8.v" "" { Text "U:/CPRE281/CPU/Final Project/Decoder3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670347912298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670347912298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder2to4 " "Found entity 1: Decoder2to4" {  } { { "Decoder2to4.v" "" { Text "U:/CPRE281/CPU/Final Project/Decoder2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670347912376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670347912376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_8_bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cla_8_bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_8_bit " "Found entity 1: CLA_8_bit" {  } { { "CLA_8_bit.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/CLA_8_bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670347913047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670347913047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux_16_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file busmux_16_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 busmux_16_to_1 " "Found entity 1: busmux_16_to_1" {  } { { "busmux_16_to_1.v" "" { Text "U:/CPRE281/CPU/Final Project/busmux_16_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670347913128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670347913128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux_8_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file busmux_8_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 busmux_8_to_1 " "Found entity 1: busmux_8_to_1" {  } { { "busmux_8_to_1.v" "" { Text "U:/CPRE281/CPU/Final Project/busmux_8_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670347913212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670347913212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux_4_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file busmux_4_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 busmux_4_to_1 " "Found entity 1: busmux_4_to_1" {  } { { "busmux_4_to_1.v" "" { Text "U:/CPRE281/CPU/Final Project/busmux_4_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670347913294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670347913294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_1_to_8.v 1 1 " "Found 1 design units, including 1 entities, in source file bit_1_to_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_1_to_8 " "Found entity 1: bit_1_to_8" {  } { { "bit_1_to_8.v" "" { Text "U:/CPRE281/CPU/Final Project/bit_1_to_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670347913379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670347913379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND_8_bit " "Found entity 1: AND_8_bit" {  } { { "AND_8_bit.v" "" { Text "U:/CPRE281/CPU/Final Project/AND_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670347913462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670347913462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_7_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_7_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND_7_bit " "Found entity 1: AND_7_bit" {  } { { "AND_7_bit.v" "" { Text "U:/CPRE281/CPU/Final Project/AND_7_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670347913544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670347913544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_5_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_5_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND_5_bit " "Found entity 1: AND_5_bit" {  } { { "AND_5_bit.v" "" { Text "U:/CPRE281/CPU/Final Project/AND_5_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670347913711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670347913711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670347913796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670347913796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags.v 1 1 " "Found 1 design units, including 1 entities, in source file flags.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flags " "Found entity 1: Flags" {  } { { "Flags.v" "" { Text "U:/CPRE281/CPU/Final Project/Flags.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670347913878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670347913878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.bdf 1 1 " "Found 1 design units, including 1 entities, in source file finalproject.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject " "Found entity 1: FinalProject" {  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670347913994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670347913994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/Control.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670347914116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670347914116 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D register.v(4) " "Verilog HDL Implicit Net warning at register.v(4): created implicit net for \"D\"" {  } { { "register.v" "" { Text "U:/CPRE281/CPU/Final Project/register.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347914117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Y0 mainreg.v(8) " "Verilog HDL Implicit Net warning at mainreg.v(8): created implicit net for \"Y0\"" {  } { { "mainreg.v" "" { Text "U:/CPRE281/CPU/Final Project/mainreg.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347914117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Y1 mainreg.v(8) " "Verilog HDL Implicit Net warning at mainreg.v(8): created implicit net for \"Y1\"" {  } { { "mainreg.v" "" { Text "U:/CPRE281/CPU/Final Project/mainreg.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347914117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Y2 mainreg.v(8) " "Verilog HDL Implicit Net warning at mainreg.v(8): created implicit net for \"Y2\"" {  } { { "mainreg.v" "" { Text "U:/CPRE281/CPU/Final Project/mainreg.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347914117 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Y3 mainreg.v(8) " "Verilog HDL Implicit Net warning at mainreg.v(8): created implicit net for \"Y3\"" {  } { { "mainreg.v" "" { Text "U:/CPRE281/CPU/Final Project/mainreg.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347914117 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalProject " "Elaborating entity \"FinalProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670347914828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flags Flags:inst4 " "Elaborating entity \"Flags\" for hierarchy \"Flags:inst4\"" {  } { { "FinalProject.bdf" "inst4" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { 144 1040 1192 256 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347914879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register Flags:inst4\|register:A " "Elaborating entity \"register\" for hierarchy \"Flags:inst4\|register:A\"" {  } { { "Flags.v" "A" { Text "U:/CPRE281/CPU/Final Project/Flags.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347914918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:inst9 " "Elaborating entity \"Control\" for hierarchy \"Control:inst9\"" {  } { { "FinalProject.bdf" "inst9" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { -280 1304 1488 104 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347914953 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst " "Primitive \"NOT\" of instance \"inst\" not used" {  } { { "Control.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/Control.bdf" { { 136 248 280 184 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1670347914976 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst10 " "Primitive \"NOT\" of instance \"inst10\" not used" {  } { { "Control.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/Control.bdf" { { 136 296 328 184 "inst10" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1670347914976 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst11 " "Primitive \"NOT\" of instance \"inst11\" not used" {  } { { "Control.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/Control.bdf" { { 136 344 376 184 "inst11" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1670347914976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_5_bit Control:inst9\|AND_5_bit:inst78 " "Elaborating entity \"AND_5_bit\" for hierarchy \"Control:inst9\|AND_5_bit:inst78\"" {  } { { "Control.bdf" "inst78" { Schematic "U:/CPRE281/CPU/Final Project/Control.bdf" { { 1288 712 840 1432 "inst78" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347915009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM IMEM:inst " "Elaborating entity \"IMEM\" for hierarchy \"IMEM:inst\"" {  } { { "FinalProject.bdf" "inst" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { 8 -72 64 104 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347915042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busmux_16_to_1 IMEM:inst\|busmux_16_to_1:inst16 " "Elaborating entity \"busmux_16_to_1\" for hierarchy \"IMEM:inst\|busmux_16_to_1:inst16\"" {  } { { "IMEM.bdf" "inst16" { Schematic "U:/CPRE281/CPU/Final Project/IMEM.bdf" { { -160 1384 1544 176 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347915085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_16_bit IMEM:inst\|reg_16_bit:inst14 " "Elaborating entity \"reg_16_bit\" for hierarchy \"IMEM:inst\|reg_16_bit:inst14\"" {  } { { "IMEM.bdf" "inst14" { Schematic "U:/CPRE281/CPU/Final Project/IMEM.bdf" { { -888 920 1096 -776 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347915125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX IMEM:inst\|BUSMUX:inst24 " "Elaborating entity \"BUSMUX\" for hierarchy \"IMEM:inst\|BUSMUX:inst24\"" {  } { { "IMEM.bdf" "inst24" { Schematic "U:/CPRE281/CPU/Final Project/IMEM.bdf" { { -728 440 552 -640 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347915180 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IMEM:inst\|BUSMUX:inst24 " "Elaborated megafunction instantiation \"IMEM:inst\|BUSMUX:inst24\"" {  } { { "IMEM.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/IMEM.bdf" { { -728 440 552 -640 "inst24" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347915198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IMEM:inst\|BUSMUX:inst24 " "Instantiated megafunction \"IMEM:inst\|BUSMUX:inst24\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670347915199 ""}  } { { "IMEM.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/IMEM.bdf" { { -728 440 552 -640 "inst24" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670347915199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux IMEM:inst\|BUSMUX:inst24\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"IMEM:inst\|BUSMUX:inst24\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347915230 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "IMEM:inst\|BUSMUX:inst24\|lpm_mux:\$00000 IMEM:inst\|BUSMUX:inst24 " "Elaborated megafunction instantiation \"IMEM:inst\|BUSMUX:inst24\|lpm_mux:\$00000\", which is child of megafunction instantiation \"IMEM:inst\|BUSMUX:inst24\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "IMEM.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/IMEM.bdf" { { -728 440 552 -640 "inst24" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347915251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7rc " "Found entity 1: mux_7rc" {  } { { "db/mux_7rc.tdf" "" { Text "U:/CPRE281/CPU/Final Project/db/mux_7rc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670347915334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670347915334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7rc IMEM:inst\|BUSMUX:inst24\|lpm_mux:\$00000\|mux_7rc:auto_generated " "Elaborating entity \"mux_7rc\" for hierarchy \"IMEM:inst\|BUSMUX:inst24\|lpm_mux:\$00000\|mux_7rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347915335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM_PRGM IMEM:inst\|IMEM_PRGM:inst17 " "Elaborating entity \"IMEM_PRGM\" for hierarchy \"IMEM:inst\|IMEM_PRGM:inst17\"" {  } { { "IMEM.bdf" "inst17" { Schematic "U:/CPRE281/CPU/Final Project/IMEM.bdf" { { 128 144 280 432 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347915377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst12 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst12\"" {  } { { "FinalProject.bdf" "inst12" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { -88 -104 8 0 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347915513 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst12 " "Elaborated megafunction instantiation \"BUSMUX:inst12\"" {  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { -88 -104 8 0 "inst12" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347915532 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst12 " "Instantiated megafunction \"BUSMUX:inst12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670347915533 ""}  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { -88 -104 8 0 "inst12" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670347915533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:inst18 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:inst18\"" {  } { { "FinalProject.bdf" "inst18" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { -72 -488 -336 24 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347915547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1024 debouncer:inst18\|clock_divider_1024:inst3 " "Elaborating entity \"clock_divider_1024\" for hierarchy \"debouncer:inst18\|clock_divider_1024:inst3\"" {  } { { "debouncer.bdf" "inst3" { Schematic "U:/CPRE281/CPU/Final Project/debouncer.bdf" { { 168 448 600 232 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347915626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst5 " "Elaborating entity \"PC\" for hierarchy \"PC:inst5\"" {  } { { "FinalProject.bdf" "inst5" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { 40 -240 -104 168 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347915829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst3 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst3\"" {  } { { "FinalProject.bdf" "inst3" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { 208 792 968 336 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347915929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_8_bit ALU:inst3\|CLA_8_bit:inst1 " "Elaborating entity \"CLA_8_bit\" for hierarchy \"ALU:inst3\|CLA_8_bit:inst1\"" {  } { { "ALU.bdf" "inst1" { Schematic "U:/CPRE281/CPU/Final Project/ALU.bdf" { { 288 616 816 384 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347915973 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst1 " "Block or symbol \"AND2\" of instance \"inst1\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/CLA_8_bit.bdf" { { 752 5032 5080 816 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670347915995 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND3 inst23 " "Block or symbol \"AND3\" of instance \"inst23\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/CLA_8_bit.bdf" { { 752 4816 4864 816 "inst23" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670347915995 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND4 inst24 " "Block or symbol \"AND4\" of instance \"inst24\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/CLA_8_bit.bdf" { { 752 4504 4584 816 "inst24" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670347915995 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR_3_bit inst19 " "Block or symbol \"XOR_3_bit\" of instance \"inst19\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/CLA_8_bit.bdf" { { 752 4232 4344 880 "inst19" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670347915995 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND4 inst30 " "Block or symbol \"AND4\" of instance \"inst30\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/CLA_8_bit.bdf" { { 752 4048 4128 816 "inst30" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670347915997 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR_3_bit inst22 " "Block or symbol \"XOR_3_bit\" of instance \"inst22\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/CLA_8_bit.bdf" { { 752 3760 3872 880 "inst22" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670347915997 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND_5_bit inst37 " "Block or symbol \"AND_5_bit\" of instance \"inst37\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/CLA_8_bit.bdf" { { 752 3520 3664 880 "inst37" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670347915997 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR_3_bit inst21 " "Block or symbol \"XOR_3_bit\" of instance \"inst21\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/CLA_8_bit.bdf" { { 752 3160 3272 880 "inst21" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670347915997 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND6 inst41 " "Block or symbol \"AND6\" of instance \"inst41\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/CLA_8_bit.bdf" { { 752 2888 3000 816 "inst41" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670347915997 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND4 inst44 " "Block or symbol \"AND4\" of instance \"inst44\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/CLA_8_bit.bdf" { { 752 2680 2760 816 "inst44" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670347915997 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR_3_bit inst28 " "Block or symbol \"XOR_3_bit\" of instance \"inst28\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/CLA_8_bit.bdf" { { 752 2392 2504 880 "inst28" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670347915997 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND_7_bit inst49 " "Block or symbol \"AND_7_bit\" of instance \"inst49\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/CLA_8_bit.bdf" { { 752 2088 2264 880 "inst49" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670347915997 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND_5_bit inst51 " "Block or symbol \"AND_5_bit\" of instance \"inst51\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/CLA_8_bit.bdf" { { 752 1848 1992 880 "inst51" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670347915997 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR_3_bit inst20 " "Block or symbol \"XOR_3_bit\" of instance \"inst20\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/CLA_8_bit.bdf" { { 752 1488 1600 880 "inst20" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670347915997 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND8 inst58 " "Block or symbol \"AND8\" of instance \"inst58\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/CLA_8_bit.bdf" { { 752 1216 1360 816 "inst58" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670347915998 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND6 inst60 " "Block or symbol \"AND6\" of instance \"inst60\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/CLA_8_bit.bdf" { { 752 944 1056 816 "inst60" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670347915998 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND4 inst63 " "Block or symbol \"AND4\" of instance \"inst63\" overlaps another block or symbol" {  } { { "CLA_8_bit.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/CLA_8_bit.bdf" { { 752 736 816 816 "inst63" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670347915998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_8_bit ALU:inst3\|CLA_8_bit:inst1\|XOR_8_bit:inst69 " "Elaborating entity \"XOR_8_bit\" for hierarchy \"ALU:inst3\|CLA_8_bit:inst1\|XOR_8_bit:inst69\"" {  } { { "CLA_8_bit.bdf" "inst69" { Schematic "U:/CPRE281/CPU/Final Project/CLA_8_bit.bdf" { { 312 712 896 392 "inst69" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347916184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_1_to_8 ALU:inst3\|CLA_8_bit:inst1\|bit_1_to_8:inst68 " "Elaborating entity \"bit_1_to_8\" for hierarchy \"ALU:inst3\|CLA_8_bit:inst1\|bit_1_to_8:inst68\"" {  } { { "CLA_8_bit.bdf" "inst68" { Schematic "U:/CPRE281/CPU/Final Project/CLA_8_bit.bdf" { { 256 536 680 336 "inst68" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347916249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_7_bit ALU:inst3\|CLA_8_bit:inst1\|AND_7_bit:inst59 " "Elaborating entity \"AND_7_bit\" for hierarchy \"ALU:inst3\|CLA_8_bit:inst1\|AND_7_bit:inst59\"" {  } { { "CLA_8_bit.bdf" "inst59" { Schematic "U:/CPRE281/CPU/Final Project/CLA_8_bit.bdf" { { 752 1048 1224 880 "inst59" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347916371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_3_bit ALU:inst3\|CLA_8_bit:inst1\|XOR_3_bit:inst16 " "Elaborating entity \"XOR_3_bit\" for hierarchy \"ALU:inst3\|CLA_8_bit:inst1\|XOR_3_bit:inst16\"" {  } { { "CLA_8_bit.bdf" "inst16" { Schematic "U:/CPRE281/CPU/Final Project/CLA_8_bit.bdf" { { 752 5072 5184 880 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347916422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_5_bit ALU:inst3\|CLA_8_bit:inst1\|OR_5_bit:inst35 " "Elaborating entity \"OR_5_bit\" for hierarchy \"ALU:inst3\|CLA_8_bit:inst1\|OR_5_bit:inst35\"" {  } { { "CLA_8_bit.bdf" "inst35" { Schematic "U:/CPRE281/CPU/Final Project/CLA_8_bit.bdf" { { 896 3992 4136 1024 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347916454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_7_bit ALU:inst3\|CLA_8_bit:inst1\|OR_7_bit:inst47 " "Elaborating entity \"OR_7_bit\" for hierarchy \"ALU:inst3\|CLA_8_bit:inst1\|OR_7_bit:inst47\"" {  } { { "CLA_8_bit.bdf" "inst47" { Schematic "U:/CPRE281/CPU/Final Project/CLA_8_bit.bdf" { { 904 2688 2864 1032 "inst47" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347916488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busmux_4_to_1 ALU:inst3\|busmux_4_to_1:inst " "Elaborating entity \"busmux_4_to_1\" for hierarchy \"ALU:inst3\|busmux_4_to_1:inst\"" {  } { { "ALU.bdf" "inst" { Schematic "U:/CPRE281/CPU/Final Project/ALU.bdf" { { 384 1080 1248 528 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347916525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_8_bit ALU:inst3\|AND_8_bit:inst2 " "Elaborating entity \"AND_8_bit\" for hierarchy \"ALU:inst3\|AND_8_bit:inst2\"" {  } { { "ALU.bdf" "inst2" { Schematic "U:/CPRE281/CPU/Final Project/ALU.bdf" { { 400 616 800 480 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347916559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_8_bit ALU:inst3\|OR_8_bit:inst3 " "Elaborating entity \"OR_8_bit\" for hierarchy \"ALU:inst3\|OR_8_bit:inst3\"" {  } { { "ALU.bdf" "inst3" { Schematic "U:/CPRE281/CPU/Final Project/ALU.bdf" { { 496 616 800 576 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347916593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainreg mainreg:inst7 " "Elaborating entity \"mainreg\" for hierarchy \"mainreg:inst7\"" {  } { { "FinalProject.bdf" "inst7" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { 112 336 520 352 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347916628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder2to4 mainreg:inst7\|Decoder2to4:decoder " "Elaborating entity \"Decoder2to4\" for hierarchy \"mainreg:inst7\|Decoder2to4:decoder\"" {  } { { "mainreg.v" "decoder" { Text "U:/CPRE281/CPU/Final Project/mainreg.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347916663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8_bit mainreg:inst7\|reg_8_bit:A " "Elaborating entity \"reg_8_bit\" for hierarchy \"mainreg:inst7\|reg_8_bit:A\"" {  } { { "mainreg.v" "A" { Text "U:/CPRE281/CPU/Final Project/mainreg.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347916701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zeros mainreg:inst7\|Zeros:Z " "Elaborating entity \"Zeros\" for hierarchy \"mainreg:inst7\|Zeros:Z\"" {  } { { "mainreg.v" "Z" { Text "U:/CPRE281/CPU/Final Project/mainreg.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347916741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ones mainreg:inst7\|Ones:O " "Elaborating entity \"Ones\" for hierarchy \"mainreg:inst7\|Ones:O\"" {  } { { "mainreg.v" "O" { Text "U:/CPRE281/CPU/Final Project/mainreg.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347916775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMEM DMEM:inst2 " "Elaborating entity \"DMEM\" for hierarchy \"DMEM:inst2\"" {  } { { "FinalProject.bdf" "inst2" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { 344 1296 1592 536 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347916808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX DMEM:inst2\|BUSMUX:inst23 " "Elaborating entity \"BUSMUX\" for hierarchy \"DMEM:inst2\|BUSMUX:inst23\"" {  } { { "DMEM.bdf" "inst23" { Schematic "U:/CPRE281/CPU/Final Project/DMEM.bdf" { { 232 480 592 320 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347916854 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DMEM:inst2\|BUSMUX:inst23 " "Elaborated megafunction instantiation \"DMEM:inst2\|BUSMUX:inst23\"" {  } { { "DMEM.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/DMEM.bdf" { { 232 480 592 320 "inst23" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347916888 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DMEM:inst2\|BUSMUX:inst23 " "Instantiated megafunction \"DMEM:inst2\|BUSMUX:inst23\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670347916889 ""}  } { { "DMEM.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/DMEM.bdf" { { 232 480 592 320 "inst23" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670347916889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux DMEM:inst2\|BUSMUX:inst23\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"DMEM:inst2\|BUSMUX:inst23\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347916902 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DMEM:inst2\|BUSMUX:inst23\|lpm_mux:\$00000 DMEM:inst2\|BUSMUX:inst23 " "Elaborated megafunction instantiation \"DMEM:inst2\|BUSMUX:inst23\|lpm_mux:\$00000\", which is child of megafunction instantiation \"DMEM:inst2\|BUSMUX:inst23\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "DMEM.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/DMEM.bdf" { { 232 480 592 320 "inst23" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347916924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_erc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_erc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_erc " "Found entity 1: mux_erc" {  } { { "db/mux_erc.tdf" "" { Text "U:/CPRE281/CPU/Final Project/db/mux_erc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670347917014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670347917014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_erc DMEM:inst2\|BUSMUX:inst23\|lpm_mux:\$00000\|mux_erc:auto_generated " "Elaborating entity \"mux_erc\" for hierarchy \"DMEM:inst2\|BUSMUX:inst23\|lpm_mux:\$00000\|mux_erc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347917015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder3to8 DMEM:inst2\|Decoder3to8:inst4 " "Elaborating entity \"Decoder3to8\" for hierarchy \"DMEM:inst2\|Decoder3to8:inst4\"" {  } { { "DMEM.bdf" "inst4" { Schematic "U:/CPRE281/CPU/Final Project/DMEM.bdf" { { 264 304 456 344 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347917065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMEM_PRGM DMEM:inst2\|DMEM_PRGM:inst24 " "Elaborating entity \"DMEM_PRGM\" for hierarchy \"DMEM:inst2\|DMEM_PRGM:inst24\"" {  } { { "DMEM.bdf" "inst24" { Schematic "U:/CPRE281/CPU/Final Project/DMEM.bdf" { { 432 296 432 608 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347917112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busmux_8_to_1 DMEM:inst2\|busmux_8_to_1:inst25 " "Elaborating entity \"busmux_8_to_1\" for hierarchy \"DMEM:inst2\|busmux_8_to_1:inst25\"" {  } { { "DMEM.bdf" "inst25" { Schematic "U:/CPRE281/CPU/Final Project/DMEM.bdf" { { 264 1592 1752 472 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347917247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:WRDMEM " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:WRDMEM\"" {  } { { "FinalProject.bdf" "WRDMEM" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { 392 1024 1136 480 "WRDMEM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347917288 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:WRDMEM " "Elaborated megafunction instantiation \"BUSMUX:WRDMEM\"" {  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { 392 1024 1136 480 "WRDMEM" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347917308 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:WRDMEM " "Instantiated megafunction \"BUSMUX:WRDMEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670347917308 ""}  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { 392 1024 1136 480 "WRDMEM" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670347917308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:WRDMEM\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:WRDMEM\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347917320 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:WRDMEM\|lpm_mux:\$00000 BUSMUX:WRDMEM " "Elaborated megafunction instantiation \"BUSMUX:WRDMEM\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:WRDMEM\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { 392 1024 1136 480 "WRDMEM" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347917337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9rc " "Found entity 1: mux_9rc" {  } { { "db/mux_9rc.tdf" "" { Text "U:/CPRE281/CPU/Final Project/db/mux_9rc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670347917424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670347917424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9rc BUSMUX:WRDMEM\|lpm_mux:\$00000\|mux_9rc:auto_generated " "Elaborating entity \"mux_9rc\" for hierarchy \"BUSMUX:WRDMEM\|lpm_mux:\$00000\|mux_9rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347917424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst10 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst10\"" {  } { { "FinalProject.bdf" "inst10" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { -680 672 792 -504 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347917466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD LCD:inst29 " "Elaborating entity \"LCD\" for hierarchy \"LCD:inst29\"" {  } { { "FinalProject.bdf" "inst29" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { -504 1832 2056 -360 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347917502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay LCD:inst29\|Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"LCD:inst29\|Reset_Delay:r0\"" {  } { { "LCD.v" "r0" { Text "U:/CPRE281/CPU/Final Project/LCD.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347917539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Display LCD:inst29\|LCD_Display:u1 " "Elaborating entity \"LCD_Display\" for hierarchy \"LCD:inst29\|LCD_Display:u1\"" {  } { { "LCD.v" "u1" { Text "U:/CPRE281/CPU/Final Project/LCD.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347917573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_7_bit LCD:inst29\|LCD_Display:u1\|BCD_7_bit:bcd1 " "Elaborating entity \"BCD_7_bit\" for hierarchy \"LCD:inst29\|LCD_Display:u1\|BCD_7_bit:bcd1\"" {  } { { "LCD_Display.v" "bcd1" { Text "U:/CPRE281/CPU/Final Project/LCD_Display.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347917671 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 BCD_7_bit.v(13) " "Verilog HDL assignment warning at BCD_7_bit.v(13): truncated value with size 8 to match size of target (7)" {  } { { "BCD_7_bit.v" "" { Text "U:/CPRE281/CPU/Final Project/BCD_7_bit.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670347917689 "|FinalProject|LCD:inst29|LCD_Display:u1|BCD_7_bit:bcd1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 BCD_7_bit.v(18) " "Verilog HDL assignment warning at BCD_7_bit.v(18): truncated value with size 32 to match size of target (7)" {  } { { "BCD_7_bit.v" "" { Text "U:/CPRE281/CPU/Final Project/BCD_7_bit.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670347917689 "|FinalProject|LCD:inst29|LCD_Display:u1|BCD_7_bit:bcd1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_display_string LCD:inst29\|LCD_Display:u1\|LCD_display_string:u1 " "Elaborating entity \"LCD_display_string\" for hierarchy \"LCD:inst29\|LCD_Display:u1\|LCD_display_string:u1\"" {  } { { "LCD_Display.v" "u1" { Text "U:/CPRE281/CPU/Final Project/LCD_Display.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347917711 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917910 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917910 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917910 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917923 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917923 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917923 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917923 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917924 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917924 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917925 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917925 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917925 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917925 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917925 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917925 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917926 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917927 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917927 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917927 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917927 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917927 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917927 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917928 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917928 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917928 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917928 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917928 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917928 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917930 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917930 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917930 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917930 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917930 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917930 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917931 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917931 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917931 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917931 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917931 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917931 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917933 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917933 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917933 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917933 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917933 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917933 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917933 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917934 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917934 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917934 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917934 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917934 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917935 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917936 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917936 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917936 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917936 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917936 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917936 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917937 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917937 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917937 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917937 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917937 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917938 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917939 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917939 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917939 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917939 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917939 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917939 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917940 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917940 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917940 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917940 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917940 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917940 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917940 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917942 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917942 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917942 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917942 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917942 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917942 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917943 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917943 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917943 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917943 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917943 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917943 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917945 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917945 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917945 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917945 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917945 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917945 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917946 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917946 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917946 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917947 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917947 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917947 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917947 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917948 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917948 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917948 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917948 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917949 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917949 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917950 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917950 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917950 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917950 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917951 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917951 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917952 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917952 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917952 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917952 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917952 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917952 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917954 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917954 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917954 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917954 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917954 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917954 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917954 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917956 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917956 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917956 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917956 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917956 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917956 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917958 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917958 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917958 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917958 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917958 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917958 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917959 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917959 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917959 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917960 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917960 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917960 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917961 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917961 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917961 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917961 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917961 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917961 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917962 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917962 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917962 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917963 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917963 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917963 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917963 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917964 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917964 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917964 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917964 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917964 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917964 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917965 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917965 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917965 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917965 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917966 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917966 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917967 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917967 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917967 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917967 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917967 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917967 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917968 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917968 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917968 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917968 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917968 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917968 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917968 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917970 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917970 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917970 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917970 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917970 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917970 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917971 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917971 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917972 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917972 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917972 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917972 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917973 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917973 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917973 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917973 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917973 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917973 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917974 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917974 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917974 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917974 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917974 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917974 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917974 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917976 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917976 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917976 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917976 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917976 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917976 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917977 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917977 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917977 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917977 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917977 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917977 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917978 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917978 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917978 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg15 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg15\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg15" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917979 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg15"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg14 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg14\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg14" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917979 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg14"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg13 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg13\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg13" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 19 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917979 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg13"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg12 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg12\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg12" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917980 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg12"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg11 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg11\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg11" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 17 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917980 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg11"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg10 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg10\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg10" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917980 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg10"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg9 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg9" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917980 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg8 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg8\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg8" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 14 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917980 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg7 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg7" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917980 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg6 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg6\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg6" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917981 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg5 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg5" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 11 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917981 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg4 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg4" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917981 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg3 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg3" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917981 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg2 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg2" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917981 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg1 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg1" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917981 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "PRESET_N reg0 32 1 " "Port \"PRESET_N\" on the entity instantiation of \"reg0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "reg_16_bit.v" "reg0" { Text "U:/CPRE281/CPU/Final Project/reg_16_bit.v" 6 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670347917981 "|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg0"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "busmux:inst12\|lpm_mux:\$00000\|mux_7rc:auto_generated\|result_node\[0\]~0 " "Found clock multiplexer busmux:inst12\|lpm_mux:\$00000\|mux_7rc:auto_generated\|result_node\[0\]~0" {  } { { "db/mux_7rc.tdf" "" { Text "U:/CPRE281/CPU/Final Project/db/mux_7rc.tdf" 30 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1670347918359 "|FinalProject|busmux:inst12|lpm_mux:$00000|mux_7rc:auto_generated|result_node[0]~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1670347918359 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "25 " "25 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1670347918714 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD:inst29\|LCD_Display:u1\|DATA_BUS\[7\] LCD_DATA\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD:inst29\|LCD_Display:u1\|DATA_BUS\[7\]\" to the node \"LCD_DATA\[7\]\" into a wire" {  } { { "LCD_Display.v" "" { Text "U:/CPRE281/CPU/Final Project/LCD_Display.v" 46 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670347918729 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD:inst29\|LCD_Display:u1\|DATA_BUS\[6\] LCD_DATA\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD:inst29\|LCD_Display:u1\|DATA_BUS\[6\]\" to the node \"LCD_DATA\[6\]\" into a wire" {  } { { "LCD_Display.v" "" { Text "U:/CPRE281/CPU/Final Project/LCD_Display.v" 46 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670347918729 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD:inst29\|LCD_Display:u1\|DATA_BUS\[5\] LCD_DATA\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD:inst29\|LCD_Display:u1\|DATA_BUS\[5\]\" to the node \"LCD_DATA\[5\]\" into a wire" {  } { { "LCD_Display.v" "" { Text "U:/CPRE281/CPU/Final Project/LCD_Display.v" 46 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670347918729 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD:inst29\|LCD_Display:u1\|DATA_BUS\[4\] LCD_DATA\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD:inst29\|LCD_Display:u1\|DATA_BUS\[4\]\" to the node \"LCD_DATA\[4\]\" into a wire" {  } { { "LCD_Display.v" "" { Text "U:/CPRE281/CPU/Final Project/LCD_Display.v" 46 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670347918729 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD:inst29\|LCD_Display:u1\|DATA_BUS\[3\] LCD_DATA\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD:inst29\|LCD_Display:u1\|DATA_BUS\[3\]\" to the node \"LCD_DATA\[3\]\" into a wire" {  } { { "LCD_Display.v" "" { Text "U:/CPRE281/CPU/Final Project/LCD_Display.v" 46 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670347918729 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD:inst29\|LCD_Display:u1\|DATA_BUS\[2\] LCD_DATA\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD:inst29\|LCD_Display:u1\|DATA_BUS\[2\]\" to the node \"LCD_DATA\[2\]\" into a wire" {  } { { "LCD_Display.v" "" { Text "U:/CPRE281/CPU/Final Project/LCD_Display.v" 46 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670347918729 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD:inst29\|LCD_Display:u1\|DATA_BUS\[1\] LCD_DATA\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD:inst29\|LCD_Display:u1\|DATA_BUS\[1\]\" to the node \"LCD_DATA\[1\]\" into a wire" {  } { { "LCD_Display.v" "" { Text "U:/CPRE281/CPU/Final Project/LCD_Display.v" 46 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670347918729 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD:inst29\|LCD_Display:u1\|DATA_BUS\[0\] LCD_DATA\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD:inst29\|LCD_Display:u1\|DATA_BUS\[0\]\" to the node \"LCD_DATA\[0\]\" into a wire" {  } { { "LCD_Display.v" "" { Text "U:/CPRE281/CPU/Final Project/LCD_Display.v" 46 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1670347918729 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1670347918729 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "IXA1 GND " "Pin \"IXA1\" is stuck at GND" {  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { -656 792 968 -640 "IXA1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670347918844 "|FinalProject|IXA1"} { "Warning" "WMLS_MLS_STUCK_PIN" "IXB1 GND " "Pin \"IXB1\" is stuck at GND" {  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { -640 792 968 -624 "IXB1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670347918844 "|FinalProject|IXB1"} { "Warning" "WMLS_MLS_STUCK_PIN" "IXC1 GND " "Pin \"IXC1\" is stuck at GND" {  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { -624 792 968 -608 "IXC1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670347918844 "|FinalProject|IXC1"} { "Warning" "WMLS_MLS_STUCK_PIN" "IXD1 GND " "Pin \"IXD1\" is stuck at GND" {  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { -608 792 968 -592 "IXD1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670347918844 "|FinalProject|IXD1"} { "Warning" "WMLS_MLS_STUCK_PIN" "IXE1 GND " "Pin \"IXE1\" is stuck at GND" {  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { -592 792 968 -576 "IXE1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670347918844 "|FinalProject|IXE1"} { "Warning" "WMLS_MLS_STUCK_PIN" "IXF1 GND " "Pin \"IXF1\" is stuck at GND" {  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { -576 792 968 -560 "IXF1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670347918844 "|FinalProject|IXF1"} { "Warning" "WMLS_MLS_STUCK_PIN" "IXG1 VCC " "Pin \"IXG1\" is stuck at VCC" {  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { -560 792 968 -544 "IXG1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670347918844 "|FinalProject|IXG1"} { "Warning" "WMLS_MLS_STUCK_PIN" "IXA2 GND " "Pin \"IXA2\" is stuck at GND" {  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { -464 792 968 -448 "IXA2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670347918844 "|FinalProject|IXA2"} { "Warning" "WMLS_MLS_STUCK_PIN" "IXB2 GND " "Pin \"IXB2\" is stuck at GND" {  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { -448 792 968 -432 "IXB2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670347918844 "|FinalProject|IXB2"} { "Warning" "WMLS_MLS_STUCK_PIN" "IXC2 GND " "Pin \"IXC2\" is stuck at GND" {  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { -432 792 968 -416 "IXC2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670347918844 "|FinalProject|IXC2"} { "Warning" "WMLS_MLS_STUCK_PIN" "IXD2 GND " "Pin \"IXD2\" is stuck at GND" {  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { -416 792 968 -400 "IXD2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670347918844 "|FinalProject|IXD2"} { "Warning" "WMLS_MLS_STUCK_PIN" "IXE2 GND " "Pin \"IXE2\" is stuck at GND" {  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { -400 792 968 -384 "IXE2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670347918844 "|FinalProject|IXE2"} { "Warning" "WMLS_MLS_STUCK_PIN" "IXF2 GND " "Pin \"IXF2\" is stuck at GND" {  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { -384 792 968 -368 "IXF2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670347918844 "|FinalProject|IXF2"} { "Warning" "WMLS_MLS_STUCK_PIN" "IXG2 VCC " "Pin \"IXG2\" is stuck at VCC" {  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { -368 792 968 -352 "IXG2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670347918844 "|FinalProject|IXG2"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEMA1 GND " "Pin \"DMEMA1\" is stuck at GND" {  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { 0 2120 2309 16 "DMEMA1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670347918844 "|FinalProject|DMEMA1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEMB1 GND " "Pin \"DMEMB1\" is stuck at GND" {  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { 16 2120 2309 32 "DMEMB1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670347918844 "|FinalProject|DMEMB1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEMC1 GND " "Pin \"DMEMC1\" is stuck at GND" {  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { 32 2120 2309 48 "DMEMC1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670347918844 "|FinalProject|DMEMC1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEMD1 GND " "Pin \"DMEMD1\" is stuck at GND" {  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { 48 2120 2310 64 "DMEMD1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670347918844 "|FinalProject|DMEMD1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEME1 GND " "Pin \"DMEME1\" is stuck at GND" {  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { 64 2120 2308 80 "DMEME1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670347918844 "|FinalProject|DMEME1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEMF1 GND " "Pin \"DMEMF1\" is stuck at GND" {  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { 80 2120 2306 96 "DMEMF1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670347918844 "|FinalProject|DMEMF1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEMG1 VCC " "Pin \"DMEMG1\" is stuck at VCC" {  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { 96 2120 2310 112 "DMEMG1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670347918844 "|FinalProject|DMEMG1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEMB2 GND " "Pin \"DMEMB2\" is stuck at GND" {  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { 216 2120 2309 232 "DMEMB2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670347918844 "|FinalProject|DMEMB2"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEMC2 GND " "Pin \"DMEMC2\" is stuck at GND" {  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { 232 2120 2309 248 "DMEMC2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670347918844 "|FinalProject|DMEMC2"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEMA3 GND " "Pin \"DMEMA3\" is stuck at GND" {  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { 400 2120 2309 416 "DMEMA3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670347918844 "|FinalProject|DMEMA3"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEMB3 GND " "Pin \"DMEMB3\" is stuck at GND" {  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { 416 2120 2309 432 "DMEMB3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670347918844 "|FinalProject|DMEMB3"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEMC3 GND " "Pin \"DMEMC3\" is stuck at GND" {  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { 432 2120 2309 448 "DMEMC3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670347918844 "|FinalProject|DMEMC3"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEMD3 GND " "Pin \"DMEMD3\" is stuck at GND" {  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { 448 2120 2310 464 "DMEMD3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670347918844 "|FinalProject|DMEMD3"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEME3 GND " "Pin \"DMEME3\" is stuck at GND" {  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { 464 2120 2308 480 "DMEME3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670347918844 "|FinalProject|DMEME3"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEMF3 GND " "Pin \"DMEMF3\" is stuck at GND" {  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { 480 2120 2306 496 "DMEMF3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670347918844 "|FinalProject|DMEMF3"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEMG3 VCC " "Pin \"DMEMG3\" is stuck at VCC" {  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { 496 2120 2310 512 "DMEMG3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670347918844 "|FinalProject|DMEMG3"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEMB4 GND " "Pin \"DMEMB4\" is stuck at GND" {  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { 616 2120 2309 632 "DMEMB4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670347918844 "|FinalProject|DMEMB4"} { "Warning" "WMLS_MLS_STUCK_PIN" "DMEMC4 GND " "Pin \"DMEMC4\" is stuck at GND" {  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { 632 2120 2309 648 "DMEMC4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670347918844 "|FinalProject|DMEMC4"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { -480 2152 2328 -464 "LCD_ON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670347918844 "|FinalProject|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { -464 2152 2328 -448 "LCD_RW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670347918844 "|FinalProject|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "IM\[11\] GND " "Pin \"IM\[11\]\" is stuck at GND" {  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { -176 136 319 -160 "IM\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670347918844 "|FinalProject|IM[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IM\[10\] GND " "Pin \"IM\[10\]\" is stuck at GND" {  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { -176 136 319 -160 "IM\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670347918844 "|FinalProject|IM[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IM\[9\] GND " "Pin \"IM\[9\]\" is stuck at GND" {  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { -176 136 319 -160 "IM\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670347918844 "|FinalProject|IM[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IM\[8\] GND " "Pin \"IM\[8\]\" is stuck at GND" {  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { -176 136 319 -160 "IM\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670347918844 "|FinalProject|IM[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670347918844 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670347918902 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670347919524 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "mainreg:inst7\|reg_8_bit:A\|register:reg4\|my_dff~0 " "Logic cell \"mainreg:inst7\|reg_8_bit:A\|register:reg4\|my_dff~0\"" {  } { { "register.v" "my_dff~0" { Text "U:/CPRE281/CPU/Final Project/register.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670347919527 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainreg:inst7\|reg_8_bit:A\|register:reg5\|my_dff~0 " "Logic cell \"mainreg:inst7\|reg_8_bit:A\|register:reg5\|my_dff~0\"" {  } { { "register.v" "my_dff~0" { Text "U:/CPRE281/CPU/Final Project/register.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670347919527 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainreg:inst7\|reg_8_bit:A\|register:reg6\|my_dff~0 " "Logic cell \"mainreg:inst7\|reg_8_bit:A\|register:reg6\|my_dff~0\"" {  } { { "register.v" "my_dff~0" { Text "U:/CPRE281/CPU/Final Project/register.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670347919527 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainreg:inst7\|reg_8_bit:A\|register:reg7\|my_dff~0 " "Logic cell \"mainreg:inst7\|reg_8_bit:A\|register:reg7\|my_dff~0\"" {  } { { "register.v" "my_dff~0" { Text "U:/CPRE281/CPU/Final Project/register.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670347919527 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainreg:inst7\|reg_8_bit:A\|register:reg0\|my_dff~0 " "Logic cell \"mainreg:inst7\|reg_8_bit:A\|register:reg0\|my_dff~0\"" {  } { { "register.v" "my_dff~0" { Text "U:/CPRE281/CPU/Final Project/register.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670347919527 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainreg:inst7\|reg_8_bit:A\|register:reg1\|my_dff~0 " "Logic cell \"mainreg:inst7\|reg_8_bit:A\|register:reg1\|my_dff~0\"" {  } { { "register.v" "my_dff~0" { Text "U:/CPRE281/CPU/Final Project/register.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670347919527 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainreg:inst7\|reg_8_bit:A\|register:reg2\|my_dff~0 " "Logic cell \"mainreg:inst7\|reg_8_bit:A\|register:reg2\|my_dff~0\"" {  } { { "register.v" "my_dff~0" { Text "U:/CPRE281/CPU/Final Project/register.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670347919527 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainreg:inst7\|reg_8_bit:A\|register:reg3\|my_dff~0 " "Logic cell \"mainreg:inst7\|reg_8_bit:A\|register:reg3\|my_dff~0\"" {  } { { "register.v" "my_dff~0" { Text "U:/CPRE281/CPU/Final Project/register.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670347919527 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1670347919527 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/CPRE281/CPU/Final Project/output_files/FinalProject.map.smsg " "Generated suppressed messages file U:/CPRE281/CPU/Final Project/output_files/FinalProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670347919706 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670347920200 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670347920200 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[4\] " "No output dependent on input pin \"IN\[4\]\"" {  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { 200 -152 16 216 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670347920643 "|FinalProject|IN[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[5\] " "No output dependent on input pin \"IN\[5\]\"" {  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { 200 -152 16 216 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670347920643 "|FinalProject|IN[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[6\] " "No output dependent on input pin \"IN\[6\]\"" {  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { 200 -152 16 216 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670347920643 "|FinalProject|IN[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[7\] " "No output dependent on input pin \"IN\[7\]\"" {  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { 200 -152 16 216 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670347920643 "|FinalProject|IN[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[0\] " "No output dependent on input pin \"IN\[0\]\"" {  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { 200 -152 16 216 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670347920643 "|FinalProject|IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[1\] " "No output dependent on input pin \"IN\[1\]\"" {  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { 200 -152 16 216 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670347920643 "|FinalProject|IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[2\] " "No output dependent on input pin \"IN\[2\]\"" {  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { 200 -152 16 216 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670347920643 "|FinalProject|IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[3\] " "No output dependent on input pin \"IN\[3\]\"" {  } { { "FinalProject.bdf" "" { Schematic "U:/CPRE281/CPU/Final Project/FinalProject.bdf" { { 200 -152 16 216 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670347920643 "|FinalProject|IN[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1670347920643 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "458 " "Implemented 458 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670347920645 ""} { "Info" "ICUT_CUT_TM_OPINS" "92 " "Implemented 92 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670347920645 ""} { "Info" "ICUT_CUT_TM_LCELLS" "346 " "Implemented 346 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670347920645 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670347920645 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 328 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 328 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4892 " "Peak virtual memory: 4892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670347920806 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  6 11:32:00 2022 " "Processing ended: Tue Dec  6 11:32:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670347920806 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670347920806 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670347920806 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670347920806 ""}
