

================================================================
== Vitis HLS Report for 'Modulation'
================================================================
* Date:           Fri Jun 17 13:15:48 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  40.00 ns|  1.838 ns|    10.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67|  2.680 us|  2.680 us|   67|   67|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |       65|       65|         6|          4|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      60|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     144|    -|
|Register         |        -|     -|      22|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      22|     204|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |data_idx_6_fu_100_p2              |         +|   0|  0|  12|           5|           1|
    |ap_block_pp0_stage3_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_condition_260                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op50_write_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op52_write_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op54_write_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op56_write_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op58_write_state4    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op60_write_state4    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op62_write_state4    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op64_write_state4    |       and|   0|  0|   2|           1|           1|
    |icmp_ln18_fu_94_p2                |      icmp|   0|  0|  10|           5|           6|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage3_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage1_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  60|          29|          27|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |AES_EN_out_blk_n             |   9|          2|    1|          2|
    |ap_NS_fsm                    |  26|          5|    1|          5|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_data_idx_5  |   9|          2|    5|         10|
    |data_idx_fu_58               |   9|          2|    5|         10|
    |real_start                   |   9|          2|    1|          2|
    |xi_blk_n                     |   9|          2|    1|          2|
    |xi_din                       |  14|          3|   16|         48|
    |xr_blk_n                     |   9|          2|    1|          2|
    |xr_din                       |  14|          3|   16|         48|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 144|         31|   51|        137|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  4|   0|    4|          0|
    |ap_done_reg                  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |  1|   0|    1|          0|
    |data_idx_fu_58               |  5|   0|    5|          0|
    |icmp_ln18_reg_178            |  1|   0|    1|          0|
    |start_once_reg               |  1|   0|    1|          0|
    |tmp_401_reg_190              |  1|   0|    1|          0|
    |tmp_402_reg_194              |  1|   0|    1|          0|
    |tmp_403_reg_198              |  1|   0|    1|          0|
    |tmp_404_reg_202              |  1|   0|    1|          0|
    |tmp_405_reg_206              |  1|   0|    1|          0|
    |tmp_406_reg_210              |  1|   0|    1|          0|
    |tmp_reg_186                  |  1|   0|    1|          0|
    |trunc_ln223_reg_182          |  1|   0|    1|          0|
    +-----------------------------+---+----+-----+-----------+
    |Total                        | 22|   0|   22|          0|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|    Modulation|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|    Modulation|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|    Modulation|  return value|
|start_full_n        |   in|    1|  ap_ctrl_hs|    Modulation|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|    Modulation|  return value|
|ap_continue         |   in|    1|  ap_ctrl_hs|    Modulation|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|    Modulation|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|    Modulation|  return value|
|start_out           |  out|    1|  ap_ctrl_hs|    Modulation|  return value|
|start_write         |  out|    1|  ap_ctrl_hs|    Modulation|  return value|
|AES_EN_out_dout     |   in|    8|     ap_fifo|    AES_EN_out|       pointer|
|AES_EN_out_empty_n  |   in|    1|     ap_fifo|    AES_EN_out|       pointer|
|AES_EN_out_read     |  out|    1|     ap_fifo|    AES_EN_out|       pointer|
|xr_din              |  out|   16|     ap_fifo|            xr|       pointer|
|xr_full_n           |   in|    1|     ap_fifo|            xr|       pointer|
|xr_write            |  out|    1|     ap_fifo|            xr|       pointer|
|xi_din              |  out|   16|     ap_fifo|            xi|       pointer|
|xi_full_n           |   in|    1|     ap_fifo|            xi|       pointer|
|xi_write            |  out|    1|     ap_fifo|            xi|       pointer|
+--------------------+-----+-----+------------+--------------+--------------+

