
*** Running vivado
    with args -log desig1_dlmb_bram_if_cntlr_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source desig1_dlmb_bram_if_cntlr_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source desig1_dlmb_bram_if_cntlr_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 292.074 ; gain = 82.297
INFO: [Synth 8-638] synthesizing module 'desig1_dlmb_bram_if_cntlr_0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex1/ex1.srcs/sources_1/bd/desig1/ip/desig1_dlmb_bram_if_cntlr_0/synth/desig1_dlmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex1/ex1.srcs/sources_1/bd/desig1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex1/ex1.srcs/sources_1/bd/desig1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-638] synthesizing module 'pselect_mask' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex1/ex1.srcs/sources_1/bd/desig1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'pselect_mask' (1#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex1/ex1.srcs/sources_1/bd/desig1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (2#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex1/ex1.srcs/sources_1/bd/desig1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (3#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex1/ex1.srcs/sources_1/bd/desig1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-256] done synthesizing module 'desig1_dlmb_bram_if_cntlr_0' (4#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex1/ex1.srcs/sources_1/bd/desig1/ip/desig1_dlmb_bram_if_cntlr_0/synth/desig1_dlmb_bram_if_cntlr_0.vhd:84]
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 331.379 ; gain = 121.602
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:37 . Memory (MB): peak = 331.379 ; gain = 121.602
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 587.258 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:01:34 . Memory (MB): peak = 587.258 ; gain = 377.480
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:01:34 . Memory (MB): peak = 587.258 ; gain = 377.480
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:01:34 . Memory (MB): peak = 587.258 ; gain = 377.480
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:01:35 . Memory (MB): peak = 587.258 ; gain = 377.480
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:01:37 . Memory (MB): peak = 587.258 ; gain = 377.480
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:02:01 . Memory (MB): peak = 588.605 ; gain = 378.828
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:02:02 . Memory (MB): peak = 588.605 ; gain = 378.828
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:02:02 . Memory (MB): peak = 607.961 ; gain = 398.184
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:02:04 . Memory (MB): peak = 607.961 ; gain = 398.184
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:02:04 . Memory (MB): peak = 607.961 ; gain = 398.184
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:02:04 . Memory (MB): peak = 607.961 ; gain = 398.184
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:02:04 . Memory (MB): peak = 607.961 ; gain = 398.184
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:02:04 . Memory (MB): peak = 607.961 ; gain = 398.184
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:02:04 . Memory (MB): peak = 607.961 ; gain = 398.184

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     3|
|2     |LUT3 |     4|
|3     |FDRE |     2|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:02:04 . Memory (MB): peak = 607.961 ; gain = 398.184
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:51 . Memory (MB): peak = 625.043 ; gain = 410.094
