<?xml version="1.0" encoding="UTF-8"?>
<package kind='package' name='ti.catalog.arm.cortexa15' nodoc='0' root='../../../../' summary='Package+of+devices+for+the+arm+Cortex+A15+family+of+Arm+processors'>
    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Erequires%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2Fpackage.html%22+title%3D%22xdc.platform%22%3Exdc.platform%3C%2Fa%3E%3B'/>
    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Erequires%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2Fpackage.html%22+title%3D%22ti.catalog.peripherals.hdvicp2%22%3Eti.catalog.peripherals.hdvicp2%3C%2Fa%3E%3B'/>
    <line blank='1' always='0'/>
    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Epackage%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eti.catalog.arm.cortexa15%3C%2Fspan%3E%3C%2Fgo%3E+%5B1%2C+0%2C+0%5D+%7B'/>
    <line tab='0' content='%7D'/>
    <unit name='ITCI663X' kind='interface' nodoc='0' metaonly='1' summary='' inherits='ti.catalog.ICpuDataSheet'>
        <synopSpec>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Epackage%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa15%2Fpackage.html%22+title%3D%22ti.catalog.arm.cortexa15%22%3Eti.catalog.arm.cortexa15%3C%2Fa%3E%3B'/>
            <line blank='1' always='0'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Einterface%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EITCI663X%3C%2Fspan%3E%3C%2Fgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3E+inherits+%3C%2Fspan%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3EICpuDataSheet%3C%2Fa%3E+%7B'/>
            <line tab='0' content='%7D'/>
        </synopSpec>
        <specInfo>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Einterface%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EITCI663X%3C%2Fspan%3E%3C%2Fgo%3E+%7B%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
            <line tab='0' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3Eti.catalog.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='1' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%22+title%3D%22xdc.platform.ICpuDataSheet%22%3Exdc.platform.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
        </specInfo>
        <group name='module-wide constants &amp; types'>
            <decl spacer='1'/>
        </group>
        <group name='module-wide config parameters'>
            <decl spacer='1'/>
            <decl spacer='1'/>
            <decl spacer='1'/>
        </group>
        <group name='module-wide data'>
        </group>
        <group name='module-wide functions'>
            <decl spacer='1'/>
        </group>
        <group name='$instance'>
            <synopSpec>
                <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A'/>
                <line blank='1' always='0'/>
            </synopSpec>
        </group>
        <group name='per-instance config parameters'>
            <synopMeta>
                <line tab='0' comment='Instance+config-params+object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+ITCI663X.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                <line tab='1' comment='A+string+identifying+the+CPU+Core' anchor='cpu.Core' altext='ti.catalog.arm.cortexa15.ITCI663X.cpuCore' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A15%2522%3B'/>
                <line tab='1' comment='A+string+that+uniquely+identifies+a+revision+of+the+core' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa15.ITCI663X.cpuCoreRevision' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                <line tab='1' comment='The+size+of+an+int+on+the+target+in+8-bit+bytes' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa15.ITCI663X.dataWordSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                <line tab='1' comment='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' anchor='device.Header' altext='xdc.platform.ICpuDataSheet.deviceHeader' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' nodoc='1' comment='' anchor='isa' altext='ti.catalog.arm.cortexa15.ITCI663X.isa' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A15%2522%3B'/>
                <line tab='1' comment='The+memory+map+returned+be+getMemoryMap%28%29' anchor='mem.Map' altext='ti.catalog.arm.cortexa15.ITCI663X.memMap' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B%2B%255D%3B'/>
                <line tab='1' comment='The+minimum+addressable+data+unit+size+in+8-bit+bytes' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa15.ITCI663X.minDataUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='The+minimum+addressable+program+unit+size+in+8-bit+bytes' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa15.ITCI663X.minProgUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='A+map+of+peripherals+available+on+the+device' anchor='peripherals' altext='xdc.platform.ICpuDataSheet.peripherals' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
            </synopMeta>
            <decl spacer='1'/>
            <decl kind='config' name='cpuCore' anchor='cpu.Core' altext='ti.catalog.arm.cortexa15.ITCI663X.cpuCore' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+identifying+the+CPU+Core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23cpu.Core%22+title%3D%22xdc.platform.ICpuDataSheet.cpuCore%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A15%2522%3B'/>
                </synopSpec>
                <docSect name='details'>
                    <docPara content='This+uniquely+identifies+the+instruction+set+that+the+CPU+can%0A++decode+and+execute.'/>
                </docSect>
            </decl>
            <decl kind='config' name='cpuCoreRevision' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa15.ITCI663X.cpuCoreRevision' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+that+uniquely+identifies+a+revision+of+the+core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23cpu.Core.Revision%22+title%3D%22xdc.platform.ICpuDataSheet.cpuCoreRevision%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%25221.0%2522%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='dataWordSize' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa15.ITCI663X.dataWordSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+size+of+an+int+on+the+target+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23data.Word.Size%22+title%3D%22xdc.platform.ICpuDataSheet.dataWordSize%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+4%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='deviceHeader' anchor='device.Header' altext='ti.catalog.arm.cortexa15.ITCI663X.deviceHeader' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23device.Header%22+title%3D%22xdc.platform.ICpuDataSheet.deviceHeader%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='isa' anchor='isa' altext='ti.catalog.arm.cortexa15.ITCI663X.isa' nodoc='1' external='1' overrides='1' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%23isa%22+title%3D%22ti.catalog.ICpuDataSheet.isa%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A15%2522%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='memMap' anchor='mem.Map' altext='ti.catalog.arm.cortexa15.ITCI663X.memMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+memory+map+returned+be+getMemoryMap%28%29'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D+%3D+%255B%2B%255D%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='minDataUnitSize' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa15.ITCI663X.minDataUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+data+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23min.Data.Unit.Size%22+title%3D%22xdc.platform.ICpuDataSheet.minDataUnitSize%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='minProgUnitSize' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa15.ITCI663X.minProgUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+program+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23min.Prog.Unit.Size%22+title%3D%22xdc.platform.ICpuDataSheet.minProgUnitSize%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
            </decl>
            <decl kind='config' name='peripherals' anchor='peripherals' altext='ti.catalog.arm.cortexa15.ITCI663X.peripherals' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='A+map+of+peripherals+available+on+the+device' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23peripherals%22+title%3D%22xdc.platform.ICpuDataSheet.peripherals%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3B'/>
                </synopSpec>
            </decl>
        </group>
        <group name='per-instance creation'>
            <synopSpec>
                <line tab='0' comment='Create+an+instance-object' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
            </synopSpec>
            <docSect name='ARGUMENTS'>
                <docChild name='revision' summary='a+string+that+identifies+revision+of+the+CPU+to+be%0A%09%09%09created.'>
                </docChild>
            </docSect>
            <docSect name='details'>
                <docPara content='A+%22data+sheet%22+for+a+CPU+allows+one+to+get+specific+attributes%0A++for+a+CPU+programatically%3B+e.g.%2C+the+memory+map+of+the+CPU.'/>
                <docPara content='Notice+that+we+don%27t+specify+CPU+registers+when+we+create+a%0A++a+data-sheet%3B+registers+are+provided+as+necessary+to+the+other%0A++functions+defined+in+this+interface.++This+allows+one+to+more+easily%0A++get+memory+maps+for+several+different+setting+of+the+registers%2C%0A++for+example.'/>
            </docSect>
        </group>
        <group name='per-instance functions'>
            <decl spacer='1'/>
            <decl kind='fxn' name='getMemoryMap' anchor='get.Memory.Map' altext='ti.catalog.arm.cortexa15.ITCI663X.getMemoryMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='Get+the+memory+map+that+corresponds+to+the+values+of+the+specified%0A++registers' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Memory.Map%22+title%3D%22xdc.platform.ICpuDataSheet.getMemoryMap%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
                </synopSpec>
                <docSect name='ARGUMENTS'>
                    <docChild name='registers' summary='a+hash+of+named+registers+to+values+at+the+time%0A%09%09%09++++an+executable+is+to+be+loaded+%28for+example%29'>
                    </docChild>
                </docSect>
                <docSect name='details'>
                    <docPara content='If+a+register+is+not+specified+and+this+register+can+affect+the%0A++memory+map%2C+the+register+is+assumed+to+be+set+to+its+reset%0A++value+%28the+value+of+the+register+immediately+after+a+CPU+reset%29.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of%0A++++++++++++++++++++++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3Exdc.platform.IPlatform.Memory%3C%2Fa%3E%3C%2Ftt%3E%0A++++++++++++++++++++++objects+that+represent+the+memory+visible+to+an%0A%09%09%09++++executable+running+on+the+CPU.'/>
                </docSect>
            </decl>
            <decl kind='fxn' name='getRegisterSet' anchor='get.Register.Set' altext='ti.catalog.arm.cortexa15.ITCI663X.getRegisterSet' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+set+of+valid+register+names+for+this+CPU' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Register.Set%22+title%3D%22xdc.platform.ICpuDataSheet.getRegisterSet%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29%3B'/>
                </synopSpec>
                <docSect name='details'>
                    <docPara content='This+function+returns+the+complete+set+of+register+names+that+may+be%0A++passed+to+the+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22ITCI663X.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.++This+function+is%0A++only+used+to+enable+one+to+write+a+%22requires+contract%22+for+the%0A++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22ITCI663X.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of+valid+register+names+%28strings%29+for+%0A%09%09++++this+device%3B+only+names+from+this+array+are+valid+keys+%0A%09%09++++for+the+registers+argument+to+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22ITCI663X.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E.'/>
                </docSect>
            </decl>
        </group>
    </unit>
    <unit name='C66AK2E05' kind='module' nodoc='0' metaonly='1' summary='' inherits='ti.catalog.arm.cortexa15.ITCI663X'>
        <synopSpec>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Epackage%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa15%2Fpackage.html%22+title%3D%22ti.catalog.arm.cortexa15%22%3Eti.catalog.arm.cortexa15%3C%2Fa%3E%3B'/>
            <line blank='1' always='0'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EC66AK2E05%3C%2Fspan%3E%3C%2Fgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3E+inherits+%3C%2Fspan%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa15%2FITCI663X.html%22+title%3D%22ti.catalog.arm.cortexa15.ITCI663X%22%3EITCI663X%3C%2Fa%3E+%7B'/>
            <line tab='0' content='%7D'/>
        </synopSpec>
        <specInfo>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EC66AK2E05%3C%2Fspan%3E%3C%2Fgo%3E+%7B%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
            <line tab='0' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa15%2FITCI663X.html%22+title%3D%22ti.catalog.arm.cortexa15.ITCI663X%22%3Eti.catalog.arm.cortexa15.ITCI663X%3C%2Fa%3E'/>
            <line tab='1' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3Eti.catalog.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='2' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%22+title%3D%22xdc.platform.ICpuDataSheet%22%3Exdc.platform.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
        </specInfo>
        <synopMeta>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+C66AK2E05+%3D+%3Cspan+class%3D%22xdoc-kw3%22%3Exdc.useModule%3C%2Fspan%3E%28%3Cspan+class%3D%22xdoc-id%22%3E%27ti.catalog.arm.cortexa15.C66AK2E05%27%3C%2Fspan%3E%29%3B'/>
        </synopMeta>
        <group name='module-wide constants &amp; types'>
            <decl spacer='1'/>
        </group>
        <group name='module-wide config parameters'>
            <decl spacer='1'/>
            <decl spacer='1'/>
            <decl spacer='1'/>
        </group>
        <group name='module-wide data'>
        </group>
        <group name='module-wide functions'>
            <decl spacer='1'/>
        </group>
        <group name='$instance'>
            <synopSpec>
                <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A'/>
                <line blank='1' always='0'/>
            </synopSpec>
        </group>
        <group name='per-instance config parameters'>
            <synopMeta>
                <line tab='0' comment='Instance+config-params+object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+C66AK2E05.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                <line tab='1' comment='A+string+identifying+the+CPU+Core' anchor='cpu.Core' altext='ti.catalog.arm.cortexa15.ITCI663X.cpuCore' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A15%2522%3B'/>
                <line tab='1' comment='A+string+that+uniquely+identifies+a+revision+of+the+core' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa15.ITCI663X.cpuCoreRevision' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                <line tab='1' comment='The+size+of+an+int+on+the+target+in+8-bit+bytes' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa15.ITCI663X.dataWordSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                <line tab='1' comment='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' anchor='device.Header' altext='xdc.platform.ICpuDataSheet.deviceHeader' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' nodoc='1' comment='' anchor='isa' altext='ti.catalog.arm.cortexa15.ITCI663X.isa' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A15%2522%3B'/>
                <line tab='1' comment='The+memory+map+returned+be+getMemoryMap%28%29' anchor='mem.Map' altext='ti.catalog.arm.cortexa15.ITCI663X.memMap' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B%2B%255D%3B'/>
                <line tab='1' comment='The+minimum+addressable+data+unit+size+in+8-bit+bytes' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa15.ITCI663X.minDataUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='The+minimum+addressable+program+unit+size+in+8-bit+bytes' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa15.ITCI663X.minProgUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='A+map+of+peripherals+available+on+the+device' anchor='peripherals' altext='xdc.platform.ICpuDataSheet.peripherals' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
            </synopMeta>
            <decl spacer='1'/>
            <decl kind='config' name='cpuCore' anchor='cpu.Core' altext='ti.catalog.arm.cortexa15.C66AK2E05.cpuCore' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+identifying+the+CPU+Core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa15%2FITCI663X.html%23cpu.Core%22+title%3D%22ti.catalog.arm.cortexa15.ITCI663X.cpuCore%22%3EITCI663X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A15%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+C66AK2E05.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A15%2522%3B'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+uniquely+identifies+the+instruction+set+that+the+CPU+can%0A++decode+and+execute.'/>
                </docSect>
            </decl>
            <decl kind='config' name='cpuCoreRevision' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa15.C66AK2E05.cpuCoreRevision' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+that+uniquely+identifies+a+revision+of+the+core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa15%2FITCI663X.html%23cpu.Core.Revision%22+title%3D%22ti.catalog.arm.cortexa15.ITCI663X.cpuCoreRevision%22%3EITCI663X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%25221.0%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+C66AK2E05.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='dataWordSize' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa15.C66AK2E05.dataWordSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+size+of+an+int+on+the+target+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa15%2FITCI663X.html%23data.Word.Size%22+title%3D%22ti.catalog.arm.cortexa15.ITCI663X.dataWordSize%22%3EITCI663X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+4%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+C66AK2E05.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='deviceHeader' anchor='device.Header' altext='ti.catalog.arm.cortexa15.C66AK2E05.deviceHeader' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23device.Header%22+title%3D%22xdc.platform.ICpuDataSheet.deviceHeader%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+C66AK2E05.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='isa' anchor='isa' altext='ti.catalog.arm.cortexa15.C66AK2E05.isa' nodoc='1' external='1' overrides='1' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa15%2FITCI663X.html%23isa%22+title%3D%22ti.catalog.arm.cortexa15.ITCI663X.isa%22%3EITCI663X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A15%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+C66AK2E05.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A15%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='memMap' anchor='mem.Map' altext='ti.catalog.arm.cortexa15.C66AK2E05.memMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+memory+map+returned+be+getMemoryMap%28%29' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa15%2FITCI663X.html%23mem.Map%22+title%3D%22ti.catalog.arm.cortexa15.ITCI663X.memMap%22%3EITCI663X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D+%3D+%255B%2B%255D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+C66AK2E05.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B%2B%255D%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minDataUnitSize' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa15.C66AK2E05.minDataUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+data+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa15%2FITCI663X.html%23min.Data.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa15.ITCI663X.minDataUnitSize%22%3EITCI663X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+C66AK2E05.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minProgUnitSize' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa15.C66AK2E05.minProgUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+program+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa15%2FITCI663X.html%23min.Prog.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa15.ITCI663X.minProgUnitSize%22%3EITCI663X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+C66AK2E05.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='peripherals' anchor='peripherals' altext='ti.catalog.arm.cortexa15.C66AK2E05.peripherals' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='A+map+of+peripherals+available+on+the+device' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23peripherals%22+title%3D%22xdc.platform.ICpuDataSheet.peripherals%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+C66AK2E05.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
        </group>
        <group name='per-instance creation'>
            <synopSpec>
                <line tab='0' comment='Create+an+instance-object' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
            </synopSpec>
            <synopMeta>
                <line elem='1'/>
                <line tab='0' comment='Allocate+instance+config-params' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+C66AK2E05.%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa15%2FC66AK2E05.html%23per-instance_config_parameters%22+title%3D%22ti.catalog.arm.cortexa15.C66AK2E05.Params%22%3EParams%3C%2Fa%3E%3B'/>
                <line tab='0' comment='Assign+individual+configs' content='params.%3Ci%3Econfig%3C%2Fi%3E+%3D+%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                <line blank='1' always='0'/>
                <line elem='0'/>
                <line tab='0' comment='Create+an+instance-object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+inst+%3D+C66AK2E05.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E%2C+params+%29%3B'/>
            </synopMeta>
            <docSect name='ARGUMENTS'>
                <docChild name='revision' summary='a+string+that+identifies+revision+of+the+CPU+to+be%0A%09%09%09created.'>
                </docChild>
            </docSect>
            <docSect name='details'>
                <docPara content='A+%22data+sheet%22+for+a+CPU+allows+one+to+get+specific+attributes%0A++for+a+CPU+programatically%3B+e.g.%2C+the+memory+map+of+the+CPU.'/>
                <docPara content='Notice+that+we+don%27t+specify+CPU+registers+when+we+create+a%0A++a+data-sheet%3B+registers+are+provided+as+necessary+to+the+other%0A++functions+defined+in+this+interface.++This+allows+one+to+more+easily%0A++get+memory+maps+for+several+different+setting+of+the+registers%2C%0A++for+example.'/>
            </docSect>
        </group>
        <group name='per-instance functions'>
            <decl spacer='1'/>
            <decl kind='fxn' name='getMemoryMap' anchor='get.Memory.Map' altext='ti.catalog.arm.cortexa15.C66AK2E05.getMemoryMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='Get+the+memory+map+that+corresponds+to+the+values+of+the+specified%0A++registers' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Memory.Map%22+title%3D%22xdc.platform.ICpuDataSheet.getMemoryMap%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='ARGUMENTS'>
                    <docChild name='registers' summary='a+hash+of+named+registers+to+values+at+the+time%0A%09%09%09++++an+executable+is+to+be+loaded+%28for+example%29'>
                    </docChild>
                </docSect>
                <docSect name='details'>
                    <docPara content='If+a+register+is+not+specified+and+this+register+can+affect+the%0A++memory+map%2C+the+register+is+assumed+to+be+set+to+its+reset%0A++value+%28the+value+of+the+register+immediately+after+a+CPU+reset%29.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of%0A++++++++++++++++++++++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3Exdc.platform.IPlatform.Memory%3C%2Fa%3E%3C%2Ftt%3E%0A++++++++++++++++++++++objects+that+represent+the+memory+visible+to+an%0A%09%09%09++++executable+running+on+the+CPU.'/>
                </docSect>
            </decl>
            <decl kind='fxn' name='getRegisterSet' anchor='get.Register.Set' altext='ti.catalog.arm.cortexa15.C66AK2E05.getRegisterSet' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+set+of+valid+register+names+for+this+CPU' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Register.Set%22+title%3D%22xdc.platform.ICpuDataSheet.getRegisterSet%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+function+returns+the+complete+set+of+register+names+that+may+be%0A++passed+to+the+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22C66AK2E05.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.++This+function+is%0A++only+used+to+enable+one+to+write+a+%22requires+contract%22+for+the%0A++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22C66AK2E05.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of+valid+register+names+%28strings%29+for+%0A%09%09++++this+device%3B+only+names+from+this+array+are+valid+keys+%0A%09%09++++for+the+registers+argument+to+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22C66AK2E05.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E.'/>
                </docSect>
            </decl>
        </group>
    </unit>
    <unit name='DRA7XX' kind='module' nodoc='0' metaonly='1' summary='' inherits='ti.catalog.ICpuDataSheet'>
        <synopSpec>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Epackage%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa15%2Fpackage.html%22+title%3D%22ti.catalog.arm.cortexa15%22%3Eti.catalog.arm.cortexa15%3C%2Fa%3E%3B'/>
            <line blank='1' always='0'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EDRA7XX%3C%2Fspan%3E%3C%2Fgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3E+inherits+%3C%2Fspan%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3EICpuDataSheet%3C%2Fa%3E+%7B'/>
            <line tab='0' content='%7D'/>
        </synopSpec>
        <specInfo>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EDRA7XX%3C%2Fspan%3E%3C%2Fgo%3E+%7B%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
            <line tab='0' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3Eti.catalog.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='1' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%22+title%3D%22xdc.platform.ICpuDataSheet%22%3Exdc.platform.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
        </specInfo>
        <synopMeta>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+DRA7XX+%3D+%3Cspan+class%3D%22xdoc-kw3%22%3Exdc.useModule%3C%2Fspan%3E%28%3Cspan+class%3D%22xdoc-id%22%3E%27ti.catalog.arm.cortexa15.DRA7XX%27%3C%2Fspan%3E%29%3B'/>
        </synopMeta>
        <group name='module-wide constants &amp; types'>
            <decl spacer='1'/>
        </group>
        <group name='module-wide config parameters'>
            <decl spacer='1'/>
            <decl spacer='1'/>
            <decl spacer='1'/>
        </group>
        <group name='module-wide data'>
        </group>
        <group name='module-wide functions'>
            <decl spacer='1'/>
        </group>
        <group name='$instance'>
            <synopSpec>
                <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A'/>
                <line blank='1' always='0'/>
            </synopSpec>
        </group>
        <group name='per-instance config parameters'>
            <synopMeta>
                <line tab='0' comment='Instance+config-params+object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+DRA7XX.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                <line tab='1' comment='A+string+identifying+the+CPU+Core' anchor='cpu.Core' altext='ti.catalog.arm.cortexa15.DRA7XX.cpuCore' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A15%2522%3B'/>
                <line tab='1' comment='A+string+that+uniquely+identifies+a+revision+of+the+core' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa15.DRA7XX.cpuCoreRevision' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                <line tab='1' comment='The+size+of+an+int+on+the+target+in+8-bit+bytes' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa15.DRA7XX.dataWordSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                <line tab='1' comment='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' anchor='device.Header' altext='xdc.platform.ICpuDataSheet.deviceHeader' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' comment='' anchor='hdvicp0' altext='ti.catalog.arm.cortexa15.DRA7XX.hdvicp0' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp0%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' nodoc='1' comment='' anchor='isa' altext='ti.catalog.arm.cortexa15.DRA7XX.isa' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A15%2522%3B'/>
                <line tab='1' comment='The+memory+map+returned+be+getMemoryMap%28%29' anchor='mem.Map' altext='ti.catalog.arm.cortexa15.DRA7XX.memMap' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522SRAM%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                <line tab='4' content='name%253A%2B%2522SRAM%2522%252C'/>
                <line tab='4' content='base%253A%2B0x402F0000%252C'/>
                <line tab='4' content='len%253A%2B0x00010000%252C'/>
                <line tab='4' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                <line tab='4' content='access%253A%2B%2522RWX%2522'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D%252C'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522OCMC_RAM1%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='comment%253A%2B%2522OCMC%2B%2528On-chip%2BRAM%2529%2BBank%2B1%2B%2528512KB%2529%2522%252C'/>
                <line tab='4' content='name%253A%2B%2522OCMC_RAM1%2522%252C'/>
                <line tab='4' content='base%253A%2B0x40300000%252C'/>
                <line tab='4' content='len%253A%2B0x00080000'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D%252C'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522OCMC_RAM2%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='comment%253A%2B%2522OCMC%2B%2528On-chip%2BRAM%2529%2BBank%2B2%2B%25281MB%2529%2522%252C'/>
                <line tab='4' content='name%253A%2B%2522OCMC_RAM2%2522%252C'/>
                <line tab='4' content='base%253A%2B0x40400000%252C'/>
                <line tab='4' content='len%253A%2B0x00100000'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D%252C'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522OCMC_RAM3%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='comment%253A%2B%2522OCMC%2B%2528On-chip%2BRAM%2529%2BBank%2B3%2B%25281MB%2529%2522%252C'/>
                <line tab='4' content='name%253A%2B%2522OCMC_RAM3%2522%252C'/>
                <line tab='4' content='base%253A%2B0x40500000%252C'/>
                <line tab='4' content='len%253A%2B0x00100000'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D'/>
                <line tab='1' content='%255D%3B'/>
                <line tab='1' comment='The+minimum+addressable+data+unit+size+in+8-bit+bytes' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa15.DRA7XX.minDataUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='The+minimum+addressable+program+unit+size+in+8-bit+bytes' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa15.DRA7XX.minProgUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='A+map+of+peripherals+available+on+the+device' anchor='peripherals' altext='xdc.platform.ICpuDataSheet.peripherals' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
            </synopMeta>
            <decl spacer='1'/>
            <decl kind='config' name='cpuCore' anchor='cpu.Core' altext='ti.catalog.arm.cortexa15.DRA7XX.cpuCore' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+identifying+the+CPU+Core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23cpu.Core%22+title%3D%22xdc.platform.ICpuDataSheet.cpuCore%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A15%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+DRA7XX.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A15%2522%3B'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+uniquely+identifies+the+instruction+set+that+the+CPU+can%0A++decode+and+execute.'/>
                </docSect>
            </decl>
            <decl kind='config' name='cpuCoreRevision' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa15.DRA7XX.cpuCoreRevision' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+that+uniquely+identifies+a+revision+of+the+core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23cpu.Core.Revision%22+title%3D%22xdc.platform.ICpuDataSheet.cpuCoreRevision%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%25221.0%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+DRA7XX.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='dataWordSize' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa15.DRA7XX.dataWordSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+size+of+an+int+on+the+target+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23data.Word.Size%22+title%3D%22xdc.platform.ICpuDataSheet.dataWordSize%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+4%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+DRA7XX.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='deviceHeader' anchor='device.Header' altext='ti.catalog.arm.cortexa15.DRA7XX.deviceHeader' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23device.Header%22+title%3D%22xdc.platform.ICpuDataSheet.deviceHeader%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+DRA7XX.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='hdvicp0' anchor='hdvicp0' altext='ti.catalog.arm.cortexa15.DRA7XX.hdvicp0' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary=''>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp0%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+DRA7XX.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp0%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='isa' anchor='isa' altext='ti.catalog.arm.cortexa15.DRA7XX.isa' nodoc='1' external='1' overrides='1' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%23isa%22+title%3D%22ti.catalog.ICpuDataSheet.isa%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A15%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+DRA7XX.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A15%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='memMap' anchor='mem.Map' altext='ti.catalog.arm.cortexa15.DRA7XX.memMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+memory+map+returned+be+getMemoryMap%28%29'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D+%3D+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x402F0000%252C'/>
                    <line tab='3' content='len%253A%2B0x00010000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522OCMC_RAM1%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522OCMC%2B%2528On-chip%2BRAM%2529%2BBank%2B1%2B%2528512KB%2529%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522OCMC_RAM1%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40300000%252C'/>
                    <line tab='3' content='len%253A%2B0x00080000'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522OCMC_RAM2%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522OCMC%2B%2528On-chip%2BRAM%2529%2BBank%2B2%2B%25281MB%2529%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522OCMC_RAM2%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40400000%252C'/>
                    <line tab='3' content='len%253A%2B0x00100000'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522OCMC_RAM3%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522OCMC%2B%2528On-chip%2BRAM%2529%2BBank%2B3%2B%25281MB%2529%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522OCMC_RAM3%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40500000%252C'/>
                    <line tab='3' content='len%253A%2B0x00100000'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+DRA7XX.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x402F0000%252C'/>
                    <line tab='3' content='len%253A%2B0x00010000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522OCMC_RAM1%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522OCMC%2B%2528On-chip%2BRAM%2529%2BBank%2B1%2B%2528512KB%2529%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522OCMC_RAM1%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40300000%252C'/>
                    <line tab='3' content='len%253A%2B0x00080000'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522OCMC_RAM2%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522OCMC%2B%2528On-chip%2BRAM%2529%2BBank%2B2%2B%25281MB%2529%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522OCMC_RAM2%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40400000%252C'/>
                    <line tab='3' content='len%253A%2B0x00100000'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522OCMC_RAM3%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522OCMC%2B%2528On-chip%2BRAM%2529%2BBank%2B3%2B%25281MB%2529%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522OCMC_RAM3%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x40500000%252C'/>
                    <line tab='3' content='len%253A%2B0x00100000'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minDataUnitSize' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa15.DRA7XX.minDataUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+data+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23min.Data.Unit.Size%22+title%3D%22xdc.platform.ICpuDataSheet.minDataUnitSize%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+DRA7XX.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minProgUnitSize' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa15.DRA7XX.minProgUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+program+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23min.Prog.Unit.Size%22+title%3D%22xdc.platform.ICpuDataSheet.minProgUnitSize%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+DRA7XX.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='peripherals' anchor='peripherals' altext='ti.catalog.arm.cortexa15.DRA7XX.peripherals' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='A+map+of+peripherals+available+on+the+device' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23peripherals%22+title%3D%22xdc.platform.ICpuDataSheet.peripherals%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+DRA7XX.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
        </group>
        <group name='per-instance creation'>
            <synopSpec>
                <line tab='0' comment='Create+an+instance-object' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
            </synopSpec>
            <synopMeta>
                <line elem='1'/>
                <line tab='0' comment='Allocate+instance+config-params' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+DRA7XX.%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa15%2FDRA7XX.html%23per-instance_config_parameters%22+title%3D%22ti.catalog.arm.cortexa15.DRA7XX.Params%22%3EParams%3C%2Fa%3E%3B'/>
                <line tab='0' comment='Assign+individual+configs' content='params.%3Ci%3Econfig%3C%2Fi%3E+%3D+%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                <line blank='1' always='0'/>
                <line elem='0'/>
                <line tab='0' comment='Create+an+instance-object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+inst+%3D+DRA7XX.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E%2C+params+%29%3B'/>
            </synopMeta>
            <docSect name='ARGUMENTS'>
                <docChild name='revision' summary='a+string+that+identifies+revision+of+the+CPU+to+be%0A%09%09%09created.'>
                </docChild>
            </docSect>
            <docSect name='details'>
                <docPara content='A+%22data+sheet%22+for+a+CPU+allows+one+to+get+specific+attributes%0A++for+a+CPU+programatically%3B+e.g.%2C+the+memory+map+of+the+CPU.'/>
                <docPara content='Notice+that+we+don%27t+specify+CPU+registers+when+we+create+a%0A++a+data-sheet%3B+registers+are+provided+as+necessary+to+the+other%0A++functions+defined+in+this+interface.++This+allows+one+to+more+easily%0A++get+memory+maps+for+several+different+setting+of+the+registers%2C%0A++for+example.'/>
            </docSect>
        </group>
        <group name='per-instance functions'>
            <decl spacer='1'/>
            <decl kind='fxn' name='getMemoryMap' anchor='get.Memory.Map' altext='ti.catalog.arm.cortexa15.DRA7XX.getMemoryMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='Get+the+memory+map+that+corresponds+to+the+values+of+the+specified%0A++registers' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Memory.Map%22+title%3D%22xdc.platform.ICpuDataSheet.getMemoryMap%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='ARGUMENTS'>
                    <docChild name='registers' summary='a+hash+of+named+registers+to+values+at+the+time%0A%09%09%09++++an+executable+is+to+be+loaded+%28for+example%29'>
                    </docChild>
                </docSect>
                <docSect name='details'>
                    <docPara content='If+a+register+is+not+specified+and+this+register+can+affect+the%0A++memory+map%2C+the+register+is+assumed+to+be+set+to+its+reset%0A++value+%28the+value+of+the+register+immediately+after+a+CPU+reset%29.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of%0A++++++++++++++++++++++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3Exdc.platform.IPlatform.Memory%3C%2Fa%3E%3C%2Ftt%3E%0A++++++++++++++++++++++objects+that+represent+the+memory+visible+to+an%0A%09%09%09++++executable+running+on+the+CPU.'/>
                </docSect>
            </decl>
            <decl kind='fxn' name='getRegisterSet' anchor='get.Register.Set' altext='ti.catalog.arm.cortexa15.DRA7XX.getRegisterSet' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+set+of+valid+register+names+for+this+CPU' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Register.Set%22+title%3D%22xdc.platform.ICpuDataSheet.getRegisterSet%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+function+returns+the+complete+set+of+register+names+that+may+be%0A++passed+to+the+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22DRA7XX.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.++This+function+is%0A++only+used+to+enable+one+to+write+a+%22requires+contract%22+for+the%0A++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22DRA7XX.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of+valid+register+names+%28strings%29+for+%0A%09%09++++this+device%3B+only+names+from+this+array+are+valid+keys+%0A%09%09++++for+the+registers+argument+to+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22DRA7XX.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E.'/>
                </docSect>
            </decl>
        </group>
    </unit>
    <unit name='OMAP5430' kind='module' nodoc='0' metaonly='1' summary='' inherits='ti.catalog.ICpuDataSheet'>
        <synopSpec>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Epackage%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa15%2Fpackage.html%22+title%3D%22ti.catalog.arm.cortexa15%22%3Eti.catalog.arm.cortexa15%3C%2Fa%3E%3B'/>
            <line blank='1' always='0'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EOMAP5430%3C%2Fspan%3E%3C%2Fgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3E+inherits+%3C%2Fspan%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3EICpuDataSheet%3C%2Fa%3E+%7B'/>
            <line tab='0' content='%7D'/>
        </synopSpec>
        <specInfo>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EOMAP5430%3C%2Fspan%3E%3C%2Fgo%3E+%7B%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
            <line tab='0' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3Eti.catalog.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='1' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%22+title%3D%22xdc.platform.ICpuDataSheet%22%3Exdc.platform.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
        </specInfo>
        <synopMeta>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+OMAP5430+%3D+%3Cspan+class%3D%22xdoc-kw3%22%3Exdc.useModule%3C%2Fspan%3E%28%3Cspan+class%3D%22xdoc-id%22%3E%27ti.catalog.arm.cortexa15.OMAP5430%27%3C%2Fspan%3E%29%3B'/>
        </synopMeta>
        <group name='module-wide constants &amp; types'>
            <decl spacer='1'/>
        </group>
        <group name='module-wide config parameters'>
            <decl spacer='1'/>
            <decl spacer='1'/>
            <decl spacer='1'/>
        </group>
        <group name='module-wide data'>
        </group>
        <group name='module-wide functions'>
            <decl spacer='1'/>
        </group>
        <group name='$instance'>
            <synopSpec>
                <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A'/>
                <line blank='1' always='0'/>
            </synopSpec>
        </group>
        <group name='per-instance config parameters'>
            <synopMeta>
                <line tab='0' comment='Instance+config-params+object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP5430.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                <line tab='1' comment='A+string+identifying+the+CPU+Core' anchor='cpu.Core' altext='ti.catalog.arm.cortexa15.OMAP5430.cpuCore' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A15%2522%3B'/>
                <line tab='1' comment='A+string+that+uniquely+identifies+a+revision+of+the+core' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa15.OMAP5430.cpuCoreRevision' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                <line tab='1' comment='The+size+of+an+int+on+the+target+in+8-bit+bytes' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa15.OMAP5430.dataWordSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                <line tab='1' comment='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' anchor='device.Header' altext='xdc.platform.ICpuDataSheet.deviceHeader' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' comment='' anchor='hdvicp0' altext='ti.catalog.arm.cortexa15.OMAP5430.hdvicp0' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp0%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' nodoc='1' comment='' anchor='isa' altext='ti.catalog.arm.cortexa15.OMAP5430.isa' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A15%2522%3B'/>
                <line tab='1' comment='The+memory+map+returned+be+getMemoryMap%28%29' anchor='mem.Map' altext='ti.catalog.arm.cortexa15.OMAP5430.memMap' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522SRAM%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                <line tab='4' content='name%253A%2B%2522SRAM%2522%252C'/>
                <line tab='4' content='base%253A%2B0x402F0000%252C'/>
                <line tab='4' content='len%253A%2B0x00008000%252C'/>
                <line tab='4' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                <line tab='4' content='access%253A%2B%2522RWX%2522'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D'/>
                <line tab='1' content='%255D%3B'/>
                <line tab='1' comment='The+minimum+addressable+data+unit+size+in+8-bit+bytes' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa15.OMAP5430.minDataUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='The+minimum+addressable+program+unit+size+in+8-bit+bytes' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa15.OMAP5430.minProgUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='A+map+of+peripherals+available+on+the+device' anchor='peripherals' altext='xdc.platform.ICpuDataSheet.peripherals' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
            </synopMeta>
            <decl spacer='1'/>
            <decl kind='config' name='cpuCore' anchor='cpu.Core' altext='ti.catalog.arm.cortexa15.OMAP5430.cpuCore' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+identifying+the+CPU+Core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23cpu.Core%22+title%3D%22xdc.platform.ICpuDataSheet.cpuCore%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A15%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP5430.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A15%2522%3B'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+uniquely+identifies+the+instruction+set+that+the+CPU+can%0A++decode+and+execute.'/>
                </docSect>
            </decl>
            <decl kind='config' name='cpuCoreRevision' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa15.OMAP5430.cpuCoreRevision' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+that+uniquely+identifies+a+revision+of+the+core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23cpu.Core.Revision%22+title%3D%22xdc.platform.ICpuDataSheet.cpuCoreRevision%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%25221.0%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP5430.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='dataWordSize' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa15.OMAP5430.dataWordSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+size+of+an+int+on+the+target+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23data.Word.Size%22+title%3D%22xdc.platform.ICpuDataSheet.dataWordSize%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+4%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP5430.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='deviceHeader' anchor='device.Header' altext='ti.catalog.arm.cortexa15.OMAP5430.deviceHeader' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23device.Header%22+title%3D%22xdc.platform.ICpuDataSheet.deviceHeader%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP5430.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='hdvicp0' anchor='hdvicp0' altext='ti.catalog.arm.cortexa15.OMAP5430.hdvicp0' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary=''>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp0%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP5430.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp0%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='isa' anchor='isa' altext='ti.catalog.arm.cortexa15.OMAP5430.isa' nodoc='1' external='1' overrides='1' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%23isa%22+title%3D%22ti.catalog.ICpuDataSheet.isa%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A15%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP5430.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A15%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='memMap' anchor='mem.Map' altext='ti.catalog.arm.cortexa15.OMAP5430.memMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+memory+map+returned+be+getMemoryMap%28%29'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D+%3D+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x402F0000%252C'/>
                    <line tab='3' content='len%253A%2B0x00008000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP5430.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x402F0000%252C'/>
                    <line tab='3' content='len%253A%2B0x00008000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minDataUnitSize' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa15.OMAP5430.minDataUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+data+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23min.Data.Unit.Size%22+title%3D%22xdc.platform.ICpuDataSheet.minDataUnitSize%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP5430.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minProgUnitSize' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa15.OMAP5430.minProgUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+program+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23min.Prog.Unit.Size%22+title%3D%22xdc.platform.ICpuDataSheet.minProgUnitSize%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP5430.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='peripherals' anchor='peripherals' altext='ti.catalog.arm.cortexa15.OMAP5430.peripherals' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='A+map+of+peripherals+available+on+the+device' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23peripherals%22+title%3D%22xdc.platform.ICpuDataSheet.peripherals%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP5430.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
        </group>
        <group name='per-instance creation'>
            <synopSpec>
                <line tab='0' comment='Create+an+instance-object' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
            </synopSpec>
            <synopMeta>
                <line elem='1'/>
                <line tab='0' comment='Allocate+instance+config-params' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+OMAP5430.%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa15%2FOMAP5430.html%23per-instance_config_parameters%22+title%3D%22ti.catalog.arm.cortexa15.OMAP5430.Params%22%3EParams%3C%2Fa%3E%3B'/>
                <line tab='0' comment='Assign+individual+configs' content='params.%3Ci%3Econfig%3C%2Fi%3E+%3D+%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                <line blank='1' always='0'/>
                <line elem='0'/>
                <line tab='0' comment='Create+an+instance-object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+inst+%3D+OMAP5430.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E%2C+params+%29%3B'/>
            </synopMeta>
            <docSect name='ARGUMENTS'>
                <docChild name='revision' summary='a+string+that+identifies+revision+of+the+CPU+to+be%0A%09%09%09created.'>
                </docChild>
            </docSect>
            <docSect name='details'>
                <docPara content='A+%22data+sheet%22+for+a+CPU+allows+one+to+get+specific+attributes%0A++for+a+CPU+programatically%3B+e.g.%2C+the+memory+map+of+the+CPU.'/>
                <docPara content='Notice+that+we+don%27t+specify+CPU+registers+when+we+create+a%0A++a+data-sheet%3B+registers+are+provided+as+necessary+to+the+other%0A++functions+defined+in+this+interface.++This+allows+one+to+more+easily%0A++get+memory+maps+for+several+different+setting+of+the+registers%2C%0A++for+example.'/>
            </docSect>
        </group>
        <group name='per-instance functions'>
            <decl spacer='1'/>
            <decl kind='fxn' name='getMemoryMap' anchor='get.Memory.Map' altext='ti.catalog.arm.cortexa15.OMAP5430.getMemoryMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='Get+the+memory+map+that+corresponds+to+the+values+of+the+specified%0A++registers' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Memory.Map%22+title%3D%22xdc.platform.ICpuDataSheet.getMemoryMap%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='ARGUMENTS'>
                    <docChild name='registers' summary='a+hash+of+named+registers+to+values+at+the+time%0A%09%09%09++++an+executable+is+to+be+loaded+%28for+example%29'>
                    </docChild>
                </docSect>
                <docSect name='details'>
                    <docPara content='If+a+register+is+not+specified+and+this+register+can+affect+the%0A++memory+map%2C+the+register+is+assumed+to+be+set+to+its+reset%0A++value+%28the+value+of+the+register+immediately+after+a+CPU+reset%29.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of%0A++++++++++++++++++++++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3Exdc.platform.IPlatform.Memory%3C%2Fa%3E%3C%2Ftt%3E%0A++++++++++++++++++++++objects+that+represent+the+memory+visible+to+an%0A%09%09%09++++executable+running+on+the+CPU.'/>
                </docSect>
            </decl>
            <decl kind='fxn' name='getRegisterSet' anchor='get.Register.Set' altext='ti.catalog.arm.cortexa15.OMAP5430.getRegisterSet' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+set+of+valid+register+names+for+this+CPU' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Register.Set%22+title%3D%22xdc.platform.ICpuDataSheet.getRegisterSet%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+function+returns+the+complete+set+of+register+names+that+may+be%0A++passed+to+the+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22OMAP5430.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.++This+function+is%0A++only+used+to+enable+one+to+write+a+%22requires+contract%22+for+the%0A++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22OMAP5430.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of+valid+register+names+%28strings%29+for+%0A%09%09++++this+device%3B+only+names+from+this+array+are+valid+keys+%0A%09%09++++for+the+registers+argument+to+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22OMAP5430.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E.'/>
                </docSect>
            </decl>
        </group>
    </unit>
    <unit name='TCI6630K2L' kind='module' nodoc='0' metaonly='1' summary='' inherits='ti.catalog.arm.cortexa15.ITCI663X'>
        <synopSpec>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Epackage%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa15%2Fpackage.html%22+title%3D%22ti.catalog.arm.cortexa15%22%3Eti.catalog.arm.cortexa15%3C%2Fa%3E%3B'/>
            <line blank='1' always='0'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ETCI6630K2L%3C%2Fspan%3E%3C%2Fgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3E+inherits+%3C%2Fspan%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa15%2FITCI663X.html%22+title%3D%22ti.catalog.arm.cortexa15.ITCI663X%22%3EITCI663X%3C%2Fa%3E+%7B'/>
            <line tab='0' content='%7D'/>
        </synopSpec>
        <specInfo>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ETCI6630K2L%3C%2Fspan%3E%3C%2Fgo%3E+%7B%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
            <line tab='0' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa15%2FITCI663X.html%22+title%3D%22ti.catalog.arm.cortexa15.ITCI663X%22%3Eti.catalog.arm.cortexa15.ITCI663X%3C%2Fa%3E'/>
            <line tab='1' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3Eti.catalog.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='2' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%22+title%3D%22xdc.platform.ICpuDataSheet%22%3Exdc.platform.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
        </specInfo>
        <synopMeta>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+TCI6630K2L+%3D+%3Cspan+class%3D%22xdoc-kw3%22%3Exdc.useModule%3C%2Fspan%3E%28%3Cspan+class%3D%22xdoc-id%22%3E%27ti.catalog.arm.cortexa15.TCI6630K2L%27%3C%2Fspan%3E%29%3B'/>
        </synopMeta>
        <group name='module-wide constants &amp; types'>
            <decl spacer='1'/>
        </group>
        <group name='module-wide config parameters'>
            <decl spacer='1'/>
            <decl spacer='1'/>
            <decl spacer='1'/>
        </group>
        <group name='module-wide data'>
        </group>
        <group name='module-wide functions'>
            <decl spacer='1'/>
        </group>
        <group name='$instance'>
            <synopSpec>
                <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A'/>
                <line blank='1' always='0'/>
            </synopSpec>
        </group>
        <group name='per-instance config parameters'>
            <synopMeta>
                <line tab='0' comment='Instance+config-params+object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TCI6630K2L.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                <line tab='1' comment='A+string+identifying+the+CPU+Core' anchor='cpu.Core' altext='ti.catalog.arm.cortexa15.ITCI663X.cpuCore' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A15%2522%3B'/>
                <line tab='1' comment='A+string+that+uniquely+identifies+a+revision+of+the+core' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa15.ITCI663X.cpuCoreRevision' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                <line tab='1' comment='The+size+of+an+int+on+the+target+in+8-bit+bytes' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa15.ITCI663X.dataWordSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                <line tab='1' comment='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' anchor='device.Header' altext='xdc.platform.ICpuDataSheet.deviceHeader' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' nodoc='1' comment='' anchor='isa' altext='ti.catalog.arm.cortexa15.ITCI663X.isa' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A15%2522%3B'/>
                <line tab='1' comment='The+memory+map+returned+be+getMemoryMap%28%29' anchor='mem.Map' altext='ti.catalog.arm.cortexa15.ITCI663X.memMap' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B%2B%255D%3B'/>
                <line tab='1' comment='The+minimum+addressable+data+unit+size+in+8-bit+bytes' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa15.ITCI663X.minDataUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='The+minimum+addressable+program+unit+size+in+8-bit+bytes' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa15.ITCI663X.minProgUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='A+map+of+peripherals+available+on+the+device' anchor='peripherals' altext='xdc.platform.ICpuDataSheet.peripherals' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
            </synopMeta>
            <decl spacer='1'/>
            <decl kind='config' name='cpuCore' anchor='cpu.Core' altext='ti.catalog.arm.cortexa15.TCI6630K2L.cpuCore' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+identifying+the+CPU+Core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa15%2FITCI663X.html%23cpu.Core%22+title%3D%22ti.catalog.arm.cortexa15.ITCI663X.cpuCore%22%3EITCI663X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A15%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TCI6630K2L.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A15%2522%3B'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+uniquely+identifies+the+instruction+set+that+the+CPU+can%0A++decode+and+execute.'/>
                </docSect>
            </decl>
            <decl kind='config' name='cpuCoreRevision' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa15.TCI6630K2L.cpuCoreRevision' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+that+uniquely+identifies+a+revision+of+the+core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa15%2FITCI663X.html%23cpu.Core.Revision%22+title%3D%22ti.catalog.arm.cortexa15.ITCI663X.cpuCoreRevision%22%3EITCI663X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%25221.0%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TCI6630K2L.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='dataWordSize' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa15.TCI6630K2L.dataWordSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+size+of+an+int+on+the+target+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa15%2FITCI663X.html%23data.Word.Size%22+title%3D%22ti.catalog.arm.cortexa15.ITCI663X.dataWordSize%22%3EITCI663X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+4%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TCI6630K2L.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='deviceHeader' anchor='device.Header' altext='ti.catalog.arm.cortexa15.TCI6630K2L.deviceHeader' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23device.Header%22+title%3D%22xdc.platform.ICpuDataSheet.deviceHeader%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TCI6630K2L.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='isa' anchor='isa' altext='ti.catalog.arm.cortexa15.TCI6630K2L.isa' nodoc='1' external='1' overrides='1' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa15%2FITCI663X.html%23isa%22+title%3D%22ti.catalog.arm.cortexa15.ITCI663X.isa%22%3EITCI663X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A15%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TCI6630K2L.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A15%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='memMap' anchor='mem.Map' altext='ti.catalog.arm.cortexa15.TCI6630K2L.memMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+memory+map+returned+be+getMemoryMap%28%29' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa15%2FITCI663X.html%23mem.Map%22+title%3D%22ti.catalog.arm.cortexa15.ITCI663X.memMap%22%3EITCI663X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D+%3D+%255B%2B%255D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TCI6630K2L.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B%2B%255D%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minDataUnitSize' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa15.TCI6630K2L.minDataUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+data+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa15%2FITCI663X.html%23min.Data.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa15.ITCI663X.minDataUnitSize%22%3EITCI663X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TCI6630K2L.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minProgUnitSize' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa15.TCI6630K2L.minProgUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+program+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa15%2FITCI663X.html%23min.Prog.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa15.ITCI663X.minProgUnitSize%22%3EITCI663X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TCI6630K2L.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='peripherals' anchor='peripherals' altext='ti.catalog.arm.cortexa15.TCI6630K2L.peripherals' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='A+map+of+peripherals+available+on+the+device' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23peripherals%22+title%3D%22xdc.platform.ICpuDataSheet.peripherals%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TCI6630K2L.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
        </group>
        <group name='per-instance creation'>
            <synopSpec>
                <line tab='0' comment='Create+an+instance-object' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
            </synopSpec>
            <synopMeta>
                <line elem='1'/>
                <line tab='0' comment='Allocate+instance+config-params' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TCI6630K2L.%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa15%2FTCI6630K2L.html%23per-instance_config_parameters%22+title%3D%22ti.catalog.arm.cortexa15.TCI6630K2L.Params%22%3EParams%3C%2Fa%3E%3B'/>
                <line tab='0' comment='Assign+individual+configs' content='params.%3Ci%3Econfig%3C%2Fi%3E+%3D+%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                <line blank='1' always='0'/>
                <line elem='0'/>
                <line tab='0' comment='Create+an+instance-object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+inst+%3D+TCI6630K2L.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E%2C+params+%29%3B'/>
            </synopMeta>
            <docSect name='ARGUMENTS'>
                <docChild name='revision' summary='a+string+that+identifies+revision+of+the+CPU+to+be%0A%09%09%09created.'>
                </docChild>
            </docSect>
            <docSect name='details'>
                <docPara content='A+%22data+sheet%22+for+a+CPU+allows+one+to+get+specific+attributes%0A++for+a+CPU+programatically%3B+e.g.%2C+the+memory+map+of+the+CPU.'/>
                <docPara content='Notice+that+we+don%27t+specify+CPU+registers+when+we+create+a%0A++a+data-sheet%3B+registers+are+provided+as+necessary+to+the+other%0A++functions+defined+in+this+interface.++This+allows+one+to+more+easily%0A++get+memory+maps+for+several+different+setting+of+the+registers%2C%0A++for+example.'/>
            </docSect>
        </group>
        <group name='per-instance functions'>
            <decl spacer='1'/>
            <decl kind='fxn' name='getMemoryMap' anchor='get.Memory.Map' altext='ti.catalog.arm.cortexa15.TCI6630K2L.getMemoryMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='Get+the+memory+map+that+corresponds+to+the+values+of+the+specified%0A++registers' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Memory.Map%22+title%3D%22xdc.platform.ICpuDataSheet.getMemoryMap%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='ARGUMENTS'>
                    <docChild name='registers' summary='a+hash+of+named+registers+to+values+at+the+time%0A%09%09%09++++an+executable+is+to+be+loaded+%28for+example%29'>
                    </docChild>
                </docSect>
                <docSect name='details'>
                    <docPara content='If+a+register+is+not+specified+and+this+register+can+affect+the%0A++memory+map%2C+the+register+is+assumed+to+be+set+to+its+reset%0A++value+%28the+value+of+the+register+immediately+after+a+CPU+reset%29.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of%0A++++++++++++++++++++++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3Exdc.platform.IPlatform.Memory%3C%2Fa%3E%3C%2Ftt%3E%0A++++++++++++++++++++++objects+that+represent+the+memory+visible+to+an%0A%09%09%09++++executable+running+on+the+CPU.'/>
                </docSect>
            </decl>
            <decl kind='fxn' name='getRegisterSet' anchor='get.Register.Set' altext='ti.catalog.arm.cortexa15.TCI6630K2L.getRegisterSet' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+set+of+valid+register+names+for+this+CPU' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Register.Set%22+title%3D%22xdc.platform.ICpuDataSheet.getRegisterSet%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+function+returns+the+complete+set+of+register+names+that+may+be%0A++passed+to+the+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22TCI6630K2L.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.++This+function+is%0A++only+used+to+enable+one+to+write+a+%22requires+contract%22+for+the%0A++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22TCI6630K2L.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of+valid+register+names+%28strings%29+for+%0A%09%09++++this+device%3B+only+names+from+this+array+are+valid+keys+%0A%09%09++++for+the+registers+argument+to+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22TCI6630K2L.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E.'/>
                </docSect>
            </decl>
        </group>
    </unit>
    <unit name='TCI6636K2H' kind='module' nodoc='0' metaonly='1' summary='' inherits='ti.catalog.ICpuDataSheet'>
        <synopSpec>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Epackage%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa15%2Fpackage.html%22+title%3D%22ti.catalog.arm.cortexa15%22%3Eti.catalog.arm.cortexa15%3C%2Fa%3E%3B'/>
            <line blank='1' always='0'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ETCI6636K2H%3C%2Fspan%3E%3C%2Fgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3E+inherits+%3C%2Fspan%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3EICpuDataSheet%3C%2Fa%3E+%7B'/>
            <line tab='0' content='%7D'/>
        </synopSpec>
        <specInfo>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ETCI6636K2H%3C%2Fspan%3E%3C%2Fgo%3E+%7B%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
            <line tab='0' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3Eti.catalog.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='1' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%22+title%3D%22xdc.platform.ICpuDataSheet%22%3Exdc.platform.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
        </specInfo>
        <synopMeta>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+TCI6636K2H+%3D+%3Cspan+class%3D%22xdoc-kw3%22%3Exdc.useModule%3C%2Fspan%3E%28%3Cspan+class%3D%22xdoc-id%22%3E%27ti.catalog.arm.cortexa15.TCI6636K2H%27%3C%2Fspan%3E%29%3B'/>
        </synopMeta>
        <group name='module-wide constants &amp; types'>
            <decl spacer='1'/>
        </group>
        <group name='module-wide config parameters'>
            <decl spacer='1'/>
            <decl spacer='1'/>
            <decl spacer='1'/>
        </group>
        <group name='module-wide data'>
        </group>
        <group name='module-wide functions'>
            <decl spacer='1'/>
        </group>
        <group name='$instance'>
            <synopSpec>
                <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A'/>
                <line blank='1' always='0'/>
            </synopSpec>
        </group>
        <group name='per-instance config parameters'>
            <synopMeta>
                <line tab='0' comment='Instance+config-params+object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TCI6636K2H.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                <line tab='1' comment='A+string+identifying+the+CPU+Core' anchor='cpu.Core' altext='ti.catalog.arm.cortexa15.TCI6636K2H.cpuCore' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A15%2522%3B'/>
                <line tab='1' comment='A+string+that+uniquely+identifies+a+revision+of+the+core' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa15.TCI6636K2H.cpuCoreRevision' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                <line tab='1' comment='The+size+of+an+int+on+the+target+in+8-bit+bytes' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa15.TCI6636K2H.dataWordSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                <line tab='1' comment='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' anchor='device.Header' altext='xdc.platform.ICpuDataSheet.deviceHeader' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' nodoc='1' comment='' anchor='isa' altext='ti.catalog.arm.cortexa15.TCI6636K2H.isa' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A15%2522%3B'/>
                <line tab='1' comment='The+memory+map+returned+be+getMemoryMap%28%29' anchor='mem.Map' altext='ti.catalog.arm.cortexa15.TCI6636K2H.memMap' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B%2B%255D%3B'/>
                <line tab='1' comment='The+minimum+addressable+data+unit+size+in+8-bit+bytes' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa15.TCI6636K2H.minDataUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='The+minimum+addressable+program+unit+size+in+8-bit+bytes' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa15.TCI6636K2H.minProgUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='A+map+of+peripherals+available+on+the+device' anchor='peripherals' altext='xdc.platform.ICpuDataSheet.peripherals' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
            </synopMeta>
            <decl spacer='1'/>
            <decl kind='config' name='cpuCore' anchor='cpu.Core' altext='ti.catalog.arm.cortexa15.TCI6636K2H.cpuCore' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+identifying+the+CPU+Core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23cpu.Core%22+title%3D%22xdc.platform.ICpuDataSheet.cpuCore%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A15%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TCI6636K2H.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A15%2522%3B'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+uniquely+identifies+the+instruction+set+that+the+CPU+can%0A++decode+and+execute.'/>
                </docSect>
            </decl>
            <decl kind='config' name='cpuCoreRevision' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa15.TCI6636K2H.cpuCoreRevision' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+that+uniquely+identifies+a+revision+of+the+core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23cpu.Core.Revision%22+title%3D%22xdc.platform.ICpuDataSheet.cpuCoreRevision%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%25221.0%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TCI6636K2H.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='dataWordSize' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa15.TCI6636K2H.dataWordSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+size+of+an+int+on+the+target+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23data.Word.Size%22+title%3D%22xdc.platform.ICpuDataSheet.dataWordSize%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+4%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TCI6636K2H.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='deviceHeader' anchor='device.Header' altext='ti.catalog.arm.cortexa15.TCI6636K2H.deviceHeader' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23device.Header%22+title%3D%22xdc.platform.ICpuDataSheet.deviceHeader%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TCI6636K2H.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='isa' anchor='isa' altext='ti.catalog.arm.cortexa15.TCI6636K2H.isa' nodoc='1' external='1' overrides='1' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%23isa%22+title%3D%22ti.catalog.ICpuDataSheet.isa%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A15%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TCI6636K2H.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A15%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='memMap' anchor='mem.Map' altext='ti.catalog.arm.cortexa15.TCI6636K2H.memMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+memory+map+returned+be+getMemoryMap%28%29'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D+%3D+%255B%2B%255D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TCI6636K2H.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B%2B%255D%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minDataUnitSize' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa15.TCI6636K2H.minDataUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+data+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23min.Data.Unit.Size%22+title%3D%22xdc.platform.ICpuDataSheet.minDataUnitSize%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TCI6636K2H.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minProgUnitSize' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa15.TCI6636K2H.minProgUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+program+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23min.Prog.Unit.Size%22+title%3D%22xdc.platform.ICpuDataSheet.minProgUnitSize%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TCI6636K2H.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='peripherals' anchor='peripherals' altext='ti.catalog.arm.cortexa15.TCI6636K2H.peripherals' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='A+map+of+peripherals+available+on+the+device' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23peripherals%22+title%3D%22xdc.platform.ICpuDataSheet.peripherals%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TCI6636K2H.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
        </group>
        <group name='per-instance creation'>
            <synopSpec>
                <line tab='0' comment='Create+an+instance-object' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
            </synopSpec>
            <synopMeta>
                <line elem='1'/>
                <line tab='0' comment='Allocate+instance+config-params' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TCI6636K2H.%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa15%2FTCI6636K2H.html%23per-instance_config_parameters%22+title%3D%22ti.catalog.arm.cortexa15.TCI6636K2H.Params%22%3EParams%3C%2Fa%3E%3B'/>
                <line tab='0' comment='Assign+individual+configs' content='params.%3Ci%3Econfig%3C%2Fi%3E+%3D+%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                <line blank='1' always='0'/>
                <line elem='0'/>
                <line tab='0' comment='Create+an+instance-object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+inst+%3D+TCI6636K2H.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E%2C+params+%29%3B'/>
            </synopMeta>
            <docSect name='ARGUMENTS'>
                <docChild name='revision' summary='a+string+that+identifies+revision+of+the+CPU+to+be%0A%09%09%09created.'>
                </docChild>
            </docSect>
            <docSect name='details'>
                <docPara content='A+%22data+sheet%22+for+a+CPU+allows+one+to+get+specific+attributes%0A++for+a+CPU+programatically%3B+e.g.%2C+the+memory+map+of+the+CPU.'/>
                <docPara content='Notice+that+we+don%27t+specify+CPU+registers+when+we+create+a%0A++a+data-sheet%3B+registers+are+provided+as+necessary+to+the+other%0A++functions+defined+in+this+interface.++This+allows+one+to+more+easily%0A++get+memory+maps+for+several+different+setting+of+the+registers%2C%0A++for+example.'/>
            </docSect>
        </group>
        <group name='per-instance functions'>
            <decl spacer='1'/>
            <decl kind='fxn' name='getMemoryMap' anchor='get.Memory.Map' altext='ti.catalog.arm.cortexa15.TCI6636K2H.getMemoryMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='Get+the+memory+map+that+corresponds+to+the+values+of+the+specified%0A++registers' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Memory.Map%22+title%3D%22xdc.platform.ICpuDataSheet.getMemoryMap%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='ARGUMENTS'>
                    <docChild name='registers' summary='a+hash+of+named+registers+to+values+at+the+time%0A%09%09%09++++an+executable+is+to+be+loaded+%28for+example%29'>
                    </docChild>
                </docSect>
                <docSect name='details'>
                    <docPara content='If+a+register+is+not+specified+and+this+register+can+affect+the%0A++memory+map%2C+the+register+is+assumed+to+be+set+to+its+reset%0A++value+%28the+value+of+the+register+immediately+after+a+CPU+reset%29.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of%0A++++++++++++++++++++++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3Exdc.platform.IPlatform.Memory%3C%2Fa%3E%3C%2Ftt%3E%0A++++++++++++++++++++++objects+that+represent+the+memory+visible+to+an%0A%09%09%09++++executable+running+on+the+CPU.'/>
                </docSect>
            </decl>
            <decl kind='fxn' name='getRegisterSet' anchor='get.Register.Set' altext='ti.catalog.arm.cortexa15.TCI6636K2H.getRegisterSet' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+set+of+valid+register+names+for+this+CPU' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Register.Set%22+title%3D%22xdc.platform.ICpuDataSheet.getRegisterSet%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+function+returns+the+complete+set+of+register+names+that+may+be%0A++passed+to+the+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22TCI6636K2H.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.++This+function+is%0A++only+used+to+enable+one+to+write+a+%22requires+contract%22+for+the%0A++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22TCI6636K2H.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of+valid+register+names+%28strings%29+for+%0A%09%09++++this+device%3B+only+names+from+this+array+are+valid+keys+%0A%09%09++++for+the+registers+argument+to+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22TCI6636K2H.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E.'/>
                </docSect>
            </decl>
        </group>
    </unit>
    <unit name='TCI6638K2K' kind='module' nodoc='0' metaonly='1' summary='' inherits='ti.catalog.arm.cortexa15.ITCI663X'>
        <synopSpec>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Epackage%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa15%2Fpackage.html%22+title%3D%22ti.catalog.arm.cortexa15%22%3Eti.catalog.arm.cortexa15%3C%2Fa%3E%3B'/>
            <line blank='1' always='0'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ETCI6638K2K%3C%2Fspan%3E%3C%2Fgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3E+inherits+%3C%2Fspan%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa15%2FITCI663X.html%22+title%3D%22ti.catalog.arm.cortexa15.ITCI663X%22%3EITCI663X%3C%2Fa%3E+%7B'/>
            <line tab='0' content='%7D'/>
        </synopSpec>
        <specInfo>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ETCI6638K2K%3C%2Fspan%3E%3C%2Fgo%3E+%7B%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
            <line tab='0' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa15%2FITCI663X.html%22+title%3D%22ti.catalog.arm.cortexa15.ITCI663X%22%3Eti.catalog.arm.cortexa15.ITCI663X%3C%2Fa%3E'/>
            <line tab='1' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3Eti.catalog.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='2' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%22+title%3D%22xdc.platform.ICpuDataSheet%22%3Exdc.platform.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
        </specInfo>
        <synopMeta>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+TCI6638K2K+%3D+%3Cspan+class%3D%22xdoc-kw3%22%3Exdc.useModule%3C%2Fspan%3E%28%3Cspan+class%3D%22xdoc-id%22%3E%27ti.catalog.arm.cortexa15.TCI6638K2K%27%3C%2Fspan%3E%29%3B'/>
        </synopMeta>
        <group name='module-wide constants &amp; types'>
            <decl spacer='1'/>
        </group>
        <group name='module-wide config parameters'>
            <decl spacer='1'/>
            <decl spacer='1'/>
            <decl spacer='1'/>
        </group>
        <group name='module-wide data'>
        </group>
        <group name='module-wide functions'>
            <decl spacer='1'/>
        </group>
        <group name='$instance'>
            <synopSpec>
                <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A'/>
                <line blank='1' always='0'/>
            </synopSpec>
        </group>
        <group name='per-instance config parameters'>
            <synopMeta>
                <line tab='0' comment='Instance+config-params+object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TCI6638K2K.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                <line tab='1' comment='A+string+identifying+the+CPU+Core' anchor='cpu.Core' altext='ti.catalog.arm.cortexa15.ITCI663X.cpuCore' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A15%2522%3B'/>
                <line tab='1' comment='A+string+that+uniquely+identifies+a+revision+of+the+core' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa15.ITCI663X.cpuCoreRevision' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                <line tab='1' comment='The+size+of+an+int+on+the+target+in+8-bit+bytes' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa15.ITCI663X.dataWordSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                <line tab='1' comment='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' anchor='device.Header' altext='xdc.platform.ICpuDataSheet.deviceHeader' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' nodoc='1' comment='' anchor='isa' altext='ti.catalog.arm.cortexa15.ITCI663X.isa' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A15%2522%3B'/>
                <line tab='1' comment='The+memory+map+returned+be+getMemoryMap%28%29' anchor='mem.Map' altext='ti.catalog.arm.cortexa15.ITCI663X.memMap' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B%2B%255D%3B'/>
                <line tab='1' comment='The+minimum+addressable+data+unit+size+in+8-bit+bytes' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa15.ITCI663X.minDataUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='The+minimum+addressable+program+unit+size+in+8-bit+bytes' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa15.ITCI663X.minProgUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='A+map+of+peripherals+available+on+the+device' anchor='peripherals' altext='xdc.platform.ICpuDataSheet.peripherals' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
            </synopMeta>
            <decl spacer='1'/>
            <decl kind='config' name='cpuCore' anchor='cpu.Core' altext='ti.catalog.arm.cortexa15.TCI6638K2K.cpuCore' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+identifying+the+CPU+Core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa15%2FITCI663X.html%23cpu.Core%22+title%3D%22ti.catalog.arm.cortexa15.ITCI663X.cpuCore%22%3EITCI663X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A15%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TCI6638K2K.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A15%2522%3B'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+uniquely+identifies+the+instruction+set+that+the+CPU+can%0A++decode+and+execute.'/>
                </docSect>
            </decl>
            <decl kind='config' name='cpuCoreRevision' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa15.TCI6638K2K.cpuCoreRevision' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+that+uniquely+identifies+a+revision+of+the+core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa15%2FITCI663X.html%23cpu.Core.Revision%22+title%3D%22ti.catalog.arm.cortexa15.ITCI663X.cpuCoreRevision%22%3EITCI663X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%25221.0%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TCI6638K2K.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='dataWordSize' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa15.TCI6638K2K.dataWordSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+size+of+an+int+on+the+target+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa15%2FITCI663X.html%23data.Word.Size%22+title%3D%22ti.catalog.arm.cortexa15.ITCI663X.dataWordSize%22%3EITCI663X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+4%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TCI6638K2K.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='deviceHeader' anchor='device.Header' altext='ti.catalog.arm.cortexa15.TCI6638K2K.deviceHeader' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23device.Header%22+title%3D%22xdc.platform.ICpuDataSheet.deviceHeader%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TCI6638K2K.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='isa' anchor='isa' altext='ti.catalog.arm.cortexa15.TCI6638K2K.isa' nodoc='1' external='1' overrides='1' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa15%2FITCI663X.html%23isa%22+title%3D%22ti.catalog.arm.cortexa15.ITCI663X.isa%22%3EITCI663X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A15%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TCI6638K2K.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A15%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='memMap' anchor='mem.Map' altext='ti.catalog.arm.cortexa15.TCI6638K2K.memMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+memory+map+returned+be+getMemoryMap%28%29' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa15%2FITCI663X.html%23mem.Map%22+title%3D%22ti.catalog.arm.cortexa15.ITCI663X.memMap%22%3EITCI663X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D+%3D+%255B%2B%255D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TCI6638K2K.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B%2B%255D%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minDataUnitSize' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa15.TCI6638K2K.minDataUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+data+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa15%2FITCI663X.html%23min.Data.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa15.ITCI663X.minDataUnitSize%22%3EITCI663X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TCI6638K2K.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minProgUnitSize' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa15.TCI6638K2K.minProgUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+program+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa15%2FITCI663X.html%23min.Prog.Unit.Size%22+title%3D%22ti.catalog.arm.cortexa15.ITCI663X.minProgUnitSize%22%3EITCI663X%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TCI6638K2K.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='peripherals' anchor='peripherals' altext='ti.catalog.arm.cortexa15.TCI6638K2K.peripherals' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='A+map+of+peripherals+available+on+the+device' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23peripherals%22+title%3D%22xdc.platform.ICpuDataSheet.peripherals%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TCI6638K2K.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
        </group>
        <group name='per-instance creation'>
            <synopSpec>
                <line tab='0' comment='Create+an+instance-object' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
            </synopSpec>
            <synopMeta>
                <line elem='1'/>
                <line tab='0' comment='Allocate+instance+config-params' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TCI6638K2K.%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa15%2FTCI6638K2K.html%23per-instance_config_parameters%22+title%3D%22ti.catalog.arm.cortexa15.TCI6638K2K.Params%22%3EParams%3C%2Fa%3E%3B'/>
                <line tab='0' comment='Assign+individual+configs' content='params.%3Ci%3Econfig%3C%2Fi%3E+%3D+%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                <line blank='1' always='0'/>
                <line elem='0'/>
                <line tab='0' comment='Create+an+instance-object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+inst+%3D+TCI6638K2K.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E%2C+params+%29%3B'/>
            </synopMeta>
            <docSect name='ARGUMENTS'>
                <docChild name='revision' summary='a+string+that+identifies+revision+of+the+CPU+to+be%0A%09%09%09created.'>
                </docChild>
            </docSect>
            <docSect name='details'>
                <docPara content='A+%22data+sheet%22+for+a+CPU+allows+one+to+get+specific+attributes%0A++for+a+CPU+programatically%3B+e.g.%2C+the+memory+map+of+the+CPU.'/>
                <docPara content='Notice+that+we+don%27t+specify+CPU+registers+when+we+create+a%0A++a+data-sheet%3B+registers+are+provided+as+necessary+to+the+other%0A++functions+defined+in+this+interface.++This+allows+one+to+more+easily%0A++get+memory+maps+for+several+different+setting+of+the+registers%2C%0A++for+example.'/>
            </docSect>
        </group>
        <group name='per-instance functions'>
            <decl spacer='1'/>
            <decl kind='fxn' name='getMemoryMap' anchor='get.Memory.Map' altext='ti.catalog.arm.cortexa15.TCI6638K2K.getMemoryMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='Get+the+memory+map+that+corresponds+to+the+values+of+the+specified%0A++registers' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Memory.Map%22+title%3D%22xdc.platform.ICpuDataSheet.getMemoryMap%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='ARGUMENTS'>
                    <docChild name='registers' summary='a+hash+of+named+registers+to+values+at+the+time%0A%09%09%09++++an+executable+is+to+be+loaded+%28for+example%29'>
                    </docChild>
                </docSect>
                <docSect name='details'>
                    <docPara content='If+a+register+is+not+specified+and+this+register+can+affect+the%0A++memory+map%2C+the+register+is+assumed+to+be+set+to+its+reset%0A++value+%28the+value+of+the+register+immediately+after+a+CPU+reset%29.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of%0A++++++++++++++++++++++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3Exdc.platform.IPlatform.Memory%3C%2Fa%3E%3C%2Ftt%3E%0A++++++++++++++++++++++objects+that+represent+the+memory+visible+to+an%0A%09%09%09++++executable+running+on+the+CPU.'/>
                </docSect>
            </decl>
            <decl kind='fxn' name='getRegisterSet' anchor='get.Register.Set' altext='ti.catalog.arm.cortexa15.TCI6638K2K.getRegisterSet' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+set+of+valid+register+names+for+this+CPU' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Register.Set%22+title%3D%22xdc.platform.ICpuDataSheet.getRegisterSet%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+function+returns+the+complete+set+of+register+names+that+may+be%0A++passed+to+the+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22TCI6638K2K.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.++This+function+is%0A++only+used+to+enable+one+to+write+a+%22requires+contract%22+for+the%0A++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22TCI6638K2K.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of+valid+register+names+%28strings%29+for+%0A%09%09++++this+device%3B+only+names+from+this+array+are+valid+keys+%0A%09%09++++for+the+registers+argument+to+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22TCI6638K2K.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E.'/>
                </docSect>
            </decl>
        </group>
    </unit>
    <unit name='TCI66AK2G02' kind='module' nodoc='0' metaonly='1' summary='' inherits='ti.catalog.ICpuDataSheet'>
        <synopSpec>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Epackage%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa15%2Fpackage.html%22+title%3D%22ti.catalog.arm.cortexa15%22%3Eti.catalog.arm.cortexa15%3C%2Fa%3E%3B'/>
            <line blank='1' always='0'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ETCI66AK2G02%3C%2Fspan%3E%3C%2Fgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3E+inherits+%3C%2Fspan%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3EICpuDataSheet%3C%2Fa%3E+%7B'/>
            <line tab='0' content='%7D'/>
        </synopSpec>
        <specInfo>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ETCI66AK2G02%3C%2Fspan%3E%3C%2Fgo%3E+%7B%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
            <line tab='0' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3Eti.catalog.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='1' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%22+title%3D%22xdc.platform.ICpuDataSheet%22%3Exdc.platform.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
        </specInfo>
        <synopMeta>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+TCI66AK2G02+%3D+%3Cspan+class%3D%22xdoc-kw3%22%3Exdc.useModule%3C%2Fspan%3E%28%3Cspan+class%3D%22xdoc-id%22%3E%27ti.catalog.arm.cortexa15.TCI66AK2G02%27%3C%2Fspan%3E%29%3B'/>
        </synopMeta>
        <group name='module-wide constants &amp; types'>
            <decl spacer='1'/>
        </group>
        <group name='module-wide config parameters'>
            <decl spacer='1'/>
            <decl spacer='1'/>
            <decl spacer='1'/>
        </group>
        <group name='module-wide data'>
        </group>
        <group name='module-wide functions'>
            <decl spacer='1'/>
        </group>
        <group name='$instance'>
            <synopSpec>
                <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A'/>
                <line blank='1' always='0'/>
            </synopSpec>
        </group>
        <group name='per-instance config parameters'>
            <synopMeta>
                <line tab='0' comment='Instance+config-params+object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TCI66AK2G02.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                <line tab='1' comment='A+string+identifying+the+CPU+Core' anchor='cpu.Core' altext='ti.catalog.arm.cortexa15.TCI66AK2G02.cpuCore' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A15%2522%3B'/>
                <line tab='1' comment='A+string+that+uniquely+identifies+a+revision+of+the+core' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa15.TCI66AK2G02.cpuCoreRevision' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                <line tab='1' comment='The+size+of+an+int+on+the+target+in+8-bit+bytes' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa15.TCI66AK2G02.dataWordSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                <line tab='1' comment='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' anchor='device.Header' altext='xdc.platform.ICpuDataSheet.deviceHeader' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' nodoc='1' comment='' anchor='isa' altext='ti.catalog.arm.cortexa15.TCI66AK2G02.isa' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A15%2522%3B'/>
                <line tab='1' comment='The+memory+map+returned+be+getMemoryMap%28%29' anchor='mem.Map' altext='ti.catalog.arm.cortexa15.TCI66AK2G02.memMap' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B%2B%255D%3B'/>
                <line tab='1' comment='The+minimum+addressable+data+unit+size+in+8-bit+bytes' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa15.TCI66AK2G02.minDataUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='The+minimum+addressable+program+unit+size+in+8-bit+bytes' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa15.TCI66AK2G02.minProgUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='A+map+of+peripherals+available+on+the+device' anchor='peripherals' altext='xdc.platform.ICpuDataSheet.peripherals' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
            </synopMeta>
            <decl spacer='1'/>
            <decl kind='config' name='cpuCore' anchor='cpu.Core' altext='ti.catalog.arm.cortexa15.TCI66AK2G02.cpuCore' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+identifying+the+CPU+Core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23cpu.Core%22+title%3D%22xdc.platform.ICpuDataSheet.cpuCore%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A15%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TCI66AK2G02.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A15%2522%3B'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+uniquely+identifies+the+instruction+set+that+the+CPU+can%0A++decode+and+execute.'/>
                </docSect>
            </decl>
            <decl kind='config' name='cpuCoreRevision' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa15.TCI66AK2G02.cpuCoreRevision' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+that+uniquely+identifies+a+revision+of+the+core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23cpu.Core.Revision%22+title%3D%22xdc.platform.ICpuDataSheet.cpuCoreRevision%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%25221.0%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TCI66AK2G02.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='dataWordSize' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa15.TCI66AK2G02.dataWordSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+size+of+an+int+on+the+target+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23data.Word.Size%22+title%3D%22xdc.platform.ICpuDataSheet.dataWordSize%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+4%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TCI66AK2G02.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='deviceHeader' anchor='device.Header' altext='ti.catalog.arm.cortexa15.TCI66AK2G02.deviceHeader' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23device.Header%22+title%3D%22xdc.platform.ICpuDataSheet.deviceHeader%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TCI66AK2G02.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='isa' anchor='isa' altext='ti.catalog.arm.cortexa15.TCI66AK2G02.isa' nodoc='1' external='1' overrides='1' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%23isa%22+title%3D%22ti.catalog.ICpuDataSheet.isa%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A15%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TCI66AK2G02.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A15%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='memMap' anchor='mem.Map' altext='ti.catalog.arm.cortexa15.TCI66AK2G02.memMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+memory+map+returned+be+getMemoryMap%28%29'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D+%3D+%255B%2B%255D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TCI66AK2G02.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B%2B%255D%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minDataUnitSize' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa15.TCI66AK2G02.minDataUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+data+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23min.Data.Unit.Size%22+title%3D%22xdc.platform.ICpuDataSheet.minDataUnitSize%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TCI66AK2G02.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minProgUnitSize' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa15.TCI66AK2G02.minProgUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+program+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23min.Prog.Unit.Size%22+title%3D%22xdc.platform.ICpuDataSheet.minProgUnitSize%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TCI66AK2G02.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='peripherals' anchor='peripherals' altext='ti.catalog.arm.cortexa15.TCI66AK2G02.peripherals' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='A+map+of+peripherals+available+on+the+device' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23peripherals%22+title%3D%22xdc.platform.ICpuDataSheet.peripherals%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TCI66AK2G02.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
        </group>
        <group name='per-instance creation'>
            <synopSpec>
                <line tab='0' comment='Create+an+instance-object' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
            </synopSpec>
            <synopMeta>
                <line elem='1'/>
                <line tab='0' comment='Allocate+instance+config-params' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+TCI66AK2G02.%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa15%2FTCI66AK2G02.html%23per-instance_config_parameters%22+title%3D%22ti.catalog.arm.cortexa15.TCI66AK2G02.Params%22%3EParams%3C%2Fa%3E%3B'/>
                <line tab='0' comment='Assign+individual+configs' content='params.%3Ci%3Econfig%3C%2Fi%3E+%3D+%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                <line blank='1' always='0'/>
                <line elem='0'/>
                <line tab='0' comment='Create+an+instance-object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+inst+%3D+TCI66AK2G02.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E%2C+params+%29%3B'/>
            </synopMeta>
            <docSect name='ARGUMENTS'>
                <docChild name='revision' summary='a+string+that+identifies+revision+of+the+CPU+to+be%0A%09%09%09created.'>
                </docChild>
            </docSect>
            <docSect name='details'>
                <docPara content='A+%22data+sheet%22+for+a+CPU+allows+one+to+get+specific+attributes%0A++for+a+CPU+programatically%3B+e.g.%2C+the+memory+map+of+the+CPU.'/>
                <docPara content='Notice+that+we+don%27t+specify+CPU+registers+when+we+create+a%0A++a+data-sheet%3B+registers+are+provided+as+necessary+to+the+other%0A++functions+defined+in+this+interface.++This+allows+one+to+more+easily%0A++get+memory+maps+for+several+different+setting+of+the+registers%2C%0A++for+example.'/>
            </docSect>
        </group>
        <group name='per-instance functions'>
            <decl spacer='1'/>
            <decl kind='fxn' name='getMemoryMap' anchor='get.Memory.Map' altext='ti.catalog.arm.cortexa15.TCI66AK2G02.getMemoryMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='Get+the+memory+map+that+corresponds+to+the+values+of+the+specified%0A++registers' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Memory.Map%22+title%3D%22xdc.platform.ICpuDataSheet.getMemoryMap%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='ARGUMENTS'>
                    <docChild name='registers' summary='a+hash+of+named+registers+to+values+at+the+time%0A%09%09%09++++an+executable+is+to+be+loaded+%28for+example%29'>
                    </docChild>
                </docSect>
                <docSect name='details'>
                    <docPara content='If+a+register+is+not+specified+and+this+register+can+affect+the%0A++memory+map%2C+the+register+is+assumed+to+be+set+to+its+reset%0A++value+%28the+value+of+the+register+immediately+after+a+CPU+reset%29.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of%0A++++++++++++++++++++++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3Exdc.platform.IPlatform.Memory%3C%2Fa%3E%3C%2Ftt%3E%0A++++++++++++++++++++++objects+that+represent+the+memory+visible+to+an%0A%09%09%09++++executable+running+on+the+CPU.'/>
                </docSect>
            </decl>
            <decl kind='fxn' name='getRegisterSet' anchor='get.Register.Set' altext='ti.catalog.arm.cortexa15.TCI66AK2G02.getRegisterSet' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+set+of+valid+register+names+for+this+CPU' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Register.Set%22+title%3D%22xdc.platform.ICpuDataSheet.getRegisterSet%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+function+returns+the+complete+set+of+register+names+that+may+be%0A++passed+to+the+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22TCI66AK2G02.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.++This+function+is%0A++only+used+to+enable+one+to+write+a+%22requires+contract%22+for+the%0A++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22TCI66AK2G02.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of+valid+register+names+%28strings%29+for+%0A%09%09++++this+device%3B+only+names+from+this+array+are+valid+keys+%0A%09%09++++for+the+registers+argument+to+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22TCI66AK2G02.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E.'/>
                </docSect>
            </decl>
        </group>
    </unit>
    <unit name='Vayu' kind='module' nodoc='0' metaonly='1' summary='' inherits='ti.catalog.ICpuDataSheet'>
        <synopSpec>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Epackage%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa15%2Fpackage.html%22+title%3D%22ti.catalog.arm.cortexa15%22%3Eti.catalog.arm.cortexa15%3C%2Fa%3E%3B'/>
            <line blank='1' always='0'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EVayu%3C%2Fspan%3E%3C%2Fgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3E+inherits+%3C%2Fspan%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3EICpuDataSheet%3C%2Fa%3E+%7B'/>
            <line tab='0' content='%7D'/>
        </synopSpec>
        <specInfo>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EVayu%3C%2Fspan%3E%3C%2Fgo%3E+%7B%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
            <line tab='0' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%22+title%3D%22ti.catalog.ICpuDataSheet%22%3Eti.catalog.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='1' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%22+title%3D%22xdc.platform.ICpuDataSheet%22%3Exdc.platform.ICpuDataSheet%3C%2Fa%3E'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
        </specInfo>
        <synopMeta>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+Vayu+%3D+%3Cspan+class%3D%22xdoc-kw3%22%3Exdc.useModule%3C%2Fspan%3E%28%3Cspan+class%3D%22xdoc-id%22%3E%27ti.catalog.arm.cortexa15.Vayu%27%3C%2Fspan%3E%29%3B'/>
        </synopMeta>
        <group name='module-wide constants &amp; types'>
            <decl spacer='1'/>
        </group>
        <group name='module-wide config parameters'>
            <decl spacer='1'/>
            <decl spacer='1'/>
            <decl spacer='1'/>
        </group>
        <group name='module-wide data'>
        </group>
        <group name='module-wide functions'>
            <decl spacer='1'/>
        </group>
        <group name='$instance'>
            <synopSpec>
                <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Einstance%3C%2Fspan%3E%3A'/>
                <line blank='1' always='0'/>
            </synopSpec>
        </group>
        <group name='per-instance config parameters'>
            <synopMeta>
                <line tab='0' comment='Instance+config-params+object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+Vayu.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                <line tab='1' comment='A+string+identifying+the+CPU+Core' anchor='cpu.Core' altext='ti.catalog.arm.cortexa15.Vayu.cpuCore' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A15%2522%3B'/>
                <line tab='1' comment='A+string+that+uniquely+identifies+a+revision+of+the+core' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa15.Vayu.cpuCoreRevision' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                <line tab='1' comment='The+size+of+an+int+on+the+target+in+8-bit+bytes' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa15.Vayu.dataWordSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                <line tab='1' comment='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' anchor='device.Header' altext='xdc.platform.ICpuDataSheet.deviceHeader' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' comment='' anchor='hdvicp0' altext='ti.catalog.arm.cortexa15.Vayu.hdvicp0' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp0%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                <line tab='1' nodoc='1' comment='' anchor='isa' altext='ti.catalog.arm.cortexa15.Vayu.isa' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A15%2522%3B'/>
                <line tab='1' comment='The+memory+map+returned+be+getMemoryMap%28%29' anchor='mem.Map' altext='ti.catalog.arm.cortexa15.Vayu.memMap' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                <line tab='2' content='%255B'/>
                <line tab='3' content='%2522SRAM%2522%252C'/>
                <line tab='3' content='%257B'/>
                <line tab='4' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                <line tab='4' content='name%253A%2B%2522SRAM%2522%252C'/>
                <line tab='4' content='base%253A%2B0x402F0000%252C'/>
                <line tab='4' content='len%253A%2B0x00008000%252C'/>
                <line tab='4' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                <line tab='4' content='access%253A%2B%2522RWX%2522'/>
                <line tab='3' content='%257D'/>
                <line tab='2' content='%255D'/>
                <line tab='1' content='%255D%3B'/>
                <line tab='1' comment='The+minimum+addressable+data+unit+size+in+8-bit+bytes' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa15.Vayu.minDataUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='The+minimum+addressable+program+unit+size+in+8-bit+bytes' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa15.Vayu.minProgUnitSize' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                <line tab='1' comment='A+map+of+peripherals+available+on+the+device' anchor='peripherals' altext='xdc.platform.ICpuDataSheet.peripherals' content='params.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
            </synopMeta>
            <decl spacer='1'/>
            <decl kind='config' name='cpuCore' anchor='cpu.Core' altext='ti.catalog.arm.cortexa15.Vayu.cpuCore' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+identifying+the+CPU+Core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23cpu.Core%22+title%3D%22xdc.platform.ICpuDataSheet.cpuCore%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A15%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+Vayu.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCore%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A15%2522%3B'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+uniquely+identifies+the+instruction+set+that+the+CPU+can%0A++decode+and+execute.'/>
                </docSect>
            </decl>
            <decl kind='config' name='cpuCoreRevision' anchor='cpu.Core.Revision' altext='ti.catalog.arm.cortexa15.Vayu.cpuCoreRevision' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='A+string+that+uniquely+identifies+a+revision+of+the+core' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23cpu.Core.Revision%22+title%3D%22xdc.platform.ICpuDataSheet.cpuCoreRevision%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%25221.0%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+Vayu.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EcpuCoreRevision%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%25221.0%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='dataWordSize' anchor='data.Word.Size' altext='ti.catalog.arm.cortexa15.Vayu.dataWordSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+size+of+an+int+on+the+target+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23data.Word.Size%22+title%3D%22xdc.platform.ICpuDataSheet.dataWordSize%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+4%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+Vayu.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdataWordSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+4%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='deviceHeader' anchor='device.Header' altext='ti.catalog.arm.cortexa15.Vayu.deviceHeader' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+optional+header+file+that+define+device+specific+constants+and%0A++structures' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23device.Header%22+title%3D%22xdc.platform.ICpuDataSheet.deviceHeader%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+Vayu.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EdeviceHeader%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='hdvicp0' anchor='hdvicp0' altext='ti.catalog.arm.cortexa15.Vayu.hdvicp0' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary=''>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp0%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+Vayu.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Ehdvicp0%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Fperipherals%2Fhdvicp2%2FHDVICP2.html%23.Instance%22+title%3D%22ti.catalog.peripherals.hdvicp2.HDVICP2.Instance%22%3EHDVICP2.Instance%3C%2Fa%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='isa' anchor='isa' altext='ti.catalog.arm.cortexa15.Vayu.isa' nodoc='1' external='1' overrides='1' readonly='0' instance='1' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2FICpuDataSheet.html%23isa%22+title%3D%22ti.catalog.ICpuDataSheet.isa%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%2522v7A15%2522%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+Vayu.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eisa%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%2522v7A15%2522%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='memMap' anchor='mem.Map' altext='ti.catalog.arm.cortexa15.Vayu.memMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+memory+map+returned+be+getMemoryMap%28%29'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D+%3D+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x402F0000%252C'/>
                    <line tab='3' content='len%253A%2B0x00008000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+Vayu.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EmemMap%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3EIPlatform.Memory%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522SRAM%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='comment%253A%2B%2522On-Chip%2BSRAM%2522%252C'/>
                    <line tab='3' content='name%253A%2B%2522SRAM%2522%252C'/>
                    <line tab='3' content='base%253A%2B0x402F0000%252C'/>
                    <line tab='3' content='len%253A%2B0x00008000%252C'/>
                    <line tab='3' content='space%253A%2B%2522code%252Fdata%2522%252C'/>
                    <line tab='3' content='access%253A%2B%2522RWX%2522'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minDataUnitSize' anchor='min.Data.Unit.Size' altext='ti.catalog.arm.cortexa15.Vayu.minDataUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+data+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23min.Data.Unit.Size%22+title%3D%22xdc.platform.ICpuDataSheet.minDataUnitSize%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+Vayu.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminDataUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='minProgUnitSize' anchor='min.Prog.Unit.Size' altext='ti.catalog.arm.cortexa15.Vayu.minProgUnitSize' nodoc='0' external='1' overrides='1' readonly='0' instance='1' summary='The+minimum+addressable+program+unit+size+in+8-bit+bytes' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23min.Prog.Unit.Size%22+title%3D%22xdc.platform.ICpuDataSheet.minProgUnitSize%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eoverride+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+1%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+Vayu.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3EminProgUnitSize%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EInt%3C%2Fspan%3E%3C%2Fi%3E+1%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='peripherals' anchor='peripherals' altext='ti.catalog.arm.cortexa15.Vayu.peripherals' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='A+map+of+peripherals+available+on+the+device' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23peripherals%22+title%3D%22xdc.platform.ICpuDataSheet.peripherals%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+Vayu.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EParams%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='0' content='%3Cgo%3Eparams.%3Cspan+class%3D%22xdoc-id%22%3Eperipherals%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPeripheral.html%23.Instance%22+title%3D%22xdc.platform.IPeripheral.Instance%22%3EIPeripheral.Instance%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
        </group>
        <group name='per-instance creation'>
            <synopSpec>
                <line tab='0' comment='Create+an+instance-object' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
            </synopSpec>
            <synopMeta>
                <line elem='1'/>
                <line tab='0' comment='Allocate+instance+config-params' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+params+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+Vayu.%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexa15%2FVayu.html%23per-instance_config_parameters%22+title%3D%22ti.catalog.arm.cortexa15.Vayu.Params%22%3EParams%3C%2Fa%3E%3B'/>
                <line tab='0' comment='Assign+individual+configs' content='params.%3Ci%3Econfig%3C%2Fi%3E+%3D+%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                <line blank='1' always='0'/>
                <line elem='0'/>
                <line tab='0' comment='Create+an+instance-object' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+inst+%3D+Vayu.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Ecreate%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Erevision%3C%2Fspan%3E%3C%2Fgo%3E%2C+params+%29%3B'/>
            </synopMeta>
            <docSect name='ARGUMENTS'>
                <docChild name='revision' summary='a+string+that+identifies+revision+of+the+CPU+to+be%0A%09%09%09created.'>
                </docChild>
            </docSect>
            <docSect name='details'>
                <docPara content='A+%22data+sheet%22+for+a+CPU+allows+one+to+get+specific+attributes%0A++for+a+CPU+programatically%3B+e.g.%2C+the+memory+map+of+the+CPU.'/>
                <docPara content='Notice+that+we+don%27t+specify+CPU+registers+when+we+create+a%0A++a+data-sheet%3B+registers+are+provided+as+necessary+to+the+other%0A++functions+defined+in+this+interface.++This+allows+one+to+more+easily%0A++get+memory+maps+for+several+different+setting+of+the+registers%2C%0A++for+example.'/>
            </docSect>
        </group>
        <group name='per-instance functions'>
            <decl spacer='1'/>
            <decl kind='fxn' name='getMemoryMap' anchor='get.Memory.Map' altext='ti.catalog.arm.cortexa15.Vayu.getMemoryMap' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='Get+the+memory+map+that+corresponds+to+the+values+of+the+specified%0A++registers' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Memory.Map%22+title%3D%22xdc.platform.ICpuDataSheet.getMemoryMap%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetMemoryMap%3C%2Fspan%3E%3C%2Fgo%3E%28+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eregisters%3C%2Fspan%3E%3C%2Fgo%3E+%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='ARGUMENTS'>
                    <docChild name='registers' summary='a+hash+of+named+registers+to+values+at+the+time%0A%09%09%09++++an+executable+is+to+be+loaded+%28for+example%29'>
                    </docChild>
                </docSect>
                <docSect name='details'>
                    <docPara content='If+a+register+is+not+specified+and+this+register+can+affect+the%0A++memory+map%2C+the+register+is+assumed+to+be+set+to+its+reset%0A++value+%28the+value+of+the+register+immediately+after+a+CPU+reset%29.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of%0A++++++++++++++++++++++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FIPlatform.html%23.Memory%22+title%3D%22xdc.platform.IPlatform.Memory%22%3Exdc.platform.IPlatform.Memory%3C%2Fa%3E%3C%2Ftt%3E%0A++++++++++++++++++++++objects+that+represent+the+memory+visible+to+an%0A%09%09%09++++executable+running+on+the+CPU.'/>
                </docSect>
            </decl>
            <decl kind='fxn' name='getRegisterSet' anchor='get.Register.Set' altext='ti.catalog.arm.cortexa15.Vayu.getRegisterSet' nodoc='0' external='1' overrides='0' readonly='0' instance='1' summary='The+set+of+valid+register+names+for+this+CPU' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2Fxdc%2Fplatform%2FICpuDataSheet.html%23get.Register.Set%22+title%3D%22xdc.platform.ICpuDataSheet.getRegisterSet%22%3EICpuDataSheet%3C%2Fa%3E'>
                <synopSpec>
                    <line tab='0' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3Einst.%3Cspan+class%3D%22xdoc-id%22%3EgetRegisterSet%3C%2Fspan%3E%3C%2Fgo%3E%28++%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
                <docSect name='details'>
                    <docPara content='This+function+returns+the+complete+set+of+register+names+that+may+be%0A++passed+to+the+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22Vayu.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.++This+function+is%0A++only+used+to+enable+one+to+write+a+%22requires+contract%22+for+the%0A++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22Vayu.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E+function.'/>
                </docSect>
                <docSect name='returns'>
                    <docPara content='Returns+an+array+of+valid+register+names+%28strings%29+for+%0A%09%09++++this+device%3B+only+names+from+this+array+are+valid+keys+%0A%09%09++++for+the+registers+argument+to+%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22Vayu.html%23get.Memory.Map%22+title%3D%22getMemoryMap%22%3EgetMemoryMap%28%29%3C%2Fa%3E%3C%2Ftt%3E.'/>
                </docSect>
            </decl>
        </group>
    </unit>
    <docSect name='details'>
        <docPara content='Each+module+in+this+package+implements+the+xdc.platform.ICpuDataSheet%0A++interface.+This+interface+is+used+by+platforms+%28modules+that+implement%0A++xdc.platform.IPlatform%29+to+obtain+the+memory+map+supported+by+each+CPU.'/>
    </docSect>
</package>
