{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1479773839647 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1479773839649 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lgdst_rxglue 10M02SCM153C8G " "Selected device 10M02SCM153C8G for design \"lgdst_rxglue\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1479773839672 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1479773839710 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1479773839710 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "flash_pll:i_pll\|altpll:altpll_component\|flash_pll_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"flash_pll:i_pll\|altpll:altpll_component\|flash_pll_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "flash_pll:i_pll\|altpll:altpll_component\|flash_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 8 0 0 " "Implementing clock multiplication of 1, clock division of 8, and phase shift of 0 degrees (0 ps) for flash_pll:i_pll\|altpll:altpll_component\|flash_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/flash_pll_altpll.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/db/flash_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 731 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1479773839768 ""}  } { { "db/flash_pll_altpll.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/db/flash_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 731 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1479773839768 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1479773839807 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1479773839887 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SCM153C8G " "Device 10M08SCM153C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1479773839895 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SCM153C8G " "Device 10M04SCM153C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1479773839895 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1479773839895 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ G1 " "Pin ~ALTERA_TMS~ is reserved at location G1" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 1629 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1479773839898 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ J1 " "Pin ~ALTERA_TCK~ is reserved at location J1" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 1631 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1479773839898 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ H5 " "Pin ~ALTERA_TDI~ is reserved at location H5" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 1633 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1479773839898 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ H4 " "Pin ~ALTERA_TDO~ is reserved at location H4" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 1635 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1479773839898 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ D8 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location D8" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 1637 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1479773839898 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E8 " "Pin ~ALTERA_nCONFIG~ is reserved at location E8" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 1639 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1479773839898 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ D6 " "Pin ~ALTERA_nSTATUS~ is reserved at location D6" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 1641 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1479773839898 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ E6 " "Pin ~ALTERA_CONF_DONE~ is reserved at location E6" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 1643 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1479773839898 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1479773839898 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1479773839898 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1479773839898 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1479773839898 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1479773839898 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1479773839900 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "12 38 " "No exact pin location assignment(s) for 12 pins of 38 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1479773840056 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1479773840522 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479773840524 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1479773840524 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1479773840524 ""}
{ "Info" "ISTA_SDC_FOUND" "onchip_flash/synthesis/submodules/altera_onchip_flash.sdc " "Reading SDC File: 'onchip_flash/synthesis/submodules/altera_onchip_flash.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1479773840527 ""}
{ "Info" "ISTA_SDC_FOUND" "../rtl/lgdst_rxglue.sdc " "Reading SDC File: '../rtl/lgdst_rxglue.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1479773840528 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_base_clk " "Node: i2c_base_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_dummy:i_i2c\|scl_reg i2c_base_clk " "Register i2c_dummy:i_i2c\|scl_reg is being clocked by i2c_base_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1479773840532 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1479773840532 "|lgdst_rxglue|i2c_base_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "data_start " "Node: data_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch spi0_miso_ver data_start " "Latch spi0_miso_ver is being clocked by data_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1479773840532 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1479773840532 "|lgdst_rxglue|data_start"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: i_ufm_spi\|i_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818 " "Node: i_ufm_spi\|i_flash\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1479773840538 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: i_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: i_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1479773840538 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1479773840538 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479773840538 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) clk (Rise) setup and hold " "From clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479773840538 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ts_clk (Rise) clk (Rise) setup and hold " "From ts_clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479773840538 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ts_clk (Fall) clk (Rise) setup and hold " "From ts_clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479773840538 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi0_spclk (Rise) clk (Rise) setup and hold " "From spi0_spclk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479773840538 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi0_spclk (Fall) clk (Rise) setup and hold " "From spi0_spclk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479773840538 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Fall) setup and hold " "From clk (Rise) to clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479773840538 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) spi0_spclk (Rise) setup and hold " "From clk (Rise) to spi0_spclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479773840538 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi0_spclk (Rise) spi0_spclk (Rise) setup and hold " "From spi0_spclk (Rise) to spi0_spclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479773840538 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi0_spclk (Fall) spi0_spclk (Rise) setup and hold " "From spi0_spclk (Fall) to spi0_spclk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479773840538 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi0_spclk (Rise) spi0_spclk (Fall) setup and hold " "From spi0_spclk (Rise) to spi0_spclk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479773840538 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi0_spclk (Fall) spi0_spclk (Fall) setup and hold " "From spi0_spclk (Fall) to spi0_spclk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1479773840538 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1479773840538 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1479773840539 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1479773840539 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1479773840539 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1479773840539 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   spi0_spclk " "  20.000   spi0_spclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1479773840539 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       ts_clk " "  20.000       ts_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1479773840539 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1479773840539 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN H12 (CLK3p, DIFFIO_RX_R12p, DIFFOUT_R12p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN H12 (CLK3p, DIFFIO_RX_R12p, DIFFOUT_R12p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1479773840682 ""}  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 1620 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1479773840682 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "flash_pll:i_pll\|altpll:altpll_component\|flash_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node flash_pll:i_pll\|altpll:altpll_component\|flash_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1479773840682 ""}  } { { "db/flash_pll_altpll.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/db/flash_pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 731 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1479773840682 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_base_clk~input (placed in PIN K5 (CLK1n, DIFFIO_RX_L16n, DIFFOUT_L16n, High_Speed)) " "Automatically promoted node i2c_base_clk~input (placed in PIN K5 (CLK1n, DIFFIO_RX_L16n, DIFFOUT_L16n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1479773840682 ""}  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 1623 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1479773840682 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|osc  " "Automatically promoted node spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|osc " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1479773840683 ""}  } { { "onchip_flash/synthesis/submodules/rtl/altera_onchip_flash_block.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/rtl/altera_onchip_flash_block.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 62 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1479773840683 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|always2~0  " "Automatically promoted node spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|always2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1479773840683 ""}  } { { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 1351 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1479773840683 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1479773841300 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1479773841302 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1479773841302 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1479773841304 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1479773841307 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1479773841309 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1479773841309 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1479773841311 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1479773841356 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1479773841358 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1479773841358 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "11 unused 3.3V 9 1 1 " "Number of I/O pins in group: 11 (unused VREF, 3.3V VCCIO, 9 input, 1 output, 1 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1479773841403 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1479773841403 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1479773841403 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use 3.3V 0 8 " "I/O bank number 1A does not use VREF pins and has 3.3V VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1479773841403 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use 3.3V 5 5 " "I/O bank number 1B does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1479773841403 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1479773841403 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 7 21 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1479773841403 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1479773841403 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 6 10 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1479773841403 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 15 13 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1479773841403 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1479773841403 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1479773841403 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "flash_pll:i_pll\|altpll:altpll_component\|flash_pll_altpll:auto_generated\|pll1 0 " "PLL \"flash_pll:i_pll\|altpll:altpll_component\|flash_pll_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] flash_pll:i_pll\|altpll:altpll_component\|flash_pll_altpll:auto_generated\|pll1 driven by clk~inputclkctrl which is OUTCLK output port of Clock control block type node clk~inputclkctrl " "Input port INCLK\[0\] of node \"flash_pll:i_pll\|altpll:altpll_component\|flash_pll_altpll:auto_generated\|pll1\" is driven by clk~inputclkctrl which is OUTCLK output port of Clock control block type node clk~inputclkctrl" {  } { { "db/flash_pll_altpll.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/db/flash_pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "flash_pll.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/flash_pll.v" 91 0 0 } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 296 0 0 } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 12 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1479773841597 ""}  } { { "db/flash_pll_altpll.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/db/flash_pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "flash_pll.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/flash_pll.v" 91 0 0 } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 296 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1479773841597 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479773841612 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1479773841616 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1479773842323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479773842475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1479773842488 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1479773843880 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479773843880 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1479773844514 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "3e+02 ns 3.7% " "3e+02 ns of routing delay (approximately 3.7% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1479773845019 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X9_Y0 X18_Y8 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X9_Y0 to location X18_Y8" {  } { { "loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X9_Y0 to location X18_Y8"} { { 12 { 0 ""} 9 0 10 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1479773845173 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1479773845173 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_RETRY_PLACEMENT_MORE_EFFORT" "" "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" { { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_UNROUTED_SIGNALS" "7 " "Failed to route the following 7 signal(s)" { { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|csr_status_r_pass " "Signal \"spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|csr_status_r_pass\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1479773846278 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "spi_prog:i_ufm_spi\|spi_shobuf\[26\]~4 " "Signal \"spi_prog:i_ufm_spi\|spi_shobuf\[26\]~4\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1479773846278 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "spi_prog:i_ufm_spi\|spi_shobuf~40 " "Signal \"spi_prog:i_ufm_spi\|spi_shobuf~40\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1479773846278 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "spi_prog:i_ufm_spi\|spi_shobuf~44 " "Signal \"spi_prog:i_ufm_spi\|spi_shobuf~44\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1479773846278 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "spi_prog:i_ufm_spi\|spi_shobuf~48 " "Signal \"spi_prog:i_ufm_spi\|spi_shobuf~48\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1479773846278 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "spi_prog:i_ufm_spi\|spi_shobuf~60 " "Signal \"spi_prog:i_ufm_spi\|spi_shobuf~60\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1479773846278 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "spi_prog:i_ufm_spi\|onchip_rdata\[6\] " "Signal \"spi_prog:i_ufm_spi\|onchip_rdata\[6\]\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1479773846278 ""}  } {  } 0 170138 "Failed to route the following %1!d! signal(s)" 0 0 "Design Software" 0 -1 1479773846278 ""} { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_OVERUSED_ROUTING_RESOURCES" "7 " "Cannot fit design in device -- following 7 routing resource(s) needed by more than one signal during the last fitting attempt" { { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X12_Y6, I0) " "Routing resource LAB Block interconnect (X12_Y6, I0)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1479773846278 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X12_Y6, I7) " "Routing resource LAB Block interconnect (X12_Y6, I7)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1479773846278 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X12_Y6, I10) " "Routing resource LAB Block interconnect (X12_Y6, I10)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1479773846278 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X12_Y6, I12) " "Routing resource LAB Block interconnect (X12_Y6, I12)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1479773846278 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X12_Y6, I26) " "Routing resource LAB Block interconnect (X12_Y6, I26)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1479773846278 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Input (X12_Y6, I8) " "Routing resource LAB Input (X12_Y6, I8)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1479773846278 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Input (X12_Y6, I51) " "Routing resource LAB Input (X12_Y6, I51)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1479773846278 ""}  } {  } 0 170140 "Cannot fit design in device -- following %1!d! routing resource(s) needed by more than one signal during the last fitting attempt" 0 0 "Design Software" 0 -1 1479773846278 ""}  } { { "c:/altera/15.1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" "ROUTE" } }  } 0 170134 "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" 0 0 "Fitter" 0 -1 1479773846278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1479773846279 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1479773846279 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479773846283 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1479773846356 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1479773846473 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479773846473 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1479773847104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "3e+02 ns 3.7% " "3e+02 ns of routing delay (approximately 3.7% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1479773847600 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X9_Y0 X18_Y8 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X9_Y0 to location X18_Y8" {  } { { "loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X9_Y0 to location X18_Y8"} { { 12 { 0 ""} 9 0 10 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1479773847749 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1479773847749 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1479773848646 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1479773848646 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479773848649 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.02 " "Total time spent on timing analysis during the Fitter is 1.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1479773848671 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1479773848781 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1479773849241 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1479773849327 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1479773849916 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479773850904 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "26 MAX 10 " "26 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ts_sync 3.3-V LVTTL C8 " "Pin ts_sync uses I/O standard 3.3-V LVTTL at C8" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ts_sync } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ts_sync" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 53 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479773851194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cnt_in\[0\] 3.3-V LVTTL E10 " "Pin cnt_in\[0\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { cnt_in[0] } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 23 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479773851194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cnt_in\[1\] 3.3-V LVTTL M7 " "Pin cnt_in\[1\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { cnt_in[1] } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 24 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479773851194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cnt_in\[2\] 3.3-V LVTTL K4 " "Pin cnt_in\[2\] uses I/O standard 3.3-V LVTTL at K4" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { cnt_in[2] } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 25 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479773851194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cnt_in\[3\] 3.3-V LVTTL A13 " "Pin cnt_in\[3\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { cnt_in[3] } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 26 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479773851194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cnt_in\[4\] 3.3-V LVTTL L5 " "Pin cnt_in\[4\] uses I/O standard 3.3-V LVTTL at L5" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { cnt_in[4] } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 27 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479773851194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cnt_in\[5\] 3.3-V LVTTL R3 " "Pin cnt_in\[5\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { cnt_in[5] } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 28 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479773851194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cnt_in\[6\] 3.3-V LVTTL L10 " "Pin cnt_in\[6\] uses I/O standard 3.3-V LVTTL at L10" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { cnt_in[6] } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 29 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479773851194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cnt_in\[7\] 3.3-V LVTTL J5 " "Pin cnt_in\[7\] uses I/O standard 3.3-V LVTTL at J5" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { cnt_in[7] } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 30 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479773851194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad_spi_sdio 3.3-V LVTTL P8 " "Pin ad_spi_sdio uses I/O standard 3.3-V LVTTL at P8" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ad_spi_sdio } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad_spi_sdio" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 33 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479773851194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i2c_sda 3.3-V LVTTL L11 " "Pin i2c_sda uses I/O standard 3.3-V LVTTL at L11" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { i2c_sda } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 34 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479773851194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "prog_en 3.3-V LVTTL L7 " "Pin prog_en uses I/O standard 3.3-V LVTTL at L7" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { prog_en } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prog_en" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 60 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479773851194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi0_npcs0 3.3-V LVTTL D10 " "Pin spi0_npcs0 uses I/O standard 3.3-V LVTTL at D10" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { spi0_npcs0 } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi0_npcs0" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 38 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479773851194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi0_spck 3.3-V LVTTL B11 " "Pin spi0_spck uses I/O standard 3.3-V LVTTL at B11" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { spi0_spck } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi0_spck" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 37 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479773851194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "resync_n 3.3-V LVTTL P2 " "Pin resync_n uses I/O standard 3.3-V LVTTL at P2" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { resync_n } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "resync_n" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 36 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479773851194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ts_valid 3.3-V LVTTL B13 " "Pin ts_valid uses I/O standard 3.3-V LVTTL at B13" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ts_valid } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ts_valid" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 52 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479773851194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "tp_50 3.3-V LVTTL B4 " "Pin tp_50 uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { tp_50 } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tp_50" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 49 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479773851194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi0_mosi 3.3-V LVTTL A9 " "Pin spi0_mosi uses I/O standard 3.3-V LVTTL at A9" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { spi0_mosi } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi0_mosi" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 39 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479773851194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio3 3.3-V LVTTL C14 " "Pin gpio3 uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { gpio3 } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio3" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 55 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479773851194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio2 3.3-V LVTTL F12 " "Pin gpio2 uses I/O standard 3.3-V LVTTL at F12" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { gpio2 } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio2" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 54 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479773851194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "xout_sms4470_m 3.3-V LVTTL J12 " "Pin xout_sms4470_m uses I/O standard 3.3-V LVTTL at J12" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { xout_sms4470_m } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xout_sms4470_m" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 58 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479773851194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL H12 " "Pin clk uses I/O standard 3.3-V LVTTL at H12" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 35 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479773851194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ts_clk 3.3-V LVCMOS E9 " "Pin ts_clk uses I/O standard 3.3-V LVCMOS at E9" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ts_clk } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ts_clk" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 50 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479773851194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ts_d0 3.3-V LVTTL A14 " "Pin ts_d0 uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ts_d0 } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ts_d0" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 51 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479773851194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i2c_base_clk 3.3-V LVTTL K5 " "Pin i2c_base_clk uses I/O standard 3.3-V LVTTL at K5" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { i2c_base_clk } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 45 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479773851194 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i2c_trig 3.3-V LVTTL R13 " "Pin i2c_trig uses I/O standard 3.3-V LVTTL at R13" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { i2c_trig } } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/" { { 0 { 0 ""} 0 46 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1479773851194 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1479773851194 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "spi0_miso 3.3-V LVTTL B6 " "Pin spi0_miso uses I/O standard 3.3-V LVTTL located at B6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1479773851195 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "led_wifi 3.3-V LVTTL B12 " "Pin led_wifi uses I/O standard 3.3-V LVTTL located at B12 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1479773851195 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "tp_42 3.3-V LVTTL A7 " "Pin tp_42 uses I/O standard 3.3-V LVTTL located at A7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1479773851195 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "ts_sync 3.3-V LVTTL C8 " "Pin ts_sync uses I/O standard 3.3-V LVTTL located at C8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1479773851195 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "xin_sms4470 3.3-V LVTTL G2 " "Pin xin_sms4470 uses I/O standard 3.3-V LVTTL located at G2 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1479773851195 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "cnt_in\[0\] 3.3-V LVTTL E10 " "Pin cnt_in\[0\] uses I/O standard 3.3-V LVTTL located at E10 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1479773851195 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "cnt_in\[3\] 3.3-V LVTTL A13 " "Pin cnt_in\[3\] uses I/O standard 3.3-V LVTTL located at A13 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1479773851195 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "spi0_npcs0 3.3-V LVTTL D10 " "Pin spi0_npcs0 uses I/O standard 3.3-V LVTTL located at D10 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1479773851195 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "spi0_spck 3.3-V LVTTL B11 " "Pin spi0_spck uses I/O standard 3.3-V LVTTL located at B11 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1479773851195 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "ts_valid 3.3-V LVTTL B13 " "Pin ts_valid uses I/O standard 3.3-V LVTTL located at B13 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1479773851195 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "tp_50 3.3-V LVTTL B4 " "Pin tp_50 uses I/O standard 3.3-V LVTTL located at B4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1479773851195 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "spi0_mosi 3.3-V LVTTL A9 " "Pin spi0_mosi uses I/O standard 3.3-V LVTTL located at A9 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1479773851195 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "ts_clk 3.3-V LVCMOS E9 " "Pin ts_clk uses I/O standard 3.3-V LVCMOS located at E9 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1479773851195 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "ts_d0 3.3-V LVTTL A14 " "Pin ts_d0 uses I/O standard 3.3-V LVTTL located at A14 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1479773851196 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/output_files/lgdst_rxglue.fit.smsg " "Generated suppressed messages file D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/output_files/lgdst_rxglue.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1479773851417 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 38 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1695 " "Peak virtual memory: 1695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479773852028 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 16:17:32 2016 " "Processing ended: Mon Nov 21 16:17:32 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479773852028 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479773852028 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479773852028 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1479773852028 ""}
