Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\zacbr\OneDrive\Documents\University\Y3\T2\Advanced Embedded Systems\SIT329-Project\Module Two\serial_test\serial_control.qsys" --block-symbol-file --output-directory="C:\Users\zacbr\OneDrive\Documents\University\Y3\T2\Advanced Embedded Systems\SIT329-Project\Module Two\serial_test\serial_control" --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading serial_test/serial_control.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding rs232_0 [altera_up_avalon_rs232 17.1]
Progress: Parameterizing module rs232_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\zacbr\OneDrive\Documents\University\Y3\T2\Advanced Embedded Systems\SIT329-Project\Module Two\serial_test\serial_control.qsys" --synthesis=VERILOG --output-directory="C:\Users\zacbr\OneDrive\Documents\University\Y3\T2\Advanced Embedded Systems\SIT329-Project\Module Two\serial_test\serial_control\synthesis" --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading serial_test/serial_control.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding rs232_0 [altera_up_avalon_rs232 17.1]
Progress: Parameterizing module rs232_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: serial_control: Generating serial_control "serial_control" for QUARTUS_SYNTH
Info: rs232_0: Starting Generation of RS232 UART
Info: rs232_0: "serial_control" instantiated altera_up_avalon_rs232 "rs232_0"
Info: rst_controller: "serial_control" instantiated altera_reset_controller "rst_controller"
Info: serial_control: Done "serial_control" with 3 modules, 9 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
