/* SPDX-License-Identifier: GPL-2.0-only */

#ifndef _GPIOFW6D_H
#define _GPIOFW6D_H

#include <gpio.h>

#ifndef __ACPI__

static const struct pad_config gpio_table[] = {
/* RCIN# */			PAD_CFG_NF(GPP_A0, NONE, DEEP, NF1), 
/* LAD0 */			PAD_CFG_NF(GPP_A1, NATIVE, DEEP, NF1), 
/* LAD1 */			PAD_CFG_NF(GPP_A2, NATIVE, DEEP, NF1), 
/* LAD2 */			PAD_CFG_NF(GPP_A3, NATIVE, DEEP, NF1), 
/* LAD3 */			PAD_CFG_NF(GPP_A4, NATIVE, DEEP, NF1), 
/* LFRAME */			PAD_CFG_NF(GPP_A5, NONE, DEEP, NF1), 
/* SERIRQ */			PAD_CFG_NF(GPP_A6, NONE, DEEP, NF1), 
/* GPP_A7 */			PAD_CFG_GPO(GPP_A7, 1, DEEP), 
/* CLKRUN# */			PAD_CFG_NF(GPP_A8, NONE, DEEP, NF1), 
/* CLKOUT_LPC0 */		PAD_CFG_NF(GPP_A9, DN_20K, DEEP, NF1), 
/* CLKOUT_LPC1 */		PAD_CFG_NF(GPP_A10, DN_20K, DEEP, NF1), 
/* PME# */			PAD_CFG_NF(GPP_A11, UP_20K, DEEP, NF1), 
/* GPP_A12 */			PAD_NC(GPP_A12, NONE), 
/* SUSWARN#/SUSPWRDNACK */	PAD_CFG_NF(GPP_A13, NONE, DEEP, NF1), 
/* SUS_STAT# */			PAD_CFG_NF(GPP_A14, NONE, DEEP, NF1),
/* SUS_ACK# */			PAD_CFG_NF(GPP_A15, UP_20K, DEEP, NF1), 
/* SD_1P8_SEL */		PAD_CFG_NF(GPP_A16, NONE, DEEP, NF1), 
/* SW_PWR_EN# */		PAD_CFG_NF(GPP_A17, NONE, DEEP, NF1), 
/* ISH_GP0 */			PAD_CFG_NF(GPP_A18, NONE, DEEP, NF1), 
/* ISH_GP1 */	 		PAD_CFG_NF(GPP_A19, NONE, DEEP, NF1), 
/* ISH_GP2 */			PAD_CFG_NF(GPP_A20, NONE, DEEP, NF1), 
/* ISH_GP3 */			PAD_CFG_NF(GPP_A21, NONE, DEEP, NF1), 
/* GPP_A22 */			PAD_CFG_GPO(GPP_A22, 1, DEEP), 
/* GPP_A23 */			PAD_CFG_GPI_TRIG_OWN(GPP_A23, DN_20K, DEEP, OFF, ACPI), 
/* CORE_VID0 */			PAD_CFG_NF(GPP_B0, NONE, DEEP, NF1), 
/* CORE_VID1 */			PAD_CFG_NF(GPP_B1, NONE, DEEP, NF1), 
/* VRALERT# */			PAD_CFG_NF(GPP_B2, NONE, DEEP, NF1), 
/* GPP_B3 */			PAD_CFG_GPI_TRIG_OWN(GPP_B3, NONE, PLTRST, OFF, ACPI), 
/* GPP_B4 */			PAD_CFG_GPO(GPP_B4, 1, DEEP), 
/* SRCCLKREQ0# */		PAD_CFG_NF(GPP_B5, NONE, DEEP, NF1), 
/* SRCCLKREQ1# */		PAD_CFG_NF(GPP_B6, NONE, DEEP, NF1), 
/* GPP_B7 */			PAD_NC(GPP_B7, NONE), 
/* GPP_B8 */			PAD_NC(GPP_B8, NONE), 
/* GPP_B9 */			PAD_NC(GPP_B9, NONE), 
/* GPP_B10 */			PAD_NC(GPP_B10, NONE), 
/* EXT_PWR_GATE# */		PAD_CFG_NF(GPP_B11, NONE, DEEP, NF1), 
/* SLP_S0# */			PAD_CFG_NF(GPP_B12, NONE, DEEP, NF1), 
/* PLTRST# */			PAD_CFG_NF(GPP_B13, NONE, DEEP, NF1), 
/* SPKR */			PAD_CFG_NF(GPP_B14, DN_20K, PLTRST, NF1),
/* GPP_B15 */			PAD_NC(GPP_B15, NONE), 
/* GPP_B16 */			PAD_CFG_GPI_TRIG_OWN(GPP_B16, NONE, PLTRST, OFF, ACPI), 
/* GPP_B17 */			PAD_CFG_GPI_TRIG_OWN(GPP_B17, UP_20K, PLTRST, OFF, ACPI), 
/* GPP_B18 */			PAD_CFG_GPI_TRIG_OWN(GPP_B18, UP_20K, DEEP, OFF, ACPI), 	
/* GPP_B19 */			PAD_NC(GPP_B19, NONE),	
/* GSPI1_CLK */			PAD_CFG_NF(GPP_B20, DN_20K, DEEP, NF1), 		
/* GSPI1_MISO */		PAD_CFG_NF(GPP_B21, DN_20K, DEEP, NF1), 		
/*GSPI1_MOSI */			PAD_CFG_NF(GPP_B22, DN_20K, DEEP, NF1), 		
/* GPP_B23 */			PAD_CFG_TERM_GPO(GPP_B23, 1, DN_20K, DEEP), 		
/* SMBCLK */			PAD_CFG_NF(GPP_C0, NONE, DEEP, NF1), 		
/* SMBDATA */			PAD_CFG_NF(GPP_C1, DN_20K, DEEP, NF1), 		
/* GPP_C2 */			PAD_CFG_TERM_GPO(GPP_C2, 1, DN_20K, DEEP), 		
/* SML0CLK */			PAD_CFG_NF(GPP_C3, NONE, DEEP, NF1), 		
/* SML0DATA */			PAD_CFG_NF(GPP_C4, NONE, DEEP, NF1), 		
/* GPP_C5 */ 			PAD_CFG_GPI_TRIG_OWN(GPP_C5, DN_20K, DEEP, OFF, ACPI),		
/* UART0_RXD */			PAD_CFG_NF(GPP_C8, NONE, DEEP, NF1), 		
/* UART0_TXD */			PAD_CFG_NF(GPP_C9, NONE, DEEP, NF1), 		
/* UART0_RTS# */		PAD_CFG_NF(GPP_C10, NONE, DEEP, NF1), 		
/* UART0_CTS# */		PAD_CFG_NF(GPP_C11, NONE, DEEP, NF1), 		
/* UART1_RXD */			PAD_CFG_NF(GPP_C12, NONE, DEEP, NF1), 		
/* UART1_TXD */			PAD_CFG_NF(GPP_C13, NONE, DEEP, NF1), 	
/* UART1_RTS */			PAD_CFG_NF(GPP_C14, NONE, DEEP, NF1), 		
/* UART1_CTS# */		PAD_CFG_NF(GPP_C15, NONE, DEEP, NF1), 		
/* I2C0_SDA */			PAD_CFG_NF(GPP_C16, NONE, DEEP, NF1),		
/* I2C0_SCL */			PAD_CFG_NF(GPP_C17, NONE, DEEP, NF1), 		
/* I2C1_SDA */			PAD_CFG_NF(GPP_C18, NONE, DEEP, NF1), 		
/* I2C1_SCL */			PAD_CFG_NF(GPP_C19, NONE, DEEP, NF1), 		
/* UART2_RXD */			PAD_CFG_NF(GPP_C20, NONE, DEEP, NF1), 	
/* UART2_TXD */			PAD_CFG_NF(GPP_C21, NONE, DEEP, NF1), 	
/* UART2_RTS# */		PAD_CFG_NF(GPP_C22, NONE, DEEP, NF1), 	
/* UART2_CTS# */		PAD_CFG_NF(GPP_C23, NONE, DEEP, NF1), 	
/* SPI1_CS# */			PAD_CFG_NF(GPP_D0, NONE, DEEP, NF1), 	
/* SPI1_CLK */			PAD_CFG_NF(GPP_D1, NONE, DEEP, NF1), 		
/* SPI1_MISO */			PAD_CFG_NF(GPP_D2, NONE, DEEP, NF1), 	
/* SPI1_MOSI */			PAD_CFG_NF(GPP_D3, NONE, DEEP, NF1), 	
/* FLASHTRIG */			PAD_CFG_NF(GPP_D4, NONE, DEEP, NF1), 	
/* ISH_I2C0_SDA */		PAD_CFG_NF(GPP_D5, NONE, DEEP, NF1), 	
/* ISH_I2C0_SCL */		PAD_CFG_NF(GPP_D6, NONE, DEEP, NF1), 	
/* ISH_I2C1_SDA */		PAD_CFG_NF(GPP_D7, NONE, DEEP, NF1), 
/* ISH_I2C1_SCL */		PAD_CFG_NF(GPP_D8, NONE, DEEP, NF1), 	
/* GPP_D9 */			PAD_CFG_GPI_TRIG_OWN(GPP_D9, NONE, DEEP, OFF, ACPI), 	
/* GPP_D10 */			PAD_CFG_GPI_TRIG_OWN(GPP_D10, NONE, DEEP, OFF, ACPI), 	
/* GPP_D11 */			PAD_CFG_GPI_TRIG_OWN(GPP_D11, NONE, DEEP, LEVEL, ACPI), 	
/* GPP_D12 */			PAD_CFG_GPI_TRIG_OWN(GPP_D12, NONE, DEEP, LEVEL, ACPI), 	
/* ISH_UART0_RXD */		PAD_CFG_NF(GPP_D13, NONE, DEEP, NF1), 	
/* ISH_UART0_TXD */		PAD_CFG_NF(GPP_D14, NONE, DEEP, NF1), 	
/* ISH_UART0_RTS# */		PAD_CFG_NF(GPP_D15, NONE, DEEP, NF1), 	
/* ISH_UART0_CTS */		PAD_CFG_NF(GPP_D16, NONE, DEEP, NF1), 	
/* DMIC_CLK1 */			PAD_CFG_NF(GPP_D17, NONE, DEEP, NF1), 	
/* DMIC_DATA1 */		PAD_CFG_NF(GPP_D18, DN_20K, DEEP, NF1), 	
/* DMIC_CLK0 */			PAD_CFG_NF(GPP_D19, NONE, DEEP, NF1), 
/* DMIC_DATA0 */		PAD_CFG_NF(GPP_D20, DN_20K, DEEP, NF1), 	
/* SPI1_IO2 */			PAD_CFG_NF(GPP_D21, NONE, DEEP, NF1), 	
/* SPI1_IO3 */			PAD_CFG_NF(GPP_D22, NONE, DEEP, NF1), 	
/* I2S_MCLK */			PAD_CFG_NF(GPP_D23, NONE, DEEP, NF1), 		
/* GPP_E0 */			PAD_CFG_GPO(GPP_E0, 0, DEEP), 
/* SATAXPCIE1 */		PAD_CFG_NF(GPP_E1, NONE, DEEP, NF1), 
/* SATAXPCIE2 */		PAD_CFG_NF(GPP_E2, NONE, DEEP, NF1), 
/* GPP_E3 */ 			PAD_CFG_GPI_TRIG_OWN(GPP_E3, NONE, DEEP, OFF, ACPI), 
/* GPP_E4 */			PAD_NC(GPP_E4, NONE), 	
/* SATA_DEVSLP1 */		PAD_CFG_NF(GPP_E5, NONE, RSMRST, NF1),	
/* SATA_DEVSLP2 */		PAD_CFG_NF(GPP_E6, NONE, RSMRST, NF1),
/* GPP_E7 */			PAD_NC(GPP_E7, NONE),
/* SATALED# */			PAD_CFG_NF(GPP_E8, NONE, DEEP, NF1),
/* USB2_OC0# */			PAD_CFG_NF(GPP_E9, NONE, DEEP, NF1),
/* USB2_OC1# */			PAD_CFG_NF(GPP_E10, NONE, DEEP, NF1),	
/* USB2_OC2# */			PAD_CFG_NF(GPP_E11, NONE, DEEP, NF1),
/* USB2_OC3# */			PAD_CFG_NF(GPP_E12, NONE, DEEP, NF1),
/* DDPB_HPD0 */			PAD_CFG_NF(GPP_E13, NONE, DEEP, NF1),	
/* DDPC_HPD1 */			PAD_CFG_NF(GPP_E14, NONE, DEEP, NF1),
/* GPP_E15 */			PAD_CFG_GPI_TRIG_OWN(GPP_E15, NONE, DEEP, OFF, ACPI),
/* GPP_E16 */			PAD_CFG_GPI_TRIG_OWN(GPP_E16, NONE, PLTRST, OFF, ACPI),
/* EDP_HPD */			PAD_CFG_NF(GPP_E17, NONE, DEEP, NF1),
/* DDPB_CTRLCLK */		PAD_CFG_NF(GPP_E18, NONE, DEEP, NF1),
/* DDPB_CTRLDATA */		PAD_CFG_NF(GPP_E19, DN_20K, DEEP, NF1),
/* DDPC_CTRLCLK */		PAD_CFG_NF(GPP_E20, NONE, DEEP, NF1),
/* DDPC_CTRLDATA */		PAD_CFG_NF(GPP_E21, DN_20K, DEEP, NF1),
/* GPP_E22 */			PAD_CFG_GPIO_BIDIRECT(GPP_E22, 0, NONE, DEEP, OFF, ACPI),
/* GPP_E23 */			PAD_CFG_TERM_GPO(GPP_E23, 1, DN_20K, DEEP),
/* BATLOW# */			PAD_CFG_NF(GPD0, NONE, PWROK, NF1),	
/* ACPRESENT */			PAD_CFG_NF(GPD1, NONE, PWROK, NF1),
/* LAN_WAKE# */			PAD_CFG_NF(GPD2, NATIVE, PWROK, NF1),
/* PWRBTN# */			PAD_CFG_NF(GPD3, UP_20K, PWROK, NF1),
/* SLP_S3# */			PAD_CFG_NF(GPD4, NONE, PWROK, NF1),
/* SLP_S4# */			PAD_CFG_NF(GPD5, NONE, PWROK, NF1),
/* SLP_A# */			PAD_CFG_NF(GPD6, NONE, PWROK, NF1),
/* GPD7 */			PAD_NC(GPD7, NONE),	
/* SUSCLK */			PAD_CFG_NF(GPD8, NONE, PWROK, NF1),
/* GPD9 */			PAD_NC(GPD9, NONE),
/* SLP_S5# */			PAD_CFG_NF(GPD10, NONE, PWROK, NF1),
/* GPD11 */ 			PAD_NC(GPD11, NONE),
/* I2S2_SCLK */			PAD_CFG_NF(GPP_F0, NONE, DEEP, NF1),
/* I2S2_SFRM */			PAD_CFG_NF(GPP_F1, NONE, DEEP, NF1),
/* I2S2_TXD */			PAD_CFG_NF(GPP_F2, NONE, DEEP, NF1),
/* I2S2_RXD */			PAD_CFG_NF(GPP_F3, NONE, DEEP, NF1),
/* I2C2_SDA */			PAD_CFG_NF_1V8(GPP_F4, NONE, DEEP, NF1),
/* I2C2_SCL */			PAD_CFG_NF_1V8(GPP_F5, NONE, DEEP, NF1),	
/* I2C3_SDA */			PAD_CFG_NF_1V8(GPP_F6, NONE, DEEP, NF1),
/* I2C3_SCL */			PAD_CFG_NF_1V8(GPP_F7, NONE, DEEP, NF1),
/* I2C4_SDA */			PAD_CFG_NF_1V8(GPP_F8, NONE, DEEP, NF1),
/* I2C4_SCL */			PAD_CFG_NF_1V8(GPP_F9, NONE, DEEP, NF1),
/* ISH_I2C2_SDA */		PAD_CFG_NF_1V8(GPP_F10, NONE, DEEP, NF2),
/* ISH_I2C2_SCL */		PAD_CFG_NF_1V8(GPP_F11, NONE, DEEP, NF2),
/* EMMC_CMD */			PAD_CFG_NF(GPP_F12, NONE, DEEP, NF1),
/* EMMC_DATA0 */		PAD_CFG_NF(GPP_F13, NONE, DEEP, NF1),
/* EMMC_DATA1 */		PAD_CFG_NF(GPP_F14, NONE, DEEP, NF1),
/* EMMC_DATA2 */		PAD_CFG_NF(GPP_F15, NONE, DEEP, NF1),
/* EMMC_DATA3 */		PAD_CFG_NF(GPP_F16, NONE, DEEP, NF1),
/* EMMC_DATA4 */		PAD_CFG_NF(GPP_F17, NONE, DEEP, NF1),
/* EMMC_DATA5 */		PAD_CFG_NF(GPP_F18, NONE, DEEP, NF1),
/* EMMC_DATA6 */		PAD_CFG_NF(GPP_F19, NONE, DEEP, NF1),
/* EMMC_DATA7 */		PAD_CFG_NF(GPP_F20, NONE, DEEP, NF1),
/* EMMC_RCLK */			PAD_CFG_NF(GPP_F21, NONE, DEEP, NF1),
/* EMMC_CLK */			PAD_CFG_NF(GPP_F22, NONE, DEEP, NF1),
/* GPP_F23 */			PAD_CFG_GPI_TRIG_OWN(GPP_F23, NONE, DEEP, OFF, ACPI),
/* SD_CMD */			PAD_CFG_NF(GPP_G0, NONE, DEEP, NF1),
/* SD_DATA0 */			PAD_CFG_NF(GPP_G1, NONE, DEEP, NF1),
/* SD_DATA1 */			PAD_CFG_NF(GPP_G2, NONE, DEEP, NF1),
/* SD_DATA2 */			PAD_CFG_NF(GPP_G3, NONE, DEEP, NF1),
/* SD_DATA3 */			PAD_CFG_NF(GPP_G4, NONE, DEEP, NF1),
/* SD_CD# */			PAD_CFG_NF(GPP_G5, NONE, DEEP, NF1),
/* SD_CLK */			PAD_CFG_NF(GPP_G6, NONE, DEEP, NF1),
/* SD_WP */			PAD_CFG_NF(GPP_G7, DN_20K, DEEP, NF1),
};

#endif 

#endif