// Seed: 1043771192
module module_0 (
    input supply1 id_0,
    input wand id_1,
    input supply1 id_2,
    output supply0 id_3,
    input supply1 id_4
    , id_9,
    input tri id_5,
    output wor id_6,
    input tri1 id_7
);
endmodule
module module_1 #(
    parameter id_13 = 32'd14
) (
    output wand id_0,
    input uwire id_1,
    input supply1 id_2,
    input wire id_3,
    input tri0 id_4,
    output tri0 id_5,
    input supply1 id_6,
    input uwire id_7,
    input tri id_8,
    output wor id_9
);
  assign id_9 = (1);
  assign id_0 = -1;
  logic id_11[1 : 1];
  ;
  wire id_12;
  assign id_0 = (id_8);
  assign id_5 = 1;
  parameter id_13 = 1 & 1;
  logic id_14;
  ;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_6,
      id_9,
      id_8,
      id_8,
      id_5,
      id_8
  );
  wire [-1 'b0 : id_13] id_15;
  wire [-1 'h0 !==  -1 : -1] id_16;
  wire id_17;
endmodule
