/*****************************************************************************
 *   Copyright(C)2009-2022 by VSF Team                                       *
 *                                                                           *
 *  Licensed under the Apache License, Version 2.0 (the "License");          *
 *  you may not use this file except in compliance with the License.         *
 *  You may obtain a copy of the License at                                  *
 *                                                                           *
 *     http://www.apache.org/licenses/LICENSE-2.0                            *
 *                                                                           *
 *  Unless required by applicable law or agreed to in writing, software      *
 *  distributed under the License is distributed on an "AS IS" BASIS,        *
 *  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. *
 *  See the License for the specific language governing permissions and      *
 *  limitations under the License.                                           *
 *                                                                           *
 ****************************************************************************/

/*============================ INCLUDES ======================================*/
#include "./pm.h"

/*============================ MACROS ========================================*/

#ifndef VSF_HW_PM_CFG_PROTECT_LEVEL
#   ifndef VSF_HW_CFG_PROTECT_LEVEL
#       define VSF_HW_PM_CFG_PROTECT_LEVEL      interrupt
#   else
#       define VSF_HW_PM_CFG_PROTECT_LEVEL      VSF_HW_CFG_PROTECT_LEVEL
#   endif
#endif

#define vsf_hw_pm_protect                       vsf_protect(VSF_HW_PM_CFG_PROTECT_LEVEL)
#define vsf_hw_pm_unprotect                     vsf_unprotect(VSF_HW_PM_CFG_PROTECT_LEVEL)

/*============================ MACROFIED FUNCTIONS ===========================*/
/*============================ TYPES =========================================*/
/*============================ GLOBAL VARIABLES ==============================*/
/*============================ LOCAL VARIABLES ===============================*/
/*============================ PROTOTYPES ====================================*/
/*============================ IMPLEMENTATION ================================*/

pm_power_status_t vsf_hw_pm_power_get_status(pm_power_cfg_no_t index)
{
    return CLK->PWRCTL;
}

vsf_err_t vsf_hw_pm_power_resume(pm_power_cfg_no_t index, pm_power_status_t status)
{
    uint_fast32_t mask = 1 << index;
    if ((CLK->PWRCTL ^ status) & mask) {
        bool rlock_state = m480_reg_unlock();
        vsf_protect_t state = vsf_hw_pm_protect();
            if (status & mask) {
                CLK->PWRCTL |= mask;
            } else {
                CLK->PWRCTL &= ~mask;
            }
        vsf_hw_pm_unprotect(state);
        m480_reg_lock(rlock_state);
    }
    return VSF_ERR_NONE;
}

pm_power_status_t vsf_hw_pm_power_enable(pm_power_cfg_no_t index)
{
    pm_power_status_t orig = vsf_hw_pm_power_get_status(index);
    vsf_hw_pm_power_resume(index, orig | (1 << index));
    return orig;
}

pm_power_status_t vsf_hw_pm_power_disable(pm_power_cfg_no_t index)
{
    pm_power_status_t orig = vsf_hw_pm_power_get_status(index);
    vsf_hw_pm_power_resume(index, orig & ~(1 << index));
    return orig;
}

vsf_err_t vsf_hw_pm_sleep(pm_sleep_cfg_t *cfg)
{
    uint_fast32_t reg = cfg->sleep_mode | cfg->sleep_cfg | cfg->sleep_walking_cfg | cfg->wake_cfg;
    bool state = m480_reg_unlock();
        CLK->PMUCTL = reg;
    m480_reg_lock(state);
    return VSF_ERR_NONE;
}

pm_pclk_status_t vsf_hw_pm_peripheral_get_status(pm_pclk_no_t index)
{
    return (pm_pclk_status_t)(
                (m480_bit_field_get((index >> 0) & 0x3FFF, (uint32_t *)&CLK->CLKSEL0) << 8)
            |   (m480_bit_field_get((index >> 14) & 0x3FFF, (uint32_t *)&CLK->CLKDIV0) << 0));
}

vsf_err_t vsf_hw_pm_peripheral_resume(pm_pclk_no_t index , pm_pclk_status_t status)
{
    if (status != vsf_hw_pm_peripheral_get_status(index)) {
        m480_bit_field_set((index >> 0) & 0x3FFF, (uint32_t *)&CLK->CLKSEL0, (status >> 8) & 0xFF);
        m480_bit_field_set((index >> 14) & 0x3FFF, (uint32_t *)&CLK->CLKDIV0, (status >> 0) & 0xFF);
    }
    return VSF_ERR_NONE;
}

pm_pclk_status_t vsf_hw_pm_peripheral_config(pm_pclk_no_t index, const pm_pclk_cfg_t *cfg)
{
    pm_pclk_status_t orig = vsf_hw_pm_peripheral_get_status(index);
    vsf_hw_pm_peripheral_resume(index, (pm_pclk_status_t)(cfg->div | (cfg->clk_src << 8)));
    return orig;
}

#define __def_vsf_hw_pm_peripheral_clksel(__name)                                  \
            [VSF_MCONNECT2(__name, _MAP_IDX)] = VSF_MCONNECT2(__name, _MAP)

static const pm_periph_clksel_t vsf_hw_pm_peripheral_clksel[] = {
    __def_vsf_hw_pm_peripheral_clksel(SDH_CLKSEL),
    __def_vsf_hw_pm_peripheral_clksel(STCLK_CLKSEL),
    __def_vsf_hw_pm_peripheral_clksel(HCLK_CLKSEL),
    __def_vsf_hw_pm_peripheral_clksel(WWDT_CLKSEL),
    __def_vsf_hw_pm_peripheral_clksel(CLKO_CLKSEL),
    __def_vsf_hw_pm_peripheral_clksel(UART_CLKSEL),
    __def_vsf_hw_pm_peripheral_clksel(TMR3_CLKSEL),
    __def_vsf_hw_pm_peripheral_clksel(TMR2_CLKSEL),
    __def_vsf_hw_pm_peripheral_clksel(TMR1_CLKSEL),
    __def_vsf_hw_pm_peripheral_clksel(TMR0_CLKSEL),
    __def_vsf_hw_pm_peripheral_clksel(WDT_CLKSEL),
    __def_vsf_hw_pm_peripheral_clksel(SPI13_CLKSEL),
    __def_vsf_hw_pm_peripheral_clksel(SPI02_CLKSEL),
    __def_vsf_hw_pm_peripheral_clksel(BPWM1_CLKSEL),
    __def_vsf_hw_pm_peripheral_clksel(BPWM0_CLKSEL),
    __def_vsf_hw_pm_peripheral_clksel(RTC_CLKSEL),
};

// todo: calculate frequency of clocks
static uint_fast32_t vsf_hw_pm_peripheral_get_clksrc(uint_fast8_t index)
{
    switch (index) {
    case CLKSRC_HXT:
    case CLKSRC_HXTD2:
    case CLKSRC_LXT:
    case CLKSRC_HIRC:
    case CLKSRC_HIRCD2:
    case CLKSRC_LIRC:

    case CLKSRC_PLL:
    case CLKSRC_HCLK:
    case CLKSRC_HCLKD2:
    case CLKSRC_HCLKD2K:
    case CLKSRC_PCLK0:
    case CLKSRC_PCLK1:

    case CLKSRC_TM0_PIN:
    case CLKSRC_TM1_PIN:
    case CLKSRC_TM2_PIN:
    case CLKSRC_TM3_PIN:
        return 100;
    }
    return 0;
}

static uint_fast32_t vsf_hw_pm_peripheral_get_clksrc_from_clksel(uint_fast8_t map_idx, uint_fast8_t clksel)
{
    VSF_HAL_ASSERT((map_idx < dimof(vsf_hw_pm_peripheral_clksel)) && (clksel <= 7));
    uint_fast8_t clksrc = (vsf_hw_pm_peripheral_clksel[map_idx] >> (4 * clksel)) & 0x0F;
    return vsf_hw_pm_peripheral_get_clksrc(clksrc);
}

uint_fast32_t vsf_hw_pm_peripheral_get_clock(pm_pclk_no_t index)
{
    uint_fast16_t bf_clksel = (index >> 0) & 0x3FFF;

    if (M480_BIT_FIELD_GET_BITLEN(bf_clksel)) {
        pm_pclk_status_t status = vsf_hw_pm_peripheral_get_status(index);
        uint_fast8_t clksel = (status >> 8) & 0xFF;
        uint_fast16_t clkdiv = (status >> 0) & 0xFFFF;
        uint_fast8_t clksel_map_idx = index >> 28;

        uint_fast32_t clk = vsf_hw_pm_peripheral_get_clksrc_from_clksel(clksel_map_idx, clksel);
        return clk / (clkdiv + 1);
    }
    return 0;
}

pm_sclk_status_t vsf_hw_pm_sclk_get_status(pm_sclk_no_t index)
{
    uint_fast8_t bus_idx = index >> 5;
    return (pm_sclk_status_t)(&CLK->AHBCLK)[bus_idx];
}

vsf_err_t vsf_hw_pm_sclk_resume(pm_sclk_no_t index, pm_sclk_status_t status)
{
    uint_fast8_t bus_idx = index >> 5;
    uint_fast8_t bit_idx = index & 0x1F;

    reg32_t *reg_enable = &CLK->AHBCLK;
    uint_fast32_t mask = 1 << bit_idx;

    if ((reg_enable[bus_idx] ^ status) & mask) {
        bool state = m480_reg_unlock();
            if (status & mask) {
                reg_enable[bus_idx] |= mask;
            } else {
                reg_enable[bus_idx] &= ~mask;
            }
        m480_reg_lock(state);
    }
    return VSF_ERR_NONE;
}

pm_sclk_status_t vsf_hw_pm_sclk_enable(pm_sclk_no_t index)
{
    pm_sclk_status_t orig = vsf_hw_pm_sclk_get_status(index);
    uint_fast8_t bit_idx = index & 0x1F;
    vsf_hw_pm_sclk_resume(index, (pm_sclk_status_t)(1 << bit_idx));
    return orig;
}

pm_sclk_status_t vsf_hw_pm_sclk_disable(pm_sclk_no_t index)
{
    pm_sclk_status_t orig = vsf_hw_pm_sclk_get_status(index);
    vsf_hw_pm_sclk_resume(index, (pm_sclk_status_t)0);
    return orig;
}

fsm_rt_t vsf_hw_pm_mclk_init(pm_mclk_cfg_t *cfg)
{
    return fsm_rt_cpl;
}

uint_fast32_t vsf_hw_pm_mclk_get(pm_mclk_no_t sel)
{
    return 0;
}

fsm_rt_t vsf_hw_pm_pll_init(pm_pll_sel_t pll, pm_pll_cfg_t *cfg)
{
    return fsm_rt_cpl;
}

bool vsf_hw_pm_pll_is_locked(pm_pll_sel_t pll)
{
    return false;
}

uint_fast32_t vsf_hw_pm_pll_get_clk_out(pm_pll_sel_t pll)
{
    return 0;
}

uint_fast32_t vsf_hw_pm_pll_get_clk_in(pm_pll_sel_t pll)
{
    return 0;
}

