# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:21:29 on May 31,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 18:21:29 on May 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:21:29 on May 31,2024
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# -- Compiling module clock_divider_testbench
# 
# Top level modules:
# 	clock_divider_testbench
# End time: 18:21:29 on May 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:21:29 on May 31,2024
# vlog -reportprogress 300 ./updateLogic.sv 
# -- Compiling module updateLogic
# 
# Top level modules:
# 	updateLogic
# End time: 18:21:29 on May 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:21:29 on May 31,2024
# vlog -reportprogress 300 ./controlUnit.sv 
# -- Compiling module controlUnit
# 
# Top level modules:
# 	controlUnit
# End time: 18:21:30 on May 31,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:21:30 on May 31,2024
# vlog -reportprogress 300 ./grid.sv 
# -- Compiling module grid
# -- Compiling module grid_testbench
# 
# Top level modules:
# 	grid_testbench
# End time: 18:21:30 on May 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:21:30 on May 31,2024
# vlog -reportprogress 300 ./LEDDriver.sv 
# -- Compiling module LEDDriver
# -- Compiling module LEDDriver_Test
# -- Compiling module LEDDriver_TestPhysical
# 
# Top level modules:
# 	LEDDriver_Test
# 	LEDDriver_TestPhysical
# End time: 18:21:30 on May 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:21:30 on May 31,2024
# vlog -reportprogress 300 ./userInput.sv 
# -- Compiling module userInput
# -- Compiling module userInput_testbench
# 
# Top level modules:
# 	userInput_testbench
# End time: 18:21:30 on May 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:21:30 on May 31,2024
# vlog -reportprogress 300 ./patternCounterDisplay.sv 
# -- Compiling module patternCounterDisplay
# 
# Top level modules:
# 	patternCounterDisplay
# End time: 18:21:30 on May 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_testbench 
# Start time: 18:21:31 on May 31,2024
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.userInput
# Loading work.grid
# Loading work.updateLogic
# Loading work.LEDDriver
# Loading work.controlUnit
# Loading work.patternCounterDisplay
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(269)
#    Time: 17750 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 269
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:51 on May 31,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 18:23:51 on May 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:51 on May 31,2024
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# -- Compiling module clock_divider_testbench
# 
# Top level modules:
# 	clock_divider_testbench
# End time: 18:23:52 on May 31,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:52 on May 31,2024
# vlog -reportprogress 300 ./updateLogic.sv 
# -- Compiling module updateLogic
# 
# Top level modules:
# 	updateLogic
# End time: 18:23:52 on May 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:52 on May 31,2024
# vlog -reportprogress 300 ./controlUnit.sv 
# -- Compiling module controlUnit
# 
# Top level modules:
# 	controlUnit
# End time: 18:23:52 on May 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:52 on May 31,2024
# vlog -reportprogress 300 ./grid.sv 
# -- Compiling module grid
# -- Compiling module grid_testbench
# 
# Top level modules:
# 	grid_testbench
# End time: 18:23:52 on May 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:52 on May 31,2024
# vlog -reportprogress 300 ./LEDDriver.sv 
# -- Compiling module LEDDriver
# -- Compiling module LEDDriver_Test
# -- Compiling module LEDDriver_TestPhysical
# 
# Top level modules:
# 	LEDDriver_Test
# 	LEDDriver_TestPhysical
# End time: 18:23:52 on May 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:52 on May 31,2024
# vlog -reportprogress 300 ./userInput.sv 
# -- Compiling module userInput
# -- Compiling module userInput_testbench
# 
# Top level modules:
# 	userInput_testbench
# End time: 18:23:52 on May 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:53 on May 31,2024
# vlog -reportprogress 300 ./patternCounterDisplay.sv 
# -- Compiling module patternCounterDisplay
# 
# Top level modules:
# 	patternCounterDisplay
# End time: 18:23:53 on May 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:23:58 on May 31,2024, Elapsed time: 0:02:27
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_testbench 
# Start time: 18:23:58 on May 31,2024
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.userInput
# Loading work.grid
# Loading work.updateLogic
# Loading work.LEDDriver
# Loading work.controlUnit
# Loading work.patternCounterDisplay
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(269)
#    Time: 17750 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 269
add wave -position end  sim:/DE1_SoC_testbench/dut/GrnPixels
add wave -position end  sim:/DE1_SoC_testbench/dut/RedPixels
restart -f
run -all
# ** Note: $stop    : ./DE1_SoC.sv(269)
#    Time: 17750 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 269
add wave -position end  sim:/DE1_SoC_testbench/GrnPixels
add wave -position end  sim:/DE1_SoC_testbench/RedPixels
restart -f
run -all
# ** Note: $stop    : ./DE1_SoC.sv(269)
#    Time: 17750 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 269
add wave -position end  sim:/DE1_SoC_testbench/RedPixels
add wave -position end  sim:/DE1_SoC_testbench/RedPixels
add wave -position end  sim:/DE1_SoC_testbench/dut/RedPixels
add wave -position end  sim:/DE1_SoC_testbench/dut/GrnPixels
add wave -position end  sim:/DE1_SoC_testbench/dut/RedPixels_next
restart -f
run -all
# ** Note: $stop    : ./DE1_SoC.sv(269)
#    Time: 17750 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 269
add wave -position end  sim:/DE1_SoC_testbench/dut/grid_inst/grid
add wave -position end  sim:/DE1_SoC_testbench/dut/game_of_life/grid
restart -f
run -all
# ** Note: $stop    : ./DE1_SoC.sv(269)
#    Time: 17750 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 269
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/UW Sophomore Year/UW Spring 2024 Software/E E 271/ee271labs/lab8 files/lab8 (AFTER WORKING GOL)/lab8-blinker-recognition-main/DE1_SoC_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:39 on May 31,2024
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 18:49:39 on May 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:39 on May 31,2024
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# -- Compiling module clock_divider_testbench
# 
# Top level modules:
# 	clock_divider_testbench
# End time: 18:49:39 on May 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:39 on May 31,2024
# vlog -reportprogress 300 ./updateLogic.sv 
# -- Compiling module updateLogic
# 
# Top level modules:
# 	updateLogic
# End time: 18:49:39 on May 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:39 on May 31,2024
# vlog -reportprogress 300 ./controlUnit.sv 
# -- Compiling module controlUnit
# 
# Top level modules:
# 	controlUnit
# End time: 18:49:39 on May 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:39 on May 31,2024
# vlog -reportprogress 300 ./grid.sv 
# -- Compiling module grid
# -- Compiling module grid_testbench
# 
# Top level modules:
# 	grid_testbench
# End time: 18:49:39 on May 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:39 on May 31,2024
# vlog -reportprogress 300 ./LEDDriver.sv 
# -- Compiling module LEDDriver
# -- Compiling module LEDDriver_Test
# -- Compiling module LEDDriver_TestPhysical
# 
# Top level modules:
# 	LEDDriver_Test
# 	LEDDriver_TestPhysical
# End time: 18:49:39 on May 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:39 on May 31,2024
# vlog -reportprogress 300 ./userInput.sv 
# -- Compiling module userInput
# -- Compiling module userInput_testbench
# 
# Top level modules:
# 	userInput_testbench
# End time: 18:49:39 on May 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:39 on May 31,2024
# vlog -reportprogress 300 ./patternCounterDisplay.sv 
# -- Compiling module patternCounterDisplay
# 
# Top level modules:
# 	patternCounterDisplay
# End time: 18:49:39 on May 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:49:44 on May 31,2024, Elapsed time: 0:25:46
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_testbench 
# Start time: 18:49:44 on May 31,2024
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.userInput
# Loading work.grid
# Loading work.updateLogic
# Loading work.LEDDriver
# Loading work.controlUnit
# Loading work.patternCounterDisplay
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_testbench/SW0'.
# Executing ONERROR command at macro ./DE1_SoC_wave.do line 9
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(264)
#    Time: 17750 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 264
# End time: 21:46:07 on May 31,2024, Elapsed time: 2:56:23
# Errors: 3, Warnings: 0
