Info: Generated by version: 17.1 build 240
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/tianzhao/quartus_17_fringe_ref/a10_soc_devkit_ghrd/ip/pr_region_default/pr_region_default_clock_in.ip --block-symbol-file --output-directory=/home/tianzhao/quartus_17_fringe_ref/a10_soc_devkit_ghrd/ip/pr_region_default/pr_region_default_clock_in --family="Arria 10" --part=10AS066N3F40E2SG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/tianzhao/quartus_17_fringe_ref/a10_soc_devkit_ghrd/ip/pr_region_default/pr_region_default_clock_in.ip --synthesis=VERILOG --output-directory=/home/tianzhao/quartus_17_fringe_ref/a10_soc_devkit_ghrd/ip/pr_region_default/pr_region_default_clock_in --family="Arria 10" --part=10AS066N3F40E2SG
Info: Skipping generation of pr_region_default_clock_in: files already generated.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in pr_region_default_clock_in. No files generated.
Info: Finished: Generate IP Core Documentation
