{"files":[{"patch":"@@ -2,1 +2,1 @@\n- * Copyright (c) 1997, 2021, Oracle and\/or its affiliates. All rights reserved.\n+ * Copyright (c) 1997, 2022, Oracle and\/or its affiliates. All rights reserved.\n@@ -151,1 +151,0 @@\n-               lzcnt_intel  : 1,\n@@ -156,1 +155,1 @@\n-                            : 22;\n+                            : 23;\n@@ -643,1 +642,1 @@\n-      if (_cpuid_info.ext_cpuid1_ecx.bits.lzcnt_intel != 0)\n+      if (_cpuid_info.ext_cpuid1_ecx.bits.lzcnt != 0) {\n@@ -645,2 +644,2 @@\n-      \/\/ for Intel, ecx.bits.misalignsse bit (bit 8) indicates support for prefetchw\n-      if (_cpuid_info.ext_cpuid1_ecx.bits.misalignsse != 0) {\n+      }\n+      if (_cpuid_info.ext_cpuid1_ecx.bits.prefetchw != 0) {\n@@ -658,1 +657,1 @@\n-      if (_cpuid_info.ext_cpuid1_ecx.bits.lzcnt_intel != 0)\n+      if (_cpuid_info.ext_cpuid1_ecx.bits.lzcnt != 0) {\n@@ -660,2 +659,2 @@\n-      \/\/ for ZX, ecx.bits.misalignsse bit (bit 8) indicates support for prefetchw\n-      if (_cpuid_info.ext_cpuid1_ecx.bits.misalignsse != 0) {\n+      }\n+      if (_cpuid_info.ext_cpuid1_ecx.bits.prefetchw != 0) {\n","filename":"src\/hotspot\/cpu\/x86\/vm_version_x86.hpp","additions":8,"deletions":9,"binary":false,"changes":17,"status":"modified"}]}