INFO: [VRFC 10-163] Analyzing VHDL file "D:/TabledAsymetricNumeralSystems/KompresjaDanych/KompresjaDanych/KompresjaDanych.srcs/sources_1/new/Serializator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity serializator
INFO: [VRFC 10-163] Analyzing VHDL file "D:/TabledAsymetricNumeralSystems/KompresjaDanych/KompresjaDanych/KompresjaDanych.srcs/sources_1/new/nbRom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nbRom
INFO: [VRFC 10-163] Analyzing VHDL file "D:/TabledAsymetricNumeralSystems/KompresjaDanych/KompresjaDanych/KompresjaDanych.srcs/sources_1/new/startRom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity startRom
INFO: [VRFC 10-163] Analyzing VHDL file "D:/TabledAsymetricNumeralSystems/KompresjaDanych/KompresjaDanych/KompresjaDanych.srcs/sources_1/new/Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/TabledAsymetricNumeralSystems/KompresjaDanych/KompresjaDanych/KompresjaDanych.srcs/sources_1/new/nbBitsRomDecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nbBitsRom
INFO: [VRFC 10-163] Analyzing VHDL file "D:/TabledAsymetricNumeralSystems/KompresjaDanych/KompresjaDanych/KompresjaDanych.srcs/sources_1/new/newXRomDecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity newXRom
INFO: [VRFC 10-163] Analyzing VHDL file "D:/TabledAsymetricNumeralSystems/KompresjaDanych/KompresjaDanych/KompresjaDanych.srcs/sources_1/new/symbolRomDecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity symbolRom
INFO: [VRFC 10-163] Analyzing VHDL file "D:/TabledAsymetricNumeralSystems/KompresjaDanych/KompresjaDanych/KompresjaDanych.srcs/sources_1/new/encodingTableRom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity encodingTableRom
INFO: [VRFC 10-163] Analyzing VHDL file "D:/TabledAsymetricNumeralSystems/KompresjaDanych/KompresjaDanych/KompresjaDanych.srcs/sources_1/new/Compressor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compressor
INFO: [VRFC 10-163] Analyzing VHDL file "D:/TabledAsymetricNumeralSystems/KompresjaDanych/KompresjaDanych/KompresjaDanych.srcs/sources_1/new/Driver.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Driver
INFO: [VRFC 10-163] Analyzing VHDL file "D:/TabledAsymetricNumeralSystems/KompresjaDanych/KompresjaDanych/KompresjaDanych.srcs/sources_1/new/Encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Encoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/TabledAsymetricNumeralSystems/KompresjaDanych/KompresjaDanych/KompresjaDanych.ip_user_files/bd/Memory/ip/Memory_axi_bram_ctrl_0_0/Memory_axi_bram_ctrl_0_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_0_0_SRL_FIFO
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_0_0_sng_port_arb
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_0_0_wrap_brst
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_0_0_wrap_brst_0
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_0_0_rd_chnl
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_0_0_wr_chnl
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_0_0_full_axi
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_0_0_axi_bram_ctrl_top
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_0_0_axi_bram_ctrl
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/TabledAsymetricNumeralSystems/KompresjaDanych/KompresjaDanych/KompresjaDanych.ip_user_files/bd/Memory/ip/Memory_axi_bram_ctrl_1_0/Memory_axi_bram_ctrl_1_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_1_0_SRL_FIFO
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_1_0_sng_port_arb
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_1_0_wrap_brst
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_1_0_wrap_brst_0
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_1_0_rd_chnl
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_1_0_wr_chnl
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_1_0_full_axi
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_1_0_axi_bram_ctrl_top
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_1_0_axi_bram_ctrl
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/TabledAsymetricNumeralSystems/KompresjaDanych/KompresjaDanych/KompresjaDanych.ip_user_files/bd/Memory/ip/Memory_axi_bram_ctrl_2_0/Memory_axi_bram_ctrl_2_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_2_0_SRL_FIFO
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_2_0_sng_port_arb
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_2_0_wrap_brst
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_2_0_wrap_brst_0
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_2_0_rd_chnl
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_2_0_wr_chnl
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_2_0_full_axi
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_2_0_axi_bram_ctrl_top
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_2_0_axi_bram_ctrl
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/TabledAsymetricNumeralSystems/KompresjaDanych/KompresjaDanych/KompresjaDanych.ip_user_files/bd/Memory/ip/Memory_axi_bram_ctrl_3_0/Memory_axi_bram_ctrl_3_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_3_0_SRL_FIFO
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_3_0_sng_port_arb
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_3_0_wrap_brst
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_3_0_wrap_brst_0
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_3_0_rd_chnl
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_3_0_wr_chnl
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_3_0_full_axi
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_3_0_axi_bram_ctrl_top
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_3_0_axi_bram_ctrl
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_3_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/TabledAsymetricNumeralSystems/KompresjaDanych/KompresjaDanych/KompresjaDanych.ip_user_files/bd/Memory/ip/Memory_axi_bram_ctrl_4_0/Memory_axi_bram_ctrl_4_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_4_0_SRL_FIFO
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_4_0_sng_port_arb
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_4_0_wrap_brst
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_4_0_wrap_brst_0
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_4_0_rd_chnl
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_4_0_wr_chnl
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_4_0_full_axi
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_4_0_axi_bram_ctrl_top
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_4_0_axi_bram_ctrl
INFO: [VRFC 10-307] analyzing entity Memory_axi_bram_ctrl_4_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/TabledAsymetricNumeralSystems/KompresjaDanych/KompresjaDanych/KompresjaDanych.ip_user_files/bd/Memory/ip/Memory_data_in_mem_0/Memory_data_in_mem_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory_data_in_mem_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity \Memory_data_in_mem_0_blk_mem_gen_prim_wrapper__parameterized0\
INFO: [VRFC 10-307] analyzing entity Memory_data_in_mem_0_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity \Memory_data_in_mem_0_blk_mem_gen_prim_width__parameterized0\
INFO: [VRFC 10-307] analyzing entity Memory_data_in_mem_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity Memory_data_in_mem_0_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity Memory_data_in_mem_0_blk_mem_gen_v8_3_4_synth
INFO: [VRFC 10-307] analyzing entity Memory_data_in_mem_0_blk_mem_gen_v8_3_4
INFO: [VRFC 10-307] analyzing entity Memory_data_in_mem_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/TabledAsymetricNumeralSystems/KompresjaDanych/KompresjaDanych/KompresjaDanych.ip_user_files/bd/Memory/ip/Memory_data_out_mem_0/Memory_data_out_mem_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory_data_out_mem_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity \Memory_data_out_mem_0_blk_mem_gen_prim_wrapper__parameterized0\
INFO: [VRFC 10-307] analyzing entity Memory_data_out_mem_0_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity \Memory_data_out_mem_0_blk_mem_gen_prim_width__parameterized0\
INFO: [VRFC 10-307] analyzing entity Memory_data_out_mem_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity Memory_data_out_mem_0_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity Memory_data_out_mem_0_blk_mem_gen_v8_3_4_synth
INFO: [VRFC 10-307] analyzing entity Memory_data_out_mem_0_blk_mem_gen_v8_3_4
INFO: [VRFC 10-307] analyzing entity Memory_data_out_mem_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/TabledAsymetricNumeralSystems/KompresjaDanych/KompresjaDanych/KompresjaDanych.ip_user_files/bd/Memory/ip/Memory_encoding_table_mem_0/Memory_encoding_table_mem_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory_encoding_table_mem_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity \Memory_encoding_table_mem_0_blk_mem_gen_prim_wrapper__parameterized0\
INFO: [VRFC 10-307] analyzing entity Memory_encoding_table_mem_0_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity \Memory_encoding_table_mem_0_blk_mem_gen_prim_width__parameterized0\
INFO: [VRFC 10-307] analyzing entity Memory_encoding_table_mem_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity Memory_encoding_table_mem_0_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity Memory_encoding_table_mem_0_blk_mem_gen_v8_3_4_synth
INFO: [VRFC 10-307] analyzing entity Memory_encoding_table_mem_0_blk_mem_gen_v8_3_4
INFO: [VRFC 10-307] analyzing entity Memory_encoding_table_mem_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/TabledAsymetricNumeralSystems/KompresjaDanych/KompresjaDanych/KompresjaDanych.ip_user_files/bd/Memory/ip/Memory_nb_mem_0/Memory_nb_mem_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory_nb_mem_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity \Memory_nb_mem_0_blk_mem_gen_prim_wrapper__parameterized0\
INFO: [VRFC 10-307] analyzing entity Memory_nb_mem_0_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity \Memory_nb_mem_0_blk_mem_gen_prim_width__parameterized0\
INFO: [VRFC 10-307] analyzing entity Memory_nb_mem_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity Memory_nb_mem_0_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity Memory_nb_mem_0_blk_mem_gen_v8_3_4_synth
INFO: [VRFC 10-307] analyzing entity Memory_nb_mem_0_blk_mem_gen_v8_3_4
INFO: [VRFC 10-307] analyzing entity Memory_nb_mem_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/TabledAsymetricNumeralSystems/KompresjaDanych/KompresjaDanych/KompresjaDanych.ip_user_files/bd/Memory/ip/Memory_processing_system7_0_0/Memory_processing_system7_0_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory_processing_system7_0_0_processing_system7_v5_5_processing_system7
INFO: [VRFC 10-307] analyzing entity Memory_processing_system7_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/TabledAsymetricNumeralSystems/KompresjaDanych/KompresjaDanych/KompresjaDanych.ip_user_files/bd/Memory/ip/Memory_rst_ps7_0_50M_0/sim/Memory_rst_ps7_0_50M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory_rst_ps7_0_50M_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/TabledAsymetricNumeralSystems/KompresjaDanych/KompresjaDanych/KompresjaDanych.ip_user_files/bd/Memory/ip/Memory_start_mem_0/Memory_start_mem_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory_start_mem_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity \Memory_start_mem_0_blk_mem_gen_prim_wrapper__parameterized0\
INFO: [VRFC 10-307] analyzing entity Memory_start_mem_0_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity \Memory_start_mem_0_blk_mem_gen_prim_width__parameterized0\
INFO: [VRFC 10-307] analyzing entity Memory_start_mem_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity Memory_start_mem_0_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity Memory_start_mem_0_blk_mem_gen_v8_3_4_synth
INFO: [VRFC 10-307] analyzing entity Memory_start_mem_0_blk_mem_gen_v8_3_4
INFO: [VRFC 10-307] analyzing entity Memory_start_mem_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/TabledAsymetricNumeralSystems/KompresjaDanych/KompresjaDanych/KompresjaDanych.ip_user_files/bd/Memory/ip/Memory_xbar_0/Memory_xbar_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory_xbar_0_axi_crossbar_v2_1_11_addr_arbiter
INFO: [VRFC 10-307] analyzing entity Memory_xbar_0_axi_crossbar_v2_1_11_addr_arbiter_0
INFO: [VRFC 10-307] analyzing entity Memory_xbar_0_axi_crossbar_v2_1_11_arbiter_resp
INFO: [VRFC 10-307] analyzing entity Memory_xbar_0_axi_crossbar_v2_1_11_arbiter_resp_7
INFO: [VRFC 10-307] analyzing entity Memory_xbar_0_axi_crossbar_v2_1_11_decerr_slave
INFO: [VRFC 10-307] analyzing entity Memory_xbar_0_axi_crossbar_v2_1_11_splitter
INFO: [VRFC 10-307] analyzing entity Memory_xbar_0_axi_crossbar_v2_1_11_splitter_6
INFO: [VRFC 10-307] analyzing entity \Memory_xbar_0_axi_data_fifo_v2_1_9_ndeep_srl__parameterized0\
INFO: [VRFC 10-307] analyzing entity \Memory_xbar_0_axi_data_fifo_v2_1_9_ndeep_srl__parameterized1\
INFO: [VRFC 10-307] analyzing entity \Memory_xbar_0_axi_data_fifo_v2_1_9_ndeep_srl__parameterized2\
INFO: [VRFC 10-307] analyzing entity \Memory_xbar_0_axi_data_fifo_v2_1_9_ndeep_srl__parameterized3\
INFO: [VRFC 10-307] analyzing entity \Memory_xbar_0_axi_register_slice_v2_1_10_axic_register_slice__parameterized1\
INFO: [VRFC 10-307] analyzing entity \Memory_xbar_0_axi_register_slice_v2_1_10_axic_register_slice__parameterized1_10\
INFO: [VRFC 10-307] analyzing entity \Memory_xbar_0_axi_register_slice_v2_1_10_axic_register_slice__parameterized1_12\
INFO: [VRFC 10-307] analyzing entity \Memory_xbar_0_axi_register_slice_v2_1_10_axic_register_slice__parameterized1_14\
INFO: [VRFC 10-307] analyzing entity \Memory_xbar_0_axi_register_slice_v2_1_10_axic_register_slice__parameterized1_16\
INFO: [VRFC 10-307] analyzing entity \Memory_xbar_0_axi_register_slice_v2_1_10_axic_register_slice__parameterized1_8\
INFO: [VRFC 10-307] analyzing entity \Memory_xbar_0_axi_register_slice_v2_1_10_axic_register_slice__parameterized2\
INFO: [VRFC 10-307] analyzing entity \Memory_xbar_0_axi_register_slice_v2_1_10_axic_register_slice__parameterized2_11\
INFO: [VRFC 10-307] analyzing entity \Memory_xbar_0_axi_register_slice_v2_1_10_axic_register_slice__parameterized2_13\
INFO: [VRFC 10-307] analyzing entity \Memory_xbar_0_axi_register_slice_v2_1_10_axic_register_slice__parameterized2_15\
INFO: [VRFC 10-307] analyzing entity \Memory_xbar_0_axi_register_slice_v2_1_10_axic_register_slice__parameterized2_17\
INFO: [VRFC 10-307] analyzing entity \Memory_xbar_0_axi_register_slice_v2_1_10_axic_register_slice__parameterized2_9\
INFO: [VRFC 10-307] analyzing entity Memory_xbar_0_generic_baseblocks_v2_1_0_mux_enc
INFO: [VRFC 10-307] analyzing entity \Memory_xbar_0_generic_baseblocks_v2_1_0_mux_enc__parameterized0\
INFO: [VRFC 10-307] analyzing entity Memory_xbar_0_axi_crossbar_v2_1_11_si_transactor
INFO: [VRFC 10-307] analyzing entity \Memory_xbar_0_axi_crossbar_v2_1_11_si_transactor__parameterized0\
INFO: [VRFC 10-307] analyzing entity Memory_xbar_0_axi_data_fifo_v2_1_9_axic_reg_srl_fifo
INFO: [VRFC 10-307] analyzing entity Memory_xbar_0_axi_register_slice_v2_1_10_axi_register_slice
INFO: [VRFC 10-307] analyzing entity Memory_xbar_0_axi_register_slice_v2_1_10_axi_register_slice_1
INFO: [VRFC 10-307] analyzing entity Memory_xbar_0_axi_register_slice_v2_1_10_axi_register_slice_2
INFO: [VRFC 10-307] analyzing entity Memory_xbar_0_axi_register_slice_v2_1_10_axi_register_slice_3
INFO: [VRFC 10-307] analyzing entity Memory_xbar_0_axi_register_slice_v2_1_10_axi_register_slice_4
INFO: [VRFC 10-307] analyzing entity Memory_xbar_0_axi_register_slice_v2_1_10_axi_register_slice_5
INFO: [VRFC 10-307] analyzing entity Memory_xbar_0_axi_crossbar_v2_1_11_wdata_router
INFO: [VRFC 10-307] analyzing entity Memory_xbar_0_axi_crossbar_v2_1_11_crossbar
INFO: [VRFC 10-307] analyzing entity Memory_xbar_0_axi_crossbar_v2_1_11_axi_crossbar
INFO: [VRFC 10-307] analyzing entity Memory_xbar_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/TabledAsymetricNumeralSystems/KompresjaDanych/KompresjaDanych/KompresjaDanych.ip_user_files/bd/Memory/ip/Memory_auto_pc_0/Memory_auto_pc_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory_auto_pc_0_axi_protocol_converter_v2_1_10_axi_protocol_converter
INFO: [VRFC 10-307] analyzing entity Memory_auto_pc_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/TabledAsymetricNumeralSystems/KompresjaDanych/KompresjaDanych/KompresjaDanych.ip_user_files/bd/Memory/hdl/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity m00_couplers_imp_1LI2P7K
INFO: [VRFC 10-307] analyzing entity m01_couplers_imp_R08GXD
INFO: [VRFC 10-307] analyzing entity m02_couplers_imp_K5CKEB
INFO: [VRFC 10-307] analyzing entity m03_couplers_imp_1S2ZEMQ
INFO: [VRFC 10-307] analyzing entity m04_couplers_imp_7I6OBR
INFO: [VRFC 10-307] analyzing entity s00_couplers_imp_1X07ICX
INFO: [VRFC 10-307] analyzing entity Memory_axi_mem_intercon_0
INFO: [VRFC 10-307] analyzing entity Memory
INFO: [VRFC 10-163] Analyzing VHDL file "D:/TabledAsymetricNumeralSystems/KompresjaDanych/KompresjaDanych/KompresjaDanych.srcs/sources_1/bd/Memory/hdl/Memory_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/TabledAsymetricNumeralSystems/KompresjaDanych/KompresjaDanych/KompresjaDanych.srcs/sources_1/new/Compressor_tester.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Compressor_tester
INFO: [VRFC 10-163] Analyzing VHDL file "D:/TabledAsymetricNumeralSystems/KompresjaDanych/KompresjaDanych/KompresjaDanych.srcs/sources_1/new/bigRom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Big_Rom
INFO: [VRFC 10-163] Analyzing VHDL file "D:/TabledAsymetricNumeralSystems/KompresjaDanych/KompresjaDanych/KompresjaDanych.srcs/sim_1/new/reading_and_writing_to_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reading_and_writing_to_file
INFO: [VRFC 10-163] Analyzing VHDL file "D:/TabledAsymetricNumeralSystems/KompresjaDanych/KompresjaDanych/KompresjaDanych.srcs/sim_1/new/Buffor_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Buffor_Test
INFO: [VRFC 10-163] Analyzing VHDL file "D:/TabledAsymetricNumeralSystems/KompresjaDanych/KompresjaDanych/KompresjaDanych.srcs/sim_1/new/Encoder_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Encoder_Test
INFO: [VRFC 10-163] Analyzing VHDL file "D:/TabledAsymetricNumeralSystems/KompresjaDanych/KompresjaDanych/KompresjaDanych.srcs/sim_1/new/Decoder_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_Test
INFO: [VRFC 10-163] Analyzing VHDL file "D:/TabledAsymetricNumeralSystems/KompresjaDanych/KompresjaDanych/KompresjaDanych.srcs/sim_1/new/encoder_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity encoder_tb
