
---------- Begin Simulation Statistics ----------
final_tick                                 8536498000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 143767                       # Simulator instruction rate (inst/s)
host_mem_usage                                8592152                       # Number of bytes of host memory used
host_op_rate                                   229270                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    76.51                       # Real time elapsed on the host
host_tick_rate                               97852539                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000001                       # Number of instructions simulated
sim_ops                                      17542007                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007487                       # Number of seconds simulated
sim_ticks                                  7486954500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     8                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        37349                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         77505                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads          10170120                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          9193672                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              15783158                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.497391                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.497391                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads           1012979                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           561632                       # number of floating regfile writes
system.switch_cpus.idleCycles                   81522                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       330672                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1598015                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.378996                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5466313                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1697145                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1148805                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4189940                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          766                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         2802                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1752455                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23327028                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3769168                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       549378                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      20648966                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           4092                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2310570                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         234087                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2316242                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          269                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       159379                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       171293                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          25579724                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              20232842                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.585307                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          14971993                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.351206                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               20436870                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         32744314                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        16399956                       # number of integer regfile writes
system.switch_cpus.ipc                       0.667828                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.667828                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       255406      1.20%      1.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      14765289     69.65%     70.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            7      0.00%     70.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv         26881      0.13%     70.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       148096      0.70%     71.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     71.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt         1239      0.01%     71.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     71.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     71.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     71.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     71.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     71.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd         4767      0.02%     71.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     71.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        33456      0.16%     71.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     71.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt        11024      0.05%     71.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       285386      1.35%     73.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     73.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     73.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift         4395      0.02%     73.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     73.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     73.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt         9811      0.05%     73.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult         4165      0.02%     73.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     73.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     73.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     73.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3896405     18.38%     91.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1347669      6.36%     98.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        41443      0.20%     98.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       362906      1.71%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       21198345                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          983702                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      1930867                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       911031                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1128814                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              244940                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011555                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           88088     35.96%     35.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     35.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     35.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     35.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     35.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     35.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     35.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     35.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     35.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     35.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     35.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     35.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     35.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            115      0.05%     36.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     36.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt            328      0.13%     36.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc         33969     13.87%     50.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     50.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     50.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift           57      0.02%     50.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     50.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     50.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     50.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     50.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     50.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     50.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     50.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     50.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     50.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     50.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     50.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     50.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     50.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     50.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     50.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     50.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     50.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     50.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     50.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     50.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     50.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     50.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     50.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     50.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     50.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     50.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         111050     45.34%     95.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          6451      2.63%     98.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          591      0.24%     98.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         4291      1.75%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       20204177                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     55629274                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     19321811                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     29742273                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23326079                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          21198345                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          949                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      7543793                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        26125                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          268                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     11202623                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     14892387                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.423435                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.046295                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      8395037     56.37%     56.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1497180     10.05%     66.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1214008      8.15%     74.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1093615      7.34%     81.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       952601      6.40%     88.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       762106      5.12%     93.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       616093      4.14%     97.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       219164      1.47%     99.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       142583      0.96%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     14892387                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.415685                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       267048                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        95242                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4189940                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1752455                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         9093699                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes            657                       # number of misc regfile writes
system.switch_cpus.numCycles                 14973909                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                     761                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        44757                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1341                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        89845                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1341                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.switch_cpus.data      4293118                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4293118                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4293118                       # number of overall hits
system.cpu.dcache.overall_hits::total         4293118                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data        65124                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          65124                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data        65124                       # number of overall misses
system.cpu.dcache.overall_misses::total         65124                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   4517147497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4517147497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   4517147497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4517147497                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      4358242                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4358242                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4358242                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4358242                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.014943                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014943                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.014943                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014943                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 69362.255037                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69362.255037                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 69362.255037                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69362.255037                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        13920                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           60                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               267                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    52.134831                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           15                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        35202                       # number of writebacks
system.cpu.dcache.writebacks::total             35202                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        21276                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21276                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        21276                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21276                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        43848                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        43848                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        43848                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        43848                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   3216830997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3216830997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   3216830997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3216830997                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010061                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010061                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010061                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010061                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 73363.232006                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73363.232006                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 73363.232006                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73363.232006                       # average overall mshr miss latency
system.cpu.dcache.replacements                  43848                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2834635                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2834635                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        30288                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         30288                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   1700096000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1700096000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2864923                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2864923                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.010572                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010572                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 56131.008980                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56131.008980                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        21274                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        21274                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         9014                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9014                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    434692000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    434692000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.003146                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003146                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 48224.095851                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 48224.095851                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1458483                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1458483                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        34836                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        34836                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2817051497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2817051497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1493319                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1493319                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.023328                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023328                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 80866.101074                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80866.101074                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        34834                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        34834                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2782138997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2782138997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.023327                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023327                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 79868.490469                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79868.490469                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8536498000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4544237                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             44872                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            101.271104                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    16.341514                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data  1007.658486                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.015959                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.984041                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          910                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8760332                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8760332                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8536498000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8536498000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8536498000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8536498000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      2462241                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2462241                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2462241                       # number of overall hits
system.cpu.icache.overall_hits::total         2462241                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst         1595                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1595                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1595                       # number of overall misses
system.cpu.icache.overall_misses::total          1595                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    120600500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    120600500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    120600500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    120600500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      2463836                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2463836                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2463836                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2463836                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000647                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000647                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000647                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000647                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 75611.598746                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75611.598746                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 75611.598746                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75611.598746                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          454                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    50.444444                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          909                       # number of writebacks
system.cpu.icache.writebacks::total               909                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          355                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          355                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          355                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          355                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1240                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1240                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1240                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1240                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     96861500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     96861500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     96861500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     96861500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000503                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000503                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000503                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000503                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 78114.112903                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78114.112903                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 78114.112903                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78114.112903                       # average overall mshr miss latency
system.cpu.icache.replacements                    909                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2462241                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2462241                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1595                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1595                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    120600500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    120600500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2463836                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2463836                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000647                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000647                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 75611.598746                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75611.598746                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          355                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          355                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1240                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1240                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     96861500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     96861500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000503                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000503                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 78114.112903                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78114.112903                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8536498000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           958.601988                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3798770                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1896                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2003.570675                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.729685                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   703.872303                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.248759                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.687375                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.936135                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          987                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          987                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.963867                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4928912                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4928912                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8536498000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8536498000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8536498000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8536498000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   7486954500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst           72                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data         4859                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4931                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           72                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data         4859                       # number of overall hits
system.l2.overall_hits::total                    4931                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1167                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        38989                       # number of demand (read+write) misses
system.l2.demand_misses::total                  40156                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1167                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        38989                       # number of overall misses
system.l2.overall_misses::total                 40156                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     94195000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   3099534000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3193729000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     94195000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   3099534000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3193729000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         1239                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        43848                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45087                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         1239                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        43848                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45087                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.941889                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.889185                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.890634                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.941889                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.889185                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.890634                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 80715.509854                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79497.653184                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79533.046120                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 80715.509854                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79497.653184                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79533.046120                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               28170                       # number of writebacks
system.l2.writebacks::total                     28170                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1167                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        38989                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             40156                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1167                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        38989                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            40156                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     82525000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   2709644000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2792169000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     82525000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   2709644000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2792169000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.941889                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.889185                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.890634                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.941889                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.889185                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.890634                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 70715.509854                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69497.653184                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69533.046120                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 70715.509854                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69497.653184                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69533.046120                       # average overall mshr miss latency
system.l2.replacements                          38687                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        35202                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            35202                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        35202                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        35202                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          908                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              908                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          908                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          908                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          357                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   357                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        34477                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               34477                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2726045000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2726045000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        34834                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             34834                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.989751                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.989751                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79068.509441                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79068.509441                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        34477                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          34477                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2381275000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2381275000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.989751                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.989751                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 69068.509441                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69068.509441                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           72                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 72                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1167                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1167                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     94195000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     94195000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         1239                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1239                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.941889                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.941889                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 80715.509854                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80715.509854                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1167                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1167                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     82525000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     82525000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.941889                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.941889                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 70715.509854                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70715.509854                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         4502                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4502                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         4512                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4512                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    373489000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    373489000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data         9014                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9014                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.500555                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.500555                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82776.817376                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82776.817376                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         4512                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4512                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    328369000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    328369000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.500555                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.500555                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72776.817376                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72776.817376                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   8536498000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8109.839501                       # Cycle average of tags in use
system.l2.tags.total_refs                      103568                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     46879                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.209262                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      68.748582                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        43.860036                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       607.248296                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   126.699949                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7263.282638                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008392                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.074127                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.015466                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.886631                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989971                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8116                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    759345                       # Number of tag accesses
system.l2.tags.data_accesses                   759345                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8536498000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     28170.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1167.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     38985.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001574953250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1750                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1750                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              108459                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26440                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       40156                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28170                       # Number of write requests accepted
system.mem_ctrls.readBursts                     40156                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28170                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.16                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 40156                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28170                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   38867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     964                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1750                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.938857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.916129                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     38.287860                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           1649     94.23%     94.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            25      1.43%     95.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            23      1.31%     96.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           14      0.80%     97.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           12      0.69%     98.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            7      0.40%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            5      0.29%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            4      0.23%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            3      0.17%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            5      0.29%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            2      0.11%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1750                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1750                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.082286                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.077152                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.425160                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1683     96.17%     96.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.06%     96.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               58      3.31%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      0.34%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1750                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2569984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1802880                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    343.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    240.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    7461569000                       # Total gap between requests
system.mem_ctrls.avgGap                     109205.41                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        74688                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      2495040                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1801216                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 9975751.822720440105                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 333251657.933810055256                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 240580599.227629870176                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst         1167                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        38989                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        28170                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst     34494750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data   1117901250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 174209464000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     29558.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     28672.22                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   6184219.52                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        74688                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      2495296                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2569984                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        74688                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        74688                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1802880                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1802880                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst         1167                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        38989                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          40156                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        28170                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         28170                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      9975752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    333285851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        343261603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      9975752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      9975752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    240802852                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       240802852                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    240802852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      9975752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    333285851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       584064455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                40152                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               28144                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2693                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2603                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2647                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2553                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2398                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2500                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2453                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2330                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2478                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2317                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2465                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2394                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2404                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2662                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2594                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2661                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1813                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1885                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1814                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1931                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1747                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1801                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1655                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1547                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1709                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1685                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1686                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1678                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1671                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1820                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1835                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1867                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               399546000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             200760000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1152396000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9950.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28700.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               35195                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              25620                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            87.65                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           91.03                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         7481                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   584.272691                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   371.782778                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   410.475538                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1578     21.09%     21.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          900     12.03%     33.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          502      6.71%     39.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          407      5.44%     45.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          391      5.23%     50.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          254      3.40%     53.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          313      4.18%     58.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          241      3.22%     61.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2895     38.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         7481                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2569728                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1801216                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              343.227410                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              240.580599                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.56                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               89.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   8536498000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        26824980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        14257815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      144063780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      74087460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 590669040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1569464790                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1553273280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3972641145                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   530.608426                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4008693250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    249860000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3228401250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        26589360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        14132580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      142621500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      72824220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 590669040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1320568020                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1762927680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3930332400                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   524.957431                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   4556791000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    249860000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2680303500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   8536498000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5679                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28170                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9179                       # Transaction distribution
system.membus.trans_dist::ReadExReq             34477                       # Transaction distribution
system.membus.trans_dist::ReadExResp            34477                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5679                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       117661                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       117661                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 117661                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4372864                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4372864                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4372864                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             40156                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   40156    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               40156                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8536498000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           192160000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          211926750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         2798851                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      2153309                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       233665                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      1547940                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         1451406                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     93.763712                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          203564                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect           13                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups        32910                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits        10798                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses        22112                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted         1299                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      7540373                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls          681                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       233204                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples     13835960                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.140735                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.937303                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      8338164     60.26%     60.26% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      1827870     13.21%     73.48% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2      1286395      9.30%     82.77% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       941457      6.80%     89.58% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       319225      2.31%     91.88% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5       476395      3.44%     95.33% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6        90670      0.66%     95.98% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7        91040      0.66%     96.64% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8       464744      3.36%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total     13835960                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000000                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       15783158                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             4236924                       # Number of memory references committed
system.switch_cpus.commit.loads               2743595                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                  16                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1157594                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating             852328                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            15241234                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        171316                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass       192670      1.22%      1.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu     10873441     68.89%     70.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            7      0.00%     70.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv        21182      0.13%     70.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd       143695      0.91%     71.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     71.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt         1168      0.01%     71.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     71.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     71.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     71.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     71.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     71.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd         3868      0.02%     71.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     71.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu        11824      0.07%     71.26% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     71.26% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt         7980      0.05%     71.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc       282738      1.79%     73.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     73.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift         1460      0.01%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt         4134      0.03%     73.14% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     73.14% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.14% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult         2067      0.01%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      2726868     17.28%     90.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      1153087      7.31%     97.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead        16727      0.11%     97.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite       340242      2.16%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     15783158                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       464744                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          2254296                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       8689982                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           2775547                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        938471                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         234087                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      1371668                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred          1236                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       25368009                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts          6554                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses             3768690                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses             1697152                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                  1547                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                 16407                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8536498000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      2609059                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               15643805                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             2798851                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1665768                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles              12042192                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          470490                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles          805                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles         4962                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.pendingQuiesceStallCycles           33                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.icacheWaitRetryStallCycles           91                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           2463838                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes        105944                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples     14892387                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.775940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.018293                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0         10458959     70.23%     70.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           153412      1.03%     71.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           533418      3.58%     74.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           252120      1.69%     76.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           245290      1.65%     78.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           479502      3.22%     81.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           442188      2.97%     84.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           180397      1.21%     85.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          2147101     14.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     14892387                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.186915                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.044738                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses             2464646                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                   946                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8536498000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              903204                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         1446318                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses          607                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          269                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         259125                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache            212                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   8536498000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         234087                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          2606226                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         3602321                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         9967                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           3348917                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       5090865                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       24676108                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          5846                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         761120                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents         792620                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        3578287                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents           66                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     31641051                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            66878621                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         39508334                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups           1141141                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps      21187688                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps         10453169                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             685                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing          676                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           3576800                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 36685920                       # The number of ROB reads
system.switch_cpus.rob.writes                47709760                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           15783158                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             10254                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        63372                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          909                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           19163                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            34834                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           34834                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1240                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         9014                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3388                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       131544                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                134932                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       137472                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5059200                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                5196672                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           38688                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1802944                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            83775                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.016103                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.125871                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  82426     98.39%     98.39% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1349      1.61%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              83775                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   8536498000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           81033500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1865489                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          65772000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
