#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Mar  9 23:17:59 2021
# Process ID: 2592
# Current directory: C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/data_stream_process/data_stream_process.runs/design_1_axis_dwidth_converter_0_1_synth_1
# Command line: vivado.exe -log design_1_axis_dwidth_converter_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axis_dwidth_converter_0_1.tcl
# Log file: C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/data_stream_process/data_stream_process.runs/design_1_axis_dwidth_converter_0_1_synth_1/design_1_axis_dwidth_converter_0_1.vds
# Journal file: C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/data_stream_process/data_stream_process.runs/design_1_axis_dwidth_converter_0_1_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_axis_dwidth_converter_0_1.tcl -notrace
