module RAM_2p_32w_18a_8b
(
	input logic [17:0] address_1,
	input logic [31:0] data_in_1,
	input logic [3:0] byte_enablers_1,
	input logic write_enable_1,

	input logic [17:0] address_2,
	input logic [31:0] data_in_2,
	input logic [3:0] byte_enablers_2,
	input logic write_enable_2,
	
	input logic clock,
	
	output logic [31:0] data_out_1,
	output logic [31:0] data_out_2
);
	logic [1:0] offset_1;
	logic [15:0] effective_address_1;
	assign {effective_address_1, offset_1} = address_1;

	logic [1:0] offset_2;
	logic [15:0] effective_address_2;
	assign {effective_address_2, offset_2} = address_2;


	logic [15:0] address_0_1;
	logic [15:0] address_1_1;
	logic [15:0] address_2_1;
	logic [15:0] address_3_1;
	
	logic [7:0] byte_in_0_1;
	logic [7:0] byte_in_1_1;
	logic [7:0] byte_in_2_1;
	logic [7:0] byte_in_3_1;
	
	logic enabler_aux_0_1;
	logic enabler_aux_1_1;
	logic enabler_aux_2_1;
	logic enabler_aux_3_1;

	logic enabler_0_1;
	logic enabler_1_1;
	logic enabler_2_1;
	logic enabler_3_1;

	logic [7:0] byte_out_0_1;
	logic [7:0] byte_out_1_1;
	logic [7:0] byte_out_2_1;
	logic [7:0] byte_out_3_1;
	

	logic [15:0] address_0_2;
	logic [15:0] address_1_2;
	logic [15:0] address_2_2;
	logic [15:0] address_3_2;
	
	logic [7:0] byte_in_0_2;
	logic [7:0] byte_in_1_2;
	logic [7:0] byte_in_2_2;
	logic [7:0] byte_in_3_2;
	
	logic enabler_aux_0_2;
	logic enabler_aux_1_2;
	logic enabler_aux_2_2;
	logic enabler_aux_3_2;

	logic enabler_0_2;
	logic enabler_1_2;
	logic enabler_2_2;
	logic enabler_3_2;

	logic [7:0] byte_out_0_2;
	logic [7:0] byte_out_1_2;
	logic [7:0] byte_out_2_2;
	logic [7:0] byte_out_3_2;


	Address_offset address_offset_1(
		effective_address_1, offset_1,
		address_0_1, address_1_1, address_2_1, address_3_1);

	Address_offset address_offset_2(
		effective_address_2, offset_2,
		address_0_2, address_1_2, address_2_2, address_3_2);

	Byte_Rotator_Left BRL_1(
		offset_1,
		data_in_1[7:0],
		data_in_1[15:8],
		data_in_1[23:16],
		data_in_1[31:24],
		
		byte_in_0_1,
		byte_in_1_1,
		byte_in_2_1,
		byte_in_3_1);

	Byte_Rotator_Left BRL_2(
		offset_2,
		data_in_2[7:0],
		data_in_2[15:8],
		data_in_2[23:16],
		data_in_2[31:24],
		
		byte_in_0_2,
		byte_in_1_2,
		byte_in_2_2,
		byte_in_3_2);

	_4_Bit_Rotator_Left bRL_1(
		offset_1, byte_enablers_1,
		enabler_aux_0_1, enabler_aux_1_1, enabler_aux_2_1, enabler_aux_3_1);

	_4_Bit_Rotator_Left bRL_2(
		offset_2, byte_enablers_2,
		enabler_aux_0_2, enabler_aux_1_2, enabler_aux_2_2, enabler_aux_3_2);

	Enabler_N #(.N(4)) en_1(
		{enabler_aux_3_1, enabler_aux_2_1, enabler_aux_1_1, enabler_aux_0_1},
		write_enable_1,
		{enabler_3_1, enabler_2_1, enabler_1_1, enabler_0_1});

	Enabler_N #(.N(4)) en_2(
		{enabler_aux_3_2, enabler_aux_2_2, enabler_aux_1_2, enabler_aux_0_2},
		write_enable_2,
		{enabler_3_2, enabler_2_2, enabler_1_2, enabler_0_2});

		
	RAM_2p_8w_16a_8b_from_file #(.PATH("C:/intelFPGA_lite/LBP/Projects/logic _circuit_main/Modules/Memory/Mifs/Data/sub_ram_0.mif")) sub_RAM_0(
		address_0_1,
		address_0_2,
		clock,
		byte_in_0_1,
		byte_in_0_2,
		enabler_0_1,
		enabler_0_2,

		byte_out_0_1,
		byte_out_0_2);


	RAM_2p_8w_16a_8b_from_file #(.PATH("C:/intelFPGA_lite/LBP/Projects/logic _circuit_main/Modules/Memory/Mifs/Data/sub_ram_1.mif")) sub_RAM_1(
		address_1_1,
		address_1_2,
		clock,
		byte_in_1_1,
		byte_in_1_2,
		enabler_1_1,
		enabler_1_2,
		
		byte_out_1_1,
		byte_out_1_2);


	RAM_2p_8w_16a_8b_from_file #(.PATH("C:/intelFPGA_lite/LBP/Projects/logic _circuit_main/Modules/Memory/Mifs/Data/sub_ram_2.mif")) sub_RAM_2(
		address_2_1,
		address_2_2,
		clock,
		byte_in_2_1,
		byte_in_2_2,
		enabler_2_1,
		enabler_2_2,
		
		byte_out_2_1,
		byte_out_2_2);


	RAM_2p_8w_16a_8b_from_file #(.PATH("C:/intelFPGA_lite/LBP/Projects/logic _circuit_main/Modules/Memory/Mifs/Data/sub_ram_3.mif")) sub_RAM_3(
		address_3_1,
		address_3_2,
		clock,
		byte_in_3_1,
		byte_in_3_2,
		enabler_3_1,
		enabler_3_2,
		
		byte_out_3_1,
		byte_out_3_2);
		

	Byte_Rotator_Right BRR_1(
		offset_1,
		byte_out_0_1,
		byte_out_1_1,
		byte_out_2_1,
		byte_out_3_1,
		
		data_out_1[7:0],
		data_out_1[15:8],
		data_out_1[23:16],
		data_out_1[31:24]);

	Byte_Rotator_Right BRR_2(
		offset_2,
		byte_out_0_2,
		byte_out_1_2,
		byte_out_2_2,
		byte_out_3_2,
		
		data_out_2[7:0],
		data_out_2[15:8],
		data_out_2[23:16],
		data_out_2[31:24]);

endmodule





































/*
module RAM_18a_32b
(
	input logic [17:0] address,
	input logic [31:0] data_in,
	input logic [3:0] byte_enablers,
	input logic write_enabler,
	
	input logic clock,
	
	output logic [31:0] data_out
);
	logic [1:0] offset_1;
	logic [15:0] effective_address_1;
	assign {effective_address_1, offset_1} = address;

	logic [15:0] address_0;
	logic [15:0] address_1;
	logic [15:0] address_2;
	logic [15:0] address_3;
	
	logic [7:0] byte_in_0;
	logic [7:0] byte_in_1;
	logic [7:0] byte_in_2;
	logic [7:0] byte_in_3;
	
	logic enabler_0;
	logic enabler_1;
	logic enabler_2;
	logic enabler_3;
	
	logic [7:0] byte_out_0;
	logic [7:0] byte_out_1;
	logic [7:0] byte_out_2;
	logic [7:0] byte_out_3;
	
	

	Sub_IP_Catalog_1_Port_RAM_16a_32b_Address_offset_1 address_offset_1(
		effective_address_1, offset_1,
		address_0, address_1, address_2, address_3);

	Byte_Rotator_Left BRL(
		offset_1,
		data_in[7:0],
		data_in[15:8],
		data_in[23:16],
		data_in[31:24],
		
		byte_in_0,
		byte_in_1,
		byte_in_2,
		byte_in_3);

	_4_Bit_Rotator_Left bRL(
		offset_1, byte_enablers,
		enabler_0, enabler_1, enabler_2, enabler_3);

		
	IP_Catalog_1_Port_RAM_16a_8b sub_RAM_0(
		address_0, clock, byte_in_0, (write_enabler && enabler_0),
		byte_out_0);

	IP_Catalog_1_Port_RAM_16a_8b sub_RAM_1(
		address_1, clock, byte_in_1, (write_enabler && enabler_1),
		byte_out_1);

	IP_Catalog_1_Port_RAM_16a_8b sub_RAM_2(
		address_2, clock, byte_in_2, (write_enabler && enabler_2),
		byte_out_2);

	IP_Catalog_1_Port_RAM_16a_8b sub_RAM_3(
		address_3, clock, byte_in_3, (write_enabler && enabler_3),
		byte_out_3);
		
	Byte_Rotator_Right BRR(
		offset_1,
		byte_out_0,
		byte_out_1,
		byte_out_2,
		byte_out_3,
		
		data_out[7:0],
		data_out[15:8],
		data_out[23:16],
		data_out[31:24]);

endmodule
*/