http://scholar.google.com/scholar?q=45th+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture%2C+MICRO+2012%2C+Vancouver%2C+BC%2C+Canada%2C+December+1-5%2C+2012
http://scholar.google.com/scholar?q=FPB%3A+Fine-grained+Power+Budgeting+to+Improve+Write+Throughput+of+Multi-level+Cell+Phase+Change+Memory.
http://scholar.google.com/scholar?q=Leveraging+Heterogeneity+in+DRAM+Main+Memories+to+Accelerate+Critical+Word+Access.
http://scholar.google.com/scholar?q=Transactional+Memory+Architecture+and+Implementation+for+IBM+System+Z.
http://scholar.google.com/scholar?q=Warped-DMR%3A+Light-weight+Error+Detection+for+GPGPU.
http://scholar.google.com/scholar?q=The+Performance+Vulnerability+of+Architectural+and+Non-architectural+Arrays+to+Permanent+Faults.
http://scholar.google.com/scholar?q=NoCAlert%3A+An+On-Line+and+Real-Time+Fault+Detection+Mechanism+for+Network-on-Chip+Architectures.
http://scholar.google.com/scholar?q=Cache-Conscious+Wavefront+Scheduling.
http://scholar.google.com/scholar?q=Libra%3A+Tailoring+SIMD+Execution+Using+Heterogeneous+Hardware+and+Dynamic+Configurability.
http://scholar.google.com/scholar?q=Unifying+Primary+Cache%2C+Scratch%2C+and+Register+File+Memories+in+a+Throughput+Processor.
http://scholar.google.com/scholar?q=Kernel+Weaver%3A+Automatically+Fusing+Database+Primitives+for+Efficient+GPU+Computation.
http://scholar.google.com/scholar?q=KnightShift%3A+Scaling+the+Energy+Proportionality+Wall+through+Server-Level+Heterogeneity.
http://scholar.google.com/scholar?q=Rethinking+DRAM+Power+Modes+for+Energy+Proportionality.
http://scholar.google.com/scholar?q=CoScale%3A+Coordinating+CPU+and+Memory+System+DVFS+in+Server+Systems.
http://scholar.google.com/scholar?q=Predicting+Performance+Impact+of+DVFS+for+Realistic+Memory+Systems.
http://scholar.google.com/scholar?q=Vector+Extensions+for+Decision+Support+DBMS+Acceleration.
http://scholar.google.com/scholar?q=NOC-Out%3A+Microarchitecting+a+Scale-Out+Processor.
http://scholar.google.com/scholar?q=SLICC%3A+Self-Assembly+of+Instruction+Cache+Collectives+for+OLTP+Workloads.
http://scholar.google.com/scholar?q=Systematic+Energy+Characterization+of+CMP%2FSMT+Processor+Systems+via+Automated+Micro-Benchmarks.
http://scholar.google.com/scholar?q=AUDIT%3A+Stress+Testing+the+Automatic+Way.
http://scholar.google.com/scholar?q=Accurate+Fine-Grained+Processor+Power+Proxies.
http://scholar.google.com/scholar?q=Fundamental+Latency+Trade-off+in+Architecting+DRAM+Caches%3A+Outperforming+Impractical+SRAM-Tags+with+a+Simple+and+Practical+Design.
http://scholar.google.com/scholar?q=A+Mostly-Clean+DRAM+Cache+for+Effective+Hit+Speculation+and+Self-Balancing+Dispatch.
http://scholar.google.com/scholar?q=CoLT%3A+Coalesced+Large-Reach+TLBs.
http://scholar.google.com/scholar?q=NoRD%3A+Node-Router+Decoupling+for+Effective+Power-gating+of+On-Chip+Routers.
http://scholar.google.com/scholar?q=Dynamic+Reconfiguration+of+3D+Photonic+Networks-on-Chip+for+Maximizing+Performance+and+Improving+Fault+Tolerance.
http://scholar.google.com/scholar?q=Addressing+End-to-End+Memory+Access+Latency+in+NoC-Based+Multicores.
http://scholar.google.com/scholar?q=MorphCore%3A+An+Energy-Efficient+Microarchitecture+for+High+Performance+ILP+and+High+Throughput+TLP.
http://scholar.google.com/scholar?q=Composite+Cores%3A+Pushing+Heterogeneity+Into+a+Core.
http://scholar.google.com/scholar?q=Control-Flow+Decoupling.
http://scholar.google.com/scholar?q=Spatiotemporal+Coherence+Tracking.
http://scholar.google.com/scholar?q=Predicting+Coherence+Communication+by+Tracking+Synchronization+Points+at+Run+Time.
http://scholar.google.com/scholar?q=Vulcan%3A+Hardware+Support+for+Detecting+Sequential+Consistency+Violations+Dynamically.
http://scholar.google.com/scholar?q=Amoeba-Cache%3A+Adaptive+Blocks+for+Eliminating+Waste+in+the+Memory+Hierarchy.
http://scholar.google.com/scholar?q=Improving+Cache+Management+Policies+Using+Dynamic+Reuse+Distances.
http://scholar.google.com/scholar?q=Kernel+Partitioning+of+Streaming+Applications%3A+A+Statistical+Approach+to+an+NP-complete+Problem.
http://scholar.google.com/scholar?q=Inferred+Models+for+Dynamic+and+Sparse+Hardware-Software+Spaces.
http://scholar.google.com/scholar?q=SMARQ%3A+Software-Managed+Alias+Register+Queue+for+Dynamic+Optimizations.
http://scholar.google.com/scholar?q=Profiling+Data-Dependence+to+Assist+Parallelization%3A+Framework%2C+Scope%2C+and+Optimization.
http://scholar.google.com/scholar?q=Neural+Acceleration+for+General-Purpose+Approximate+Programs.
http://scholar.google.com/scholar?q=Designing+a+Programmable+Wire-Speed+Regular-Expression+Matching+Accelerator.
