<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>GyroGlove: iox128a1.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.3 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div id="top">
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">GyroGlove&#160;<span id="projectnumber">1.0</span></div>
   <div id="projectbrief">FirmwareforGyroGloveMastersThesis</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<div class="header">
  <div class="headertitle">
<h1>iox128a1.h</h1>  </div>
</div>
<div class="contents">
<a href="iox128a1_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* Copyright (c) 2009-2010 Atmel Corporation</span>
<a name="l00002"></a>00002 <span class="comment">   All rights reserved.</span>
<a name="l00003"></a>00003 <span class="comment"></span>
<a name="l00004"></a>00004 <span class="comment">   Redistribution and use in source and binary forms, with or without</span>
<a name="l00005"></a>00005 <span class="comment">   modification, are permitted provided that the following conditions are met:</span>
<a name="l00006"></a>00006 <span class="comment"></span>
<a name="l00007"></a>00007 <span class="comment">   * Redistributions of source code must retain the above copyright</span>
<a name="l00008"></a>00008 <span class="comment">     notice, this list of conditions and the following disclaimer.</span>
<a name="l00009"></a>00009 <span class="comment"></span>
<a name="l00010"></a>00010 <span class="comment">   * Redistributions in binary form must reproduce the above copyright</span>
<a name="l00011"></a>00011 <span class="comment">     notice, this list of conditions and the following disclaimer in</span>
<a name="l00012"></a>00012 <span class="comment">     the documentation and/or other materials provided with the</span>
<a name="l00013"></a>00013 <span class="comment">     distribution.</span>
<a name="l00014"></a>00014 <span class="comment"></span>
<a name="l00015"></a>00015 <span class="comment">   * Neither the name of the copyright holders nor the names of</span>
<a name="l00016"></a>00016 <span class="comment">     contributors may be used to endorse or promote products derived</span>
<a name="l00017"></a>00017 <span class="comment">     from this software without specific prior written permission.</span>
<a name="l00018"></a>00018 <span class="comment"></span>
<a name="l00019"></a>00019 <span class="comment">  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span>
<a name="l00020"></a>00020 <span class="comment">  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span>
<a name="l00021"></a>00021 <span class="comment">  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span>
<a name="l00022"></a>00022 <span class="comment">  ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE</span>
<a name="l00023"></a>00023 <span class="comment">  LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span>
<a name="l00024"></a>00024 <span class="comment">  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span>
<a name="l00025"></a>00025 <span class="comment">  SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span>
<a name="l00026"></a>00026 <span class="comment">  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span>
<a name="l00027"></a>00027 <span class="comment">  CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span>
<a name="l00028"></a>00028 <span class="comment">  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span>
<a name="l00029"></a>00029 <span class="comment">  POSSIBILITY OF SUCH DAMAGE. */</span>
<a name="l00030"></a>00030 
<a name="l00031"></a>00031 <span class="comment">/* $Id: iox128a1.h 2172 2010-06-16 05:26:35Z arcanum $ */</span>
<a name="l00032"></a>00032 
<a name="l00033"></a>00033 <span class="comment">/* avr/iox128a1.h - definitions for ATxmega128A1 */</span>
<a name="l00034"></a>00034 
<a name="l00035"></a>00035 <span class="comment">/* This file should only be included from &lt;avr/io.h&gt;, never directly. */</span>
<a name="l00036"></a>00036 
<a name="l00037"></a>00037 <span class="preprocessor">#ifndef _AVR_IO_H_</span>
<a name="l00038"></a>00038 <span class="preprocessor"></span><span class="preprocessor">#  error &quot;Include &lt;avr/io.h&gt; instead of this file.&quot;</span>
<a name="l00039"></a>00039 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span>
<a name="l00041"></a>00041 <span class="preprocessor">#ifndef _AVR_IOXXX_H_</span>
<a name="l00042"></a><a class="code" href="iox128a1_8h.html#aefc2df1b0062e7dba2ddb27dae55f73d">00042</a> <span class="preprocessor"></span><span class="preprocessor">#  define _AVR_IOXXX_H_ &quot;iox128a1.h&quot;</span>
<a name="l00043"></a>00043 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00044"></a>00044 <span class="preprocessor"></span><span class="preprocessor">#  error &quot;Attempt to include more than one &lt;avr/ioXXX.h&gt; file.&quot;</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span><span class="preprocessor">#endif </span>
<a name="l00046"></a>00046 <span class="preprocessor"></span>
<a name="l00047"></a>00047 
<a name="l00048"></a>00048 <span class="preprocessor">#ifndef _AVR_ATxmega128A1_H_</span>
<a name="l00049"></a><a class="code" href="iox128a1_8h.html#a86a84b1727c6795ef8287a02e7eaaff5">00049</a> <span class="preprocessor"></span><span class="preprocessor">#define _AVR_ATxmega128A1_H_ 1</span>
<a name="l00050"></a>00050 <span class="preprocessor"></span>
<a name="l00051"></a>00051 
<a name="l00052"></a>00052 <span class="comment">/* Ungrouped common registers */</span>
<a name="l00053"></a><a class="code" href="iox128a1_8h.html#a689d976f687caa653ab3e4613a7d148e">00053</a> <span class="preprocessor">#define GPIOR0  _SFR_MEM8(0x0000)  </span><span class="comment">/* General Purpose IO Register 0 */</span>
<a name="l00054"></a><a class="code" href="iox128a1_8h.html#ac48558a125bb130d60dec399a65eb59e">00054</a> <span class="preprocessor">#define GPIOR1  _SFR_MEM8(0x0001)  </span><span class="comment">/* General Purpose IO Register 1 */</span>
<a name="l00055"></a><a class="code" href="iox128a1_8h.html#abbe72a3c53d3febbd97f597ddf326a47">00055</a> <span class="preprocessor">#define GPIOR2  _SFR_MEM8(0x0002)  </span><span class="comment">/* General Purpose IO Register 2 */</span>
<a name="l00056"></a><a class="code" href="iox128a1_8h.html#a8b2822b42d255374256e7a954899507d">00056</a> <span class="preprocessor">#define GPIOR3  _SFR_MEM8(0x0003)  </span><span class="comment">/* General Purpose IO Register 3 */</span>
<a name="l00057"></a><a class="code" href="iox128a1_8h.html#ac702813b96f4a48b246e29d0c6ea0dd1">00057</a> <span class="preprocessor">#define GPIOR4  _SFR_MEM8(0x0004)  </span><span class="comment">/* General Purpose IO Register 4 */</span>
<a name="l00058"></a><a class="code" href="iox128a1_8h.html#a66d42cebd3a69500d347f665e12ed4af">00058</a> <span class="preprocessor">#define GPIOR5  _SFR_MEM8(0x0005)  </span><span class="comment">/* General Purpose IO Register 5 */</span>
<a name="l00059"></a><a class="code" href="iox128a1_8h.html#a33b407aeea11b668ddcc55fea7dad0ae">00059</a> <span class="preprocessor">#define GPIOR6  _SFR_MEM8(0x0006)  </span><span class="comment">/* General Purpose IO Register 6 */</span>
<a name="l00060"></a><a class="code" href="iox128a1_8h.html#aa5d36cc54a30c31ce86562fc1ef5e082">00060</a> <span class="preprocessor">#define GPIOR7  _SFR_MEM8(0x0007)  </span><span class="comment">/* General Purpose IO Register 7 */</span>
<a name="l00061"></a><a class="code" href="iox128a1_8h.html#a3d8abab9ec616d917b41c3b596da865f">00061</a> <span class="preprocessor">#define GPIOR8  _SFR_MEM8(0x0008)  </span><span class="comment">/* General Purpose IO Register 8 */</span>
<a name="l00062"></a><a class="code" href="iox128a1_8h.html#adef77f45526369bfa7886d842d2a7544">00062</a> <span class="preprocessor">#define GPIOR9  _SFR_MEM8(0x0009)  </span><span class="comment">/* General Purpose IO Register 9 */</span>
<a name="l00063"></a><a class="code" href="iox128a1_8h.html#a358ad2c57de2714bdd63a90c5ee013f8">00063</a> <span class="preprocessor">#define GPIORA  _SFR_MEM8(0x000A)  </span><span class="comment">/* General Purpose IO Register 10 */</span>
<a name="l00064"></a><a class="code" href="iox128a1_8h.html#a332527be498eed50c1aec3ec607aa0bf">00064</a> <span class="preprocessor">#define GPIORB  _SFR_MEM8(0x000B)  </span><span class="comment">/* General Purpose IO Register 11 */</span>
<a name="l00065"></a><a class="code" href="iox128a1_8h.html#a3a68cbd61b394c5714082bd67ca8cd8e">00065</a> <span class="preprocessor">#define GPIORC  _SFR_MEM8(0x000C)  </span><span class="comment">/* General Purpose IO Register 12 */</span>
<a name="l00066"></a><a class="code" href="iox128a1_8h.html#a10c6f00c973249dda9ad7166df6846c1">00066</a> <span class="preprocessor">#define GPIORD  _SFR_MEM8(0x000D)  </span><span class="comment">/* General Purpose IO Register 13 */</span>
<a name="l00067"></a><a class="code" href="iox128a1_8h.html#a96445144d8f69c2403e233c95ee82dcc">00067</a> <span class="preprocessor">#define GPIORE  _SFR_MEM8(0x000E)  </span><span class="comment">/* General Purpose IO Register 14 */</span>
<a name="l00068"></a><a class="code" href="iox128a1_8h.html#a747b42081c12c902c40e9bae56cd0faf">00068</a> <span class="preprocessor">#define GPIORF  _SFR_MEM8(0x000F)  </span><span class="comment">/* General Purpose IO Register 15 */</span>
<a name="l00069"></a>00069 
<a name="l00070"></a>00070 <span class="comment">/* Deprecated */</span>
<a name="l00071"></a><a class="code" href="iox128a1_8h.html#a20f88dbc839eb32b5fec903474befdd7">00071</a> <span class="preprocessor">#define GPIO0  _SFR_MEM8(0x0000)  </span><span class="comment">/* General Purpose IO Register 0 */</span>
<a name="l00072"></a><a class="code" href="iox128a1_8h.html#abe59d3a7ce7a18e9440bd54cae1f3fc8">00072</a> <span class="preprocessor">#define GPIO1  _SFR_MEM8(0x0001)  </span><span class="comment">/* General Purpose IO Register 1 */</span>
<a name="l00073"></a><a class="code" href="iox128a1_8h.html#a88a95401ea8409c83cbda42f31450cd0">00073</a> <span class="preprocessor">#define GPIO2  _SFR_MEM8(0x0002)  </span><span class="comment">/* General Purpose IO Register 2 */</span>
<a name="l00074"></a><a class="code" href="iox128a1_8h.html#af3cc04d651b622d5323d74dc2f0999a0">00074</a> <span class="preprocessor">#define GPIO3  _SFR_MEM8(0x0003)  </span><span class="comment">/* General Purpose IO Register 3 */</span>
<a name="l00075"></a><a class="code" href="iox128a1_8h.html#a98aeff9c8b3bbdfd119e4ec4d3f615c8">00075</a> <span class="preprocessor">#define GPIO4  _SFR_MEM8(0x0004)  </span><span class="comment">/* General Purpose IO Register 4 */</span>
<a name="l00076"></a><a class="code" href="iox128a1_8h.html#a1a96368c99d63b0e715b7e0421f4a209">00076</a> <span class="preprocessor">#define GPIO5  _SFR_MEM8(0x0005)  </span><span class="comment">/* General Purpose IO Register 5 */</span>
<a name="l00077"></a><a class="code" href="iox128a1_8h.html#a46027cd97ff756e5ddadcc10811b5699">00077</a> <span class="preprocessor">#define GPIO6  _SFR_MEM8(0x0006)  </span><span class="comment">/* General Purpose IO Register 6 */</span>
<a name="l00078"></a><a class="code" href="iox128a1_8h.html#a3820cacb614277004870fc37b33ad084">00078</a> <span class="preprocessor">#define GPIO7  _SFR_MEM8(0x0007)  </span><span class="comment">/* General Purpose IO Register 7 */</span>
<a name="l00079"></a><a class="code" href="iox128a1_8h.html#aa951be0ce26f788049a86e407a70ae20">00079</a> <span class="preprocessor">#define GPIO8  _SFR_MEM8(0x0008)  </span><span class="comment">/* General Purpose IO Register 8 */</span>
<a name="l00080"></a><a class="code" href="iox128a1_8h.html#ae2a4c4d28729daf18e1923a1878e7352">00080</a> <span class="preprocessor">#define GPIO9  _SFR_MEM8(0x0009)  </span><span class="comment">/* General Purpose IO Register 9 */</span>
<a name="l00081"></a><a class="code" href="iox128a1_8h.html#ac485358099728ddae050db37924dd6b7">00081</a> <span class="preprocessor">#define GPIOA  _SFR_MEM8(0x000A)  </span><span class="comment">/* General Purpose IO Register 10 */</span>
<a name="l00082"></a><a class="code" href="iox128a1_8h.html#a68b66ac73be4c836db878a42e1fea3cd">00082</a> <span class="preprocessor">#define GPIOB  _SFR_MEM8(0x000B)  </span><span class="comment">/* General Purpose IO Register 11 */</span>
<a name="l00083"></a><a class="code" href="iox128a1_8h.html#a2dca03332d620196ba943bc2346eaa08">00083</a> <span class="preprocessor">#define GPIOC  _SFR_MEM8(0x000C)  </span><span class="comment">/* General Purpose IO Register 12 */</span>
<a name="l00084"></a><a class="code" href="iox128a1_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">00084</a> <span class="preprocessor">#define GPIOD  _SFR_MEM8(0x000D)  </span><span class="comment">/* General Purpose IO Register 13 */</span>
<a name="l00085"></a><a class="code" href="iox128a1_8h.html#ae04bdb5e8acc47cab1d0532e6b0d0763">00085</a> <span class="preprocessor">#define GPIOE  _SFR_MEM8(0x000E)  </span><span class="comment">/* General Purpose IO Register 14 */</span>
<a name="l00086"></a><a class="code" href="iox128a1_8h.html#a43c3022dede7c9db7a58d3c3409dbc8d">00086</a> <span class="preprocessor">#define GPIOF  _SFR_MEM8(0x000F)  </span><span class="comment">/* General Purpose IO Register 15 */</span>
<a name="l00087"></a>00087 
<a name="l00088"></a><a class="code" href="iox128a1_8h.html#a9e45d1d153bd85a240b67152a09f9063">00088</a> <span class="preprocessor">#define CCP  _SFR_MEM8(0x0034)  </span><span class="comment">/* Configuration Change Protection */</span>
<a name="l00089"></a><a class="code" href="iox128a1_8h.html#a068e4ddc4e75e099d05e0c2dee9ef8a6">00089</a> <span class="preprocessor">#define RAMPD  _SFR_MEM8(0x0038)  </span><span class="comment">/* Ramp D */</span>
<a name="l00090"></a><a class="code" href="iox128a1_8h.html#aef3c937747fbaf7f1a3faec4d9aad992">00090</a> <span class="preprocessor">#define RAMPX  _SFR_MEM8(0x0039)  </span><span class="comment">/* Ramp X */</span>
<a name="l00091"></a><a class="code" href="iox128a1_8h.html#a038f4bc4034a52d03404badc26ba9f60">00091</a> <span class="preprocessor">#define RAMPY  _SFR_MEM8(0x003A)  </span><span class="comment">/* Ramp Y */</span>
<a name="l00092"></a><a class="code" href="iox128a1_8h.html#ae2c19b368a0455b4e2e57c7935ee1aa7">00092</a> <span class="preprocessor">#define RAMPZ  _SFR_MEM8(0x003B)  </span><span class="comment">/* Ramp Z */</span>
<a name="l00093"></a><a class="code" href="iox128a1_8h.html#a2b61bbd33fe386d94dcbbea300f03355">00093</a> <span class="preprocessor">#define EIND  _SFR_MEM8(0x003C)  </span><span class="comment">/* Extended Indirect Jump */</span>
<a name="l00094"></a><a class="code" href="iox128a1_8h.html#a89e9165d11c61b79e4ed26fa174636f2">00094</a> <span class="preprocessor">#define SPL  _SFR_MEM8(0x003D)  </span><span class="comment">/* Stack Pointer Low */</span>
<a name="l00095"></a><a class="code" href="iox128a1_8h.html#a5797932c0d118b1f01cf368c8c39466e">00095</a> <span class="preprocessor">#define SPH  _SFR_MEM8(0x003E)  </span><span class="comment">/* Stack Pointer High */</span>
<a name="l00096"></a><a class="code" href="iox128a1_8h.html#a9176fa6a3b810fc99cb2247a0cfeda91">00096</a> <span class="preprocessor">#define SREG  _SFR_MEM8(0x003F)  </span><span class="comment">/* Status Register */</span>
<a name="l00097"></a>00097 
<a name="l00098"></a>00098 
<a name="l00099"></a>00099 <span class="comment">/* C Language Only */</span>
<a name="l00100"></a>00100 <span class="preprocessor">#if !defined (__ASSEMBLER__)</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span>
<a name="l00102"></a>00102 <span class="preprocessor">#include &lt;stdint.h&gt;</span>
<a name="l00103"></a>00103 
<a name="l00104"></a><a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">00104</a> <span class="keyword">typedef</span> <span class="keyword">volatile</span> uint8_t <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a>;
<a name="l00105"></a><a class="code" href="iox128a1_8h.html#a80605f2a84f4a3b05cbc02f56c977662">00105</a> <span class="keyword">typedef</span> <span class="keyword">volatile</span> uint16_t <a class="code" href="iox128a1_8h.html#a80605f2a84f4a3b05cbc02f56c977662">register16_t</a>;
<a name="l00106"></a><a class="code" href="iox128a1_8h.html#ad94d19cfe8b437cb2adc2b29198b1bae">00106</a> <span class="keyword">typedef</span> <span class="keyword">volatile</span> uint32_t <a class="code" href="iox128a1_8h.html#ad94d19cfe8b437cb2adc2b29198b1bae">register32_t</a>;
<a name="l00107"></a>00107 
<a name="l00108"></a>00108 
<a name="l00109"></a>00109 <span class="preprocessor">#ifdef _WORDREGISTER</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#undef _WORDREGISTER</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00112"></a><a class="code" href="iox128a1_8h.html#a5b74e96cd5519970c38101d084e5d7d4">00112</a> <span class="preprocessor"></span><span class="preprocessor">#define _WORDREGISTER(regname)   \</span>
<a name="l00113"></a>00113 <span class="preprocessor">    __extension__ union \</span>
<a name="l00114"></a>00114 <span class="preprocessor">    { \</span>
<a name="l00115"></a>00115 <span class="preprocessor">        register16_t regname; \</span>
<a name="l00116"></a>00116 <span class="preprocessor">        struct \</span>
<a name="l00117"></a>00117 <span class="preprocessor">        { \</span>
<a name="l00118"></a>00118 <span class="preprocessor">            register8_t regname ## L; \</span>
<a name="l00119"></a>00119 <span class="preprocessor">            register8_t regname ## H; \</span>
<a name="l00120"></a>00120 <span class="preprocessor">        }; \</span>
<a name="l00121"></a>00121 <span class="preprocessor">    }</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span>
<a name="l00123"></a>00123 <span class="preprocessor">#ifdef _DWORDREGISTER</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="preprocessor">#undef _DWORDREGISTER</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00126"></a><a class="code" href="iox128a1_8h.html#abf219dcc710a22ceb4bb14686b05fe1b">00126</a> <span class="preprocessor"></span><span class="preprocessor">#define _DWORDREGISTER(regname)  \</span>
<a name="l00127"></a>00127 <span class="preprocessor">   __extension__  union \</span>
<a name="l00128"></a>00128 <span class="preprocessor">    { \</span>
<a name="l00129"></a>00129 <span class="preprocessor">        register32_t regname; \</span>
<a name="l00130"></a>00130 <span class="preprocessor">        struct \</span>
<a name="l00131"></a>00131 <span class="preprocessor">        { \</span>
<a name="l00132"></a>00132 <span class="preprocessor">            register8_t regname ## 0; \</span>
<a name="l00133"></a>00133 <span class="preprocessor">            register8_t regname ## 1; \</span>
<a name="l00134"></a>00134 <span class="preprocessor">            register8_t regname ## 2; \</span>
<a name="l00135"></a>00135 <span class="preprocessor">            register8_t regname ## 3; \</span>
<a name="l00136"></a>00136 <span class="preprocessor">        }; \</span>
<a name="l00137"></a>00137 <span class="preprocessor">    }</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span>
<a name="l00139"></a>00139 
<a name="l00140"></a>00140 <span class="comment">/*</span>
<a name="l00141"></a>00141 <span class="comment">==========================================================================</span>
<a name="l00142"></a>00142 <span class="comment">IO Module Structures</span>
<a name="l00143"></a>00143 <span class="comment">==========================================================================</span>
<a name="l00144"></a>00144 <span class="comment">*/</span>
<a name="l00145"></a>00145 
<a name="l00146"></a>00146 
<a name="l00147"></a>00147 <span class="comment">/*</span>
<a name="l00148"></a>00148 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l00149"></a>00149 <span class="comment">XOCD - On-Chip Debug System</span>
<a name="l00150"></a>00150 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l00151"></a>00151 <span class="comment">*/</span>
<a name="l00152"></a>00152 
<a name="l00153"></a>00153 <span class="comment">/* On-Chip Debug System */</span>
<a name="l00154"></a><a class="code" href="struct_o_c_d__struct.html">00154</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_o_c_d__struct.html">OCD_struct</a>
<a name="l00155"></a>00155 {
<a name="l00156"></a><a class="code" href="struct_o_c_d__struct.html#a7d78bebb724b62f43ebcc014107e18a7">00156</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_o_c_d__struct.html#a7d78bebb724b62f43ebcc014107e18a7">OCDR0</a>;  <span class="comment">/* OCD Register 0 */</span>
<a name="l00157"></a><a class="code" href="struct_o_c_d__struct.html#a187534bab951c099f10bbc0fecbdbef1">00157</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_o_c_d__struct.html#a187534bab951c099f10bbc0fecbdbef1">OCDR1</a>;  <span class="comment">/* OCD Register 1 */</span>
<a name="l00158"></a>00158 } <a class="code" href="iox128a1_8h.html#a063c412bf1ba2c33ef3bf55dff6663ad">OCD_t</a>;
<a name="l00159"></a>00159 
<a name="l00160"></a>00160 
<a name="l00161"></a>00161 <span class="comment">/* CCP signatures */</span>
<a name="l00162"></a><a class="code" href="iox128a1_8h.html#a5faf2a1c46355ee622d312196dedb502">00162</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a5faf2a1c46355ee622d312196dedb502">CCP_enum</a>
<a name="l00163"></a>00163 {
<a name="l00164"></a><a class="code" href="iox128a1_8h.html#a5faf2a1c46355ee622d312196dedb502ab388ff7209b50aa8a398798dedd84d60">00164</a>     <a class="code" href="iox128a1_8h.html#a5faf2a1c46355ee622d312196dedb502ab388ff7209b50aa8a398798dedd84d60">CCP_SPM_gc</a> = (0x9D&lt;&lt;0),  <span class="comment">/* SPM Instruction Protection */</span>
<a name="l00165"></a><a class="code" href="iox128a1_8h.html#a5faf2a1c46355ee622d312196dedb502aa218aaf66eb8f9acac88f210a1ed4b20">00165</a>     <a class="code" href="iox128a1_8h.html#a5faf2a1c46355ee622d312196dedb502aa218aaf66eb8f9acac88f210a1ed4b20">CCP_IOREG_gc</a> = (0xD8&lt;&lt;0),  <span class="comment">/* IO Register Protection */</span>
<a name="l00166"></a>00166 } <a class="code" href="iox128a1_8h.html#a36c6206855e16e336cf655a01ab7bc65">CCP_t</a>;
<a name="l00167"></a>00167 
<a name="l00168"></a>00168 
<a name="l00169"></a>00169 <span class="comment">/*</span>
<a name="l00170"></a>00170 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l00171"></a>00171 <span class="comment">CLK - Clock System</span>
<a name="l00172"></a>00172 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l00173"></a>00173 <span class="comment">*/</span>
<a name="l00174"></a>00174 
<a name="l00175"></a>00175 <span class="comment">/* Clock System */</span>
<a name="l00176"></a><a class="code" href="struct_c_l_k__struct.html">00176</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_c_l_k__struct.html">CLK_struct</a>
<a name="l00177"></a>00177 {
<a name="l00178"></a><a class="code" href="struct_c_l_k__struct.html#a1efc0969ed96c40c37d9d5ba95ea76fc">00178</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_c_l_k__struct.html#a1efc0969ed96c40c37d9d5ba95ea76fc">CTRL</a>;  <span class="comment">/* Control Register */</span>
<a name="l00179"></a><a class="code" href="struct_c_l_k__struct.html#acda90be4a5b71ecd45629e9a77eda3d2">00179</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_c_l_k__struct.html#acda90be4a5b71ecd45629e9a77eda3d2">PSCTRL</a>;  <span class="comment">/* Prescaler Control Register */</span>
<a name="l00180"></a><a class="code" href="struct_c_l_k__struct.html#a23eed8b6b36e9c64e9c87290a1dec8a9">00180</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_c_l_k__struct.html#a23eed8b6b36e9c64e9c87290a1dec8a9">LOCK</a>;  <span class="comment">/* Lock register */</span>
<a name="l00181"></a><a class="code" href="struct_c_l_k__struct.html#ae9eb2eed0fea53cd31b84ff2e6ee6808">00181</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_c_l_k__struct.html#ae9eb2eed0fea53cd31b84ff2e6ee6808">RTCCTRL</a>;  <span class="comment">/* RTC Control Register */</span>
<a name="l00182"></a>00182 } <a class="code" href="iox128a1_8h.html#aed25e5c11d1c0d59a407c4a6f007a415">CLK_t</a>;
<a name="l00183"></a>00183 
<a name="l00184"></a>00184 <span class="comment">/*</span>
<a name="l00185"></a>00185 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l00186"></a>00186 <span class="comment">CLK - Clock System</span>
<a name="l00187"></a>00187 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l00188"></a>00188 <span class="comment">*/</span>
<a name="l00189"></a>00189 
<a name="l00190"></a>00190 <span class="comment">/* Power Reduction */</span>
<a name="l00191"></a><a class="code" href="struct_p_r__struct.html">00191</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_p_r__struct.html">PR_struct</a>
<a name="l00192"></a>00192 {
<a name="l00193"></a><a class="code" href="struct_p_r__struct.html#ab94c5e750b8aa6fb1073a6fe3dcb4e8c">00193</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_p_r__struct.html#ab94c5e750b8aa6fb1073a6fe3dcb4e8c">PRGEN</a>;  <span class="comment">/* General Power Reduction */</span>
<a name="l00194"></a><a class="code" href="struct_p_r__struct.html#a085b84a3b5230193604c1b677ba8f5e3">00194</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_p_r__struct.html#a085b84a3b5230193604c1b677ba8f5e3">PRPA</a>;  <span class="comment">/* Power Reduction Port A */</span>
<a name="l00195"></a><a class="code" href="struct_p_r__struct.html#a9e91484649b2a79c64d7eecd0e8878f3">00195</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_p_r__struct.html#a9e91484649b2a79c64d7eecd0e8878f3">PRPB</a>;  <span class="comment">/* Power Reduction Port B */</span>
<a name="l00196"></a><a class="code" href="struct_p_r__struct.html#a795e9fe0b56aca1fa377bc83bb0b9e9c">00196</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_p_r__struct.html#a795e9fe0b56aca1fa377bc83bb0b9e9c">PRPC</a>;  <span class="comment">/* Power Reduction Port C */</span>
<a name="l00197"></a><a class="code" href="struct_p_r__struct.html#a16393fdf8b1b9c7b92e6b65ac0b2689f">00197</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_p_r__struct.html#a16393fdf8b1b9c7b92e6b65ac0b2689f">PRPD</a>;  <span class="comment">/* Power Reduction Port D */</span>
<a name="l00198"></a><a class="code" href="struct_p_r__struct.html#a7e9e5ab03b925dff588a2a9b03c008dd">00198</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_p_r__struct.html#a7e9e5ab03b925dff588a2a9b03c008dd">PRPE</a>;  <span class="comment">/* Power Reduction Port E */</span>
<a name="l00199"></a><a class="code" href="struct_p_r__struct.html#a7c5a1e0e455d902eb9a093f37e63a12d">00199</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_p_r__struct.html#a7c5a1e0e455d902eb9a093f37e63a12d">PRPF</a>;  <span class="comment">/* Power Reduction Port F */</span>
<a name="l00200"></a>00200 } <a class="code" href="iox128a1_8h.html#ad73f5aae4984c75fc5850e60a6991f6b">PR_t</a>;
<a name="l00201"></a>00201 
<a name="l00202"></a>00202 <span class="comment">/* System Clock Selection */</span>
<a name="l00203"></a><a class="code" href="iox128a1_8h.html#a75738eb02712620b84a21051fb7d7673">00203</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a75738eb02712620b84a21051fb7d7673">CLK_SCLKSEL_enum</a>
<a name="l00204"></a>00204 {
<a name="l00205"></a><a class="code" href="iox128a1_8h.html#a75738eb02712620b84a21051fb7d7673a3796adb23fa7005fca5b33c24fdb882d">00205</a>     <a class="code" href="iox128a1_8h.html#a75738eb02712620b84a21051fb7d7673a3796adb23fa7005fca5b33c24fdb882d">CLK_SCLKSEL_RC2M_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* Internal 2MHz RC Oscillator */</span>
<a name="l00206"></a><a class="code" href="iox128a1_8h.html#a75738eb02712620b84a21051fb7d7673a972becefc56350d5b4f022e061176d73">00206</a>     <a class="code" href="iox128a1_8h.html#a75738eb02712620b84a21051fb7d7673a972becefc56350d5b4f022e061176d73">CLK_SCLKSEL_RC32M_gc</a> = (0x01&lt;&lt;0),  <span class="comment">/* Internal 32MHz RC Oscillator */</span>
<a name="l00207"></a><a class="code" href="iox128a1_8h.html#a75738eb02712620b84a21051fb7d7673ad5b45c5a18298c0db34aeacf6d134412">00207</a>     <a class="code" href="iox128a1_8h.html#a75738eb02712620b84a21051fb7d7673ad5b45c5a18298c0db34aeacf6d134412">CLK_SCLKSEL_RC32K_gc</a> = (0x02&lt;&lt;0),  <span class="comment">/* Internal 32kHz RC Oscillator */</span>
<a name="l00208"></a><a class="code" href="iox128a1_8h.html#a75738eb02712620b84a21051fb7d7673aa86f8781bc9cb0fa56220fd1818e7a2d">00208</a>     <a class="code" href="iox128a1_8h.html#a75738eb02712620b84a21051fb7d7673aa86f8781bc9cb0fa56220fd1818e7a2d">CLK_SCLKSEL_XOSC_gc</a> = (0x03&lt;&lt;0),  <span class="comment">/* External Crystal Oscillator or Clock */</span>
<a name="l00209"></a><a class="code" href="iox128a1_8h.html#a75738eb02712620b84a21051fb7d7673a85342b01093efd9fc3eb61a46d3b9c8e">00209</a>     <a class="code" href="iox128a1_8h.html#a75738eb02712620b84a21051fb7d7673a85342b01093efd9fc3eb61a46d3b9c8e">CLK_SCLKSEL_PLL_gc</a> = (0x04&lt;&lt;0),  <span class="comment">/* Phase Locked Loop */</span>
<a name="l00210"></a>00210 } <a class="code" href="iox128a1_8h.html#ada8ac71a09f87606ee36e6bfd5881714">CLK_SCLKSEL_t</a>;
<a name="l00211"></a>00211 
<a name="l00212"></a>00212 <span class="comment">/* Prescaler A Division Factor */</span>
<a name="l00213"></a><a class="code" href="iox128a1_8h.html#a29932018e88cfc253596a01156885e98">00213</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a29932018e88cfc253596a01156885e98">CLK_PSADIV_enum</a>
<a name="l00214"></a>00214 {
<a name="l00215"></a><a class="code" href="iox128a1_8h.html#a29932018e88cfc253596a01156885e98afdad05d52a20960ec5d2349c1b0ecba5">00215</a>     <a class="code" href="iox128a1_8h.html#a29932018e88cfc253596a01156885e98afdad05d52a20960ec5d2349c1b0ecba5">CLK_PSADIV_1_gc</a> = (0x00&lt;&lt;2),  <span class="comment">/* Divide by 1 */</span>
<a name="l00216"></a><a class="code" href="iox128a1_8h.html#a29932018e88cfc253596a01156885e98a2143c95060d0a3069040c6127d1a2c81">00216</a>     <a class="code" href="iox128a1_8h.html#a29932018e88cfc253596a01156885e98a2143c95060d0a3069040c6127d1a2c81">CLK_PSADIV_2_gc</a> = (0x01&lt;&lt;2),  <span class="comment">/* Divide by 2 */</span>
<a name="l00217"></a><a class="code" href="iox128a1_8h.html#a29932018e88cfc253596a01156885e98af523198c99252bf86916f2ed6a25c42a">00217</a>     <a class="code" href="iox128a1_8h.html#a29932018e88cfc253596a01156885e98af523198c99252bf86916f2ed6a25c42a">CLK_PSADIV_4_gc</a> = (0x03&lt;&lt;2),  <span class="comment">/* Divide by 4 */</span>
<a name="l00218"></a><a class="code" href="iox128a1_8h.html#a29932018e88cfc253596a01156885e98a3527b6b7861ce5ff4baef91572c7e217">00218</a>     <a class="code" href="iox128a1_8h.html#a29932018e88cfc253596a01156885e98a3527b6b7861ce5ff4baef91572c7e217">CLK_PSADIV_8_gc</a> = (0x05&lt;&lt;2),  <span class="comment">/* Divide by 8 */</span>
<a name="l00219"></a><a class="code" href="iox128a1_8h.html#a29932018e88cfc253596a01156885e98af1cb5d9b636cba6f7521f759315335e0">00219</a>     <a class="code" href="iox128a1_8h.html#a29932018e88cfc253596a01156885e98af1cb5d9b636cba6f7521f759315335e0">CLK_PSADIV_16_gc</a> = (0x07&lt;&lt;2),  <span class="comment">/* Divide by 16 */</span>
<a name="l00220"></a><a class="code" href="iox128a1_8h.html#a29932018e88cfc253596a01156885e98a7fb68ec7c26a2de87a37a27ea1b8bfb3">00220</a>     <a class="code" href="iox128a1_8h.html#a29932018e88cfc253596a01156885e98a7fb68ec7c26a2de87a37a27ea1b8bfb3">CLK_PSADIV_32_gc</a> = (0x09&lt;&lt;2),  <span class="comment">/* Divide by 32 */</span>
<a name="l00221"></a><a class="code" href="iox128a1_8h.html#a29932018e88cfc253596a01156885e98a79d51e08254ee027762851d6e21b3aef">00221</a>     <a class="code" href="iox128a1_8h.html#a29932018e88cfc253596a01156885e98a79d51e08254ee027762851d6e21b3aef">CLK_PSADIV_64_gc</a> = (0x0B&lt;&lt;2),  <span class="comment">/* Divide by 64 */</span>
<a name="l00222"></a><a class="code" href="iox128a1_8h.html#a29932018e88cfc253596a01156885e98a5090f5a628cc044b236fa3ee7f28f4f4">00222</a>     <a class="code" href="iox128a1_8h.html#a29932018e88cfc253596a01156885e98a5090f5a628cc044b236fa3ee7f28f4f4">CLK_PSADIV_128_gc</a> = (0x0D&lt;&lt;2),  <span class="comment">/* Divide by 128 */</span>
<a name="l00223"></a><a class="code" href="iox128a1_8h.html#a29932018e88cfc253596a01156885e98a1c43081cdade15447a22be298bb5a800">00223</a>     <a class="code" href="iox128a1_8h.html#a29932018e88cfc253596a01156885e98a1c43081cdade15447a22be298bb5a800">CLK_PSADIV_256_gc</a> = (0x0F&lt;&lt;2),  <span class="comment">/* Divide by 256 */</span>
<a name="l00224"></a><a class="code" href="iox128a1_8h.html#a29932018e88cfc253596a01156885e98a0164c7bea9af201cacb84ab0938bb516">00224</a>     <a class="code" href="iox128a1_8h.html#a29932018e88cfc253596a01156885e98a0164c7bea9af201cacb84ab0938bb516">CLK_PSADIV_512_gc</a> = (0x11&lt;&lt;2),  <span class="comment">/* Divide by 512 */</span>
<a name="l00225"></a>00225 } <a class="code" href="iox128a1_8h.html#a8572f5fdb96499c343f916ff85e557e0">CLK_PSADIV_t</a>;
<a name="l00226"></a>00226 
<a name="l00227"></a>00227 <span class="comment">/* Prescaler B and C Division Factor */</span>
<a name="l00228"></a><a class="code" href="iox128a1_8h.html#ab74c0e4a08d77e9dcc5cc31ab8fc31e5">00228</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#ab74c0e4a08d77e9dcc5cc31ab8fc31e5">CLK_PSBCDIV_enum</a>
<a name="l00229"></a>00229 {
<a name="l00230"></a><a class="code" href="iox128a1_8h.html#ab74c0e4a08d77e9dcc5cc31ab8fc31e5ad657a31bc60cfe7e2a88479350bb1686">00230</a>     <a class="code" href="iox128a1_8h.html#ab74c0e4a08d77e9dcc5cc31ab8fc31e5ad657a31bc60cfe7e2a88479350bb1686">CLK_PSBCDIV_1_1_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* Divide B by 1 and C by 1 */</span>
<a name="l00231"></a><a class="code" href="iox128a1_8h.html#ab74c0e4a08d77e9dcc5cc31ab8fc31e5a2e40c2b4c770a1e20ae64a9e33bd9293">00231</a>     <a class="code" href="iox128a1_8h.html#ab74c0e4a08d77e9dcc5cc31ab8fc31e5a2e40c2b4c770a1e20ae64a9e33bd9293">CLK_PSBCDIV_1_2_gc</a> = (0x01&lt;&lt;0),  <span class="comment">/* Divide B by 1 and C by 2 */</span>
<a name="l00232"></a><a class="code" href="iox128a1_8h.html#ab74c0e4a08d77e9dcc5cc31ab8fc31e5a1a5bd1975b01bd46fbf02eb4ca085bfc">00232</a>     <a class="code" href="iox128a1_8h.html#ab74c0e4a08d77e9dcc5cc31ab8fc31e5a1a5bd1975b01bd46fbf02eb4ca085bfc">CLK_PSBCDIV_4_1_gc</a> = (0x02&lt;&lt;0),  <span class="comment">/* Divide B by 4 and C by 1 */</span>
<a name="l00233"></a><a class="code" href="iox128a1_8h.html#ab74c0e4a08d77e9dcc5cc31ab8fc31e5a5eae950d0aa7270ff9000d94c9ddef84">00233</a>     <a class="code" href="iox128a1_8h.html#ab74c0e4a08d77e9dcc5cc31ab8fc31e5a5eae950d0aa7270ff9000d94c9ddef84">CLK_PSBCDIV_2_2_gc</a> = (0x03&lt;&lt;0),  <span class="comment">/* Divide B by 2 and C by 2 */</span>
<a name="l00234"></a>00234 } <a class="code" href="iox128a1_8h.html#ad55842422bfa76a340e0150e52497196">CLK_PSBCDIV_t</a>;
<a name="l00235"></a>00235 
<a name="l00236"></a>00236 <span class="comment">/* RTC Clock Source */</span>
<a name="l00237"></a><a class="code" href="iox128a1_8h.html#a15bee95301a1a7d0cfa20be1fd2d7d8e">00237</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a15bee95301a1a7d0cfa20be1fd2d7d8e">CLK_RTCSRC_enum</a>
<a name="l00238"></a>00238 {
<a name="l00239"></a><a class="code" href="iox128a1_8h.html#a15bee95301a1a7d0cfa20be1fd2d7d8eac3530fbdfceb2d3db0f3964bf6bf9d0c">00239</a>     <a class="code" href="iox128a1_8h.html#a15bee95301a1a7d0cfa20be1fd2d7d8eac3530fbdfceb2d3db0f3964bf6bf9d0c">CLK_RTCSRC_ULP_gc</a> = (0x00&lt;&lt;1),  <span class="comment">/* 1kHz from internal 32kHz ULP */</span>
<a name="l00240"></a><a class="code" href="iox128a1_8h.html#a15bee95301a1a7d0cfa20be1fd2d7d8eae3d6e2150682b82a96b7d44ba1c2456e">00240</a>     <a class="code" href="iox128a1_8h.html#a15bee95301a1a7d0cfa20be1fd2d7d8eae3d6e2150682b82a96b7d44ba1c2456e">CLK_RTCSRC_TOSC_gc</a> = (0x01&lt;&lt;1),  <span class="comment">/* 1kHz from 32kHz crystal oscillator on TOSC */</span>
<a name="l00241"></a><a class="code" href="iox128a1_8h.html#a15bee95301a1a7d0cfa20be1fd2d7d8ea5460ffe0c4f5be7663cb612905867d5b">00241</a>     <a class="code" href="iox128a1_8h.html#a15bee95301a1a7d0cfa20be1fd2d7d8ea5460ffe0c4f5be7663cb612905867d5b">CLK_RTCSRC_RCOSC_gc</a> = (0x02&lt;&lt;1),  <span class="comment">/* 1kHz from internal 32kHz RC oscillator */</span>
<a name="l00242"></a><a class="code" href="iox128a1_8h.html#a15bee95301a1a7d0cfa20be1fd2d7d8eacbff06e057efc511f84f8be0cbf6ee2c">00242</a>     <a class="code" href="iox128a1_8h.html#a15bee95301a1a7d0cfa20be1fd2d7d8eacbff06e057efc511f84f8be0cbf6ee2c">CLK_RTCSRC_TOSC32_gc</a> = (0x05&lt;&lt;1),  <span class="comment">/* 32kHz from 32kHz crystal oscillator on TOSC */</span>
<a name="l00243"></a>00243 } <a class="code" href="iox128a1_8h.html#a055d5f89fe837bbf5a0f775d14b538fa">CLK_RTCSRC_t</a>;
<a name="l00244"></a>00244 
<a name="l00245"></a>00245 
<a name="l00246"></a>00246 <span class="comment">/*</span>
<a name="l00247"></a>00247 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l00248"></a>00248 <span class="comment">SLEEP - Sleep Controller</span>
<a name="l00249"></a>00249 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l00250"></a>00250 <span class="comment">*/</span>
<a name="l00251"></a>00251 
<a name="l00252"></a>00252 <span class="comment">/* Sleep Controller */</span>
<a name="l00253"></a><a class="code" href="struct_s_l_e_e_p__struct.html">00253</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_s_l_e_e_p__struct.html">SLEEP_struct</a>
<a name="l00254"></a>00254 {
<a name="l00255"></a><a class="code" href="struct_s_l_e_e_p__struct.html#a31dba390677ebccbdf7264bdba8fea2d">00255</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_s_l_e_e_p__struct.html#a31dba390677ebccbdf7264bdba8fea2d">CTRL</a>;  <span class="comment">/* Control Register */</span>
<a name="l00256"></a>00256 } <a class="code" href="iox128a1_8h.html#a6c4728053ead00979bffd6d1d523ce7b">SLEEP_t</a>;
<a name="l00257"></a>00257 
<a name="l00258"></a>00258 <span class="comment">/* Sleep Mode */</span>
<a name="l00259"></a><a class="code" href="iox128a1_8h.html#a2090e358f60fc7c7d5f7b165765aeeb8">00259</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a2090e358f60fc7c7d5f7b165765aeeb8">SLEEP_SMODE_enum</a>
<a name="l00260"></a>00260 {
<a name="l00261"></a><a class="code" href="iox128a1_8h.html#a2090e358f60fc7c7d5f7b165765aeeb8a20955266ad7734d0d5fc252cbf37ac4a">00261</a>     <a class="code" href="iox128a1_8h.html#a2090e358f60fc7c7d5f7b165765aeeb8a20955266ad7734d0d5fc252cbf37ac4a">SLEEP_SMODE_IDLE_gc</a> = (0x00&lt;&lt;1),  <span class="comment">/* Idle mode */</span>
<a name="l00262"></a><a class="code" href="iox128a1_8h.html#a2090e358f60fc7c7d5f7b165765aeeb8a9a9ecb6e53705518e6d3928bc317e532">00262</a>     <a class="code" href="iox128a1_8h.html#a2090e358f60fc7c7d5f7b165765aeeb8a9a9ecb6e53705518e6d3928bc317e532">SLEEP_SMODE_PDOWN_gc</a> = (0x02&lt;&lt;1),  <span class="comment">/* Power-down Mode */</span>
<a name="l00263"></a><a class="code" href="iox128a1_8h.html#a2090e358f60fc7c7d5f7b165765aeeb8a10462bf76b9ed559e72e972bad6cffac">00263</a>     <a class="code" href="iox128a1_8h.html#a2090e358f60fc7c7d5f7b165765aeeb8a10462bf76b9ed559e72e972bad6cffac">SLEEP_SMODE_PSAVE_gc</a> = (0x03&lt;&lt;1),  <span class="comment">/* Power-save Mode */</span>
<a name="l00264"></a><a class="code" href="iox128a1_8h.html#a2090e358f60fc7c7d5f7b165765aeeb8a920dc5f973e68a63421adff898d48887">00264</a>     <a class="code" href="iox128a1_8h.html#a2090e358f60fc7c7d5f7b165765aeeb8a920dc5f973e68a63421adff898d48887">SLEEP_SMODE_STDBY_gc</a> = (0x06&lt;&lt;1),  <span class="comment">/* Standby Mode */</span>
<a name="l00265"></a><a class="code" href="iox128a1_8h.html#a2090e358f60fc7c7d5f7b165765aeeb8a16e84cc3c83de693b6d9fd1720068497">00265</a>     <a class="code" href="iox128a1_8h.html#a2090e358f60fc7c7d5f7b165765aeeb8a16e84cc3c83de693b6d9fd1720068497">SLEEP_SMODE_ESTDBY_gc</a> = (0x07&lt;&lt;1),  <span class="comment">/* Extended Standby Mode */</span>
<a name="l00266"></a>00266 } <a class="code" href="iox128a1_8h.html#a9e7b9ee009b6b2e07cb535a6e0820f71">SLEEP_SMODE_t</a>;
<a name="l00267"></a>00267 
<a name="l00268"></a>00268 
<a name="l00269"></a>00269 <span class="comment">/*</span>
<a name="l00270"></a>00270 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l00271"></a>00271 <span class="comment">OSC - Oscillator</span>
<a name="l00272"></a>00272 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l00273"></a>00273 <span class="comment">*/</span>
<a name="l00274"></a>00274 
<a name="l00275"></a>00275 <span class="comment">/* Oscillator */</span>
<a name="l00276"></a><a class="code" href="struct_o_s_c__struct.html">00276</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_o_s_c__struct.html">OSC_struct</a>
<a name="l00277"></a>00277 {
<a name="l00278"></a><a class="code" href="struct_o_s_c__struct.html#abb55d14e49bb9b0d6e67d5a629f33469">00278</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_o_s_c__struct.html#abb55d14e49bb9b0d6e67d5a629f33469">CTRL</a>;  <span class="comment">/* Control Register */</span>
<a name="l00279"></a><a class="code" href="struct_o_s_c__struct.html#a58fa3d26755565f35125d6b8c190b1c4">00279</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_o_s_c__struct.html#a58fa3d26755565f35125d6b8c190b1c4">STATUS</a>;  <span class="comment">/* Status Register */</span>
<a name="l00280"></a><a class="code" href="struct_o_s_c__struct.html#a380ee378fe8623ecd473c6656959cdaa">00280</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_o_s_c__struct.html#a380ee378fe8623ecd473c6656959cdaa">XOSCCTRL</a>;  <span class="comment">/* External Oscillator Control Register */</span>
<a name="l00281"></a><a class="code" href="struct_o_s_c__struct.html#aff9bd255b74da429124802d9dc4b0b52">00281</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_o_s_c__struct.html#aff9bd255b74da429124802d9dc4b0b52">XOSCFAIL</a>;  <span class="comment">/* External Oscillator Failure Detection Register */</span>
<a name="l00282"></a><a class="code" href="struct_o_s_c__struct.html#a82e04fbafe8bb39238c2f90323bcdae4">00282</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_o_s_c__struct.html#a82e04fbafe8bb39238c2f90323bcdae4">RC32KCAL</a>;  <span class="comment">/* 32kHz Internal Oscillator Calibration Register */</span>
<a name="l00283"></a><a class="code" href="struct_o_s_c__struct.html#ae66937d447af0de1d98a82b521c2dd80">00283</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_o_s_c__struct.html#ae66937d447af0de1d98a82b521c2dd80">PLLCTRL</a>;  <span class="comment">/* PLL Control REgister */</span>
<a name="l00284"></a><a class="code" href="struct_o_s_c__struct.html#aacaa3061d2c95ae3a4492a48c8d337cf">00284</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_o_s_c__struct.html#aacaa3061d2c95ae3a4492a48c8d337cf">DFLLCTRL</a>;  <span class="comment">/* DFLL Control Register */</span>
<a name="l00285"></a>00285 } <a class="code" href="iox128a1_8h.html#acf12ce53d560522c7b78377215753d38">OSC_t</a>;
<a name="l00286"></a>00286 
<a name="l00287"></a>00287 <span class="comment">/* Oscillator Frequency Range */</span>
<a name="l00288"></a><a class="code" href="iox128a1_8h.html#ac6fb0a2b0ef094a702541a6d3f38078e">00288</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#ac6fb0a2b0ef094a702541a6d3f38078e">OSC_FRQRANGE_enum</a>
<a name="l00289"></a>00289 {
<a name="l00290"></a><a class="code" href="iox128a1_8h.html#ac6fb0a2b0ef094a702541a6d3f38078eab642d71262ad252b1f91407aad831936">00290</a>     <a class="code" href="iox128a1_8h.html#ac6fb0a2b0ef094a702541a6d3f38078eab642d71262ad252b1f91407aad831936">OSC_FRQRANGE_04TO2_gc</a> = (0x00&lt;&lt;6),  <span class="comment">/* 0.4 - 2 MHz */</span>
<a name="l00291"></a><a class="code" href="iox128a1_8h.html#ac6fb0a2b0ef094a702541a6d3f38078ea9bed14da6f0d4d5048fc2b3be909786e">00291</a>     <a class="code" href="iox128a1_8h.html#ac6fb0a2b0ef094a702541a6d3f38078ea9bed14da6f0d4d5048fc2b3be909786e">OSC_FRQRANGE_2TO9_gc</a> = (0x01&lt;&lt;6),  <span class="comment">/* 2 - 9 MHz */</span>
<a name="l00292"></a><a class="code" href="iox128a1_8h.html#ac6fb0a2b0ef094a702541a6d3f38078ea99dd6396fa378bf38ada6d3176685f3d">00292</a>     <a class="code" href="iox128a1_8h.html#ac6fb0a2b0ef094a702541a6d3f38078ea99dd6396fa378bf38ada6d3176685f3d">OSC_FRQRANGE_9TO12_gc</a> = (0x02&lt;&lt;6),  <span class="comment">/* 9 - 12 MHz */</span>
<a name="l00293"></a><a class="code" href="iox128a1_8h.html#ac6fb0a2b0ef094a702541a6d3f38078ea6fd41848a0401f3bcccfb0362918c160">00293</a>     <a class="code" href="iox128a1_8h.html#ac6fb0a2b0ef094a702541a6d3f38078ea6fd41848a0401f3bcccfb0362918c160">OSC_FRQRANGE_12TO16_gc</a> = (0x03&lt;&lt;6),  <span class="comment">/* 12 - 16 MHz */</span>
<a name="l00294"></a>00294 } <a class="code" href="iox128a1_8h.html#a49d08248fb45dbb299ef1790e49f5ac0">OSC_FRQRANGE_t</a>;
<a name="l00295"></a>00295 
<a name="l00296"></a>00296 <span class="comment">/* External Oscillator Selection and Startup Time */</span>
<a name="l00297"></a><a class="code" href="iox128a1_8h.html#a33ee850b5e53aa383c9c54ec45ab32c7">00297</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a33ee850b5e53aa383c9c54ec45ab32c7">OSC_XOSCSEL_enum</a>
<a name="l00298"></a>00298 {
<a name="l00299"></a><a class="code" href="iox128a1_8h.html#a33ee850b5e53aa383c9c54ec45ab32c7aed884c0322addf6b788b33671b3690b6">00299</a>     <a class="code" href="iox128a1_8h.html#a33ee850b5e53aa383c9c54ec45ab32c7aed884c0322addf6b788b33671b3690b6">OSC_XOSCSEL_EXTCLK_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* External Clock - 6 CLK */</span>
<a name="l00300"></a><a class="code" href="iox128a1_8h.html#a33ee850b5e53aa383c9c54ec45ab32c7a1c6f6c85ac7e7746249297fe35bdd01a">00300</a>     <a class="code" href="iox128a1_8h.html#a33ee850b5e53aa383c9c54ec45ab32c7a1c6f6c85ac7e7746249297fe35bdd01a">OSC_XOSCSEL_32KHz_gc</a> = (0x02&lt;&lt;0),  <span class="comment">/* 32kHz TOSC - 32K CLK */</span>
<a name="l00301"></a><a class="code" href="iox128a1_8h.html#a33ee850b5e53aa383c9c54ec45ab32c7a475f62dca60ef58028551974165e7f16">00301</a>     <a class="code" href="iox128a1_8h.html#a33ee850b5e53aa383c9c54ec45ab32c7a475f62dca60ef58028551974165e7f16">OSC_XOSCSEL_XTAL_256CLK_gc</a> = (0x03&lt;&lt;0),  <span class="comment">/* 0.4-16MHz XTAL - 256 CLK */</span>
<a name="l00302"></a><a class="code" href="iox128a1_8h.html#a33ee850b5e53aa383c9c54ec45ab32c7afc1a40928a3eceb0ad1fc471011c7e62">00302</a>     <a class="code" href="iox128a1_8h.html#a33ee850b5e53aa383c9c54ec45ab32c7afc1a40928a3eceb0ad1fc471011c7e62">OSC_XOSCSEL_XTAL_1KCLK_gc</a> = (0x07&lt;&lt;0),  <span class="comment">/* 0.4-16MHz XTAL - 1K CLK */</span>
<a name="l00303"></a><a class="code" href="iox128a1_8h.html#a33ee850b5e53aa383c9c54ec45ab32c7aacdd4f02d8c098e3b2fc63d90aa03239">00303</a>     <a class="code" href="iox128a1_8h.html#a33ee850b5e53aa383c9c54ec45ab32c7aacdd4f02d8c098e3b2fc63d90aa03239">OSC_XOSCSEL_XTAL_16KCLK_gc</a> = (0x0B&lt;&lt;0),  <span class="comment">/* 0.4-16MHz XTAL - 16K CLK */</span>
<a name="l00304"></a>00304 } <a class="code" href="iox128a1_8h.html#abc1ff714d9f25ae647f1e00fcd6f6457">OSC_XOSCSEL_t</a>;
<a name="l00305"></a>00305 
<a name="l00306"></a>00306 <span class="comment">/* PLL Clock Source */</span>
<a name="l00307"></a><a class="code" href="iox128a1_8h.html#ab6004beb9590bea206493d153241be7b">00307</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#ab6004beb9590bea206493d153241be7b">OSC_PLLSRC_enum</a>
<a name="l00308"></a>00308 {
<a name="l00309"></a><a class="code" href="iox128a1_8h.html#ab6004beb9590bea206493d153241be7ba4de181ca899dc9ea5bb0c9c146605a9b">00309</a>     <a class="code" href="iox128a1_8h.html#ab6004beb9590bea206493d153241be7ba4de181ca899dc9ea5bb0c9c146605a9b">OSC_PLLSRC_RC2M_gc</a> = (0x00&lt;&lt;6),  <span class="comment">/* Internal 2MHz RC Oscillator */</span>
<a name="l00310"></a><a class="code" href="iox128a1_8h.html#ab6004beb9590bea206493d153241be7babe0905d6bb96a50d1b592a1cdec719b0">00310</a>     <a class="code" href="iox128a1_8h.html#ab6004beb9590bea206493d153241be7babe0905d6bb96a50d1b592a1cdec719b0">OSC_PLLSRC_RC32M_gc</a> = (0x02&lt;&lt;6),  <span class="comment">/* Internal 32MHz RC Oscillator */</span>
<a name="l00311"></a><a class="code" href="iox128a1_8h.html#ab6004beb9590bea206493d153241be7ba8dead9497f27c8db3497925fff763e02">00311</a>     <a class="code" href="iox128a1_8h.html#ab6004beb9590bea206493d153241be7ba8dead9497f27c8db3497925fff763e02">OSC_PLLSRC_XOSC_gc</a> = (0x03&lt;&lt;6),  <span class="comment">/* External Oscillator */</span>
<a name="l00312"></a>00312 } <a class="code" href="iox128a1_8h.html#abf033295da998a0df10d7c5d38acf1b3">OSC_PLLSRC_t</a>;
<a name="l00313"></a>00313 
<a name="l00314"></a>00314 
<a name="l00315"></a>00315 <span class="comment">/*</span>
<a name="l00316"></a>00316 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l00317"></a>00317 <span class="comment">DFLL - DFLL</span>
<a name="l00318"></a>00318 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l00319"></a>00319 <span class="comment">*/</span>
<a name="l00320"></a>00320 
<a name="l00321"></a>00321 <span class="comment">/* DFLL */</span>
<a name="l00322"></a><a class="code" href="struct_d_f_l_l__struct.html">00322</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_d_f_l_l__struct.html">DFLL_struct</a>
<a name="l00323"></a>00323 {
<a name="l00324"></a><a class="code" href="struct_d_f_l_l__struct.html#af2e5686437264ad16c39ffa2d3ed46e0">00324</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_f_l_l__struct.html#af2e5686437264ad16c39ffa2d3ed46e0">CTRL</a>;  <span class="comment">/* Control Register */</span>
<a name="l00325"></a><a class="code" href="struct_d_f_l_l__struct.html#a3eb4a54008db96917e095a177c94eb1d">00325</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_f_l_l__struct.html#a3eb4a54008db96917e095a177c94eb1d">reserved_0x01</a>;
<a name="l00326"></a><a class="code" href="struct_d_f_l_l__struct.html#ae3b0088249723a12f6b94f12f27da2bf">00326</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_f_l_l__struct.html#ae3b0088249723a12f6b94f12f27da2bf">CALA</a>;  <span class="comment">/* Calibration Register A */</span>
<a name="l00327"></a><a class="code" href="struct_d_f_l_l__struct.html#a3b301c9e72d1a898cf43de28c05c4924">00327</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_f_l_l__struct.html#a3b301c9e72d1a898cf43de28c05c4924">CALB</a>;  <span class="comment">/* Calibration Register B */</span>
<a name="l00328"></a><a class="code" href="struct_d_f_l_l__struct.html#a204664b2ce7db1102501ac95ef627c20">00328</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_f_l_l__struct.html#a204664b2ce7db1102501ac95ef627c20">COMP0</a>;  <span class="comment">/* Oscillator Compare Register 0 */</span>
<a name="l00329"></a><a class="code" href="struct_d_f_l_l__struct.html#a36cead723e87ed911a4694174cbdaf8d">00329</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_f_l_l__struct.html#a36cead723e87ed911a4694174cbdaf8d">COMP1</a>;  <span class="comment">/* Oscillator Compare Register 1 */</span>
<a name="l00330"></a><a class="code" href="struct_d_f_l_l__struct.html#adca6783bcb9f4ffeb729efba3a6b0213">00330</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_f_l_l__struct.html#adca6783bcb9f4ffeb729efba3a6b0213">COMP2</a>;  <span class="comment">/* Oscillator Compare Register 2 */</span>
<a name="l00331"></a><a class="code" href="struct_d_f_l_l__struct.html#afb05d17c581ed91bc7755b03fa4d722a">00331</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_f_l_l__struct.html#afb05d17c581ed91bc7755b03fa4d722a">reserved_0x07</a>;
<a name="l00332"></a>00332 } <a class="code" href="iox128a1_8h.html#a8ca4aafeda625cd0dd99918ea7d35ea5">DFLL_t</a>;
<a name="l00333"></a>00333 
<a name="l00334"></a>00334 
<a name="l00335"></a>00335 <span class="comment">/*</span>
<a name="l00336"></a>00336 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l00337"></a>00337 <span class="comment">RST - Reset</span>
<a name="l00338"></a>00338 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l00339"></a>00339 <span class="comment">*/</span>
<a name="l00340"></a>00340 
<a name="l00341"></a>00341 <span class="comment">/* Reset */</span>
<a name="l00342"></a><a class="code" href="struct_r_s_t__struct.html">00342</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_r_s_t__struct.html">RST_struct</a>
<a name="l00343"></a>00343 {
<a name="l00344"></a><a class="code" href="struct_r_s_t__struct.html#a5a614d43dd1827d7754a762790b41f9f">00344</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_r_s_t__struct.html#a5a614d43dd1827d7754a762790b41f9f">STATUS</a>;  <span class="comment">/* Status Register */</span>
<a name="l00345"></a><a class="code" href="struct_r_s_t__struct.html#ae23e9df159eff5863e9b755804cdb722">00345</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_r_s_t__struct.html#ae23e9df159eff5863e9b755804cdb722">CTRL</a>;  <span class="comment">/* Control Register */</span>
<a name="l00346"></a>00346 } <a class="code" href="iox128a1_8h.html#ade9c73647cf94b45a2875320977a4a47">RST_t</a>;
<a name="l00347"></a>00347 
<a name="l00348"></a>00348 
<a name="l00349"></a>00349 <span class="comment">/*</span>
<a name="l00350"></a>00350 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l00351"></a>00351 <span class="comment">WDT - Watch-Dog Timer</span>
<a name="l00352"></a>00352 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l00353"></a>00353 <span class="comment">*/</span>
<a name="l00354"></a>00354 
<a name="l00355"></a>00355 <span class="comment">/* Watch-Dog Timer */</span>
<a name="l00356"></a><a class="code" href="struct_w_d_t__struct.html">00356</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_w_d_t__struct.html">WDT_struct</a>
<a name="l00357"></a>00357 {
<a name="l00358"></a><a class="code" href="struct_w_d_t__struct.html#aa15393a077ae1d7fa07f14e041de29e2">00358</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_w_d_t__struct.html#aa15393a077ae1d7fa07f14e041de29e2">CTRL</a>;  <span class="comment">/* Control */</span>
<a name="l00359"></a><a class="code" href="struct_w_d_t__struct.html#a34eeb912c8787908374869ee3c6b0118">00359</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_w_d_t__struct.html#a34eeb912c8787908374869ee3c6b0118">WINCTRL</a>;  <span class="comment">/* Windowed Mode Control */</span>
<a name="l00360"></a><a class="code" href="struct_w_d_t__struct.html#a618bc5e414b66a4920146e0ce3813803">00360</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_w_d_t__struct.html#a618bc5e414b66a4920146e0ce3813803">STATUS</a>;  <span class="comment">/* Status */</span>
<a name="l00361"></a>00361 } <a class="code" href="iox128a1_8h.html#a9f97ebfeddd857bc8b196a8f1199eb02">WDT_t</a>;
<a name="l00362"></a>00362 
<a name="l00363"></a>00363 <span class="comment">/* Period setting */</span>
<a name="l00364"></a><a class="code" href="iox128a1_8h.html#a29b9ffba076ceb37abbf126aa5789e45">00364</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a29b9ffba076ceb37abbf126aa5789e45">WDT_PER_enum</a>
<a name="l00365"></a>00365 {
<a name="l00366"></a><a class="code" href="iox128a1_8h.html#a29b9ffba076ceb37abbf126aa5789e45adf9c2a9839b0ffa698dadfa08cf40590">00366</a>     <a class="code" href="iox128a1_8h.html#a29b9ffba076ceb37abbf126aa5789e45adf9c2a9839b0ffa698dadfa08cf40590">WDT_PER_8CLK_gc</a> = (0x00&lt;&lt;2),  <span class="comment">/* 8 cycles (8ms @ 3.3V) */</span>
<a name="l00367"></a><a class="code" href="iox128a1_8h.html#a29b9ffba076ceb37abbf126aa5789e45a9a194d5092898bf0471fa4b6eda696d7">00367</a>     <a class="code" href="iox128a1_8h.html#a29b9ffba076ceb37abbf126aa5789e45a9a194d5092898bf0471fa4b6eda696d7">WDT_PER_16CLK_gc</a> = (0x01&lt;&lt;2),  <span class="comment">/* 16 cycles (16ms @ 3.3V) */</span>
<a name="l00368"></a><a class="code" href="iox128a1_8h.html#a29b9ffba076ceb37abbf126aa5789e45a5afdc36cb82e782b8fa37c953e96f5a1">00368</a>     <a class="code" href="iox128a1_8h.html#a29b9ffba076ceb37abbf126aa5789e45a5afdc36cb82e782b8fa37c953e96f5a1">WDT_PER_32CLK_gc</a> = (0x02&lt;&lt;2),  <span class="comment">/* 32 cycles (32ms @ 3.3V) */</span>
<a name="l00369"></a><a class="code" href="iox128a1_8h.html#a29b9ffba076ceb37abbf126aa5789e45ae0fc63bf136e87a4ea7e80e7065e8727">00369</a>     <a class="code" href="iox128a1_8h.html#a29b9ffba076ceb37abbf126aa5789e45ae0fc63bf136e87a4ea7e80e7065e8727">WDT_PER_64CLK_gc</a> = (0x03&lt;&lt;2),  <span class="comment">/* 64 cycles (64ms @ 3.3V) */</span>
<a name="l00370"></a><a class="code" href="iox128a1_8h.html#a29b9ffba076ceb37abbf126aa5789e45a9cbaf6b24e45ee821979ccd7ec8f058f">00370</a>     <a class="code" href="iox128a1_8h.html#a29b9ffba076ceb37abbf126aa5789e45a9cbaf6b24e45ee821979ccd7ec8f058f">WDT_PER_128CLK_gc</a> = (0x04&lt;&lt;2),  <span class="comment">/* 128 cycles (0.125s @ 3.3V) */</span>
<a name="l00371"></a><a class="code" href="iox128a1_8h.html#a29b9ffba076ceb37abbf126aa5789e45a50ec65dacf207b2458ac1dbe1f8c3daf">00371</a>     <a class="code" href="iox128a1_8h.html#a29b9ffba076ceb37abbf126aa5789e45a50ec65dacf207b2458ac1dbe1f8c3daf">WDT_PER_256CLK_gc</a> = (0x05&lt;&lt;2),  <span class="comment">/* 256 cycles (0.25s @ 3.3V) */</span>
<a name="l00372"></a><a class="code" href="iox128a1_8h.html#a29b9ffba076ceb37abbf126aa5789e45afeb4cda7e68d71ab80528925e1e73a85">00372</a>     <a class="code" href="iox128a1_8h.html#a29b9ffba076ceb37abbf126aa5789e45afeb4cda7e68d71ab80528925e1e73a85">WDT_PER_512CLK_gc</a> = (0x06&lt;&lt;2),  <span class="comment">/* 512 cycles (0.5s @ 3.3V) */</span>
<a name="l00373"></a><a class="code" href="iox128a1_8h.html#a29b9ffba076ceb37abbf126aa5789e45a2fc5be6db7013f0bacd37d7a1e9e00f8">00373</a>     <a class="code" href="iox128a1_8h.html#a29b9ffba076ceb37abbf126aa5789e45a2fc5be6db7013f0bacd37d7a1e9e00f8">WDT_PER_1KCLK_gc</a> = (0x07&lt;&lt;2),  <span class="comment">/* 1K cycles (1s @ 3.3V) */</span>
<a name="l00374"></a><a class="code" href="iox128a1_8h.html#a29b9ffba076ceb37abbf126aa5789e45a622ca0235f861b8e56a526170942a731">00374</a>     <a class="code" href="iox128a1_8h.html#a29b9ffba076ceb37abbf126aa5789e45a622ca0235f861b8e56a526170942a731">WDT_PER_2KCLK_gc</a> = (0x08&lt;&lt;2),  <span class="comment">/* 2K cycles (2s @ 3.3V) */</span>
<a name="l00375"></a><a class="code" href="iox128a1_8h.html#a29b9ffba076ceb37abbf126aa5789e45ab2feaa4ead27e14789c65ac8450d7191">00375</a>     <a class="code" href="iox128a1_8h.html#a29b9ffba076ceb37abbf126aa5789e45ab2feaa4ead27e14789c65ac8450d7191">WDT_PER_4KCLK_gc</a> = (0x09&lt;&lt;2),  <span class="comment">/* 4K cycles (4s @ 3.3V) */</span>
<a name="l00376"></a><a class="code" href="iox128a1_8h.html#a29b9ffba076ceb37abbf126aa5789e45a26e36069f41daa4e39aed6399aab09c4">00376</a>     <a class="code" href="iox128a1_8h.html#a29b9ffba076ceb37abbf126aa5789e45a26e36069f41daa4e39aed6399aab09c4">WDT_PER_8KCLK_gc</a> = (0x0A&lt;&lt;2),  <span class="comment">/* 8K cycles (8s @ 3.3V) */</span>
<a name="l00377"></a>00377 } <a class="code" href="iox128a1_8h.html#a8b58590f53414cac3cfb726f057cec8b">WDT_PER_t</a>;
<a name="l00378"></a>00378 
<a name="l00379"></a>00379 <span class="comment">/* Closed window period */</span>
<a name="l00380"></a><a class="code" href="iox128a1_8h.html#a182f9ba1da14bbc99be9aa79f37b339c">00380</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a182f9ba1da14bbc99be9aa79f37b339c">WDT_WPER_enum</a>
<a name="l00381"></a>00381 {
<a name="l00382"></a><a class="code" href="iox128a1_8h.html#a182f9ba1da14bbc99be9aa79f37b339ca96e5760cd1f42c027cee998e6f35ff61">00382</a>     <a class="code" href="iox128a1_8h.html#a182f9ba1da14bbc99be9aa79f37b339ca96e5760cd1f42c027cee998e6f35ff61">WDT_WPER_8CLK_gc</a> = (0x00&lt;&lt;2),  <span class="comment">/* 8 cycles (8ms @ 3.3V) */</span>
<a name="l00383"></a><a class="code" href="iox128a1_8h.html#a182f9ba1da14bbc99be9aa79f37b339ca2c8908adc1525fe0908d06be4d6551a1">00383</a>     <a class="code" href="iox128a1_8h.html#a182f9ba1da14bbc99be9aa79f37b339ca2c8908adc1525fe0908d06be4d6551a1">WDT_WPER_16CLK_gc</a> = (0x01&lt;&lt;2),  <span class="comment">/* 16 cycles (16ms @ 3.3V) */</span>
<a name="l00384"></a><a class="code" href="iox128a1_8h.html#a182f9ba1da14bbc99be9aa79f37b339cabcd3e8e808309a879d46ea55d984a7c2">00384</a>     <a class="code" href="iox128a1_8h.html#a182f9ba1da14bbc99be9aa79f37b339cabcd3e8e808309a879d46ea55d984a7c2">WDT_WPER_32CLK_gc</a> = (0x02&lt;&lt;2),  <span class="comment">/* 32 cycles (32ms @ 3.3V) */</span>
<a name="l00385"></a><a class="code" href="iox128a1_8h.html#a182f9ba1da14bbc99be9aa79f37b339ca5a43cb4e2a1bb62fe578ff3405eaaaaf">00385</a>     <a class="code" href="iox128a1_8h.html#a182f9ba1da14bbc99be9aa79f37b339ca5a43cb4e2a1bb62fe578ff3405eaaaaf">WDT_WPER_64CLK_gc</a> = (0x03&lt;&lt;2),  <span class="comment">/* 64 cycles (64ms @ 3.3V) */</span>
<a name="l00386"></a><a class="code" href="iox128a1_8h.html#a182f9ba1da14bbc99be9aa79f37b339ca6b86365421a02a412189f077a4afeda1">00386</a>     <a class="code" href="iox128a1_8h.html#a182f9ba1da14bbc99be9aa79f37b339ca6b86365421a02a412189f077a4afeda1">WDT_WPER_128CLK_gc</a> = (0x04&lt;&lt;2),  <span class="comment">/* 128 cycles (0.125s @ 3.3V) */</span>
<a name="l00387"></a><a class="code" href="iox128a1_8h.html#a182f9ba1da14bbc99be9aa79f37b339cab0cadc779bf8963aba63ed46045d5287">00387</a>     <a class="code" href="iox128a1_8h.html#a182f9ba1da14bbc99be9aa79f37b339cab0cadc779bf8963aba63ed46045d5287">WDT_WPER_256CLK_gc</a> = (0x05&lt;&lt;2),  <span class="comment">/* 256 cycles (0.25s @ 3.3V) */</span>
<a name="l00388"></a><a class="code" href="iox128a1_8h.html#a182f9ba1da14bbc99be9aa79f37b339ca345e446c15d8e08183277c4f61187310">00388</a>     <a class="code" href="iox128a1_8h.html#a182f9ba1da14bbc99be9aa79f37b339ca345e446c15d8e08183277c4f61187310">WDT_WPER_512CLK_gc</a> = (0x06&lt;&lt;2),  <span class="comment">/* 512 cycles (0.5s @ 3.3V) */</span>
<a name="l00389"></a><a class="code" href="iox128a1_8h.html#a182f9ba1da14bbc99be9aa79f37b339caaff1959b5367c6e475ff92b30370231d">00389</a>     <a class="code" href="iox128a1_8h.html#a182f9ba1da14bbc99be9aa79f37b339caaff1959b5367c6e475ff92b30370231d">WDT_WPER_1KCLK_gc</a> = (0x07&lt;&lt;2),  <span class="comment">/* 1K cycles (1s @ 3.3V) */</span>
<a name="l00390"></a><a class="code" href="iox128a1_8h.html#a182f9ba1da14bbc99be9aa79f37b339ca42dc3320dacc6784c5940ae6e33fce87">00390</a>     <a class="code" href="iox128a1_8h.html#a182f9ba1da14bbc99be9aa79f37b339ca42dc3320dacc6784c5940ae6e33fce87">WDT_WPER_2KCLK_gc</a> = (0x08&lt;&lt;2),  <span class="comment">/* 2K cycles (2s @ 3.3V) */</span>
<a name="l00391"></a><a class="code" href="iox128a1_8h.html#a182f9ba1da14bbc99be9aa79f37b339ca37f24f921f5239ca3ce27978dd23014a">00391</a>     <a class="code" href="iox128a1_8h.html#a182f9ba1da14bbc99be9aa79f37b339ca37f24f921f5239ca3ce27978dd23014a">WDT_WPER_4KCLK_gc</a> = (0x09&lt;&lt;2),  <span class="comment">/* 4K cycles (4s @ 3.3V) */</span>
<a name="l00392"></a><a class="code" href="iox128a1_8h.html#a182f9ba1da14bbc99be9aa79f37b339cad5f288bc0cd11b4a238a30126d05c4ff">00392</a>     <a class="code" href="iox128a1_8h.html#a182f9ba1da14bbc99be9aa79f37b339cad5f288bc0cd11b4a238a30126d05c4ff">WDT_WPER_8KCLK_gc</a> = (0x0A&lt;&lt;2),  <span class="comment">/* 8K cycles (8s @ 3.3V) */</span>
<a name="l00393"></a>00393 } <a class="code" href="iox128a1_8h.html#ab115c7b9063995d4dff0b98938b3251c">WDT_WPER_t</a>;
<a name="l00394"></a>00394 
<a name="l00395"></a>00395 
<a name="l00396"></a>00396 <span class="comment">/*</span>
<a name="l00397"></a>00397 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l00398"></a>00398 <span class="comment">MCU - MCU Control</span>
<a name="l00399"></a>00399 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l00400"></a>00400 <span class="comment">*/</span>
<a name="l00401"></a>00401 
<a name="l00402"></a>00402 <span class="comment">/* MCU Control */</span>
<a name="l00403"></a><a class="code" href="struct_m_c_u__struct.html">00403</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_m_c_u__struct.html">MCU_struct</a>
<a name="l00404"></a>00404 {
<a name="l00405"></a><a class="code" href="struct_m_c_u__struct.html#ab8d62789898e31f6356ee2f797ffc18e">00405</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_m_c_u__struct.html#ab8d62789898e31f6356ee2f797ffc18e">DEVID0</a>;  <span class="comment">/* Device ID byte 0 */</span>
<a name="l00406"></a><a class="code" href="struct_m_c_u__struct.html#a1b901c61c8910324709fd7ce29d4dc8c">00406</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_m_c_u__struct.html#a1b901c61c8910324709fd7ce29d4dc8c">DEVID1</a>;  <span class="comment">/* Device ID byte 1 */</span>
<a name="l00407"></a><a class="code" href="struct_m_c_u__struct.html#a0d7e65f42906cfdce10cd1dfb3f0e89e">00407</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_m_c_u__struct.html#a0d7e65f42906cfdce10cd1dfb3f0e89e">DEVID2</a>;  <span class="comment">/* Device ID byte 2 */</span>
<a name="l00408"></a><a class="code" href="struct_m_c_u__struct.html#a88e3c48004744d44ddce07f8773a80f9">00408</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_m_c_u__struct.html#a88e3c48004744d44ddce07f8773a80f9">REVID</a>;  <span class="comment">/* Revision ID */</span>
<a name="l00409"></a><a class="code" href="struct_m_c_u__struct.html#ab075dbf965d4c42ed5dfa355ac73d350">00409</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_m_c_u__struct.html#ab075dbf965d4c42ed5dfa355ac73d350">JTAGUID</a>;  <span class="comment">/* JTAG User ID */</span>
<a name="l00410"></a><a class="code" href="struct_m_c_u__struct.html#a4d84d15f87954e40fee299f0d0b7df9a">00410</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_m_c_u__struct.html#a4d84d15f87954e40fee299f0d0b7df9a">reserved_0x05</a>;
<a name="l00411"></a><a class="code" href="struct_m_c_u__struct.html#a0b3a8da42bb1e3f9331e0497a3720268">00411</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_m_c_u__struct.html#a0b3a8da42bb1e3f9331e0497a3720268">MCUCR</a>;  <span class="comment">/* MCU Control */</span>
<a name="l00412"></a><a class="code" href="struct_m_c_u__struct.html#a4ff5da78997c21c3adae9f741694ac15">00412</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_m_c_u__struct.html#a4ff5da78997c21c3adae9f741694ac15">reserved_0x07</a>;
<a name="l00413"></a><a class="code" href="struct_m_c_u__struct.html#addef5ef11df1d8e4ea3b4bd65f0809c1">00413</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_m_c_u__struct.html#addef5ef11df1d8e4ea3b4bd65f0809c1">EVSYSLOCK</a>;  <span class="comment">/* Event System Lock */</span>
<a name="l00414"></a><a class="code" href="struct_m_c_u__struct.html#a25043851a658a15513404de60e29ab24">00414</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_m_c_u__struct.html#a25043851a658a15513404de60e29ab24">AWEXLOCK</a>;  <span class="comment">/* AWEX Lock */</span>
<a name="l00415"></a><a class="code" href="struct_m_c_u__struct.html#a3bc1309f84f8a8bb4e1e090596152bae">00415</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_m_c_u__struct.html#a3bc1309f84f8a8bb4e1e090596152bae">reserved_0x0A</a>;
<a name="l00416"></a><a class="code" href="struct_m_c_u__struct.html#aa0d8450ddd757697248d3782d4f72b9a">00416</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_m_c_u__struct.html#aa0d8450ddd757697248d3782d4f72b9a">reserved_0x0B</a>;
<a name="l00417"></a>00417 } <a class="code" href="iox128a1_8h.html#a47bc63e5f874dd1d8ae431302d27a7a6">MCU_t</a>;
<a name="l00418"></a>00418 
<a name="l00419"></a>00419 
<a name="l00420"></a>00420 <span class="comment">/*</span>
<a name="l00421"></a>00421 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l00422"></a>00422 <span class="comment">PMIC - Programmable Multi-level Interrupt Controller</span>
<a name="l00423"></a>00423 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l00424"></a>00424 <span class="comment">*/</span>
<a name="l00425"></a>00425 
<a name="l00426"></a>00426 <span class="comment">/* Programmable Multi-level Interrupt Controller */</span>
<a name="l00427"></a><a class="code" href="struct_p_m_i_c__struct.html">00427</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_p_m_i_c__struct.html">PMIC_struct</a>
<a name="l00428"></a>00428 {
<a name="l00429"></a><a class="code" href="struct_p_m_i_c__struct.html#a809c95c128d67d374e48530a330fa097">00429</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_p_m_i_c__struct.html#a809c95c128d67d374e48530a330fa097">STATUS</a>;  <span class="comment">/* Status Register */</span>
<a name="l00430"></a><a class="code" href="struct_p_m_i_c__struct.html#a059ee637fcfaf900d94a98534dbcb0fb">00430</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_p_m_i_c__struct.html#a059ee637fcfaf900d94a98534dbcb0fb">INTPRI</a>;  <span class="comment">/* Interrupt Priority */</span>
<a name="l00431"></a><a class="code" href="struct_p_m_i_c__struct.html#a2261480335dd680cf3808ab80b2f84f9">00431</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_p_m_i_c__struct.html#a2261480335dd680cf3808ab80b2f84f9">CTRL</a>;  <span class="comment">/* Control Register */</span>
<a name="l00432"></a>00432 } <a class="code" href="iox128a1_8h.html#a80d92bce2b4703f802f0c91aa2a9556e">PMIC_t</a>;
<a name="l00433"></a>00433 
<a name="l00434"></a>00434 
<a name="l00435"></a>00435 <span class="comment">/*</span>
<a name="l00436"></a>00436 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l00437"></a>00437 <span class="comment">DMA - DMA Controller</span>
<a name="l00438"></a>00438 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l00439"></a>00439 <span class="comment">*/</span>
<a name="l00440"></a>00440 
<a name="l00441"></a>00441 <span class="comment">/* DMA Channel */</span>
<a name="l00442"></a><a class="code" href="struct_d_m_a___c_h__struct.html">00442</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_d_m_a___c_h__struct.html">DMA_CH_struct</a>
<a name="l00443"></a>00443 {
<a name="l00444"></a><a class="code" href="struct_d_m_a___c_h__struct.html#a9dc82f50a4d2adc12b6e03da53bd9e51">00444</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_m_a___c_h__struct.html#a9dc82f50a4d2adc12b6e03da53bd9e51">CTRLA</a>;  <span class="comment">/* Channel Control */</span>
<a name="l00445"></a><a class="code" href="struct_d_m_a___c_h__struct.html#ab70537e6496c0d1fcd45133cda6a5df7">00445</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_m_a___c_h__struct.html#ab70537e6496c0d1fcd45133cda6a5df7">CTRLB</a>;  <span class="comment">/* Channel Control */</span>
<a name="l00446"></a><a class="code" href="struct_d_m_a___c_h__struct.html#ac9ba7423a26633cd02ba071d51efb462">00446</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_m_a___c_h__struct.html#ac9ba7423a26633cd02ba071d51efb462">ADDRCTRL</a>;  <span class="comment">/* Address Control */</span>
<a name="l00447"></a><a class="code" href="struct_d_m_a___c_h__struct.html#a08fcb5f0232043235201ebde238e8e0e">00447</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_m_a___c_h__struct.html#a08fcb5f0232043235201ebde238e8e0e">TRIGSRC</a>;  <span class="comment">/* Channel Trigger Source */</span>
<a name="l00448"></a>00448     <a class="code" href="struct_d_m_a___c_h__struct.html#ad1b73e9872aeeac70108f2102563551e">_WORDREGISTER</a>(TRFCNT);  <span class="comment">/* Channel Block Transfer Count */</span>
<a name="l00449"></a><a class="code" href="struct_d_m_a___c_h__struct.html#af132df1b25477a8c6ad1700eeaee9827">00449</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_m_a___c_h__struct.html#af132df1b25477a8c6ad1700eeaee9827">REPCNT</a>;  <span class="comment">/* Channel Repeat Count */</span>
<a name="l00450"></a><a class="code" href="struct_d_m_a___c_h__struct.html#a60841480c1beed55d9ce9d773b9fe2a4">00450</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_m_a___c_h__struct.html#a60841480c1beed55d9ce9d773b9fe2a4">reserved_0x07</a>;
<a name="l00451"></a><a class="code" href="struct_d_m_a___c_h__struct.html#a37ff98f2715f6fbd6422e0f783ae1d58">00451</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_m_a___c_h__struct.html#a37ff98f2715f6fbd6422e0f783ae1d58">SRCADDR0</a>;  <span class="comment">/* Channel Source Address 0 */</span>
<a name="l00452"></a><a class="code" href="struct_d_m_a___c_h__struct.html#a388a89a4391871e90de23b4b8d78d63d">00452</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_m_a___c_h__struct.html#a388a89a4391871e90de23b4b8d78d63d">SRCADDR1</a>;  <span class="comment">/* Channel Source Address 1 */</span>
<a name="l00453"></a><a class="code" href="struct_d_m_a___c_h__struct.html#a60f5f650244ec1725a854301de4a0cae">00453</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_m_a___c_h__struct.html#a60f5f650244ec1725a854301de4a0cae">SRCADDR2</a>;  <span class="comment">/* Channel Source Address 2 */</span>
<a name="l00454"></a><a class="code" href="struct_d_m_a___c_h__struct.html#a18abbbe1caa8badee1fa5822cd60fc94">00454</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_m_a___c_h__struct.html#a18abbbe1caa8badee1fa5822cd60fc94">reserved_0x0B</a>;
<a name="l00455"></a><a class="code" href="struct_d_m_a___c_h__struct.html#afa47d736bb54f4cb2427d2dc757bc1a6">00455</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_m_a___c_h__struct.html#afa47d736bb54f4cb2427d2dc757bc1a6">DESTADDR0</a>;  <span class="comment">/* Channel Destination Address 0 */</span>
<a name="l00456"></a><a class="code" href="struct_d_m_a___c_h__struct.html#a40f4d7d2fc0ef7aed055d74360d95112">00456</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_m_a___c_h__struct.html#a40f4d7d2fc0ef7aed055d74360d95112">DESTADDR1</a>;  <span class="comment">/* Channel Destination Address 1 */</span>
<a name="l00457"></a><a class="code" href="struct_d_m_a___c_h__struct.html#a6fec9e46a4cbc268c987fccd330a527e">00457</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_m_a___c_h__struct.html#a6fec9e46a4cbc268c987fccd330a527e">DESTADDR2</a>;  <span class="comment">/* Channel Destination Address 2 */</span>
<a name="l00458"></a><a class="code" href="struct_d_m_a___c_h__struct.html#a9d417f7ee7ef84a295126199b616ba90">00458</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_m_a___c_h__struct.html#a9d417f7ee7ef84a295126199b616ba90">reserved_0x0F</a>;
<a name="l00459"></a>00459 } <a class="code" href="iox128a1_8h.html#ae8ef8e89e858017c8107886211735356">DMA_CH_t</a>;
<a name="l00460"></a>00460 
<a name="l00461"></a>00461 <span class="comment">/*</span>
<a name="l00462"></a>00462 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l00463"></a>00463 <span class="comment">DMA - DMA Controller</span>
<a name="l00464"></a>00464 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l00465"></a>00465 <span class="comment">*/</span>
<a name="l00466"></a>00466 
<a name="l00467"></a>00467 <span class="comment">/* DMA Controller */</span>
<a name="l00468"></a><a class="code" href="struct_d_m_a__struct.html">00468</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_d_m_a__struct.html">DMA_struct</a>
<a name="l00469"></a>00469 {
<a name="l00470"></a><a class="code" href="struct_d_m_a__struct.html#addd691baed84baa8c51feb7ab1969ef0">00470</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_m_a__struct.html#addd691baed84baa8c51feb7ab1969ef0">CTRL</a>;  <span class="comment">/* Control */</span>
<a name="l00471"></a><a class="code" href="struct_d_m_a__struct.html#a622da56a64d10cea171ce1747c2d9c67">00471</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_m_a__struct.html#a622da56a64d10cea171ce1747c2d9c67">reserved_0x01</a>;
<a name="l00472"></a><a class="code" href="struct_d_m_a__struct.html#a79aee2754ffc0d19c0636a05b3584720">00472</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_m_a__struct.html#a79aee2754ffc0d19c0636a05b3584720">reserved_0x02</a>;
<a name="l00473"></a><a class="code" href="struct_d_m_a__struct.html#a6cd731acbec0c818d9ba5740813f5ce9">00473</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_m_a__struct.html#a6cd731acbec0c818d9ba5740813f5ce9">INTFLAGS</a>;  <span class="comment">/* Transfer Interrupt Status */</span>
<a name="l00474"></a><a class="code" href="struct_d_m_a__struct.html#a52fe93508d8e4b830ea4a2acc3c8bae8">00474</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_m_a__struct.html#a52fe93508d8e4b830ea4a2acc3c8bae8">STATUS</a>;  <span class="comment">/* Status */</span>
<a name="l00475"></a><a class="code" href="struct_d_m_a__struct.html#a34628fe4922a0c37dc72cbcdb8eaccc1">00475</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_m_a__struct.html#a34628fe4922a0c37dc72cbcdb8eaccc1">reserved_0x05</a>;
<a name="l00476"></a>00476     <a class="code" href="struct_d_m_a__struct.html#a83df3301004a4b4f784d8928f90b42dd">_WORDREGISTER</a>(TEMP);  <span class="comment">/* Temporary Register For 16/24-bit Access */</span>
<a name="l00477"></a><a class="code" href="struct_d_m_a__struct.html#acdc11371ac9f5549bf073ddf33d28f68">00477</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_m_a__struct.html#acdc11371ac9f5549bf073ddf33d28f68">reserved_0x08</a>;
<a name="l00478"></a><a class="code" href="struct_d_m_a__struct.html#aa51111e9eca92e1f0c590c891e0cf467">00478</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_m_a__struct.html#aa51111e9eca92e1f0c590c891e0cf467">reserved_0x09</a>;
<a name="l00479"></a><a class="code" href="struct_d_m_a__struct.html#a468338128d3576a74fcfe65bc9390d26">00479</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_m_a__struct.html#a468338128d3576a74fcfe65bc9390d26">reserved_0x0A</a>;
<a name="l00480"></a><a class="code" href="struct_d_m_a__struct.html#a4a1ce0eafc5129e130c9a1daf43bbde0">00480</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_m_a__struct.html#a4a1ce0eafc5129e130c9a1daf43bbde0">reserved_0x0B</a>;
<a name="l00481"></a><a class="code" href="struct_d_m_a__struct.html#abe7a9fba8208c568dea5f960066b3414">00481</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_m_a__struct.html#abe7a9fba8208c568dea5f960066b3414">reserved_0x0C</a>;
<a name="l00482"></a><a class="code" href="struct_d_m_a__struct.html#a7f2b78187e1c457b48f3abd58e10a023">00482</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_m_a__struct.html#a7f2b78187e1c457b48f3abd58e10a023">reserved_0x0D</a>;
<a name="l00483"></a><a class="code" href="struct_d_m_a__struct.html#a61634ebe46621085791176e247ca9544">00483</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_m_a__struct.html#a61634ebe46621085791176e247ca9544">reserved_0x0E</a>;
<a name="l00484"></a><a class="code" href="struct_d_m_a__struct.html#a32180aac4f6c70dbaffdba04c73c7395">00484</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_m_a__struct.html#a32180aac4f6c70dbaffdba04c73c7395">reserved_0x0F</a>;
<a name="l00485"></a><a class="code" href="struct_d_m_a__struct.html#a300907b06189fc8ee273d27ff62af2c3">00485</a>     <a class="code" href="struct_d_m_a___c_h__struct.html">DMA_CH_t</a> <a class="code" href="struct_d_m_a__struct.html#a300907b06189fc8ee273d27ff62af2c3">CH0</a>;  <span class="comment">/* DMA Channel 0 */</span>
<a name="l00486"></a><a class="code" href="struct_d_m_a__struct.html#a35c9b96f75af8e346580d807e3903a9f">00486</a>     <a class="code" href="struct_d_m_a___c_h__struct.html">DMA_CH_t</a> <a class="code" href="struct_d_m_a__struct.html#a35c9b96f75af8e346580d807e3903a9f">CH1</a>;  <span class="comment">/* DMA Channel 1 */</span>
<a name="l00487"></a><a class="code" href="struct_d_m_a__struct.html#af104b3c3e42207ce59c11ae14277f1ab">00487</a>     <a class="code" href="struct_d_m_a___c_h__struct.html">DMA_CH_t</a> <a class="code" href="struct_d_m_a__struct.html#af104b3c3e42207ce59c11ae14277f1ab">CH2</a>;  <span class="comment">/* DMA Channel 2 */</span>
<a name="l00488"></a><a class="code" href="struct_d_m_a__struct.html#ae8047c3e73cf322e2dfa3b6e44db790c">00488</a>     <a class="code" href="struct_d_m_a___c_h__struct.html">DMA_CH_t</a> <a class="code" href="struct_d_m_a__struct.html#ae8047c3e73cf322e2dfa3b6e44db790c">CH3</a>;  <span class="comment">/* DMA Channel 3 */</span>
<a name="l00489"></a>00489 } <a class="code" href="iox128a1_8h.html#a1287f03e93303b387835be3e200d5484">DMA_t</a>;
<a name="l00490"></a>00490 
<a name="l00491"></a>00491 <span class="comment">/* Burst mode */</span>
<a name="l00492"></a><a class="code" href="iox128a1_8h.html#a8fc9cc79c193ee2b132f45b41bb58fa4">00492</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a8fc9cc79c193ee2b132f45b41bb58fa4">DMA_CH_BURSTLEN_enum</a>
<a name="l00493"></a>00493 {
<a name="l00494"></a><a class="code" href="iox128a1_8h.html#a8fc9cc79c193ee2b132f45b41bb58fa4a71cf1b771346971a8300c5ba896c63bb">00494</a>     <a class="code" href="iox128a1_8h.html#a8fc9cc79c193ee2b132f45b41bb58fa4a71cf1b771346971a8300c5ba896c63bb">DMA_CH_BURSTLEN_1BYTE_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* 1-byte burst mode */</span>
<a name="l00495"></a><a class="code" href="iox128a1_8h.html#a8fc9cc79c193ee2b132f45b41bb58fa4ad515b2f776e9de58bae51ddca3e507f6">00495</a>     <a class="code" href="iox128a1_8h.html#a8fc9cc79c193ee2b132f45b41bb58fa4ad515b2f776e9de58bae51ddca3e507f6">DMA_CH_BURSTLEN_2BYTE_gc</a> = (0x01&lt;&lt;0),  <span class="comment">/* 2-byte burst mode */</span>
<a name="l00496"></a><a class="code" href="iox128a1_8h.html#a8fc9cc79c193ee2b132f45b41bb58fa4a39fae1a59140c2c744da900eb95c0946">00496</a>     <a class="code" href="iox128a1_8h.html#a8fc9cc79c193ee2b132f45b41bb58fa4a39fae1a59140c2c744da900eb95c0946">DMA_CH_BURSTLEN_4BYTE_gc</a> = (0x02&lt;&lt;0),  <span class="comment">/* 4-byte burst mode */</span>
<a name="l00497"></a><a class="code" href="iox128a1_8h.html#a8fc9cc79c193ee2b132f45b41bb58fa4a896ae35818e58723f4b5cc8720943ed6">00497</a>     <a class="code" href="iox128a1_8h.html#a8fc9cc79c193ee2b132f45b41bb58fa4a896ae35818e58723f4b5cc8720943ed6">DMA_CH_BURSTLEN_8BYTE_gc</a> = (0x03&lt;&lt;0),  <span class="comment">/* 8-byte burst mode */</span>
<a name="l00498"></a>00498 } <a class="code" href="iox128a1_8h.html#a6a96e76da62fbe4629f48b2f94a30375">DMA_CH_BURSTLEN_t</a>;
<a name="l00499"></a>00499 
<a name="l00500"></a>00500 <span class="comment">/* Source address reload mode */</span>
<a name="l00501"></a><a class="code" href="iox128a1_8h.html#a295ea04c6f0952dd8a19a66072d8892b">00501</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a295ea04c6f0952dd8a19a66072d8892b">DMA_CH_SRCRELOAD_enum</a>
<a name="l00502"></a>00502 {
<a name="l00503"></a><a class="code" href="iox128a1_8h.html#a295ea04c6f0952dd8a19a66072d8892ba9bc9f7b8f1ef5a2ae6fa44e8a0fb32b3">00503</a>     <a class="code" href="iox128a1_8h.html#a295ea04c6f0952dd8a19a66072d8892ba9bc9f7b8f1ef5a2ae6fa44e8a0fb32b3">DMA_CH_SRCRELOAD_NONE_gc</a> = (0x00&lt;&lt;6),  <span class="comment">/* No reload */</span>
<a name="l00504"></a><a class="code" href="iox128a1_8h.html#a295ea04c6f0952dd8a19a66072d8892badec17066c5963cef515221b282f52d94">00504</a>     <a class="code" href="iox128a1_8h.html#a295ea04c6f0952dd8a19a66072d8892badec17066c5963cef515221b282f52d94">DMA_CH_SRCRELOAD_BLOCK_gc</a> = (0x01&lt;&lt;6),  <span class="comment">/* Reload at end of block */</span>
<a name="l00505"></a><a class="code" href="iox128a1_8h.html#a295ea04c6f0952dd8a19a66072d8892baf4ff702b60bb7c9ecb9499210e238eed">00505</a>     <a class="code" href="iox128a1_8h.html#a295ea04c6f0952dd8a19a66072d8892baf4ff702b60bb7c9ecb9499210e238eed">DMA_CH_SRCRELOAD_BURST_gc</a> = (0x02&lt;&lt;6),  <span class="comment">/* Reload at end of burst */</span>
<a name="l00506"></a><a class="code" href="iox128a1_8h.html#a295ea04c6f0952dd8a19a66072d8892badcf576041b57dd65be0275bb7a947e4e">00506</a>     <a class="code" href="iox128a1_8h.html#a295ea04c6f0952dd8a19a66072d8892badcf576041b57dd65be0275bb7a947e4e">DMA_CH_SRCRELOAD_TRANSACTION_gc</a> = (0x03&lt;&lt;6),  <span class="comment">/* Reload at end of transaction */</span>
<a name="l00507"></a>00507 } <a class="code" href="iox128a1_8h.html#a90c232a5b81ce16edd0179c2ae762d82">DMA_CH_SRCRELOAD_t</a>;
<a name="l00508"></a>00508 
<a name="l00509"></a>00509 <span class="comment">/* Source addressing mode */</span>
<a name="l00510"></a><a class="code" href="iox128a1_8h.html#a481fb158cbdf7f4b9efa13118483badb">00510</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a481fb158cbdf7f4b9efa13118483badb">DMA_CH_SRCDIR_enum</a>
<a name="l00511"></a>00511 {
<a name="l00512"></a><a class="code" href="iox128a1_8h.html#a481fb158cbdf7f4b9efa13118483badba6302f1e1f61825d7a5801a8f2cfedf67">00512</a>     <a class="code" href="iox128a1_8h.html#a481fb158cbdf7f4b9efa13118483badba6302f1e1f61825d7a5801a8f2cfedf67">DMA_CH_SRCDIR_FIXED_gc</a> = (0x00&lt;&lt;4),  <span class="comment">/* Fixed */</span>
<a name="l00513"></a><a class="code" href="iox128a1_8h.html#a481fb158cbdf7f4b9efa13118483badba535d552f350239c1a725fed5bf901bee">00513</a>     <a class="code" href="iox128a1_8h.html#a481fb158cbdf7f4b9efa13118483badba535d552f350239c1a725fed5bf901bee">DMA_CH_SRCDIR_INC_gc</a> = (0x01&lt;&lt;4),  <span class="comment">/* Increment */</span>
<a name="l00514"></a><a class="code" href="iox128a1_8h.html#a481fb158cbdf7f4b9efa13118483badba76dd070e2fffc6d4a61616ac128dbcc9">00514</a>     <a class="code" href="iox128a1_8h.html#a481fb158cbdf7f4b9efa13118483badba76dd070e2fffc6d4a61616ac128dbcc9">DMA_CH_SRCDIR_DEC_gc</a> = (0x02&lt;&lt;4),  <span class="comment">/* Decrement */</span>
<a name="l00515"></a>00515 } <a class="code" href="iox128a1_8h.html#af273f85163d2710e3ce30bd2f3426d69">DMA_CH_SRCDIR_t</a>;
<a name="l00516"></a>00516 
<a name="l00517"></a>00517 <span class="comment">/* Destination adress reload mode */</span>
<a name="l00518"></a><a class="code" href="iox128a1_8h.html#a9338b91e157474847a7528e6e3ee5503">00518</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a9338b91e157474847a7528e6e3ee5503">DMA_CH_DESTRELOAD_enum</a>
<a name="l00519"></a>00519 {
<a name="l00520"></a><a class="code" href="iox128a1_8h.html#a9338b91e157474847a7528e6e3ee5503a8b62ac9852bf7a4c7e793d9a4595740a">00520</a>     <a class="code" href="iox128a1_8h.html#a9338b91e157474847a7528e6e3ee5503a8b62ac9852bf7a4c7e793d9a4595740a">DMA_CH_DESTRELOAD_NONE_gc</a> = (0x00&lt;&lt;2),  <span class="comment">/* No reload */</span>
<a name="l00521"></a><a class="code" href="iox128a1_8h.html#a9338b91e157474847a7528e6e3ee5503a5d5b0f56466dcb4dc3978e6a972c8002">00521</a>     <a class="code" href="iox128a1_8h.html#a9338b91e157474847a7528e6e3ee5503a5d5b0f56466dcb4dc3978e6a972c8002">DMA_CH_DESTRELOAD_BLOCK_gc</a> = (0x01&lt;&lt;2),  <span class="comment">/* Reload at end of block */</span>
<a name="l00522"></a><a class="code" href="iox128a1_8h.html#a9338b91e157474847a7528e6e3ee5503aab77d9cafa10158f3fd794341d9e96c8">00522</a>     <a class="code" href="iox128a1_8h.html#a9338b91e157474847a7528e6e3ee5503aab77d9cafa10158f3fd794341d9e96c8">DMA_CH_DESTRELOAD_BURST_gc</a> = (0x02&lt;&lt;2),  <span class="comment">/* Reload at end of burst */</span>
<a name="l00523"></a><a class="code" href="iox128a1_8h.html#a9338b91e157474847a7528e6e3ee5503ad94fef65fcc6a32aa79ca6f16305e4da">00523</a>     <a class="code" href="iox128a1_8h.html#a9338b91e157474847a7528e6e3ee5503ad94fef65fcc6a32aa79ca6f16305e4da">DMA_CH_DESTRELOAD_TRANSACTION_gc</a> = (0x03&lt;&lt;2),  <span class="comment">/* Reload at end of transaction */</span>
<a name="l00524"></a>00524 } <a class="code" href="iox128a1_8h.html#abb13c8a276417133802a9dbf4258ed04">DMA_CH_DESTRELOAD_t</a>;
<a name="l00525"></a>00525 
<a name="l00526"></a>00526 <span class="comment">/* Destination adressing mode */</span>
<a name="l00527"></a><a class="code" href="iox128a1_8h.html#a03a0a21c7c22ddcb54feadf19056f9ec">00527</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a03a0a21c7c22ddcb54feadf19056f9ec">DMA_CH_DESTDIR_enum</a>
<a name="l00528"></a>00528 {
<a name="l00529"></a><a class="code" href="iox128a1_8h.html#a03a0a21c7c22ddcb54feadf19056f9eca8b6ddb86feefc170a8f34e972b6b4a13">00529</a>     <a class="code" href="iox128a1_8h.html#a03a0a21c7c22ddcb54feadf19056f9eca8b6ddb86feefc170a8f34e972b6b4a13">DMA_CH_DESTDIR_FIXED_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* Fixed */</span>
<a name="l00530"></a><a class="code" href="iox128a1_8h.html#a03a0a21c7c22ddcb54feadf19056f9ecaf1595aef0c6a954bf3862a67cf979131">00530</a>     <a class="code" href="iox128a1_8h.html#a03a0a21c7c22ddcb54feadf19056f9ecaf1595aef0c6a954bf3862a67cf979131">DMA_CH_DESTDIR_INC_gc</a> = (0x01&lt;&lt;0),  <span class="comment">/* Increment */</span>
<a name="l00531"></a><a class="code" href="iox128a1_8h.html#a03a0a21c7c22ddcb54feadf19056f9eca13d8dc1e54d666f36a04f5e66432af78">00531</a>     <a class="code" href="iox128a1_8h.html#a03a0a21c7c22ddcb54feadf19056f9eca13d8dc1e54d666f36a04f5e66432af78">DMA_CH_DESTDIR_DEC_gc</a> = (0x02&lt;&lt;0),  <span class="comment">/* Decrement */</span>
<a name="l00532"></a>00532 } <a class="code" href="iox128a1_8h.html#a5159b6c8c220a49ba71ed4e48f002dcb">DMA_CH_DESTDIR_t</a>;
<a name="l00533"></a>00533 
<a name="l00534"></a>00534 <span class="comment">/* Transfer trigger source */</span>
<a name="l00535"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3">00535</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3">DMA_CH_TRIGSRC_enum</a>
<a name="l00536"></a>00536 {
<a name="l00537"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a9949c564b091b8a7546ec5d69b76462d">00537</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a9949c564b091b8a7546ec5d69b76462d">DMA_CH_TRIGSRC_OFF_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* Off software triggers only */</span>
<a name="l00538"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a2fa44f993cca42956ee51561e6a9faa9">00538</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a2fa44f993cca42956ee51561e6a9faa9">DMA_CH_TRIGSRC_EVSYS_CH0_gc</a> = (0x01&lt;&lt;0),  <span class="comment">/* Event System Channel 0 */</span>
<a name="l00539"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a332897b03d2b3dd3e8a78996e10a762f">00539</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a332897b03d2b3dd3e8a78996e10a762f">DMA_CH_TRIGSRC_EVSYS_CH1_gc</a> = (0x02&lt;&lt;0),  <span class="comment">/* Event System Channel 1 */</span>
<a name="l00540"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a3e3185f4cb67b36f8176101db8c17d17">00540</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a3e3185f4cb67b36f8176101db8c17d17">DMA_CH_TRIGSRC_EVSYS_CH2_gc</a> = (0x03&lt;&lt;0),  <span class="comment">/* Event System Channel 2 */</span>
<a name="l00541"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a02e716f29ddfd0cf2202e2276eb31953">00541</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a02e716f29ddfd0cf2202e2276eb31953">DMA_CH_TRIGSRC_ADCA_CH0_gc</a> = (0x10&lt;&lt;0),  <span class="comment">/* ADCA Channel 0 */</span>
<a name="l00542"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3abf9ffd725c04ddaeb782a9907508a853">00542</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3abf9ffd725c04ddaeb782a9907508a853">DMA_CH_TRIGSRC_ADCA_CH1_gc</a> = (0x11&lt;&lt;0),  <span class="comment">/* ADCA Channel 1 */</span>
<a name="l00543"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a63b4272a5b10ee21bacda7986ea8351a">00543</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a63b4272a5b10ee21bacda7986ea8351a">DMA_CH_TRIGSRC_ADCA_CH2_gc</a> = (0x12&lt;&lt;0),  <span class="comment">/* ADCA Channel 2 */</span>
<a name="l00544"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3af42fab1a7e68264c166646b0f227b758">00544</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3af42fab1a7e68264c166646b0f227b758">DMA_CH_TRIGSRC_ADCA_CH3_gc</a> = (0x13&lt;&lt;0),  <span class="comment">/* ADCA Channel 3 */</span>
<a name="l00545"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3abb3926fd67a5c8408962b201a413a90b">00545</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3abb3926fd67a5c8408962b201a413a90b">DMA_CH_TRIGSRC_ADCA_CH4_gc</a> = (0x14&lt;&lt;0),  <span class="comment">/* ADCA Channel 0,1,2,3 combined */</span>
<a name="l00546"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a84b894f64e4f3880de2845d66e24e9cc">00546</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a84b894f64e4f3880de2845d66e24e9cc">DMA_CH_TRIGSRC_DACA_CH0_gc</a> = (0x15&lt;&lt;0),  <span class="comment">/* DACA Channel 0 */</span>
<a name="l00547"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a9e9c826b927924c670bc25547da5fb1e">00547</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a9e9c826b927924c670bc25547da5fb1e">DMA_CH_TRIGSRC_DACA_CH1_gc</a> = (0x16&lt;&lt;0),  <span class="comment">/* DACA Channel 1 */</span>
<a name="l00548"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a916dc9f4c400cbacb53ad4eccace2152">00548</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a916dc9f4c400cbacb53ad4eccace2152">DMA_CH_TRIGSRC_ADCB_CH0_gc</a> = (0x20&lt;&lt;0),  <span class="comment">/* ADCB Channel 0 */</span>
<a name="l00549"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3aa942a97515a2cd7934e8259e3c7d22e6">00549</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3aa942a97515a2cd7934e8259e3c7d22e6">DMA_CH_TRIGSRC_ADCB_CH1_gc</a> = (0x21&lt;&lt;0),  <span class="comment">/* ADCB Channel 1 */</span>
<a name="l00550"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a7ae30c09981f579af117138528c36ca5">00550</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a7ae30c09981f579af117138528c36ca5">DMA_CH_TRIGSRC_ADCB_CH2_gc</a> = (0x22&lt;&lt;0),  <span class="comment">/* ADCB Channel 2 */</span>
<a name="l00551"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a7338ff41381cc9668f7504bee6940115">00551</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a7338ff41381cc9668f7504bee6940115">DMA_CH_TRIGSRC_ADCB_CH3_gc</a> = (0x23&lt;&lt;0),  <span class="comment">/* ADCB Channel 3 */</span>
<a name="l00552"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a311484ee21edb0e674172df271a56954">00552</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a311484ee21edb0e674172df271a56954">DMA_CH_TRIGSRC_ADCB_CH4_gc</a> = (0x24&lt;&lt;0),  <span class="comment">/* ADCB Channel 0,1,2,3 combined */</span>
<a name="l00553"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a96c4b4d7aeef2bca4c0779407000ba9a">00553</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a96c4b4d7aeef2bca4c0779407000ba9a">DMA_CH_TRIGSRC_DACB_CH0_gc</a> = (0x25&lt;&lt;0),  <span class="comment">/* DACB Channel 0 */</span>
<a name="l00554"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3addd25e212b136b6786710df98f01664e">00554</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3addd25e212b136b6786710df98f01664e">DMA_CH_TRIGSRC_DACB_CH1_gc</a> = (0x26&lt;&lt;0),  <span class="comment">/* DACB Channel 1 */</span>
<a name="l00555"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a429bb096a16972af57b8e1b87a9ab9ef">00555</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a429bb096a16972af57b8e1b87a9ab9ef">DMA_CH_TRIGSRC_TCC0_OVF_gc</a> = (0x40&lt;&lt;0),  <span class="comment">/* Timer/Counter C0 Overflow */</span>
<a name="l00556"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3ad41948dd639c29b0c4e6f0cf1be90bb9">00556</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3ad41948dd639c29b0c4e6f0cf1be90bb9">DMA_CH_TRIGSRC_TCC0_ERR_gc</a> = (0x41&lt;&lt;0),  <span class="comment">/* Timer/Counter C0 Error */</span>
<a name="l00557"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a266bd2fe6e95ab19eccb9b2399fc1e17">00557</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a266bd2fe6e95ab19eccb9b2399fc1e17">DMA_CH_TRIGSRC_TCC0_CCA_gc</a> = (0x42&lt;&lt;0),  <span class="comment">/* Timer/Counter C0 Compare or Capture A */</span>
<a name="l00558"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3ad9213fa6c8458c51e1a705b68dce4d81">00558</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3ad9213fa6c8458c51e1a705b68dce4d81">DMA_CH_TRIGSRC_TCC0_CCB_gc</a> = (0x43&lt;&lt;0),  <span class="comment">/* Timer/Counter C0 Compare or Capture B */</span>
<a name="l00559"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a734ebfd7082090fdfa214dbf2daf2c31">00559</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a734ebfd7082090fdfa214dbf2daf2c31">DMA_CH_TRIGSRC_TCC0_CCC_gc</a> = (0x44&lt;&lt;0),  <span class="comment">/* Timer/Counter C0 Compare or Capture C */</span>
<a name="l00560"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a350fb0b38c9f751520c5fe72cec6eb6c">00560</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a350fb0b38c9f751520c5fe72cec6eb6c">DMA_CH_TRIGSRC_TCC0_CCD_gc</a> = (0x45&lt;&lt;0),  <span class="comment">/* Timer/Counter C0 Compare or Capture D */</span>
<a name="l00561"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a1eb401e5d3f90b6b41888c9c141d6858">00561</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a1eb401e5d3f90b6b41888c9c141d6858">DMA_CH_TRIGSRC_TCC1_OVF_gc</a> = (0x46&lt;&lt;0),  <span class="comment">/* Timer/Counter C1 Overflow */</span>
<a name="l00562"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a8cc8420c2dc845430bda37cb4b6d67f5">00562</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a8cc8420c2dc845430bda37cb4b6d67f5">DMA_CH_TRIGSRC_TCC1_ERR_gc</a> = (0x47&lt;&lt;0),  <span class="comment">/* Timer/Counter C1 Error */</span>
<a name="l00563"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a1573c5b4b7c063982ac942fadf1f16d0">00563</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a1573c5b4b7c063982ac942fadf1f16d0">DMA_CH_TRIGSRC_TCC1_CCA_gc</a> = (0x48&lt;&lt;0),  <span class="comment">/* Timer/Counter C1 Compare or Capture A */</span>
<a name="l00564"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a0af9ad2e805977b71c7bdf482301f642">00564</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a0af9ad2e805977b71c7bdf482301f642">DMA_CH_TRIGSRC_TCC1_CCB_gc</a> = (0x49&lt;&lt;0),  <span class="comment">/* Timer/Counter C1 Compare or Capture B */</span>
<a name="l00565"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a42294995ec94cf0a4a0259cd0d610c71">00565</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a42294995ec94cf0a4a0259cd0d610c71">DMA_CH_TRIGSRC_SPIC_gc</a> = (0x4A&lt;&lt;0),  <span class="comment">/* SPI C Transfer Complete */</span>
<a name="l00566"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3ae4a7d38703a8728c34e995ccab5c4a45">00566</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3ae4a7d38703a8728c34e995ccab5c4a45">DMA_CH_TRIGSRC_USARTC0_RXC_gc</a> = (0x4B&lt;&lt;0),  <span class="comment">/* USART C0 Receive Complete */</span>
<a name="l00567"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3af1ca9004bdd5becc3a94e444dd667333">00567</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3af1ca9004bdd5becc3a94e444dd667333">DMA_CH_TRIGSRC_USARTC0_DRE_gc</a> = (0x4C&lt;&lt;0),  <span class="comment">/* USART C0 Data Register Empty */</span>
<a name="l00568"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a62e39f9d484902777546efa6a3810c4b">00568</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a62e39f9d484902777546efa6a3810c4b">DMA_CH_TRIGSRC_USARTC1_RXC_gc</a> = (0x4E&lt;&lt;0),  <span class="comment">/* USART C1 Receive Complete */</span>
<a name="l00569"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a6d3bef690ce40a31e5c3079db65c3932">00569</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a6d3bef690ce40a31e5c3079db65c3932">DMA_CH_TRIGSRC_USARTC1_DRE_gc</a> = (0x4F&lt;&lt;0),  <span class="comment">/* USART C1 Data Register Empty */</span>
<a name="l00570"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a9d9032082871c0229bebc7f0119e1696">00570</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a9d9032082871c0229bebc7f0119e1696">DMA_CH_TRIGSRC_TCD0_OVF_gc</a> = (0x60&lt;&lt;0),  <span class="comment">/* Timer/Counter D0 Overflow */</span>
<a name="l00571"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a48e5fa484dd50049b7024415c3cc1286">00571</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a48e5fa484dd50049b7024415c3cc1286">DMA_CH_TRIGSRC_TCD0_ERR_gc</a> = (0x61&lt;&lt;0),  <span class="comment">/* Timer/Counter D0 Error */</span>
<a name="l00572"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3aa5680a71fc254527af33762f6b65c152">00572</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3aa5680a71fc254527af33762f6b65c152">DMA_CH_TRIGSRC_TCD0_CCA_gc</a> = (0x62&lt;&lt;0),  <span class="comment">/* Timer/Counter D0 Compare or Capture A */</span>
<a name="l00573"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3aa8f90d241ff776ff5c36b03d7f060cab">00573</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3aa8f90d241ff776ff5c36b03d7f060cab">DMA_CH_TRIGSRC_TCD0_CCB_gc</a> = (0x63&lt;&lt;0),  <span class="comment">/* Timer/Counter D0 Compare or Capture B */</span>
<a name="l00574"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a927e748ff3ffcc5c1e8e38cae272d3f6">00574</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a927e748ff3ffcc5c1e8e38cae272d3f6">DMA_CH_TRIGSRC_TCD0_CCC_gc</a> = (0x64&lt;&lt;0),  <span class="comment">/* Timer/Counter D0 Compare or Capture C */</span>
<a name="l00575"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3af4f435362c2246b7a2ecd5eb9c72c9eb">00575</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3af4f435362c2246b7a2ecd5eb9c72c9eb">DMA_CH_TRIGSRC_TCD0_CCD_gc</a> = (0x65&lt;&lt;0),  <span class="comment">/* Timer/Counter D0 Compare or Capture D */</span>
<a name="l00576"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3ad74bbd46e5bbdd4085707de4ee665046">00576</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3ad74bbd46e5bbdd4085707de4ee665046">DMA_CH_TRIGSRC_TCD1_OVF_gc</a> = (0x66&lt;&lt;0),  <span class="comment">/* Timer/Counter D1 Overflow */</span>
<a name="l00577"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a07600a7b1cfc63be24968177aabf296b">00577</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a07600a7b1cfc63be24968177aabf296b">DMA_CH_TRIGSRC_TCD1_ERR_gc</a> = (0x67&lt;&lt;0),  <span class="comment">/* Timer/Counter D1 Error */</span>
<a name="l00578"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3ae62357143beeb51079655300beed3f8a">00578</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3ae62357143beeb51079655300beed3f8a">DMA_CH_TRIGSRC_TCD1_CCA_gc</a> = (0x68&lt;&lt;0),  <span class="comment">/* Timer/Counter D1 Compare or Capture A */</span>
<a name="l00579"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a2affeb159097c6e8e3ff34ce139ff665">00579</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a2affeb159097c6e8e3ff34ce139ff665">DMA_CH_TRIGSRC_TCD1_CCB_gc</a> = (0x69&lt;&lt;0),  <span class="comment">/* Timer/Counter D1 Compare or Capture B */</span>
<a name="l00580"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a2fb645893dc495964d37a22903a70796">00580</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a2fb645893dc495964d37a22903a70796">DMA_CH_TRIGSRC_SPID_gc</a> = (0x6A&lt;&lt;0),  <span class="comment">/* SPI D Transfer Complete */</span>
<a name="l00581"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a2f6aa0e6d537e8450594fbc7b2e9ca26">00581</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a2f6aa0e6d537e8450594fbc7b2e9ca26">DMA_CH_TRIGSRC_USARTD0_RXC_gc</a> = (0x6B&lt;&lt;0),  <span class="comment">/* USART D0 Receive Complete */</span>
<a name="l00582"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a79d9b81a007279bbcec2fec5270464f5">00582</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a79d9b81a007279bbcec2fec5270464f5">DMA_CH_TRIGSRC_USARTD0_DRE_gc</a> = (0x6C&lt;&lt;0),  <span class="comment">/* USART D0 Data Register Empty */</span>
<a name="l00583"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a146c9cb313f9a75baff059c9fa294242">00583</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a146c9cb313f9a75baff059c9fa294242">DMA_CH_TRIGSRC_USARTD1_RXC_gc</a> = (0x6E&lt;&lt;0),  <span class="comment">/* USART D1 Receive Complete */</span>
<a name="l00584"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a021c3908b05fbe84a98916493d8b5d8d">00584</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a021c3908b05fbe84a98916493d8b5d8d">DMA_CH_TRIGSRC_USARTD1_DRE_gc</a> = (0x6F&lt;&lt;0),  <span class="comment">/* USART D1 Data Register Empty */</span>
<a name="l00585"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a5a2c15c4d55ba6c81bd9d150a2ae9b55">00585</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a5a2c15c4d55ba6c81bd9d150a2ae9b55">DMA_CH_TRIGSRC_TCE0_OVF_gc</a> = (0x80&lt;&lt;0),  <span class="comment">/* Timer/Counter E0 Overflow */</span>
<a name="l00586"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a43e7f7441c64c6d426e555552cfd9bb0">00586</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a43e7f7441c64c6d426e555552cfd9bb0">DMA_CH_TRIGSRC_TCE0_ERR_gc</a> = (0x81&lt;&lt;0),  <span class="comment">/* Timer/Counter E0 Error */</span>
<a name="l00587"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a6e0b7f2aaad6ee59848cb03f34655397">00587</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a6e0b7f2aaad6ee59848cb03f34655397">DMA_CH_TRIGSRC_TCE0_CCA_gc</a> = (0x82&lt;&lt;0),  <span class="comment">/* Timer/Counter E0 Compare or Capture A */</span>
<a name="l00588"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a9a68c240b603b787aa441d0e192509ca">00588</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a9a68c240b603b787aa441d0e192509ca">DMA_CH_TRIGSRC_TCE0_CCB_gc</a> = (0x83&lt;&lt;0),  <span class="comment">/* Timer/Counter E0 Compare or Capture B */</span>
<a name="l00589"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3ac5514657e3be9d2f55a344faf569b1c6">00589</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3ac5514657e3be9d2f55a344faf569b1c6">DMA_CH_TRIGSRC_TCE0_CCC_gc</a> = (0x84&lt;&lt;0),  <span class="comment">/* Timer/Counter E0 Compare or Capture C */</span>
<a name="l00590"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a20b9e438e3c4d1be3af043b4e0227718">00590</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a20b9e438e3c4d1be3af043b4e0227718">DMA_CH_TRIGSRC_TCE0_CCD_gc</a> = (0x85&lt;&lt;0),  <span class="comment">/* Timer/Counter E0 Compare or Capture D */</span>
<a name="l00591"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a7a683273f68692122467764e53259b73">00591</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a7a683273f68692122467764e53259b73">DMA_CH_TRIGSRC_TCE1_OVF_gc</a> = (0x86&lt;&lt;0),  <span class="comment">/* Timer/Counter E1 Overflow */</span>
<a name="l00592"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a641bf2a58128d63f3a1effb14ee9696c">00592</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a641bf2a58128d63f3a1effb14ee9696c">DMA_CH_TRIGSRC_TCE1_ERR_gc</a> = (0x87&lt;&lt;0),  <span class="comment">/* Timer/Counter E1 Error */</span>
<a name="l00593"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a2a209ed46eb2fb8c0c67543968d34797">00593</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a2a209ed46eb2fb8c0c67543968d34797">DMA_CH_TRIGSRC_TCE1_CCA_gc</a> = (0x88&lt;&lt;0),  <span class="comment">/* Timer/Counter E1 Compare or Capture A */</span>
<a name="l00594"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3aa66d4cb0bb28a9169d3a49458e3c27bc">00594</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3aa66d4cb0bb28a9169d3a49458e3c27bc">DMA_CH_TRIGSRC_TCE1_CCB_gc</a> = (0x89&lt;&lt;0),  <span class="comment">/* Timer/Counter E1 Compare or Capture B */</span>
<a name="l00595"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a79f34b685f3f4d83392803b62e7d0620">00595</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a79f34b685f3f4d83392803b62e7d0620">DMA_CH_TRIGSRC_SPIE_gc</a> = (0x8A&lt;&lt;0),  <span class="comment">/* SPI E Transfer Complete */</span>
<a name="l00596"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a15e0e4ea60834d027407c851caf5a0cd">00596</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a15e0e4ea60834d027407c851caf5a0cd">DMA_CH_TRIGSRC_USARTE0_RXC_gc</a> = (0x8B&lt;&lt;0),  <span class="comment">/* USART E0 Receive Complete */</span>
<a name="l00597"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a5e491a4e79c6f05f6865c9083fba015a">00597</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a5e491a4e79c6f05f6865c9083fba015a">DMA_CH_TRIGSRC_USARTE0_DRE_gc</a> = (0x8C&lt;&lt;0),  <span class="comment">/* USART E0 Data Register Empty */</span>
<a name="l00598"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3ae40f360b1bc9d6f68bf461fe1b911a1e">00598</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3ae40f360b1bc9d6f68bf461fe1b911a1e">DMA_CH_TRIGSRC_USARTE1_RXC_gc</a> = (0x8E&lt;&lt;0),  <span class="comment">/* USART E1 Receive Complete */</span>
<a name="l00599"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3ac926b941e8f6f08c3f9f5cec29af8ab0">00599</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3ac926b941e8f6f08c3f9f5cec29af8ab0">DMA_CH_TRIGSRC_USARTE1_DRE_gc</a> = (0x8F&lt;&lt;0),  <span class="comment">/* USART E1 Data Register Empty */</span>
<a name="l00600"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a6d65ff55ae8f53087aa5ff981b2f2891">00600</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a6d65ff55ae8f53087aa5ff981b2f2891">DMA_CH_TRIGSRC_TCF0_OVF_gc</a> = (0xA0&lt;&lt;0),  <span class="comment">/* Timer/Counter F0 Overflow */</span>
<a name="l00601"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3aaf81db309d8d2767db744ac635624861">00601</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3aaf81db309d8d2767db744ac635624861">DMA_CH_TRIGSRC_TCF0_ERR_gc</a> = (0xA1&lt;&lt;0),  <span class="comment">/* Timer/Counter F0 Error */</span>
<a name="l00602"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a1c4b540c3f02d8cad49b55f3a8193760">00602</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a1c4b540c3f02d8cad49b55f3a8193760">DMA_CH_TRIGSRC_TCF0_CCA_gc</a> = (0xA2&lt;&lt;0),  <span class="comment">/* Timer/Counter F0 Compare or Capture A */</span>
<a name="l00603"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a9fa4be79145972f5259bdeea99c05528">00603</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a9fa4be79145972f5259bdeea99c05528">DMA_CH_TRIGSRC_TCF0_CCB_gc</a> = (0xA3&lt;&lt;0),  <span class="comment">/* Timer/Counter F0 Compare or Capture B */</span>
<a name="l00604"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a05bcf51c77536a1545eb828769112546">00604</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a05bcf51c77536a1545eb828769112546">DMA_CH_TRIGSRC_TCF0_CCC_gc</a> = (0xA4&lt;&lt;0),  <span class="comment">/* Timer/Counter F0 Compare or Capture C */</span>
<a name="l00605"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a490e89dc6e5de0416d85758790ec2b95">00605</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a490e89dc6e5de0416d85758790ec2b95">DMA_CH_TRIGSRC_TCF0_CCD_gc</a> = (0xA5&lt;&lt;0),  <span class="comment">/* Timer/Counter F0 Compare or Capture D */</span>
<a name="l00606"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a1031810b6b078684dc03dd72960cc214">00606</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a1031810b6b078684dc03dd72960cc214">DMA_CH_TRIGSRC_TCF1_OVF_gc</a> = (0xA6&lt;&lt;0),  <span class="comment">/* Timer/Counter F1 Overflow */</span>
<a name="l00607"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a2890e7347365c87e19845eed4933d14c">00607</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a2890e7347365c87e19845eed4933d14c">DMA_CH_TRIGSRC_TCF1_ERR_gc</a> = (0xA7&lt;&lt;0),  <span class="comment">/* Timer/Counter F1 Error */</span>
<a name="l00608"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a1522fad1420ce778da89e618e9158792">00608</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a1522fad1420ce778da89e618e9158792">DMA_CH_TRIGSRC_TCF1_CCA_gc</a> = (0xA8&lt;&lt;0),  <span class="comment">/* Timer/Counter F1 Compare or Capture A */</span>
<a name="l00609"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a6965b5e2ad87f8ef0cf39cd077fa2d5a">00609</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a6965b5e2ad87f8ef0cf39cd077fa2d5a">DMA_CH_TRIGSRC_TCF1_CCB_gc</a> = (0xA9&lt;&lt;0),  <span class="comment">/* Timer/Counter F1 Compare or Capture B */</span>
<a name="l00610"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3af16eb4cd02d28e0d397e31f9133d1b68">00610</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3af16eb4cd02d28e0d397e31f9133d1b68">DMA_CH_TRIGSRC_SPIF_gc</a> = (0xAA&lt;&lt;0),  <span class="comment">/* SPI F Transfer Complete */</span>
<a name="l00611"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a42df866b6aef9dacfab160d7c6e16736">00611</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a42df866b6aef9dacfab160d7c6e16736">DMA_CH_TRIGSRC_USARTF0_RXC_gc</a> = (0xAB&lt;&lt;0),  <span class="comment">/* USART F0 Receive Complete */</span>
<a name="l00612"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3afbb5b9c91f92e9db17ad5b1eff0f3a15">00612</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3afbb5b9c91f92e9db17ad5b1eff0f3a15">DMA_CH_TRIGSRC_USARTF0_DRE_gc</a> = (0xAC&lt;&lt;0),  <span class="comment">/* USART F0 Data Register Empty */</span>
<a name="l00613"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a42e14a85e92c20ee4b2f30d4aff185bf">00613</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a42e14a85e92c20ee4b2f30d4aff185bf">DMA_CH_TRIGSRC_USARTF1_RXC_gc</a> = (0xAE&lt;&lt;0),  <span class="comment">/* USART F1 Receive Complete */</span>
<a name="l00614"></a><a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a5c6a8306fb6b6af81051ee8d9eb7741f">00614</a>     <a class="code" href="iox128a1_8h.html#ac7510a25807be6fdce6f87d295eb98f3a5c6a8306fb6b6af81051ee8d9eb7741f">DMA_CH_TRIGSRC_USARTF1_DRE_gc</a> = (0xAF&lt;&lt;0),  <span class="comment">/* USART F1 Data Register Empty */</span>
<a name="l00615"></a>00615 } <a class="code" href="iox128a1_8h.html#aac51c395ca565d97aae816749adc9547">DMA_CH_TRIGSRC_t</a>;
<a name="l00616"></a>00616 
<a name="l00617"></a>00617 <span class="comment">/* Double buffering mode */</span>
<a name="l00618"></a><a class="code" href="iox128a1_8h.html#a93137d91fcfa86e6d8db8881556daee3">00618</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a93137d91fcfa86e6d8db8881556daee3">DMA_DBUFMODE_enum</a>
<a name="l00619"></a>00619 {
<a name="l00620"></a><a class="code" href="iox128a1_8h.html#a93137d91fcfa86e6d8db8881556daee3abcd6de0c6274ab70f4ae57be54648832">00620</a>     <a class="code" href="iox128a1_8h.html#a93137d91fcfa86e6d8db8881556daee3abcd6de0c6274ab70f4ae57be54648832">DMA_DBUFMODE_DISABLED_gc</a> = (0x00&lt;&lt;2),  <span class="comment">/* Double buffering disabled */</span>
<a name="l00621"></a><a class="code" href="iox128a1_8h.html#a93137d91fcfa86e6d8db8881556daee3ada9b57475c645cc778e1fd0fbb96a800">00621</a>     <a class="code" href="iox128a1_8h.html#a93137d91fcfa86e6d8db8881556daee3ada9b57475c645cc778e1fd0fbb96a800">DMA_DBUFMODE_CH01_gc</a> = (0x01&lt;&lt;2),  <span class="comment">/* Double buffering enabled on channel 0/1 */</span>
<a name="l00622"></a><a class="code" href="iox128a1_8h.html#a93137d91fcfa86e6d8db8881556daee3a01367a8c9a781d485125bd4c62f118da">00622</a>     <a class="code" href="iox128a1_8h.html#a93137d91fcfa86e6d8db8881556daee3a01367a8c9a781d485125bd4c62f118da">DMA_DBUFMODE_CH23_gc</a> = (0x02&lt;&lt;2),  <span class="comment">/* Double buffering enabled on channel 2/3 */</span>
<a name="l00623"></a><a class="code" href="iox128a1_8h.html#a93137d91fcfa86e6d8db8881556daee3a79f490368c301fbfae5d88beda4eb6c4">00623</a>     <a class="code" href="iox128a1_8h.html#a93137d91fcfa86e6d8db8881556daee3a79f490368c301fbfae5d88beda4eb6c4">DMA_DBUFMODE_CH01CH23_gc</a> = (0x03&lt;&lt;2),  <span class="comment">/* Double buffering enabled on ch. 0/1 and ch. 2/3 */</span>
<a name="l00624"></a>00624 } <a class="code" href="iox128a1_8h.html#a3f573edb8517db704c3c554a14d6ab6b">DMA_DBUFMODE_t</a>;
<a name="l00625"></a>00625 
<a name="l00626"></a>00626 <span class="comment">/* Priority mode */</span>
<a name="l00627"></a><a class="code" href="iox128a1_8h.html#ae947fdec8b37e31f916bd2a438d99363">00627</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#ae947fdec8b37e31f916bd2a438d99363">DMA_PRIMODE_enum</a>
<a name="l00628"></a>00628 {
<a name="l00629"></a><a class="code" href="iox128a1_8h.html#ae947fdec8b37e31f916bd2a438d99363a832e3e9c0cd076cbc23aeebcad62a4e4">00629</a>     <a class="code" href="iox128a1_8h.html#ae947fdec8b37e31f916bd2a438d99363a832e3e9c0cd076cbc23aeebcad62a4e4">DMA_PRIMODE_RR0123_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* Round Robin */</span>
<a name="l00630"></a><a class="code" href="iox128a1_8h.html#ae947fdec8b37e31f916bd2a438d99363ab4c64e9cc7ec87c56a5bfcd37c8d4f24">00630</a>     <a class="code" href="iox128a1_8h.html#ae947fdec8b37e31f916bd2a438d99363ab4c64e9cc7ec87c56a5bfcd37c8d4f24">DMA_PRIMODE_CH0RR123_gc</a> = (0x01&lt;&lt;0),  <span class="comment">/* Channel 0 &gt; Round Robin on channel 1/2/3 */</span>
<a name="l00631"></a><a class="code" href="iox128a1_8h.html#ae947fdec8b37e31f916bd2a438d99363aca632576f9193cfb65b06e87fda0e9f5">00631</a>     <a class="code" href="iox128a1_8h.html#ae947fdec8b37e31f916bd2a438d99363aca632576f9193cfb65b06e87fda0e9f5">DMA_PRIMODE_CH01RR23_gc</a> = (0x02&lt;&lt;0),  <span class="comment">/* Channel 0 &gt; channel 1 &gt; Round Robin on channel 2/3 */</span>
<a name="l00632"></a><a class="code" href="iox128a1_8h.html#ae947fdec8b37e31f916bd2a438d99363adb9ee9ec1915f385f2f7f233b0014473">00632</a>     <a class="code" href="iox128a1_8h.html#ae947fdec8b37e31f916bd2a438d99363adb9ee9ec1915f385f2f7f233b0014473">DMA_PRIMODE_CH0123_gc</a> = (0x03&lt;&lt;0),  <span class="comment">/* Channel 0 &gt; channel 1 &gt; channel 2 &gt; channel 3 */</span>
<a name="l00633"></a>00633 } <a class="code" href="iox128a1_8h.html#a542cb19b31818f72482bb8d99cfe06d6">DMA_PRIMODE_t</a>;
<a name="l00634"></a>00634 
<a name="l00635"></a>00635 <span class="comment">/* Interrupt level */</span>
<a name="l00636"></a><a class="code" href="iox128a1_8h.html#a50e03a3ee820a629be5079bc03b10e36">00636</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a50e03a3ee820a629be5079bc03b10e36">DMA_CH_ERRINTLVL_enum</a>
<a name="l00637"></a>00637 {
<a name="l00638"></a><a class="code" href="iox128a1_8h.html#a50e03a3ee820a629be5079bc03b10e36a533a2c7d0be366b108af8e3894c0eb3a">00638</a>     <a class="code" href="iox128a1_8h.html#a50e03a3ee820a629be5079bc03b10e36a533a2c7d0be366b108af8e3894c0eb3a">DMA_CH_ERRINTLVL_OFF_gc</a> = (0x00&lt;&lt;2),  <span class="comment">/* Interrupt disabled */</span>
<a name="l00639"></a><a class="code" href="iox128a1_8h.html#a50e03a3ee820a629be5079bc03b10e36ae992d277191d35d1005550cb5f637b89">00639</a>     <a class="code" href="iox128a1_8h.html#a50e03a3ee820a629be5079bc03b10e36ae992d277191d35d1005550cb5f637b89">DMA_CH_ERRINTLVL_LO_gc</a> = (0x01&lt;&lt;2),  <span class="comment">/* Low level */</span>
<a name="l00640"></a><a class="code" href="iox128a1_8h.html#a50e03a3ee820a629be5079bc03b10e36af1ead00a15f91d42678cf0c37fbf2c70">00640</a>     <a class="code" href="iox128a1_8h.html#a50e03a3ee820a629be5079bc03b10e36af1ead00a15f91d42678cf0c37fbf2c70">DMA_CH_ERRINTLVL_MED_gc</a> = (0x02&lt;&lt;2),  <span class="comment">/* Medium level */</span>
<a name="l00641"></a><a class="code" href="iox128a1_8h.html#a50e03a3ee820a629be5079bc03b10e36aee611ee3039b334a04f1da476dce44a0">00641</a>     <a class="code" href="iox128a1_8h.html#a50e03a3ee820a629be5079bc03b10e36aee611ee3039b334a04f1da476dce44a0">DMA_CH_ERRINTLVL_HI_gc</a> = (0x03&lt;&lt;2),  <span class="comment">/* High level */</span>
<a name="l00642"></a>00642 } <a class="code" href="iox128a1_8h.html#a298368c2ce472c944574b81efe266732">DMA_CH_ERRINTLVL_t</a>;
<a name="l00643"></a>00643 
<a name="l00644"></a>00644 <span class="comment">/* Interrupt level */</span>
<a name="l00645"></a><a class="code" href="iox128a1_8h.html#a74db3ea32395e0e36f74234d22b6c6b5">00645</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a74db3ea32395e0e36f74234d22b6c6b5">DMA_CH_TRNINTLVL_enum</a>
<a name="l00646"></a>00646 {
<a name="l00647"></a><a class="code" href="iox128a1_8h.html#a74db3ea32395e0e36f74234d22b6c6b5a91d3cabc0b4cb3cd07ec421f231e7f17">00647</a>     <a class="code" href="iox128a1_8h.html#a74db3ea32395e0e36f74234d22b6c6b5a91d3cabc0b4cb3cd07ec421f231e7f17">DMA_CH_TRNINTLVL_OFF_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* Interrupt disabled */</span>
<a name="l00648"></a><a class="code" href="iox128a1_8h.html#a74db3ea32395e0e36f74234d22b6c6b5a12a11c20cf1e9e9cef751a8607680cf0">00648</a>     <a class="code" href="iox128a1_8h.html#a74db3ea32395e0e36f74234d22b6c6b5a12a11c20cf1e9e9cef751a8607680cf0">DMA_CH_TRNINTLVL_LO_gc</a> = (0x01&lt;&lt;0),  <span class="comment">/* Low level */</span>
<a name="l00649"></a><a class="code" href="iox128a1_8h.html#a74db3ea32395e0e36f74234d22b6c6b5a9d0b638e76cd6bf9557ee76e9c4bf220">00649</a>     <a class="code" href="iox128a1_8h.html#a74db3ea32395e0e36f74234d22b6c6b5a9d0b638e76cd6bf9557ee76e9c4bf220">DMA_CH_TRNINTLVL_MED_gc</a> = (0x02&lt;&lt;0),  <span class="comment">/* Medium level */</span>
<a name="l00650"></a><a class="code" href="iox128a1_8h.html#a74db3ea32395e0e36f74234d22b6c6b5aed63a3ed79f322a9ec82c0b9fced3292">00650</a>     <a class="code" href="iox128a1_8h.html#a74db3ea32395e0e36f74234d22b6c6b5aed63a3ed79f322a9ec82c0b9fced3292">DMA_CH_TRNINTLVL_HI_gc</a> = (0x03&lt;&lt;0),  <span class="comment">/* High level */</span>
<a name="l00651"></a>00651 } <a class="code" href="iox128a1_8h.html#a98aded5d3c0bb1938d3671d25b5d3f4f">DMA_CH_TRNINTLVL_t</a>;
<a name="l00652"></a>00652 
<a name="l00653"></a>00653 
<a name="l00654"></a>00654 <span class="comment">/*</span>
<a name="l00655"></a>00655 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l00656"></a>00656 <span class="comment">EVSYS - Event System</span>
<a name="l00657"></a>00657 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l00658"></a>00658 <span class="comment">*/</span>
<a name="l00659"></a>00659 
<a name="l00660"></a>00660 <span class="comment">/* Event System */</span>
<a name="l00661"></a><a class="code" href="struct_e_v_s_y_s__struct.html">00661</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_e_v_s_y_s__struct.html">EVSYS_struct</a>
<a name="l00662"></a>00662 {
<a name="l00663"></a><a class="code" href="struct_e_v_s_y_s__struct.html#a6e32eebe659f4ccfdb2691cac4d035db">00663</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_e_v_s_y_s__struct.html#a6e32eebe659f4ccfdb2691cac4d035db">CH0MUX</a>;  <span class="comment">/* Event Channel 0 Multiplexer */</span>
<a name="l00664"></a><a class="code" href="struct_e_v_s_y_s__struct.html#a839d5a508a07c077506b9ec5571542b1">00664</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_e_v_s_y_s__struct.html#a839d5a508a07c077506b9ec5571542b1">CH1MUX</a>;  <span class="comment">/* Event Channel 1 Multiplexer */</span>
<a name="l00665"></a><a class="code" href="struct_e_v_s_y_s__struct.html#a21be25ecf59502d103b0db7485425020">00665</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_e_v_s_y_s__struct.html#a21be25ecf59502d103b0db7485425020">CH2MUX</a>;  <span class="comment">/* Event Channel 2 Multiplexer */</span>
<a name="l00666"></a><a class="code" href="struct_e_v_s_y_s__struct.html#ab7220aa439f0fe0b4a3e57fd2d0d8c52">00666</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_e_v_s_y_s__struct.html#ab7220aa439f0fe0b4a3e57fd2d0d8c52">CH3MUX</a>;  <span class="comment">/* Event Channel 3 Multiplexer */</span>
<a name="l00667"></a><a class="code" href="struct_e_v_s_y_s__struct.html#ae82c118d87c46ad16666e966adbe840c">00667</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_e_v_s_y_s__struct.html#ae82c118d87c46ad16666e966adbe840c">CH4MUX</a>;  <span class="comment">/* Event Channel 4 Multiplexer */</span>
<a name="l00668"></a><a class="code" href="struct_e_v_s_y_s__struct.html#a9dff4895d04141740c4001f3d53713f7">00668</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_e_v_s_y_s__struct.html#a9dff4895d04141740c4001f3d53713f7">CH5MUX</a>;  <span class="comment">/* Event Channel 5 Multiplexer */</span>
<a name="l00669"></a><a class="code" href="struct_e_v_s_y_s__struct.html#a612bf2914796036a52ef64f3d6d7e355">00669</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_e_v_s_y_s__struct.html#a612bf2914796036a52ef64f3d6d7e355">CH6MUX</a>;  <span class="comment">/* Event Channel 6 Multiplexer */</span>
<a name="l00670"></a><a class="code" href="struct_e_v_s_y_s__struct.html#ab4be597a375669e49b5c71dad4bacdb4">00670</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_e_v_s_y_s__struct.html#ab4be597a375669e49b5c71dad4bacdb4">CH7MUX</a>;  <span class="comment">/* Event Channel 7 Multiplexer */</span>
<a name="l00671"></a><a class="code" href="struct_e_v_s_y_s__struct.html#a039473dcd1af123093bfcbfc988500fa">00671</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_e_v_s_y_s__struct.html#a039473dcd1af123093bfcbfc988500fa">CH0CTRL</a>;  <span class="comment">/* Channel 0 Control Register */</span>
<a name="l00672"></a><a class="code" href="struct_e_v_s_y_s__struct.html#acfcd6e3239d534f4985e6af989bc0d5d">00672</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_e_v_s_y_s__struct.html#acfcd6e3239d534f4985e6af989bc0d5d">CH1CTRL</a>;  <span class="comment">/* Channel 1 Control Register */</span>
<a name="l00673"></a><a class="code" href="struct_e_v_s_y_s__struct.html#aad6770f876114bdb60e39d09122d8f41">00673</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_e_v_s_y_s__struct.html#aad6770f876114bdb60e39d09122d8f41">CH2CTRL</a>;  <span class="comment">/* Channel 2 Control Register */</span>
<a name="l00674"></a><a class="code" href="struct_e_v_s_y_s__struct.html#aae789410f9b12cf7844e0a1b442beab0">00674</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_e_v_s_y_s__struct.html#aae789410f9b12cf7844e0a1b442beab0">CH3CTRL</a>;  <span class="comment">/* Channel 3 Control Register */</span>
<a name="l00675"></a><a class="code" href="struct_e_v_s_y_s__struct.html#ae881854c0a786675cfcd6aa6e6d56e0e">00675</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_e_v_s_y_s__struct.html#ae881854c0a786675cfcd6aa6e6d56e0e">CH4CTRL</a>;  <span class="comment">/* Channel 4 Control Register */</span>
<a name="l00676"></a><a class="code" href="struct_e_v_s_y_s__struct.html#ad7abd68348b4b10154d6b6d97de51585">00676</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_e_v_s_y_s__struct.html#ad7abd68348b4b10154d6b6d97de51585">CH5CTRL</a>;  <span class="comment">/* Channel 5 Control Register */</span>
<a name="l00677"></a><a class="code" href="struct_e_v_s_y_s__struct.html#aaea8df35742da65d23132be33444a0cd">00677</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_e_v_s_y_s__struct.html#aaea8df35742da65d23132be33444a0cd">CH6CTRL</a>;  <span class="comment">/* Channel 6 Control Register */</span>
<a name="l00678"></a><a class="code" href="struct_e_v_s_y_s__struct.html#ab048af0804385494b234cadff67a7688">00678</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_e_v_s_y_s__struct.html#ab048af0804385494b234cadff67a7688">CH7CTRL</a>;  <span class="comment">/* Channel 7 Control Register */</span>
<a name="l00679"></a><a class="code" href="struct_e_v_s_y_s__struct.html#abc3e19950a6bf0ba4bc3a6b53bd1e517">00679</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_e_v_s_y_s__struct.html#abc3e19950a6bf0ba4bc3a6b53bd1e517">STROBE</a>;  <span class="comment">/* Event Strobe */</span>
<a name="l00680"></a><a class="code" href="struct_e_v_s_y_s__struct.html#a2dd9ba824719e8959c62b86dcdc6cc8e">00680</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_e_v_s_y_s__struct.html#a2dd9ba824719e8959c62b86dcdc6cc8e">DATA</a>;  <span class="comment">/* Event Data */</span>
<a name="l00681"></a>00681 } <a class="code" href="iox128a1_8h.html#a9f43be736f63854bca62b151ca6a4eb2">EVSYS_t</a>;
<a name="l00682"></a>00682 
<a name="l00683"></a>00683 <span class="comment">/* Quadrature Decoder Index Recognition Mode */</span>
<a name="l00684"></a><a class="code" href="iox128a1_8h.html#accaf145afc28a5ba49e69b4cd514f869">00684</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#accaf145afc28a5ba49e69b4cd514f869">EVSYS_QDIRM_enum</a>
<a name="l00685"></a>00685 {
<a name="l00686"></a><a class="code" href="iox128a1_8h.html#accaf145afc28a5ba49e69b4cd514f869a43afeac980680daa73e6b0f043249699">00686</a>     <a class="code" href="iox128a1_8h.html#accaf145afc28a5ba49e69b4cd514f869a43afeac980680daa73e6b0f043249699">EVSYS_QDIRM_00_gc</a> = (0x00&lt;&lt;5),  <span class="comment">/* QDPH0 = 0, QDPH90 = 0 */</span>
<a name="l00687"></a><a class="code" href="iox128a1_8h.html#accaf145afc28a5ba49e69b4cd514f869aff5f4379c4c9457fc95b2dfc42cbcf47">00687</a>     <a class="code" href="iox128a1_8h.html#accaf145afc28a5ba49e69b4cd514f869aff5f4379c4c9457fc95b2dfc42cbcf47">EVSYS_QDIRM_01_gc</a> = (0x01&lt;&lt;5),  <span class="comment">/* QDPH0 = 0, QDPH90 = 1 */</span>
<a name="l00688"></a><a class="code" href="iox128a1_8h.html#accaf145afc28a5ba49e69b4cd514f869aa841999cee1ed9fe2fb59891e596d7c1">00688</a>     <a class="code" href="iox128a1_8h.html#accaf145afc28a5ba49e69b4cd514f869aa841999cee1ed9fe2fb59891e596d7c1">EVSYS_QDIRM_10_gc</a> = (0x02&lt;&lt;5),  <span class="comment">/* QDPH0 = 1, QDPH90 = 0 */</span>
<a name="l00689"></a><a class="code" href="iox128a1_8h.html#accaf145afc28a5ba49e69b4cd514f869a7a649f7b5dfc9f202c42fb22ada45093">00689</a>     <a class="code" href="iox128a1_8h.html#accaf145afc28a5ba49e69b4cd514f869a7a649f7b5dfc9f202c42fb22ada45093">EVSYS_QDIRM_11_gc</a> = (0x03&lt;&lt;5),  <span class="comment">/* QDPH0 = 1, QDPH90 = 1 */</span>
<a name="l00690"></a>00690 } <a class="code" href="iox128a1_8h.html#a4cfc797e8e2c93c55602d5d6155052f8">EVSYS_QDIRM_t</a>;
<a name="l00691"></a>00691 
<a name="l00692"></a>00692 <span class="comment">/* Digital filter coefficient */</span>
<a name="l00693"></a><a class="code" href="iox128a1_8h.html#a5a6884e9497966614b423863e35152fb">00693</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a5a6884e9497966614b423863e35152fb">EVSYS_DIGFILT_enum</a>
<a name="l00694"></a>00694 {
<a name="l00695"></a><a class="code" href="iox128a1_8h.html#a5a6884e9497966614b423863e35152fba2822aec9f2bde08d403b6d5c579c5dd5">00695</a>     <a class="code" href="iox128a1_8h.html#a5a6884e9497966614b423863e35152fba2822aec9f2bde08d403b6d5c579c5dd5">EVSYS_DIGFILT_1SAMPLE_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* 1 SAMPLE */</span>
<a name="l00696"></a><a class="code" href="iox128a1_8h.html#a5a6884e9497966614b423863e35152fbad104bc26db5516d027c739b8de57492b">00696</a>     <a class="code" href="iox128a1_8h.html#a5a6884e9497966614b423863e35152fbad104bc26db5516d027c739b8de57492b">EVSYS_DIGFILT_2SAMPLES_gc</a> = (0x01&lt;&lt;0),  <span class="comment">/* 2 SAMPLES */</span>
<a name="l00697"></a><a class="code" href="iox128a1_8h.html#a5a6884e9497966614b423863e35152fba002aacf3f765b6e5a17e194299328556">00697</a>     <a class="code" href="iox128a1_8h.html#a5a6884e9497966614b423863e35152fba002aacf3f765b6e5a17e194299328556">EVSYS_DIGFILT_3SAMPLES_gc</a> = (0x02&lt;&lt;0),  <span class="comment">/* 3 SAMPLES */</span>
<a name="l00698"></a><a class="code" href="iox128a1_8h.html#a5a6884e9497966614b423863e35152fba1ce774811b37ff751440db64a59ce0d1">00698</a>     <a class="code" href="iox128a1_8h.html#a5a6884e9497966614b423863e35152fba1ce774811b37ff751440db64a59ce0d1">EVSYS_DIGFILT_4SAMPLES_gc</a> = (0x03&lt;&lt;0),  <span class="comment">/* 4 SAMPLES */</span>
<a name="l00699"></a><a class="code" href="iox128a1_8h.html#a5a6884e9497966614b423863e35152fba9e45b55a2cc01e953dec28104bfe371e">00699</a>     <a class="code" href="iox128a1_8h.html#a5a6884e9497966614b423863e35152fba9e45b55a2cc01e953dec28104bfe371e">EVSYS_DIGFILT_5SAMPLES_gc</a> = (0x04&lt;&lt;0),  <span class="comment">/* 5 SAMPLES */</span>
<a name="l00700"></a><a class="code" href="iox128a1_8h.html#a5a6884e9497966614b423863e35152fba4435e5ffa0ea5deac227b4b5326e0651">00700</a>     <a class="code" href="iox128a1_8h.html#a5a6884e9497966614b423863e35152fba4435e5ffa0ea5deac227b4b5326e0651">EVSYS_DIGFILT_6SAMPLES_gc</a> = (0x05&lt;&lt;0),  <span class="comment">/* 6 SAMPLES */</span>
<a name="l00701"></a><a class="code" href="iox128a1_8h.html#a5a6884e9497966614b423863e35152fba2b8f6b6b92738c5a0c44d72f84b8d497">00701</a>     <a class="code" href="iox128a1_8h.html#a5a6884e9497966614b423863e35152fba2b8f6b6b92738c5a0c44d72f84b8d497">EVSYS_DIGFILT_7SAMPLES_gc</a> = (0x06&lt;&lt;0),  <span class="comment">/* 7 SAMPLES */</span>
<a name="l00702"></a><a class="code" href="iox128a1_8h.html#a5a6884e9497966614b423863e35152fbaa54eafdae6a757c3f48c36e83ad7b0c6">00702</a>     <a class="code" href="iox128a1_8h.html#a5a6884e9497966614b423863e35152fbaa54eafdae6a757c3f48c36e83ad7b0c6">EVSYS_DIGFILT_8SAMPLES_gc</a> = (0x07&lt;&lt;0),  <span class="comment">/* 8 SAMPLES */</span>
<a name="l00703"></a>00703 } <a class="code" href="iox128a1_8h.html#a0e69c17236fb35620d021ad00dbddeb1">EVSYS_DIGFILT_t</a>;
<a name="l00704"></a>00704 
<a name="l00705"></a>00705 <span class="comment">/* Event Channel multiplexer input selection */</span>
<a name="l00706"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703">00706</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703">EVSYS_CHMUX_enum</a>
<a name="l00707"></a>00707 {
<a name="l00708"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a4d342ae44f0bc1b482acd45669d66b80">00708</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a4d342ae44f0bc1b482acd45669d66b80">EVSYS_CHMUX_OFF_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* Off */</span>
<a name="l00709"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ae84767802f81d086389adb081a75f28d">00709</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ae84767802f81d086389adb081a75f28d">EVSYS_CHMUX_RTC_OVF_gc</a> = (0x08&lt;&lt;0),  <span class="comment">/* RTC Overflow */</span>
<a name="l00710"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703acc95a8acbc86033bf9357709cc549c4d">00710</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703acc95a8acbc86033bf9357709cc549c4d">EVSYS_CHMUX_RTC_CMP_gc</a> = (0x09&lt;&lt;0),  <span class="comment">/* RTC Compare Match */</span>
<a name="l00711"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a2c8f5a6e9370b280e3b8c96c59e1192b">00711</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a2c8f5a6e9370b280e3b8c96c59e1192b">EVSYS_CHMUX_ACA_CH0_gc</a> = (0x10&lt;&lt;0),  <span class="comment">/* Analog Comparator A Channel 0 */</span>
<a name="l00712"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ab6786f0b8c1f22d76b1587520f94cf6b">00712</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ab6786f0b8c1f22d76b1587520f94cf6b">EVSYS_CHMUX_ACA_CH1_gc</a> = (0x11&lt;&lt;0),  <span class="comment">/* Analog Comparator A Channel 1 */</span>
<a name="l00713"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a7e2a802e0c9e3f68ab44dc30c4dedaf1">00713</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a7e2a802e0c9e3f68ab44dc30c4dedaf1">EVSYS_CHMUX_ACA_WIN_gc</a> = (0x12&lt;&lt;0),  <span class="comment">/* Analog Comparator A Window */</span>
<a name="l00714"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a3eabf5ad122083c787251f8931ef57d8">00714</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a3eabf5ad122083c787251f8931ef57d8">EVSYS_CHMUX_ACB_CH0_gc</a> = (0x13&lt;&lt;0),  <span class="comment">/* Analog Comparator B Channel 0 */</span>
<a name="l00715"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a1257cc0194635a3d5a41d6e534a34a93">00715</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a1257cc0194635a3d5a41d6e534a34a93">EVSYS_CHMUX_ACB_CH1_gc</a> = (0x14&lt;&lt;0),  <span class="comment">/* Analog Comparator B Channel 1 */</span>
<a name="l00716"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703aa1f1af28034450dd5dafd23237a02d75">00716</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703aa1f1af28034450dd5dafd23237a02d75">EVSYS_CHMUX_ACB_WIN_gc</a> = (0x15&lt;&lt;0),  <span class="comment">/* Analog Comparator B Window */</span>
<a name="l00717"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a78dbfd1e9e5dd8808c1dd66fa220b1bd">00717</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a78dbfd1e9e5dd8808c1dd66fa220b1bd">EVSYS_CHMUX_ADCA_CH0_gc</a> = (0x20&lt;&lt;0),  <span class="comment">/* ADC A Channel 0 */</span>
<a name="l00718"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a47870c3f88caadf20222aa2d7c1dea98">00718</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a47870c3f88caadf20222aa2d7c1dea98">EVSYS_CHMUX_ADCA_CH1_gc</a> = (0x21&lt;&lt;0),  <span class="comment">/* ADC A Channel 1 */</span>
<a name="l00719"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ab0612f462a9f80b379e3e76e0d90d37a">00719</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ab0612f462a9f80b379e3e76e0d90d37a">EVSYS_CHMUX_ADCA_CH2_gc</a> = (0x22&lt;&lt;0),  <span class="comment">/* ADC A Channel 2 */</span>
<a name="l00720"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a4fa8d939497da8d7cedd8d2af1588986">00720</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a4fa8d939497da8d7cedd8d2af1588986">EVSYS_CHMUX_ADCA_CH3_gc</a> = (0x23&lt;&lt;0),  <span class="comment">/* ADC A Channel 3 */</span>
<a name="l00721"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ac1ad0621ea49efd7ca1926f568f69787">00721</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ac1ad0621ea49efd7ca1926f568f69787">EVSYS_CHMUX_ADCB_CH0_gc</a> = (0x24&lt;&lt;0),  <span class="comment">/* ADC B Channel 0 */</span>
<a name="l00722"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ac2af6b6155403124d49296755841253b">00722</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ac2af6b6155403124d49296755841253b">EVSYS_CHMUX_ADCB_CH1_gc</a> = (0x25&lt;&lt;0),  <span class="comment">/* ADC B Channel 1 */</span>
<a name="l00723"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a42d4e18a3c3ad947fd9dd664200695ca">00723</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a42d4e18a3c3ad947fd9dd664200695ca">EVSYS_CHMUX_ADCB_CH2_gc</a> = (0x26&lt;&lt;0),  <span class="comment">/* ADC B Channel 2 */</span>
<a name="l00724"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a588bd4090c362e4605012d8d1b35939f">00724</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a588bd4090c362e4605012d8d1b35939f">EVSYS_CHMUX_ADCB_CH3_gc</a> = (0x27&lt;&lt;0),  <span class="comment">/* ADC B Channel 3 */</span>
<a name="l00725"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ab2f6812cbf04656486befc5f2d0ca3ff">00725</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ab2f6812cbf04656486befc5f2d0ca3ff">EVSYS_CHMUX_PORTA_PIN0_gc</a> = (0x50&lt;&lt;0),  <span class="comment">/* Port A, Pin0 */</span>
<a name="l00726"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a9f897876afd9743f1fedfb67c24e054f">00726</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a9f897876afd9743f1fedfb67c24e054f">EVSYS_CHMUX_PORTA_PIN1_gc</a> = (0x51&lt;&lt;0),  <span class="comment">/* Port A, Pin1 */</span>
<a name="l00727"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a5e9f21855dd4fd45f42dcef6fa5aff90">00727</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a5e9f21855dd4fd45f42dcef6fa5aff90">EVSYS_CHMUX_PORTA_PIN2_gc</a> = (0x52&lt;&lt;0),  <span class="comment">/* Port A, Pin2 */</span>
<a name="l00728"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a9125b3afc7ede81bca366a259e01fe3e">00728</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a9125b3afc7ede81bca366a259e01fe3e">EVSYS_CHMUX_PORTA_PIN3_gc</a> = (0x53&lt;&lt;0),  <span class="comment">/* Port A, Pin3 */</span>
<a name="l00729"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a65f79b64620bf9db8f2abb2869bcffc6">00729</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a65f79b64620bf9db8f2abb2869bcffc6">EVSYS_CHMUX_PORTA_PIN4_gc</a> = (0x54&lt;&lt;0),  <span class="comment">/* Port A, Pin4 */</span>
<a name="l00730"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a6ec683e4d378823884b43b7e293b5d9f">00730</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a6ec683e4d378823884b43b7e293b5d9f">EVSYS_CHMUX_PORTA_PIN5_gc</a> = (0x55&lt;&lt;0),  <span class="comment">/* Port A, Pin5 */</span>
<a name="l00731"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703aa9b91b87d4545eb910a8932f37f0e44b">00731</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703aa9b91b87d4545eb910a8932f37f0e44b">EVSYS_CHMUX_PORTA_PIN6_gc</a> = (0x56&lt;&lt;0),  <span class="comment">/* Port A, Pin6 */</span>
<a name="l00732"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703aa5b7a54c646a3efbb614b4db27304568">00732</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703aa5b7a54c646a3efbb614b4db27304568">EVSYS_CHMUX_PORTA_PIN7_gc</a> = (0x57&lt;&lt;0),  <span class="comment">/* Port A, Pin7 */</span>
<a name="l00733"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a981b470c14aee9b32e8b11475c95c3dd">00733</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a981b470c14aee9b32e8b11475c95c3dd">EVSYS_CHMUX_PORTB_PIN0_gc</a> = (0x58&lt;&lt;0),  <span class="comment">/* Port B, Pin0 */</span>
<a name="l00734"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ab49348e752780a53f543999131b5d74e">00734</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ab49348e752780a53f543999131b5d74e">EVSYS_CHMUX_PORTB_PIN1_gc</a> = (0x59&lt;&lt;0),  <span class="comment">/* Port B, Pin1 */</span>
<a name="l00735"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ab275be6b9007b661e619d999fca1610c">00735</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ab275be6b9007b661e619d999fca1610c">EVSYS_CHMUX_PORTB_PIN2_gc</a> = (0x5A&lt;&lt;0),  <span class="comment">/* Port B, Pin2 */</span>
<a name="l00736"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a9a798e4461949c2018ee61dd03b5b3d1">00736</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a9a798e4461949c2018ee61dd03b5b3d1">EVSYS_CHMUX_PORTB_PIN3_gc</a> = (0x5B&lt;&lt;0),  <span class="comment">/* Port B, Pin3 */</span>
<a name="l00737"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a4db748a01724b6bad7e8a2bbec7b4fb5">00737</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a4db748a01724b6bad7e8a2bbec7b4fb5">EVSYS_CHMUX_PORTB_PIN4_gc</a> = (0x5C&lt;&lt;0),  <span class="comment">/* Port B, Pin4 */</span>
<a name="l00738"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a5cd48a4aad9ef7ed2491222e38bdbaf8">00738</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a5cd48a4aad9ef7ed2491222e38bdbaf8">EVSYS_CHMUX_PORTB_PIN5_gc</a> = (0x5D&lt;&lt;0),  <span class="comment">/* Port B, Pin5 */</span>
<a name="l00739"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a762f423e4589df95457590fef091fc27">00739</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a762f423e4589df95457590fef091fc27">EVSYS_CHMUX_PORTB_PIN6_gc</a> = (0x5E&lt;&lt;0),  <span class="comment">/* Port B, Pin6 */</span>
<a name="l00740"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ab8509feee189cb23a354c7d388698ea7">00740</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ab8509feee189cb23a354c7d388698ea7">EVSYS_CHMUX_PORTB_PIN7_gc</a> = (0x5F&lt;&lt;0),  <span class="comment">/* Port B, Pin7 */</span>
<a name="l00741"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a29a9da4c71a90315cd1177ad58a3d0fa">00741</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a29a9da4c71a90315cd1177ad58a3d0fa">EVSYS_CHMUX_PORTC_PIN0_gc</a> = (0x60&lt;&lt;0),  <span class="comment">/* Port C, Pin0 */</span>
<a name="l00742"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a20ad76d52ec7099abd9308e4d76bbfa5">00742</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a20ad76d52ec7099abd9308e4d76bbfa5">EVSYS_CHMUX_PORTC_PIN1_gc</a> = (0x61&lt;&lt;0),  <span class="comment">/* Port C, Pin1 */</span>
<a name="l00743"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a4c1574323d7a72443b85d2a71352e7d2">00743</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a4c1574323d7a72443b85d2a71352e7d2">EVSYS_CHMUX_PORTC_PIN2_gc</a> = (0x62&lt;&lt;0),  <span class="comment">/* Port C, Pin2 */</span>
<a name="l00744"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a125d9c336f2a915d2b958e70cc141c17">00744</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a125d9c336f2a915d2b958e70cc141c17">EVSYS_CHMUX_PORTC_PIN3_gc</a> = (0x63&lt;&lt;0),  <span class="comment">/* Port C, Pin3 */</span>
<a name="l00745"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a51c8fc86024333ae239c535f32944e01">00745</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a51c8fc86024333ae239c535f32944e01">EVSYS_CHMUX_PORTC_PIN4_gc</a> = (0x64&lt;&lt;0),  <span class="comment">/* Port C, Pin4 */</span>
<a name="l00746"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703aa18505857cc0d9b5ab7a7cdfcd8520d1">00746</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703aa18505857cc0d9b5ab7a7cdfcd8520d1">EVSYS_CHMUX_PORTC_PIN5_gc</a> = (0x65&lt;&lt;0),  <span class="comment">/* Port C, Pin5 */</span>
<a name="l00747"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ade42d9b14cc7ff96a9dbb2a8514c2ab9">00747</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ade42d9b14cc7ff96a9dbb2a8514c2ab9">EVSYS_CHMUX_PORTC_PIN6_gc</a> = (0x66&lt;&lt;0),  <span class="comment">/* Port C, Pin6 */</span>
<a name="l00748"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703abf096272b47fe0498ea53e136f9be8e9">00748</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703abf096272b47fe0498ea53e136f9be8e9">EVSYS_CHMUX_PORTC_PIN7_gc</a> = (0x67&lt;&lt;0),  <span class="comment">/* Port C, Pin7 */</span>
<a name="l00749"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a896b3bce855ce19689ca038992bcf70b">00749</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a896b3bce855ce19689ca038992bcf70b">EVSYS_CHMUX_PORTD_PIN0_gc</a> = (0x68&lt;&lt;0),  <span class="comment">/* Port D, Pin0 */</span>
<a name="l00750"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a12345f7cf0f6ee1835bd0533b3bddff3">00750</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a12345f7cf0f6ee1835bd0533b3bddff3">EVSYS_CHMUX_PORTD_PIN1_gc</a> = (0x69&lt;&lt;0),  <span class="comment">/* Port D, Pin1 */</span>
<a name="l00751"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a90cd9ebac46c0af196cb0348108619a8">00751</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a90cd9ebac46c0af196cb0348108619a8">EVSYS_CHMUX_PORTD_PIN2_gc</a> = (0x6A&lt;&lt;0),  <span class="comment">/* Port D, Pin2 */</span>
<a name="l00752"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ad37a2823d2dbb25be40522b05ffb95d7">00752</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ad37a2823d2dbb25be40522b05ffb95d7">EVSYS_CHMUX_PORTD_PIN3_gc</a> = (0x6B&lt;&lt;0),  <span class="comment">/* Port D, Pin3 */</span>
<a name="l00753"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ac921fa5b3bb510a89d0a61299c47bdba">00753</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ac921fa5b3bb510a89d0a61299c47bdba">EVSYS_CHMUX_PORTD_PIN4_gc</a> = (0x6C&lt;&lt;0),  <span class="comment">/* Port D, Pin4 */</span>
<a name="l00754"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a4ad4255a4d6188117922d02a84bd7dc9">00754</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a4ad4255a4d6188117922d02a84bd7dc9">EVSYS_CHMUX_PORTD_PIN5_gc</a> = (0x6D&lt;&lt;0),  <span class="comment">/* Port D, Pin5 */</span>
<a name="l00755"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ad46b18b81742f0815bf17a4d68486d09">00755</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ad46b18b81742f0815bf17a4d68486d09">EVSYS_CHMUX_PORTD_PIN6_gc</a> = (0x6E&lt;&lt;0),  <span class="comment">/* Port D, Pin6 */</span>
<a name="l00756"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a72194774b7fee671982f8904ee82fa61">00756</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a72194774b7fee671982f8904ee82fa61">EVSYS_CHMUX_PORTD_PIN7_gc</a> = (0x6F&lt;&lt;0),  <span class="comment">/* Port D, Pin7 */</span>
<a name="l00757"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a0f917ecb463f033ab7f66b43024e7c94">00757</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a0f917ecb463f033ab7f66b43024e7c94">EVSYS_CHMUX_PORTE_PIN0_gc</a> = (0x70&lt;&lt;0),  <span class="comment">/* Port E, Pin0 */</span>
<a name="l00758"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a11699a33e4c23ffaf08dc3dc1791560f">00758</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a11699a33e4c23ffaf08dc3dc1791560f">EVSYS_CHMUX_PORTE_PIN1_gc</a> = (0x71&lt;&lt;0),  <span class="comment">/* Port E, Pin1 */</span>
<a name="l00759"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a0161bfd2a465dbd5da8eb218cd2a62e0">00759</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a0161bfd2a465dbd5da8eb218cd2a62e0">EVSYS_CHMUX_PORTE_PIN2_gc</a> = (0x72&lt;&lt;0),  <span class="comment">/* Port E, Pin2 */</span>
<a name="l00760"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703aae66e8d0f8b3104d4258daeda71a857e">00760</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703aae66e8d0f8b3104d4258daeda71a857e">EVSYS_CHMUX_PORTE_PIN3_gc</a> = (0x73&lt;&lt;0),  <span class="comment">/* Port E, Pin3 */</span>
<a name="l00761"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a62f5643a5ab11f27b4b801dba09e1af3">00761</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a62f5643a5ab11f27b4b801dba09e1af3">EVSYS_CHMUX_PORTE_PIN4_gc</a> = (0x74&lt;&lt;0),  <span class="comment">/* Port E, Pin4 */</span>
<a name="l00762"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a325f7e937e43af3dc39fc07202e535ed">00762</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a325f7e937e43af3dc39fc07202e535ed">EVSYS_CHMUX_PORTE_PIN5_gc</a> = (0x75&lt;&lt;0),  <span class="comment">/* Port E, Pin5 */</span>
<a name="l00763"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a80ded5fa14178b5cb76dea25a073ae7a">00763</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a80ded5fa14178b5cb76dea25a073ae7a">EVSYS_CHMUX_PORTE_PIN6_gc</a> = (0x76&lt;&lt;0),  <span class="comment">/* Port E, Pin6 */</span>
<a name="l00764"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703acba9c384bbea676eba9ce2e13648a8d3">00764</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703acba9c384bbea676eba9ce2e13648a8d3">EVSYS_CHMUX_PORTE_PIN7_gc</a> = (0x77&lt;&lt;0),  <span class="comment">/* Port E, Pin7 */</span>
<a name="l00765"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703addea970f5e6fb58eac0e9e193fbff601">00765</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703addea970f5e6fb58eac0e9e193fbff601">EVSYS_CHMUX_PORTF_PIN0_gc</a> = (0x78&lt;&lt;0),  <span class="comment">/* Port F, Pin0 */</span>
<a name="l00766"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a31c0ec306235e546dbc5a2afc41f1d9a">00766</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a31c0ec306235e546dbc5a2afc41f1d9a">EVSYS_CHMUX_PORTF_PIN1_gc</a> = (0x79&lt;&lt;0),  <span class="comment">/* Port F, Pin1 */</span>
<a name="l00767"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a2cdc6e4f9bd4131d835ea4f1b2df3524">00767</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a2cdc6e4f9bd4131d835ea4f1b2df3524">EVSYS_CHMUX_PORTF_PIN2_gc</a> = (0x7A&lt;&lt;0),  <span class="comment">/* Port F, Pin2 */</span>
<a name="l00768"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a9e497eed9af5f26f503646407e60a195">00768</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a9e497eed9af5f26f503646407e60a195">EVSYS_CHMUX_PORTF_PIN3_gc</a> = (0x7B&lt;&lt;0),  <span class="comment">/* Port F, Pin3 */</span>
<a name="l00769"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703aaf4cc18f941a35f4d2a8ed4308eb3d9d">00769</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703aaf4cc18f941a35f4d2a8ed4308eb3d9d">EVSYS_CHMUX_PORTF_PIN4_gc</a> = (0x7C&lt;&lt;0),  <span class="comment">/* Port F, Pin4 */</span>
<a name="l00770"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703aba31dd4e7a3be5ebfd1d4dcf7296111a">00770</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703aba31dd4e7a3be5ebfd1d4dcf7296111a">EVSYS_CHMUX_PORTF_PIN5_gc</a> = (0x7D&lt;&lt;0),  <span class="comment">/* Port F, Pin5 */</span>
<a name="l00771"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703aed16af10ab8c9b6a55cf3b4f8b729f1b">00771</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703aed16af10ab8c9b6a55cf3b4f8b729f1b">EVSYS_CHMUX_PORTF_PIN6_gc</a> = (0x7E&lt;&lt;0),  <span class="comment">/* Port F, Pin6 */</span>
<a name="l00772"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703adc14c177e7fc7959290a02f85e53e5eb">00772</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703adc14c177e7fc7959290a02f85e53e5eb">EVSYS_CHMUX_PORTF_PIN7_gc</a> = (0x7F&lt;&lt;0),  <span class="comment">/* Port F, Pin7 */</span>
<a name="l00773"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a81e78746a35c6d8ce81a06e451bb0c74">00773</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a81e78746a35c6d8ce81a06e451bb0c74">EVSYS_CHMUX_PRESCALER_1_gc</a> = (0x80&lt;&lt;0),  <span class="comment">/* Prescaler, divide by 1 */</span>
<a name="l00774"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703af635a0c2361a0a80971e234bc6c61752">00774</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703af635a0c2361a0a80971e234bc6c61752">EVSYS_CHMUX_PRESCALER_2_gc</a> = (0x81&lt;&lt;0),  <span class="comment">/* Prescaler, divide by 2 */</span>
<a name="l00775"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703afb02143ad7a5133305ae6bcbaf85c5ea">00775</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703afb02143ad7a5133305ae6bcbaf85c5ea">EVSYS_CHMUX_PRESCALER_4_gc</a> = (0x82&lt;&lt;0),  <span class="comment">/* Prescaler, divide by 4 */</span>
<a name="l00776"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ad6703ddc917d0e8f51ba5cb1495aaefd">00776</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ad6703ddc917d0e8f51ba5cb1495aaefd">EVSYS_CHMUX_PRESCALER_8_gc</a> = (0x83&lt;&lt;0),  <span class="comment">/* Prescaler, divide by 8 */</span>
<a name="l00777"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ae9c64de222db3a3474810df3aeed75fe">00777</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ae9c64de222db3a3474810df3aeed75fe">EVSYS_CHMUX_PRESCALER_16_gc</a> = (0x84&lt;&lt;0),  <span class="comment">/* Prescaler, divide by 16 */</span>
<a name="l00778"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ad1c97c34fbecf9423617653fff6e23b1">00778</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ad1c97c34fbecf9423617653fff6e23b1">EVSYS_CHMUX_PRESCALER_32_gc</a> = (0x85&lt;&lt;0),  <span class="comment">/* Prescaler, divide by 32 */</span>
<a name="l00779"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703aa1ee8b43f804d1738dd181ee9d055850">00779</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703aa1ee8b43f804d1738dd181ee9d055850">EVSYS_CHMUX_PRESCALER_64_gc</a> = (0x86&lt;&lt;0),  <span class="comment">/* Prescaler, divide by 64 */</span>
<a name="l00780"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ac65752da2b1c289df64e556b33f2d459">00780</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ac65752da2b1c289df64e556b33f2d459">EVSYS_CHMUX_PRESCALER_128_gc</a> = (0x87&lt;&lt;0),  <span class="comment">/* Prescaler, divide by 128 */</span>
<a name="l00781"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ab96148649106e6d47274b92733d2e2a6">00781</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ab96148649106e6d47274b92733d2e2a6">EVSYS_CHMUX_PRESCALER_256_gc</a> = (0x88&lt;&lt;0),  <span class="comment">/* Prescaler, divide by 256 */</span>
<a name="l00782"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703add29741f0669589726e534d2b979d036">00782</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703add29741f0669589726e534d2b979d036">EVSYS_CHMUX_PRESCALER_512_gc</a> = (0x89&lt;&lt;0),  <span class="comment">/* Prescaler, divide by 512 */</span>
<a name="l00783"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703aa42cac8593b636951b47bf7876ec78d0">00783</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703aa42cac8593b636951b47bf7876ec78d0">EVSYS_CHMUX_PRESCALER_1024_gc</a> = (0x8A&lt;&lt;0),  <span class="comment">/* Prescaler, divide by 1024 */</span>
<a name="l00784"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ad26470f9a11c2cc80152221f8731eedd">00784</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ad26470f9a11c2cc80152221f8731eedd">EVSYS_CHMUX_PRESCALER_2048_gc</a> = (0x8B&lt;&lt;0),  <span class="comment">/* Prescaler, divide by 2048 */</span>
<a name="l00785"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a467be9089cf41fd6971014614ccbc408">00785</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a467be9089cf41fd6971014614ccbc408">EVSYS_CHMUX_PRESCALER_4096_gc</a> = (0x8C&lt;&lt;0),  <span class="comment">/* Prescaler, divide by 4096 */</span>
<a name="l00786"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a399a5cd3ffaffae1f8c20dfc4f49afe8">00786</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a399a5cd3ffaffae1f8c20dfc4f49afe8">EVSYS_CHMUX_PRESCALER_8192_gc</a> = (0x8D&lt;&lt;0),  <span class="comment">/* Prescaler, divide by 8192 */</span>
<a name="l00787"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a3fe6c42c6b9e03931cc64fdf77507407">00787</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a3fe6c42c6b9e03931cc64fdf77507407">EVSYS_CHMUX_PRESCALER_16384_gc</a> = (0x8E&lt;&lt;0),  <span class="comment">/* Prescaler, divide by 16384 */</span>
<a name="l00788"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703adf7260d439a911254e408a1589715152">00788</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703adf7260d439a911254e408a1589715152">EVSYS_CHMUX_PRESCALER_32768_gc</a> = (0x8F&lt;&lt;0),  <span class="comment">/* Prescaler, divide by 32768 */</span>
<a name="l00789"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a46807fa48ab18f51ce4af75c097e5532">00789</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a46807fa48ab18f51ce4af75c097e5532">EVSYS_CHMUX_TCC0_OVF_gc</a> = (0xC0&lt;&lt;0),  <span class="comment">/* Timer/Counter C0 Overflow */</span>
<a name="l00790"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703afc138e0575146c36b59f8b88966d6aab">00790</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703afc138e0575146c36b59f8b88966d6aab">EVSYS_CHMUX_TCC0_ERR_gc</a> = (0xC1&lt;&lt;0),  <span class="comment">/* Timer/Counter C0 Error */</span>
<a name="l00791"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ad528c22a98634217beeb24465e865f31">00791</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ad528c22a98634217beeb24465e865f31">EVSYS_CHMUX_TCC0_CCA_gc</a> = (0xC4&lt;&lt;0),  <span class="comment">/* Timer/Counter C0 Compare or Capture A */</span>
<a name="l00792"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ac55e32ee99d5f23183219a3cdbb5b8f8">00792</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ac55e32ee99d5f23183219a3cdbb5b8f8">EVSYS_CHMUX_TCC0_CCB_gc</a> = (0xC5&lt;&lt;0),  <span class="comment">/* Timer/Counter C0 Compare or Capture B */</span>
<a name="l00793"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a545f7da60c58f770d6f1f7a1abda8d42">00793</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a545f7da60c58f770d6f1f7a1abda8d42">EVSYS_CHMUX_TCC0_CCC_gc</a> = (0xC6&lt;&lt;0),  <span class="comment">/* Timer/Counter C0 Compare or Capture C */</span>
<a name="l00794"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703afad6dcb1471686079d5798efd3a021f5">00794</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703afad6dcb1471686079d5798efd3a021f5">EVSYS_CHMUX_TCC0_CCD_gc</a> = (0xC7&lt;&lt;0),  <span class="comment">/* Timer/Counter C0 Compare or Capture D */</span>
<a name="l00795"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ae0fb590257bda804f3461604803c0869">00795</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ae0fb590257bda804f3461604803c0869">EVSYS_CHMUX_TCC1_OVF_gc</a> = (0xC8&lt;&lt;0),  <span class="comment">/* Timer/Counter C1 Overflow */</span>
<a name="l00796"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ac7cf171c391d4c8ab39b94b697443adc">00796</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ac7cf171c391d4c8ab39b94b697443adc">EVSYS_CHMUX_TCC1_ERR_gc</a> = (0xC9&lt;&lt;0),  <span class="comment">/* Timer/Counter C1 Error */</span>
<a name="l00797"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a3ee5dad5d1c089706388daa682e424ce">00797</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a3ee5dad5d1c089706388daa682e424ce">EVSYS_CHMUX_TCC1_CCA_gc</a> = (0xCC&lt;&lt;0),  <span class="comment">/* Timer/Counter C1 Compare or Capture A */</span>
<a name="l00798"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a55218779f4021ed3011f671b93ac3a74">00798</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a55218779f4021ed3011f671b93ac3a74">EVSYS_CHMUX_TCC1_CCB_gc</a> = (0xCD&lt;&lt;0),  <span class="comment">/* Timer/Counter C1 Compare or Capture B */</span>
<a name="l00799"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a4ef290adcb9de7cef559cb892ae07c52">00799</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a4ef290adcb9de7cef559cb892ae07c52">EVSYS_CHMUX_TCD0_OVF_gc</a> = (0xD0&lt;&lt;0),  <span class="comment">/* Timer/Counter D0 Overflow */</span>
<a name="l00800"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703af775ca05b92af08d8283d2e3aa544a2a">00800</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703af775ca05b92af08d8283d2e3aa544a2a">EVSYS_CHMUX_TCD0_ERR_gc</a> = (0xD1&lt;&lt;0),  <span class="comment">/* Timer/Counter D0 Error */</span>
<a name="l00801"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a6e086662ecf68a9e02f64dfb28450a69">00801</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a6e086662ecf68a9e02f64dfb28450a69">EVSYS_CHMUX_TCD0_CCA_gc</a> = (0xD4&lt;&lt;0),  <span class="comment">/* Timer/Counter D0 Compare or Capture A */</span>
<a name="l00802"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a7bea90603f2a095c15c4d698c73a6dfa">00802</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a7bea90603f2a095c15c4d698c73a6dfa">EVSYS_CHMUX_TCD0_CCB_gc</a> = (0xD5&lt;&lt;0),  <span class="comment">/* Timer/Counter D0 Compare or Capture B */</span>
<a name="l00803"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a7198c63ef0e20e24548c591b0939fbf1">00803</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a7198c63ef0e20e24548c591b0939fbf1">EVSYS_CHMUX_TCD0_CCC_gc</a> = (0xD6&lt;&lt;0),  <span class="comment">/* Timer/Counter D0 Compare or Capture C */</span>
<a name="l00804"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ad84fe8495f33cf7f227db841aba02efb">00804</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ad84fe8495f33cf7f227db841aba02efb">EVSYS_CHMUX_TCD0_CCD_gc</a> = (0xD7&lt;&lt;0),  <span class="comment">/* Timer/Counter D0 Compare or Capture D */</span>
<a name="l00805"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a7f1c267d3ed3ca173969e895e476a54a">00805</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a7f1c267d3ed3ca173969e895e476a54a">EVSYS_CHMUX_TCD1_OVF_gc</a> = (0xD8&lt;&lt;0),  <span class="comment">/* Timer/Counter D1 Overflow */</span>
<a name="l00806"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a6727040ca2e46c1503053814cd360c11">00806</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a6727040ca2e46c1503053814cd360c11">EVSYS_CHMUX_TCD1_ERR_gc</a> = (0xD9&lt;&lt;0),  <span class="comment">/* Timer/Counter D1 Error */</span>
<a name="l00807"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a9c8b3edfda411c084876b5de7944c79c">00807</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a9c8b3edfda411c084876b5de7944c79c">EVSYS_CHMUX_TCD1_CCA_gc</a> = (0xDC&lt;&lt;0),  <span class="comment">/* Timer/Counter D1 Compare or Capture A */</span>
<a name="l00808"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a7eaadec6d9c818bd5268a3a5e14375b6">00808</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a7eaadec6d9c818bd5268a3a5e14375b6">EVSYS_CHMUX_TCD1_CCB_gc</a> = (0xDD&lt;&lt;0),  <span class="comment">/* Timer/Counter D1 Compare or Capture B */</span>
<a name="l00809"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a95569e553e262dc2fcaac5e2afab7f26">00809</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a95569e553e262dc2fcaac5e2afab7f26">EVSYS_CHMUX_TCE0_OVF_gc</a> = (0xE0&lt;&lt;0),  <span class="comment">/* Timer/Counter E0 Overflow */</span>
<a name="l00810"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a6c92f1c478d124fd8275c59681f42a9c">00810</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a6c92f1c478d124fd8275c59681f42a9c">EVSYS_CHMUX_TCE0_ERR_gc</a> = (0xE1&lt;&lt;0),  <span class="comment">/* Timer/Counter E0 Error */</span>
<a name="l00811"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a4f4ea98e423aaaeb7dfcf5cf7978d2f5">00811</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a4f4ea98e423aaaeb7dfcf5cf7978d2f5">EVSYS_CHMUX_TCE0_CCA_gc</a> = (0xE4&lt;&lt;0),  <span class="comment">/* Timer/Counter E0 Compare or Capture A */</span>
<a name="l00812"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ac3162ddab284a2d866f912d17a92fd6c">00812</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ac3162ddab284a2d866f912d17a92fd6c">EVSYS_CHMUX_TCE0_CCB_gc</a> = (0xE5&lt;&lt;0),  <span class="comment">/* Timer/Counter E0 Compare or Capture B */</span>
<a name="l00813"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a342e6ecba48941c0bdcfb60f71345ace">00813</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a342e6ecba48941c0bdcfb60f71345ace">EVSYS_CHMUX_TCE0_CCC_gc</a> = (0xE6&lt;&lt;0),  <span class="comment">/* Timer/Counter E0 Compare or Capture C */</span>
<a name="l00814"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a4c1663d01da00d518433d1a43b089720">00814</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a4c1663d01da00d518433d1a43b089720">EVSYS_CHMUX_TCE0_CCD_gc</a> = (0xE7&lt;&lt;0),  <span class="comment">/* Timer/Counter E0 Compare or Capture D */</span>
<a name="l00815"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a1cb6262778d8af83979a6a3bf069069a">00815</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a1cb6262778d8af83979a6a3bf069069a">EVSYS_CHMUX_TCE1_OVF_gc</a> = (0xE8&lt;&lt;0),  <span class="comment">/* Timer/Counter E1 Overflow */</span>
<a name="l00816"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ae656f444ce1f15feffe629e4e79b1fb0">00816</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ae656f444ce1f15feffe629e4e79b1fb0">EVSYS_CHMUX_TCE1_ERR_gc</a> = (0xE9&lt;&lt;0),  <span class="comment">/* Timer/Counter E1 Error */</span>
<a name="l00817"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703aefc2e36cb95606d7b9446ca6485d70f2">00817</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703aefc2e36cb95606d7b9446ca6485d70f2">EVSYS_CHMUX_TCE1_CCA_gc</a> = (0xEC&lt;&lt;0),  <span class="comment">/* Timer/Counter E1 Compare or Capture A */</span>
<a name="l00818"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703af3b041d2adf9d48037bb327d99c2a840">00818</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703af3b041d2adf9d48037bb327d99c2a840">EVSYS_CHMUX_TCE1_CCB_gc</a> = (0xED&lt;&lt;0),  <span class="comment">/* Timer/Counter E1 Compare or Capture B */</span>
<a name="l00819"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a283767d9c9a40ce655ceea86a5e19886">00819</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a283767d9c9a40ce655ceea86a5e19886">EVSYS_CHMUX_TCF0_OVF_gc</a> = (0xF0&lt;&lt;0),  <span class="comment">/* Timer/Counter F0 Overflow */</span>
<a name="l00820"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ab2afb20922c5bd93a306be6c5e1a04e3">00820</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ab2afb20922c5bd93a306be6c5e1a04e3">EVSYS_CHMUX_TCF0_ERR_gc</a> = (0xF1&lt;&lt;0),  <span class="comment">/* Timer/Counter F0 Error */</span>
<a name="l00821"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703acecf63b79fce67151d7b47e5d2f36237">00821</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703acecf63b79fce67151d7b47e5d2f36237">EVSYS_CHMUX_TCF0_CCA_gc</a> = (0xF4&lt;&lt;0),  <span class="comment">/* Timer/Counter F0 Compare or Capture A */</span>
<a name="l00822"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a26407ff71f93943bbc5dd82ea065d90e">00822</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a26407ff71f93943bbc5dd82ea065d90e">EVSYS_CHMUX_TCF0_CCB_gc</a> = (0xF5&lt;&lt;0),  <span class="comment">/* Timer/Counter F0 Compare or Capture B */</span>
<a name="l00823"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ac1389e7444bf935bf1ed36af05e16516">00823</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ac1389e7444bf935bf1ed36af05e16516">EVSYS_CHMUX_TCF0_CCC_gc</a> = (0xF6&lt;&lt;0),  <span class="comment">/* Timer/Counter F0 Compare or Capture C */</span>
<a name="l00824"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703af311599f04b3258ef9da0ef0086bcf54">00824</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703af311599f04b3258ef9da0ef0086bcf54">EVSYS_CHMUX_TCF0_CCD_gc</a> = (0xF7&lt;&lt;0),  <span class="comment">/* Timer/Counter F0 Compare or Capture D */</span>
<a name="l00825"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ae88b79c7b3053881b2509c7ce61d912b">00825</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703ae88b79c7b3053881b2509c7ce61d912b">EVSYS_CHMUX_TCF1_OVF_gc</a> = (0xF8&lt;&lt;0),  <span class="comment">/* Timer/Counter F1 Overflow */</span>
<a name="l00826"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a21bb2c1449bb14758ab2643c76cf149a">00826</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a21bb2c1449bb14758ab2643c76cf149a">EVSYS_CHMUX_TCF1_ERR_gc</a> = (0xF9&lt;&lt;0),  <span class="comment">/* Timer/Counter F1 Error */</span>
<a name="l00827"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a03cd6461df7d932c3b10eab7b11576f6">00827</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a03cd6461df7d932c3b10eab7b11576f6">EVSYS_CHMUX_TCF1_CCA_gc</a> = (0xFC&lt;&lt;0),  <span class="comment">/* Timer/Counter F1 Compare or Capture A */</span>
<a name="l00828"></a><a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a24da0f2d0a80604f247591c6962c902d">00828</a>     <a class="code" href="iox128a1_8h.html#a89e912730f099ba0750283a3198ca703a24da0f2d0a80604f247591c6962c902d">EVSYS_CHMUX_TCF1_CCB_gc</a> = (0xFD&lt;&lt;0),  <span class="comment">/* Timer/Counter F1 Compare or Capture B */</span>
<a name="l00829"></a>00829 } <a class="code" href="iox128a1_8h.html#a3cd79edc604aba8b0754f91b37ddcba5">EVSYS_CHMUX_t</a>;
<a name="l00830"></a>00830 
<a name="l00831"></a>00831 
<a name="l00832"></a>00832 <span class="comment">/*</span>
<a name="l00833"></a>00833 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l00834"></a>00834 <span class="comment">NVM - Non Volatile Memory Controller</span>
<a name="l00835"></a>00835 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l00836"></a>00836 <span class="comment">*/</span>
<a name="l00837"></a>00837 
<a name="l00838"></a>00838 <span class="comment">/* Non-volatile Memory Controller */</span>
<a name="l00839"></a><a class="code" href="struct_n_v_m__struct.html">00839</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_n_v_m__struct.html">NVM_struct</a>
<a name="l00840"></a>00840 {
<a name="l00841"></a><a class="code" href="struct_n_v_m__struct.html#ad8b53ef342d117b9e85a670e06219597">00841</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m__struct.html#ad8b53ef342d117b9e85a670e06219597">ADDR0</a>;  <span class="comment">/* Address Register 0 */</span>
<a name="l00842"></a><a class="code" href="struct_n_v_m__struct.html#ad4421f9c21f662620a89d14b2a3a98fb">00842</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m__struct.html#ad4421f9c21f662620a89d14b2a3a98fb">ADDR1</a>;  <span class="comment">/* Address Register 1 */</span>
<a name="l00843"></a><a class="code" href="struct_n_v_m__struct.html#a7ad724fd0577fed763a8885746551836">00843</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m__struct.html#a7ad724fd0577fed763a8885746551836">ADDR2</a>;  <span class="comment">/* Address Register 2 */</span>
<a name="l00844"></a><a class="code" href="struct_n_v_m__struct.html#a377563572a5ecc2cadeadff923266780">00844</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m__struct.html#a377563572a5ecc2cadeadff923266780">reserved_0x03</a>;
<a name="l00845"></a><a class="code" href="struct_n_v_m__struct.html#aae250675c0d09bce387fe429af972fb1">00845</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m__struct.html#aae250675c0d09bce387fe429af972fb1">DATA0</a>;  <span class="comment">/* Data Register 0 */</span>
<a name="l00846"></a><a class="code" href="struct_n_v_m__struct.html#a16ab5a6b5525f905152f2233e6f49f41">00846</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m__struct.html#a16ab5a6b5525f905152f2233e6f49f41">DATA1</a>;  <span class="comment">/* Data Register 1 */</span>
<a name="l00847"></a><a class="code" href="struct_n_v_m__struct.html#a8a857a9fcf7161c78e4bd193c68064c4">00847</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m__struct.html#a8a857a9fcf7161c78e4bd193c68064c4">DATA2</a>;  <span class="comment">/* Data Register 2 */</span>
<a name="l00848"></a><a class="code" href="struct_n_v_m__struct.html#a9398cc7991c7f91625d9312f0455f44b">00848</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m__struct.html#a9398cc7991c7f91625d9312f0455f44b">reserved_0x07</a>;
<a name="l00849"></a><a class="code" href="struct_n_v_m__struct.html#a75d52df81d63f3524c2fc98a97910a5e">00849</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m__struct.html#a75d52df81d63f3524c2fc98a97910a5e">reserved_0x08</a>;
<a name="l00850"></a><a class="code" href="struct_n_v_m__struct.html#a67bb32a44e1c0ff03da943c418fe06da">00850</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m__struct.html#a67bb32a44e1c0ff03da943c418fe06da">reserved_0x09</a>;
<a name="l00851"></a><a class="code" href="struct_n_v_m__struct.html#a07631b8ca739c12e2cc5e0435f749234">00851</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m__struct.html#a07631b8ca739c12e2cc5e0435f749234">CMD</a>;  <span class="comment">/* Command */</span>
<a name="l00852"></a><a class="code" href="struct_n_v_m__struct.html#ab7bec0ac2126e1869a4c24fbb37bd838">00852</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m__struct.html#ab7bec0ac2126e1869a4c24fbb37bd838">CTRLA</a>;  <span class="comment">/* Control Register A */</span>
<a name="l00853"></a><a class="code" href="struct_n_v_m__struct.html#abb189af5f8295921827e2f70a3e30cc5">00853</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m__struct.html#abb189af5f8295921827e2f70a3e30cc5">CTRLB</a>;  <span class="comment">/* Control Register B */</span>
<a name="l00854"></a><a class="code" href="struct_n_v_m__struct.html#a5cc7424c1d13f5d982d15b192f3f1229">00854</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m__struct.html#a5cc7424c1d13f5d982d15b192f3f1229">INTCTRL</a>;  <span class="comment">/* Interrupt Control */</span>
<a name="l00855"></a><a class="code" href="struct_n_v_m__struct.html#a1c9ab6940f4dcfbb2c65d3bba6a972f9">00855</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m__struct.html#a1c9ab6940f4dcfbb2c65d3bba6a972f9">reserved_0x0E</a>;
<a name="l00856"></a><a class="code" href="struct_n_v_m__struct.html#a61d33f81c1b062383bafbb4a935d3125">00856</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m__struct.html#a61d33f81c1b062383bafbb4a935d3125">STATUS</a>;  <span class="comment">/* Status */</span>
<a name="l00857"></a><a class="code" href="struct_n_v_m__struct.html#ab8ed612a23b5d6013e00b6a3bc5fdd75">00857</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m__struct.html#ab8ed612a23b5d6013e00b6a3bc5fdd75">LOCKBITS</a>;  <span class="comment">/* Lock Bits */</span>
<a name="l00858"></a>00858 } <a class="code" href="iox128a1_8h.html#a4fd6d1477c2216b33c9a09a0c070063d">NVM_t</a>;
<a name="l00859"></a>00859 
<a name="l00860"></a>00860 <span class="comment">/*</span>
<a name="l00861"></a>00861 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l00862"></a>00862 <span class="comment">NVM - Non Volatile Memory Controller</span>
<a name="l00863"></a>00863 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l00864"></a>00864 <span class="comment">*/</span>
<a name="l00865"></a>00865 
<a name="l00866"></a>00866 <span class="comment">/* Lock Bits */</span>
<a name="l00867"></a><a class="code" href="struct_n_v_m___l_o_c_k_b_i_t_s__struct.html">00867</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_n_v_m___l_o_c_k_b_i_t_s__struct.html">NVM_LOCKBITS_struct</a>
<a name="l00868"></a>00868 {
<a name="l00869"></a><a class="code" href="struct_n_v_m___l_o_c_k_b_i_t_s__struct.html#a3bd784aa75e0181cde2a80a2df3b83a7">00869</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___l_o_c_k_b_i_t_s__struct.html#a3bd784aa75e0181cde2a80a2df3b83a7">LOCKBITS</a>;  <span class="comment">/* Lock Bits */</span>
<a name="l00870"></a>00870 } <a class="code" href="iox128a1_8h.html#a65c27161006184fcf71d8dd6f8ceaada">NVM_LOCKBITS_t</a>;
<a name="l00871"></a>00871 
<a name="l00872"></a>00872 <span class="comment">/*</span>
<a name="l00873"></a>00873 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l00874"></a>00874 <span class="comment">NVM - Non Volatile Memory Controller</span>
<a name="l00875"></a>00875 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l00876"></a>00876 <span class="comment">*/</span>
<a name="l00877"></a>00877 
<a name="l00878"></a>00878 <span class="comment">/* Fuses */</span>
<a name="l00879"></a><a class="code" href="struct_n_v_m___f_u_s_e_s__struct.html">00879</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_n_v_m___f_u_s_e_s__struct.html">NVM_FUSES_struct</a>
<a name="l00880"></a>00880 {
<a name="l00881"></a><a class="code" href="struct_n_v_m___f_u_s_e_s__struct.html#a721e34b70c29f68ed1d3baa170cb27ad">00881</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___f_u_s_e_s__struct.html#a721e34b70c29f68ed1d3baa170cb27ad">FUSEBYTE0</a>;  <span class="comment">/* JTAG User ID */</span>
<a name="l00882"></a><a class="code" href="struct_n_v_m___f_u_s_e_s__struct.html#a22f658f6726849b3673ea12eec83188f">00882</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___f_u_s_e_s__struct.html#a22f658f6726849b3673ea12eec83188f">FUSEBYTE1</a>;  <span class="comment">/* Watchdog Configuration */</span>
<a name="l00883"></a><a class="code" href="struct_n_v_m___f_u_s_e_s__struct.html#ae66730c6c7afae7a6388e8516950f84b">00883</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___f_u_s_e_s__struct.html#ae66730c6c7afae7a6388e8516950f84b">FUSEBYTE2</a>;  <span class="comment">/* Reset Configuration */</span>
<a name="l00884"></a><a class="code" href="struct_n_v_m___f_u_s_e_s__struct.html#a45b60c8b16424759a7849796eb08c25a">00884</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___f_u_s_e_s__struct.html#a45b60c8b16424759a7849796eb08c25a">reserved_0x03</a>;
<a name="l00885"></a><a class="code" href="struct_n_v_m___f_u_s_e_s__struct.html#af058f1b4be5af5b91ae4d1381a37a1fe">00885</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___f_u_s_e_s__struct.html#af058f1b4be5af5b91ae4d1381a37a1fe">FUSEBYTE4</a>;  <span class="comment">/* Start-up Configuration */</span>
<a name="l00886"></a><a class="code" href="struct_n_v_m___f_u_s_e_s__struct.html#af6e518b1b1550cd51e69b7ca1cb14733">00886</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___f_u_s_e_s__struct.html#af6e518b1b1550cd51e69b7ca1cb14733">FUSEBYTE5</a>;  <span class="comment">/* EESAVE and BOD Level */</span>
<a name="l00887"></a>00887 } <a class="code" href="iox128a1_8h.html#ae40ab7cd95b06e271e0a64d648663192">NVM_FUSES_t</a>;
<a name="l00888"></a>00888 
<a name="l00889"></a>00889 <span class="comment">/*</span>
<a name="l00890"></a>00890 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l00891"></a>00891 <span class="comment">NVM - Non Volatile Memory Controller</span>
<a name="l00892"></a>00892 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l00893"></a>00893 <span class="comment">*/</span>
<a name="l00894"></a>00894 
<a name="l00895"></a>00895 <span class="comment">/* Production Signatures */</span>
<a name="l00896"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html">00896</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html">NVM_PROD_SIGNATURES_struct</a>
<a name="l00897"></a>00897 {
<a name="l00898"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#ada9463cb389ef6972078fb0159808616">00898</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#ada9463cb389ef6972078fb0159808616">RCOSC2M</a>;  <span class="comment">/* RCOSC 2MHz Calibration Value */</span>
<a name="l00899"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a042bf0b3c83cccc0a65d6e3c5b233207">00899</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a042bf0b3c83cccc0a65d6e3c5b233207">reserved_0x01</a>;
<a name="l00900"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a9e6e4f803a5cb9630dcf36905d4f6f93">00900</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a9e6e4f803a5cb9630dcf36905d4f6f93">RCOSC32K</a>;  <span class="comment">/* RCOSC 32kHz Calibration Value */</span>
<a name="l00901"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a1087209382fc625bbc0620d837e7d1aa">00901</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a1087209382fc625bbc0620d837e7d1aa">RCOSC32M</a>;  <span class="comment">/* RCOSC 32MHz Calibration Value */</span>
<a name="l00902"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#ad82ca4471f2d41fe3a47c132413f74a7">00902</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#ad82ca4471f2d41fe3a47c132413f74a7">reserved_0x04</a>;
<a name="l00903"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a41f54893951aec63b2566a55b6507ef2">00903</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a41f54893951aec63b2566a55b6507ef2">reserved_0x05</a>;
<a name="l00904"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#ac63e4aed2a6dd1a0335b9859242927b0">00904</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#ac63e4aed2a6dd1a0335b9859242927b0">reserved_0x06</a>;
<a name="l00905"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#af7327a672bd0442079bad66b37864b2a">00905</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#af7327a672bd0442079bad66b37864b2a">reserved_0x07</a>;
<a name="l00906"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a30db51ce0ac5a54a101d44347eaee1f7">00906</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a30db51ce0ac5a54a101d44347eaee1f7">LOTNUM0</a>;  <span class="comment">/* Lot Number Byte 0, ASCII */</span>
<a name="l00907"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#aa7a4cbfa544f2469976349ee4e570600">00907</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#aa7a4cbfa544f2469976349ee4e570600">LOTNUM1</a>;  <span class="comment">/* Lot Number Byte 1, ASCII */</span>
<a name="l00908"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#aa27bd658e9de7d0880414f5f0ed62eef">00908</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#aa27bd658e9de7d0880414f5f0ed62eef">LOTNUM2</a>;  <span class="comment">/* Lot Number Byte 2, ASCII */</span>
<a name="l00909"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#ac69956851155dc42d1cd26405d91dcfb">00909</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#ac69956851155dc42d1cd26405d91dcfb">LOTNUM3</a>;  <span class="comment">/* Lot Number Byte 3, ASCII */</span>
<a name="l00910"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a78d79517f9c8d0dd16212a5985608e28">00910</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a78d79517f9c8d0dd16212a5985608e28">LOTNUM4</a>;  <span class="comment">/* Lot Number Byte 4, ASCII */</span>
<a name="l00911"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a0c3139ccd2ee78235c30a2cefaf187b8">00911</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a0c3139ccd2ee78235c30a2cefaf187b8">LOTNUM5</a>;  <span class="comment">/* Lot Number Byte 5, ASCII */</span>
<a name="l00912"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a626f64ba9d789554badb761fe992ce7e">00912</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a626f64ba9d789554badb761fe992ce7e">reserved_0x0E</a>;
<a name="l00913"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a3f729554117fdd46d87b09d1cc95b326">00913</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a3f729554117fdd46d87b09d1cc95b326">reserved_0x0F</a>;
<a name="l00914"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a1a99a7590f598252630b3b7e6dfc082a">00914</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a1a99a7590f598252630b3b7e6dfc082a">WAFNUM</a>;  <span class="comment">/* Wafer Number */</span>
<a name="l00915"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a47bf0b9aa6ff26ef7a970457b4578f24">00915</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a47bf0b9aa6ff26ef7a970457b4578f24">reserved_0x11</a>;
<a name="l00916"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#ae8d4ec69401650ecd1b7402dea350620">00916</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#ae8d4ec69401650ecd1b7402dea350620">COORDX0</a>;  <span class="comment">/* Wafer Coordinate X Byte 0 */</span>
<a name="l00917"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a0d1eebbc0cc05c77ebe52bf8e079b190">00917</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a0d1eebbc0cc05c77ebe52bf8e079b190">COORDX1</a>;  <span class="comment">/* Wafer Coordinate X Byte 1 */</span>
<a name="l00918"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a713a4cfdd79f13cfd40f226b79642b1e">00918</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a713a4cfdd79f13cfd40f226b79642b1e">COORDY0</a>;  <span class="comment">/* Wafer Coordinate Y Byte 0 */</span>
<a name="l00919"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#acecec0c578280f7e0f0f899f341840b7">00919</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#acecec0c578280f7e0f0f899f341840b7">COORDY1</a>;  <span class="comment">/* Wafer Coordinate Y Byte 1 */</span>
<a name="l00920"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a952037e46b3d741a415a1ae606fe6033">00920</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a952037e46b3d741a415a1ae606fe6033">reserved_0x16</a>;
<a name="l00921"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a869b754fc2de35ad211c3f2c7ba01de7">00921</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a869b754fc2de35ad211c3f2c7ba01de7">reserved_0x17</a>;
<a name="l00922"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#ab4f20737eea2b127a19c50ae2e7d85f6">00922</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#ab4f20737eea2b127a19c50ae2e7d85f6">reserved_0x18</a>;
<a name="l00923"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a9cd4057759a34a519894b22af899cb3c">00923</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a9cd4057759a34a519894b22af899cb3c">reserved_0x19</a>;
<a name="l00924"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a46dbf6917f157bc7cd636970cb50ca06">00924</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a46dbf6917f157bc7cd636970cb50ca06">reserved_0x1A</a>;
<a name="l00925"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#abbbe6f37a1de15f2fd247cd62a45e81e">00925</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#abbbe6f37a1de15f2fd247cd62a45e81e">reserved_0x1B</a>;
<a name="l00926"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a221a93aede491ad5b2b05a6d37a72ac1">00926</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a221a93aede491ad5b2b05a6d37a72ac1">reserved_0x1C</a>;
<a name="l00927"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a17306a540386740c37cad3df61b366cb">00927</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a17306a540386740c37cad3df61b366cb">reserved_0x1D</a>;
<a name="l00928"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a6668ba897d20aeb065896721995a97a4">00928</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a6668ba897d20aeb065896721995a97a4">reserved_0x1E</a>;
<a name="l00929"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a562195a73fec45e5f17cf4831eb889f5">00929</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a562195a73fec45e5f17cf4831eb889f5">reserved_0x1F</a>;
<a name="l00930"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a9a5672b551054154b0715876968f00e5">00930</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a9a5672b551054154b0715876968f00e5">ADCACAL0</a>;  <span class="comment">/* ADCA Calibration Byte 0 */</span>
<a name="l00931"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a9ad7c0549c8074c9d2017af28aa0c1ba">00931</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a9ad7c0549c8074c9d2017af28aa0c1ba">ADCACAL1</a>;  <span class="comment">/* ADCA Calibration Byte 1 */</span>
<a name="l00932"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a3c8db8d35ab7da3358504ed6704cb86c">00932</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a3c8db8d35ab7da3358504ed6704cb86c">reserved_0x22</a>;
<a name="l00933"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a73b147e46bf4644c186270cc7fca3449">00933</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a73b147e46bf4644c186270cc7fca3449">reserved_0x23</a>;
<a name="l00934"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a92bad904ae48d6404ad5d2704d53786b">00934</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a92bad904ae48d6404ad5d2704d53786b">ADCBCAL0</a>;  <span class="comment">/* ADCB Calibration Byte 0 */</span>
<a name="l00935"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a8d64a7634b3a6713463ea3a5726d0404">00935</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a8d64a7634b3a6713463ea3a5726d0404">ADCBCAL1</a>;  <span class="comment">/* ADCB Calibration Byte 1 */</span>
<a name="l00936"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#acf5e29eb7b9f52e6cd5b718970786a08">00936</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#acf5e29eb7b9f52e6cd5b718970786a08">reserved_0x26</a>;
<a name="l00937"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#ae53b79a506915f76f6694e131a5c5f0d">00937</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#ae53b79a506915f76f6694e131a5c5f0d">reserved_0x27</a>;
<a name="l00938"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a124d1390b10e2b0e2913f66d90e62d58">00938</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a124d1390b10e2b0e2913f66d90e62d58">reserved_0x28</a>;
<a name="l00939"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a907ac129a82543ba131cc943f4bc58fd">00939</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a907ac129a82543ba131cc943f4bc58fd">reserved_0x29</a>;
<a name="l00940"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a84898d665dd7b97b23c300a3275fa2d4">00940</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a84898d665dd7b97b23c300a3275fa2d4">reserved_0x2A</a>;
<a name="l00941"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#ad7adc90af4ae60de220f78a96c663cce">00941</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#ad7adc90af4ae60de220f78a96c663cce">reserved_0x2B</a>;
<a name="l00942"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#ae87ab97e64599498d0d691370d6f0e2e">00942</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#ae87ab97e64599498d0d691370d6f0e2e">reserved_0x2C</a>;
<a name="l00943"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#afa27cf8a17470df08e7d19719c18dcb6">00943</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#afa27cf8a17470df08e7d19719c18dcb6">reserved_0x2D</a>;
<a name="l00944"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a521792a8652de4879f8f490a3636b8e3">00944</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a521792a8652de4879f8f490a3636b8e3">TEMPSENSE0</a>;  <span class="comment">/* Temperature Sensor Calibration Byte 0 */</span>
<a name="l00945"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a5feb0627f3562391445b1949611e5a8d">00945</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a5feb0627f3562391445b1949611e5a8d">TEMPSENSE1</a>;  <span class="comment">/* Temperature Sensor Calibration Byte 0 */</span>
<a name="l00946"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a7ed5db4331d60ba8b09ccd56278c2f6c">00946</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a7ed5db4331d60ba8b09ccd56278c2f6c">DACAOFFCAL</a>;  <span class="comment">/* DACA Calibration Byte 0 */</span>
<a name="l00947"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a0b548ba36504d4ea633a8e6d704e82a4">00947</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a0b548ba36504d4ea633a8e6d704e82a4">DACAGAINCAL</a>;  <span class="comment">/* DACA Calibration Byte 1 */</span>
<a name="l00948"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a39731d7e5773af23b2b769a6efd9669d">00948</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a39731d7e5773af23b2b769a6efd9669d">DACBOFFCAL</a>;  <span class="comment">/* DACB Calibration Byte 0 */</span>
<a name="l00949"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a6b008de41d72a177a283dc715137ea22">00949</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a6b008de41d72a177a283dc715137ea22">DACBGAINCAL</a>;  <span class="comment">/* DACB Calibration Byte 1 */</span>
<a name="l00950"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#ac8061c616c9a09d0b7f87f38128c3137">00950</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#ac8061c616c9a09d0b7f87f38128c3137">reserved_0x34</a>;
<a name="l00951"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a4082d63ee9dc17447fa63a85e062898c">00951</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a4082d63ee9dc17447fa63a85e062898c">reserved_0x35</a>;
<a name="l00952"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#aa749c01dcfa2ecfe28c8026df0a910ec">00952</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#aa749c01dcfa2ecfe28c8026df0a910ec">reserved_0x36</a>;
<a name="l00953"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#ad0eb7d3af6ec598651c5643beaea0b5e">00953</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#ad0eb7d3af6ec598651c5643beaea0b5e">reserved_0x37</a>;
<a name="l00954"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a685b9f2f6aa87aa1731d0687a91ee48c">00954</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a685b9f2f6aa87aa1731d0687a91ee48c">reserved_0x38</a>;
<a name="l00955"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#ac9158c8c8cf30668a1a594345be5d1c1">00955</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#ac9158c8c8cf30668a1a594345be5d1c1">reserved_0x39</a>;
<a name="l00956"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a27ffd9251527a5633089c10576da1429">00956</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a27ffd9251527a5633089c10576da1429">reserved_0x3A</a>;
<a name="l00957"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#ab9f48cb2084d97be646d156ca0980fbe">00957</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#ab9f48cb2084d97be646d156ca0980fbe">reserved_0x3B</a>;
<a name="l00958"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a4445b35a22dc3fa59fde3b7dd8513c63">00958</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#a4445b35a22dc3fa59fde3b7dd8513c63">reserved_0x3C</a>;
<a name="l00959"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#aca26af8008d134f0e59fcdcef5ae632b">00959</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#aca26af8008d134f0e59fcdcef5ae632b">reserved_0x3D</a>;
<a name="l00960"></a><a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#ae73b821fa188434f1ab19a50101d3140">00960</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_n_v_m___p_r_o_d___s_i_g_n_a_t_u_r_e_s__struct.html#ae73b821fa188434f1ab19a50101d3140">reserved_0x3E</a>;
<a name="l00961"></a>00961 } <a class="code" href="iox128a1_8h.html#a6ae5bf0c84fec0c47423d4d30f5a5e95">NVM_PROD_SIGNATURES_t</a>;
<a name="l00962"></a>00962 
<a name="l00963"></a>00963 <span class="comment">/* NVM Command */</span>
<a name="l00964"></a><a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96ef">00964</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96ef">NVM_CMD_enum</a>
<a name="l00965"></a>00965 {
<a name="l00966"></a><a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efab557eeefcddd8ff33ac4ae52ff8b0b45">00966</a>     <a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efab557eeefcddd8ff33ac4ae52ff8b0b45">NVM_CMD_NO_OPERATION_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* Noop/Ordinary LPM */</span>
<a name="l00967"></a><a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efaef0cd625fc96b87ac9ac7a747ecc892e">00967</a>     <a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efaef0cd625fc96b87ac9ac7a747ecc892e">NVM_CMD_READ_CALIB_ROW_gc</a> = (0x02&lt;&lt;0),  <span class="comment">/* Read calibration row */</span>
<a name="l00968"></a><a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efa6a9a094c1231184d0718c6e103d2b14c">00968</a>     <a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efa6a9a094c1231184d0718c6e103d2b14c">NVM_CMD_READ_USER_SIG_ROW_gc</a> = (0x01&lt;&lt;0),  <span class="comment">/* Read user signature row */</span>
<a name="l00969"></a><a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efaa4746685b3ab4ba57f48404b98c8776d">00969</a>     <a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efaa4746685b3ab4ba57f48404b98c8776d">NVM_CMD_READ_EEPROM_gc</a> = (0x06&lt;&lt;0),  <span class="comment">/* Read EEPROM */</span>
<a name="l00970"></a><a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efaa564f1972212d4bf85b112cc5ff58f28">00970</a>     <a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efaa564f1972212d4bf85b112cc5ff58f28">NVM_CMD_READ_FUSES_gc</a> = (0x07&lt;&lt;0),  <span class="comment">/* Read fuse byte */</span>
<a name="l00971"></a><a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efaae9668519349a51dfb7388ab8d442c84">00971</a>     <a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efaae9668519349a51dfb7388ab8d442c84">NVM_CMD_WRITE_LOCK_BITS_gc</a> = (0x08&lt;&lt;0),  <span class="comment">/* Write lock bits */</span>
<a name="l00972"></a><a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efa17a06d4175d87ae0ead839c005ac370f">00972</a>     <a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efa17a06d4175d87ae0ead839c005ac370f">NVM_CMD_ERASE_USER_SIG_ROW_gc</a> = (0x18&lt;&lt;0),  <span class="comment">/* Erase user signature row */</span>
<a name="l00973"></a><a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efae6f30d07975adf548f0345699fbed60c">00973</a>     <a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efae6f30d07975adf548f0345699fbed60c">NVM_CMD_WRITE_USER_SIG_ROW_gc</a> = (0x1A&lt;&lt;0),  <span class="comment">/* Write user signature row */</span>
<a name="l00974"></a><a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efab405c26ca0848e263bf5845f15dd3f9d">00974</a>     <a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efab405c26ca0848e263bf5845f15dd3f9d">NVM_CMD_ERASE_APP_gc</a> = (0x20&lt;&lt;0),  <span class="comment">/* Erase Application Section */</span>
<a name="l00975"></a><a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efa9fda7dafcf1cc824d7e2d7dc783a26f9">00975</a>     <a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efa9fda7dafcf1cc824d7e2d7dc783a26f9">NVM_CMD_ERASE_APP_PAGE_gc</a> = (0x22&lt;&lt;0),  <span class="comment">/* Erase Application Section page */</span>
<a name="l00976"></a><a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efa215cd06f86ed7e2239c0eb5315081a38">00976</a>     <a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efa215cd06f86ed7e2239c0eb5315081a38">NVM_CMD_LOAD_FLASH_BUFFER_gc</a> = (0x23&lt;&lt;0),  <span class="comment">/* Load Flash page buffer */</span>
<a name="l00977"></a><a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efa35a7799cedd6ab365f4280c3ecae7622">00977</a>     <a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efa35a7799cedd6ab365f4280c3ecae7622">NVM_CMD_WRITE_APP_PAGE_gc</a> = (0x24&lt;&lt;0),  <span class="comment">/* Write Application Section page */</span>
<a name="l00978"></a><a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efa34e64a8fbed4aad941f71c3cdf4701e1">00978</a>     <a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efa34e64a8fbed4aad941f71c3cdf4701e1">NVM_CMD_ERASE_WRITE_APP_PAGE_gc</a> = (0x25&lt;&lt;0),  <span class="comment">/* Erase-and-write Application Section page */</span>
<a name="l00979"></a><a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efadeca1ee3c88c18523f3abc278caa9d40">00979</a>     <a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efadeca1ee3c88c18523f3abc278caa9d40">NVM_CMD_ERASE_FLASH_BUFFER_gc</a> = (0x26&lt;&lt;0),  <span class="comment">/* Erase/flush Flash page buffer */</span>
<a name="l00980"></a><a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efa0f352d854a671c47cc75a38c6a115957">00980</a>     <a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efa0f352d854a671c47cc75a38c6a115957">NVM_CMD_ERASE_BOOT_PAGE_gc</a> = (0x2A&lt;&lt;0),  <span class="comment">/* Erase Boot Section page */</span>
<a name="l00981"></a><a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efa2a43bedbb9df9c2244211ad877dd7cf6">00981</a>     <a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efa2a43bedbb9df9c2244211ad877dd7cf6">NVM_CMD_WRITE_BOOT_PAGE_gc</a> = (0x2C&lt;&lt;0),  <span class="comment">/* Write Boot Section page */</span>
<a name="l00982"></a><a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efaffcc1688993977da267246725e8b6ef2">00982</a>     <a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efaffcc1688993977da267246725e8b6ef2">NVM_CMD_ERASE_WRITE_BOOT_PAGE_gc</a> = (0x2D&lt;&lt;0),  <span class="comment">/* Erase-and-write Boot Section page */</span>
<a name="l00983"></a><a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efa86af77c04d95991ea06db285a63a12c7">00983</a>     <a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efa86af77c04d95991ea06db285a63a12c7">NVM_CMD_ERASE_EEPROM_gc</a> = (0x30&lt;&lt;0),  <span class="comment">/* Erase EEPROM */</span>
<a name="l00984"></a><a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efa8946a6a707f7d504fe33869c7c61151b">00984</a>     <a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efa8946a6a707f7d504fe33869c7c61151b">NVM_CMD_ERASE_EEPROM_PAGE_gc</a> = (0x32&lt;&lt;0),  <span class="comment">/* Erase EEPROM page */</span>
<a name="l00985"></a><a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efae02f9f847a5bc14c2b683116ff2192f9">00985</a>     <a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efae02f9f847a5bc14c2b683116ff2192f9">NVM_CMD_LOAD_EEPROM_BUFFER_gc</a> = (0x33&lt;&lt;0),  <span class="comment">/* Load EEPROM page buffer */</span>
<a name="l00986"></a><a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efac158fe42dae59310a44a7711b16cbd0e">00986</a>     <a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efac158fe42dae59310a44a7711b16cbd0e">NVM_CMD_WRITE_EEPROM_PAGE_gc</a> = (0x34&lt;&lt;0),  <span class="comment">/* Write EEPROM page */</span>
<a name="l00987"></a><a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efa1cde8cd09b61d0017bda01d3e6d2114e">00987</a>     <a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efa1cde8cd09b61d0017bda01d3e6d2114e">NVM_CMD_ERASE_WRITE_EEPROM_PAGE_gc</a> = (0x35&lt;&lt;0),  <span class="comment">/* Erase-and-write EEPROM page */</span>
<a name="l00988"></a><a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efa18fadc7e19fe2bebd9c830d543d9e42b">00988</a>     <a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efa18fadc7e19fe2bebd9c830d543d9e42b">NVM_CMD_ERASE_EEPROM_BUFFER_gc</a> = (0x36&lt;&lt;0),  <span class="comment">/* Erase/flush EEPROM page buffer */</span>
<a name="l00989"></a><a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efa43b1501c5c2a148471612fd95456b152">00989</a>     <a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efa43b1501c5c2a148471612fd95456b152">NVM_CMD_APP_CRC_gc</a> = (0x38&lt;&lt;0),  <span class="comment">/* Generate Application section CRC */</span>
<a name="l00990"></a><a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efa8131872a861ab918911cedcd8cf92ba8">00990</a>     <a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efa8131872a861ab918911cedcd8cf92ba8">NVM_CMD_BOOT_CRC_gc</a> = (0x39&lt;&lt;0),  <span class="comment">/* Generate Boot Section CRC */</span>
<a name="l00991"></a><a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efa28254c76e6b57e383876328fe77b7e6a">00991</a>     <a class="code" href="iox128a1_8h.html#afa22af0db4ce5840f4c5eba6525b96efa28254c76e6b57e383876328fe77b7e6a">NVM_CMD_FLASH_RANGE_CRC_gc</a> = (0x3A&lt;&lt;0),  <span class="comment">/* Generate Flash Range CRC */</span>
<a name="l00992"></a>00992 } <a class="code" href="iox128a1_8h.html#a3dc09ac6ee7e46a79600f76c5ef76c61">NVM_CMD_t</a>;
<a name="l00993"></a>00993 
<a name="l00994"></a>00994 <span class="comment">/* SPM ready interrupt level */</span>
<a name="l00995"></a><a class="code" href="iox128a1_8h.html#a8255acd3d803479c800b3aa4e12bcb95">00995</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a8255acd3d803479c800b3aa4e12bcb95">NVM_SPMLVL_enum</a>
<a name="l00996"></a>00996 {
<a name="l00997"></a><a class="code" href="iox128a1_8h.html#a8255acd3d803479c800b3aa4e12bcb95af21a250725624ab0fe48348e380f7ea9">00997</a>     <a class="code" href="iox128a1_8h.html#a8255acd3d803479c800b3aa4e12bcb95af21a250725624ab0fe48348e380f7ea9">NVM_SPMLVL_OFF_gc</a> = (0x00&lt;&lt;2),  <span class="comment">/* Interrupt disabled */</span>
<a name="l00998"></a><a class="code" href="iox128a1_8h.html#a8255acd3d803479c800b3aa4e12bcb95ab62878b2c3d80376895d4a5db66a151e">00998</a>     <a class="code" href="iox128a1_8h.html#a8255acd3d803479c800b3aa4e12bcb95ab62878b2c3d80376895d4a5db66a151e">NVM_SPMLVL_LO_gc</a> = (0x01&lt;&lt;2),  <span class="comment">/* Low level */</span>
<a name="l00999"></a><a class="code" href="iox128a1_8h.html#a8255acd3d803479c800b3aa4e12bcb95ac280d888398a880cecd6d63b72998c03">00999</a>     <a class="code" href="iox128a1_8h.html#a8255acd3d803479c800b3aa4e12bcb95ac280d888398a880cecd6d63b72998c03">NVM_SPMLVL_MED_gc</a> = (0x02&lt;&lt;2),  <span class="comment">/* Medium level */</span>
<a name="l01000"></a><a class="code" href="iox128a1_8h.html#a8255acd3d803479c800b3aa4e12bcb95ad14890b3f3866675d3a64af44fa2e577">01000</a>     <a class="code" href="iox128a1_8h.html#a8255acd3d803479c800b3aa4e12bcb95ad14890b3f3866675d3a64af44fa2e577">NVM_SPMLVL_HI_gc</a> = (0x03&lt;&lt;2),  <span class="comment">/* High level */</span>
<a name="l01001"></a>01001 } <a class="code" href="iox128a1_8h.html#a274515954be3182ff344c576c4590c03">NVM_SPMLVL_t</a>;
<a name="l01002"></a>01002 
<a name="l01003"></a>01003 <span class="comment">/* EEPROM ready interrupt level */</span>
<a name="l01004"></a><a class="code" href="iox128a1_8h.html#a0cf73cf89a619f25fa82208d7668814c">01004</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a0cf73cf89a619f25fa82208d7668814c">NVM_EELVL_enum</a>
<a name="l01005"></a>01005 {
<a name="l01006"></a><a class="code" href="iox128a1_8h.html#a0cf73cf89a619f25fa82208d7668814cac8f75c3c46a2f0b7805e5946f1ba8b2b">01006</a>     <a class="code" href="iox128a1_8h.html#a0cf73cf89a619f25fa82208d7668814cac8f75c3c46a2f0b7805e5946f1ba8b2b">NVM_EELVL_OFF_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* Interrupt disabled */</span>
<a name="l01007"></a><a class="code" href="iox128a1_8h.html#a0cf73cf89a619f25fa82208d7668814ca1a700e621d9267c8cad945efda71a064">01007</a>     <a class="code" href="iox128a1_8h.html#a0cf73cf89a619f25fa82208d7668814ca1a700e621d9267c8cad945efda71a064">NVM_EELVL_LO_gc</a> = (0x01&lt;&lt;0),  <span class="comment">/* Low level */</span>
<a name="l01008"></a><a class="code" href="iox128a1_8h.html#a0cf73cf89a619f25fa82208d7668814cadc25ad8d9082ddcd8581acba7e1b8411">01008</a>     <a class="code" href="iox128a1_8h.html#a0cf73cf89a619f25fa82208d7668814cadc25ad8d9082ddcd8581acba7e1b8411">NVM_EELVL_MED_gc</a> = (0x02&lt;&lt;0),  <span class="comment">/* Medium level */</span>
<a name="l01009"></a><a class="code" href="iox128a1_8h.html#a0cf73cf89a619f25fa82208d7668814cae0846a618b19a7efdcea2ef6af718f72">01009</a>     <a class="code" href="iox128a1_8h.html#a0cf73cf89a619f25fa82208d7668814cae0846a618b19a7efdcea2ef6af718f72">NVM_EELVL_HI_gc</a> = (0x03&lt;&lt;0),  <span class="comment">/* High level */</span>
<a name="l01010"></a>01010 } <a class="code" href="iox128a1_8h.html#a8729a589953536d6f41634e87dad1747">NVM_EELVL_t</a>;
<a name="l01011"></a>01011 
<a name="l01012"></a>01012 <span class="comment">/* Boot lock bits - boot setcion */</span>
<a name="l01013"></a><a class="code" href="iox128a1_8h.html#a54f4b6cb16afdb633486267230472d3e">01013</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a54f4b6cb16afdb633486267230472d3e">NVM_BLBB_enum</a>
<a name="l01014"></a>01014 {
<a name="l01015"></a><a class="code" href="iox128a1_8h.html#a54f4b6cb16afdb633486267230472d3eac85fc4df8d17fbe3949f26033ad69f2b">01015</a>     <a class="code" href="iox128a1_8h.html#a54f4b6cb16afdb633486267230472d3eac85fc4df8d17fbe3949f26033ad69f2b">NVM_BLBB_NOLOCK_gc</a> = (0x03&lt;&lt;6),  <span class="comment">/* No locks */</span>
<a name="l01016"></a><a class="code" href="iox128a1_8h.html#a54f4b6cb16afdb633486267230472d3ea398ccfd66364fc3fc08c6b96d3473d96">01016</a>     <a class="code" href="iox128a1_8h.html#a54f4b6cb16afdb633486267230472d3ea398ccfd66364fc3fc08c6b96d3473d96">NVM_BLBB_WLOCK_gc</a> = (0x02&lt;&lt;6),  <span class="comment">/* Write not allowed */</span>
<a name="l01017"></a><a class="code" href="iox128a1_8h.html#a54f4b6cb16afdb633486267230472d3ea4f7be0800f5e9c48f4fc056f2aa3ea3d">01017</a>     <a class="code" href="iox128a1_8h.html#a54f4b6cb16afdb633486267230472d3ea4f7be0800f5e9c48f4fc056f2aa3ea3d">NVM_BLBB_RLOCK_gc</a> = (0x01&lt;&lt;6),  <span class="comment">/* Read not allowed */</span>
<a name="l01018"></a><a class="code" href="iox128a1_8h.html#a54f4b6cb16afdb633486267230472d3ea914b2fabd8cc0d3e3e265384ddf80fc0">01018</a>     <a class="code" href="iox128a1_8h.html#a54f4b6cb16afdb633486267230472d3ea914b2fabd8cc0d3e3e265384ddf80fc0">NVM_BLBB_RWLOCK_gc</a> = (0x00&lt;&lt;6),  <span class="comment">/* Read and write not allowed */</span>
<a name="l01019"></a>01019 } <a class="code" href="iox128a1_8h.html#aff76dcf1d1289c0af0d576c0c9099b10">NVM_BLBB_t</a>;
<a name="l01020"></a>01020 
<a name="l01021"></a>01021 <span class="comment">/* Boot lock bits - application section */</span>
<a name="l01022"></a><a class="code" href="iox128a1_8h.html#a80a154068d1a13e382484f2bc3f39cb3">01022</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a80a154068d1a13e382484f2bc3f39cb3">NVM_BLBA_enum</a>
<a name="l01023"></a>01023 {
<a name="l01024"></a><a class="code" href="iox128a1_8h.html#a80a154068d1a13e382484f2bc3f39cb3a85d8d4c08363a065b57159f8c92e35cb">01024</a>     <a class="code" href="iox128a1_8h.html#a80a154068d1a13e382484f2bc3f39cb3a85d8d4c08363a065b57159f8c92e35cb">NVM_BLBA_NOLOCK_gc</a> = (0x03&lt;&lt;4),  <span class="comment">/* No locks */</span>
<a name="l01025"></a><a class="code" href="iox128a1_8h.html#a80a154068d1a13e382484f2bc3f39cb3ac4db7edaa8c7ed950dc3aca24f15339b">01025</a>     <a class="code" href="iox128a1_8h.html#a80a154068d1a13e382484f2bc3f39cb3ac4db7edaa8c7ed950dc3aca24f15339b">NVM_BLBA_WLOCK_gc</a> = (0x02&lt;&lt;4),  <span class="comment">/* Write not allowed */</span>
<a name="l01026"></a><a class="code" href="iox128a1_8h.html#a80a154068d1a13e382484f2bc3f39cb3a5d37d66e7bf76d645df6d69f9f4a0522">01026</a>     <a class="code" href="iox128a1_8h.html#a80a154068d1a13e382484f2bc3f39cb3a5d37d66e7bf76d645df6d69f9f4a0522">NVM_BLBA_RLOCK_gc</a> = (0x01&lt;&lt;4),  <span class="comment">/* Read not allowed */</span>
<a name="l01027"></a><a class="code" href="iox128a1_8h.html#a80a154068d1a13e382484f2bc3f39cb3ab9937e8405f792cfcf971a8fcd09dfaf">01027</a>     <a class="code" href="iox128a1_8h.html#a80a154068d1a13e382484f2bc3f39cb3ab9937e8405f792cfcf971a8fcd09dfaf">NVM_BLBA_RWLOCK_gc</a> = (0x00&lt;&lt;4),  <span class="comment">/* Read and write not allowed */</span>
<a name="l01028"></a>01028 } <a class="code" href="iox128a1_8h.html#a30d15c1d771779c681b422a7c8f1b796">NVM_BLBA_t</a>;
<a name="l01029"></a>01029 
<a name="l01030"></a>01030 <span class="comment">/* Boot lock bits - application table section */</span>
<a name="l01031"></a><a class="code" href="iox128a1_8h.html#a56a719c6b168db818d56e0137e826ea3">01031</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a56a719c6b168db818d56e0137e826ea3">NVM_BLBAT_enum</a>
<a name="l01032"></a>01032 {
<a name="l01033"></a><a class="code" href="iox128a1_8h.html#a56a719c6b168db818d56e0137e826ea3a98b6deab6dc257dd5e71cadacaa50691">01033</a>     <a class="code" href="iox128a1_8h.html#a56a719c6b168db818d56e0137e826ea3a98b6deab6dc257dd5e71cadacaa50691">NVM_BLBAT_NOLOCK_gc</a> = (0x03&lt;&lt;2),  <span class="comment">/* No locks */</span>
<a name="l01034"></a><a class="code" href="iox128a1_8h.html#a56a719c6b168db818d56e0137e826ea3a433b4b85fba222ca1613f4c07ec20383">01034</a>     <a class="code" href="iox128a1_8h.html#a56a719c6b168db818d56e0137e826ea3a433b4b85fba222ca1613f4c07ec20383">NVM_BLBAT_WLOCK_gc</a> = (0x02&lt;&lt;2),  <span class="comment">/* Write not allowed */</span>
<a name="l01035"></a><a class="code" href="iox128a1_8h.html#a56a719c6b168db818d56e0137e826ea3a427bd822b933bf7e6b2641d74c4cd43b">01035</a>     <a class="code" href="iox128a1_8h.html#a56a719c6b168db818d56e0137e826ea3a427bd822b933bf7e6b2641d74c4cd43b">NVM_BLBAT_RLOCK_gc</a> = (0x01&lt;&lt;2),  <span class="comment">/* Read not allowed */</span>
<a name="l01036"></a><a class="code" href="iox128a1_8h.html#a56a719c6b168db818d56e0137e826ea3a2cd50658934c846f043c484580f6b1d2">01036</a>     <a class="code" href="iox128a1_8h.html#a56a719c6b168db818d56e0137e826ea3a2cd50658934c846f043c484580f6b1d2">NVM_BLBAT_RWLOCK_gc</a> = (0x00&lt;&lt;2),  <span class="comment">/* Read and write not allowed */</span>
<a name="l01037"></a>01037 } <a class="code" href="iox128a1_8h.html#a0e41baa0f9721757d7256935788ea3e2">NVM_BLBAT_t</a>;
<a name="l01038"></a>01038 
<a name="l01039"></a>01039 <span class="comment">/* Lock bits */</span>
<a name="l01040"></a><a class="code" href="iox128a1_8h.html#acd3ed41772030e5dee2a00139525c119">01040</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#acd3ed41772030e5dee2a00139525c119">NVM_LB_enum</a>
<a name="l01041"></a>01041 {
<a name="l01042"></a><a class="code" href="iox128a1_8h.html#acd3ed41772030e5dee2a00139525c119a85ef36cfa7357ae8d49704e42a5006f7">01042</a>     <a class="code" href="iox128a1_8h.html#acd3ed41772030e5dee2a00139525c119a85ef36cfa7357ae8d49704e42a5006f7">NVM_LB_NOLOCK_gc</a> = (0x03&lt;&lt;0),  <span class="comment">/* No locks */</span>
<a name="l01043"></a><a class="code" href="iox128a1_8h.html#acd3ed41772030e5dee2a00139525c119a77ae061292b0aaa092536649f5742269">01043</a>     <a class="code" href="iox128a1_8h.html#acd3ed41772030e5dee2a00139525c119a77ae061292b0aaa092536649f5742269">NVM_LB_WLOCK_gc</a> = (0x02&lt;&lt;0),  <span class="comment">/* Write not allowed */</span>
<a name="l01044"></a><a class="code" href="iox128a1_8h.html#acd3ed41772030e5dee2a00139525c119ab42aeaab30d36fe79c433f8b3629a93b">01044</a>     <a class="code" href="iox128a1_8h.html#acd3ed41772030e5dee2a00139525c119ab42aeaab30d36fe79c433f8b3629a93b">NVM_LB_RWLOCK_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* Read and write not allowed */</span>
<a name="l01045"></a>01045 } <a class="code" href="iox128a1_8h.html#af4fe7ceb859642283c3e58ed55fb54a9">NVM_LB_t</a>;
<a name="l01046"></a>01046 
<a name="l01047"></a>01047 <span class="comment">/* Boot Loader Section Reset Vector */</span>
<a name="l01048"></a><a class="code" href="iox128a1_8h.html#a8dd76c7efaa5a4e4e08c830cfa8b92a6">01048</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a8dd76c7efaa5a4e4e08c830cfa8b92a6">BOOTRST_enum</a>
<a name="l01049"></a>01049 {
<a name="l01050"></a><a class="code" href="iox128a1_8h.html#a8dd76c7efaa5a4e4e08c830cfa8b92a6acb9644aefcaa824838bee3d96cb1f9d5">01050</a>     <a class="code" href="iox128a1_8h.html#a8dd76c7efaa5a4e4e08c830cfa8b92a6acb9644aefcaa824838bee3d96cb1f9d5">BOOTRST_BOOTLDR_gc</a> = (0x00&lt;&lt;6),  <span class="comment">/* Boot Loader Reset */</span>
<a name="l01051"></a><a class="code" href="iox128a1_8h.html#a8dd76c7efaa5a4e4e08c830cfa8b92a6a8259eab7892ab2f7c97a893f83228daa">01051</a>     <a class="code" href="iox128a1_8h.html#a8dd76c7efaa5a4e4e08c830cfa8b92a6a8259eab7892ab2f7c97a893f83228daa">BOOTRST_APPLICATION_gc</a> = (0x01&lt;&lt;6),  <span class="comment">/* Application Reset */</span>
<a name="l01052"></a>01052 } <a class="code" href="iox128a1_8h.html#a0ca74bc6a4894117c4209b7abf17daf3">BOOTRST_t</a>;
<a name="l01053"></a>01053 
<a name="l01054"></a>01054 <span class="comment">/* BOD operation */</span>
<a name="l01055"></a><a class="code" href="iox128a1_8h.html#a60f7b7eb908c5574f80f5eb25849eff7">01055</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a60f7b7eb908c5574f80f5eb25849eff7">BOD_enum</a>
<a name="l01056"></a>01056 {
<a name="l01057"></a><a class="code" href="iox128a1_8h.html#a60f7b7eb908c5574f80f5eb25849eff7a275e0598e5ee33e35fe3d9db29e42d44">01057</a>     <a class="code" href="iox128a1_8h.html#a60f7b7eb908c5574f80f5eb25849eff7a275e0598e5ee33e35fe3d9db29e42d44">BOD_INSAMPLEDMODE_gc</a> = (0x01&lt;&lt;2),  <span class="comment">/* BOD enabled in sampled mode */</span>
<a name="l01058"></a><a class="code" href="iox128a1_8h.html#a60f7b7eb908c5574f80f5eb25849eff7a16d13cc4c567faac8464fd6d07de2e1d">01058</a>     <a class="code" href="iox128a1_8h.html#a60f7b7eb908c5574f80f5eb25849eff7a16d13cc4c567faac8464fd6d07de2e1d">BOD_CONTINOUSLY_gc</a> = (0x02&lt;&lt;2),  <span class="comment">/* BOD enabled continuously */</span>
<a name="l01059"></a><a class="code" href="iox128a1_8h.html#a60f7b7eb908c5574f80f5eb25849eff7affc41a84b5c5ec7ca283cc2f1d943d78">01059</a>     <a class="code" href="iox128a1_8h.html#a60f7b7eb908c5574f80f5eb25849eff7affc41a84b5c5ec7ca283cc2f1d943d78">BOD_DISABLED_gc</a> = (0x03&lt;&lt;2),  <span class="comment">/* BOD Disabled */</span>
<a name="l01060"></a>01060 } <a class="code" href="iox128a1_8h.html#a76cf4bae2f5b70958fcffb45efe6fc20">BOD_t</a>;
<a name="l01061"></a>01061 
<a name="l01062"></a>01062 <span class="comment">/* Watchdog (Window) Timeout Period */</span>
<a name="l01063"></a><a class="code" href="iox128a1_8h.html#a26ff435e99c33f069fcf63befa9dc9ea">01063</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a26ff435e99c33f069fcf63befa9dc9ea">WD_enum</a>
<a name="l01064"></a>01064 {
<a name="l01065"></a><a class="code" href="iox128a1_8h.html#a26ff435e99c33f069fcf63befa9dc9eaad229b14227b43bd0fb0c171caa056a2a">01065</a>     <a class="code" href="iox128a1_8h.html#a26ff435e99c33f069fcf63befa9dc9eaad229b14227b43bd0fb0c171caa056a2a">WD_8CLK_gc</a> = (0x00&lt;&lt;4),  <span class="comment">/* 8 cycles (8ms @ 3.3V) */</span>
<a name="l01066"></a><a class="code" href="iox128a1_8h.html#a26ff435e99c33f069fcf63befa9dc9eaaf5f43ea478c6ed3f27effbacabfdcd5a">01066</a>     <a class="code" href="iox128a1_8h.html#a26ff435e99c33f069fcf63befa9dc9eaaf5f43ea478c6ed3f27effbacabfdcd5a">WD_16CLK_gc</a> = (0x01&lt;&lt;4),  <span class="comment">/* 16 cycles (16ms @ 3.3V) */</span>
<a name="l01067"></a><a class="code" href="iox128a1_8h.html#a26ff435e99c33f069fcf63befa9dc9eaab9068532982a87b27fb581e91e18ffa8">01067</a>     <a class="code" href="iox128a1_8h.html#a26ff435e99c33f069fcf63befa9dc9eaab9068532982a87b27fb581e91e18ffa8">WD_32CLK_gc</a> = (0x02&lt;&lt;4),  <span class="comment">/* 32 cycles (32ms @ 3.3V) */</span>
<a name="l01068"></a><a class="code" href="iox128a1_8h.html#a26ff435e99c33f069fcf63befa9dc9eaa522c39d96da234589c69e4e89257ad37">01068</a>     <a class="code" href="iox128a1_8h.html#a26ff435e99c33f069fcf63befa9dc9eaa522c39d96da234589c69e4e89257ad37">WD_64CLK_gc</a> = (0x03&lt;&lt;4),  <span class="comment">/* 64 cycles (64ms @ 3.3V) */</span>
<a name="l01069"></a><a class="code" href="iox128a1_8h.html#a26ff435e99c33f069fcf63befa9dc9eaaf0ac06e0f19ccab8b9aef39521fd2751">01069</a>     <a class="code" href="iox128a1_8h.html#a26ff435e99c33f069fcf63befa9dc9eaaf0ac06e0f19ccab8b9aef39521fd2751">WD_128CLK_gc</a> = (0x04&lt;&lt;4),  <span class="comment">/* 128 cycles (0.125s @ 3.3V) */</span>
<a name="l01070"></a><a class="code" href="iox128a1_8h.html#a26ff435e99c33f069fcf63befa9dc9eaa0b26df3821529c5f0c0741f2ea7dc2ef">01070</a>     <a class="code" href="iox128a1_8h.html#a26ff435e99c33f069fcf63befa9dc9eaa0b26df3821529c5f0c0741f2ea7dc2ef">WD_256CLK_gc</a> = (0x05&lt;&lt;4),  <span class="comment">/* 256 cycles (0.25s @ 3.3V) */</span>
<a name="l01071"></a><a class="code" href="iox128a1_8h.html#a26ff435e99c33f069fcf63befa9dc9eaacf2a24cd0c5ef98662fb18ab711baf43">01071</a>     <a class="code" href="iox128a1_8h.html#a26ff435e99c33f069fcf63befa9dc9eaacf2a24cd0c5ef98662fb18ab711baf43">WD_512CLK_gc</a> = (0x06&lt;&lt;4),  <span class="comment">/* 512 cycles (0.5s @ 3.3V) */</span>
<a name="l01072"></a><a class="code" href="iox128a1_8h.html#a26ff435e99c33f069fcf63befa9dc9eaae0c45ac27d059e258cf7c8737c170377">01072</a>     <a class="code" href="iox128a1_8h.html#a26ff435e99c33f069fcf63befa9dc9eaae0c45ac27d059e258cf7c8737c170377">WD_1KCLK_gc</a> = (0x07&lt;&lt;4),  <span class="comment">/* 1K cycles (1s @ 3.3V) */</span>
<a name="l01073"></a><a class="code" href="iox128a1_8h.html#a26ff435e99c33f069fcf63befa9dc9eaaf78752473eefa257f98f6a851ae04dd2">01073</a>     <a class="code" href="iox128a1_8h.html#a26ff435e99c33f069fcf63befa9dc9eaaf78752473eefa257f98f6a851ae04dd2">WD_2KCLK_gc</a> = (0x08&lt;&lt;4),  <span class="comment">/* 2K cycles (2s @ 3.3V) */</span>
<a name="l01074"></a><a class="code" href="iox128a1_8h.html#a26ff435e99c33f069fcf63befa9dc9eaacf085dc30f701a8dbb5218b547f26c40">01074</a>     <a class="code" href="iox128a1_8h.html#a26ff435e99c33f069fcf63befa9dc9eaacf085dc30f701a8dbb5218b547f26c40">WD_4KCLK_gc</a> = (0x09&lt;&lt;4),  <span class="comment">/* 4K cycles (4s @ 3.3V) */</span>
<a name="l01075"></a><a class="code" href="iox128a1_8h.html#a26ff435e99c33f069fcf63befa9dc9eaacf45e34cad6d44257ab8527672fc9ef3">01075</a>     <a class="code" href="iox128a1_8h.html#a26ff435e99c33f069fcf63befa9dc9eaacf45e34cad6d44257ab8527672fc9ef3">WD_8KCLK_gc</a> = (0x0A&lt;&lt;4),  <span class="comment">/* 8K cycles (8s @ 3.3V) */</span>
<a name="l01076"></a>01076 } <a class="code" href="iox128a1_8h.html#ae50af00bec284eb81de5901cceced144">WD_t</a>;
<a name="l01077"></a>01077 
<a name="l01078"></a>01078 <span class="comment">/* Start-up Time */</span>
<a name="l01079"></a><a class="code" href="iox128a1_8h.html#ae84c0d43f1d0d4300ed5a38d295b7945">01079</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#ae84c0d43f1d0d4300ed5a38d295b7945">SUT_enum</a>
<a name="l01080"></a>01080 {
<a name="l01081"></a><a class="code" href="iox128a1_8h.html#ae84c0d43f1d0d4300ed5a38d295b7945a7f972bd32dc513b434b9b117e4115386">01081</a>     <a class="code" href="iox128a1_8h.html#ae84c0d43f1d0d4300ed5a38d295b7945a7f972bd32dc513b434b9b117e4115386">SUT_0MS_gc</a> = (0x03&lt;&lt;2),  <span class="comment">/* 0 ms */</span>
<a name="l01082"></a><a class="code" href="iox128a1_8h.html#ae84c0d43f1d0d4300ed5a38d295b7945adf42f5105547698a40b30042bd8f074b">01082</a>     <a class="code" href="iox128a1_8h.html#ae84c0d43f1d0d4300ed5a38d295b7945adf42f5105547698a40b30042bd8f074b">SUT_4MS_gc</a> = (0x01&lt;&lt;2),  <span class="comment">/* 4 ms */</span>
<a name="l01083"></a><a class="code" href="iox128a1_8h.html#ae84c0d43f1d0d4300ed5a38d295b7945a03984e24205eed4f257879d39a63a1a4">01083</a>     <a class="code" href="iox128a1_8h.html#ae84c0d43f1d0d4300ed5a38d295b7945a03984e24205eed4f257879d39a63a1a4">SUT_64MS_gc</a> = (0x00&lt;&lt;2),  <span class="comment">/* 64 ms */</span>
<a name="l01084"></a>01084 } <a class="code" href="iox128a1_8h.html#a47590454801a174428f65ed3c61c66cb">SUT_t</a>;
<a name="l01085"></a>01085 
<a name="l01086"></a>01086 <span class="comment">/* Brown Out Detection Voltage Level */</span>
<a name="l01087"></a><a class="code" href="iox128a1_8h.html#a3e6ebe650a786a63a6a4a04f2605a1cb">01087</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a3e6ebe650a786a63a6a4a04f2605a1cb">BODLVL_enum</a>
<a name="l01088"></a>01088 {
<a name="l01089"></a><a class="code" href="iox128a1_8h.html#a3e6ebe650a786a63a6a4a04f2605a1cbafca7a0d98442aa273d5125eb9ee24c79">01089</a>     <a class="code" href="iox128a1_8h.html#a3e6ebe650a786a63a6a4a04f2605a1cbafca7a0d98442aa273d5125eb9ee24c79">BODLVL_1V6_gc</a> = (0x07&lt;&lt;0),  <span class="comment">/* 1.6 V */</span>
<a name="l01090"></a><a class="code" href="iox128a1_8h.html#a3e6ebe650a786a63a6a4a04f2605a1cba8fe3b1ea09a95fb072efb05b49497d90">01090</a>     <a class="code" href="iox128a1_8h.html#a3e6ebe650a786a63a6a4a04f2605a1cba8fe3b1ea09a95fb072efb05b49497d90">BODLVL_1V9_gc</a> = (0x06&lt;&lt;0),  <span class="comment">/* 1.8 V */</span>
<a name="l01091"></a><a class="code" href="iox128a1_8h.html#a3e6ebe650a786a63a6a4a04f2605a1cba582a08a7c12d413817ce2144bff60d5b">01091</a>     <a class="code" href="iox128a1_8h.html#a3e6ebe650a786a63a6a4a04f2605a1cba582a08a7c12d413817ce2144bff60d5b">BODLVL_2V1_gc</a> = (0x05&lt;&lt;0),  <span class="comment">/* 2.0 V */</span>
<a name="l01092"></a><a class="code" href="iox128a1_8h.html#a3e6ebe650a786a63a6a4a04f2605a1cbabad7580df0d30e60ebce36befbdb726d">01092</a>     <a class="code" href="iox128a1_8h.html#a3e6ebe650a786a63a6a4a04f2605a1cbabad7580df0d30e60ebce36befbdb726d">BODLVL_2V4_gc</a> = (0x04&lt;&lt;0),  <span class="comment">/* 2.2 V */</span>
<a name="l01093"></a><a class="code" href="iox128a1_8h.html#a3e6ebe650a786a63a6a4a04f2605a1cba92558a4856630ebe411c7aa72885185e">01093</a>     <a class="code" href="iox128a1_8h.html#a3e6ebe650a786a63a6a4a04f2605a1cba92558a4856630ebe411c7aa72885185e">BODLVL_2V6_gc</a> = (0x03&lt;&lt;0),  <span class="comment">/* 2.4 V */</span>
<a name="l01094"></a><a class="code" href="iox128a1_8h.html#a3e6ebe650a786a63a6a4a04f2605a1cbae380a33e43ee8ef865aeac000fd246d6">01094</a>     <a class="code" href="iox128a1_8h.html#a3e6ebe650a786a63a6a4a04f2605a1cbae380a33e43ee8ef865aeac000fd246d6">BODLVL_2V9_gc</a> = (0x02&lt;&lt;0),  <span class="comment">/* 2.7 V */</span>
<a name="l01095"></a><a class="code" href="iox128a1_8h.html#a3e6ebe650a786a63a6a4a04f2605a1cba3fab1b0296c88bd9bb2d7ad03717f5fc">01095</a>     <a class="code" href="iox128a1_8h.html#a3e6ebe650a786a63a6a4a04f2605a1cba3fab1b0296c88bd9bb2d7ad03717f5fc">BODLVL_3V2_gc</a> = (0x01&lt;&lt;0),  <span class="comment">/* 2.9 V */</span>
<a name="l01096"></a>01096 } <a class="code" href="iox128a1_8h.html#a345c39e34398dc0cd4af55ec8a35aea1">BODLVL_t</a>;
<a name="l01097"></a>01097 
<a name="l01098"></a>01098 
<a name="l01099"></a>01099 <span class="comment">/*</span>
<a name="l01100"></a>01100 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l01101"></a>01101 <span class="comment">AC - Analog Comparator</span>
<a name="l01102"></a>01102 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l01103"></a>01103 <span class="comment">*/</span>
<a name="l01104"></a>01104 
<a name="l01105"></a>01105 <span class="comment">/* Analog Comparator */</span>
<a name="l01106"></a><a class="code" href="struct_a_c__struct.html">01106</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_a_c__struct.html">AC_struct</a>
<a name="l01107"></a>01107 {
<a name="l01108"></a><a class="code" href="struct_a_c__struct.html#a735749b8d1bb05682d363f3ac4b3f9a7">01108</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_c__struct.html#a735749b8d1bb05682d363f3ac4b3f9a7">AC0CTRL</a>;  <span class="comment">/* Comparator 0 Control */</span>
<a name="l01109"></a><a class="code" href="struct_a_c__struct.html#a87a05f04707d487255222f467508dbca">01109</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_c__struct.html#a87a05f04707d487255222f467508dbca">AC1CTRL</a>;  <span class="comment">/* Comparator 1 Control */</span>
<a name="l01110"></a><a class="code" href="struct_a_c__struct.html#a1d590cfc0a8de5ed78d5afe222cadf7e">01110</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_c__struct.html#a1d590cfc0a8de5ed78d5afe222cadf7e">AC0MUXCTRL</a>;  <span class="comment">/* Comparator 0 MUX Control */</span>
<a name="l01111"></a><a class="code" href="struct_a_c__struct.html#a042c0a43ce91331ff012ec6acf5b7b49">01111</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_c__struct.html#a042c0a43ce91331ff012ec6acf5b7b49">AC1MUXCTRL</a>;  <span class="comment">/* Comparator 1 MUX Control */</span>
<a name="l01112"></a><a class="code" href="struct_a_c__struct.html#aba3a132516f20876ebabdfec5110dbb2">01112</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_c__struct.html#aba3a132516f20876ebabdfec5110dbb2">CTRLA</a>;  <span class="comment">/* Control Register A */</span>
<a name="l01113"></a><a class="code" href="struct_a_c__struct.html#a15795c599244a4e81d354e29cd44c1bb">01113</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_c__struct.html#a15795c599244a4e81d354e29cd44c1bb">CTRLB</a>;  <span class="comment">/* Control Register B */</span>
<a name="l01114"></a><a class="code" href="struct_a_c__struct.html#a7cbcb49f6e967b6dd10d42667fd3aef7">01114</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_c__struct.html#a7cbcb49f6e967b6dd10d42667fd3aef7">WINCTRL</a>;  <span class="comment">/* Window Mode Control */</span>
<a name="l01115"></a><a class="code" href="struct_a_c__struct.html#a151d447d35de8c9678466479ba5f1f4b">01115</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_c__struct.html#a151d447d35de8c9678466479ba5f1f4b">STATUS</a>;  <span class="comment">/* Status */</span>
<a name="l01116"></a>01116 } <a class="code" href="iox128a1_8h.html#a417fadeb1c5cadb20b5653ddc4ed51fb">AC_t</a>;
<a name="l01117"></a>01117 
<a name="l01118"></a>01118 <span class="comment">/* Interrupt mode */</span>
<a name="l01119"></a><a class="code" href="iox128a1_8h.html#a1f9b35f38e0d589d70c3caa3860452cc">01119</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a1f9b35f38e0d589d70c3caa3860452cc">AC_INTMODE_enum</a>
<a name="l01120"></a>01120 {
<a name="l01121"></a><a class="code" href="iox128a1_8h.html#a1f9b35f38e0d589d70c3caa3860452ccace5bb5ed5f6b532bb798ca7825d17cad">01121</a>     <a class="code" href="iox128a1_8h.html#a1f9b35f38e0d589d70c3caa3860452ccace5bb5ed5f6b532bb798ca7825d17cad">AC_INTMODE_BOTHEDGES_gc</a> = (0x00&lt;&lt;6),  <span class="comment">/* Interrupt on both edges */</span>
<a name="l01122"></a><a class="code" href="iox128a1_8h.html#a1f9b35f38e0d589d70c3caa3860452cca0d5999918ab8a9791a1e5a9e7e7c62fb">01122</a>     <a class="code" href="iox128a1_8h.html#a1f9b35f38e0d589d70c3caa3860452cca0d5999918ab8a9791a1e5a9e7e7c62fb">AC_INTMODE_FALLING_gc</a> = (0x02&lt;&lt;6),  <span class="comment">/* Interrupt on falling edge */</span>
<a name="l01123"></a><a class="code" href="iox128a1_8h.html#a1f9b35f38e0d589d70c3caa3860452ccab2e353ddbb12fa05687dd962aa5b5bba">01123</a>     <a class="code" href="iox128a1_8h.html#a1f9b35f38e0d589d70c3caa3860452ccab2e353ddbb12fa05687dd962aa5b5bba">AC_INTMODE_RISING_gc</a> = (0x03&lt;&lt;6),  <span class="comment">/* Interrupt on rising edge */</span>
<a name="l01124"></a>01124 } <a class="code" href="iox128a1_8h.html#af076c7ed775f35fa0554e9f1ce823f3f">AC_INTMODE_t</a>;
<a name="l01125"></a>01125 
<a name="l01126"></a>01126 <span class="comment">/* Interrupt level */</span>
<a name="l01127"></a><a class="code" href="iox128a1_8h.html#a8c2acf460e33cab635f643e0266db0b3">01127</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a8c2acf460e33cab635f643e0266db0b3">AC_INTLVL_enum</a>
<a name="l01128"></a>01128 {
<a name="l01129"></a><a class="code" href="iox128a1_8h.html#a8c2acf460e33cab635f643e0266db0b3ab965d47c1648e3fe59a03cb789a99070">01129</a>     <a class="code" href="iox128a1_8h.html#a8c2acf460e33cab635f643e0266db0b3ab965d47c1648e3fe59a03cb789a99070">AC_INTLVL_OFF_gc</a> = (0x00&lt;&lt;4),  <span class="comment">/* Interrupt disabled */</span>
<a name="l01130"></a><a class="code" href="iox128a1_8h.html#a8c2acf460e33cab635f643e0266db0b3a3ed75c042692ce39ebeeea757e6141ee">01130</a>     <a class="code" href="iox128a1_8h.html#a8c2acf460e33cab635f643e0266db0b3a3ed75c042692ce39ebeeea757e6141ee">AC_INTLVL_LO_gc</a> = (0x01&lt;&lt;4),  <span class="comment">/* Low level */</span>
<a name="l01131"></a><a class="code" href="iox128a1_8h.html#a8c2acf460e33cab635f643e0266db0b3a7dbe675ebb5612eb85ef3d02401049f6">01131</a>     <a class="code" href="iox128a1_8h.html#a8c2acf460e33cab635f643e0266db0b3a7dbe675ebb5612eb85ef3d02401049f6">AC_INTLVL_MED_gc</a> = (0x02&lt;&lt;4),  <span class="comment">/* Medium level */</span>
<a name="l01132"></a><a class="code" href="iox128a1_8h.html#a8c2acf460e33cab635f643e0266db0b3a02729f419d314085a9d766c8cb4a4177">01132</a>     <a class="code" href="iox128a1_8h.html#a8c2acf460e33cab635f643e0266db0b3a02729f419d314085a9d766c8cb4a4177">AC_INTLVL_HI_gc</a> = (0x03&lt;&lt;4),  <span class="comment">/* High level */</span>
<a name="l01133"></a>01133 } <a class="code" href="iox128a1_8h.html#a83cd3ad8d69cb013bebdfdeeaec954e4">AC_INTLVL_t</a>;
<a name="l01134"></a>01134 
<a name="l01135"></a>01135 <span class="comment">/* Hysteresis mode selection */</span>
<a name="l01136"></a><a class="code" href="iox128a1_8h.html#ab88eb86e1ae5c3dfdcc8d7782b75e146">01136</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#ab88eb86e1ae5c3dfdcc8d7782b75e146">AC_HYSMODE_enum</a>
<a name="l01137"></a>01137 {
<a name="l01138"></a><a class="code" href="iox128a1_8h.html#ab88eb86e1ae5c3dfdcc8d7782b75e146a7df7e41678370b199557171c180aa4c9">01138</a>     <a class="code" href="iox128a1_8h.html#ab88eb86e1ae5c3dfdcc8d7782b75e146a7df7e41678370b199557171c180aa4c9">AC_HYSMODE_NO_gc</a> = (0x00&lt;&lt;1),  <span class="comment">/* No hysteresis */</span>
<a name="l01139"></a><a class="code" href="iox128a1_8h.html#ab88eb86e1ae5c3dfdcc8d7782b75e146a70f903d6c1f6465507bf31acd63a5c42">01139</a>     <a class="code" href="iox128a1_8h.html#ab88eb86e1ae5c3dfdcc8d7782b75e146a70f903d6c1f6465507bf31acd63a5c42">AC_HYSMODE_SMALL_gc</a> = (0x01&lt;&lt;1),  <span class="comment">/* Small hysteresis */</span>
<a name="l01140"></a><a class="code" href="iox128a1_8h.html#ab88eb86e1ae5c3dfdcc8d7782b75e146ab7fd40909ad34718e06715c0e9c15eae">01140</a>     <a class="code" href="iox128a1_8h.html#ab88eb86e1ae5c3dfdcc8d7782b75e146ab7fd40909ad34718e06715c0e9c15eae">AC_HYSMODE_LARGE_gc</a> = (0x02&lt;&lt;1),  <span class="comment">/* Large hysteresis */</span>
<a name="l01141"></a>01141 } <a class="code" href="iox128a1_8h.html#a6f002ee6f23295cdc8c8264356cab8df">AC_HYSMODE_t</a>;
<a name="l01142"></a>01142 
<a name="l01143"></a>01143 <span class="comment">/* Positive input multiplexer selection */</span>
<a name="l01144"></a><a class="code" href="iox128a1_8h.html#aa6082b3751470d53473043d2a140e45c">01144</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#aa6082b3751470d53473043d2a140e45c">AC_MUXPOS_enum</a>
<a name="l01145"></a>01145 {
<a name="l01146"></a><a class="code" href="iox128a1_8h.html#aa6082b3751470d53473043d2a140e45cad421c3591875a165a3917a22aa174e79">01146</a>     <a class="code" href="iox128a1_8h.html#aa6082b3751470d53473043d2a140e45cad421c3591875a165a3917a22aa174e79">AC_MUXPOS_PIN0_gc</a> = (0x00&lt;&lt;3),  <span class="comment">/* Pin 0 */</span>
<a name="l01147"></a><a class="code" href="iox128a1_8h.html#aa6082b3751470d53473043d2a140e45caa537d40e367e45f19a46523c7295e0e4">01147</a>     <a class="code" href="iox128a1_8h.html#aa6082b3751470d53473043d2a140e45caa537d40e367e45f19a46523c7295e0e4">AC_MUXPOS_PIN1_gc</a> = (0x01&lt;&lt;3),  <span class="comment">/* Pin 1 */</span>
<a name="l01148"></a><a class="code" href="iox128a1_8h.html#aa6082b3751470d53473043d2a140e45caa4c6ffc47896aeb782bee457499f25b4">01148</a>     <a class="code" href="iox128a1_8h.html#aa6082b3751470d53473043d2a140e45caa4c6ffc47896aeb782bee457499f25b4">AC_MUXPOS_PIN2_gc</a> = (0x02&lt;&lt;3),  <span class="comment">/* Pin 2 */</span>
<a name="l01149"></a><a class="code" href="iox128a1_8h.html#aa6082b3751470d53473043d2a140e45cac0e2c4e1d783f205c5093d4a159602d1">01149</a>     <a class="code" href="iox128a1_8h.html#aa6082b3751470d53473043d2a140e45cac0e2c4e1d783f205c5093d4a159602d1">AC_MUXPOS_PIN3_gc</a> = (0x03&lt;&lt;3),  <span class="comment">/* Pin 3 */</span>
<a name="l01150"></a><a class="code" href="iox128a1_8h.html#aa6082b3751470d53473043d2a140e45cab763010e401a184f9a27bac266475073">01150</a>     <a class="code" href="iox128a1_8h.html#aa6082b3751470d53473043d2a140e45cab763010e401a184f9a27bac266475073">AC_MUXPOS_PIN4_gc</a> = (0x04&lt;&lt;3),  <span class="comment">/* Pin 4 */</span>
<a name="l01151"></a><a class="code" href="iox128a1_8h.html#aa6082b3751470d53473043d2a140e45ca819322e14823308fe986d8b7cb7cb678">01151</a>     <a class="code" href="iox128a1_8h.html#aa6082b3751470d53473043d2a140e45ca819322e14823308fe986d8b7cb7cb678">AC_MUXPOS_PIN5_gc</a> = (0x05&lt;&lt;3),  <span class="comment">/* Pin 5 */</span>
<a name="l01152"></a><a class="code" href="iox128a1_8h.html#aa6082b3751470d53473043d2a140e45ca8b94d65f3507c2c346300725dacc84ef">01152</a>     <a class="code" href="iox128a1_8h.html#aa6082b3751470d53473043d2a140e45ca8b94d65f3507c2c346300725dacc84ef">AC_MUXPOS_PIN6_gc</a> = (0x06&lt;&lt;3),  <span class="comment">/* Pin 6 */</span>
<a name="l01153"></a><a class="code" href="iox128a1_8h.html#aa6082b3751470d53473043d2a140e45ca5d143000caa1e7b35f82be3358a902d6">01153</a>     <a class="code" href="iox128a1_8h.html#aa6082b3751470d53473043d2a140e45ca5d143000caa1e7b35f82be3358a902d6">AC_MUXPOS_DAC_gc</a> = (0x07&lt;&lt;3),  <span class="comment">/* DAC output */</span>
<a name="l01154"></a>01154 } <a class="code" href="iox128a1_8h.html#a2cd275efab1101ca69f43de0b94a5855">AC_MUXPOS_t</a>;
<a name="l01155"></a>01155 
<a name="l01156"></a>01156 <span class="comment">/* Negative input multiplexer selection */</span>
<a name="l01157"></a><a class="code" href="iox128a1_8h.html#a770b97a45b7bf8e438675bfa78d1bece">01157</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a770b97a45b7bf8e438675bfa78d1bece">AC_MUXNEG_enum</a>
<a name="l01158"></a>01158 {
<a name="l01159"></a><a class="code" href="iox128a1_8h.html#a770b97a45b7bf8e438675bfa78d1becea3bf5c57995b42b1785e56bb995a7a083">01159</a>     <a class="code" href="iox128a1_8h.html#a770b97a45b7bf8e438675bfa78d1becea3bf5c57995b42b1785e56bb995a7a083">AC_MUXNEG_PIN0_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* Pin 0 */</span>
<a name="l01160"></a><a class="code" href="iox128a1_8h.html#a770b97a45b7bf8e438675bfa78d1becea5e02410b3b255f998cf22a0ee3445a84">01160</a>     <a class="code" href="iox128a1_8h.html#a770b97a45b7bf8e438675bfa78d1becea5e02410b3b255f998cf22a0ee3445a84">AC_MUXNEG_PIN1_gc</a> = (0x01&lt;&lt;0),  <span class="comment">/* Pin 1 */</span>
<a name="l01161"></a><a class="code" href="iox128a1_8h.html#a770b97a45b7bf8e438675bfa78d1becea594b0c977b5694835149c0c9f1d8034c">01161</a>     <a class="code" href="iox128a1_8h.html#a770b97a45b7bf8e438675bfa78d1becea594b0c977b5694835149c0c9f1d8034c">AC_MUXNEG_PIN3_gc</a> = (0x02&lt;&lt;0),  <span class="comment">/* Pin 3 */</span>
<a name="l01162"></a><a class="code" href="iox128a1_8h.html#a770b97a45b7bf8e438675bfa78d1becea94d4d444770ad8100e9429d5d6c4d0de">01162</a>     <a class="code" href="iox128a1_8h.html#a770b97a45b7bf8e438675bfa78d1becea94d4d444770ad8100e9429d5d6c4d0de">AC_MUXNEG_PIN5_gc</a> = (0x03&lt;&lt;0),  <span class="comment">/* Pin 5 */</span>
<a name="l01163"></a><a class="code" href="iox128a1_8h.html#a770b97a45b7bf8e438675bfa78d1becea684182ccb748ea73dd6fdfc4ac716f06">01163</a>     <a class="code" href="iox128a1_8h.html#a770b97a45b7bf8e438675bfa78d1becea684182ccb748ea73dd6fdfc4ac716f06">AC_MUXNEG_PIN7_gc</a> = (0x04&lt;&lt;0),  <span class="comment">/* Pin 7 */</span>
<a name="l01164"></a><a class="code" href="iox128a1_8h.html#a770b97a45b7bf8e438675bfa78d1becea23b4cd784c1948c6c6b54425d1b46523">01164</a>     <a class="code" href="iox128a1_8h.html#a770b97a45b7bf8e438675bfa78d1becea23b4cd784c1948c6c6b54425d1b46523">AC_MUXNEG_DAC_gc</a> = (0x05&lt;&lt;0),  <span class="comment">/* DAC output */</span>
<a name="l01165"></a><a class="code" href="iox128a1_8h.html#a770b97a45b7bf8e438675bfa78d1becea940b518f2e26cf6385538efb100d17df">01165</a>     <a class="code" href="iox128a1_8h.html#a770b97a45b7bf8e438675bfa78d1becea940b518f2e26cf6385538efb100d17df">AC_MUXNEG_BANDGAP_gc</a> = (0x06&lt;&lt;0),  <span class="comment">/* Bandgap Reference */</span>
<a name="l01166"></a><a class="code" href="iox128a1_8h.html#a770b97a45b7bf8e438675bfa78d1becea775737515c92d9f62d260495ae2824dd">01166</a>     <a class="code" href="iox128a1_8h.html#a770b97a45b7bf8e438675bfa78d1becea775737515c92d9f62d260495ae2824dd">AC_MUXNEG_SCALER_gc</a> = (0x07&lt;&lt;0),  <span class="comment">/* Internal voltage scaler */</span>
<a name="l01167"></a>01167 } <a class="code" href="iox128a1_8h.html#a5161a48c3ad3344c60ac1ae4f3f849e1">AC_MUXNEG_t</a>;
<a name="l01168"></a>01168 
<a name="l01169"></a>01169 <span class="comment">/* Windows interrupt mode */</span>
<a name="l01170"></a><a class="code" href="iox128a1_8h.html#acdb71adc84a299242ee39b3b6ecd5d5e">01170</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#acdb71adc84a299242ee39b3b6ecd5d5e">AC_WINTMODE_enum</a>
<a name="l01171"></a>01171 {
<a name="l01172"></a><a class="code" href="iox128a1_8h.html#acdb71adc84a299242ee39b3b6ecd5d5eac4b6da01e7887bf02899989ef2dc151e">01172</a>     <a class="code" href="iox128a1_8h.html#acdb71adc84a299242ee39b3b6ecd5d5eac4b6da01e7887bf02899989ef2dc151e">AC_WINTMODE_ABOVE_gc</a> = (0x00&lt;&lt;2),  <span class="comment">/* Interrupt on above window */</span>
<a name="l01173"></a><a class="code" href="iox128a1_8h.html#acdb71adc84a299242ee39b3b6ecd5d5eaee7b5aa365ee5060e567ce78dd0de7f3">01173</a>     <a class="code" href="iox128a1_8h.html#acdb71adc84a299242ee39b3b6ecd5d5eaee7b5aa365ee5060e567ce78dd0de7f3">AC_WINTMODE_INSIDE_gc</a> = (0x01&lt;&lt;2),  <span class="comment">/* Interrupt on inside window */</span>
<a name="l01174"></a><a class="code" href="iox128a1_8h.html#acdb71adc84a299242ee39b3b6ecd5d5ea5e17b675eefd0abc4deb1e752cf09a81">01174</a>     <a class="code" href="iox128a1_8h.html#acdb71adc84a299242ee39b3b6ecd5d5ea5e17b675eefd0abc4deb1e752cf09a81">AC_WINTMODE_BELOW_gc</a> = (0x02&lt;&lt;2),  <span class="comment">/* Interrupt on below window */</span>
<a name="l01175"></a><a class="code" href="iox128a1_8h.html#acdb71adc84a299242ee39b3b6ecd5d5ea60663168b5a6d9e3036424c4f58bb45a">01175</a>     <a class="code" href="iox128a1_8h.html#acdb71adc84a299242ee39b3b6ecd5d5ea60663168b5a6d9e3036424c4f58bb45a">AC_WINTMODE_OUTSIDE_gc</a> = (0x03&lt;&lt;2),  <span class="comment">/* Interrupt on outside window */</span>
<a name="l01176"></a>01176 } <a class="code" href="iox128a1_8h.html#a09465a5c1dbfd38f31b6f6142a4ac650">AC_WINTMODE_t</a>;
<a name="l01177"></a>01177 
<a name="l01178"></a>01178 <span class="comment">/* Window interrupt level */</span>
<a name="l01179"></a><a class="code" href="iox128a1_8h.html#ae1d6141f850b2647d89c2aa28932c98b">01179</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#ae1d6141f850b2647d89c2aa28932c98b">AC_WINTLVL_enum</a>
<a name="l01180"></a>01180 {
<a name="l01181"></a><a class="code" href="iox128a1_8h.html#ae1d6141f850b2647d89c2aa28932c98ba2ed1cbf55390b342ff50e32c83cfd264">01181</a>     <a class="code" href="iox128a1_8h.html#ae1d6141f850b2647d89c2aa28932c98ba2ed1cbf55390b342ff50e32c83cfd264">AC_WINTLVL_OFF_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* Interrupt disabled */</span>
<a name="l01182"></a><a class="code" href="iox128a1_8h.html#ae1d6141f850b2647d89c2aa28932c98ba5baf729605daabbd1bc3566feb52d6c6">01182</a>     <a class="code" href="iox128a1_8h.html#ae1d6141f850b2647d89c2aa28932c98ba5baf729605daabbd1bc3566feb52d6c6">AC_WINTLVL_LO_gc</a> = (0x01&lt;&lt;0),  <span class="comment">/* Low priority */</span>
<a name="l01183"></a><a class="code" href="iox128a1_8h.html#ae1d6141f850b2647d89c2aa28932c98babd3b0f65ed0b219cbe515dc0f7fc6eb7">01183</a>     <a class="code" href="iox128a1_8h.html#ae1d6141f850b2647d89c2aa28932c98babd3b0f65ed0b219cbe515dc0f7fc6eb7">AC_WINTLVL_MED_gc</a> = (0x02&lt;&lt;0),  <span class="comment">/* Medium priority */</span>
<a name="l01184"></a><a class="code" href="iox128a1_8h.html#ae1d6141f850b2647d89c2aa28932c98ba4498b011c97333fda3f52a314bbbd30e">01184</a>     <a class="code" href="iox128a1_8h.html#ae1d6141f850b2647d89c2aa28932c98ba4498b011c97333fda3f52a314bbbd30e">AC_WINTLVL_HI_gc</a> = (0x03&lt;&lt;0),  <span class="comment">/* High priority */</span>
<a name="l01185"></a>01185 } <a class="code" href="iox128a1_8h.html#ab112c5ee715f61a0945fb21c3f7420ba">AC_WINTLVL_t</a>;
<a name="l01186"></a>01186 
<a name="l01187"></a>01187 <span class="comment">/* Window mode state */</span>
<a name="l01188"></a><a class="code" href="iox128a1_8h.html#a2a149d9fb030d0a0a3effcc979434b9c">01188</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a2a149d9fb030d0a0a3effcc979434b9c">AC_WSTATE_enum</a>
<a name="l01189"></a>01189 {
<a name="l01190"></a><a class="code" href="iox128a1_8h.html#a2a149d9fb030d0a0a3effcc979434b9cae446c9f3570604901801539a1b97573a">01190</a>     <a class="code" href="iox128a1_8h.html#a2a149d9fb030d0a0a3effcc979434b9cae446c9f3570604901801539a1b97573a">AC_WSTATE_ABOVE_gc</a> = (0x00&lt;&lt;6),  <span class="comment">/* Signal above window */</span>
<a name="l01191"></a><a class="code" href="iox128a1_8h.html#a2a149d9fb030d0a0a3effcc979434b9ca46107c648fad7e7d8bcd5a2ca1d14693">01191</a>     <a class="code" href="iox128a1_8h.html#a2a149d9fb030d0a0a3effcc979434b9ca46107c648fad7e7d8bcd5a2ca1d14693">AC_WSTATE_INSIDE_gc</a> = (0x01&lt;&lt;6),  <span class="comment">/* Signal inside window */</span>
<a name="l01192"></a><a class="code" href="iox128a1_8h.html#a2a149d9fb030d0a0a3effcc979434b9caf4a6ac9823e8bb9ea971eda5d9fe8ac5">01192</a>     <a class="code" href="iox128a1_8h.html#a2a149d9fb030d0a0a3effcc979434b9caf4a6ac9823e8bb9ea971eda5d9fe8ac5">AC_WSTATE_BELOW_gc</a> = (0x02&lt;&lt;6),  <span class="comment">/* Signal below window */</span>
<a name="l01193"></a>01193 } <a class="code" href="iox128a1_8h.html#aef7cc0914def00cf74ef463605bbf2d7">AC_WSTATE_t</a>;
<a name="l01194"></a>01194 
<a name="l01195"></a>01195 
<a name="l01196"></a>01196 <span class="comment">/*</span>
<a name="l01197"></a>01197 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l01198"></a>01198 <span class="comment">ADC - Analog/Digital Converter</span>
<a name="l01199"></a>01199 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l01200"></a>01200 <span class="comment">*/</span>
<a name="l01201"></a>01201 
<a name="l01202"></a>01202 <span class="comment">/* ADC Channel */</span>
<a name="l01203"></a><a class="code" href="struct_a_d_c___c_h__struct.html">01203</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_a_d_c___c_h__struct.html">ADC_CH_struct</a>
<a name="l01204"></a>01204 {
<a name="l01205"></a><a class="code" href="struct_a_d_c___c_h__struct.html#a93d0ad00eafa073687ee9d77727f6b71">01205</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_d_c___c_h__struct.html#a93d0ad00eafa073687ee9d77727f6b71">CTRL</a>;  <span class="comment">/* Control Register */</span>
<a name="l01206"></a><a class="code" href="struct_a_d_c___c_h__struct.html#afcc2633eeff22d3cc02bdda1c6b3070f">01206</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_d_c___c_h__struct.html#afcc2633eeff22d3cc02bdda1c6b3070f">MUXCTRL</a>;  <span class="comment">/* MUX Control */</span>
<a name="l01207"></a><a class="code" href="struct_a_d_c___c_h__struct.html#aa4edf87afea8607ca769c7644077f53b">01207</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_d_c___c_h__struct.html#aa4edf87afea8607ca769c7644077f53b">INTCTRL</a>;  <span class="comment">/* Channel Interrupt Control */</span>
<a name="l01208"></a><a class="code" href="struct_a_d_c___c_h__struct.html#a05abbe1a86ed1ab85ecd3d1c65828e7d">01208</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_d_c___c_h__struct.html#a05abbe1a86ed1ab85ecd3d1c65828e7d">INTFLAGS</a>;  <span class="comment">/* Interrupt Flags */</span>
<a name="l01209"></a>01209     <a class="code" href="struct_a_d_c___c_h__struct.html#ab8b10a262a98933419b594bdfe6ecc7a">_WORDREGISTER</a>(RES);  <span class="comment">/* Channel Result */</span>
<a name="l01210"></a><a class="code" href="struct_a_d_c___c_h__struct.html#af653adc54953386f00d623f98610bf7c">01210</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_d_c___c_h__struct.html#af653adc54953386f00d623f98610bf7c">reserved_0x6</a>;
<a name="l01211"></a><a class="code" href="struct_a_d_c___c_h__struct.html#aa60ced5f03cdba546bab8a497ae05ea8">01211</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_d_c___c_h__struct.html#aa60ced5f03cdba546bab8a497ae05ea8">reserved_0x7</a>;
<a name="l01212"></a>01212 } <a class="code" href="iox128a1_8h.html#ada04c45dcf1cb7c63ddd9c16c8ad0baa">ADC_CH_t</a>;
<a name="l01213"></a>01213 
<a name="l01214"></a>01214 <span class="comment">/*</span>
<a name="l01215"></a>01215 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l01216"></a>01216 <span class="comment">ADC - Analog/Digital Converter</span>
<a name="l01217"></a>01217 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l01218"></a>01218 <span class="comment">*/</span>
<a name="l01219"></a>01219 
<a name="l01220"></a>01220 <span class="comment">/* Analog-to-Digital Converter */</span>
<a name="l01221"></a><a class="code" href="struct_a_d_c__struct.html">01221</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_a_d_c__struct.html">ADC_struct</a>
<a name="l01222"></a>01222 {
<a name="l01223"></a><a class="code" href="struct_a_d_c__struct.html#af84b13abc5531bde977f155a068b1037">01223</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_d_c__struct.html#af84b13abc5531bde977f155a068b1037">CTRLA</a>;  <span class="comment">/* Control Register A */</span>
<a name="l01224"></a><a class="code" href="struct_a_d_c__struct.html#ab4cd53815522df754768bcc06b71bfde">01224</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_d_c__struct.html#ab4cd53815522df754768bcc06b71bfde">CTRLB</a>;  <span class="comment">/* Control Register B */</span>
<a name="l01225"></a><a class="code" href="struct_a_d_c__struct.html#af44f46af9ff76e477fa89979a1e37e40">01225</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_d_c__struct.html#af44f46af9ff76e477fa89979a1e37e40">REFCTRL</a>;  <span class="comment">/* Reference Control */</span>
<a name="l01226"></a><a class="code" href="struct_a_d_c__struct.html#a5ccf7f800c3fb22b95e230aa88481cf0">01226</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_d_c__struct.html#a5ccf7f800c3fb22b95e230aa88481cf0">EVCTRL</a>;  <span class="comment">/* Event Control */</span>
<a name="l01227"></a><a class="code" href="struct_a_d_c__struct.html#a9a84b5aec519d0e6056125c82014caa4">01227</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_d_c__struct.html#a9a84b5aec519d0e6056125c82014caa4">PRESCALER</a>;  <span class="comment">/* Clock Prescaler */</span>
<a name="l01228"></a><a class="code" href="struct_a_d_c__struct.html#a3cc4bacbcc63ef7efb42fc9a86f13993">01228</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_d_c__struct.html#a3cc4bacbcc63ef7efb42fc9a86f13993">CALCTRL</a>;  <span class="comment">/* Calibration Control Register */</span>
<a name="l01229"></a><a class="code" href="struct_a_d_c__struct.html#a6a676768ebeb1b3f7e87ed4376c973f6">01229</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_d_c__struct.html#a6a676768ebeb1b3f7e87ed4376c973f6">INTFLAGS</a>;  <span class="comment">/* Interrupt Flags */</span>
<a name="l01230"></a><a class="code" href="struct_a_d_c__struct.html#abdb6d1cee6a5987d20c13a41cc14670b">01230</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_d_c__struct.html#abdb6d1cee6a5987d20c13a41cc14670b">reserved_0x07</a>;
<a name="l01231"></a><a class="code" href="struct_a_d_c__struct.html#add14ca25c5be183099e462dc7efec41d">01231</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_d_c__struct.html#add14ca25c5be183099e462dc7efec41d">reserved_0x08</a>;
<a name="l01232"></a><a class="code" href="struct_a_d_c__struct.html#a54dfc5d42ad7dac1fe485e20db451ce5">01232</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_d_c__struct.html#a54dfc5d42ad7dac1fe485e20db451ce5">reserved_0x09</a>;
<a name="l01233"></a><a class="code" href="struct_a_d_c__struct.html#aa1bae8c71e9a7a254c8f733ce2a3d3b6">01233</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_d_c__struct.html#aa1bae8c71e9a7a254c8f733ce2a3d3b6">reserved_0x0A</a>;
<a name="l01234"></a><a class="code" href="struct_a_d_c__struct.html#ae2deb8ae0fd7afbaa48f06396fe7e27e">01234</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_d_c__struct.html#ae2deb8ae0fd7afbaa48f06396fe7e27e">reserved_0x0B</a>;
<a name="l01235"></a>01235     <a class="code" href="struct_a_d_c__struct.html#ab421dc830ed154a2e9acc357023215f9">_WORDREGISTER</a>(CAL);  <span class="comment">/* Calibration Value */</span>
<a name="l01236"></a><a class="code" href="struct_a_d_c__struct.html#aad874d7e34bbf19f508e3b980d1ee84f">01236</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_d_c__struct.html#aad874d7e34bbf19f508e3b980d1ee84f">reserved_0x0E</a>;
<a name="l01237"></a><a class="code" href="struct_a_d_c__struct.html#a0965d35a4a8f0208f77fc5f23c2c2b51">01237</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_d_c__struct.html#a0965d35a4a8f0208f77fc5f23c2c2b51">reserved_0x0F</a>;
<a name="l01238"></a>01238     <a class="code" href="struct_a_d_c__struct.html#ab421dc830ed154a2e9acc357023215f9">_WORDREGISTER</a>(CH0RES);  <span class="comment">/* Channel 0 Result */</span>
<a name="l01239"></a>01239     <a class="code" href="struct_a_d_c__struct.html#ab421dc830ed154a2e9acc357023215f9">_WORDREGISTER</a>(CH1RES);  <span class="comment">/* Channel 1 Result */</span>
<a name="l01240"></a>01240     <a class="code" href="struct_a_d_c__struct.html#ab421dc830ed154a2e9acc357023215f9">_WORDREGISTER</a>(CH2RES);  <span class="comment">/* Channel 2 Result */</span>
<a name="l01241"></a>01241     <a class="code" href="struct_a_d_c__struct.html#ab421dc830ed154a2e9acc357023215f9">_WORDREGISTER</a>(CH3RES);  <span class="comment">/* Channel 3 Result */</span>
<a name="l01242"></a>01242     <a class="code" href="struct_a_d_c__struct.html#ab421dc830ed154a2e9acc357023215f9">_WORDREGISTER</a>(CMP);  <span class="comment">/* Compare Value */</span>
<a name="l01243"></a><a class="code" href="struct_a_d_c__struct.html#a32c0c5bbe3e5a62a80eefd718be32cfb">01243</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_d_c__struct.html#a32c0c5bbe3e5a62a80eefd718be32cfb">reserved_0x1A</a>;
<a name="l01244"></a><a class="code" href="struct_a_d_c__struct.html#aa46edab8e54f50decd8b08f100488dc4">01244</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_d_c__struct.html#aa46edab8e54f50decd8b08f100488dc4">reserved_0x1B</a>;
<a name="l01245"></a><a class="code" href="struct_a_d_c__struct.html#a6b195bdc170ca741b402b3b833c18b1b">01245</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_d_c__struct.html#a6b195bdc170ca741b402b3b833c18b1b">reserved_0x1C</a>;
<a name="l01246"></a><a class="code" href="struct_a_d_c__struct.html#a72c153a047bbe621defcfad3e73def0e">01246</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_d_c__struct.html#a72c153a047bbe621defcfad3e73def0e">reserved_0x1D</a>;
<a name="l01247"></a><a class="code" href="struct_a_d_c__struct.html#ad2a0f2fcad0290710dd7f8e2dc952867">01247</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_d_c__struct.html#ad2a0f2fcad0290710dd7f8e2dc952867">reserved_0x1E</a>;
<a name="l01248"></a><a class="code" href="struct_a_d_c__struct.html#aa039fe0ef21ecb10b97f9903f85b7c16">01248</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_d_c__struct.html#aa039fe0ef21ecb10b97f9903f85b7c16">reserved_0x1F</a>;
<a name="l01249"></a><a class="code" href="struct_a_d_c__struct.html#a031b0ee3a3a275f873139d0be7c8ca33">01249</a>     <a class="code" href="struct_a_d_c___c_h__struct.html">ADC_CH_t</a> <a class="code" href="struct_a_d_c__struct.html#a031b0ee3a3a275f873139d0be7c8ca33">CH0</a>;  <span class="comment">/* ADC Channel 0 */</span>
<a name="l01250"></a><a class="code" href="struct_a_d_c__struct.html#a2a4ebcba2cc0703c6234c0eef74a4a23">01250</a>     <a class="code" href="struct_a_d_c___c_h__struct.html">ADC_CH_t</a> <a class="code" href="struct_a_d_c__struct.html#a2a4ebcba2cc0703c6234c0eef74a4a23">CH1</a>;  <span class="comment">/* ADC Channel 1 */</span>
<a name="l01251"></a><a class="code" href="struct_a_d_c__struct.html#a083f51d07f55fabe5c3924dd772c33b4">01251</a>     <a class="code" href="struct_a_d_c___c_h__struct.html">ADC_CH_t</a> <a class="code" href="struct_a_d_c__struct.html#a083f51d07f55fabe5c3924dd772c33b4">CH2</a>;  <span class="comment">/* ADC Channel 2 */</span>
<a name="l01252"></a><a class="code" href="struct_a_d_c__struct.html#a7db8f07670252839c4a656b775eec0a4">01252</a>     <a class="code" href="struct_a_d_c___c_h__struct.html">ADC_CH_t</a> <a class="code" href="struct_a_d_c__struct.html#a7db8f07670252839c4a656b775eec0a4">CH3</a>;  <span class="comment">/* ADC Channel 3 */</span>
<a name="l01253"></a>01253 } <a class="code" href="iox128a1_8h.html#aa86972100240003d38218f2ee798dc1e">ADC_t</a>;
<a name="l01254"></a>01254 
<a name="l01255"></a>01255 <span class="comment">/* Positive input multiplexer selection */</span>
<a name="l01256"></a><a class="code" href="iox128a1_8h.html#aa2ae21448a57d9749813a00bd9da9107">01256</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#aa2ae21448a57d9749813a00bd9da9107">ADC_CH_MUXPOS_enum</a>
<a name="l01257"></a>01257 {
<a name="l01258"></a><a class="code" href="iox128a1_8h.html#aa2ae21448a57d9749813a00bd9da9107a22c272cd16673ff0ac2767e6be73f942">01258</a>     <a class="code" href="iox128a1_8h.html#aa2ae21448a57d9749813a00bd9da9107a22c272cd16673ff0ac2767e6be73f942">ADC_CH_MUXPOS_PIN0_gc</a> = (0x00&lt;&lt;3),  <span class="comment">/* Input pin 0 */</span>
<a name="l01259"></a><a class="code" href="iox128a1_8h.html#aa2ae21448a57d9749813a00bd9da9107a5bb507ba2297eb9548fa8f25d138c262">01259</a>     <a class="code" href="iox128a1_8h.html#aa2ae21448a57d9749813a00bd9da9107a5bb507ba2297eb9548fa8f25d138c262">ADC_CH_MUXPOS_PIN1_gc</a> = (0x01&lt;&lt;3),  <span class="comment">/* Input pin 1 */</span>
<a name="l01260"></a><a class="code" href="iox128a1_8h.html#aa2ae21448a57d9749813a00bd9da9107af9c3f02f98cd7537176e1dfd60f42b9f">01260</a>     <a class="code" href="iox128a1_8h.html#aa2ae21448a57d9749813a00bd9da9107af9c3f02f98cd7537176e1dfd60f42b9f">ADC_CH_MUXPOS_PIN2_gc</a> = (0x02&lt;&lt;3),  <span class="comment">/* Input pin 2 */</span>
<a name="l01261"></a><a class="code" href="iox128a1_8h.html#aa2ae21448a57d9749813a00bd9da9107a1609fb951354432c564b4d11b7d4abd5">01261</a>     <a class="code" href="iox128a1_8h.html#aa2ae21448a57d9749813a00bd9da9107a1609fb951354432c564b4d11b7d4abd5">ADC_CH_MUXPOS_PIN3_gc</a> = (0x03&lt;&lt;3),  <span class="comment">/* Input pin 3 */</span>
<a name="l01262"></a><a class="code" href="iox128a1_8h.html#aa2ae21448a57d9749813a00bd9da9107a0e55e81abbc63db53f66db6b274c3ffd">01262</a>     <a class="code" href="iox128a1_8h.html#aa2ae21448a57d9749813a00bd9da9107a0e55e81abbc63db53f66db6b274c3ffd">ADC_CH_MUXPOS_PIN4_gc</a> = (0x04&lt;&lt;3),  <span class="comment">/* Input pin 4 */</span>
<a name="l01263"></a><a class="code" href="iox128a1_8h.html#aa2ae21448a57d9749813a00bd9da9107a91737778ffb5b16a203d69175512bc81">01263</a>     <a class="code" href="iox128a1_8h.html#aa2ae21448a57d9749813a00bd9da9107a91737778ffb5b16a203d69175512bc81">ADC_CH_MUXPOS_PIN5_gc</a> = (0x05&lt;&lt;3),  <span class="comment">/* Input pin 5 */</span>
<a name="l01264"></a><a class="code" href="iox128a1_8h.html#aa2ae21448a57d9749813a00bd9da9107a5d829f5158a4761fd7193bf816150b43">01264</a>     <a class="code" href="iox128a1_8h.html#aa2ae21448a57d9749813a00bd9da9107a5d829f5158a4761fd7193bf816150b43">ADC_CH_MUXPOS_PIN6_gc</a> = (0x06&lt;&lt;3),  <span class="comment">/* Input pin 6 */</span>
<a name="l01265"></a><a class="code" href="iox128a1_8h.html#aa2ae21448a57d9749813a00bd9da9107a3b4f368254fdab19c982804447f5c75b">01265</a>     <a class="code" href="iox128a1_8h.html#aa2ae21448a57d9749813a00bd9da9107a3b4f368254fdab19c982804447f5c75b">ADC_CH_MUXPOS_PIN7_gc</a> = (0x07&lt;&lt;3),  <span class="comment">/* Input pin 7 */</span>
<a name="l01266"></a>01266 } <a class="code" href="iox128a1_8h.html#a09022ebe18dd0cd764132b71e018e2ba">ADC_CH_MUXPOS_t</a>;
<a name="l01267"></a>01267 
<a name="l01268"></a>01268 <span class="comment">/* Internal input multiplexer selections */</span>
<a name="l01269"></a><a class="code" href="iox128a1_8h.html#aa4033842ca456374acd34aeb596dd2b5">01269</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#aa4033842ca456374acd34aeb596dd2b5">ADC_CH_MUXINT_enum</a>
<a name="l01270"></a>01270 {
<a name="l01271"></a><a class="code" href="iox128a1_8h.html#aa4033842ca456374acd34aeb596dd2b5a10837c56264163508e02f33052945498">01271</a>     <a class="code" href="iox128a1_8h.html#aa4033842ca456374acd34aeb596dd2b5a10837c56264163508e02f33052945498">ADC_CH_MUXINT_TEMP_gc</a> = (0x00&lt;&lt;3),  <span class="comment">/* Temperature Reference */</span>
<a name="l01272"></a><a class="code" href="iox128a1_8h.html#aa4033842ca456374acd34aeb596dd2b5aea5cc59376a3bfeefe15d80b8897fa83">01272</a>     <a class="code" href="iox128a1_8h.html#aa4033842ca456374acd34aeb596dd2b5aea5cc59376a3bfeefe15d80b8897fa83">ADC_CH_MUXINT_BANDGAP_gc</a> = (0x01&lt;&lt;3),  <span class="comment">/* Bandgap Reference */</span>
<a name="l01273"></a><a class="code" href="iox128a1_8h.html#aa4033842ca456374acd34aeb596dd2b5ad121238f009636773cea82194c23d2e7">01273</a>     <a class="code" href="iox128a1_8h.html#aa4033842ca456374acd34aeb596dd2b5ad121238f009636773cea82194c23d2e7">ADC_CH_MUXINT_SCALEDVCC_gc</a> = (0x02&lt;&lt;3),  <span class="comment">/* 1/10 scaled VCC */</span>
<a name="l01274"></a><a class="code" href="iox128a1_8h.html#aa4033842ca456374acd34aeb596dd2b5a73f66126b0c2a52c0c11a906703f923e">01274</a>     <a class="code" href="iox128a1_8h.html#aa4033842ca456374acd34aeb596dd2b5a73f66126b0c2a52c0c11a906703f923e">ADC_CH_MUXINT_DAC_gc</a> = (0x03&lt;&lt;3),  <span class="comment">/* DAC output */</span>
<a name="l01275"></a>01275 } <a class="code" href="iox128a1_8h.html#a3f799a4aea1e34d59d5900a3a110752d">ADC_CH_MUXINT_t</a>;
<a name="l01276"></a>01276 
<a name="l01277"></a>01277 <span class="comment">/* Negative input multiplexer selection */</span>
<a name="l01278"></a><a class="code" href="iox128a1_8h.html#a3194afb590bdb5562fa03b98e3b81578">01278</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a3194afb590bdb5562fa03b98e3b81578">ADC_CH_MUXNEG_enum</a>
<a name="l01279"></a>01279 {
<a name="l01280"></a><a class="code" href="iox128a1_8h.html#a3194afb590bdb5562fa03b98e3b81578a8ec0baf825c4ccfc9bbfbac60632df1d">01280</a>     <a class="code" href="iox128a1_8h.html#a3194afb590bdb5562fa03b98e3b81578a8ec0baf825c4ccfc9bbfbac60632df1d">ADC_CH_MUXNEG_PIN0_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* Input pin 0 */</span>
<a name="l01281"></a><a class="code" href="iox128a1_8h.html#a3194afb590bdb5562fa03b98e3b81578ad019ccf2464df64cf3c1158af0aac094">01281</a>     <a class="code" href="iox128a1_8h.html#a3194afb590bdb5562fa03b98e3b81578ad019ccf2464df64cf3c1158af0aac094">ADC_CH_MUXNEG_PIN1_gc</a> = (0x01&lt;&lt;0),  <span class="comment">/* Input pin 1 */</span>
<a name="l01282"></a><a class="code" href="iox128a1_8h.html#a3194afb590bdb5562fa03b98e3b81578a3bbf0a87259a6d0499fb0531fe3c5cd4">01282</a>     <a class="code" href="iox128a1_8h.html#a3194afb590bdb5562fa03b98e3b81578a3bbf0a87259a6d0499fb0531fe3c5cd4">ADC_CH_MUXNEG_PIN2_gc</a> = (0x02&lt;&lt;0),  <span class="comment">/* Input pin 2 */</span>
<a name="l01283"></a><a class="code" href="iox128a1_8h.html#a3194afb590bdb5562fa03b98e3b81578a5e77ea49f48d4faf41e030f9a45f823a">01283</a>     <a class="code" href="iox128a1_8h.html#a3194afb590bdb5562fa03b98e3b81578a5e77ea49f48d4faf41e030f9a45f823a">ADC_CH_MUXNEG_PIN3_gc</a> = (0x03&lt;&lt;0),  <span class="comment">/* Input pin 3 */</span>
<a name="l01284"></a><a class="code" href="iox128a1_8h.html#a3194afb590bdb5562fa03b98e3b81578a03fc14f3d360bcf98e997cddd45ca301">01284</a>     <a class="code" href="iox128a1_8h.html#a3194afb590bdb5562fa03b98e3b81578a03fc14f3d360bcf98e997cddd45ca301">ADC_CH_MUXNEG_PIN4_gc</a> = (0x04&lt;&lt;0),  <span class="comment">/* Input pin 4 */</span>
<a name="l01285"></a><a class="code" href="iox128a1_8h.html#a3194afb590bdb5562fa03b98e3b81578a6ea61dd71d71833cbd59a72d3ce3bc88">01285</a>     <a class="code" href="iox128a1_8h.html#a3194afb590bdb5562fa03b98e3b81578a6ea61dd71d71833cbd59a72d3ce3bc88">ADC_CH_MUXNEG_PIN5_gc</a> = (0x05&lt;&lt;0),  <span class="comment">/* Input pin 5 */</span>
<a name="l01286"></a><a class="code" href="iox128a1_8h.html#a3194afb590bdb5562fa03b98e3b81578a67944eaec8f6d97ce136a11f3bbd8f86">01286</a>     <a class="code" href="iox128a1_8h.html#a3194afb590bdb5562fa03b98e3b81578a67944eaec8f6d97ce136a11f3bbd8f86">ADC_CH_MUXNEG_PIN6_gc</a> = (0x06&lt;&lt;0),  <span class="comment">/* Input pin 6 */</span>
<a name="l01287"></a><a class="code" href="iox128a1_8h.html#a3194afb590bdb5562fa03b98e3b81578a29be40db46b810ab9f9f842ae006625d">01287</a>     <a class="code" href="iox128a1_8h.html#a3194afb590bdb5562fa03b98e3b81578a29be40db46b810ab9f9f842ae006625d">ADC_CH_MUXNEG_PIN7_gc</a> = (0x07&lt;&lt;0),  <span class="comment">/* Input pin 7 */</span>
<a name="l01288"></a>01288 } <a class="code" href="iox128a1_8h.html#ae70f31be592707782917fbac7e9d5fda">ADC_CH_MUXNEG_t</a>;
<a name="l01289"></a>01289 
<a name="l01290"></a>01290 <span class="comment">/* Input mode */</span>
<a name="l01291"></a><a class="code" href="iox128a1_8h.html#af797481a34c1215ca5650017729cbf6f">01291</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#af797481a34c1215ca5650017729cbf6f">ADC_CH_INPUTMODE_enum</a>
<a name="l01292"></a>01292 {
<a name="l01293"></a><a class="code" href="iox128a1_8h.html#af797481a34c1215ca5650017729cbf6fa927b8f19899a93f37a9b267604e87e80">01293</a>     <a class="code" href="iox128a1_8h.html#af797481a34c1215ca5650017729cbf6fa927b8f19899a93f37a9b267604e87e80">ADC_CH_INPUTMODE_INTERNAL_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* Internal inputs, no gain */</span>
<a name="l01294"></a><a class="code" href="iox128a1_8h.html#af797481a34c1215ca5650017729cbf6faad12390304c2e8ff8b67351366356b8e">01294</a>     <a class="code" href="iox128a1_8h.html#af797481a34c1215ca5650017729cbf6faad12390304c2e8ff8b67351366356b8e">ADC_CH_INPUTMODE_SINGLEENDED_gc</a> = (0x01&lt;&lt;0),  <span class="comment">/* Single-ended input, no gain */</span>
<a name="l01295"></a><a class="code" href="iox128a1_8h.html#af797481a34c1215ca5650017729cbf6faa45117263165535e5d4e7a49bc830c30">01295</a>     <a class="code" href="iox128a1_8h.html#af797481a34c1215ca5650017729cbf6faa45117263165535e5d4e7a49bc830c30">ADC_CH_INPUTMODE_DIFF_gc</a> = (0x02&lt;&lt;0),  <span class="comment">/* Differential input, no gain */</span>
<a name="l01296"></a><a class="code" href="iox128a1_8h.html#af797481a34c1215ca5650017729cbf6faf5c3d63cd33152523a735f37f35d0992">01296</a>     <a class="code" href="iox128a1_8h.html#af797481a34c1215ca5650017729cbf6faf5c3d63cd33152523a735f37f35d0992">ADC_CH_INPUTMODE_DIFFWGAIN_gc</a> = (0x03&lt;&lt;0),  <span class="comment">/* Differential input, with gain */</span>
<a name="l01297"></a>01297 } <a class="code" href="iox128a1_8h.html#a0844f5dc37924c03501e415fd4536cb0">ADC_CH_INPUTMODE_t</a>;
<a name="l01298"></a>01298 
<a name="l01299"></a>01299 <span class="comment">/* Gain factor */</span>
<a name="l01300"></a><a class="code" href="iox128a1_8h.html#a645ec792638d21118533383f55ea3db0">01300</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a645ec792638d21118533383f55ea3db0">ADC_CH_GAIN_enum</a>
<a name="l01301"></a>01301 {
<a name="l01302"></a><a class="code" href="iox128a1_8h.html#a645ec792638d21118533383f55ea3db0a5c458970a41e01184a92eebcce586938">01302</a>     <a class="code" href="iox128a1_8h.html#a645ec792638d21118533383f55ea3db0a5c458970a41e01184a92eebcce586938">ADC_CH_GAIN_1X_gc</a> = (0x00&lt;&lt;2),  <span class="comment">/* 1x gain */</span>
<a name="l01303"></a><a class="code" href="iox128a1_8h.html#a645ec792638d21118533383f55ea3db0a7a65ea41a1f9f8c9f13319de4cedffe2">01303</a>     <a class="code" href="iox128a1_8h.html#a645ec792638d21118533383f55ea3db0a7a65ea41a1f9f8c9f13319de4cedffe2">ADC_CH_GAIN_2X_gc</a> = (0x01&lt;&lt;2),  <span class="comment">/* 2x gain */</span>
<a name="l01304"></a><a class="code" href="iox128a1_8h.html#a645ec792638d21118533383f55ea3db0ae56a02c34f28fbe55a5e0d616b220df3">01304</a>     <a class="code" href="iox128a1_8h.html#a645ec792638d21118533383f55ea3db0ae56a02c34f28fbe55a5e0d616b220df3">ADC_CH_GAIN_4X_gc</a> = (0x02&lt;&lt;2),  <span class="comment">/* 4x gain */</span>
<a name="l01305"></a><a class="code" href="iox128a1_8h.html#a645ec792638d21118533383f55ea3db0a87916326c91d5b75a5071bee62a72773">01305</a>     <a class="code" href="iox128a1_8h.html#a645ec792638d21118533383f55ea3db0a87916326c91d5b75a5071bee62a72773">ADC_CH_GAIN_8X_gc</a> = (0x03&lt;&lt;2),  <span class="comment">/* 8x gain */</span>
<a name="l01306"></a><a class="code" href="iox128a1_8h.html#a645ec792638d21118533383f55ea3db0a0d5cc56a391c8c9680f4262faa832717">01306</a>     <a class="code" href="iox128a1_8h.html#a645ec792638d21118533383f55ea3db0a0d5cc56a391c8c9680f4262faa832717">ADC_CH_GAIN_16X_gc</a> = (0x04&lt;&lt;2),  <span class="comment">/* 16x gain */</span>
<a name="l01307"></a><a class="code" href="iox128a1_8h.html#a645ec792638d21118533383f55ea3db0a04093c7f5a93172a78f32c34ea16260b">01307</a>     <a class="code" href="iox128a1_8h.html#a645ec792638d21118533383f55ea3db0a04093c7f5a93172a78f32c34ea16260b">ADC_CH_GAIN_32X_gc</a> = (0x05&lt;&lt;2),  <span class="comment">/* 32x gain */</span>
<a name="l01308"></a><a class="code" href="iox128a1_8h.html#a645ec792638d21118533383f55ea3db0aa9c4bd15208e7ef04cc802e83adc1372">01308</a>     <a class="code" href="iox128a1_8h.html#a645ec792638d21118533383f55ea3db0aa9c4bd15208e7ef04cc802e83adc1372">ADC_CH_GAIN_64X_gc</a> = (0x06&lt;&lt;2),  <span class="comment">/* 64x gain */</span>
<a name="l01309"></a>01309 } <a class="code" href="iox128a1_8h.html#a887efec72c98eb1b3c88a9166766953e">ADC_CH_GAIN_t</a>;
<a name="l01310"></a>01310 
<a name="l01311"></a>01311 <span class="comment">/* Conversion result resolution */</span>
<a name="l01312"></a><a class="code" href="iox128a1_8h.html#a460b08c805e77b50b7688b79cf78ccbc">01312</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a460b08c805e77b50b7688b79cf78ccbc">ADC_RESOLUTION_enum</a>
<a name="l01313"></a>01313 {
<a name="l01314"></a><a class="code" href="iox128a1_8h.html#a460b08c805e77b50b7688b79cf78ccbca5a1b70829963e91e70109c138d05505c">01314</a>     <a class="code" href="iox128a1_8h.html#a460b08c805e77b50b7688b79cf78ccbca5a1b70829963e91e70109c138d05505c">ADC_RESOLUTION_12BIT_gc</a> = (0x00&lt;&lt;1),  <span class="comment">/* 12-bit right-adjusted result */</span>
<a name="l01315"></a><a class="code" href="iox128a1_8h.html#a460b08c805e77b50b7688b79cf78ccbca252dc14b37ae52566523f798c2aa0496">01315</a>     <a class="code" href="iox128a1_8h.html#a460b08c805e77b50b7688b79cf78ccbca252dc14b37ae52566523f798c2aa0496">ADC_RESOLUTION_8BIT_gc</a> = (0x02&lt;&lt;1),  <span class="comment">/* 8-bit right-adjusted result */</span>
<a name="l01316"></a><a class="code" href="iox128a1_8h.html#a460b08c805e77b50b7688b79cf78ccbca94fabd5f46bf044eda056ae1fc66053c">01316</a>     <a class="code" href="iox128a1_8h.html#a460b08c805e77b50b7688b79cf78ccbca94fabd5f46bf044eda056ae1fc66053c">ADC_RESOLUTION_LEFT12BIT_gc</a> = (0x03&lt;&lt;1),  <span class="comment">/* 12-bit left-adjusted result */</span>
<a name="l01317"></a>01317 } <a class="code" href="iox128a1_8h.html#a553e93733f2819029a63c220faef968c">ADC_RESOLUTION_t</a>;
<a name="l01318"></a>01318 
<a name="l01319"></a>01319 <span class="comment">/* Voltage reference selection */</span>
<a name="l01320"></a><a class="code" href="iox128a1_8h.html#aa2affe52d13f57d4467ec35a6a3d5d0d">01320</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#aa2affe52d13f57d4467ec35a6a3d5d0d">ADC_REFSEL_enum</a>
<a name="l01321"></a>01321 {
<a name="l01322"></a><a class="code" href="iox128a1_8h.html#aa2affe52d13f57d4467ec35a6a3d5d0daf81acb6f319fcde2fad4d61d39b00c32">01322</a>     <a class="code" href="iox128a1_8h.html#aa2affe52d13f57d4467ec35a6a3d5d0daf81acb6f319fcde2fad4d61d39b00c32">ADC_REFSEL_INT1V_gc</a> = (0x00&lt;&lt;4),  <span class="comment">/* Internal 1V */</span>
<a name="l01323"></a><a class="code" href="iox128a1_8h.html#aa2affe52d13f57d4467ec35a6a3d5d0dadc3a3d45f3f5769e9d4deb31f912bfb3">01323</a>     <a class="code" href="iox128a1_8h.html#aa2affe52d13f57d4467ec35a6a3d5d0dadc3a3d45f3f5769e9d4deb31f912bfb3">ADC_REFSEL_VCC_gc</a> = (0x01&lt;&lt;4),  <span class="comment">/* Internal VCC / 1.6V */</span>
<a name="l01324"></a><a class="code" href="iox128a1_8h.html#aa2affe52d13f57d4467ec35a6a3d5d0da9895edfd15260af763b0f00770895a47">01324</a>     <a class="code" href="iox128a1_8h.html#aa2affe52d13f57d4467ec35a6a3d5d0da9895edfd15260af763b0f00770895a47">ADC_REFSEL_AREFA_gc</a> = (0x02&lt;&lt;4),  <span class="comment">/* External reference on PORT A */</span>
<a name="l01325"></a><a class="code" href="iox128a1_8h.html#aa2affe52d13f57d4467ec35a6a3d5d0da3a9cb5fe1a83b1cf1e9792eb064f83c8">01325</a>     <a class="code" href="iox128a1_8h.html#aa2affe52d13f57d4467ec35a6a3d5d0da3a9cb5fe1a83b1cf1e9792eb064f83c8">ADC_REFSEL_AREFB_gc</a> = (0x03&lt;&lt;4),  <span class="comment">/* External reference on PORT B */</span>
<a name="l01326"></a>01326 } <a class="code" href="iox128a1_8h.html#aa7e1c96f0e9b4ffd97c2052b382a9d24">ADC_REFSEL_t</a>;
<a name="l01327"></a>01327 
<a name="l01328"></a>01328 <span class="comment">/* Channel sweep selection */</span>
<a name="l01329"></a><a class="code" href="iox128a1_8h.html#a8a85e6f4168a89df87a735ca826fbf58">01329</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a8a85e6f4168a89df87a735ca826fbf58">ADC_SWEEP_enum</a>
<a name="l01330"></a>01330 {
<a name="l01331"></a><a class="code" href="iox128a1_8h.html#a8a85e6f4168a89df87a735ca826fbf58a0868a0cae1502c446e9a2855cb671bce">01331</a>     <a class="code" href="iox128a1_8h.html#a8a85e6f4168a89df87a735ca826fbf58a0868a0cae1502c446e9a2855cb671bce">ADC_SWEEP_0_gc</a> = (0x00&lt;&lt;6),  <span class="comment">/* ADC Channel 0 */</span>
<a name="l01332"></a><a class="code" href="iox128a1_8h.html#a8a85e6f4168a89df87a735ca826fbf58a0c5f9d3c63b4d56e157708f813d9e82c">01332</a>     <a class="code" href="iox128a1_8h.html#a8a85e6f4168a89df87a735ca826fbf58a0c5f9d3c63b4d56e157708f813d9e82c">ADC_SWEEP_01_gc</a> = (0x01&lt;&lt;6),  <span class="comment">/* ADC Channel 0,1 */</span>
<a name="l01333"></a><a class="code" href="iox128a1_8h.html#a8a85e6f4168a89df87a735ca826fbf58ad0d6027fd7865a32202ac04d386a9d93">01333</a>     <a class="code" href="iox128a1_8h.html#a8a85e6f4168a89df87a735ca826fbf58ad0d6027fd7865a32202ac04d386a9d93">ADC_SWEEP_012_gc</a> = (0x02&lt;&lt;6),  <span class="comment">/* ADC Channel 0,1,2 */</span>
<a name="l01334"></a><a class="code" href="iox128a1_8h.html#a8a85e6f4168a89df87a735ca826fbf58a909e5d2a7a400f7cecc5f0c65e97f14f">01334</a>     <a class="code" href="iox128a1_8h.html#a8a85e6f4168a89df87a735ca826fbf58a909e5d2a7a400f7cecc5f0c65e97f14f">ADC_SWEEP_0123_gc</a> = (0x03&lt;&lt;6),  <span class="comment">/* ADC Channel 0,1,2,3 */</span>
<a name="l01335"></a>01335 } <a class="code" href="iox128a1_8h.html#aa698cf4a6fdada67edac97e28d69c9cb">ADC_SWEEP_t</a>;
<a name="l01336"></a>01336 
<a name="l01337"></a>01337 <span class="comment">/* Event channel input selection */</span>
<a name="l01338"></a><a class="code" href="iox128a1_8h.html#a330e65cf0a0a440bda7b8ca54f783c0a">01338</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a330e65cf0a0a440bda7b8ca54f783c0a">ADC_EVSEL_enum</a>
<a name="l01339"></a>01339 {
<a name="l01340"></a><a class="code" href="iox128a1_8h.html#a330e65cf0a0a440bda7b8ca54f783c0aa658db558d271667cf09bb7e334c49b36">01340</a>     <a class="code" href="iox128a1_8h.html#a330e65cf0a0a440bda7b8ca54f783c0aa658db558d271667cf09bb7e334c49b36">ADC_EVSEL_0123_gc</a> = (0x00&lt;&lt;3),  <span class="comment">/* Event Channel 0,1,2,3 */</span>
<a name="l01341"></a><a class="code" href="iox128a1_8h.html#a330e65cf0a0a440bda7b8ca54f783c0aa725619a1f6332bbd5e3d2c9478477ef0">01341</a>     <a class="code" href="iox128a1_8h.html#a330e65cf0a0a440bda7b8ca54f783c0aa725619a1f6332bbd5e3d2c9478477ef0">ADC_EVSEL_1234_gc</a> = (0x01&lt;&lt;3),  <span class="comment">/* Event Channel 1,2,3,4 */</span>
<a name="l01342"></a><a class="code" href="iox128a1_8h.html#a330e65cf0a0a440bda7b8ca54f783c0aacc8c47a8a6dae2c620b100ef8200f09f">01342</a>     <a class="code" href="iox128a1_8h.html#a330e65cf0a0a440bda7b8ca54f783c0aacc8c47a8a6dae2c620b100ef8200f09f">ADC_EVSEL_2345_gc</a> = (0x02&lt;&lt;3),  <span class="comment">/* Event Channel 2,3,4,5 */</span>
<a name="l01343"></a><a class="code" href="iox128a1_8h.html#a330e65cf0a0a440bda7b8ca54f783c0aac1b5ae40c74a20cfb369afebcc340c72">01343</a>     <a class="code" href="iox128a1_8h.html#a330e65cf0a0a440bda7b8ca54f783c0aac1b5ae40c74a20cfb369afebcc340c72">ADC_EVSEL_3456_gc</a> = (0x03&lt;&lt;3),  <span class="comment">/* Event Channel 3,4,5,6 */</span>
<a name="l01344"></a><a class="code" href="iox128a1_8h.html#a330e65cf0a0a440bda7b8ca54f783c0aad2ae97b70440943ae3a20f897bbfcdfc">01344</a>     <a class="code" href="iox128a1_8h.html#a330e65cf0a0a440bda7b8ca54f783c0aad2ae97b70440943ae3a20f897bbfcdfc">ADC_EVSEL_4567_gc</a> = (0x04&lt;&lt;3),  <span class="comment">/* Event Channel 4,5,6,7 */</span>
<a name="l01345"></a><a class="code" href="iox128a1_8h.html#a330e65cf0a0a440bda7b8ca54f783c0aad0b6557b27dd98e26ae5394531965c40">01345</a>     <a class="code" href="iox128a1_8h.html#a330e65cf0a0a440bda7b8ca54f783c0aad0b6557b27dd98e26ae5394531965c40">ADC_EVSEL_567_gc</a> = (0x05&lt;&lt;3),  <span class="comment">/* Event Channel 5,6,7 */</span>
<a name="l01346"></a><a class="code" href="iox128a1_8h.html#a330e65cf0a0a440bda7b8ca54f783c0aa5d3434e1bc74a39bcd0a2241dd9cca8f">01346</a>     <a class="code" href="iox128a1_8h.html#a330e65cf0a0a440bda7b8ca54f783c0aa5d3434e1bc74a39bcd0a2241dd9cca8f">ADC_EVSEL_67_gc</a> = (0x06&lt;&lt;3),  <span class="comment">/* Event Channel 6,7 */</span>
<a name="l01347"></a><a class="code" href="iox128a1_8h.html#a330e65cf0a0a440bda7b8ca54f783c0aa766711a8a31430e39d365338ed2930e0">01347</a>     <a class="code" href="iox128a1_8h.html#a330e65cf0a0a440bda7b8ca54f783c0aa766711a8a31430e39d365338ed2930e0">ADC_EVSEL_7_gc</a> = (0x07&lt;&lt;3),  <span class="comment">/* Event Channel 7 */</span>
<a name="l01348"></a>01348 } <a class="code" href="iox128a1_8h.html#a105d80552bf7d95546360f0e775bbe3c">ADC_EVSEL_t</a>;
<a name="l01349"></a>01349 
<a name="l01350"></a>01350 <span class="comment">/* Event action selection */</span>
<a name="l01351"></a><a class="code" href="iox128a1_8h.html#af277265b20c8b5adb7b574e0898307c5">01351</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#af277265b20c8b5adb7b574e0898307c5">ADC_EVACT_enum</a>
<a name="l01352"></a>01352 {
<a name="l01353"></a><a class="code" href="iox128a1_8h.html#af277265b20c8b5adb7b574e0898307c5a8e6e3568d358d7edcd757927a92ec955">01353</a>     <a class="code" href="iox128a1_8h.html#af277265b20c8b5adb7b574e0898307c5a8e6e3568d358d7edcd757927a92ec955">ADC_EVACT_NONE_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* No event action */</span>
<a name="l01354"></a><a class="code" href="iox128a1_8h.html#af277265b20c8b5adb7b574e0898307c5a46533be73f2c614b1def3b16d0caaafe">01354</a>     <a class="code" href="iox128a1_8h.html#af277265b20c8b5adb7b574e0898307c5a46533be73f2c614b1def3b16d0caaafe">ADC_EVACT_CH0_gc</a> = (0x01&lt;&lt;0),  <span class="comment">/* First event triggers channel 0 */</span>
<a name="l01355"></a><a class="code" href="iox128a1_8h.html#af277265b20c8b5adb7b574e0898307c5aacaea45708ab78f40334d5608dc280fb">01355</a>     <a class="code" href="iox128a1_8h.html#af277265b20c8b5adb7b574e0898307c5aacaea45708ab78f40334d5608dc280fb">ADC_EVACT_CH01_gc</a> = (0x02&lt;&lt;0),  <span class="comment">/* First two events trigger channel 0,1 */</span>
<a name="l01356"></a><a class="code" href="iox128a1_8h.html#af277265b20c8b5adb7b574e0898307c5ad7b06f35f31744b9689f9fd9667102d1">01356</a>     <a class="code" href="iox128a1_8h.html#af277265b20c8b5adb7b574e0898307c5ad7b06f35f31744b9689f9fd9667102d1">ADC_EVACT_CH012_gc</a> = (0x03&lt;&lt;0),  <span class="comment">/* First three events trigger channel 0,1,2 */</span>
<a name="l01357"></a><a class="code" href="iox128a1_8h.html#af277265b20c8b5adb7b574e0898307c5a2381078f6eebfed15f243d52514fdb2d">01357</a>     <a class="code" href="iox128a1_8h.html#af277265b20c8b5adb7b574e0898307c5a2381078f6eebfed15f243d52514fdb2d">ADC_EVACT_CH0123_gc</a> = (0x04&lt;&lt;0),  <span class="comment">/* Events trigger channel 0,1,2,3 */</span>
<a name="l01358"></a><a class="code" href="iox128a1_8h.html#af277265b20c8b5adb7b574e0898307c5a9588806dac7174d825a692737b597954">01358</a>     <a class="code" href="iox128a1_8h.html#af277265b20c8b5adb7b574e0898307c5a9588806dac7174d825a692737b597954">ADC_EVACT_SWEEP_gc</a> = (0x05&lt;&lt;0),  <span class="comment">/* First event triggers sweep */</span>
<a name="l01359"></a><a class="code" href="iox128a1_8h.html#af277265b20c8b5adb7b574e0898307c5abc101f7142454d547a1d9645527381e3">01359</a>     <a class="code" href="iox128a1_8h.html#af277265b20c8b5adb7b574e0898307c5abc101f7142454d547a1d9645527381e3">ADC_EVACT_SYNCHSWEEP_gc</a> = (0x06&lt;&lt;0),  <span class="comment">/* First event triggers synchronized sweep */</span>
<a name="l01360"></a>01360 } <a class="code" href="iox128a1_8h.html#a356479dac2cef6e8feb773eb4d3ca55c">ADC_EVACT_t</a>;
<a name="l01361"></a>01361 
<a name="l01362"></a>01362 <span class="comment">/* Interupt mode */</span>
<a name="l01363"></a><a class="code" href="iox128a1_8h.html#a71df4914f8393d2e1fc15fe1aa51b371">01363</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a71df4914f8393d2e1fc15fe1aa51b371">ADC_CH_INTMODE_enum</a>
<a name="l01364"></a>01364 {
<a name="l01365"></a><a class="code" href="iox128a1_8h.html#a71df4914f8393d2e1fc15fe1aa51b371a32ca50ca73ac3de85bcaf95dbed5fc44">01365</a>     <a class="code" href="iox128a1_8h.html#a71df4914f8393d2e1fc15fe1aa51b371a32ca50ca73ac3de85bcaf95dbed5fc44">ADC_CH_INTMODE_COMPLETE_gc</a> = (0x00&lt;&lt;2),  <span class="comment">/* Interrupt on conversion complete */</span>
<a name="l01366"></a><a class="code" href="iox128a1_8h.html#a71df4914f8393d2e1fc15fe1aa51b371a0f69243fbf490554809e4683ddebca2e">01366</a>     <a class="code" href="iox128a1_8h.html#a71df4914f8393d2e1fc15fe1aa51b371a0f69243fbf490554809e4683ddebca2e">ADC_CH_INTMODE_BELOW_gc</a> = (0x01&lt;&lt;2),  <span class="comment">/* Interrupt on result below compare value */</span>
<a name="l01367"></a><a class="code" href="iox128a1_8h.html#a71df4914f8393d2e1fc15fe1aa51b371a03adf45754104e9b810bae1508c8bb2c">01367</a>     <a class="code" href="iox128a1_8h.html#a71df4914f8393d2e1fc15fe1aa51b371a03adf45754104e9b810bae1508c8bb2c">ADC_CH_INTMODE_ABOVE_gc</a> = (0x03&lt;&lt;2),  <span class="comment">/* Interrupt on result above compare value */</span>
<a name="l01368"></a>01368 } <a class="code" href="iox128a1_8h.html#a0801ddcf6082901a0cac76647f41ad21">ADC_CH_INTMODE_t</a>;
<a name="l01369"></a>01369 
<a name="l01370"></a>01370 <span class="comment">/* Interrupt level */</span>
<a name="l01371"></a><a class="code" href="iox128a1_8h.html#a053c4dc9cb33681d0006df4e9f0a0a2e">01371</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a053c4dc9cb33681d0006df4e9f0a0a2e">ADC_CH_INTLVL_enum</a>
<a name="l01372"></a>01372 {
<a name="l01373"></a><a class="code" href="iox128a1_8h.html#a053c4dc9cb33681d0006df4e9f0a0a2ea0673e123006403ced5723803316cebec">01373</a>     <a class="code" href="iox128a1_8h.html#a053c4dc9cb33681d0006df4e9f0a0a2ea0673e123006403ced5723803316cebec">ADC_CH_INTLVL_OFF_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* Interrupt disabled */</span>
<a name="l01374"></a><a class="code" href="iox128a1_8h.html#a053c4dc9cb33681d0006df4e9f0a0a2ea22edff2348120e617b037cfeb15d6c40">01374</a>     <a class="code" href="iox128a1_8h.html#a053c4dc9cb33681d0006df4e9f0a0a2ea22edff2348120e617b037cfeb15d6c40">ADC_CH_INTLVL_LO_gc</a> = (0x01&lt;&lt;0),  <span class="comment">/* Low level */</span>
<a name="l01375"></a><a class="code" href="iox128a1_8h.html#a053c4dc9cb33681d0006df4e9f0a0a2ea71716fadda872dcdec72c57349b861ab">01375</a>     <a class="code" href="iox128a1_8h.html#a053c4dc9cb33681d0006df4e9f0a0a2ea71716fadda872dcdec72c57349b861ab">ADC_CH_INTLVL_MED_gc</a> = (0x02&lt;&lt;0),  <span class="comment">/* Medium level */</span>
<a name="l01376"></a><a class="code" href="iox128a1_8h.html#a053c4dc9cb33681d0006df4e9f0a0a2ea5ae79da4f6e7561ae0b13dbb2d124518">01376</a>     <a class="code" href="iox128a1_8h.html#a053c4dc9cb33681d0006df4e9f0a0a2ea5ae79da4f6e7561ae0b13dbb2d124518">ADC_CH_INTLVL_HI_gc</a> = (0x03&lt;&lt;0),  <span class="comment">/* High level */</span>
<a name="l01377"></a>01377 } <a class="code" href="iox128a1_8h.html#a6ead34c85d6bff914df2a41a8c276187">ADC_CH_INTLVL_t</a>;
<a name="l01378"></a>01378 
<a name="l01379"></a>01379 <span class="comment">/* DMA request selection */</span>
<a name="l01380"></a><a class="code" href="iox128a1_8h.html#a8371d8f747c027f45330f0d0cc91e087">01380</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a8371d8f747c027f45330f0d0cc91e087">ADC_DMASEL_enum</a>
<a name="l01381"></a>01381 {
<a name="l01382"></a><a class="code" href="iox128a1_8h.html#a8371d8f747c027f45330f0d0cc91e087a841fb3279c6bb1c79ffa7b80b35c23d3">01382</a>     <a class="code" href="iox128a1_8h.html#a8371d8f747c027f45330f0d0cc91e087a841fb3279c6bb1c79ffa7b80b35c23d3">ADC_DMASEL_OFF_gc</a> = (0x00&lt;&lt;6),  <span class="comment">/* Combined DMA request OFF */</span>
<a name="l01383"></a><a class="code" href="iox128a1_8h.html#a8371d8f747c027f45330f0d0cc91e087aa136e3a341183ebd9154e954b5f4c1ba">01383</a>     <a class="code" href="iox128a1_8h.html#a8371d8f747c027f45330f0d0cc91e087aa136e3a341183ebd9154e954b5f4c1ba">ADC_DMASEL_CH01_gc</a> = (0x01&lt;&lt;6),  <span class="comment">/* ADC Channel 0 or 1 */</span>
<a name="l01384"></a><a class="code" href="iox128a1_8h.html#a8371d8f747c027f45330f0d0cc91e087a9c7ec26adb7bb5dc693373fd4e042b78">01384</a>     <a class="code" href="iox128a1_8h.html#a8371d8f747c027f45330f0d0cc91e087a9c7ec26adb7bb5dc693373fd4e042b78">ADC_DMASEL_CH012_gc</a> = (0x02&lt;&lt;6),  <span class="comment">/* ADC Channel 0 or 1 or 2 */</span>
<a name="l01385"></a><a class="code" href="iox128a1_8h.html#a8371d8f747c027f45330f0d0cc91e087ab0ac85a51b91dd715b554c3abf014892">01385</a>     <a class="code" href="iox128a1_8h.html#a8371d8f747c027f45330f0d0cc91e087ab0ac85a51b91dd715b554c3abf014892">ADC_DMASEL_CH0123_gc</a> = (0x03&lt;&lt;6),  <span class="comment">/* ADC Channel 0 or 1 or 2 or 3 */</span>
<a name="l01386"></a>01386 } <a class="code" href="iox128a1_8h.html#a9999e8f8f9a94e26b7a8d26b0d5fdf42">ADC_DMASEL_t</a>;
<a name="l01387"></a>01387 
<a name="l01388"></a>01388 <span class="comment">/* Clock prescaler */</span>
<a name="l01389"></a><a class="code" href="iox128a1_8h.html#ae8ac9b0d63d9bfda7b570d502972e925">01389</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#ae8ac9b0d63d9bfda7b570d502972e925">ADC_PRESCALER_enum</a>
<a name="l01390"></a>01390 {
<a name="l01391"></a><a class="code" href="iox128a1_8h.html#ae8ac9b0d63d9bfda7b570d502972e925aea9f718021071ec37471fa8cc8479388">01391</a>     <a class="code" href="iox128a1_8h.html#ae8ac9b0d63d9bfda7b570d502972e925aea9f718021071ec37471fa8cc8479388">ADC_PRESCALER_DIV4_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* Divide clock by 4 */</span>
<a name="l01392"></a><a class="code" href="iox128a1_8h.html#ae8ac9b0d63d9bfda7b570d502972e925a8ef38b40d83a1ec5ac65ee92a0ddc1c5">01392</a>     <a class="code" href="iox128a1_8h.html#ae8ac9b0d63d9bfda7b570d502972e925a8ef38b40d83a1ec5ac65ee92a0ddc1c5">ADC_PRESCALER_DIV8_gc</a> = (0x01&lt;&lt;0),  <span class="comment">/* Divide clock by 8 */</span>
<a name="l01393"></a><a class="code" href="iox128a1_8h.html#ae8ac9b0d63d9bfda7b570d502972e925a4a1d159219c359d7661a398bf7391a30">01393</a>     <a class="code" href="iox128a1_8h.html#ae8ac9b0d63d9bfda7b570d502972e925a4a1d159219c359d7661a398bf7391a30">ADC_PRESCALER_DIV16_gc</a> = (0x02&lt;&lt;0),  <span class="comment">/* Divide clock by 16 */</span>
<a name="l01394"></a><a class="code" href="iox128a1_8h.html#ae8ac9b0d63d9bfda7b570d502972e925a8d110a28ba40c8e6bf00bd020f8c5758">01394</a>     <a class="code" href="iox128a1_8h.html#ae8ac9b0d63d9bfda7b570d502972e925a8d110a28ba40c8e6bf00bd020f8c5758">ADC_PRESCALER_DIV32_gc</a> = (0x03&lt;&lt;0),  <span class="comment">/* Divide clock by 32 */</span>
<a name="l01395"></a><a class="code" href="iox128a1_8h.html#ae8ac9b0d63d9bfda7b570d502972e925a0560679f000af4c463e1fd9d1cee261f">01395</a>     <a class="code" href="iox128a1_8h.html#ae8ac9b0d63d9bfda7b570d502972e925a0560679f000af4c463e1fd9d1cee261f">ADC_PRESCALER_DIV64_gc</a> = (0x04&lt;&lt;0),  <span class="comment">/* Divide clock by 64 */</span>
<a name="l01396"></a><a class="code" href="iox128a1_8h.html#ae8ac9b0d63d9bfda7b570d502972e925abcbc605af3d30d896cf4d8d2b0e047b7">01396</a>     <a class="code" href="iox128a1_8h.html#ae8ac9b0d63d9bfda7b570d502972e925abcbc605af3d30d896cf4d8d2b0e047b7">ADC_PRESCALER_DIV128_gc</a> = (0x05&lt;&lt;0),  <span class="comment">/* Divide clock by 128 */</span>
<a name="l01397"></a><a class="code" href="iox128a1_8h.html#ae8ac9b0d63d9bfda7b570d502972e925a39d80a6e0a5f9929f98b3a75cb30851a">01397</a>     <a class="code" href="iox128a1_8h.html#ae8ac9b0d63d9bfda7b570d502972e925a39d80a6e0a5f9929f98b3a75cb30851a">ADC_PRESCALER_DIV256_gc</a> = (0x06&lt;&lt;0),  <span class="comment">/* Divide clock by 256 */</span>
<a name="l01398"></a><a class="code" href="iox128a1_8h.html#ae8ac9b0d63d9bfda7b570d502972e925aca215bc132b123936b70e510a8d18221">01398</a>     <a class="code" href="iox128a1_8h.html#ae8ac9b0d63d9bfda7b570d502972e925aca215bc132b123936b70e510a8d18221">ADC_PRESCALER_DIV512_gc</a> = (0x07&lt;&lt;0),  <span class="comment">/* Divide clock by 512 */</span>
<a name="l01399"></a>01399 } <a class="code" href="iox128a1_8h.html#aa4ebc114dbb86de80713a38a6eaa3474">ADC_PRESCALER_t</a>;
<a name="l01400"></a>01400 
<a name="l01401"></a>01401 
<a name="l01402"></a>01402 <span class="comment">/*</span>
<a name="l01403"></a>01403 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l01404"></a>01404 <span class="comment">DAC - Digital/Analog Converter</span>
<a name="l01405"></a>01405 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l01406"></a>01406 <span class="comment">*/</span>
<a name="l01407"></a>01407 
<a name="l01408"></a>01408 <span class="comment">/* Digital-to-Analog Converter */</span>
<a name="l01409"></a><a class="code" href="struct_d_a_c__struct.html">01409</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_d_a_c__struct.html">DAC_struct</a>
<a name="l01410"></a>01410 {
<a name="l01411"></a><a class="code" href="struct_d_a_c__struct.html#a879ded61410fa73fc38b0d0e22959ad3">01411</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_a_c__struct.html#a879ded61410fa73fc38b0d0e22959ad3">CTRLA</a>;  <span class="comment">/* Control Register A */</span>
<a name="l01412"></a><a class="code" href="struct_d_a_c__struct.html#a5404d0b804e297d6de5d531ae675e3d3">01412</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_a_c__struct.html#a5404d0b804e297d6de5d531ae675e3d3">CTRLB</a>;  <span class="comment">/* Control Register B */</span>
<a name="l01413"></a><a class="code" href="struct_d_a_c__struct.html#a23784d1c9c5cbcf6a6fa70de1acb82d9">01413</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_a_c__struct.html#a23784d1c9c5cbcf6a6fa70de1acb82d9">CTRLC</a>;  <span class="comment">/* Control Register C */</span>
<a name="l01414"></a><a class="code" href="struct_d_a_c__struct.html#a73e35617bc3d6501b7b6f23d554bf2b8">01414</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_a_c__struct.html#a73e35617bc3d6501b7b6f23d554bf2b8">EVCTRL</a>;  <span class="comment">/* Event Input Control */</span>
<a name="l01415"></a><a class="code" href="struct_d_a_c__struct.html#a2ae0426ec63c80911ddd28edca4dafdb">01415</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_a_c__struct.html#a2ae0426ec63c80911ddd28edca4dafdb">TIMCTRL</a>;  <span class="comment">/* Timing Control */</span>
<a name="l01416"></a><a class="code" href="struct_d_a_c__struct.html#ae05c7095bf585d287338f128da447ce9">01416</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_a_c__struct.html#ae05c7095bf585d287338f128da447ce9">STATUS</a>;  <span class="comment">/* Status */</span>
<a name="l01417"></a><a class="code" href="struct_d_a_c__struct.html#a290801115060e778882be84a370a7023">01417</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_a_c__struct.html#a290801115060e778882be84a370a7023">reserved_0x06</a>;
<a name="l01418"></a><a class="code" href="struct_d_a_c__struct.html#a1cdd2ecb2e4eb6e30b24ca107e928c82">01418</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_a_c__struct.html#a1cdd2ecb2e4eb6e30b24ca107e928c82">reserved_0x07</a>;
<a name="l01419"></a><a class="code" href="struct_d_a_c__struct.html#a2b05928d4be4edbe8395d5ee1ebf7cca">01419</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_a_c__struct.html#a2b05928d4be4edbe8395d5ee1ebf7cca">GAINCAL</a>;  <span class="comment">/* Gain Calibration */</span>
<a name="l01420"></a><a class="code" href="struct_d_a_c__struct.html#a5b7ec00f763367d04b936a511e8bae8a">01420</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_a_c__struct.html#a5b7ec00f763367d04b936a511e8bae8a">OFFSETCAL</a>;  <span class="comment">/* Offset Calibration */</span>
<a name="l01421"></a><a class="code" href="struct_d_a_c__struct.html#a3ceaf14d8f3ff5f4444364040649e336">01421</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_a_c__struct.html#a3ceaf14d8f3ff5f4444364040649e336">reserved_0x0A</a>;
<a name="l01422"></a><a class="code" href="struct_d_a_c__struct.html#a87d3c9deafcc63a8bcbff943e7638591">01422</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_a_c__struct.html#a87d3c9deafcc63a8bcbff943e7638591">reserved_0x0B</a>;
<a name="l01423"></a><a class="code" href="struct_d_a_c__struct.html#ab7f9507c273722785e2fa6e22734f27f">01423</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_a_c__struct.html#ab7f9507c273722785e2fa6e22734f27f">reserved_0x0C</a>;
<a name="l01424"></a><a class="code" href="struct_d_a_c__struct.html#a27ecb51af6cb14b01cdcd46b36b88d5b">01424</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_a_c__struct.html#a27ecb51af6cb14b01cdcd46b36b88d5b">reserved_0x0D</a>;
<a name="l01425"></a><a class="code" href="struct_d_a_c__struct.html#a6f143d5d420ee55b82bc95599fa5a228">01425</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_a_c__struct.html#a6f143d5d420ee55b82bc95599fa5a228">reserved_0x0E</a>;
<a name="l01426"></a><a class="code" href="struct_d_a_c__struct.html#a50f2ca1fa681fe4ea4ded101959175d3">01426</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_a_c__struct.html#a50f2ca1fa681fe4ea4ded101959175d3">reserved_0x0F</a>;
<a name="l01427"></a><a class="code" href="struct_d_a_c__struct.html#a3d8a57fa89436a3319d5f939134a9920">01427</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_a_c__struct.html#a3d8a57fa89436a3319d5f939134a9920">reserved_0x10</a>;
<a name="l01428"></a><a class="code" href="struct_d_a_c__struct.html#a5c6047831d37f56595d640d9f8fe87d7">01428</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_a_c__struct.html#a5c6047831d37f56595d640d9f8fe87d7">reserved_0x11</a>;
<a name="l01429"></a><a class="code" href="struct_d_a_c__struct.html#a533ea4199a93f812275cfb68fb1572d2">01429</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_a_c__struct.html#a533ea4199a93f812275cfb68fb1572d2">reserved_0x12</a>;
<a name="l01430"></a><a class="code" href="struct_d_a_c__struct.html#a744e4db28cba0b3fa317912549076668">01430</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_a_c__struct.html#a744e4db28cba0b3fa317912549076668">reserved_0x13</a>;
<a name="l01431"></a><a class="code" href="struct_d_a_c__struct.html#ad5894da6ab6510a80aacb084d7cfa9fc">01431</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_a_c__struct.html#ad5894da6ab6510a80aacb084d7cfa9fc">reserved_0x14</a>;
<a name="l01432"></a><a class="code" href="struct_d_a_c__struct.html#a67857997d8f24d498e3686ae29b79371">01432</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_a_c__struct.html#a67857997d8f24d498e3686ae29b79371">reserved_0x15</a>;
<a name="l01433"></a><a class="code" href="struct_d_a_c__struct.html#a0ce926ace5a199310183279eb9798655">01433</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_a_c__struct.html#a0ce926ace5a199310183279eb9798655">reserved_0x16</a>;
<a name="l01434"></a><a class="code" href="struct_d_a_c__struct.html#accf051d6143609160f3394908b690702">01434</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_d_a_c__struct.html#accf051d6143609160f3394908b690702">reserved_0x17</a>;
<a name="l01435"></a>01435     <a class="code" href="struct_d_a_c__struct.html#ade7f5cbb61d511c014846c5f8d035093">_WORDREGISTER</a>(CH0DATA);  <span class="comment">/* Channel 0 Data */</span>
<a name="l01436"></a>01436     <a class="code" href="struct_d_a_c__struct.html#ade7f5cbb61d511c014846c5f8d035093">_WORDREGISTER</a>(CH1DATA);  <span class="comment">/* Channel 1 Data */</span>
<a name="l01437"></a>01437 } <a class="code" href="iox128a1_8h.html#a50c9e0fb9e528b641a41d93857ad0304">DAC_t</a>;
<a name="l01438"></a>01438 
<a name="l01439"></a>01439 <span class="comment">/* Output channel selection */</span>
<a name="l01440"></a><a class="code" href="iox128a1_8h.html#a42fd5c4c96e48e3aa5030d939e86138d">01440</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a42fd5c4c96e48e3aa5030d939e86138d">DAC_CHSEL_enum</a>
<a name="l01441"></a>01441 {
<a name="l01442"></a><a class="code" href="iox128a1_8h.html#a42fd5c4c96e48e3aa5030d939e86138da777ccb2cf1049fa4869e75810b6e6ae1">01442</a>     <a class="code" href="iox128a1_8h.html#a42fd5c4c96e48e3aa5030d939e86138da777ccb2cf1049fa4869e75810b6e6ae1">DAC_CHSEL_SINGLE_gc</a> = (0x00&lt;&lt;5),  <span class="comment">/* Single channel operation (Channel A only) */</span>
<a name="l01443"></a><a class="code" href="iox128a1_8h.html#a42fd5c4c96e48e3aa5030d939e86138da2513d7800c8963b48d56021a19ed2118">01443</a>     <a class="code" href="iox128a1_8h.html#a42fd5c4c96e48e3aa5030d939e86138da2513d7800c8963b48d56021a19ed2118">DAC_CHSEL_DUAL_gc</a> = (0x02&lt;&lt;5),  <span class="comment">/* Dual channel operation (S/H on both channels) */</span>
<a name="l01444"></a>01444 } <a class="code" href="iox128a1_8h.html#a52555254b11c66e10812464109839599">DAC_CHSEL_t</a>;
<a name="l01445"></a>01445 
<a name="l01446"></a>01446 <span class="comment">/* Reference voltage selection */</span>
<a name="l01447"></a><a class="code" href="iox128a1_8h.html#a218f27196cbd3ef84273bf981825d980">01447</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a218f27196cbd3ef84273bf981825d980">DAC_REFSEL_enum</a>
<a name="l01448"></a>01448 {
<a name="l01449"></a><a class="code" href="iox128a1_8h.html#a218f27196cbd3ef84273bf981825d980a7f8b6ebe60ee0aa670728c976d091edc">01449</a>     <a class="code" href="iox128a1_8h.html#a218f27196cbd3ef84273bf981825d980a7f8b6ebe60ee0aa670728c976d091edc">DAC_REFSEL_INT1V_gc</a> = (0x00&lt;&lt;3),  <span class="comment">/* Internal 1V  */</span>
<a name="l01450"></a><a class="code" href="iox128a1_8h.html#a218f27196cbd3ef84273bf981825d980a7f60c00da939fa87c954a3d1f52bde82">01450</a>     <a class="code" href="iox128a1_8h.html#a218f27196cbd3ef84273bf981825d980a7f60c00da939fa87c954a3d1f52bde82">DAC_REFSEL_AVCC_gc</a> = (0x01&lt;&lt;3),  <span class="comment">/* Analog supply voltage */</span>
<a name="l01451"></a><a class="code" href="iox128a1_8h.html#a218f27196cbd3ef84273bf981825d980a703b49ad367251dff58bd81e6fd26660">01451</a>     <a class="code" href="iox128a1_8h.html#a218f27196cbd3ef84273bf981825d980a703b49ad367251dff58bd81e6fd26660">DAC_REFSEL_AREFA_gc</a> = (0x02&lt;&lt;3),  <span class="comment">/* External reference on AREF on PORTA */</span>
<a name="l01452"></a><a class="code" href="iox128a1_8h.html#a218f27196cbd3ef84273bf981825d980ab9fd3de2ef81aa17024b3442c8d0d0c8">01452</a>     <a class="code" href="iox128a1_8h.html#a218f27196cbd3ef84273bf981825d980ab9fd3de2ef81aa17024b3442c8d0d0c8">DAC_REFSEL_AREFB_gc</a> = (0x03&lt;&lt;3),  <span class="comment">/* External reference on AREF on PORTB */</span>
<a name="l01453"></a>01453 } <a class="code" href="iox128a1_8h.html#ac00b07e11764302be0661b959f91d097">DAC_REFSEL_t</a>;
<a name="l01454"></a>01454 
<a name="l01455"></a>01455 <span class="comment">/* Event channel selection */</span>
<a name="l01456"></a><a class="code" href="iox128a1_8h.html#a85fcd73da58483baa71e1284a84ef253">01456</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a85fcd73da58483baa71e1284a84ef253">DAC_EVSEL_enum</a>
<a name="l01457"></a>01457 {
<a name="l01458"></a><a class="code" href="iox128a1_8h.html#a85fcd73da58483baa71e1284a84ef253aac8bffcaf08ef1403c4573353b2f9299">01458</a>     <a class="code" href="iox128a1_8h.html#a85fcd73da58483baa71e1284a84ef253aac8bffcaf08ef1403c4573353b2f9299">DAC_EVSEL_0_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* Event Channel 0 */</span>
<a name="l01459"></a><a class="code" href="iox128a1_8h.html#a85fcd73da58483baa71e1284a84ef253a5d6e9b49f7ff599a32c9b7a1bc2e70c8">01459</a>     <a class="code" href="iox128a1_8h.html#a85fcd73da58483baa71e1284a84ef253a5d6e9b49f7ff599a32c9b7a1bc2e70c8">DAC_EVSEL_1_gc</a> = (0x01&lt;&lt;0),  <span class="comment">/* Event Channel 1 */</span>
<a name="l01460"></a><a class="code" href="iox128a1_8h.html#a85fcd73da58483baa71e1284a84ef253af82d6d07b53c360390d4c70f23b29770">01460</a>     <a class="code" href="iox128a1_8h.html#a85fcd73da58483baa71e1284a84ef253af82d6d07b53c360390d4c70f23b29770">DAC_EVSEL_2_gc</a> = (0x02&lt;&lt;0),  <span class="comment">/* Event Channel 2 */</span>
<a name="l01461"></a><a class="code" href="iox128a1_8h.html#a85fcd73da58483baa71e1284a84ef253a19a0b0a90bca279fb89873932fa045f8">01461</a>     <a class="code" href="iox128a1_8h.html#a85fcd73da58483baa71e1284a84ef253a19a0b0a90bca279fb89873932fa045f8">DAC_EVSEL_3_gc</a> = (0x03&lt;&lt;0),  <span class="comment">/* Event Channel 3 */</span>
<a name="l01462"></a><a class="code" href="iox128a1_8h.html#a85fcd73da58483baa71e1284a84ef253a457e8bff4b9e491b48a65187c34e14b4">01462</a>     <a class="code" href="iox128a1_8h.html#a85fcd73da58483baa71e1284a84ef253a457e8bff4b9e491b48a65187c34e14b4">DAC_EVSEL_4_gc</a> = (0x04&lt;&lt;0),  <span class="comment">/* Event Channel 4 */</span>
<a name="l01463"></a><a class="code" href="iox128a1_8h.html#a85fcd73da58483baa71e1284a84ef253a9c6289adfcfa84a93c5c92e7596a8084">01463</a>     <a class="code" href="iox128a1_8h.html#a85fcd73da58483baa71e1284a84ef253a9c6289adfcfa84a93c5c92e7596a8084">DAC_EVSEL_5_gc</a> = (0x05&lt;&lt;0),  <span class="comment">/* Event Channel 5 */</span>
<a name="l01464"></a><a class="code" href="iox128a1_8h.html#a85fcd73da58483baa71e1284a84ef253adffe8ddd73f6a132279ae0915265f2d4">01464</a>     <a class="code" href="iox128a1_8h.html#a85fcd73da58483baa71e1284a84ef253adffe8ddd73f6a132279ae0915265f2d4">DAC_EVSEL_6_gc</a> = (0x06&lt;&lt;0),  <span class="comment">/* Event Channel 6 */</span>
<a name="l01465"></a><a class="code" href="iox128a1_8h.html#a85fcd73da58483baa71e1284a84ef253a95791af1b0211d493f7690e792214487">01465</a>     <a class="code" href="iox128a1_8h.html#a85fcd73da58483baa71e1284a84ef253a95791af1b0211d493f7690e792214487">DAC_EVSEL_7_gc</a> = (0x07&lt;&lt;0),  <span class="comment">/* Event Channel 7 */</span>
<a name="l01466"></a>01466 } <a class="code" href="iox128a1_8h.html#a1fbb67be1b9a16cc242e280592b2fc94">DAC_EVSEL_t</a>;
<a name="l01467"></a>01467 
<a name="l01468"></a>01468 <span class="comment">/* Conversion interval */</span>
<a name="l01469"></a><a class="code" href="iox128a1_8h.html#a73072b286e92baa3b5bc4772edae07ec">01469</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a73072b286e92baa3b5bc4772edae07ec">DAC_CONINTVAL_enum</a>
<a name="l01470"></a>01470 {
<a name="l01471"></a><a class="code" href="iox128a1_8h.html#a73072b286e92baa3b5bc4772edae07eca93fc44da192a2fe87c44d8488f6ff4d2">01471</a>     <a class="code" href="iox128a1_8h.html#a73072b286e92baa3b5bc4772edae07eca93fc44da192a2fe87c44d8488f6ff4d2">DAC_CONINTVAL_1CLK_gc</a> = (0x00&lt;&lt;4),  <span class="comment">/* 1 CLK / 2 CLK in S/H mode */</span>
<a name="l01472"></a><a class="code" href="iox128a1_8h.html#a73072b286e92baa3b5bc4772edae07ecac0122b3c7671f4af9aa6ed98754ab990">01472</a>     <a class="code" href="iox128a1_8h.html#a73072b286e92baa3b5bc4772edae07ecac0122b3c7671f4af9aa6ed98754ab990">DAC_CONINTVAL_2CLK_gc</a> = (0x01&lt;&lt;4),  <span class="comment">/* 2 CLK / 3 CLK in S/H mode */</span>
<a name="l01473"></a><a class="code" href="iox128a1_8h.html#a73072b286e92baa3b5bc4772edae07ecae27173259da382e1c01004bcf01b5709">01473</a>     <a class="code" href="iox128a1_8h.html#a73072b286e92baa3b5bc4772edae07ecae27173259da382e1c01004bcf01b5709">DAC_CONINTVAL_4CLK_gc</a> = (0x02&lt;&lt;4),  <span class="comment">/* 4 CLK / 6 CLK in S/H mode */</span>
<a name="l01474"></a><a class="code" href="iox128a1_8h.html#a73072b286e92baa3b5bc4772edae07eca81cc645d81460c0df8579e2ab7a76e9a">01474</a>     <a class="code" href="iox128a1_8h.html#a73072b286e92baa3b5bc4772edae07eca81cc645d81460c0df8579e2ab7a76e9a">DAC_CONINTVAL_8CLK_gc</a> = (0x03&lt;&lt;4),  <span class="comment">/* 8 CLK / 12 CLK in S/H mode */</span>
<a name="l01475"></a><a class="code" href="iox128a1_8h.html#a73072b286e92baa3b5bc4772edae07eca1c935f3222c9598e1794ff991dec7c13">01475</a>     <a class="code" href="iox128a1_8h.html#a73072b286e92baa3b5bc4772edae07eca1c935f3222c9598e1794ff991dec7c13">DAC_CONINTVAL_16CLK_gc</a> = (0x04&lt;&lt;4),  <span class="comment">/* 16 CLK / 24 CLK in S/H mode */</span>
<a name="l01476"></a><a class="code" href="iox128a1_8h.html#a73072b286e92baa3b5bc4772edae07eca8084645b072d8ab47e88a9dd8e4c1ec7">01476</a>     <a class="code" href="iox128a1_8h.html#a73072b286e92baa3b5bc4772edae07eca8084645b072d8ab47e88a9dd8e4c1ec7">DAC_CONINTVAL_32CLK_gc</a> = (0x05&lt;&lt;4),  <span class="comment">/* 32 CLK / 48 CLK in S/H mode */</span>
<a name="l01477"></a><a class="code" href="iox128a1_8h.html#a73072b286e92baa3b5bc4772edae07ecaaab1cbdfa55007b1bc37cd0b9e2de356">01477</a>     <a class="code" href="iox128a1_8h.html#a73072b286e92baa3b5bc4772edae07ecaaab1cbdfa55007b1bc37cd0b9e2de356">DAC_CONINTVAL_64CLK_gc</a> = (0x06&lt;&lt;4),  <span class="comment">/* 64 CLK / 96 CLK in S/H mode */</span>
<a name="l01478"></a><a class="code" href="iox128a1_8h.html#a73072b286e92baa3b5bc4772edae07eca066a55f0cfc3bd14720c28e206592a91">01478</a>     <a class="code" href="iox128a1_8h.html#a73072b286e92baa3b5bc4772edae07eca066a55f0cfc3bd14720c28e206592a91">DAC_CONINTVAL_128CLK_gc</a> = (0x07&lt;&lt;4),  <span class="comment">/* 128 CLK / 192 CLK in S/H mode */</span>
<a name="l01479"></a>01479 } <a class="code" href="iox128a1_8h.html#a760301061c9bf301297e730e9b2beb47">DAC_CONINTVAL_t</a>;
<a name="l01480"></a>01480 
<a name="l01481"></a>01481 <span class="comment">/* Refresh rate */</span>
<a name="l01482"></a><a class="code" href="iox128a1_8h.html#ac59e9e57d9e699aa37eca0487fb96a44">01482</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#ac59e9e57d9e699aa37eca0487fb96a44">DAC_REFRESH_enum</a>
<a name="l01483"></a>01483 {
<a name="l01484"></a><a class="code" href="iox128a1_8h.html#ac59e9e57d9e699aa37eca0487fb96a44aaa423fd4488cf0f3bd460d27cd0b7e68">01484</a>     <a class="code" href="iox128a1_8h.html#ac59e9e57d9e699aa37eca0487fb96a44aaa423fd4488cf0f3bd460d27cd0b7e68">DAC_REFRESH_16CLK_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* 16 CLK */</span>
<a name="l01485"></a><a class="code" href="iox128a1_8h.html#ac59e9e57d9e699aa37eca0487fb96a44ad035442ecacf0e875d0479dd22bd420c">01485</a>     <a class="code" href="iox128a1_8h.html#ac59e9e57d9e699aa37eca0487fb96a44ad035442ecacf0e875d0479dd22bd420c">DAC_REFRESH_32CLK_gc</a> = (0x01&lt;&lt;0),  <span class="comment">/* 32 CLK */</span>
<a name="l01486"></a><a class="code" href="iox128a1_8h.html#ac59e9e57d9e699aa37eca0487fb96a44acb4da8e446ca9a4378532391731e29bf">01486</a>     <a class="code" href="iox128a1_8h.html#ac59e9e57d9e699aa37eca0487fb96a44acb4da8e446ca9a4378532391731e29bf">DAC_REFRESH_64CLK_gc</a> = (0x02&lt;&lt;0),  <span class="comment">/* 64 CLK */</span>
<a name="l01487"></a><a class="code" href="iox128a1_8h.html#ac59e9e57d9e699aa37eca0487fb96a44a1bb00e4145d583496060d82a7e839729">01487</a>     <a class="code" href="iox128a1_8h.html#ac59e9e57d9e699aa37eca0487fb96a44a1bb00e4145d583496060d82a7e839729">DAC_REFRESH_128CLK_gc</a> = (0x03&lt;&lt;0),  <span class="comment">/* 128 CLK */</span>
<a name="l01488"></a><a class="code" href="iox128a1_8h.html#ac59e9e57d9e699aa37eca0487fb96a44ae3ed665d996f4521095d563976e5ca3f">01488</a>     <a class="code" href="iox128a1_8h.html#ac59e9e57d9e699aa37eca0487fb96a44ae3ed665d996f4521095d563976e5ca3f">DAC_REFRESH_256CLK_gc</a> = (0x04&lt;&lt;0),  <span class="comment">/* 256 CLK */</span>
<a name="l01489"></a><a class="code" href="iox128a1_8h.html#ac59e9e57d9e699aa37eca0487fb96a44a50c69823507a12ea102cff14c296f623">01489</a>     <a class="code" href="iox128a1_8h.html#ac59e9e57d9e699aa37eca0487fb96a44a50c69823507a12ea102cff14c296f623">DAC_REFRESH_512CLK_gc</a> = (0x05&lt;&lt;0),  <span class="comment">/* 512 CLK */</span>
<a name="l01490"></a><a class="code" href="iox128a1_8h.html#ac59e9e57d9e699aa37eca0487fb96a44a18f18a432948a66c46d6bfe2b085a7d6">01490</a>     <a class="code" href="iox128a1_8h.html#ac59e9e57d9e699aa37eca0487fb96a44a18f18a432948a66c46d6bfe2b085a7d6">DAC_REFRESH_1024CLK_gc</a> = (0x06&lt;&lt;0),  <span class="comment">/* 1024 CLK */</span>
<a name="l01491"></a><a class="code" href="iox128a1_8h.html#ac59e9e57d9e699aa37eca0487fb96a44a150c548eb0ea3bb717999d76a794b9c5">01491</a>     <a class="code" href="iox128a1_8h.html#ac59e9e57d9e699aa37eca0487fb96a44a150c548eb0ea3bb717999d76a794b9c5">DAC_REFRESH_2048CLK_gc</a> = (0x07&lt;&lt;0),  <span class="comment">/* 2048 CLK */</span>
<a name="l01492"></a><a class="code" href="iox128a1_8h.html#ac59e9e57d9e699aa37eca0487fb96a44accd3769c3edeff274e5db0ffeec12062">01492</a>     <a class="code" href="iox128a1_8h.html#ac59e9e57d9e699aa37eca0487fb96a44accd3769c3edeff274e5db0ffeec12062">DAC_REFRESH_4086CLK_gc</a> = (0x08&lt;&lt;0),  <span class="comment">/* 4096 CLK */</span>
<a name="l01493"></a><a class="code" href="iox128a1_8h.html#ac59e9e57d9e699aa37eca0487fb96a44aa101a9381bee3fb98ccf1fac58fe3b82">01493</a>     <a class="code" href="iox128a1_8h.html#ac59e9e57d9e699aa37eca0487fb96a44aa101a9381bee3fb98ccf1fac58fe3b82">DAC_REFRESH_8192CLK_gc</a> = (0x09&lt;&lt;0),  <span class="comment">/* 8192 CLK */</span>
<a name="l01494"></a><a class="code" href="iox128a1_8h.html#ac59e9e57d9e699aa37eca0487fb96a44a9e17302a0a9543c092de54853990acc6">01494</a>     <a class="code" href="iox128a1_8h.html#ac59e9e57d9e699aa37eca0487fb96a44a9e17302a0a9543c092de54853990acc6">DAC_REFRESH_16384CLK_gc</a> = (0x0A&lt;&lt;0),  <span class="comment">/* 16384 CLK */</span>
<a name="l01495"></a><a class="code" href="iox128a1_8h.html#ac59e9e57d9e699aa37eca0487fb96a44a8d983403aa9b702fd88ea7f6e9a47904">01495</a>     <a class="code" href="iox128a1_8h.html#ac59e9e57d9e699aa37eca0487fb96a44a8d983403aa9b702fd88ea7f6e9a47904">DAC_REFRESH_32768CLK_gc</a> = (0x0B&lt;&lt;0),  <span class="comment">/* 32768 CLK */</span>
<a name="l01496"></a><a class="code" href="iox128a1_8h.html#ac59e9e57d9e699aa37eca0487fb96a44a63632f7ec84a49e92a452664b00bcc46">01496</a>     <a class="code" href="iox128a1_8h.html#ac59e9e57d9e699aa37eca0487fb96a44a63632f7ec84a49e92a452664b00bcc46">DAC_REFRESH_65536CLK_gc</a> = (0x0C&lt;&lt;0),  <span class="comment">/* 65536 CLK */</span>
<a name="l01497"></a><a class="code" href="iox128a1_8h.html#ac59e9e57d9e699aa37eca0487fb96a44a42aa65ae0fbc3c35a80afd3a449efded">01497</a>     <a class="code" href="iox128a1_8h.html#ac59e9e57d9e699aa37eca0487fb96a44a42aa65ae0fbc3c35a80afd3a449efded">DAC_REFRESH_OFF_gc</a> = (0x0F&lt;&lt;0),  <span class="comment">/* Auto refresh OFF */</span>
<a name="l01498"></a>01498 } <a class="code" href="iox128a1_8h.html#a41118b897f4c90f3f493bcb29d20b2e1">DAC_REFRESH_t</a>;
<a name="l01499"></a>01499 
<a name="l01500"></a>01500 
<a name="l01501"></a>01501 <span class="comment">/*</span>
<a name="l01502"></a>01502 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l01503"></a>01503 <span class="comment">RTC - Real-Time Clounter</span>
<a name="l01504"></a>01504 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l01505"></a>01505 <span class="comment">*/</span>
<a name="l01506"></a>01506 
<a name="l01507"></a>01507 <span class="comment">/* Real-Time Counter */</span>
<a name="l01508"></a><a class="code" href="struct_r_t_c__struct.html">01508</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_r_t_c__struct.html">RTC_struct</a>
<a name="l01509"></a>01509 {
<a name="l01510"></a><a class="code" href="struct_r_t_c__struct.html#ae1b065d3b1b8e251865aa1099e8e5de5">01510</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_r_t_c__struct.html#ae1b065d3b1b8e251865aa1099e8e5de5">CTRL</a>;  <span class="comment">/* Control Register */</span>
<a name="l01511"></a><a class="code" href="struct_r_t_c__struct.html#a30d6c28d300ad2f470d767a76974a1b8">01511</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_r_t_c__struct.html#a30d6c28d300ad2f470d767a76974a1b8">STATUS</a>;  <span class="comment">/* Status Register */</span>
<a name="l01512"></a><a class="code" href="struct_r_t_c__struct.html#af0f7764a383ac790d6574dad6e73741c">01512</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_r_t_c__struct.html#af0f7764a383ac790d6574dad6e73741c">INTCTRL</a>;  <span class="comment">/* Interrupt Control Register */</span>
<a name="l01513"></a><a class="code" href="struct_r_t_c__struct.html#a38c8904b67193d1994bfcf94a242df25">01513</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_r_t_c__struct.html#a38c8904b67193d1994bfcf94a242df25">INTFLAGS</a>;  <span class="comment">/* Interrupt Flags */</span>
<a name="l01514"></a><a class="code" href="struct_r_t_c__struct.html#a3cf47639ce38cccf25deaefb1b988050">01514</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_r_t_c__struct.html#a3cf47639ce38cccf25deaefb1b988050">TEMP</a>;  <span class="comment">/* Temporary register */</span>
<a name="l01515"></a><a class="code" href="struct_r_t_c__struct.html#a91d54dab17a043d1010baec890f98bab">01515</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_r_t_c__struct.html#a91d54dab17a043d1010baec890f98bab">reserved_0x05</a>;
<a name="l01516"></a><a class="code" href="struct_r_t_c__struct.html#a1def5d5fd2c1ebddc880750092f75fd6">01516</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_r_t_c__struct.html#a1def5d5fd2c1ebddc880750092f75fd6">reserved_0x06</a>;
<a name="l01517"></a><a class="code" href="struct_r_t_c__struct.html#a615de80f154a3326eb22e41597a5838a">01517</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_r_t_c__struct.html#a615de80f154a3326eb22e41597a5838a">reserved_0x07</a>;
<a name="l01518"></a>01518     <a class="code" href="struct_r_t_c__struct.html#a11c40ba57f4465d2a707b78b48195337">_WORDREGISTER</a>(CNT);  <span class="comment">/* Count Register */</span>
<a name="l01519"></a>01519     <a class="code" href="struct_r_t_c__struct.html#a11c40ba57f4465d2a707b78b48195337">_WORDREGISTER</a>(PER);  <span class="comment">/* Period Register */</span>
<a name="l01520"></a>01520     <a class="code" href="struct_r_t_c__struct.html#a11c40ba57f4465d2a707b78b48195337">_WORDREGISTER</a>(COMP);  <span class="comment">/* Compare Register */</span>
<a name="l01521"></a>01521 } <a class="code" href="iox128a1_8h.html#a3dc3c70057700b70d18cf51b9a5347ba">RTC_t</a>;
<a name="l01522"></a>01522 
<a name="l01523"></a>01523 <span class="comment">/* Prescaler Factor */</span>
<a name="l01524"></a><a class="code" href="iox128a1_8h.html#a36194bb822f345a78068741cb4586d33">01524</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a36194bb822f345a78068741cb4586d33">RTC_PRESCALER_enum</a>
<a name="l01525"></a>01525 {
<a name="l01526"></a><a class="code" href="iox128a1_8h.html#a36194bb822f345a78068741cb4586d33a71a8bf0d75f0f82fa6a56f9c8bda602a">01526</a>     <a class="code" href="iox128a1_8h.html#a36194bb822f345a78068741cb4586d33a71a8bf0d75f0f82fa6a56f9c8bda602a">RTC_PRESCALER_OFF_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* RTC Off */</span>
<a name="l01527"></a><a class="code" href="iox128a1_8h.html#a36194bb822f345a78068741cb4586d33ab34577cd1f509c398047504c6f344f7f">01527</a>     <a class="code" href="iox128a1_8h.html#a36194bb822f345a78068741cb4586d33ab34577cd1f509c398047504c6f344f7f">RTC_PRESCALER_DIV1_gc</a> = (0x01&lt;&lt;0),  <span class="comment">/* RTC Clock */</span>
<a name="l01528"></a><a class="code" href="iox128a1_8h.html#a36194bb822f345a78068741cb4586d33a643ab7e840a04dad718dd37b9a08ca0b">01528</a>     <a class="code" href="iox128a1_8h.html#a36194bb822f345a78068741cb4586d33a643ab7e840a04dad718dd37b9a08ca0b">RTC_PRESCALER_DIV2_gc</a> = (0x02&lt;&lt;0),  <span class="comment">/* RTC Clock / 2 */</span>
<a name="l01529"></a><a class="code" href="iox128a1_8h.html#a36194bb822f345a78068741cb4586d33a41e37b7f34f73b3bf5b7fbe2117dd5ed">01529</a>     <a class="code" href="iox128a1_8h.html#a36194bb822f345a78068741cb4586d33a41e37b7f34f73b3bf5b7fbe2117dd5ed">RTC_PRESCALER_DIV8_gc</a> = (0x03&lt;&lt;0),  <span class="comment">/* RTC Clock / 8 */</span>
<a name="l01530"></a><a class="code" href="iox128a1_8h.html#a36194bb822f345a78068741cb4586d33a9a69fe5a0bd194f09193be17ad28af21">01530</a>     <a class="code" href="iox128a1_8h.html#a36194bb822f345a78068741cb4586d33a9a69fe5a0bd194f09193be17ad28af21">RTC_PRESCALER_DIV16_gc</a> = (0x04&lt;&lt;0),  <span class="comment">/* RTC Clock / 16 */</span>
<a name="l01531"></a><a class="code" href="iox128a1_8h.html#a36194bb822f345a78068741cb4586d33a24f9bea9be10890708eec8162ee4bd56">01531</a>     <a class="code" href="iox128a1_8h.html#a36194bb822f345a78068741cb4586d33a24f9bea9be10890708eec8162ee4bd56">RTC_PRESCALER_DIV64_gc</a> = (0x05&lt;&lt;0),  <span class="comment">/* RTC Clock / 64 */</span>
<a name="l01532"></a><a class="code" href="iox128a1_8h.html#a36194bb822f345a78068741cb4586d33a18258ea51852d83495da4c48e17673a3">01532</a>     <a class="code" href="iox128a1_8h.html#a36194bb822f345a78068741cb4586d33a18258ea51852d83495da4c48e17673a3">RTC_PRESCALER_DIV256_gc</a> = (0x06&lt;&lt;0),  <span class="comment">/* RTC Clock / 256 */</span>
<a name="l01533"></a><a class="code" href="iox128a1_8h.html#a36194bb822f345a78068741cb4586d33afedf8df897998fb02ad41b11e7382d98">01533</a>     <a class="code" href="iox128a1_8h.html#a36194bb822f345a78068741cb4586d33afedf8df897998fb02ad41b11e7382d98">RTC_PRESCALER_DIV1024_gc</a> = (0x07&lt;&lt;0),  <span class="comment">/* RTC Clock / 1024 */</span>
<a name="l01534"></a>01534 } <a class="code" href="iox128a1_8h.html#a05f5b949d998101ca47ecc57c8ed1817">RTC_PRESCALER_t</a>;
<a name="l01535"></a>01535 
<a name="l01536"></a>01536 <span class="comment">/* Compare Interrupt level */</span>
<a name="l01537"></a><a class="code" href="iox128a1_8h.html#ad97813992523b9bbe56220d0a5994c24">01537</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#ad97813992523b9bbe56220d0a5994c24">RTC_COMPINTLVL_enum</a>
<a name="l01538"></a>01538 {
<a name="l01539"></a><a class="code" href="iox128a1_8h.html#ad97813992523b9bbe56220d0a5994c24a67d97eecb80a3d7946a7107d078455ff">01539</a>     <a class="code" href="iox128a1_8h.html#ad97813992523b9bbe56220d0a5994c24a67d97eecb80a3d7946a7107d078455ff">RTC_COMPINTLVL_OFF_gc</a> = (0x00&lt;&lt;2),  <span class="comment">/* Interrupt Disabled */</span>
<a name="l01540"></a><a class="code" href="iox128a1_8h.html#ad97813992523b9bbe56220d0a5994c24af803d44511feb40a327da11f6ff8eef8">01540</a>     <a class="code" href="iox128a1_8h.html#ad97813992523b9bbe56220d0a5994c24af803d44511feb40a327da11f6ff8eef8">RTC_COMPINTLVL_LO_gc</a> = (0x01&lt;&lt;2),  <span class="comment">/* Low Level */</span>
<a name="l01541"></a><a class="code" href="iox128a1_8h.html#ad97813992523b9bbe56220d0a5994c24aa93fd62ea47f6833ac4e188863f4a8d2">01541</a>     <a class="code" href="iox128a1_8h.html#ad97813992523b9bbe56220d0a5994c24aa93fd62ea47f6833ac4e188863f4a8d2">RTC_COMPINTLVL_MED_gc</a> = (0x02&lt;&lt;2),  <span class="comment">/* Medium Level */</span>
<a name="l01542"></a><a class="code" href="iox128a1_8h.html#ad97813992523b9bbe56220d0a5994c24a62b3c800b46ca7107e50c3acc29d3597">01542</a>     <a class="code" href="iox128a1_8h.html#ad97813992523b9bbe56220d0a5994c24a62b3c800b46ca7107e50c3acc29d3597">RTC_COMPINTLVL_HI_gc</a> = (0x03&lt;&lt;2),  <span class="comment">/* High Level */</span>
<a name="l01543"></a>01543 } <a class="code" href="iox128a1_8h.html#ac08afc9bfd9860c073358148c72aac61">RTC_COMPINTLVL_t</a>;
<a name="l01544"></a>01544 
<a name="l01545"></a>01545 <span class="comment">/* Overflow Interrupt level */</span>
<a name="l01546"></a><a class="code" href="iox128a1_8h.html#ade9bba9f485d3e4dc5c040d93aded03d">01546</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#ade9bba9f485d3e4dc5c040d93aded03d">RTC_OVFINTLVL_enum</a>
<a name="l01547"></a>01547 {
<a name="l01548"></a><a class="code" href="iox128a1_8h.html#ade9bba9f485d3e4dc5c040d93aded03da84bbe388d52d118e868036acccedac6d">01548</a>     <a class="code" href="iox128a1_8h.html#ade9bba9f485d3e4dc5c040d93aded03da84bbe388d52d118e868036acccedac6d">RTC_OVFINTLVL_OFF_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* Interrupt Disabled */</span>
<a name="l01549"></a><a class="code" href="iox128a1_8h.html#ade9bba9f485d3e4dc5c040d93aded03da92d2e555d5fc13b7b3b34809cedc7938">01549</a>     <a class="code" href="iox128a1_8h.html#ade9bba9f485d3e4dc5c040d93aded03da92d2e555d5fc13b7b3b34809cedc7938">RTC_OVFINTLVL_LO_gc</a> = (0x01&lt;&lt;0),  <span class="comment">/* Low Level */</span>
<a name="l01550"></a><a class="code" href="iox128a1_8h.html#ade9bba9f485d3e4dc5c040d93aded03dac0c5ab980d7f10572afa41ba581e0311">01550</a>     <a class="code" href="iox128a1_8h.html#ade9bba9f485d3e4dc5c040d93aded03dac0c5ab980d7f10572afa41ba581e0311">RTC_OVFINTLVL_MED_gc</a> = (0x02&lt;&lt;0),  <span class="comment">/* Medium Level */</span>
<a name="l01551"></a><a class="code" href="iox128a1_8h.html#ade9bba9f485d3e4dc5c040d93aded03dadf36c1fd1808205b2dc3a9ab5f1a4adb">01551</a>     <a class="code" href="iox128a1_8h.html#ade9bba9f485d3e4dc5c040d93aded03dadf36c1fd1808205b2dc3a9ab5f1a4adb">RTC_OVFINTLVL_HI_gc</a> = (0x03&lt;&lt;0),  <span class="comment">/* High Level */</span>
<a name="l01552"></a>01552 } <a class="code" href="iox128a1_8h.html#ab85978b24694cf931b58ba5af9620fc6">RTC_OVFINTLVL_t</a>;
<a name="l01553"></a>01553 
<a name="l01554"></a>01554 
<a name="l01555"></a>01555 <span class="comment">/*</span>
<a name="l01556"></a>01556 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l01557"></a>01557 <span class="comment">EBI - External Bus Interface</span>
<a name="l01558"></a>01558 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l01559"></a>01559 <span class="comment">*/</span>
<a name="l01560"></a>01560 
<a name="l01561"></a>01561 <span class="comment">/* EBI Chip Select Module */</span>
<a name="l01562"></a><a class="code" href="struct_e_b_i___c_s__struct.html">01562</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_e_b_i___c_s__struct.html">EBI_CS_struct</a>
<a name="l01563"></a>01563 {
<a name="l01564"></a><a class="code" href="struct_e_b_i___c_s__struct.html#ae9b29f9dbd1bea932ba733d40c53f766">01564</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_e_b_i___c_s__struct.html#ae9b29f9dbd1bea932ba733d40c53f766">CTRLA</a>;  <span class="comment">/* Chip Select Control Register A */</span>
<a name="l01565"></a><a class="code" href="struct_e_b_i___c_s__struct.html#aa6a952b34e3d124f9c94159f562afd46">01565</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_e_b_i___c_s__struct.html#aa6a952b34e3d124f9c94159f562afd46">CTRLB</a>;  <span class="comment">/* Chip Select Control Register B */</span>
<a name="l01566"></a>01566     <a class="code" href="struct_e_b_i___c_s__struct.html#a5af62353ce01068897b81bc9320830d7">_WORDREGISTER</a>(BASEADDR);  <span class="comment">/* Chip Select Base Address */</span>
<a name="l01567"></a>01567 } <a class="code" href="iox128a1_8h.html#ae0895e16d40b8151dd8109b923830e1c">EBI_CS_t</a>;
<a name="l01568"></a>01568 
<a name="l01569"></a>01569 <span class="comment">/*</span>
<a name="l01570"></a>01570 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l01571"></a>01571 <span class="comment">EBI - External Bus Interface</span>
<a name="l01572"></a>01572 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l01573"></a>01573 <span class="comment">*/</span>
<a name="l01574"></a>01574 
<a name="l01575"></a>01575 <span class="comment">/* External Bus Interface */</span>
<a name="l01576"></a><a class="code" href="struct_e_b_i__struct.html">01576</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_e_b_i__struct.html">EBI_struct</a>
<a name="l01577"></a>01577 {
<a name="l01578"></a><a class="code" href="struct_e_b_i__struct.html#a81307deedc46263ebefbf6dfa9822545">01578</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_e_b_i__struct.html#a81307deedc46263ebefbf6dfa9822545">CTRL</a>;  <span class="comment">/* Control */</span>
<a name="l01579"></a><a class="code" href="struct_e_b_i__struct.html#ae521b1e39b669565bee1707b805b2520">01579</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_e_b_i__struct.html#ae521b1e39b669565bee1707b805b2520">SDRAMCTRLA</a>;  <span class="comment">/* SDRAM Control Register A */</span>
<a name="l01580"></a><a class="code" href="struct_e_b_i__struct.html#a6c97b34f798d3f60fd849936f057f64b">01580</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_e_b_i__struct.html#a6c97b34f798d3f60fd849936f057f64b">reserved_0x02</a>;
<a name="l01581"></a><a class="code" href="struct_e_b_i__struct.html#a82ada6cc8b4f306aa64ed6d7da113f3f">01581</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_e_b_i__struct.html#a82ada6cc8b4f306aa64ed6d7da113f3f">reserved_0x03</a>;
<a name="l01582"></a>01582     <a class="code" href="struct_e_b_i__struct.html#a8e9b2a3d2c3a1a909cb04b3a836e9e56">_WORDREGISTER</a>(REFRESH);  <span class="comment">/* SDRAM Refresh Period */</span>
<a name="l01583"></a>01583     <a class="code" href="struct_e_b_i__struct.html#a8e9b2a3d2c3a1a909cb04b3a836e9e56">_WORDREGISTER</a>(INITDLY);  <span class="comment">/* SDRAM Initialization Delay */</span>
<a name="l01584"></a><a class="code" href="struct_e_b_i__struct.html#a885ea10229627298cbce3eeaf45b11e0">01584</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_e_b_i__struct.html#a885ea10229627298cbce3eeaf45b11e0">SDRAMCTRLB</a>;  <span class="comment">/* SDRAM Control Register B */</span>
<a name="l01585"></a><a class="code" href="struct_e_b_i__struct.html#acca485a35336a380e6411d8f2fd3e130">01585</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_e_b_i__struct.html#acca485a35336a380e6411d8f2fd3e130">SDRAMCTRLC</a>;  <span class="comment">/* SDRAM Control Register C */</span>
<a name="l01586"></a><a class="code" href="struct_e_b_i__struct.html#a57327c9f159de2f9f9d514c21a102c8a">01586</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_e_b_i__struct.html#a57327c9f159de2f9f9d514c21a102c8a">reserved_0x0A</a>;
<a name="l01587"></a><a class="code" href="struct_e_b_i__struct.html#a447e432bd7f693ffb9b8a584f64aebb4">01587</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_e_b_i__struct.html#a447e432bd7f693ffb9b8a584f64aebb4">reserved_0x0B</a>;
<a name="l01588"></a><a class="code" href="struct_e_b_i__struct.html#a43c19c50e98a9e843f7c5fb17a0bec5d">01588</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_e_b_i__struct.html#a43c19c50e98a9e843f7c5fb17a0bec5d">reserved_0x0C</a>;
<a name="l01589"></a><a class="code" href="struct_e_b_i__struct.html#ac8911ec0529807365c595d65b6806d08">01589</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_e_b_i__struct.html#ac8911ec0529807365c595d65b6806d08">reserved_0x0D</a>;
<a name="l01590"></a><a class="code" href="struct_e_b_i__struct.html#aeb34a7ab7f98dfbb7228c035bdcfc1ef">01590</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_e_b_i__struct.html#aeb34a7ab7f98dfbb7228c035bdcfc1ef">reserved_0x0E</a>;
<a name="l01591"></a><a class="code" href="struct_e_b_i__struct.html#a8890ecee82e5251ca9288fcc6388bb29">01591</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_e_b_i__struct.html#a8890ecee82e5251ca9288fcc6388bb29">reserved_0x0F</a>;
<a name="l01592"></a><a class="code" href="struct_e_b_i__struct.html#a04638b6a0b7d3c2095743a7169c07cbc">01592</a>     <a class="code" href="struct_e_b_i___c_s__struct.html">EBI_CS_t</a> <a class="code" href="struct_e_b_i__struct.html#a04638b6a0b7d3c2095743a7169c07cbc">CS0</a>;  <span class="comment">/* Chip Select 0 */</span>
<a name="l01593"></a><a class="code" href="struct_e_b_i__struct.html#a02c4957bc029280861445d74b4e52997">01593</a>     <a class="code" href="struct_e_b_i___c_s__struct.html">EBI_CS_t</a> <a class="code" href="struct_e_b_i__struct.html#a02c4957bc029280861445d74b4e52997">CS1</a>;  <span class="comment">/* Chip Select 1 */</span>
<a name="l01594"></a><a class="code" href="struct_e_b_i__struct.html#a7d6fb6fedf5796f22703f1cd96b6c9ff">01594</a>     <a class="code" href="struct_e_b_i___c_s__struct.html">EBI_CS_t</a> <a class="code" href="struct_e_b_i__struct.html#a7d6fb6fedf5796f22703f1cd96b6c9ff">CS2</a>;  <span class="comment">/* Chip Select 2 */</span>
<a name="l01595"></a><a class="code" href="struct_e_b_i__struct.html#aa77a84b45143626fd5677f6392e46b8b">01595</a>     <a class="code" href="struct_e_b_i___c_s__struct.html">EBI_CS_t</a> <a class="code" href="struct_e_b_i__struct.html#aa77a84b45143626fd5677f6392e46b8b">CS3</a>;  <span class="comment">/* Chip Select 3 */</span>
<a name="l01596"></a>01596 } <a class="code" href="iox128a1_8h.html#a622bacc663516d5e5a3bec7e3c156512">EBI_t</a>;
<a name="l01597"></a>01597 
<a name="l01598"></a>01598 <span class="comment">/* Chip Select adress space */</span>
<a name="l01599"></a><a class="code" href="iox128a1_8h.html#a4df0f83d87a095800150990d58e68db4">01599</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a4df0f83d87a095800150990d58e68db4">EBI_CS_ASIZE_enum</a>
<a name="l01600"></a>01600 {
<a name="l01601"></a><a class="code" href="iox128a1_8h.html#a4df0f83d87a095800150990d58e68db4a9a9b696bb2fa8ed4a747220af9e02d55">01601</a>     <a class="code" href="iox128a1_8h.html#a4df0f83d87a095800150990d58e68db4a9a9b696bb2fa8ed4a747220af9e02d55">EBI_CS_ASIZE_256B_gc</a> = (0x00&lt;&lt;2),  <span class="comment">/* 256 bytes */</span>
<a name="l01602"></a><a class="code" href="iox128a1_8h.html#a4df0f83d87a095800150990d58e68db4ad7bf793b60893965f16b4c2e11cdc084">01602</a>     <a class="code" href="iox128a1_8h.html#a4df0f83d87a095800150990d58e68db4ad7bf793b60893965f16b4c2e11cdc084">EBI_CS_ASIZE_512B_gc</a> = (0x01&lt;&lt;2),  <span class="comment">/* 512 bytes */</span>
<a name="l01603"></a><a class="code" href="iox128a1_8h.html#a4df0f83d87a095800150990d58e68db4a6e0a716657066d3a539dc6a97f10c727">01603</a>     <a class="code" href="iox128a1_8h.html#a4df0f83d87a095800150990d58e68db4a6e0a716657066d3a539dc6a97f10c727">EBI_CS_ASIZE_1KB_gc</a> = (0x02&lt;&lt;2),  <span class="comment">/* 1K bytes */</span>
<a name="l01604"></a><a class="code" href="iox128a1_8h.html#a4df0f83d87a095800150990d58e68db4afea5c9d7570463467d7cae7317d3a9a1">01604</a>     <a class="code" href="iox128a1_8h.html#a4df0f83d87a095800150990d58e68db4afea5c9d7570463467d7cae7317d3a9a1">EBI_CS_ASIZE_2KB_gc</a> = (0x03&lt;&lt;2),  <span class="comment">/* 2K bytes */</span>
<a name="l01605"></a><a class="code" href="iox128a1_8h.html#a4df0f83d87a095800150990d58e68db4ad596b46b46bdfffc4fecedf1fe50551a">01605</a>     <a class="code" href="iox128a1_8h.html#a4df0f83d87a095800150990d58e68db4ad596b46b46bdfffc4fecedf1fe50551a">EBI_CS_ASIZE_4KB_gc</a> = (0x04&lt;&lt;2),  <span class="comment">/* 4K bytes */</span>
<a name="l01606"></a><a class="code" href="iox128a1_8h.html#a4df0f83d87a095800150990d58e68db4a1d5b2856e1a5993b303946adb88c0e15">01606</a>     <a class="code" href="iox128a1_8h.html#a4df0f83d87a095800150990d58e68db4a1d5b2856e1a5993b303946adb88c0e15">EBI_CS_ASIZE_8KB_gc</a> = (0x05&lt;&lt;2),  <span class="comment">/* 8K bytes */</span>
<a name="l01607"></a><a class="code" href="iox128a1_8h.html#a4df0f83d87a095800150990d58e68db4aaac595d21eaf8c36c183eb4ce4be8669">01607</a>     <a class="code" href="iox128a1_8h.html#a4df0f83d87a095800150990d58e68db4aaac595d21eaf8c36c183eb4ce4be8669">EBI_CS_ASIZE_16KB_gc</a> = (0x06&lt;&lt;2),  <span class="comment">/* 16K bytes */</span>
<a name="l01608"></a><a class="code" href="iox128a1_8h.html#a4df0f83d87a095800150990d58e68db4a0a10d54c2f3b8c01c59f951148b3155a">01608</a>     <a class="code" href="iox128a1_8h.html#a4df0f83d87a095800150990d58e68db4a0a10d54c2f3b8c01c59f951148b3155a">EBI_CS_ASIZE_32KB_gc</a> = (0x07&lt;&lt;2),  <span class="comment">/* 32K bytes */</span>
<a name="l01609"></a><a class="code" href="iox128a1_8h.html#a4df0f83d87a095800150990d58e68db4a6e4ebf67f55fe3c022ac79c07f98beb3">01609</a>     <a class="code" href="iox128a1_8h.html#a4df0f83d87a095800150990d58e68db4a6e4ebf67f55fe3c022ac79c07f98beb3">EBI_CS_ASIZE_64KB_gc</a> = (0x08&lt;&lt;2),  <span class="comment">/* 64K bytes */</span>
<a name="l01610"></a><a class="code" href="iox128a1_8h.html#a4df0f83d87a095800150990d58e68db4a9289cfdf9836f264282b975d657a5f68">01610</a>     <a class="code" href="iox128a1_8h.html#a4df0f83d87a095800150990d58e68db4a9289cfdf9836f264282b975d657a5f68">EBI_CS_ASIZE_128KB_gc</a> = (0x09&lt;&lt;2),  <span class="comment">/* 128K bytes */</span>
<a name="l01611"></a><a class="code" href="iox128a1_8h.html#a4df0f83d87a095800150990d58e68db4ac5867f0b1b330c47cd10fab06f66ff0f">01611</a>     <a class="code" href="iox128a1_8h.html#a4df0f83d87a095800150990d58e68db4ac5867f0b1b330c47cd10fab06f66ff0f">EBI_CS_ASIZE_256KB_gc</a> = (0x0A&lt;&lt;2),  <span class="comment">/* 256K bytes */</span>
<a name="l01612"></a><a class="code" href="iox128a1_8h.html#a4df0f83d87a095800150990d58e68db4ad6e35bf9d4805b522338cbcec5a05ae3">01612</a>     <a class="code" href="iox128a1_8h.html#a4df0f83d87a095800150990d58e68db4ad6e35bf9d4805b522338cbcec5a05ae3">EBI_CS_ASIZE_512KB_gc</a> = (0x0B&lt;&lt;2),  <span class="comment">/* 512K bytes */</span>
<a name="l01613"></a><a class="code" href="iox128a1_8h.html#a4df0f83d87a095800150990d58e68db4a8b97a8b14cdf68a036657b3581ea747e">01613</a>     <a class="code" href="iox128a1_8h.html#a4df0f83d87a095800150990d58e68db4a8b97a8b14cdf68a036657b3581ea747e">EBI_CS_ASIZE_1MB_gc</a> = (0x0C&lt;&lt;2),  <span class="comment">/* 1M bytes */</span>
<a name="l01614"></a><a class="code" href="iox128a1_8h.html#a4df0f83d87a095800150990d58e68db4a6cf74416b45c7f3d5cc5fe55086bd970">01614</a>     <a class="code" href="iox128a1_8h.html#a4df0f83d87a095800150990d58e68db4a6cf74416b45c7f3d5cc5fe55086bd970">EBI_CS_ASIZE_2MB_gc</a> = (0x0D&lt;&lt;2),  <span class="comment">/* 2M bytes */</span>
<a name="l01615"></a><a class="code" href="iox128a1_8h.html#a4df0f83d87a095800150990d58e68db4ad7afb3de73d9bfd9200477c26415d30e">01615</a>     <a class="code" href="iox128a1_8h.html#a4df0f83d87a095800150990d58e68db4ad7afb3de73d9bfd9200477c26415d30e">EBI_CS_ASIZE_4MB_gc</a> = (0x0E&lt;&lt;2),  <span class="comment">/* 4M bytes */</span>
<a name="l01616"></a><a class="code" href="iox128a1_8h.html#a4df0f83d87a095800150990d58e68db4a6542854629906b3ea2f3e0c89cde86e5">01616</a>     <a class="code" href="iox128a1_8h.html#a4df0f83d87a095800150990d58e68db4a6542854629906b3ea2f3e0c89cde86e5">EBI_CS_ASIZE_8MB_gc</a> = (0x0F&lt;&lt;2),  <span class="comment">/* 8M bytes */</span>
<a name="l01617"></a><a class="code" href="iox128a1_8h.html#a4df0f83d87a095800150990d58e68db4a2dfaab10d345bf23d2c59249e192f79f">01617</a>     <a class="code" href="iox128a1_8h.html#a4df0f83d87a095800150990d58e68db4a2dfaab10d345bf23d2c59249e192f79f">EBI_CS_ASIZE_16M_gc</a> = (0x10&lt;&lt;2),  <span class="comment">/* 16M bytes */</span>
<a name="l01618"></a>01618 } <a class="code" href="iox128a1_8h.html#adfef97e1b46e7436f6a7da6bd531485c">EBI_CS_ASIZE_t</a>;
<a name="l01619"></a>01619 
<a name="l01620"></a>01620 <span class="comment">/*  */</span>
<a name="l01621"></a><a class="code" href="iox128a1_8h.html#af1003122a2ccc97067a2eb48a8a6231d">01621</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#af1003122a2ccc97067a2eb48a8a6231d">EBI_CS_SRWS_enum</a>
<a name="l01622"></a>01622 {
<a name="l01623"></a><a class="code" href="iox128a1_8h.html#af1003122a2ccc97067a2eb48a8a6231da29a37c03890eb9cdc704a8f4ab485046">01623</a>     <a class="code" href="iox128a1_8h.html#af1003122a2ccc97067a2eb48a8a6231da29a37c03890eb9cdc704a8f4ab485046">EBI_CS_SRWS_0CLK_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* 0 cycles */</span>
<a name="l01624"></a><a class="code" href="iox128a1_8h.html#af1003122a2ccc97067a2eb48a8a6231da53f0b8673f90b74a66be4b91b2e2f700">01624</a>     <a class="code" href="iox128a1_8h.html#af1003122a2ccc97067a2eb48a8a6231da53f0b8673f90b74a66be4b91b2e2f700">EBI_CS_SRWS_1CLK_gc</a> = (0x01&lt;&lt;0),  <span class="comment">/* 1 cycle */</span>
<a name="l01625"></a><a class="code" href="iox128a1_8h.html#af1003122a2ccc97067a2eb48a8a6231daa5c15d8a22a7fd38d488a5b5ed9e9720">01625</a>     <a class="code" href="iox128a1_8h.html#af1003122a2ccc97067a2eb48a8a6231daa5c15d8a22a7fd38d488a5b5ed9e9720">EBI_CS_SRWS_2CLK_gc</a> = (0x02&lt;&lt;0),  <span class="comment">/* 2 cycles */</span>
<a name="l01626"></a><a class="code" href="iox128a1_8h.html#af1003122a2ccc97067a2eb48a8a6231da7175fd100ee9a2001a5f87ef6ef638c9">01626</a>     <a class="code" href="iox128a1_8h.html#af1003122a2ccc97067a2eb48a8a6231da7175fd100ee9a2001a5f87ef6ef638c9">EBI_CS_SRWS_3CLK_gc</a> = (0x03&lt;&lt;0),  <span class="comment">/* 3 cycles */</span>
<a name="l01627"></a><a class="code" href="iox128a1_8h.html#af1003122a2ccc97067a2eb48a8a6231da761ab4ca5c848d3173e5206376acd486">01627</a>     <a class="code" href="iox128a1_8h.html#af1003122a2ccc97067a2eb48a8a6231da761ab4ca5c848d3173e5206376acd486">EBI_CS_SRWS_4CLK_gc</a> = (0x04&lt;&lt;0),  <span class="comment">/* 4 cycles */</span>
<a name="l01628"></a><a class="code" href="iox128a1_8h.html#af1003122a2ccc97067a2eb48a8a6231da706d152d5c3e41f086d1fad0dc2958dd">01628</a>     <a class="code" href="iox128a1_8h.html#af1003122a2ccc97067a2eb48a8a6231da706d152d5c3e41f086d1fad0dc2958dd">EBI_CS_SRWS_5CLK_gc</a> = (0x05&lt;&lt;0),  <span class="comment">/* 5 cycle */</span>
<a name="l01629"></a><a class="code" href="iox128a1_8h.html#af1003122a2ccc97067a2eb48a8a6231da95e7f1c9e6aa86204132a8212d407aff">01629</a>     <a class="code" href="iox128a1_8h.html#af1003122a2ccc97067a2eb48a8a6231da95e7f1c9e6aa86204132a8212d407aff">EBI_CS_SRWS_6CLK_gc</a> = (0x06&lt;&lt;0),  <span class="comment">/* 6 cycles */</span>
<a name="l01630"></a><a class="code" href="iox128a1_8h.html#af1003122a2ccc97067a2eb48a8a6231da99f5e13152789b151caac1a0a6ecf919">01630</a>     <a class="code" href="iox128a1_8h.html#af1003122a2ccc97067a2eb48a8a6231da99f5e13152789b151caac1a0a6ecf919">EBI_CS_SRWS_7CLK_gc</a> = (0x07&lt;&lt;0),  <span class="comment">/* 7 cycles */</span>
<a name="l01631"></a>01631 } <a class="code" href="iox128a1_8h.html#aac50b6dcc00c25e9708ee42e1e922361">EBI_CS_SRWS_t</a>;
<a name="l01632"></a>01632 
<a name="l01633"></a>01633 <span class="comment">/* Chip Select address mode */</span>
<a name="l01634"></a><a class="code" href="iox128a1_8h.html#a8fd2641c6729e80fbfe77df6eda4c3fb">01634</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a8fd2641c6729e80fbfe77df6eda4c3fb">EBI_CS_MODE_enum</a>
<a name="l01635"></a>01635 {
<a name="l01636"></a><a class="code" href="iox128a1_8h.html#a8fd2641c6729e80fbfe77df6eda4c3fbaacc61d05777f7bc4060145b9c0920b99">01636</a>     <a class="code" href="iox128a1_8h.html#a8fd2641c6729e80fbfe77df6eda4c3fbaacc61d05777f7bc4060145b9c0920b99">EBI_CS_MODE_DISABLED_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* Chip Select Disabled */</span>
<a name="l01637"></a><a class="code" href="iox128a1_8h.html#a8fd2641c6729e80fbfe77df6eda4c3fbae17878e601cfb751314e2b0156e0c298">01637</a>     <a class="code" href="iox128a1_8h.html#a8fd2641c6729e80fbfe77df6eda4c3fbae17878e601cfb751314e2b0156e0c298">EBI_CS_MODE_SRAM_gc</a> = (0x01&lt;&lt;0),  <span class="comment">/* Chip Select in SRAM mode */</span>
<a name="l01638"></a><a class="code" href="iox128a1_8h.html#a8fd2641c6729e80fbfe77df6eda4c3fba2dce274e70012dc0fdafa67728234c26">01638</a>     <a class="code" href="iox128a1_8h.html#a8fd2641c6729e80fbfe77df6eda4c3fba2dce274e70012dc0fdafa67728234c26">EBI_CS_MODE_LPC_gc</a> = (0x02&lt;&lt;0),  <span class="comment">/* Chip Select in SRAM LPC mode */</span>
<a name="l01639"></a><a class="code" href="iox128a1_8h.html#a8fd2641c6729e80fbfe77df6eda4c3fba2b252f08d6bf18a0e4d68e070fda8420">01639</a>     <a class="code" href="iox128a1_8h.html#a8fd2641c6729e80fbfe77df6eda4c3fba2b252f08d6bf18a0e4d68e070fda8420">EBI_CS_MODE_SDRAM_gc</a> = (0x03&lt;&lt;0),  <span class="comment">/* Chip Select in SDRAM mode */</span>
<a name="l01640"></a>01640 } <a class="code" href="iox128a1_8h.html#ac4b7dbcdd676b6b144b7b98e5bf2f317">EBI_CS_MODE_t</a>;
<a name="l01641"></a>01641 
<a name="l01642"></a>01642 <span class="comment">/* Chip Select SDRAM mode */</span>
<a name="l01643"></a><a class="code" href="iox128a1_8h.html#aafc045cca4efd97cadf3560c058880b1">01643</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#aafc045cca4efd97cadf3560c058880b1">EBI_CS_SDMODE_enum</a>
<a name="l01644"></a>01644 {
<a name="l01645"></a><a class="code" href="iox128a1_8h.html#aafc045cca4efd97cadf3560c058880b1a5ae02dba151b452fad01dedf659e3f34">01645</a>     <a class="code" href="iox128a1_8h.html#aafc045cca4efd97cadf3560c058880b1a5ae02dba151b452fad01dedf659e3f34">EBI_CS_SDMODE_NORMAL_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* Normal mode */</span>
<a name="l01646"></a><a class="code" href="iox128a1_8h.html#aafc045cca4efd97cadf3560c058880b1a5486949775efbf2bfb8c85715c9615d1">01646</a>     <a class="code" href="iox128a1_8h.html#aafc045cca4efd97cadf3560c058880b1a5486949775efbf2bfb8c85715c9615d1">EBI_CS_SDMODE_LOAD_gc</a> = (0x01&lt;&lt;0),  <span class="comment">/* Load Mode Register command mode */</span>
<a name="l01647"></a>01647 } <a class="code" href="iox128a1_8h.html#acd5f5dbf989ba7e5f535f58779b3e992">EBI_CS_SDMODE_t</a>;
<a name="l01648"></a>01648 
<a name="l01649"></a>01649 <span class="comment">/*  */</span>
<a name="l01650"></a><a class="code" href="iox128a1_8h.html#a7a790f410937866f9f7bc0dfda4bb1b8">01650</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a7a790f410937866f9f7bc0dfda4bb1b8">EBI_SDDATAW_enum</a>
<a name="l01651"></a>01651 {
<a name="l01652"></a><a class="code" href="iox128a1_8h.html#a7a790f410937866f9f7bc0dfda4bb1b8a9d32334e11cd44ab3767ffeca93f8387">01652</a>     <a class="code" href="iox128a1_8h.html#a7a790f410937866f9f7bc0dfda4bb1b8a9d32334e11cd44ab3767ffeca93f8387">EBI_SDDATAW_4BIT_gc</a> = (0x00&lt;&lt;6),  <span class="comment">/* 4-bit data bus */</span>
<a name="l01653"></a><a class="code" href="iox128a1_8h.html#a7a790f410937866f9f7bc0dfda4bb1b8a100e68328fd39f5b4acd5908e1af8375">01653</a>     <a class="code" href="iox128a1_8h.html#a7a790f410937866f9f7bc0dfda4bb1b8a100e68328fd39f5b4acd5908e1af8375">EBI_SDDATAW_8BIT_gc</a> = (0x01&lt;&lt;6),  <span class="comment">/* 8-bit data bus */</span>
<a name="l01654"></a>01654 } <a class="code" href="iox128a1_8h.html#a1524109f0225b215c84786afdc0ebac4">EBI_SDDATAW_t</a>;
<a name="l01655"></a>01655 
<a name="l01656"></a>01656 <span class="comment">/*  */</span>
<a name="l01657"></a><a class="code" href="iox128a1_8h.html#a04bcc4df36d0588120bf060ae4c76bb2">01657</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a04bcc4df36d0588120bf060ae4c76bb2">EBI_LPCMODE_enum</a>
<a name="l01658"></a>01658 {
<a name="l01659"></a><a class="code" href="iox128a1_8h.html#a04bcc4df36d0588120bf060ae4c76bb2acbadb80d6f068f554eadb58e7eebbf3a">01659</a>     <a class="code" href="iox128a1_8h.html#a04bcc4df36d0588120bf060ae4c76bb2acbadb80d6f068f554eadb58e7eebbf3a">EBI_LPCMODE_ALE1_gc</a> = (0x00&lt;&lt;4),  <span class="comment">/* Data muxed with addr byte 0 */</span>
<a name="l01660"></a><a class="code" href="iox128a1_8h.html#a04bcc4df36d0588120bf060ae4c76bb2a7a0fafe18baef12368d3b4a15ea76c7a">01660</a>     <a class="code" href="iox128a1_8h.html#a04bcc4df36d0588120bf060ae4c76bb2a7a0fafe18baef12368d3b4a15ea76c7a">EBI_LPCMODE_ALE12_gc</a> = (0x02&lt;&lt;4),  <span class="comment">/* Data muxed with addr byte 0 and 1 */</span>
<a name="l01661"></a>01661 } <a class="code" href="iox128a1_8h.html#a109c9b3feadd987921f74def69ff8ed4">EBI_LPCMODE_t</a>;
<a name="l01662"></a>01662 
<a name="l01663"></a>01663 <span class="comment">/*  */</span>
<a name="l01664"></a><a class="code" href="iox128a1_8h.html#a7a37e5ba41f815a622b5f90a7711e56b">01664</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a7a37e5ba41f815a622b5f90a7711e56b">EBI_SRMODE_enum</a>
<a name="l01665"></a>01665 {
<a name="l01666"></a><a class="code" href="iox128a1_8h.html#a7a37e5ba41f815a622b5f90a7711e56ba7f4a4439be8bc1ca5365953069920c2c">01666</a>     <a class="code" href="iox128a1_8h.html#a7a37e5ba41f815a622b5f90a7711e56ba7f4a4439be8bc1ca5365953069920c2c">EBI_SRMODE_ALE1_gc</a> = (0x00&lt;&lt;2),  <span class="comment">/* Addr byte 0 muxed with 1 */</span>
<a name="l01667"></a><a class="code" href="iox128a1_8h.html#a7a37e5ba41f815a622b5f90a7711e56ba2ec94d5d6ff438e1787c2cc9bf042639">01667</a>     <a class="code" href="iox128a1_8h.html#a7a37e5ba41f815a622b5f90a7711e56ba2ec94d5d6ff438e1787c2cc9bf042639">EBI_SRMODE_ALE2_gc</a> = (0x01&lt;&lt;2),  <span class="comment">/* Addr byte 0 muxed with 2 */</span>
<a name="l01668"></a><a class="code" href="iox128a1_8h.html#a7a37e5ba41f815a622b5f90a7711e56baac67e2f70d17251a567f1743d05b0089">01668</a>     <a class="code" href="iox128a1_8h.html#a7a37e5ba41f815a622b5f90a7711e56baac67e2f70d17251a567f1743d05b0089">EBI_SRMODE_ALE12_gc</a> = (0x02&lt;&lt;2),  <span class="comment">/* Addr byte 0 muxed with 1 and 2 */</span>
<a name="l01669"></a><a class="code" href="iox128a1_8h.html#a7a37e5ba41f815a622b5f90a7711e56ba41d3b7462b37132a68046d822057535f">01669</a>     <a class="code" href="iox128a1_8h.html#a7a37e5ba41f815a622b5f90a7711e56ba41d3b7462b37132a68046d822057535f">EBI_SRMODE_NOALE_gc</a> = (0x03&lt;&lt;2),  <span class="comment">/* No addr muxing */</span>
<a name="l01670"></a>01670 } <a class="code" href="iox128a1_8h.html#a536efd11e8dc0b0449f6f71b59d7a24b">EBI_SRMODE_t</a>;
<a name="l01671"></a>01671 
<a name="l01672"></a>01672 <span class="comment">/*  */</span>
<a name="l01673"></a><a class="code" href="iox128a1_8h.html#a7ebe1f5d3542ae13e82f0de532eef63e">01673</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a7ebe1f5d3542ae13e82f0de532eef63e">EBI_IFMODE_enum</a>
<a name="l01674"></a>01674 {
<a name="l01675"></a><a class="code" href="iox128a1_8h.html#a7ebe1f5d3542ae13e82f0de532eef63ea60e3461326aac31819154469849dc2f9">01675</a>     <a class="code" href="iox128a1_8h.html#a7ebe1f5d3542ae13e82f0de532eef63ea60e3461326aac31819154469849dc2f9">EBI_IFMODE_DISABLED_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* EBI Disabled */</span>
<a name="l01676"></a><a class="code" href="iox128a1_8h.html#a7ebe1f5d3542ae13e82f0de532eef63ea8d4f3ccd687f2505f9bee64b2d165039">01676</a>     <a class="code" href="iox128a1_8h.html#a7ebe1f5d3542ae13e82f0de532eef63ea8d4f3ccd687f2505f9bee64b2d165039">EBI_IFMODE_3PORT_gc</a> = (0x01&lt;&lt;0),  <span class="comment">/* 3-port mode */</span>
<a name="l01677"></a><a class="code" href="iox128a1_8h.html#a7ebe1f5d3542ae13e82f0de532eef63ea0a265f22d61e6705647e0b158a0d6e7c">01677</a>     <a class="code" href="iox128a1_8h.html#a7ebe1f5d3542ae13e82f0de532eef63ea0a265f22d61e6705647e0b158a0d6e7c">EBI_IFMODE_4PORT_gc</a> = (0x02&lt;&lt;0),  <span class="comment">/* 4-port mode */</span>
<a name="l01678"></a><a class="code" href="iox128a1_8h.html#a7ebe1f5d3542ae13e82f0de532eef63ea1d6869a5a7a044e65691a7eabdf0ac49">01678</a>     <a class="code" href="iox128a1_8h.html#a7ebe1f5d3542ae13e82f0de532eef63ea1d6869a5a7a044e65691a7eabdf0ac49">EBI_IFMODE_2PORT_gc</a> = (0x03&lt;&lt;0),  <span class="comment">/* 2-port mode */</span>
<a name="l01679"></a>01679 } <a class="code" href="iox128a1_8h.html#ab76dccc824fea0ea019cf00d78d90eb2">EBI_IFMODE_t</a>;
<a name="l01680"></a>01680 
<a name="l01681"></a>01681 <span class="comment">/*  */</span>
<a name="l01682"></a><a class="code" href="iox128a1_8h.html#ad6c6f118892208f8551e84c6ae081b87">01682</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#ad6c6f118892208f8551e84c6ae081b87">EBI_SDCOL_enum</a>
<a name="l01683"></a>01683 {
<a name="l01684"></a><a class="code" href="iox128a1_8h.html#ad6c6f118892208f8551e84c6ae081b87aa660e665fe1e2339e5df5fcab04c541c">01684</a>     <a class="code" href="iox128a1_8h.html#ad6c6f118892208f8551e84c6ae081b87aa660e665fe1e2339e5df5fcab04c541c">EBI_SDCOL_8BIT_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* 8 column bits */</span>
<a name="l01685"></a><a class="code" href="iox128a1_8h.html#ad6c6f118892208f8551e84c6ae081b87a769ccbd0f31ca352facac566195b9ea3">01685</a>     <a class="code" href="iox128a1_8h.html#ad6c6f118892208f8551e84c6ae081b87a769ccbd0f31ca352facac566195b9ea3">EBI_SDCOL_9BIT_gc</a> = (0x01&lt;&lt;0),  <span class="comment">/* 9 column bits */</span>
<a name="l01686"></a><a class="code" href="iox128a1_8h.html#ad6c6f118892208f8551e84c6ae081b87a14b5e1951bc55e43f20d395e1773d903">01686</a>     <a class="code" href="iox128a1_8h.html#ad6c6f118892208f8551e84c6ae081b87a14b5e1951bc55e43f20d395e1773d903">EBI_SDCOL_10BIT_gc</a> = (0x02&lt;&lt;0),  <span class="comment">/* 10 column bits */</span>
<a name="l01687"></a><a class="code" href="iox128a1_8h.html#ad6c6f118892208f8551e84c6ae081b87acef6f75eed469951c4a4f49186cd2c71">01687</a>     <a class="code" href="iox128a1_8h.html#ad6c6f118892208f8551e84c6ae081b87acef6f75eed469951c4a4f49186cd2c71">EBI_SDCOL_11BIT_gc</a> = (0x03&lt;&lt;0),  <span class="comment">/* 11 column bits */</span>
<a name="l01688"></a>01688 } <a class="code" href="iox128a1_8h.html#ad68e75450529f41faf1fb459b0a51f5a">EBI_SDCOL_t</a>;
<a name="l01689"></a>01689 
<a name="l01690"></a>01690 <span class="comment">/*  */</span>
<a name="l01691"></a><a class="code" href="iox128a1_8h.html#af479fd62c17deff45ebf45ca5fb3f7bf">01691</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#af479fd62c17deff45ebf45ca5fb3f7bf">EBI_MRDLY_enum</a>
<a name="l01692"></a>01692 {
<a name="l01693"></a><a class="code" href="iox128a1_8h.html#af479fd62c17deff45ebf45ca5fb3f7bfae833947cc28869cf54babfce503f7ec5">01693</a>     <a class="code" href="iox128a1_8h.html#af479fd62c17deff45ebf45ca5fb3f7bfae833947cc28869cf54babfce503f7ec5">EBI_MRDLY_0CLK_gc</a> = (0x00&lt;&lt;6),  <span class="comment">/* 0 cycles */</span>
<a name="l01694"></a><a class="code" href="iox128a1_8h.html#af479fd62c17deff45ebf45ca5fb3f7bfa91e3cb7b6bdbea2ce4b30944d52cbc56">01694</a>     <a class="code" href="iox128a1_8h.html#af479fd62c17deff45ebf45ca5fb3f7bfa91e3cb7b6bdbea2ce4b30944d52cbc56">EBI_MRDLY_1CLK_gc</a> = (0x01&lt;&lt;6),  <span class="comment">/* 1 cycle */</span>
<a name="l01695"></a><a class="code" href="iox128a1_8h.html#af479fd62c17deff45ebf45ca5fb3f7bfae76d7619d08f5c0570f9a6437583bd20">01695</a>     <a class="code" href="iox128a1_8h.html#af479fd62c17deff45ebf45ca5fb3f7bfae76d7619d08f5c0570f9a6437583bd20">EBI_MRDLY_2CLK_gc</a> = (0x02&lt;&lt;6),  <span class="comment">/* 2 cycles */</span>
<a name="l01696"></a><a class="code" href="iox128a1_8h.html#af479fd62c17deff45ebf45ca5fb3f7bfa80bac0abdde8d39374cf14540fc970bd">01696</a>     <a class="code" href="iox128a1_8h.html#af479fd62c17deff45ebf45ca5fb3f7bfa80bac0abdde8d39374cf14540fc970bd">EBI_MRDLY_3CLK_gc</a> = (0x03&lt;&lt;6),  <span class="comment">/* 3 cycles */</span>
<a name="l01697"></a>01697 } <a class="code" href="iox128a1_8h.html#ae07b2ddcdab426fb44b06873bd2f0bcf">EBI_MRDLY_t</a>;
<a name="l01698"></a>01698 
<a name="l01699"></a>01699 <span class="comment">/*  */</span>
<a name="l01700"></a><a class="code" href="iox128a1_8h.html#afc1395430699599a5a05fcad2b545705">01700</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#afc1395430699599a5a05fcad2b545705">EBI_ROWCYCDLY_enum</a>
<a name="l01701"></a>01701 {
<a name="l01702"></a><a class="code" href="iox128a1_8h.html#afc1395430699599a5a05fcad2b545705a057bde245208acd2e059ee9938d6d6dc">01702</a>     <a class="code" href="iox128a1_8h.html#afc1395430699599a5a05fcad2b545705a057bde245208acd2e059ee9938d6d6dc">EBI_ROWCYCDLY_0CLK_gc</a> = (0x00&lt;&lt;3),  <span class="comment">/* 0 cycles */</span>
<a name="l01703"></a><a class="code" href="iox128a1_8h.html#afc1395430699599a5a05fcad2b545705a54652d98e20f21cbc649d52f53aeff5b">01703</a>     <a class="code" href="iox128a1_8h.html#afc1395430699599a5a05fcad2b545705a54652d98e20f21cbc649d52f53aeff5b">EBI_ROWCYCDLY_1CLK_gc</a> = (0x01&lt;&lt;3),  <span class="comment">/* 1 cycle */</span>
<a name="l01704"></a><a class="code" href="iox128a1_8h.html#afc1395430699599a5a05fcad2b545705ab62a5eb962f3de36ec314b12ccf34e2e">01704</a>     <a class="code" href="iox128a1_8h.html#afc1395430699599a5a05fcad2b545705ab62a5eb962f3de36ec314b12ccf34e2e">EBI_ROWCYCDLY_2CLK_gc</a> = (0x02&lt;&lt;3),  <span class="comment">/* 2 cycles */</span>
<a name="l01705"></a><a class="code" href="iox128a1_8h.html#afc1395430699599a5a05fcad2b545705a1be50c02c28af89ec9466188c5e5fb57">01705</a>     <a class="code" href="iox128a1_8h.html#afc1395430699599a5a05fcad2b545705a1be50c02c28af89ec9466188c5e5fb57">EBI_ROWCYCDLY_3CLK_gc</a> = (0x03&lt;&lt;3),  <span class="comment">/* 3 cycles */</span>
<a name="l01706"></a><a class="code" href="iox128a1_8h.html#afc1395430699599a5a05fcad2b545705a0967431c9f5454508619e95101b6c82b">01706</a>     <a class="code" href="iox128a1_8h.html#afc1395430699599a5a05fcad2b545705a0967431c9f5454508619e95101b6c82b">EBI_ROWCYCDLY_4CLK_gc</a> = (0x04&lt;&lt;3),  <span class="comment">/* 4 cycles */</span>
<a name="l01707"></a><a class="code" href="iox128a1_8h.html#afc1395430699599a5a05fcad2b545705ae2dfce44956f6f76170336e766c81beb">01707</a>     <a class="code" href="iox128a1_8h.html#afc1395430699599a5a05fcad2b545705ae2dfce44956f6f76170336e766c81beb">EBI_ROWCYCDLY_5CLK_gc</a> = (0x05&lt;&lt;3),  <span class="comment">/* 5 cycle */</span>
<a name="l01708"></a><a class="code" href="iox128a1_8h.html#afc1395430699599a5a05fcad2b545705a65470a8f24bb29b0d538e73074ca77e3">01708</a>     <a class="code" href="iox128a1_8h.html#afc1395430699599a5a05fcad2b545705a65470a8f24bb29b0d538e73074ca77e3">EBI_ROWCYCDLY_6CLK_gc</a> = (0x06&lt;&lt;3),  <span class="comment">/* 6 cycles */</span>
<a name="l01709"></a><a class="code" href="iox128a1_8h.html#afc1395430699599a5a05fcad2b545705a24171efe336bf3896f103d668ac3a27b">01709</a>     <a class="code" href="iox128a1_8h.html#afc1395430699599a5a05fcad2b545705a24171efe336bf3896f103d668ac3a27b">EBI_ROWCYCDLY_7CLK_gc</a> = (0x07&lt;&lt;3),  <span class="comment">/* 7 cycles */</span>
<a name="l01710"></a>01710 } <a class="code" href="iox128a1_8h.html#a3e93c2273d6e85d05e4415c19329e82b">EBI_ROWCYCDLY_t</a>;
<a name="l01711"></a>01711 
<a name="l01712"></a>01712 <span class="comment">/*  */</span>
<a name="l01713"></a><a class="code" href="iox128a1_8h.html#af013646731733211ef6e15f7f014c23a">01713</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#af013646731733211ef6e15f7f014c23a">EBI_RPDLY_enum</a>
<a name="l01714"></a>01714 {
<a name="l01715"></a><a class="code" href="iox128a1_8h.html#af013646731733211ef6e15f7f014c23aa026ef135e9d351203709502007745266">01715</a>     <a class="code" href="iox128a1_8h.html#af013646731733211ef6e15f7f014c23aa026ef135e9d351203709502007745266">EBI_RPDLY_0CLK_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* 0 cycles */</span>
<a name="l01716"></a><a class="code" href="iox128a1_8h.html#af013646731733211ef6e15f7f014c23aabacb2c7fed6d2d8136a17e752a65b1a5">01716</a>     <a class="code" href="iox128a1_8h.html#af013646731733211ef6e15f7f014c23aabacb2c7fed6d2d8136a17e752a65b1a5">EBI_RPDLY_1CLK_gc</a> = (0x01&lt;&lt;0),  <span class="comment">/* 1 cycle */</span>
<a name="l01717"></a><a class="code" href="iox128a1_8h.html#af013646731733211ef6e15f7f014c23aa337af47e942102e505ee77bcdee42898">01717</a>     <a class="code" href="iox128a1_8h.html#af013646731733211ef6e15f7f014c23aa337af47e942102e505ee77bcdee42898">EBI_RPDLY_2CLK_gc</a> = (0x02&lt;&lt;0),  <span class="comment">/* 2 cycles */</span>
<a name="l01718"></a><a class="code" href="iox128a1_8h.html#af013646731733211ef6e15f7f014c23aae80fee1a721f2e2f4afc006618d7c427">01718</a>     <a class="code" href="iox128a1_8h.html#af013646731733211ef6e15f7f014c23aae80fee1a721f2e2f4afc006618d7c427">EBI_RPDLY_3CLK_gc</a> = (0x03&lt;&lt;0),  <span class="comment">/* 3 cycles */</span>
<a name="l01719"></a><a class="code" href="iox128a1_8h.html#af013646731733211ef6e15f7f014c23aa98b1a32f52508941e332b59d141fca6d">01719</a>     <a class="code" href="iox128a1_8h.html#af013646731733211ef6e15f7f014c23aa98b1a32f52508941e332b59d141fca6d">EBI_RPDLY_4CLK_gc</a> = (0x04&lt;&lt;0),  <span class="comment">/* 4 cycles */</span>
<a name="l01720"></a><a class="code" href="iox128a1_8h.html#af013646731733211ef6e15f7f014c23aa7c49bef77eb77157dd74109193be282e">01720</a>     <a class="code" href="iox128a1_8h.html#af013646731733211ef6e15f7f014c23aa7c49bef77eb77157dd74109193be282e">EBI_RPDLY_5CLK_gc</a> = (0x05&lt;&lt;0),  <span class="comment">/* 5 cycle */</span>
<a name="l01721"></a><a class="code" href="iox128a1_8h.html#af013646731733211ef6e15f7f014c23aaa845ad223b05b6ede6f4dcb0366e2b53">01721</a>     <a class="code" href="iox128a1_8h.html#af013646731733211ef6e15f7f014c23aaa845ad223b05b6ede6f4dcb0366e2b53">EBI_RPDLY_6CLK_gc</a> = (0x06&lt;&lt;0),  <span class="comment">/* 6 cycles */</span>
<a name="l01722"></a><a class="code" href="iox128a1_8h.html#af013646731733211ef6e15f7f014c23aaf199a21442c6f4f940a7c8525892f214">01722</a>     <a class="code" href="iox128a1_8h.html#af013646731733211ef6e15f7f014c23aaf199a21442c6f4f940a7c8525892f214">EBI_RPDLY_7CLK_gc</a> = (0x07&lt;&lt;0),  <span class="comment">/* 7 cycles */</span>
<a name="l01723"></a>01723 } <a class="code" href="iox128a1_8h.html#a1f2b4ce299ba818654bbb13f86385ecf">EBI_RPDLY_t</a>;
<a name="l01724"></a>01724 
<a name="l01725"></a>01725 <span class="comment">/*  */</span>
<a name="l01726"></a><a class="code" href="iox128a1_8h.html#a53a1bb182244f29f095ad8237c4443b8">01726</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a53a1bb182244f29f095ad8237c4443b8">EBI_WRDLY_enum</a>
<a name="l01727"></a>01727 {
<a name="l01728"></a><a class="code" href="iox128a1_8h.html#a53a1bb182244f29f095ad8237c4443b8ae5cb7eab5030fe9d3c67253466c3246c">01728</a>     <a class="code" href="iox128a1_8h.html#a53a1bb182244f29f095ad8237c4443b8ae5cb7eab5030fe9d3c67253466c3246c">EBI_WRDLY_0CLK_gc</a> = (0x00&lt;&lt;6),  <span class="comment">/* 0 cycles */</span>
<a name="l01729"></a><a class="code" href="iox128a1_8h.html#a53a1bb182244f29f095ad8237c4443b8ad468f274dd3ef1e5cf6d763c86d9e12c">01729</a>     <a class="code" href="iox128a1_8h.html#a53a1bb182244f29f095ad8237c4443b8ad468f274dd3ef1e5cf6d763c86d9e12c">EBI_WRDLY_1CLK_gc</a> = (0x01&lt;&lt;6),  <span class="comment">/* 1 cycle */</span>
<a name="l01730"></a><a class="code" href="iox128a1_8h.html#a53a1bb182244f29f095ad8237c4443b8a670093bd19c8f8c2b7c0bb74b27bd5eb">01730</a>     <a class="code" href="iox128a1_8h.html#a53a1bb182244f29f095ad8237c4443b8a670093bd19c8f8c2b7c0bb74b27bd5eb">EBI_WRDLY_2CLK_gc</a> = (0x02&lt;&lt;6),  <span class="comment">/* 2 cycles */</span>
<a name="l01731"></a><a class="code" href="iox128a1_8h.html#a53a1bb182244f29f095ad8237c4443b8aa3e246fe1f101008d022176a63d7d9b4">01731</a>     <a class="code" href="iox128a1_8h.html#a53a1bb182244f29f095ad8237c4443b8aa3e246fe1f101008d022176a63d7d9b4">EBI_WRDLY_3CLK_gc</a> = (0x03&lt;&lt;6),  <span class="comment">/* 3 cycles */</span>
<a name="l01732"></a>01732 } <a class="code" href="iox128a1_8h.html#abd18cd2e92e27b3f6a393341a3df9c70">EBI_WRDLY_t</a>;
<a name="l01733"></a>01733 
<a name="l01734"></a>01734 <span class="comment">/*  */</span>
<a name="l01735"></a><a class="code" href="iox128a1_8h.html#a04bda74d88bc09a59a9389f918bb5dfb">01735</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a04bda74d88bc09a59a9389f918bb5dfb">EBI_ESRDLY_enum</a>
<a name="l01736"></a>01736 {
<a name="l01737"></a><a class="code" href="iox128a1_8h.html#a04bda74d88bc09a59a9389f918bb5dfbac9672461776d9f1aeacfad48e3374ee2">01737</a>     <a class="code" href="iox128a1_8h.html#a04bda74d88bc09a59a9389f918bb5dfbac9672461776d9f1aeacfad48e3374ee2">EBI_ESRDLY_0CLK_gc</a> = (0x00&lt;&lt;3),  <span class="comment">/* 0 cycles */</span>
<a name="l01738"></a><a class="code" href="iox128a1_8h.html#a04bda74d88bc09a59a9389f918bb5dfba260f6dbd13200dad06318fb2c9a5126e">01738</a>     <a class="code" href="iox128a1_8h.html#a04bda74d88bc09a59a9389f918bb5dfba260f6dbd13200dad06318fb2c9a5126e">EBI_ESRDLY_1CLK_gc</a> = (0x01&lt;&lt;3),  <span class="comment">/* 1 cycle */</span>
<a name="l01739"></a><a class="code" href="iox128a1_8h.html#a04bda74d88bc09a59a9389f918bb5dfba55361d9f8a1c9fd5c5912dea142ece85">01739</a>     <a class="code" href="iox128a1_8h.html#a04bda74d88bc09a59a9389f918bb5dfba55361d9f8a1c9fd5c5912dea142ece85">EBI_ESRDLY_2CLK_gc</a> = (0x02&lt;&lt;3),  <span class="comment">/* 2 cycles */</span>
<a name="l01740"></a><a class="code" href="iox128a1_8h.html#a04bda74d88bc09a59a9389f918bb5dfba51628e59529d485c908cd840f12c0598">01740</a>     <a class="code" href="iox128a1_8h.html#a04bda74d88bc09a59a9389f918bb5dfba51628e59529d485c908cd840f12c0598">EBI_ESRDLY_3CLK_gc</a> = (0x03&lt;&lt;3),  <span class="comment">/* 3 cycles */</span>
<a name="l01741"></a><a class="code" href="iox128a1_8h.html#a04bda74d88bc09a59a9389f918bb5dfba8888924fef8956bb65f43712f95f73eb">01741</a>     <a class="code" href="iox128a1_8h.html#a04bda74d88bc09a59a9389f918bb5dfba8888924fef8956bb65f43712f95f73eb">EBI_ESRDLY_4CLK_gc</a> = (0x04&lt;&lt;3),  <span class="comment">/* 4 cycles */</span>
<a name="l01742"></a><a class="code" href="iox128a1_8h.html#a04bda74d88bc09a59a9389f918bb5dfba2aecc1afb85dbc89c4e53fd4112d88d8">01742</a>     <a class="code" href="iox128a1_8h.html#a04bda74d88bc09a59a9389f918bb5dfba2aecc1afb85dbc89c4e53fd4112d88d8">EBI_ESRDLY_5CLK_gc</a> = (0x05&lt;&lt;3),  <span class="comment">/* 5 cycle */</span>
<a name="l01743"></a><a class="code" href="iox128a1_8h.html#a04bda74d88bc09a59a9389f918bb5dfbae47e12775867085f065346b5aa7d4daa">01743</a>     <a class="code" href="iox128a1_8h.html#a04bda74d88bc09a59a9389f918bb5dfbae47e12775867085f065346b5aa7d4daa">EBI_ESRDLY_6CLK_gc</a> = (0x06&lt;&lt;3),  <span class="comment">/* 6 cycles */</span>
<a name="l01744"></a><a class="code" href="iox128a1_8h.html#a04bda74d88bc09a59a9389f918bb5dfbac4ae81678607672c11532fde7e5ce5d0">01744</a>     <a class="code" href="iox128a1_8h.html#a04bda74d88bc09a59a9389f918bb5dfbac4ae81678607672c11532fde7e5ce5d0">EBI_ESRDLY_7CLK_gc</a> = (0x07&lt;&lt;3),  <span class="comment">/* 7 cycles */</span>
<a name="l01745"></a>01745 } <a class="code" href="iox128a1_8h.html#a3bcbba5dac6db03af422d74fcddb3c6e">EBI_ESRDLY_t</a>;
<a name="l01746"></a>01746 
<a name="l01747"></a>01747 <span class="comment">/*  */</span>
<a name="l01748"></a><a class="code" href="iox128a1_8h.html#aa78342003bfe27ba436e743c89f36ca5">01748</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#aa78342003bfe27ba436e743c89f36ca5">EBI_ROWCOLDLY_enum</a>
<a name="l01749"></a>01749 {
<a name="l01750"></a><a class="code" href="iox128a1_8h.html#aa78342003bfe27ba436e743c89f36ca5a6d0d783ea44bfd80fdd27b1d56238ec8">01750</a>     <a class="code" href="iox128a1_8h.html#aa78342003bfe27ba436e743c89f36ca5a6d0d783ea44bfd80fdd27b1d56238ec8">EBI_ROWCOLDLY_0CLK_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* 0 cycles */</span>
<a name="l01751"></a><a class="code" href="iox128a1_8h.html#aa78342003bfe27ba436e743c89f36ca5a6e192d072e668018a552389922b04882">01751</a>     <a class="code" href="iox128a1_8h.html#aa78342003bfe27ba436e743c89f36ca5a6e192d072e668018a552389922b04882">EBI_ROWCOLDLY_1CLK_gc</a> = (0x01&lt;&lt;0),  <span class="comment">/* 1 cycle */</span>
<a name="l01752"></a><a class="code" href="iox128a1_8h.html#aa78342003bfe27ba436e743c89f36ca5a962b6dbdb8c0e0abc0a0d2b085b5409f">01752</a>     <a class="code" href="iox128a1_8h.html#aa78342003bfe27ba436e743c89f36ca5a962b6dbdb8c0e0abc0a0d2b085b5409f">EBI_ROWCOLDLY_2CLK_gc</a> = (0x02&lt;&lt;0),  <span class="comment">/* 2 cycles */</span>
<a name="l01753"></a><a class="code" href="iox128a1_8h.html#aa78342003bfe27ba436e743c89f36ca5a21d8dbce19aaa50cc77ea1d3bfd72fec">01753</a>     <a class="code" href="iox128a1_8h.html#aa78342003bfe27ba436e743c89f36ca5a21d8dbce19aaa50cc77ea1d3bfd72fec">EBI_ROWCOLDLY_3CLK_gc</a> = (0x03&lt;&lt;0),  <span class="comment">/* 3 cycles */</span>
<a name="l01754"></a><a class="code" href="iox128a1_8h.html#aa78342003bfe27ba436e743c89f36ca5ae3e108acbb694d67c8b05b4cdce5df92">01754</a>     <a class="code" href="iox128a1_8h.html#aa78342003bfe27ba436e743c89f36ca5ae3e108acbb694d67c8b05b4cdce5df92">EBI_ROWCOLDLY_4CLK_gc</a> = (0x04&lt;&lt;0),  <span class="comment">/* 4 cycles */</span>
<a name="l01755"></a><a class="code" href="iox128a1_8h.html#aa78342003bfe27ba436e743c89f36ca5a6c736c8f470933c424d45924f06f6717">01755</a>     <a class="code" href="iox128a1_8h.html#aa78342003bfe27ba436e743c89f36ca5a6c736c8f470933c424d45924f06f6717">EBI_ROWCOLDLY_5CLK_gc</a> = (0x05&lt;&lt;0),  <span class="comment">/* 5 cycle */</span>
<a name="l01756"></a><a class="code" href="iox128a1_8h.html#aa78342003bfe27ba436e743c89f36ca5aecf22318fef0a7b7a46d5e41fda3ad15">01756</a>     <a class="code" href="iox128a1_8h.html#aa78342003bfe27ba436e743c89f36ca5aecf22318fef0a7b7a46d5e41fda3ad15">EBI_ROWCOLDLY_6CLK_gc</a> = (0x06&lt;&lt;0),  <span class="comment">/* 6 cycles */</span>
<a name="l01757"></a><a class="code" href="iox128a1_8h.html#aa78342003bfe27ba436e743c89f36ca5ad8b9955c2f1088ffebc9cd795689f909">01757</a>     <a class="code" href="iox128a1_8h.html#aa78342003bfe27ba436e743c89f36ca5ad8b9955c2f1088ffebc9cd795689f909">EBI_ROWCOLDLY_7CLK_gc</a> = (0x07&lt;&lt;0),  <span class="comment">/* 7 cycles */</span>
<a name="l01758"></a>01758 } <a class="code" href="iox128a1_8h.html#a1ac21c7475ef898eb0f43ff4fe446e4e">EBI_ROWCOLDLY_t</a>;
<a name="l01759"></a>01759 
<a name="l01760"></a>01760 
<a name="l01761"></a>01761 <span class="comment">/*</span>
<a name="l01762"></a>01762 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l01763"></a>01763 <span class="comment">TWI - Two-Wire Interface</span>
<a name="l01764"></a>01764 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l01765"></a>01765 <span class="comment">*/</span>
<a name="l01766"></a>01766 
<a name="l01767"></a>01767 <span class="comment">/*  */</span>
<a name="l01768"></a><a class="code" href="struct_t_w_i___m_a_s_t_e_r__struct.html">01768</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_t_w_i___m_a_s_t_e_r__struct.html">TWI_MASTER_struct</a>
<a name="l01769"></a>01769 {
<a name="l01770"></a><a class="code" href="struct_t_w_i___m_a_s_t_e_r__struct.html#ac4c9558296f78de70aea7220a369f8d0">01770</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_w_i___m_a_s_t_e_r__struct.html#ac4c9558296f78de70aea7220a369f8d0">CTRLA</a>;  <span class="comment">/* Control Register A */</span>
<a name="l01771"></a><a class="code" href="struct_t_w_i___m_a_s_t_e_r__struct.html#a6bec6f15f02825dbd6eeb1b47b9f5c59">01771</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_w_i___m_a_s_t_e_r__struct.html#a6bec6f15f02825dbd6eeb1b47b9f5c59">CTRLB</a>;  <span class="comment">/* Control Register B */</span>
<a name="l01772"></a><a class="code" href="struct_t_w_i___m_a_s_t_e_r__struct.html#a8294d4047384a14284395f25c4c8e1fa">01772</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_w_i___m_a_s_t_e_r__struct.html#a8294d4047384a14284395f25c4c8e1fa">CTRLC</a>;  <span class="comment">/* Control Register C */</span>
<a name="l01773"></a><a class="code" href="struct_t_w_i___m_a_s_t_e_r__struct.html#aea15764b94901a2cd5664d75abdf1388">01773</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_w_i___m_a_s_t_e_r__struct.html#aea15764b94901a2cd5664d75abdf1388">STATUS</a>;  <span class="comment">/* Status Register */</span>
<a name="l01774"></a><a class="code" href="struct_t_w_i___m_a_s_t_e_r__struct.html#acaaf4bbb5de65800b100ec77d9b743c8">01774</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_w_i___m_a_s_t_e_r__struct.html#acaaf4bbb5de65800b100ec77d9b743c8">BAUD</a>;  <span class="comment">/* Baurd Rate Control Register */</span>
<a name="l01775"></a><a class="code" href="struct_t_w_i___m_a_s_t_e_r__struct.html#a449768ab77f1af722867a7a936227c91">01775</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_w_i___m_a_s_t_e_r__struct.html#a449768ab77f1af722867a7a936227c91">ADDR</a>;  <span class="comment">/* Address Register */</span>
<a name="l01776"></a><a class="code" href="struct_t_w_i___m_a_s_t_e_r__struct.html#ad8a09a564ae6ff6ad6038dd1b6b29131">01776</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_w_i___m_a_s_t_e_r__struct.html#ad8a09a564ae6ff6ad6038dd1b6b29131">DATA</a>;  <span class="comment">/* Data Register */</span>
<a name="l01777"></a>01777 } <a class="code" href="iox128a1_8h.html#af4890005cd8285b0ea5045196ddefd84">TWI_MASTER_t</a>;
<a name="l01778"></a>01778 
<a name="l01779"></a>01779 <span class="comment">/*</span>
<a name="l01780"></a>01780 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l01781"></a>01781 <span class="comment">TWI - Two-Wire Interface</span>
<a name="l01782"></a>01782 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l01783"></a>01783 <span class="comment">*/</span>
<a name="l01784"></a>01784 
<a name="l01785"></a>01785 <span class="comment">/*  */</span>
<a name="l01786"></a><a class="code" href="struct_t_w_i___s_l_a_v_e__struct.html">01786</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_t_w_i___s_l_a_v_e__struct.html">TWI_SLAVE_struct</a>
<a name="l01787"></a>01787 {
<a name="l01788"></a><a class="code" href="struct_t_w_i___s_l_a_v_e__struct.html#a368e61b5070765979e1d5d8a00687a92">01788</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_w_i___s_l_a_v_e__struct.html#a368e61b5070765979e1d5d8a00687a92">CTRLA</a>;  <span class="comment">/* Control Register A */</span>
<a name="l01789"></a><a class="code" href="struct_t_w_i___s_l_a_v_e__struct.html#a42b52363308067436689b8f9d9de05e3">01789</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_w_i___s_l_a_v_e__struct.html#a42b52363308067436689b8f9d9de05e3">CTRLB</a>;  <span class="comment">/* Control Register B */</span>
<a name="l01790"></a><a class="code" href="struct_t_w_i___s_l_a_v_e__struct.html#a040378c3344b5d83ca9b17edcc208fe5">01790</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_w_i___s_l_a_v_e__struct.html#a040378c3344b5d83ca9b17edcc208fe5">STATUS</a>;  <span class="comment">/* Status Register */</span>
<a name="l01791"></a><a class="code" href="struct_t_w_i___s_l_a_v_e__struct.html#ab9fb9ebe8412ecb0543868c5b91e23e1">01791</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_w_i___s_l_a_v_e__struct.html#ab9fb9ebe8412ecb0543868c5b91e23e1">ADDR</a>;  <span class="comment">/* Address Register */</span>
<a name="l01792"></a><a class="code" href="struct_t_w_i___s_l_a_v_e__struct.html#a7a233a95d65c4d866e893aed944853a9">01792</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_w_i___s_l_a_v_e__struct.html#a7a233a95d65c4d866e893aed944853a9">DATA</a>;  <span class="comment">/* Data Register */</span>
<a name="l01793"></a><a class="code" href="struct_t_w_i___s_l_a_v_e__struct.html#a2bd9702983b73ea43d8477480f23d01e">01793</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_w_i___s_l_a_v_e__struct.html#a2bd9702983b73ea43d8477480f23d01e">ADDRMASK</a>;  <span class="comment">/* Address Mask Register */</span>
<a name="l01794"></a>01794 } <a class="code" href="iox128a1_8h.html#a24dde9f2d911fc5505443a0a0e85555f">TWI_SLAVE_t</a>;
<a name="l01795"></a>01795 
<a name="l01796"></a>01796 <span class="comment">/*</span>
<a name="l01797"></a>01797 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l01798"></a>01798 <span class="comment">TWI - Two-Wire Interface</span>
<a name="l01799"></a>01799 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l01800"></a>01800 <span class="comment">*/</span>
<a name="l01801"></a>01801 
<a name="l01802"></a>01802 <span class="comment">/* Two-Wire Interface */</span>
<a name="l01803"></a><a class="code" href="struct_t_w_i__struct.html">01803</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_t_w_i__struct.html">TWI_struct</a>
<a name="l01804"></a>01804 {
<a name="l01805"></a><a class="code" href="struct_t_w_i__struct.html#a97d5e6e68d9c55b5c6b3bdf3ae229095">01805</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_w_i__struct.html#a97d5e6e68d9c55b5c6b3bdf3ae229095">CTRL</a>;  <span class="comment">/* TWI Common Control Register */</span>
<a name="l01806"></a><a class="code" href="struct_t_w_i__struct.html#a5f4a64a33745f397931aac2256b22976">01806</a>     <a class="code" href="struct_t_w_i___m_a_s_t_e_r__struct.html">TWI_MASTER_t</a> <a class="code" href="struct_t_w_i__struct.html#a5f4a64a33745f397931aac2256b22976">MASTER</a>;  <span class="comment">/* TWI master module */</span>
<a name="l01807"></a><a class="code" href="struct_t_w_i__struct.html#a24154101496fef40a9893f856c16415b">01807</a>     <a class="code" href="struct_t_w_i___s_l_a_v_e__struct.html">TWI_SLAVE_t</a> <a class="code" href="struct_t_w_i__struct.html#a24154101496fef40a9893f856c16415b">SLAVE</a>;  <span class="comment">/* TWI slave module */</span>
<a name="l01808"></a>01808 } <a class="code" href="iox128a1_8h.html#a734f6e151f29b251e0747750e03e0a6d">TWI_t</a>;
<a name="l01809"></a>01809 
<a name="l01810"></a>01810 <span class="comment">/* Master Interrupt Level */</span>
<a name="l01811"></a><a class="code" href="iox128a1_8h.html#a2c8804e539baaeb3b9c450d52b989be5">01811</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a2c8804e539baaeb3b9c450d52b989be5">TWI_MASTER_INTLVL_enum</a>
<a name="l01812"></a>01812 {
<a name="l01813"></a><a class="code" href="iox128a1_8h.html#a2c8804e539baaeb3b9c450d52b989be5a009fb5de53d8e4e5a5e321f854707138">01813</a>     <a class="code" href="iox128a1_8h.html#a2c8804e539baaeb3b9c450d52b989be5a009fb5de53d8e4e5a5e321f854707138">TWI_MASTER_INTLVL_OFF_gc</a> = (0x00&lt;&lt;6),  <span class="comment">/* Interrupt Disabled */</span>
<a name="l01814"></a><a class="code" href="iox128a1_8h.html#a2c8804e539baaeb3b9c450d52b989be5af04d85ce1a262b41d2444d285db07701">01814</a>     <a class="code" href="iox128a1_8h.html#a2c8804e539baaeb3b9c450d52b989be5af04d85ce1a262b41d2444d285db07701">TWI_MASTER_INTLVL_LO_gc</a> = (0x01&lt;&lt;6),  <span class="comment">/* Low Level */</span>
<a name="l01815"></a><a class="code" href="iox128a1_8h.html#a2c8804e539baaeb3b9c450d52b989be5ab271addb7931d9a51e2f5535d22339d9">01815</a>     <a class="code" href="iox128a1_8h.html#a2c8804e539baaeb3b9c450d52b989be5ab271addb7931d9a51e2f5535d22339d9">TWI_MASTER_INTLVL_MED_gc</a> = (0x02&lt;&lt;6),  <span class="comment">/* Medium Level */</span>
<a name="l01816"></a><a class="code" href="iox128a1_8h.html#a2c8804e539baaeb3b9c450d52b989be5a518501231c62fc2b7eb6f75ed9265901">01816</a>     <a class="code" href="iox128a1_8h.html#a2c8804e539baaeb3b9c450d52b989be5a518501231c62fc2b7eb6f75ed9265901">TWI_MASTER_INTLVL_HI_gc</a> = (0x03&lt;&lt;6),  <span class="comment">/* High Level */</span>
<a name="l01817"></a>01817 } <a class="code" href="iox128a1_8h.html#a41f927b5177583512832e4a5e2287bc6">TWI_MASTER_INTLVL_t</a>;
<a name="l01818"></a>01818 
<a name="l01819"></a>01819 <span class="comment">/* Inactive Timeout */</span>
<a name="l01820"></a><a class="code" href="iox128a1_8h.html#a286650fdacaf35925bccb99909e2dfe1">01820</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a286650fdacaf35925bccb99909e2dfe1">TWI_MASTER_TIMEOUT_enum</a>
<a name="l01821"></a>01821 {
<a name="l01822"></a><a class="code" href="iox128a1_8h.html#a286650fdacaf35925bccb99909e2dfe1aa2761c653c7118dad6c663ac04abc0cd">01822</a>     <a class="code" href="iox128a1_8h.html#a286650fdacaf35925bccb99909e2dfe1aa2761c653c7118dad6c663ac04abc0cd">TWI_MASTER_TIMEOUT_DISABLED_gc</a> = (0x00&lt;&lt;2),  <span class="comment">/* Bus Timeout Disabled */</span>
<a name="l01823"></a><a class="code" href="iox128a1_8h.html#a286650fdacaf35925bccb99909e2dfe1acd73207d203ea897171ae34d4d171026">01823</a>     <a class="code" href="iox128a1_8h.html#a286650fdacaf35925bccb99909e2dfe1acd73207d203ea897171ae34d4d171026">TWI_MASTER_TIMEOUT_50US_gc</a> = (0x01&lt;&lt;2),  <span class="comment">/* 50 Microseconds */</span>
<a name="l01824"></a><a class="code" href="iox128a1_8h.html#a286650fdacaf35925bccb99909e2dfe1a5c1d36f94f92da72f6e82b66ca1aa369">01824</a>     <a class="code" href="iox128a1_8h.html#a286650fdacaf35925bccb99909e2dfe1a5c1d36f94f92da72f6e82b66ca1aa369">TWI_MASTER_TIMEOUT_100US_gc</a> = (0x02&lt;&lt;2),  <span class="comment">/* 100 Microseconds */</span>
<a name="l01825"></a><a class="code" href="iox128a1_8h.html#a286650fdacaf35925bccb99909e2dfe1aae9c2357ce270f78f61c4865427163df">01825</a>     <a class="code" href="iox128a1_8h.html#a286650fdacaf35925bccb99909e2dfe1aae9c2357ce270f78f61c4865427163df">TWI_MASTER_TIMEOUT_200US_gc</a> = (0x03&lt;&lt;2),  <span class="comment">/* 200 Microseconds */</span>
<a name="l01826"></a>01826 } <a class="code" href="iox128a1_8h.html#a8545e15f515786d9583f85b372600c19">TWI_MASTER_TIMEOUT_t</a>;
<a name="l01827"></a>01827 
<a name="l01828"></a>01828 <span class="comment">/* Master Command */</span>
<a name="l01829"></a><a class="code" href="iox128a1_8h.html#aacc837608924b20823f75f620d92eedf">01829</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#aacc837608924b20823f75f620d92eedf">TWI_MASTER_CMD_enum</a>
<a name="l01830"></a>01830 {
<a name="l01831"></a><a class="code" href="iox128a1_8h.html#aacc837608924b20823f75f620d92eedfa32a9726a48a71b7dd76debe0fc68591f">01831</a>     <a class="code" href="iox128a1_8h.html#aacc837608924b20823f75f620d92eedfa32a9726a48a71b7dd76debe0fc68591f">TWI_MASTER_CMD_NOACT_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* No Action */</span>
<a name="l01832"></a><a class="code" href="iox128a1_8h.html#aacc837608924b20823f75f620d92eedfa107ff3f1601d32c046a204e34231d1a2">01832</a>     <a class="code" href="iox128a1_8h.html#aacc837608924b20823f75f620d92eedfa107ff3f1601d32c046a204e34231d1a2">TWI_MASTER_CMD_REPSTART_gc</a> = (0x01&lt;&lt;0),  <span class="comment">/* Issue Repeated Start Condition */</span>
<a name="l01833"></a><a class="code" href="iox128a1_8h.html#aacc837608924b20823f75f620d92eedfa2951ce7276ce67c246b1652b91aaf901">01833</a>     <a class="code" href="iox128a1_8h.html#aacc837608924b20823f75f620d92eedfa2951ce7276ce67c246b1652b91aaf901">TWI_MASTER_CMD_RECVTRANS_gc</a> = (0x02&lt;&lt;0),  <span class="comment">/* Receive or Transmit Data */</span>
<a name="l01834"></a><a class="code" href="iox128a1_8h.html#aacc837608924b20823f75f620d92eedfa0e8058e5d942ce8d162b0610eda49358">01834</a>     <a class="code" href="iox128a1_8h.html#aacc837608924b20823f75f620d92eedfa0e8058e5d942ce8d162b0610eda49358">TWI_MASTER_CMD_STOP_gc</a> = (0x03&lt;&lt;0),  <span class="comment">/* Issue Stop Condition */</span>
<a name="l01835"></a>01835 } <a class="code" href="iox128a1_8h.html#a3540a30fd42b2dca22d77462a271115c">TWI_MASTER_CMD_t</a>;
<a name="l01836"></a>01836 
<a name="l01837"></a>01837 <span class="comment">/* Master Bus State */</span>
<a name="l01838"></a><a class="code" href="iox128a1_8h.html#a83399d2d5c1996a66ee038e92b9e4d7d">01838</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a83399d2d5c1996a66ee038e92b9e4d7d">TWI_MASTER_BUSSTATE_enum</a>
<a name="l01839"></a>01839 {
<a name="l01840"></a><a class="code" href="iox128a1_8h.html#a83399d2d5c1996a66ee038e92b9e4d7da12429d61db152fe9a4eef192fbab88ed">01840</a>     <a class="code" href="iox128a1_8h.html#a83399d2d5c1996a66ee038e92b9e4d7da12429d61db152fe9a4eef192fbab88ed">TWI_MASTER_BUSSTATE_UNKNOWN_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* Unknown Bus State */</span>
<a name="l01841"></a><a class="code" href="iox128a1_8h.html#a83399d2d5c1996a66ee038e92b9e4d7daef53cf4e0d316afe287d468ec2fa2351">01841</a>     <a class="code" href="iox128a1_8h.html#a83399d2d5c1996a66ee038e92b9e4d7daef53cf4e0d316afe287d468ec2fa2351">TWI_MASTER_BUSSTATE_IDLE_gc</a> = (0x01&lt;&lt;0),  <span class="comment">/* Bus is Idle */</span>
<a name="l01842"></a><a class="code" href="iox128a1_8h.html#a83399d2d5c1996a66ee038e92b9e4d7da4f841e09946f8814b9925503875aba9a">01842</a>     <a class="code" href="iox128a1_8h.html#a83399d2d5c1996a66ee038e92b9e4d7da4f841e09946f8814b9925503875aba9a">TWI_MASTER_BUSSTATE_OWNER_gc</a> = (0x02&lt;&lt;0),  <span class="comment">/* This Module Controls The Bus */</span>
<a name="l01843"></a><a class="code" href="iox128a1_8h.html#a83399d2d5c1996a66ee038e92b9e4d7dae0d24f532ba3db7e00c1cf9b35678d20">01843</a>     <a class="code" href="iox128a1_8h.html#a83399d2d5c1996a66ee038e92b9e4d7dae0d24f532ba3db7e00c1cf9b35678d20">TWI_MASTER_BUSSTATE_BUSY_gc</a> = (0x03&lt;&lt;0),  <span class="comment">/* The Bus is Busy */</span>
<a name="l01844"></a>01844 } <a class="code" href="iox128a1_8h.html#a1f17275227ec88f77740f7ea724f1f0d">TWI_MASTER_BUSSTATE_t</a>;
<a name="l01845"></a>01845 
<a name="l01846"></a>01846 <span class="comment">/* Slave Interrupt Level */</span>
<a name="l01847"></a><a class="code" href="iox128a1_8h.html#a248d9f402092b86eac522c96d8b86192">01847</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a248d9f402092b86eac522c96d8b86192">TWI_SLAVE_INTLVL_enum</a>
<a name="l01848"></a>01848 {
<a name="l01849"></a><a class="code" href="iox128a1_8h.html#a248d9f402092b86eac522c96d8b86192ab41cc00cc5cc0201733ba0870a9a9fcf">01849</a>     <a class="code" href="iox128a1_8h.html#a248d9f402092b86eac522c96d8b86192ab41cc00cc5cc0201733ba0870a9a9fcf">TWI_SLAVE_INTLVL_OFF_gc</a> = (0x00&lt;&lt;6),  <span class="comment">/* Interrupt Disabled */</span>
<a name="l01850"></a><a class="code" href="iox128a1_8h.html#a248d9f402092b86eac522c96d8b86192a495d18ae5fc95c3b297fe623129ad302">01850</a>     <a class="code" href="iox128a1_8h.html#a248d9f402092b86eac522c96d8b86192a495d18ae5fc95c3b297fe623129ad302">TWI_SLAVE_INTLVL_LO_gc</a> = (0x01&lt;&lt;6),  <span class="comment">/* Low Level */</span>
<a name="l01851"></a><a class="code" href="iox128a1_8h.html#a248d9f402092b86eac522c96d8b86192adceacf6c69fff1c4216dd3f84aaca4b0">01851</a>     <a class="code" href="iox128a1_8h.html#a248d9f402092b86eac522c96d8b86192adceacf6c69fff1c4216dd3f84aaca4b0">TWI_SLAVE_INTLVL_MED_gc</a> = (0x02&lt;&lt;6),  <span class="comment">/* Medium Level */</span>
<a name="l01852"></a><a class="code" href="iox128a1_8h.html#a248d9f402092b86eac522c96d8b86192a22d9c3ab015a80f7ac731bc79be4442d">01852</a>     <a class="code" href="iox128a1_8h.html#a248d9f402092b86eac522c96d8b86192a22d9c3ab015a80f7ac731bc79be4442d">TWI_SLAVE_INTLVL_HI_gc</a> = (0x03&lt;&lt;6),  <span class="comment">/* High Level */</span>
<a name="l01853"></a>01853 } <a class="code" href="iox128a1_8h.html#af25f181859ff96446bfbd1ba9d3c1bd0">TWI_SLAVE_INTLVL_t</a>;
<a name="l01854"></a>01854 
<a name="l01855"></a>01855 <span class="comment">/* Slave Command */</span>
<a name="l01856"></a><a class="code" href="iox128a1_8h.html#a6f8fe23e0f459dfab9956ef05695ee13">01856</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a6f8fe23e0f459dfab9956ef05695ee13">TWI_SLAVE_CMD_enum</a>
<a name="l01857"></a>01857 {
<a name="l01858"></a><a class="code" href="iox128a1_8h.html#a6f8fe23e0f459dfab9956ef05695ee13aafc67e2fdbb29fd491d0537a6f11cf6a">01858</a>     <a class="code" href="iox128a1_8h.html#a6f8fe23e0f459dfab9956ef05695ee13aafc67e2fdbb29fd491d0537a6f11cf6a">TWI_SLAVE_CMD_NOACT_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* No Action */</span>
<a name="l01859"></a><a class="code" href="iox128a1_8h.html#a6f8fe23e0f459dfab9956ef05695ee13a20851730c9f513bf1afd7d5ba29ec5a4">01859</a>     <a class="code" href="iox128a1_8h.html#a6f8fe23e0f459dfab9956ef05695ee13a20851730c9f513bf1afd7d5ba29ec5a4">TWI_SLAVE_CMD_COMPTRANS_gc</a> = (0x02&lt;&lt;0),  <span class="comment">/* Used To Complete a Transaction */</span>
<a name="l01860"></a><a class="code" href="iox128a1_8h.html#a6f8fe23e0f459dfab9956ef05695ee13afe6f6a55947b00d4a5d954c324ed1ef9">01860</a>     <a class="code" href="iox128a1_8h.html#a6f8fe23e0f459dfab9956ef05695ee13afe6f6a55947b00d4a5d954c324ed1ef9">TWI_SLAVE_CMD_RESPONSE_gc</a> = (0x03&lt;&lt;0),  <span class="comment">/* Used in Response to Address/Data Interrupt */</span>
<a name="l01861"></a>01861 } <a class="code" href="iox128a1_8h.html#a352fb688efc6a5fffb67d06e1144b15d">TWI_SLAVE_CMD_t</a>;
<a name="l01862"></a>01862 
<a name="l01863"></a>01863 
<a name="l01864"></a>01864 <span class="comment">/*</span>
<a name="l01865"></a>01865 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l01866"></a>01866 <span class="comment">PORT - Port Configuration</span>
<a name="l01867"></a>01867 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l01868"></a>01868 <span class="comment">*/</span>
<a name="l01869"></a>01869 
<a name="l01870"></a>01870 <span class="comment">/* I/O port Configuration */</span>
<a name="l01871"></a><a class="code" href="struct_p_o_r_t_c_f_g__struct.html">01871</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_p_o_r_t_c_f_g__struct.html">PORTCFG_struct</a>
<a name="l01872"></a>01872 {
<a name="l01873"></a><a class="code" href="struct_p_o_r_t_c_f_g__struct.html#a18137f5cc66037f33b8b2d9fbd93125a">01873</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_p_o_r_t_c_f_g__struct.html#a18137f5cc66037f33b8b2d9fbd93125a">MPCMASK</a>;  <span class="comment">/* Multi-pin Configuration Mask */</span>
<a name="l01874"></a><a class="code" href="struct_p_o_r_t_c_f_g__struct.html#a18f13a9d6b6a644d548e6008f876e327">01874</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_p_o_r_t_c_f_g__struct.html#a18f13a9d6b6a644d548e6008f876e327">reserved_0x01</a>;
<a name="l01875"></a><a class="code" href="struct_p_o_r_t_c_f_g__struct.html#a6fac78b86e90318e180ad682e84a3516">01875</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_p_o_r_t_c_f_g__struct.html#a6fac78b86e90318e180ad682e84a3516">VPCTRLA</a>;  <span class="comment">/* Virtual Port Control Register A */</span>
<a name="l01876"></a><a class="code" href="struct_p_o_r_t_c_f_g__struct.html#a8819c9ec352e390fe1c9b28a6feb7d2e">01876</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_p_o_r_t_c_f_g__struct.html#a8819c9ec352e390fe1c9b28a6feb7d2e">VPCTRLB</a>;  <span class="comment">/* Virtual Port Control Register B */</span>
<a name="l01877"></a><a class="code" href="struct_p_o_r_t_c_f_g__struct.html#ad5989612713da42329d0a3e4b26c692e">01877</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_p_o_r_t_c_f_g__struct.html#ad5989612713da42329d0a3e4b26c692e">CLKEVOUT</a>;  <span class="comment">/* Clock and Event Out Register */</span>
<a name="l01878"></a>01878 } <a class="code" href="iox128a1_8h.html#a065a8fdfac85a3433634515f80778c56">PORTCFG_t</a>;
<a name="l01879"></a>01879 
<a name="l01880"></a>01880 <span class="comment">/*</span>
<a name="l01881"></a>01881 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l01882"></a>01882 <span class="comment">PORT - Port Configuration</span>
<a name="l01883"></a>01883 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l01884"></a>01884 <span class="comment">*/</span>
<a name="l01885"></a>01885 
<a name="l01886"></a>01886 <span class="comment">/* Virtual Port */</span>
<a name="l01887"></a><a class="code" href="struct_v_p_o_r_t__struct.html">01887</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_v_p_o_r_t__struct.html">VPORT_struct</a>
<a name="l01888"></a>01888 {
<a name="l01889"></a><a class="code" href="struct_v_p_o_r_t__struct.html#ae8fe5e80d081564b68412bc3546180ec">01889</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_v_p_o_r_t__struct.html#ae8fe5e80d081564b68412bc3546180ec">DIR</a>;  <span class="comment">/* I/O Port Data Direction */</span>
<a name="l01890"></a><a class="code" href="struct_v_p_o_r_t__struct.html#af1e9d35b409cae9317ca4efe44736ec4">01890</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_v_p_o_r_t__struct.html#af1e9d35b409cae9317ca4efe44736ec4">OUT</a>;  <span class="comment">/* I/O Port Output */</span>
<a name="l01891"></a><a class="code" href="struct_v_p_o_r_t__struct.html#ad0328b64874040f2c48ac748291584e0">01891</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_v_p_o_r_t__struct.html#ad0328b64874040f2c48ac748291584e0">IN</a>;  <span class="comment">/* I/O Port Input */</span>
<a name="l01892"></a><a class="code" href="struct_v_p_o_r_t__struct.html#a808c432620513ead0ca8dc127715e24b">01892</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_v_p_o_r_t__struct.html#a808c432620513ead0ca8dc127715e24b">INTFLAGS</a>;  <span class="comment">/* Interrupt Flag Register */</span>
<a name="l01893"></a>01893 } <a class="code" href="iox128a1_8h.html#afe402f2b9336ab97cca3968fd634843e">VPORT_t</a>;
<a name="l01894"></a>01894 
<a name="l01895"></a>01895 <span class="comment">/*</span>
<a name="l01896"></a>01896 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l01897"></a>01897 <span class="comment">PORT - Port Configuration</span>
<a name="l01898"></a>01898 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l01899"></a>01899 <span class="comment">*/</span>
<a name="l01900"></a>01900 
<a name="l01901"></a>01901 <span class="comment">/* I/O Ports */</span>
<a name="l01902"></a><a class="code" href="struct_p_o_r_t__struct.html">01902</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_p_o_r_t__struct.html">PORT_struct</a>
<a name="l01903"></a>01903 {
<a name="l01904"></a><a class="code" href="struct_p_o_r_t__struct.html#ae70ac724d575f7902ceadd5af7ec3163">01904</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_p_o_r_t__struct.html#ae70ac724d575f7902ceadd5af7ec3163">DIR</a>;  <span class="comment">/* I/O Port Data Direction */</span>
<a name="l01905"></a><a class="code" href="struct_p_o_r_t__struct.html#a3c0d316f069740be22c224189546b8d5">01905</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_p_o_r_t__struct.html#a3c0d316f069740be22c224189546b8d5">DIRSET</a>;  <span class="comment">/* I/O Port Data Direction Set */</span>
<a name="l01906"></a><a class="code" href="struct_p_o_r_t__struct.html#a7459f47076d9cf3f8581c8a1410f3f6a">01906</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_p_o_r_t__struct.html#a7459f47076d9cf3f8581c8a1410f3f6a">DIRCLR</a>;  <span class="comment">/* I/O Port Data Direction Clear */</span>
<a name="l01907"></a><a class="code" href="struct_p_o_r_t__struct.html#a4199abf82b32e254b4021486513847b9">01907</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_p_o_r_t__struct.html#a4199abf82b32e254b4021486513847b9">DIRTGL</a>;  <span class="comment">/* I/O Port Data Direction Toggle */</span>
<a name="l01908"></a><a class="code" href="struct_p_o_r_t__struct.html#a8b4f091f44c465de85b5dd22dc45635a">01908</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_p_o_r_t__struct.html#a8b4f091f44c465de85b5dd22dc45635a">OUT</a>;  <span class="comment">/* I/O Port Output */</span>
<a name="l01909"></a><a class="code" href="struct_p_o_r_t__struct.html#a379bcc66956595a85e2b9eb2a7f8d35d">01909</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_p_o_r_t__struct.html#a379bcc66956595a85e2b9eb2a7f8d35d">OUTSET</a>;  <span class="comment">/* I/O Port Output Set */</span>
<a name="l01910"></a><a class="code" href="struct_p_o_r_t__struct.html#aada5adbe29b3eb8bcd743f4011ed016a">01910</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_p_o_r_t__struct.html#aada5adbe29b3eb8bcd743f4011ed016a">OUTCLR</a>;  <span class="comment">/* I/O Port Output Clear */</span>
<a name="l01911"></a><a class="code" href="struct_p_o_r_t__struct.html#aff2002aa5bf8c2f30663e4cad161cfe9">01911</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_p_o_r_t__struct.html#aff2002aa5bf8c2f30663e4cad161cfe9">OUTTGL</a>;  <span class="comment">/* I/O Port Output Toggle */</span>
<a name="l01912"></a><a class="code" href="struct_p_o_r_t__struct.html#aa21f12a291d825910a470ef824478ed3">01912</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_p_o_r_t__struct.html#aa21f12a291d825910a470ef824478ed3">IN</a>;  <span class="comment">/* I/O port Input */</span>
<a name="l01913"></a><a class="code" href="struct_p_o_r_t__struct.html#ae2af35ee5bffe8418119b9335781c980">01913</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_p_o_r_t__struct.html#ae2af35ee5bffe8418119b9335781c980">INTCTRL</a>;  <span class="comment">/* Interrupt Control Register */</span>
<a name="l01914"></a><a class="code" href="struct_p_o_r_t__struct.html#a1520c8ec53459f3ef3d5b4b5fb6b4539">01914</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_p_o_r_t__struct.html#a1520c8ec53459f3ef3d5b4b5fb6b4539">INT0MASK</a>;  <span class="comment">/* Port Interrupt 0 Mask */</span>
<a name="l01915"></a><a class="code" href="struct_p_o_r_t__struct.html#abb6a1fe413b271d1e65daf84cd7fa2e2">01915</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_p_o_r_t__struct.html#abb6a1fe413b271d1e65daf84cd7fa2e2">INT1MASK</a>;  <span class="comment">/* Port Interrupt 1 Mask */</span>
<a name="l01916"></a><a class="code" href="struct_p_o_r_t__struct.html#acbb265c6af54869751991da157d9a24b">01916</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_p_o_r_t__struct.html#acbb265c6af54869751991da157d9a24b">INTFLAGS</a>;  <span class="comment">/* Interrupt Flag Register */</span>
<a name="l01917"></a><a class="code" href="struct_p_o_r_t__struct.html#a97672980f527c5fe57d0684b0e914a6c">01917</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_p_o_r_t__struct.html#a97672980f527c5fe57d0684b0e914a6c">reserved_0x0D</a>;
<a name="l01918"></a><a class="code" href="struct_p_o_r_t__struct.html#ac857af06ee2b7c11b932b0a637da0b23">01918</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_p_o_r_t__struct.html#ac857af06ee2b7c11b932b0a637da0b23">reserved_0x0E</a>;
<a name="l01919"></a><a class="code" href="struct_p_o_r_t__struct.html#a613119621a5bad8ccc13e00f3697ff63">01919</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_p_o_r_t__struct.html#a613119621a5bad8ccc13e00f3697ff63">reserved_0x0F</a>;
<a name="l01920"></a><a class="code" href="struct_p_o_r_t__struct.html#a8c4ee96b7cb14d19266dab8dc0cdb8ec">01920</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_p_o_r_t__struct.html#a8c4ee96b7cb14d19266dab8dc0cdb8ec">PIN0CTRL</a>;  <span class="comment">/* Pin 0 Control Register */</span>
<a name="l01921"></a><a class="code" href="struct_p_o_r_t__struct.html#aa1ebbd993f357c455212400647943ff2">01921</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_p_o_r_t__struct.html#aa1ebbd993f357c455212400647943ff2">PIN1CTRL</a>;  <span class="comment">/* Pin 1 Control Register */</span>
<a name="l01922"></a><a class="code" href="struct_p_o_r_t__struct.html#a98a84a16fe638a29ddbd4d763329e6ba">01922</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_p_o_r_t__struct.html#a98a84a16fe638a29ddbd4d763329e6ba">PIN2CTRL</a>;  <span class="comment">/* Pin 2 Control Register */</span>
<a name="l01923"></a><a class="code" href="struct_p_o_r_t__struct.html#a2bd2a305493c1ebb21f5a719c231a398">01923</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_p_o_r_t__struct.html#a2bd2a305493c1ebb21f5a719c231a398">PIN3CTRL</a>;  <span class="comment">/* Pin 3 Control Register */</span>
<a name="l01924"></a><a class="code" href="struct_p_o_r_t__struct.html#a603caae9ccb50b911e4944af7bcdde0d">01924</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_p_o_r_t__struct.html#a603caae9ccb50b911e4944af7bcdde0d">PIN4CTRL</a>;  <span class="comment">/* Pin 4 Control Register */</span>
<a name="l01925"></a><a class="code" href="struct_p_o_r_t__struct.html#a7136cc3bb2d63cbfa30c9a2c2c70f72d">01925</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_p_o_r_t__struct.html#a7136cc3bb2d63cbfa30c9a2c2c70f72d">PIN5CTRL</a>;  <span class="comment">/* Pin 5 Control Register */</span>
<a name="l01926"></a><a class="code" href="struct_p_o_r_t__struct.html#a72e0a179eabdc67f68f7585388876e7b">01926</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_p_o_r_t__struct.html#a72e0a179eabdc67f68f7585388876e7b">PIN6CTRL</a>;  <span class="comment">/* Pin 6 Control Register */</span>
<a name="l01927"></a><a class="code" href="struct_p_o_r_t__struct.html#acc1d7067f87274f71edf0c648e076976">01927</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_p_o_r_t__struct.html#acc1d7067f87274f71edf0c648e076976">PIN7CTRL</a>;  <span class="comment">/* Pin 7 Control Register */</span>
<a name="l01928"></a>01928 } <a class="code" href="iox128a1_8h.html#acb93edab27a76fe2f4f369f0f077f0b2">PORT_t</a>;
<a name="l01929"></a>01929 
<a name="l01930"></a>01930 <span class="comment">/* Virtual Port 0 Mapping */</span>
<a name="l01931"></a><a class="code" href="iox128a1_8h.html#abd495a0217a341eab8b125a05b50482a">01931</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#abd495a0217a341eab8b125a05b50482a">PORTCFG_VP0MAP_enum</a>
<a name="l01932"></a>01932 {
<a name="l01933"></a><a class="code" href="iox128a1_8h.html#abd495a0217a341eab8b125a05b50482aaecc33bf63620d59122434f4099f2b176">01933</a>     <a class="code" href="iox128a1_8h.html#abd495a0217a341eab8b125a05b50482aaecc33bf63620d59122434f4099f2b176">PORTCFG_VP0MAP_PORTA_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* Mapped To PORTA */</span>
<a name="l01934"></a><a class="code" href="iox128a1_8h.html#abd495a0217a341eab8b125a05b50482aa256b5025dd41529a364887943aba1d35">01934</a>     <a class="code" href="iox128a1_8h.html#abd495a0217a341eab8b125a05b50482aa256b5025dd41529a364887943aba1d35">PORTCFG_VP0MAP_PORTB_gc</a> = (0x01&lt;&lt;0),  <span class="comment">/* Mapped To PORTB */</span>
<a name="l01935"></a><a class="code" href="iox128a1_8h.html#abd495a0217a341eab8b125a05b50482aa8ad68c22df7bc97d7d680175f0b4ab42">01935</a>     <a class="code" href="iox128a1_8h.html#abd495a0217a341eab8b125a05b50482aa8ad68c22df7bc97d7d680175f0b4ab42">PORTCFG_VP0MAP_PORTC_gc</a> = (0x02&lt;&lt;0),  <span class="comment">/* Mapped To PORTC */</span>
<a name="l01936"></a><a class="code" href="iox128a1_8h.html#abd495a0217a341eab8b125a05b50482aa7957a255d0b042cc78fe250e95527db7">01936</a>     <a class="code" href="iox128a1_8h.html#abd495a0217a341eab8b125a05b50482aa7957a255d0b042cc78fe250e95527db7">PORTCFG_VP0MAP_PORTD_gc</a> = (0x03&lt;&lt;0),  <span class="comment">/* Mapped To PORTD */</span>
<a name="l01937"></a><a class="code" href="iox128a1_8h.html#abd495a0217a341eab8b125a05b50482aae1fd95633700f5a138bb99032342cd4a">01937</a>     <a class="code" href="iox128a1_8h.html#abd495a0217a341eab8b125a05b50482aae1fd95633700f5a138bb99032342cd4a">PORTCFG_VP0MAP_PORTE_gc</a> = (0x04&lt;&lt;0),  <span class="comment">/* Mapped To PORTE */</span>
<a name="l01938"></a><a class="code" href="iox128a1_8h.html#abd495a0217a341eab8b125a05b50482aa313767501c34e04219a7d82f7e39fca6">01938</a>     <a class="code" href="iox128a1_8h.html#abd495a0217a341eab8b125a05b50482aa313767501c34e04219a7d82f7e39fca6">PORTCFG_VP0MAP_PORTF_gc</a> = (0x05&lt;&lt;0),  <span class="comment">/* Mapped To PORTF */</span>
<a name="l01939"></a><a class="code" href="iox128a1_8h.html#abd495a0217a341eab8b125a05b50482aa65d7517c1625cb049dea0e3c014cc0c4">01939</a>     <a class="code" href="iox128a1_8h.html#abd495a0217a341eab8b125a05b50482aa65d7517c1625cb049dea0e3c014cc0c4">PORTCFG_VP0MAP_PORTG_gc</a> = (0x06&lt;&lt;0),  <span class="comment">/* Mapped To PORTG */</span>
<a name="l01940"></a><a class="code" href="iox128a1_8h.html#abd495a0217a341eab8b125a05b50482aa405b515469a9b26e5f3dd3d9274c7dc0">01940</a>     <a class="code" href="iox128a1_8h.html#abd495a0217a341eab8b125a05b50482aa405b515469a9b26e5f3dd3d9274c7dc0">PORTCFG_VP0MAP_PORTH_gc</a> = (0x07&lt;&lt;0),  <span class="comment">/* Mapped To PORTH */</span>
<a name="l01941"></a><a class="code" href="iox128a1_8h.html#abd495a0217a341eab8b125a05b50482aab728898b8105960e04bcf4c6538367ef">01941</a>     <a class="code" href="iox128a1_8h.html#abd495a0217a341eab8b125a05b50482aab728898b8105960e04bcf4c6538367ef">PORTCFG_VP0MAP_PORTJ_gc</a> = (0x08&lt;&lt;0),  <span class="comment">/* Mapped To PORTJ */</span>
<a name="l01942"></a><a class="code" href="iox128a1_8h.html#abd495a0217a341eab8b125a05b50482aae6d59aea878261a96a3af18de7c543d7">01942</a>     <a class="code" href="iox128a1_8h.html#abd495a0217a341eab8b125a05b50482aae6d59aea878261a96a3af18de7c543d7">PORTCFG_VP0MAP_PORTK_gc</a> = (0x09&lt;&lt;0),  <span class="comment">/* Mapped To PORTK */</span>
<a name="l01943"></a><a class="code" href="iox128a1_8h.html#abd495a0217a341eab8b125a05b50482aaddeb9e4ab93a660feee0459d5c0e5656">01943</a>     <a class="code" href="iox128a1_8h.html#abd495a0217a341eab8b125a05b50482aaddeb9e4ab93a660feee0459d5c0e5656">PORTCFG_VP0MAP_PORTL_gc</a> = (0x0A&lt;&lt;0),  <span class="comment">/* Mapped To PORTL */</span>
<a name="l01944"></a><a class="code" href="iox128a1_8h.html#abd495a0217a341eab8b125a05b50482aa94090c9a6e7b0fe6344bb70c6ef5dc51">01944</a>     <a class="code" href="iox128a1_8h.html#abd495a0217a341eab8b125a05b50482aa94090c9a6e7b0fe6344bb70c6ef5dc51">PORTCFG_VP0MAP_PORTM_gc</a> = (0x0B&lt;&lt;0),  <span class="comment">/* Mapped To PORTM */</span>
<a name="l01945"></a><a class="code" href="iox128a1_8h.html#abd495a0217a341eab8b125a05b50482aa18c3933e4648a1749505d907751f45e0">01945</a>     <a class="code" href="iox128a1_8h.html#abd495a0217a341eab8b125a05b50482aa18c3933e4648a1749505d907751f45e0">PORTCFG_VP0MAP_PORTN_gc</a> = (0x0C&lt;&lt;0),  <span class="comment">/* Mapped To PORTN */</span>
<a name="l01946"></a><a class="code" href="iox128a1_8h.html#abd495a0217a341eab8b125a05b50482aabbc8425bf7c6af1c2ed0861a884f61e0">01946</a>     <a class="code" href="iox128a1_8h.html#abd495a0217a341eab8b125a05b50482aabbc8425bf7c6af1c2ed0861a884f61e0">PORTCFG_VP0MAP_PORTP_gc</a> = (0x0D&lt;&lt;0),  <span class="comment">/* Mapped To PORTP */</span>
<a name="l01947"></a><a class="code" href="iox128a1_8h.html#abd495a0217a341eab8b125a05b50482aab30904f2ffa7961a6e64d4668ec99762">01947</a>     <a class="code" href="iox128a1_8h.html#abd495a0217a341eab8b125a05b50482aab30904f2ffa7961a6e64d4668ec99762">PORTCFG_VP0MAP_PORTQ_gc</a> = (0x0E&lt;&lt;0),  <span class="comment">/* Mapped To PORTQ */</span>
<a name="l01948"></a><a class="code" href="iox128a1_8h.html#abd495a0217a341eab8b125a05b50482aa5d8dac97527e6a5e11a8dda1d3d2f798">01948</a>     <a class="code" href="iox128a1_8h.html#abd495a0217a341eab8b125a05b50482aa5d8dac97527e6a5e11a8dda1d3d2f798">PORTCFG_VP0MAP_PORTR_gc</a> = (0x0F&lt;&lt;0),  <span class="comment">/* Mapped To PORTR */</span>
<a name="l01949"></a>01949 } <a class="code" href="iox128a1_8h.html#a5caef72cd31dd9db485065fd844c9f4e">PORTCFG_VP0MAP_t</a>;
<a name="l01950"></a>01950 
<a name="l01951"></a>01951 <span class="comment">/* Virtual Port 1 Mapping */</span>
<a name="l01952"></a><a class="code" href="iox128a1_8h.html#a50dc0ce6843fc8ece1cf71a419279283">01952</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a50dc0ce6843fc8ece1cf71a419279283">PORTCFG_VP1MAP_enum</a>
<a name="l01953"></a>01953 {
<a name="l01954"></a><a class="code" href="iox128a1_8h.html#a50dc0ce6843fc8ece1cf71a419279283a45515970d199c1baaadaadce255b28ce">01954</a>     <a class="code" href="iox128a1_8h.html#a50dc0ce6843fc8ece1cf71a419279283a45515970d199c1baaadaadce255b28ce">PORTCFG_VP1MAP_PORTA_gc</a> = (0x00&lt;&lt;4),  <span class="comment">/* Mapped To PORTA */</span>
<a name="l01955"></a><a class="code" href="iox128a1_8h.html#a50dc0ce6843fc8ece1cf71a419279283adcf1c68bfba5e9a23385fc2f24e608aa">01955</a>     <a class="code" href="iox128a1_8h.html#a50dc0ce6843fc8ece1cf71a419279283adcf1c68bfba5e9a23385fc2f24e608aa">PORTCFG_VP1MAP_PORTB_gc</a> = (0x01&lt;&lt;4),  <span class="comment">/* Mapped To PORTB */</span>
<a name="l01956"></a><a class="code" href="iox128a1_8h.html#a50dc0ce6843fc8ece1cf71a419279283a95901be6ac48814bb1cef619f222e2ce">01956</a>     <a class="code" href="iox128a1_8h.html#a50dc0ce6843fc8ece1cf71a419279283a95901be6ac48814bb1cef619f222e2ce">PORTCFG_VP1MAP_PORTC_gc</a> = (0x02&lt;&lt;4),  <span class="comment">/* Mapped To PORTC */</span>
<a name="l01957"></a><a class="code" href="iox128a1_8h.html#a50dc0ce6843fc8ece1cf71a419279283a98a5fcedd7f84865d22462200bfdf4a6">01957</a>     <a class="code" href="iox128a1_8h.html#a50dc0ce6843fc8ece1cf71a419279283a98a5fcedd7f84865d22462200bfdf4a6">PORTCFG_VP1MAP_PORTD_gc</a> = (0x03&lt;&lt;4),  <span class="comment">/* Mapped To PORTD */</span>
<a name="l01958"></a><a class="code" href="iox128a1_8h.html#a50dc0ce6843fc8ece1cf71a419279283abf358abd53e2c059f1b515fc15e373ad">01958</a>     <a class="code" href="iox128a1_8h.html#a50dc0ce6843fc8ece1cf71a419279283abf358abd53e2c059f1b515fc15e373ad">PORTCFG_VP1MAP_PORTE_gc</a> = (0x04&lt;&lt;4),  <span class="comment">/* Mapped To PORTE */</span>
<a name="l01959"></a><a class="code" href="iox128a1_8h.html#a50dc0ce6843fc8ece1cf71a419279283a2034f476e76d75c4230540a385326657">01959</a>     <a class="code" href="iox128a1_8h.html#a50dc0ce6843fc8ece1cf71a419279283a2034f476e76d75c4230540a385326657">PORTCFG_VP1MAP_PORTF_gc</a> = (0x05&lt;&lt;4),  <span class="comment">/* Mapped To PORTF */</span>
<a name="l01960"></a><a class="code" href="iox128a1_8h.html#a50dc0ce6843fc8ece1cf71a419279283a2b01f6770f76e12ec635d78463c6192c">01960</a>     <a class="code" href="iox128a1_8h.html#a50dc0ce6843fc8ece1cf71a419279283a2b01f6770f76e12ec635d78463c6192c">PORTCFG_VP1MAP_PORTG_gc</a> = (0x06&lt;&lt;4),  <span class="comment">/* Mapped To PORTG */</span>
<a name="l01961"></a><a class="code" href="iox128a1_8h.html#a50dc0ce6843fc8ece1cf71a419279283a9f1f1ec0328e2892599f8a1ab8827245">01961</a>     <a class="code" href="iox128a1_8h.html#a50dc0ce6843fc8ece1cf71a419279283a9f1f1ec0328e2892599f8a1ab8827245">PORTCFG_VP1MAP_PORTH_gc</a> = (0x07&lt;&lt;4),  <span class="comment">/* Mapped To PORTH */</span>
<a name="l01962"></a><a class="code" href="iox128a1_8h.html#a50dc0ce6843fc8ece1cf71a419279283a00e346486b6cbb21331d97d3e4803e37">01962</a>     <a class="code" href="iox128a1_8h.html#a50dc0ce6843fc8ece1cf71a419279283a00e346486b6cbb21331d97d3e4803e37">PORTCFG_VP1MAP_PORTJ_gc</a> = (0x08&lt;&lt;4),  <span class="comment">/* Mapped To PORTJ */</span>
<a name="l01963"></a><a class="code" href="iox128a1_8h.html#a50dc0ce6843fc8ece1cf71a419279283a12d7f181d4da8a2a6c547ecb7a9d4e0b">01963</a>     <a class="code" href="iox128a1_8h.html#a50dc0ce6843fc8ece1cf71a419279283a12d7f181d4da8a2a6c547ecb7a9d4e0b">PORTCFG_VP1MAP_PORTK_gc</a> = (0x09&lt;&lt;4),  <span class="comment">/* Mapped To PORTK */</span>
<a name="l01964"></a><a class="code" href="iox128a1_8h.html#a50dc0ce6843fc8ece1cf71a419279283a97f3eb25abee87c54c8e8d01cdf9f30c">01964</a>     <a class="code" href="iox128a1_8h.html#a50dc0ce6843fc8ece1cf71a419279283a97f3eb25abee87c54c8e8d01cdf9f30c">PORTCFG_VP1MAP_PORTL_gc</a> = (0x0A&lt;&lt;4),  <span class="comment">/* Mapped To PORTL */</span>
<a name="l01965"></a><a class="code" href="iox128a1_8h.html#a50dc0ce6843fc8ece1cf71a419279283ac75ac2fc032d0978a33411c23faac35f">01965</a>     <a class="code" href="iox128a1_8h.html#a50dc0ce6843fc8ece1cf71a419279283ac75ac2fc032d0978a33411c23faac35f">PORTCFG_VP1MAP_PORTM_gc</a> = (0x0B&lt;&lt;4),  <span class="comment">/* Mapped To PORTM */</span>
<a name="l01966"></a><a class="code" href="iox128a1_8h.html#a50dc0ce6843fc8ece1cf71a419279283a1c42af1989567525b35f0416c247c46a">01966</a>     <a class="code" href="iox128a1_8h.html#a50dc0ce6843fc8ece1cf71a419279283a1c42af1989567525b35f0416c247c46a">PORTCFG_VP1MAP_PORTN_gc</a> = (0x0C&lt;&lt;4),  <span class="comment">/* Mapped To PORTN */</span>
<a name="l01967"></a><a class="code" href="iox128a1_8h.html#a50dc0ce6843fc8ece1cf71a419279283af5896b7c5d50145e427e3d0e500a5149">01967</a>     <a class="code" href="iox128a1_8h.html#a50dc0ce6843fc8ece1cf71a419279283af5896b7c5d50145e427e3d0e500a5149">PORTCFG_VP1MAP_PORTP_gc</a> = (0x0D&lt;&lt;4),  <span class="comment">/* Mapped To PORTP */</span>
<a name="l01968"></a><a class="code" href="iox128a1_8h.html#a50dc0ce6843fc8ece1cf71a419279283a036ebef40a84055d713534b0751746ea">01968</a>     <a class="code" href="iox128a1_8h.html#a50dc0ce6843fc8ece1cf71a419279283a036ebef40a84055d713534b0751746ea">PORTCFG_VP1MAP_PORTQ_gc</a> = (0x0E&lt;&lt;4),  <span class="comment">/* Mapped To PORTQ */</span>
<a name="l01969"></a><a class="code" href="iox128a1_8h.html#a50dc0ce6843fc8ece1cf71a419279283a0475fef4d1afd776739228d6cbec13dd">01969</a>     <a class="code" href="iox128a1_8h.html#a50dc0ce6843fc8ece1cf71a419279283a0475fef4d1afd776739228d6cbec13dd">PORTCFG_VP1MAP_PORTR_gc</a> = (0x0F&lt;&lt;4),  <span class="comment">/* Mapped To PORTR */</span>
<a name="l01970"></a>01970 } <a class="code" href="iox128a1_8h.html#aacea4612d48f77c5d0dd0c8019b9a52e">PORTCFG_VP1MAP_t</a>;
<a name="l01971"></a>01971 
<a name="l01972"></a>01972 <span class="comment">/* Virtual Port 2 Mapping */</span>
<a name="l01973"></a><a class="code" href="iox128a1_8h.html#acf3eef854808eda6585951c664d3efc5">01973</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#acf3eef854808eda6585951c664d3efc5">PORTCFG_VP2MAP_enum</a>
<a name="l01974"></a>01974 {
<a name="l01975"></a><a class="code" href="iox128a1_8h.html#acf3eef854808eda6585951c664d3efc5a5a89f68c4a6602f9414a8c073a50c2b1">01975</a>     <a class="code" href="iox128a1_8h.html#acf3eef854808eda6585951c664d3efc5a5a89f68c4a6602f9414a8c073a50c2b1">PORTCFG_VP2MAP_PORTA_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* Mapped To PORTA */</span>
<a name="l01976"></a><a class="code" href="iox128a1_8h.html#acf3eef854808eda6585951c664d3efc5a5647ce0fc77c3933ad5760df80f03c8c">01976</a>     <a class="code" href="iox128a1_8h.html#acf3eef854808eda6585951c664d3efc5a5647ce0fc77c3933ad5760df80f03c8c">PORTCFG_VP2MAP_PORTB_gc</a> = (0x01&lt;&lt;0),  <span class="comment">/* Mapped To PORTB */</span>
<a name="l01977"></a><a class="code" href="iox128a1_8h.html#acf3eef854808eda6585951c664d3efc5a16b921efbe93e05520db405d9f710e99">01977</a>     <a class="code" href="iox128a1_8h.html#acf3eef854808eda6585951c664d3efc5a16b921efbe93e05520db405d9f710e99">PORTCFG_VP2MAP_PORTC_gc</a> = (0x02&lt;&lt;0),  <span class="comment">/* Mapped To PORTC */</span>
<a name="l01978"></a><a class="code" href="iox128a1_8h.html#acf3eef854808eda6585951c664d3efc5af11cb0d9cf9cd782ea3e052cb2e56744">01978</a>     <a class="code" href="iox128a1_8h.html#acf3eef854808eda6585951c664d3efc5af11cb0d9cf9cd782ea3e052cb2e56744">PORTCFG_VP2MAP_PORTD_gc</a> = (0x03&lt;&lt;0),  <span class="comment">/* Mapped To PORTD */</span>
<a name="l01979"></a><a class="code" href="iox128a1_8h.html#acf3eef854808eda6585951c664d3efc5a94530f1c2216074da00caf2f67f8766f">01979</a>     <a class="code" href="iox128a1_8h.html#acf3eef854808eda6585951c664d3efc5a94530f1c2216074da00caf2f67f8766f">PORTCFG_VP2MAP_PORTE_gc</a> = (0x04&lt;&lt;0),  <span class="comment">/* Mapped To PORTE */</span>
<a name="l01980"></a><a class="code" href="iox128a1_8h.html#acf3eef854808eda6585951c664d3efc5a6d81a8c59d2326a174561381a735de93">01980</a>     <a class="code" href="iox128a1_8h.html#acf3eef854808eda6585951c664d3efc5a6d81a8c59d2326a174561381a735de93">PORTCFG_VP2MAP_PORTF_gc</a> = (0x05&lt;&lt;0),  <span class="comment">/* Mapped To PORTF */</span>
<a name="l01981"></a><a class="code" href="iox128a1_8h.html#acf3eef854808eda6585951c664d3efc5a8d6cd177d9a7184c112a44defc91ede6">01981</a>     <a class="code" href="iox128a1_8h.html#acf3eef854808eda6585951c664d3efc5a8d6cd177d9a7184c112a44defc91ede6">PORTCFG_VP2MAP_PORTG_gc</a> = (0x06&lt;&lt;0),  <span class="comment">/* Mapped To PORTG */</span>
<a name="l01982"></a><a class="code" href="iox128a1_8h.html#acf3eef854808eda6585951c664d3efc5a764af81581e9cfc0762a33e81e4207ca">01982</a>     <a class="code" href="iox128a1_8h.html#acf3eef854808eda6585951c664d3efc5a764af81581e9cfc0762a33e81e4207ca">PORTCFG_VP2MAP_PORTH_gc</a> = (0x07&lt;&lt;0),  <span class="comment">/* Mapped To PORTH */</span>
<a name="l01983"></a><a class="code" href="iox128a1_8h.html#acf3eef854808eda6585951c664d3efc5ac9a4c8a45626bd9dfdc2259420d944bd">01983</a>     <a class="code" href="iox128a1_8h.html#acf3eef854808eda6585951c664d3efc5ac9a4c8a45626bd9dfdc2259420d944bd">PORTCFG_VP2MAP_PORTJ_gc</a> = (0x08&lt;&lt;0),  <span class="comment">/* Mapped To PORTJ */</span>
<a name="l01984"></a><a class="code" href="iox128a1_8h.html#acf3eef854808eda6585951c664d3efc5a689b5fa4eead054052de048cdcdd0af3">01984</a>     <a class="code" href="iox128a1_8h.html#acf3eef854808eda6585951c664d3efc5a689b5fa4eead054052de048cdcdd0af3">PORTCFG_VP2MAP_PORTK_gc</a> = (0x09&lt;&lt;0),  <span class="comment">/* Mapped To PORTK */</span>
<a name="l01985"></a><a class="code" href="iox128a1_8h.html#acf3eef854808eda6585951c664d3efc5a76c82d2393f9894b9fe001d98ff7e3c1">01985</a>     <a class="code" href="iox128a1_8h.html#acf3eef854808eda6585951c664d3efc5a76c82d2393f9894b9fe001d98ff7e3c1">PORTCFG_VP2MAP_PORTL_gc</a> = (0x0A&lt;&lt;0),  <span class="comment">/* Mapped To PORTL */</span>
<a name="l01986"></a><a class="code" href="iox128a1_8h.html#acf3eef854808eda6585951c664d3efc5af49c50c3fa8c8d0bb088a91157364c25">01986</a>     <a class="code" href="iox128a1_8h.html#acf3eef854808eda6585951c664d3efc5af49c50c3fa8c8d0bb088a91157364c25">PORTCFG_VP2MAP_PORTM_gc</a> = (0x0B&lt;&lt;0),  <span class="comment">/* Mapped To PORTM */</span>
<a name="l01987"></a><a class="code" href="iox128a1_8h.html#acf3eef854808eda6585951c664d3efc5ae0e164dac229a446e9b7af78b09277e3">01987</a>     <a class="code" href="iox128a1_8h.html#acf3eef854808eda6585951c664d3efc5ae0e164dac229a446e9b7af78b09277e3">PORTCFG_VP2MAP_PORTN_gc</a> = (0x0C&lt;&lt;0),  <span class="comment">/* Mapped To PORTN */</span>
<a name="l01988"></a><a class="code" href="iox128a1_8h.html#acf3eef854808eda6585951c664d3efc5acf93cfafce22fb3444bf65ce1bd58255">01988</a>     <a class="code" href="iox128a1_8h.html#acf3eef854808eda6585951c664d3efc5acf93cfafce22fb3444bf65ce1bd58255">PORTCFG_VP2MAP_PORTP_gc</a> = (0x0D&lt;&lt;0),  <span class="comment">/* Mapped To PORTP */</span>
<a name="l01989"></a><a class="code" href="iox128a1_8h.html#acf3eef854808eda6585951c664d3efc5a68c162ae0276c2f43667c303ce828fda">01989</a>     <a class="code" href="iox128a1_8h.html#acf3eef854808eda6585951c664d3efc5a68c162ae0276c2f43667c303ce828fda">PORTCFG_VP2MAP_PORTQ_gc</a> = (0x0E&lt;&lt;0),  <span class="comment">/* Mapped To PORTQ */</span>
<a name="l01990"></a><a class="code" href="iox128a1_8h.html#acf3eef854808eda6585951c664d3efc5ac69d7a48b9c17f1e20ea6636a80112a3">01990</a>     <a class="code" href="iox128a1_8h.html#acf3eef854808eda6585951c664d3efc5ac69d7a48b9c17f1e20ea6636a80112a3">PORTCFG_VP2MAP_PORTR_gc</a> = (0x0F&lt;&lt;0),  <span class="comment">/* Mapped To PORTR */</span>
<a name="l01991"></a>01991 } <a class="code" href="iox128a1_8h.html#a39c23ccebbd91db74a24ac8c6e7bda99">PORTCFG_VP2MAP_t</a>;
<a name="l01992"></a>01992 
<a name="l01993"></a>01993 <span class="comment">/* Virtual Port 3 Mapping */</span>
<a name="l01994"></a><a class="code" href="iox128a1_8h.html#a347b1abe4364d684a10e434062da9b60">01994</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a347b1abe4364d684a10e434062da9b60">PORTCFG_VP3MAP_enum</a>
<a name="l01995"></a>01995 {
<a name="l01996"></a><a class="code" href="iox128a1_8h.html#a347b1abe4364d684a10e434062da9b60af65e8af2774241fef5307e3cd01dd4c0">01996</a>     <a class="code" href="iox128a1_8h.html#a347b1abe4364d684a10e434062da9b60af65e8af2774241fef5307e3cd01dd4c0">PORTCFG_VP3MAP_PORTA_gc</a> = (0x00&lt;&lt;4),  <span class="comment">/* Mapped To PORTA */</span>
<a name="l01997"></a><a class="code" href="iox128a1_8h.html#a347b1abe4364d684a10e434062da9b60aae37663fd4b55ad56f44a4d2e8df7d73">01997</a>     <a class="code" href="iox128a1_8h.html#a347b1abe4364d684a10e434062da9b60aae37663fd4b55ad56f44a4d2e8df7d73">PORTCFG_VP3MAP_PORTB_gc</a> = (0x01&lt;&lt;4),  <span class="comment">/* Mapped To PORTB */</span>
<a name="l01998"></a><a class="code" href="iox128a1_8h.html#a347b1abe4364d684a10e434062da9b60af4aef7268bdc8a3bdab0a81bf07fcd65">01998</a>     <a class="code" href="iox128a1_8h.html#a347b1abe4364d684a10e434062da9b60af4aef7268bdc8a3bdab0a81bf07fcd65">PORTCFG_VP3MAP_PORTC_gc</a> = (0x02&lt;&lt;4),  <span class="comment">/* Mapped To PORTC */</span>
<a name="l01999"></a><a class="code" href="iox128a1_8h.html#a347b1abe4364d684a10e434062da9b60a4d300f34b6860890b6681a1dd13bd37c">01999</a>     <a class="code" href="iox128a1_8h.html#a347b1abe4364d684a10e434062da9b60a4d300f34b6860890b6681a1dd13bd37c">PORTCFG_VP3MAP_PORTD_gc</a> = (0x03&lt;&lt;4),  <span class="comment">/* Mapped To PORTD */</span>
<a name="l02000"></a><a class="code" href="iox128a1_8h.html#a347b1abe4364d684a10e434062da9b60aa6dc9a05845d572fba6085a7b79d932c">02000</a>     <a class="code" href="iox128a1_8h.html#a347b1abe4364d684a10e434062da9b60aa6dc9a05845d572fba6085a7b79d932c">PORTCFG_VP3MAP_PORTE_gc</a> = (0x04&lt;&lt;4),  <span class="comment">/* Mapped To PORTE */</span>
<a name="l02001"></a><a class="code" href="iox128a1_8h.html#a347b1abe4364d684a10e434062da9b60aa5c37a23df9b6c0c8db0d616277d1e14">02001</a>     <a class="code" href="iox128a1_8h.html#a347b1abe4364d684a10e434062da9b60aa5c37a23df9b6c0c8db0d616277d1e14">PORTCFG_VP3MAP_PORTF_gc</a> = (0x05&lt;&lt;4),  <span class="comment">/* Mapped To PORTF */</span>
<a name="l02002"></a><a class="code" href="iox128a1_8h.html#a347b1abe4364d684a10e434062da9b60a4e0745817bba24b651323a887d70b3b7">02002</a>     <a class="code" href="iox128a1_8h.html#a347b1abe4364d684a10e434062da9b60a4e0745817bba24b651323a887d70b3b7">PORTCFG_VP3MAP_PORTG_gc</a> = (0x06&lt;&lt;4),  <span class="comment">/* Mapped To PORTG */</span>
<a name="l02003"></a><a class="code" href="iox128a1_8h.html#a347b1abe4364d684a10e434062da9b60a0271e9c730a819ac560ebaa82a167ebf">02003</a>     <a class="code" href="iox128a1_8h.html#a347b1abe4364d684a10e434062da9b60a0271e9c730a819ac560ebaa82a167ebf">PORTCFG_VP3MAP_PORTH_gc</a> = (0x07&lt;&lt;4),  <span class="comment">/* Mapped To PORTH */</span>
<a name="l02004"></a><a class="code" href="iox128a1_8h.html#a347b1abe4364d684a10e434062da9b60ab812d8a518977e518822d5ff58c3b909">02004</a>     <a class="code" href="iox128a1_8h.html#a347b1abe4364d684a10e434062da9b60ab812d8a518977e518822d5ff58c3b909">PORTCFG_VP3MAP_PORTJ_gc</a> = (0x08&lt;&lt;4),  <span class="comment">/* Mapped To PORTJ */</span>
<a name="l02005"></a><a class="code" href="iox128a1_8h.html#a347b1abe4364d684a10e434062da9b60a5e4a0c2fe15fad33611ef80fb9ad5fe0">02005</a>     <a class="code" href="iox128a1_8h.html#a347b1abe4364d684a10e434062da9b60a5e4a0c2fe15fad33611ef80fb9ad5fe0">PORTCFG_VP3MAP_PORTK_gc</a> = (0x09&lt;&lt;4),  <span class="comment">/* Mapped To PORTK */</span>
<a name="l02006"></a><a class="code" href="iox128a1_8h.html#a347b1abe4364d684a10e434062da9b60a6f44561f1e64121643bc4659bb621adb">02006</a>     <a class="code" href="iox128a1_8h.html#a347b1abe4364d684a10e434062da9b60a6f44561f1e64121643bc4659bb621adb">PORTCFG_VP3MAP_PORTL_gc</a> = (0x0A&lt;&lt;4),  <span class="comment">/* Mapped To PORTL */</span>
<a name="l02007"></a><a class="code" href="iox128a1_8h.html#a347b1abe4364d684a10e434062da9b60a5c5b00acc4d2cda2b36bab030e37c203">02007</a>     <a class="code" href="iox128a1_8h.html#a347b1abe4364d684a10e434062da9b60a5c5b00acc4d2cda2b36bab030e37c203">PORTCFG_VP3MAP_PORTM_gc</a> = (0x0B&lt;&lt;4),  <span class="comment">/* Mapped To PORTM */</span>
<a name="l02008"></a><a class="code" href="iox128a1_8h.html#a347b1abe4364d684a10e434062da9b60aa366697fd68c0029ce32f35df89e34ad">02008</a>     <a class="code" href="iox128a1_8h.html#a347b1abe4364d684a10e434062da9b60aa366697fd68c0029ce32f35df89e34ad">PORTCFG_VP3MAP_PORTN_gc</a> = (0x0C&lt;&lt;4),  <span class="comment">/* Mapped To PORTN */</span>
<a name="l02009"></a><a class="code" href="iox128a1_8h.html#a347b1abe4364d684a10e434062da9b60a3d55ba3811305e53a0180569ba4655ff">02009</a>     <a class="code" href="iox128a1_8h.html#a347b1abe4364d684a10e434062da9b60a3d55ba3811305e53a0180569ba4655ff">PORTCFG_VP3MAP_PORTP_gc</a> = (0x0D&lt;&lt;4),  <span class="comment">/* Mapped To PORTP */</span>
<a name="l02010"></a><a class="code" href="iox128a1_8h.html#a347b1abe4364d684a10e434062da9b60a5baa9e7eba80ab04c76188d11d60db95">02010</a>     <a class="code" href="iox128a1_8h.html#a347b1abe4364d684a10e434062da9b60a5baa9e7eba80ab04c76188d11d60db95">PORTCFG_VP3MAP_PORTQ_gc</a> = (0x0E&lt;&lt;4),  <span class="comment">/* Mapped To PORTQ */</span>
<a name="l02011"></a><a class="code" href="iox128a1_8h.html#a347b1abe4364d684a10e434062da9b60a4c4a8de5ef53cfaded9c9ae7372f4d27">02011</a>     <a class="code" href="iox128a1_8h.html#a347b1abe4364d684a10e434062da9b60a4c4a8de5ef53cfaded9c9ae7372f4d27">PORTCFG_VP3MAP_PORTR_gc</a> = (0x0F&lt;&lt;4),  <span class="comment">/* Mapped To PORTR */</span>
<a name="l02012"></a>02012 } <a class="code" href="iox128a1_8h.html#aada1c32cddd84d6de7beda031478c80d">PORTCFG_VP3MAP_t</a>;
<a name="l02013"></a>02013 
<a name="l02014"></a>02014 <span class="comment">/* Clock Output Port */</span>
<a name="l02015"></a><a class="code" href="iox128a1_8h.html#a6a34af0046d728012f25eefbb55ceb56">02015</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a6a34af0046d728012f25eefbb55ceb56">PORTCFG_CLKOUT_enum</a>
<a name="l02016"></a>02016 {
<a name="l02017"></a><a class="code" href="iox128a1_8h.html#a6a34af0046d728012f25eefbb55ceb56a91f2916d426595b995abfe704876d3d0">02017</a>     <a class="code" href="iox128a1_8h.html#a6a34af0046d728012f25eefbb55ceb56a91f2916d426595b995abfe704876d3d0">PORTCFG_CLKOUT_OFF_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* Clock Output Disabled */</span>
<a name="l02018"></a><a class="code" href="iox128a1_8h.html#a6a34af0046d728012f25eefbb55ceb56a26ebd485450b01520bc0f860dde72ef3">02018</a>     <a class="code" href="iox128a1_8h.html#a6a34af0046d728012f25eefbb55ceb56a26ebd485450b01520bc0f860dde72ef3">PORTCFG_CLKOUT_PC7_gc</a> = (0x01&lt;&lt;0),  <span class="comment">/* Clock Output on Port C pin 7 */</span>
<a name="l02019"></a><a class="code" href="iox128a1_8h.html#a6a34af0046d728012f25eefbb55ceb56a56ecd347785687fc5e792d7d47238104">02019</a>     <a class="code" href="iox128a1_8h.html#a6a34af0046d728012f25eefbb55ceb56a56ecd347785687fc5e792d7d47238104">PORTCFG_CLKOUT_PD7_gc</a> = (0x02&lt;&lt;0),  <span class="comment">/* Clock Output on Port D pin 7 */</span>
<a name="l02020"></a><a class="code" href="iox128a1_8h.html#a6a34af0046d728012f25eefbb55ceb56a90c96d959185f6587b472b8f6fbdbea2">02020</a>     <a class="code" href="iox128a1_8h.html#a6a34af0046d728012f25eefbb55ceb56a90c96d959185f6587b472b8f6fbdbea2">PORTCFG_CLKOUT_PE7_gc</a> = (0x03&lt;&lt;0),  <span class="comment">/* Clock Output on Port E pin 7 */</span>
<a name="l02021"></a>02021 } <a class="code" href="iox128a1_8h.html#afafd196af7dbb37e93185b2ef6dd8565">PORTCFG_CLKOUT_t</a>;
<a name="l02022"></a>02022 
<a name="l02023"></a>02023 <span class="comment">/* Event Output Port */</span>
<a name="l02024"></a><a class="code" href="iox128a1_8h.html#aa80f6d2d8c07fea5aed5f43df18fe6f9">02024</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#aa80f6d2d8c07fea5aed5f43df18fe6f9">PORTCFG_EVOUT_enum</a>
<a name="l02025"></a>02025 {
<a name="l02026"></a><a class="code" href="iox128a1_8h.html#aa80f6d2d8c07fea5aed5f43df18fe6f9a3772e2de01dab264d6c2cec3354feeaa">02026</a>     <a class="code" href="iox128a1_8h.html#aa80f6d2d8c07fea5aed5f43df18fe6f9a3772e2de01dab264d6c2cec3354feeaa">PORTCFG_EVOUT_OFF_gc</a> = (0x00&lt;&lt;4),  <span class="comment">/* Event Output Disabled */</span>
<a name="l02027"></a><a class="code" href="iox128a1_8h.html#aa80f6d2d8c07fea5aed5f43df18fe6f9aba9a62d4e970dc83f35a9fa01acba2a1">02027</a>     <a class="code" href="iox128a1_8h.html#aa80f6d2d8c07fea5aed5f43df18fe6f9aba9a62d4e970dc83f35a9fa01acba2a1">PORTCFG_EVOUT_PC7_gc</a> = (0x01&lt;&lt;4),  <span class="comment">/* Event Channel 7 Output on Port C pin 7 */</span>
<a name="l02028"></a><a class="code" href="iox128a1_8h.html#aa80f6d2d8c07fea5aed5f43df18fe6f9a585d33bf52265f12b39f27d0808a40e8">02028</a>     <a class="code" href="iox128a1_8h.html#aa80f6d2d8c07fea5aed5f43df18fe6f9a585d33bf52265f12b39f27d0808a40e8">PORTCFG_EVOUT_PD7_gc</a> = (0x02&lt;&lt;4),  <span class="comment">/* Event Channel 7 Output on Port D pin 7 */</span>
<a name="l02029"></a><a class="code" href="iox128a1_8h.html#aa80f6d2d8c07fea5aed5f43df18fe6f9a4e6abc32753089ee390a11645441257a">02029</a>     <a class="code" href="iox128a1_8h.html#aa80f6d2d8c07fea5aed5f43df18fe6f9a4e6abc32753089ee390a11645441257a">PORTCFG_EVOUT_PE7_gc</a> = (0x03&lt;&lt;4),  <span class="comment">/* Event Channel 7 Output on Port E pin 7 */</span>
<a name="l02030"></a>02030 } <a class="code" href="iox128a1_8h.html#a74fb6a6e729799784cf782465815161b">PORTCFG_EVOUT_t</a>;
<a name="l02031"></a>02031 
<a name="l02032"></a>02032 <span class="comment">/* Port Interrupt 0 Level */</span>
<a name="l02033"></a><a class="code" href="iox128a1_8h.html#aecf4d42c40d422b9132aeea0740208b3">02033</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#aecf4d42c40d422b9132aeea0740208b3">PORT_INT0LVL_enum</a>
<a name="l02034"></a>02034 {
<a name="l02035"></a><a class="code" href="iox128a1_8h.html#aecf4d42c40d422b9132aeea0740208b3a6d710f4251cc58c81a2d41d95229e0a4">02035</a>     <a class="code" href="iox128a1_8h.html#aecf4d42c40d422b9132aeea0740208b3a6d710f4251cc58c81a2d41d95229e0a4">PORT_INT0LVL_OFF_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* Interrupt Disabled */</span>
<a name="l02036"></a><a class="code" href="iox128a1_8h.html#aecf4d42c40d422b9132aeea0740208b3af8759dfb08765d0eeba9de9801970c97">02036</a>     <a class="code" href="iox128a1_8h.html#aecf4d42c40d422b9132aeea0740208b3af8759dfb08765d0eeba9de9801970c97">PORT_INT0LVL_LO_gc</a> = (0x01&lt;&lt;0),  <span class="comment">/* Low Level */</span>
<a name="l02037"></a><a class="code" href="iox128a1_8h.html#aecf4d42c40d422b9132aeea0740208b3ab39ade615d44b0171c925ed07790c8d5">02037</a>     <a class="code" href="iox128a1_8h.html#aecf4d42c40d422b9132aeea0740208b3ab39ade615d44b0171c925ed07790c8d5">PORT_INT0LVL_MED_gc</a> = (0x02&lt;&lt;0),  <span class="comment">/* Medium Level */</span>
<a name="l02038"></a><a class="code" href="iox128a1_8h.html#aecf4d42c40d422b9132aeea0740208b3a60744b4762abecdaaa1d3ba9b8c89c41">02038</a>     <a class="code" href="iox128a1_8h.html#aecf4d42c40d422b9132aeea0740208b3a60744b4762abecdaaa1d3ba9b8c89c41">PORT_INT0LVL_HI_gc</a> = (0x03&lt;&lt;0),  <span class="comment">/* High Level */</span>
<a name="l02039"></a>02039 } <a class="code" href="iox128a1_8h.html#a58f0c75802d1051c9e82c1c45a05cd52">PORT_INT0LVL_t</a>;
<a name="l02040"></a>02040 
<a name="l02041"></a>02041 <span class="comment">/* Port Interrupt 1 Level */</span>
<a name="l02042"></a><a class="code" href="iox128a1_8h.html#ac9da7c4e37b422053510d3bae90b3c1d">02042</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#ac9da7c4e37b422053510d3bae90b3c1d">PORT_INT1LVL_enum</a>
<a name="l02043"></a>02043 {
<a name="l02044"></a><a class="code" href="iox128a1_8h.html#ac9da7c4e37b422053510d3bae90b3c1da4b76d86af455a3bcf914a463fe6ffa4b">02044</a>     <a class="code" href="iox128a1_8h.html#ac9da7c4e37b422053510d3bae90b3c1da4b76d86af455a3bcf914a463fe6ffa4b">PORT_INT1LVL_OFF_gc</a> = (0x00&lt;&lt;2),  <span class="comment">/* Interrupt Disabled */</span>
<a name="l02045"></a><a class="code" href="iox128a1_8h.html#ac9da7c4e37b422053510d3bae90b3c1dab1ba71dd9295487841de37938d99c99d">02045</a>     <a class="code" href="iox128a1_8h.html#ac9da7c4e37b422053510d3bae90b3c1dab1ba71dd9295487841de37938d99c99d">PORT_INT1LVL_LO_gc</a> = (0x01&lt;&lt;2),  <span class="comment">/* Low Level */</span>
<a name="l02046"></a><a class="code" href="iox128a1_8h.html#ac9da7c4e37b422053510d3bae90b3c1da9cf935bf00e9b9e46ef8455d2d2de909">02046</a>     <a class="code" href="iox128a1_8h.html#ac9da7c4e37b422053510d3bae90b3c1da9cf935bf00e9b9e46ef8455d2d2de909">PORT_INT1LVL_MED_gc</a> = (0x02&lt;&lt;2),  <span class="comment">/* Medium Level */</span>
<a name="l02047"></a><a class="code" href="iox128a1_8h.html#ac9da7c4e37b422053510d3bae90b3c1daa7fb5a2700a821000a90ad1014b50d60">02047</a>     <a class="code" href="iox128a1_8h.html#ac9da7c4e37b422053510d3bae90b3c1daa7fb5a2700a821000a90ad1014b50d60">PORT_INT1LVL_HI_gc</a> = (0x03&lt;&lt;2),  <span class="comment">/* High Level */</span>
<a name="l02048"></a>02048 } <a class="code" href="iox128a1_8h.html#a37e2d78719b9a02e9e2c5541ca977895">PORT_INT1LVL_t</a>;
<a name="l02049"></a>02049 
<a name="l02050"></a>02050 <span class="comment">/* Output/Pull Configuration */</span>
<a name="l02051"></a><a class="code" href="iox128a1_8h.html#a447467e47424bc1a75e381421354c0b2">02051</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a447467e47424bc1a75e381421354c0b2">PORT_OPC_enum</a>
<a name="l02052"></a>02052 {
<a name="l02053"></a><a class="code" href="iox128a1_8h.html#a447467e47424bc1a75e381421354c0b2aee90fb0b28726f05ccff3f20029ef090">02053</a>     <a class="code" href="iox128a1_8h.html#a447467e47424bc1a75e381421354c0b2aee90fb0b28726f05ccff3f20029ef090">PORT_OPC_TOTEM_gc</a> = (0x00&lt;&lt;3),  <span class="comment">/* Totempole */</span>
<a name="l02054"></a><a class="code" href="iox128a1_8h.html#a447467e47424bc1a75e381421354c0b2a6f542908141adfaa1e044074a73271ba">02054</a>     <a class="code" href="iox128a1_8h.html#a447467e47424bc1a75e381421354c0b2a6f542908141adfaa1e044074a73271ba">PORT_OPC_BUSKEEPER_gc</a> = (0x01&lt;&lt;3),  <span class="comment">/* Totempole w/ Bus keeper on Input and Output */</span>
<a name="l02055"></a><a class="code" href="iox128a1_8h.html#a447467e47424bc1a75e381421354c0b2a80695b6c5d2019774f86f908a8a6e844">02055</a>     <a class="code" href="iox128a1_8h.html#a447467e47424bc1a75e381421354c0b2a80695b6c5d2019774f86f908a8a6e844">PORT_OPC_PULLDOWN_gc</a> = (0x02&lt;&lt;3),  <span class="comment">/* Totempole w/ Pull-down on Input */</span>
<a name="l02056"></a><a class="code" href="iox128a1_8h.html#a447467e47424bc1a75e381421354c0b2afb7af2cb0e884a41fc95c7d10581802c">02056</a>     <a class="code" href="iox128a1_8h.html#a447467e47424bc1a75e381421354c0b2afb7af2cb0e884a41fc95c7d10581802c">PORT_OPC_PULLUP_gc</a> = (0x03&lt;&lt;3),  <span class="comment">/* Totempole w/ Pull-up on Input */</span>
<a name="l02057"></a><a class="code" href="iox128a1_8h.html#a447467e47424bc1a75e381421354c0b2ad59e48ed554fc4cb1ed8d2a1b5381af0">02057</a>     <a class="code" href="iox128a1_8h.html#a447467e47424bc1a75e381421354c0b2ad59e48ed554fc4cb1ed8d2a1b5381af0">PORT_OPC_WIREDOR_gc</a> = (0x04&lt;&lt;3),  <span class="comment">/* Wired OR */</span>
<a name="l02058"></a><a class="code" href="iox128a1_8h.html#a447467e47424bc1a75e381421354c0b2adc56b42da0b2df0d11fa84b94f7f7be3">02058</a>     <a class="code" href="iox128a1_8h.html#a447467e47424bc1a75e381421354c0b2adc56b42da0b2df0d11fa84b94f7f7be3">PORT_OPC_WIREDAND_gc</a> = (0x05&lt;&lt;3),  <span class="comment">/* Wired AND */</span>
<a name="l02059"></a><a class="code" href="iox128a1_8h.html#a447467e47424bc1a75e381421354c0b2ab61f4533d27070800825ed53e4ff643e">02059</a>     <a class="code" href="iox128a1_8h.html#a447467e47424bc1a75e381421354c0b2ab61f4533d27070800825ed53e4ff643e">PORT_OPC_WIREDORPULL_gc</a> = (0x06&lt;&lt;3),  <span class="comment">/* Wired OR w/ Pull-down */</span>
<a name="l02060"></a><a class="code" href="iox128a1_8h.html#a447467e47424bc1a75e381421354c0b2a27b2dda5dc578666bbfe21bca5e5c723">02060</a>     <a class="code" href="iox128a1_8h.html#a447467e47424bc1a75e381421354c0b2a27b2dda5dc578666bbfe21bca5e5c723">PORT_OPC_WIREDANDPULL_gc</a> = (0x07&lt;&lt;3),  <span class="comment">/* Wired AND w/ Pull-up */</span>
<a name="l02061"></a>02061 } <a class="code" href="iox128a1_8h.html#a4e9e4a96e0e9d94869c595d900cf73b6">PORT_OPC_t</a>;
<a name="l02062"></a>02062 
<a name="l02063"></a>02063 <span class="comment">/* Input/Sense Configuration */</span>
<a name="l02064"></a><a class="code" href="iox128a1_8h.html#ae1665a0c8ad26a7ef2b7afd2c407cf50">02064</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#ae1665a0c8ad26a7ef2b7afd2c407cf50">PORT_ISC_enum</a>
<a name="l02065"></a>02065 {
<a name="l02066"></a><a class="code" href="iox128a1_8h.html#ae1665a0c8ad26a7ef2b7afd2c407cf50a05fe4c537a9b7bcebaf844c805e1f2e7">02066</a>     <a class="code" href="iox128a1_8h.html#ae1665a0c8ad26a7ef2b7afd2c407cf50a05fe4c537a9b7bcebaf844c805e1f2e7">PORT_ISC_BOTHEDGES_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* Sense Both Edges */</span>
<a name="l02067"></a><a class="code" href="iox128a1_8h.html#ae1665a0c8ad26a7ef2b7afd2c407cf50ad4579bac1699e9e1b5689e17554ee3b5">02067</a>     <a class="code" href="iox128a1_8h.html#ae1665a0c8ad26a7ef2b7afd2c407cf50ad4579bac1699e9e1b5689e17554ee3b5">PORT_ISC_RISING_gc</a> = (0x01&lt;&lt;0),  <span class="comment">/* Sense Rising Edge */</span>
<a name="l02068"></a><a class="code" href="iox128a1_8h.html#ae1665a0c8ad26a7ef2b7afd2c407cf50a8ce230468fe04bacc6a9297515aca7af">02068</a>     <a class="code" href="iox128a1_8h.html#ae1665a0c8ad26a7ef2b7afd2c407cf50a8ce230468fe04bacc6a9297515aca7af">PORT_ISC_FALLING_gc</a> = (0x02&lt;&lt;0),  <span class="comment">/* Sense Falling Edge */</span>
<a name="l02069"></a><a class="code" href="iox128a1_8h.html#ae1665a0c8ad26a7ef2b7afd2c407cf50aefdea864f32de11fac4a452cd7dc2715">02069</a>     <a class="code" href="iox128a1_8h.html#ae1665a0c8ad26a7ef2b7afd2c407cf50aefdea864f32de11fac4a452cd7dc2715">PORT_ISC_LEVEL_gc</a> = (0x03&lt;&lt;0),  <span class="comment">/* Sense Level (Transparent For Events) */</span>
<a name="l02070"></a><a class="code" href="iox128a1_8h.html#ae1665a0c8ad26a7ef2b7afd2c407cf50a369a8b57658e8e4ea5b6db6186e4f6d6">02070</a>     <a class="code" href="iox128a1_8h.html#ae1665a0c8ad26a7ef2b7afd2c407cf50a369a8b57658e8e4ea5b6db6186e4f6d6">PORT_ISC_INPUT_DISABLE_gc</a> = (0x07&lt;&lt;0),  <span class="comment">/* Disable Digital Input Buffer */</span>
<a name="l02071"></a>02071 } <a class="code" href="iox128a1_8h.html#ab9744d326e614e4d53f2c92e6f69a2b3">PORT_ISC_t</a>;
<a name="l02072"></a>02072 
<a name="l02073"></a>02073 
<a name="l02074"></a>02074 <span class="comment">/*</span>
<a name="l02075"></a>02075 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l02076"></a>02076 <span class="comment">TC - 16-bit Timer/Counter With PWM</span>
<a name="l02077"></a>02077 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l02078"></a>02078 <span class="comment">*/</span>
<a name="l02079"></a>02079 
<a name="l02080"></a>02080 <span class="comment">/* 16-bit Timer/Counter 0 */</span>
<a name="l02081"></a><a class="code" href="struct_t_c0__struct.html">02081</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_t_c0__struct.html">TC0_struct</a>
<a name="l02082"></a>02082 {
<a name="l02083"></a><a class="code" href="struct_t_c0__struct.html#a1bf3677e6cc34a522c2e012735a53c7c">02083</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c0__struct.html#a1bf3677e6cc34a522c2e012735a53c7c">CTRLA</a>;  <span class="comment">/* Control  Register A */</span>
<a name="l02084"></a><a class="code" href="struct_t_c0__struct.html#a626418bef0712363e24ef5114957bd6d">02084</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c0__struct.html#a626418bef0712363e24ef5114957bd6d">CTRLB</a>;  <span class="comment">/* Control Register B */</span>
<a name="l02085"></a><a class="code" href="struct_t_c0__struct.html#ae59db05c28b19d856ea3c7273a70083d">02085</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c0__struct.html#ae59db05c28b19d856ea3c7273a70083d">CTRLC</a>;  <span class="comment">/* Control register C */</span>
<a name="l02086"></a><a class="code" href="struct_t_c0__struct.html#a143337bdb5b8259aa230ec89685a71d7">02086</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c0__struct.html#a143337bdb5b8259aa230ec89685a71d7">CTRLD</a>;  <span class="comment">/* Control Register D */</span>
<a name="l02087"></a><a class="code" href="struct_t_c0__struct.html#ab2252e6a7f24cc8510c2dde8e2a43ef1">02087</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c0__struct.html#ab2252e6a7f24cc8510c2dde8e2a43ef1">CTRLE</a>;  <span class="comment">/* Control Register E */</span>
<a name="l02088"></a><a class="code" href="struct_t_c0__struct.html#aece4781e1fbfeaa8f896ed2fca8edd18">02088</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c0__struct.html#aece4781e1fbfeaa8f896ed2fca8edd18">reserved_0x05</a>;
<a name="l02089"></a><a class="code" href="struct_t_c0__struct.html#a285732693945a34d850b74abb44bede9">02089</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c0__struct.html#a285732693945a34d850b74abb44bede9">INTCTRLA</a>;  <span class="comment">/* Interrupt Control Register A */</span>
<a name="l02090"></a><a class="code" href="struct_t_c0__struct.html#a4e07f0ca75e6885a06aef1ef3c29116d">02090</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c0__struct.html#a4e07f0ca75e6885a06aef1ef3c29116d">INTCTRLB</a>;  <span class="comment">/* Interrupt Control Register B */</span>
<a name="l02091"></a><a class="code" href="struct_t_c0__struct.html#a8a2376607a0089d0f8c474ff5bc540ed">02091</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c0__struct.html#a8a2376607a0089d0f8c474ff5bc540ed">CTRLFCLR</a>;  <span class="comment">/* Control Register F Clear */</span>
<a name="l02092"></a><a class="code" href="struct_t_c0__struct.html#aff20932da36f88c2c6166fa272211a2c">02092</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c0__struct.html#aff20932da36f88c2c6166fa272211a2c">CTRLFSET</a>;  <span class="comment">/* Control Register F Set */</span>
<a name="l02093"></a><a class="code" href="struct_t_c0__struct.html#acbc7054b232fec7d6ae530b2fb6dba23">02093</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c0__struct.html#acbc7054b232fec7d6ae530b2fb6dba23">CTRLGCLR</a>;  <span class="comment">/* Control Register G Clear */</span>
<a name="l02094"></a><a class="code" href="struct_t_c0__struct.html#aaff5a30273e37c36028353490de489f2">02094</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c0__struct.html#aaff5a30273e37c36028353490de489f2">CTRLGSET</a>;  <span class="comment">/* Control Register G Set */</span>
<a name="l02095"></a><a class="code" href="struct_t_c0__struct.html#ae8ca966021ec7aebb263e58b1149bde2">02095</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c0__struct.html#ae8ca966021ec7aebb263e58b1149bde2">INTFLAGS</a>;  <span class="comment">/* Interrupt Flag Register */</span>
<a name="l02096"></a><a class="code" href="struct_t_c0__struct.html#a0b8f5399864131805ec0bde3e84023d2">02096</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c0__struct.html#a0b8f5399864131805ec0bde3e84023d2">reserved_0x0D</a>;
<a name="l02097"></a><a class="code" href="struct_t_c0__struct.html#abe4289e022a53e826e851eaa406c0edd">02097</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c0__struct.html#abe4289e022a53e826e851eaa406c0edd">reserved_0x0E</a>;
<a name="l02098"></a><a class="code" href="struct_t_c0__struct.html#a5ff89104a4067070cc1953ab8ba13f8d">02098</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c0__struct.html#a5ff89104a4067070cc1953ab8ba13f8d">TEMP</a>;  <span class="comment">/* Temporary Register For 16-bit Access */</span>
<a name="l02099"></a><a class="code" href="struct_t_c0__struct.html#aa4464cb4c8f33101b97df1a5816231ae">02099</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c0__struct.html#aa4464cb4c8f33101b97df1a5816231ae">reserved_0x10</a>;
<a name="l02100"></a><a class="code" href="struct_t_c0__struct.html#a2612fdb3f0f819f9d40d5585fa96ca10">02100</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c0__struct.html#a2612fdb3f0f819f9d40d5585fa96ca10">reserved_0x11</a>;
<a name="l02101"></a><a class="code" href="struct_t_c0__struct.html#afae058780129db5729d4d94363fa98e1">02101</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c0__struct.html#afae058780129db5729d4d94363fa98e1">reserved_0x12</a>;
<a name="l02102"></a><a class="code" href="struct_t_c0__struct.html#a2743d38c606f99441637d1b7cb23293b">02102</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c0__struct.html#a2743d38c606f99441637d1b7cb23293b">reserved_0x13</a>;
<a name="l02103"></a><a class="code" href="struct_t_c0__struct.html#a589fa416586182295f712589efa04164">02103</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c0__struct.html#a589fa416586182295f712589efa04164">reserved_0x14</a>;
<a name="l02104"></a><a class="code" href="struct_t_c0__struct.html#ae1c63589a3885af6642cafffd4f629dc">02104</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c0__struct.html#ae1c63589a3885af6642cafffd4f629dc">reserved_0x15</a>;
<a name="l02105"></a><a class="code" href="struct_t_c0__struct.html#abf21bbe03bad32f53256beb8b96f3f33">02105</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c0__struct.html#abf21bbe03bad32f53256beb8b96f3f33">reserved_0x16</a>;
<a name="l02106"></a><a class="code" href="struct_t_c0__struct.html#a16308a865004dfb50f15d09ff0c48a52">02106</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c0__struct.html#a16308a865004dfb50f15d09ff0c48a52">reserved_0x17</a>;
<a name="l02107"></a><a class="code" href="struct_t_c0__struct.html#a8f997524d55d5ba76074d1a500f2a632">02107</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c0__struct.html#a8f997524d55d5ba76074d1a500f2a632">reserved_0x18</a>;
<a name="l02108"></a><a class="code" href="struct_t_c0__struct.html#a8262d5d1a864a7f8b8857d9e01fb9e2f">02108</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c0__struct.html#a8262d5d1a864a7f8b8857d9e01fb9e2f">reserved_0x19</a>;
<a name="l02109"></a><a class="code" href="struct_t_c0__struct.html#aae479aa62af9ac20225fff5534e9540a">02109</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c0__struct.html#aae479aa62af9ac20225fff5534e9540a">reserved_0x1A</a>;
<a name="l02110"></a><a class="code" href="struct_t_c0__struct.html#ac77846153f3188c9b0784e7583608e6e">02110</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c0__struct.html#ac77846153f3188c9b0784e7583608e6e">reserved_0x1B</a>;
<a name="l02111"></a><a class="code" href="struct_t_c0__struct.html#a6f6a13389bd88015989e5a39011e35c7">02111</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c0__struct.html#a6f6a13389bd88015989e5a39011e35c7">reserved_0x1C</a>;
<a name="l02112"></a><a class="code" href="struct_t_c0__struct.html#a039902e8e1ff453a840f8af5358c02eb">02112</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c0__struct.html#a039902e8e1ff453a840f8af5358c02eb">reserved_0x1D</a>;
<a name="l02113"></a><a class="code" href="struct_t_c0__struct.html#a71c24018a27aca390538242a538ae16e">02113</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c0__struct.html#a71c24018a27aca390538242a538ae16e">reserved_0x1E</a>;
<a name="l02114"></a><a class="code" href="struct_t_c0__struct.html#a0964a2a47249a61a83b50e082c2eebde">02114</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c0__struct.html#a0964a2a47249a61a83b50e082c2eebde">reserved_0x1F</a>;
<a name="l02115"></a>02115     <a class="code" href="struct_t_c0__struct.html#af7fcbdf56d92a360e29a8d36b8f97c73">_WORDREGISTER</a>(CNT);  <span class="comment">/* Count */</span>
<a name="l02116"></a><a class="code" href="struct_t_c0__struct.html#af67159bbdf586294194fd00995078ee7">02116</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c0__struct.html#af67159bbdf586294194fd00995078ee7">reserved_0x22</a>;
<a name="l02117"></a><a class="code" href="struct_t_c0__struct.html#a806d7a4d9e5861de905e829edcc3b75d">02117</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c0__struct.html#a806d7a4d9e5861de905e829edcc3b75d">reserved_0x23</a>;
<a name="l02118"></a><a class="code" href="struct_t_c0__struct.html#af1349c633332b9c6b8c718151d65c9c7">02118</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c0__struct.html#af1349c633332b9c6b8c718151d65c9c7">reserved_0x24</a>;
<a name="l02119"></a><a class="code" href="struct_t_c0__struct.html#a8da2709fea08f92bf698489eff0c05c6">02119</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c0__struct.html#a8da2709fea08f92bf698489eff0c05c6">reserved_0x25</a>;
<a name="l02120"></a>02120     <a class="code" href="struct_t_c0__struct.html#af7fcbdf56d92a360e29a8d36b8f97c73">_WORDREGISTER</a>(PER);  <span class="comment">/* Period */</span>
<a name="l02121"></a>02121     <a class="code" href="struct_t_c0__struct.html#af7fcbdf56d92a360e29a8d36b8f97c73">_WORDREGISTER</a>(CCA);  <span class="comment">/* Compare or Capture A */</span>
<a name="l02122"></a>02122     <a class="code" href="struct_t_c0__struct.html#af7fcbdf56d92a360e29a8d36b8f97c73">_WORDREGISTER</a>(CCB);  <span class="comment">/* Compare or Capture B */</span>
<a name="l02123"></a>02123     <a class="code" href="struct_t_c0__struct.html#af7fcbdf56d92a360e29a8d36b8f97c73">_WORDREGISTER</a>(CCC);  <span class="comment">/* Compare or Capture C */</span>
<a name="l02124"></a>02124     <a class="code" href="struct_t_c0__struct.html#af7fcbdf56d92a360e29a8d36b8f97c73">_WORDREGISTER</a>(CCD);  <span class="comment">/* Compare or Capture D */</span>
<a name="l02125"></a><a class="code" href="struct_t_c0__struct.html#a84671f63b60ac07dc0d5cec4dc2a514e">02125</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c0__struct.html#a84671f63b60ac07dc0d5cec4dc2a514e">reserved_0x30</a>;
<a name="l02126"></a><a class="code" href="struct_t_c0__struct.html#a44eaf574e16b0b08a5902648970c1fef">02126</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c0__struct.html#a44eaf574e16b0b08a5902648970c1fef">reserved_0x31</a>;
<a name="l02127"></a><a class="code" href="struct_t_c0__struct.html#aabde357ce9c47611bb750afae05cd336">02127</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c0__struct.html#aabde357ce9c47611bb750afae05cd336">reserved_0x32</a>;
<a name="l02128"></a><a class="code" href="struct_t_c0__struct.html#a9000d95fe3022729f93553820b1e002c">02128</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c0__struct.html#a9000d95fe3022729f93553820b1e002c">reserved_0x33</a>;
<a name="l02129"></a><a class="code" href="struct_t_c0__struct.html#a1c3d787dbae4df75e8045176cdd47883">02129</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c0__struct.html#a1c3d787dbae4df75e8045176cdd47883">reserved_0x34</a>;
<a name="l02130"></a><a class="code" href="struct_t_c0__struct.html#a824f43a93d5d00b8554121c2f6c2f0cf">02130</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c0__struct.html#a824f43a93d5d00b8554121c2f6c2f0cf">reserved_0x35</a>;
<a name="l02131"></a>02131     <a class="code" href="struct_t_c0__struct.html#af7fcbdf56d92a360e29a8d36b8f97c73">_WORDREGISTER</a>(PERBUF);  <span class="comment">/* Period Buffer */</span>
<a name="l02132"></a>02132     <a class="code" href="struct_t_c0__struct.html#af7fcbdf56d92a360e29a8d36b8f97c73">_WORDREGISTER</a>(CCABUF);  <span class="comment">/* Compare Or Capture A Buffer */</span>
<a name="l02133"></a>02133     <a class="code" href="struct_t_c0__struct.html#af7fcbdf56d92a360e29a8d36b8f97c73">_WORDREGISTER</a>(CCBBUF);  <span class="comment">/* Compare Or Capture B Buffer */</span>
<a name="l02134"></a>02134     <a class="code" href="struct_t_c0__struct.html#af7fcbdf56d92a360e29a8d36b8f97c73">_WORDREGISTER</a>(CCCBUF);  <span class="comment">/* Compare Or Capture C Buffer */</span>
<a name="l02135"></a>02135     <a class="code" href="struct_t_c0__struct.html#af7fcbdf56d92a360e29a8d36b8f97c73">_WORDREGISTER</a>(CCDBUF);  <span class="comment">/* Compare Or Capture D Buffer */</span>
<a name="l02136"></a>02136 } <a class="code" href="iox128a1_8h.html#abc1c2dfc7c3c97ad621aeebec099eaf6">TC0_t</a>;
<a name="l02137"></a>02137 
<a name="l02138"></a>02138 <span class="comment">/*</span>
<a name="l02139"></a>02139 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l02140"></a>02140 <span class="comment">TC - 16-bit Timer/Counter With PWM</span>
<a name="l02141"></a>02141 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l02142"></a>02142 <span class="comment">*/</span>
<a name="l02143"></a>02143 
<a name="l02144"></a>02144 <span class="comment">/* 16-bit Timer/Counter 1 */</span>
<a name="l02145"></a><a class="code" href="struct_t_c1__struct.html">02145</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_t_c1__struct.html">TC1_struct</a>
<a name="l02146"></a>02146 {
<a name="l02147"></a><a class="code" href="struct_t_c1__struct.html#ac2f10e561e26c40c98bf4731484bfded">02147</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c1__struct.html#ac2f10e561e26c40c98bf4731484bfded">CTRLA</a>;  <span class="comment">/* Control  Register A */</span>
<a name="l02148"></a><a class="code" href="struct_t_c1__struct.html#a30f28fb4c295c30960caae8689274409">02148</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c1__struct.html#a30f28fb4c295c30960caae8689274409">CTRLB</a>;  <span class="comment">/* Control Register B */</span>
<a name="l02149"></a><a class="code" href="struct_t_c1__struct.html#a3d51efa1037320ea1397c07aefe40711">02149</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c1__struct.html#a3d51efa1037320ea1397c07aefe40711">CTRLC</a>;  <span class="comment">/* Control register C */</span>
<a name="l02150"></a><a class="code" href="struct_t_c1__struct.html#a2bbe8de45c4b25cf873bb6c5e7e88b9b">02150</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c1__struct.html#a2bbe8de45c4b25cf873bb6c5e7e88b9b">CTRLD</a>;  <span class="comment">/* Control Register D */</span>
<a name="l02151"></a><a class="code" href="struct_t_c1__struct.html#a5526faa8c07794713dae64eb66fcd272">02151</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c1__struct.html#a5526faa8c07794713dae64eb66fcd272">CTRLE</a>;  <span class="comment">/* Control Register E */</span>
<a name="l02152"></a><a class="code" href="struct_t_c1__struct.html#ad85a5bfb4423256d2809f8203b9824c5">02152</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c1__struct.html#ad85a5bfb4423256d2809f8203b9824c5">reserved_0x05</a>;
<a name="l02153"></a><a class="code" href="struct_t_c1__struct.html#a713e15116df9590606aed726ce6c56b1">02153</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c1__struct.html#a713e15116df9590606aed726ce6c56b1">INTCTRLA</a>;  <span class="comment">/* Interrupt Control Register A */</span>
<a name="l02154"></a><a class="code" href="struct_t_c1__struct.html#a1d811bd68545e9836d23fb3ac720ad01">02154</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c1__struct.html#a1d811bd68545e9836d23fb3ac720ad01">INTCTRLB</a>;  <span class="comment">/* Interrupt Control Register B */</span>
<a name="l02155"></a><a class="code" href="struct_t_c1__struct.html#a591b4f498d02be1693908af01ede1ca3">02155</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c1__struct.html#a591b4f498d02be1693908af01ede1ca3">CTRLFCLR</a>;  <span class="comment">/* Control Register F Clear */</span>
<a name="l02156"></a><a class="code" href="struct_t_c1__struct.html#a4dfc14a44e1f7a8b067244990ebd4f1e">02156</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c1__struct.html#a4dfc14a44e1f7a8b067244990ebd4f1e">CTRLFSET</a>;  <span class="comment">/* Control Register F Set */</span>
<a name="l02157"></a><a class="code" href="struct_t_c1__struct.html#af10381cc2f93fc7ee123dc6c6858a7cb">02157</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c1__struct.html#af10381cc2f93fc7ee123dc6c6858a7cb">CTRLGCLR</a>;  <span class="comment">/* Control Register G Clear */</span>
<a name="l02158"></a><a class="code" href="struct_t_c1__struct.html#a80894cd7aa620c20788e2eec1a868fc3">02158</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c1__struct.html#a80894cd7aa620c20788e2eec1a868fc3">CTRLGSET</a>;  <span class="comment">/* Control Register G Set */</span>
<a name="l02159"></a><a class="code" href="struct_t_c1__struct.html#a0c16a50abb2e46213a53c3047d7919d8">02159</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c1__struct.html#a0c16a50abb2e46213a53c3047d7919d8">INTFLAGS</a>;  <span class="comment">/* Interrupt Flag Register */</span>
<a name="l02160"></a><a class="code" href="struct_t_c1__struct.html#aeb48a3a1faf33463f2ce61cede35437b">02160</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c1__struct.html#aeb48a3a1faf33463f2ce61cede35437b">reserved_0x0D</a>;
<a name="l02161"></a><a class="code" href="struct_t_c1__struct.html#ae91a0dc8f9c30dd4428a68d5e41ba7fc">02161</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c1__struct.html#ae91a0dc8f9c30dd4428a68d5e41ba7fc">reserved_0x0E</a>;
<a name="l02162"></a><a class="code" href="struct_t_c1__struct.html#a54d71c9b60b4d2fbddc3fb6b2290709f">02162</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c1__struct.html#a54d71c9b60b4d2fbddc3fb6b2290709f">TEMP</a>;  <span class="comment">/* Temporary Register For 16-bit Access */</span>
<a name="l02163"></a><a class="code" href="struct_t_c1__struct.html#a08cf6b3bef0d4f9ac379d82e02000b02">02163</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c1__struct.html#a08cf6b3bef0d4f9ac379d82e02000b02">reserved_0x10</a>;
<a name="l02164"></a><a class="code" href="struct_t_c1__struct.html#a7f902aa35d239df930ed9d99a0b81b3e">02164</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c1__struct.html#a7f902aa35d239df930ed9d99a0b81b3e">reserved_0x11</a>;
<a name="l02165"></a><a class="code" href="struct_t_c1__struct.html#aca6a3345b5e7ceda58afc87c7091f80c">02165</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c1__struct.html#aca6a3345b5e7ceda58afc87c7091f80c">reserved_0x12</a>;
<a name="l02166"></a><a class="code" href="struct_t_c1__struct.html#a18b745e4d336b6bc0936bc11e44f1d57">02166</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c1__struct.html#a18b745e4d336b6bc0936bc11e44f1d57">reserved_0x13</a>;
<a name="l02167"></a><a class="code" href="struct_t_c1__struct.html#a0da4442f2b4545579a14d0d25d1bf195">02167</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c1__struct.html#a0da4442f2b4545579a14d0d25d1bf195">reserved_0x14</a>;
<a name="l02168"></a><a class="code" href="struct_t_c1__struct.html#a0f6e6b33b7c006f06756acfdcec1c0f7">02168</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c1__struct.html#a0f6e6b33b7c006f06756acfdcec1c0f7">reserved_0x15</a>;
<a name="l02169"></a><a class="code" href="struct_t_c1__struct.html#ac448018c467ab72d67d92f39efe5d0fd">02169</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c1__struct.html#ac448018c467ab72d67d92f39efe5d0fd">reserved_0x16</a>;
<a name="l02170"></a><a class="code" href="struct_t_c1__struct.html#a1aec4613ce4c1056221ffb821979a73b">02170</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c1__struct.html#a1aec4613ce4c1056221ffb821979a73b">reserved_0x17</a>;
<a name="l02171"></a><a class="code" href="struct_t_c1__struct.html#a46ab2af918ea9cc8446323ae47122365">02171</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c1__struct.html#a46ab2af918ea9cc8446323ae47122365">reserved_0x18</a>;
<a name="l02172"></a><a class="code" href="struct_t_c1__struct.html#ac0c4d6720bc65c2cba4127bbe4b4effc">02172</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c1__struct.html#ac0c4d6720bc65c2cba4127bbe4b4effc">reserved_0x19</a>;
<a name="l02173"></a><a class="code" href="struct_t_c1__struct.html#a5ba4eb787d5c0a881bf556213079f92c">02173</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c1__struct.html#a5ba4eb787d5c0a881bf556213079f92c">reserved_0x1A</a>;
<a name="l02174"></a><a class="code" href="struct_t_c1__struct.html#a940801e7cd52149350912ff7b218a46a">02174</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c1__struct.html#a940801e7cd52149350912ff7b218a46a">reserved_0x1B</a>;
<a name="l02175"></a><a class="code" href="struct_t_c1__struct.html#a1b3e66c158fb9989516f8249ac4a43ff">02175</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c1__struct.html#a1b3e66c158fb9989516f8249ac4a43ff">reserved_0x1C</a>;
<a name="l02176"></a><a class="code" href="struct_t_c1__struct.html#a05d12380aef32053ea655bb054f65764">02176</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c1__struct.html#a05d12380aef32053ea655bb054f65764">reserved_0x1D</a>;
<a name="l02177"></a><a class="code" href="struct_t_c1__struct.html#a42d1eaa617a31d2c554fc1ee0fdeb57d">02177</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c1__struct.html#a42d1eaa617a31d2c554fc1ee0fdeb57d">reserved_0x1E</a>;
<a name="l02178"></a><a class="code" href="struct_t_c1__struct.html#adb6d34fa98ff76e17e8ea79b19f1d86a">02178</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c1__struct.html#adb6d34fa98ff76e17e8ea79b19f1d86a">reserved_0x1F</a>;
<a name="l02179"></a>02179     <a class="code" href="struct_t_c1__struct.html#a56a4a694e8d3a5a93031d4079e5029a6">_WORDREGISTER</a>(CNT);  <span class="comment">/* Count */</span>
<a name="l02180"></a><a class="code" href="struct_t_c1__struct.html#a70c4c1f6682144e47b79fd49c1104f30">02180</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c1__struct.html#a70c4c1f6682144e47b79fd49c1104f30">reserved_0x22</a>;
<a name="l02181"></a><a class="code" href="struct_t_c1__struct.html#a1823762ab751c1fc23ce942fba94d8d3">02181</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c1__struct.html#a1823762ab751c1fc23ce942fba94d8d3">reserved_0x23</a>;
<a name="l02182"></a><a class="code" href="struct_t_c1__struct.html#a381fe46254121e1774fc53f6e8d0191b">02182</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c1__struct.html#a381fe46254121e1774fc53f6e8d0191b">reserved_0x24</a>;
<a name="l02183"></a><a class="code" href="struct_t_c1__struct.html#a7eb1e271f28f4f4d3edc0e54337cc1c1">02183</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c1__struct.html#a7eb1e271f28f4f4d3edc0e54337cc1c1">reserved_0x25</a>;
<a name="l02184"></a>02184     <a class="code" href="struct_t_c1__struct.html#a56a4a694e8d3a5a93031d4079e5029a6">_WORDREGISTER</a>(PER);  <span class="comment">/* Period */</span>
<a name="l02185"></a>02185     <a class="code" href="struct_t_c1__struct.html#a56a4a694e8d3a5a93031d4079e5029a6">_WORDREGISTER</a>(CCA);  <span class="comment">/* Compare or Capture A */</span>
<a name="l02186"></a>02186     <a class="code" href="struct_t_c1__struct.html#a56a4a694e8d3a5a93031d4079e5029a6">_WORDREGISTER</a>(CCB);  <span class="comment">/* Compare or Capture B */</span>
<a name="l02187"></a><a class="code" href="struct_t_c1__struct.html#a082477badce52d0e9ea5e0b4ab158278">02187</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c1__struct.html#a082477badce52d0e9ea5e0b4ab158278">reserved_0x2C</a>;
<a name="l02188"></a><a class="code" href="struct_t_c1__struct.html#acb575595d593ce38998cefb41f0d8775">02188</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c1__struct.html#acb575595d593ce38998cefb41f0d8775">reserved_0x2D</a>;
<a name="l02189"></a><a class="code" href="struct_t_c1__struct.html#a2472bd1de3425b648059eb24493324db">02189</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c1__struct.html#a2472bd1de3425b648059eb24493324db">reserved_0x2E</a>;
<a name="l02190"></a><a class="code" href="struct_t_c1__struct.html#ae440264275efb62b9502f2bd6a8046c0">02190</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c1__struct.html#ae440264275efb62b9502f2bd6a8046c0">reserved_0x2F</a>;
<a name="l02191"></a><a class="code" href="struct_t_c1__struct.html#ab7f7d4f165e9e970f577b5dddf983172">02191</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c1__struct.html#ab7f7d4f165e9e970f577b5dddf983172">reserved_0x30</a>;
<a name="l02192"></a><a class="code" href="struct_t_c1__struct.html#a8acdd0ca07ac32be4c1ac7dcfc6693ed">02192</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c1__struct.html#a8acdd0ca07ac32be4c1ac7dcfc6693ed">reserved_0x31</a>;
<a name="l02193"></a><a class="code" href="struct_t_c1__struct.html#aa94ed87e497e6d9a3297ccb2d76e3236">02193</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c1__struct.html#aa94ed87e497e6d9a3297ccb2d76e3236">reserved_0x32</a>;
<a name="l02194"></a><a class="code" href="struct_t_c1__struct.html#acf67804b0b4f9a3dd02f5bc746fb1fe0">02194</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c1__struct.html#acf67804b0b4f9a3dd02f5bc746fb1fe0">reserved_0x33</a>;
<a name="l02195"></a><a class="code" href="struct_t_c1__struct.html#a9d6e0e10bd0218ff4b6a9b981a06a7c3">02195</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c1__struct.html#a9d6e0e10bd0218ff4b6a9b981a06a7c3">reserved_0x34</a>;
<a name="l02196"></a><a class="code" href="struct_t_c1__struct.html#aa20c9b601582a41ebbd937fb76611919">02196</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_t_c1__struct.html#aa20c9b601582a41ebbd937fb76611919">reserved_0x35</a>;
<a name="l02197"></a>02197     <a class="code" href="struct_t_c1__struct.html#a56a4a694e8d3a5a93031d4079e5029a6">_WORDREGISTER</a>(PERBUF);  <span class="comment">/* Period Buffer */</span>
<a name="l02198"></a>02198     <a class="code" href="struct_t_c1__struct.html#a56a4a694e8d3a5a93031d4079e5029a6">_WORDREGISTER</a>(CCABUF);  <span class="comment">/* Compare Or Capture A Buffer */</span>
<a name="l02199"></a>02199     <a class="code" href="struct_t_c1__struct.html#a56a4a694e8d3a5a93031d4079e5029a6">_WORDREGISTER</a>(CCBBUF);  <span class="comment">/* Compare Or Capture B Buffer */</span>
<a name="l02200"></a>02200 } <a class="code" href="iox128a1_8h.html#a4813783448a3275d6b69dfae1af41d22">TC1_t</a>;
<a name="l02201"></a>02201 
<a name="l02202"></a>02202 <span class="comment">/*</span>
<a name="l02203"></a>02203 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l02204"></a>02204 <span class="comment">TC - 16-bit Timer/Counter With PWM</span>
<a name="l02205"></a>02205 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l02206"></a>02206 <span class="comment">*/</span>
<a name="l02207"></a>02207 
<a name="l02208"></a>02208 <span class="comment">/* Advanced Waveform Extension */</span>
<a name="l02209"></a><a class="code" href="struct_a_w_e_x__struct.html">02209</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_a_w_e_x__struct.html">AWEX_struct</a>
<a name="l02210"></a>02210 {
<a name="l02211"></a><a class="code" href="struct_a_w_e_x__struct.html#aac954aa43ab948ad37adb7cf0be52057">02211</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_w_e_x__struct.html#aac954aa43ab948ad37adb7cf0be52057">CTRL</a>;  <span class="comment">/* Control Register */</span>
<a name="l02212"></a><a class="code" href="struct_a_w_e_x__struct.html#aa30b96a5ec2d96a93cb82aacfbd1340f">02212</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_w_e_x__struct.html#aa30b96a5ec2d96a93cb82aacfbd1340f">reserved_0x01</a>;
<a name="l02213"></a><a class="code" href="struct_a_w_e_x__struct.html#a40ad9ab108db0c8074b752d4662f6bfd">02213</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_w_e_x__struct.html#a40ad9ab108db0c8074b752d4662f6bfd">FDEVMASK</a>;  <span class="comment">/* Fault Detection Event Mask */</span>
<a name="l02214"></a><a class="code" href="struct_a_w_e_x__struct.html#a75f2ed02d61d96e36ae17d39c74d1c94">02214</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_w_e_x__struct.html#a75f2ed02d61d96e36ae17d39c74d1c94">FDCTRL</a>;  <span class="comment">/* Fault Detection Control Register */</span>
<a name="l02215"></a><a class="code" href="struct_a_w_e_x__struct.html#acffb4313fe7461a88478648e4fa28242">02215</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_w_e_x__struct.html#acffb4313fe7461a88478648e4fa28242">STATUS</a>;  <span class="comment">/* Status Register */</span>
<a name="l02216"></a><a class="code" href="struct_a_w_e_x__struct.html#aef895e95ce97706f18e130dba875f58e">02216</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_w_e_x__struct.html#aef895e95ce97706f18e130dba875f58e">reserved_0x05</a>;
<a name="l02217"></a><a class="code" href="struct_a_w_e_x__struct.html#ad5b03a3a361ce40ad64afe30787cf20d">02217</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_w_e_x__struct.html#ad5b03a3a361ce40ad64afe30787cf20d">DTBOTH</a>;  <span class="comment">/* Dead Time Both Sides */</span>
<a name="l02218"></a><a class="code" href="struct_a_w_e_x__struct.html#aea8f66130481bddfe1d0d8768563ff8f">02218</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_w_e_x__struct.html#aea8f66130481bddfe1d0d8768563ff8f">DTBOTHBUF</a>;  <span class="comment">/* Dead Time Both Sides Buffer */</span>
<a name="l02219"></a><a class="code" href="struct_a_w_e_x__struct.html#a452d60a704d5da432d7c9c7420a92e27">02219</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_w_e_x__struct.html#a452d60a704d5da432d7c9c7420a92e27">DTLS</a>;  <span class="comment">/* Dead Time Low Side */</span>
<a name="l02220"></a><a class="code" href="struct_a_w_e_x__struct.html#af868e8ac0f715ff6d21b4788f8c95e9f">02220</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_w_e_x__struct.html#af868e8ac0f715ff6d21b4788f8c95e9f">DTHS</a>;  <span class="comment">/* Dead Time High Side */</span>
<a name="l02221"></a><a class="code" href="struct_a_w_e_x__struct.html#a90b06dd3c3b0fa4fe0695d5bbcaf01fc">02221</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_w_e_x__struct.html#a90b06dd3c3b0fa4fe0695d5bbcaf01fc">DTLSBUF</a>;  <span class="comment">/* Dead Time Low Side Buffer */</span>
<a name="l02222"></a><a class="code" href="struct_a_w_e_x__struct.html#a71f36c4a38f9ebe9af57c0b761d63054">02222</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_w_e_x__struct.html#a71f36c4a38f9ebe9af57c0b761d63054">DTHSBUF</a>;  <span class="comment">/* Dead Time High Side Buffer */</span>
<a name="l02223"></a><a class="code" href="struct_a_w_e_x__struct.html#ae06cae530bfd7850f10c2354ccf9e21f">02223</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_w_e_x__struct.html#ae06cae530bfd7850f10c2354ccf9e21f">OUTOVEN</a>;  <span class="comment">/* Output Override Enable */</span>
<a name="l02224"></a>02224 } <a class="code" href="iox128a1_8h.html#ac3905affaf130c9953c2873f9125a24d">AWEX_t</a>;
<a name="l02225"></a>02225 
<a name="l02226"></a>02226 <span class="comment">/*</span>
<a name="l02227"></a>02227 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l02228"></a>02228 <span class="comment">TC - 16-bit Timer/Counter With PWM</span>
<a name="l02229"></a>02229 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l02230"></a>02230 <span class="comment">*/</span>
<a name="l02231"></a>02231 
<a name="l02232"></a>02232 <span class="comment">/* High-Resolution Extension */</span>
<a name="l02233"></a><a class="code" href="struct_h_i_r_e_s__struct.html">02233</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_h_i_r_e_s__struct.html">HIRES_struct</a>
<a name="l02234"></a>02234 {
<a name="l02235"></a><a class="code" href="struct_h_i_r_e_s__struct.html#af5bf0dd7e01fed75a2b790fae08ba2cb">02235</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_h_i_r_e_s__struct.html#af5bf0dd7e01fed75a2b790fae08ba2cb">CTRLA</a>;  <span class="comment">/* Control Register A */</span>
<a name="l02236"></a>02236 } <a class="code" href="iox128a1_8h.html#a3dc0f8f63dec59cde9515dd5dc3ad069">HIRES_t</a>;
<a name="l02237"></a>02237 
<a name="l02238"></a>02238 <span class="comment">/* Clock Selection */</span>
<a name="l02239"></a><a class="code" href="iox128a1_8h.html#a8e85a36074f0fd7c5318e41e0912cf4f">02239</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a8e85a36074f0fd7c5318e41e0912cf4f">TC_CLKSEL_enum</a>
<a name="l02240"></a>02240 {
<a name="l02241"></a><a class="code" href="iox128a1_8h.html#a8e85a36074f0fd7c5318e41e0912cf4fae5573f744a9997422fe8c5eceda7a456">02241</a>     <a class="code" href="iox128a1_8h.html#a8e85a36074f0fd7c5318e41e0912cf4fae5573f744a9997422fe8c5eceda7a456">TC_CLKSEL_OFF_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* Timer Off */</span>
<a name="l02242"></a><a class="code" href="iox128a1_8h.html#a8e85a36074f0fd7c5318e41e0912cf4fa9e3fbcfb12f0fe6f2188c1970d243652">02242</a>     <a class="code" href="iox128a1_8h.html#a8e85a36074f0fd7c5318e41e0912cf4fa9e3fbcfb12f0fe6f2188c1970d243652">TC_CLKSEL_DIV1_gc</a> = (0x01&lt;&lt;0),  <span class="comment">/* System Clock */</span>
<a name="l02243"></a><a class="code" href="iox128a1_8h.html#a8e85a36074f0fd7c5318e41e0912cf4fa3b3fa3d549d7c44964468639ae381f0f">02243</a>     <a class="code" href="iox128a1_8h.html#a8e85a36074f0fd7c5318e41e0912cf4fa3b3fa3d549d7c44964468639ae381f0f">TC_CLKSEL_DIV2_gc</a> = (0x02&lt;&lt;0),  <span class="comment">/* System Clock / 2 */</span>
<a name="l02244"></a><a class="code" href="iox128a1_8h.html#a8e85a36074f0fd7c5318e41e0912cf4faecf372818c4ebea54d0d627821725049">02244</a>     <a class="code" href="iox128a1_8h.html#a8e85a36074f0fd7c5318e41e0912cf4faecf372818c4ebea54d0d627821725049">TC_CLKSEL_DIV4_gc</a> = (0x03&lt;&lt;0),  <span class="comment">/* System Clock / 4 */</span>
<a name="l02245"></a><a class="code" href="iox128a1_8h.html#a8e85a36074f0fd7c5318e41e0912cf4fa5447b6c917a4e04e13ce56e9b7ec2b96">02245</a>     <a class="code" href="iox128a1_8h.html#a8e85a36074f0fd7c5318e41e0912cf4fa5447b6c917a4e04e13ce56e9b7ec2b96">TC_CLKSEL_DIV8_gc</a> = (0x04&lt;&lt;0),  <span class="comment">/* System Clock / 8 */</span>
<a name="l02246"></a><a class="code" href="iox128a1_8h.html#a8e85a36074f0fd7c5318e41e0912cf4fa083c00f6c6cff679e074ec50cbaa281b">02246</a>     <a class="code" href="iox128a1_8h.html#a8e85a36074f0fd7c5318e41e0912cf4fa083c00f6c6cff679e074ec50cbaa281b">TC_CLKSEL_DIV64_gc</a> = (0x05&lt;&lt;0),  <span class="comment">/* System Clock / 64 */</span>
<a name="l02247"></a><a class="code" href="iox128a1_8h.html#a8e85a36074f0fd7c5318e41e0912cf4faba8c90411585fc2547a2bb00f2551de1">02247</a>     <a class="code" href="iox128a1_8h.html#a8e85a36074f0fd7c5318e41e0912cf4faba8c90411585fc2547a2bb00f2551de1">TC_CLKSEL_DIV256_gc</a> = (0x06&lt;&lt;0),  <span class="comment">/* System Clock / 256 */</span>
<a name="l02248"></a><a class="code" href="iox128a1_8h.html#a8e85a36074f0fd7c5318e41e0912cf4fa719a159ab679d33830a44a7a746ffd2b">02248</a>     <a class="code" href="iox128a1_8h.html#a8e85a36074f0fd7c5318e41e0912cf4fa719a159ab679d33830a44a7a746ffd2b">TC_CLKSEL_DIV1024_gc</a> = (0x07&lt;&lt;0),  <span class="comment">/* System Clock / 1024 */</span>
<a name="l02249"></a><a class="code" href="iox128a1_8h.html#a8e85a36074f0fd7c5318e41e0912cf4fafed394c851a72d829a913c05d3d53aa7">02249</a>     <a class="code" href="iox128a1_8h.html#a8e85a36074f0fd7c5318e41e0912cf4fafed394c851a72d829a913c05d3d53aa7">TC_CLKSEL_EVCH0_gc</a> = (0x08&lt;&lt;0),  <span class="comment">/* Event Channel 0 */</span>
<a name="l02250"></a><a class="code" href="iox128a1_8h.html#a8e85a36074f0fd7c5318e41e0912cf4fa10993e8401d12618ae0aec67b8b03be1">02250</a>     <a class="code" href="iox128a1_8h.html#a8e85a36074f0fd7c5318e41e0912cf4fa10993e8401d12618ae0aec67b8b03be1">TC_CLKSEL_EVCH1_gc</a> = (0x09&lt;&lt;0),  <span class="comment">/* Event Channel 1 */</span>
<a name="l02251"></a><a class="code" href="iox128a1_8h.html#a8e85a36074f0fd7c5318e41e0912cf4fa9a1c90766c6c72777921edd06738c0e0">02251</a>     <a class="code" href="iox128a1_8h.html#a8e85a36074f0fd7c5318e41e0912cf4fa9a1c90766c6c72777921edd06738c0e0">TC_CLKSEL_EVCH2_gc</a> = (0x0A&lt;&lt;0),  <span class="comment">/* Event Channel 2 */</span>
<a name="l02252"></a><a class="code" href="iox128a1_8h.html#a8e85a36074f0fd7c5318e41e0912cf4fa7226c38d37fe1a26af7710e2b8bf1d41">02252</a>     <a class="code" href="iox128a1_8h.html#a8e85a36074f0fd7c5318e41e0912cf4fa7226c38d37fe1a26af7710e2b8bf1d41">TC_CLKSEL_EVCH3_gc</a> = (0x0B&lt;&lt;0),  <span class="comment">/* Event Channel 3 */</span>
<a name="l02253"></a><a class="code" href="iox128a1_8h.html#a8e85a36074f0fd7c5318e41e0912cf4faa00d0ded3d0bfb983aedd2a56e5ec5a6">02253</a>     <a class="code" href="iox128a1_8h.html#a8e85a36074f0fd7c5318e41e0912cf4faa00d0ded3d0bfb983aedd2a56e5ec5a6">TC_CLKSEL_EVCH4_gc</a> = (0x0C&lt;&lt;0),  <span class="comment">/* Event Channel 4 */</span>
<a name="l02254"></a><a class="code" href="iox128a1_8h.html#a8e85a36074f0fd7c5318e41e0912cf4fa75b9c991cfe6b1d86ff6c4987e5022f2">02254</a>     <a class="code" href="iox128a1_8h.html#a8e85a36074f0fd7c5318e41e0912cf4fa75b9c991cfe6b1d86ff6c4987e5022f2">TC_CLKSEL_EVCH5_gc</a> = (0x0D&lt;&lt;0),  <span class="comment">/* Event Channel 5 */</span>
<a name="l02255"></a><a class="code" href="iox128a1_8h.html#a8e85a36074f0fd7c5318e41e0912cf4fad1fc37fe32fe66b2a6052c5dbcdf756e">02255</a>     <a class="code" href="iox128a1_8h.html#a8e85a36074f0fd7c5318e41e0912cf4fad1fc37fe32fe66b2a6052c5dbcdf756e">TC_CLKSEL_EVCH6_gc</a> = (0x0E&lt;&lt;0),  <span class="comment">/* Event Channel 6 */</span>
<a name="l02256"></a><a class="code" href="iox128a1_8h.html#a8e85a36074f0fd7c5318e41e0912cf4fab03ea5e8cc8a58cb66cd880a69c5ce11">02256</a>     <a class="code" href="iox128a1_8h.html#a8e85a36074f0fd7c5318e41e0912cf4fab03ea5e8cc8a58cb66cd880a69c5ce11">TC_CLKSEL_EVCH7_gc</a> = (0x0F&lt;&lt;0),  <span class="comment">/* Event Channel 7 */</span>
<a name="l02257"></a>02257 } <a class="code" href="iox128a1_8h.html#af63d86b6fc5a165fdeac43c9f247a04e">TC_CLKSEL_t</a>;
<a name="l02258"></a>02258 
<a name="l02259"></a>02259 <span class="comment">/* Waveform Generation Mode */</span>
<a name="l02260"></a><a class="code" href="iox128a1_8h.html#ad7a2a1c6085a563b1acf9380cb20520d">02260</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#ad7a2a1c6085a563b1acf9380cb20520d">TC_WGMODE_enum</a>
<a name="l02261"></a>02261 {
<a name="l02262"></a><a class="code" href="iox128a1_8h.html#ad7a2a1c6085a563b1acf9380cb20520da2cfc383f65bf11d46843ace1fe6c6aec">02262</a>     <a class="code" href="iox128a1_8h.html#ad7a2a1c6085a563b1acf9380cb20520da2cfc383f65bf11d46843ace1fe6c6aec">TC_WGMODE_NORMAL_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* Normal Mode */</span>
<a name="l02263"></a><a class="code" href="iox128a1_8h.html#ad7a2a1c6085a563b1acf9380cb20520da51dd5b841b9acbe058da039bee6d6de1">02263</a>     <a class="code" href="iox128a1_8h.html#ad7a2a1c6085a563b1acf9380cb20520da51dd5b841b9acbe058da039bee6d6de1">TC_WGMODE_FRQ_gc</a> = (0x01&lt;&lt;0),  <span class="comment">/* Frequency Generation Mode */</span>
<a name="l02264"></a><a class="code" href="iox128a1_8h.html#ad7a2a1c6085a563b1acf9380cb20520dab8a2beaa6051d4f7669d2858f998e622">02264</a>     <a class="code" href="iox128a1_8h.html#ad7a2a1c6085a563b1acf9380cb20520dab8a2beaa6051d4f7669d2858f998e622">TC_WGMODE_SS_gc</a> = (0x03&lt;&lt;0),  <span class="comment">/* Single Slope */</span>
<a name="l02265"></a><a class="code" href="iox128a1_8h.html#ad7a2a1c6085a563b1acf9380cb20520dab44ddedce46a535d0dbaf430e77e6de8">02265</a>     <a class="code" href="iox128a1_8h.html#ad7a2a1c6085a563b1acf9380cb20520dab44ddedce46a535d0dbaf430e77e6de8">TC_WGMODE_DS_T_gc</a> = (0x05&lt;&lt;0),  <span class="comment">/* Dual Slope, Update on TOP */</span>
<a name="l02266"></a><a class="code" href="iox128a1_8h.html#ad7a2a1c6085a563b1acf9380cb20520da0c9f8a705f17673e9842b37ce5c4ffaa">02266</a>     <a class="code" href="iox128a1_8h.html#ad7a2a1c6085a563b1acf9380cb20520da0c9f8a705f17673e9842b37ce5c4ffaa">TC_WGMODE_DS_TB_gc</a> = (0x06&lt;&lt;0),  <span class="comment">/* Dual Slope, Update on TOP and BOTTOM */</span>
<a name="l02267"></a><a class="code" href="iox128a1_8h.html#ad7a2a1c6085a563b1acf9380cb20520da994681060993aeedaf31b988d958ce20">02267</a>     <a class="code" href="iox128a1_8h.html#ad7a2a1c6085a563b1acf9380cb20520da994681060993aeedaf31b988d958ce20">TC_WGMODE_DS_B_gc</a> = (0x07&lt;&lt;0),  <span class="comment">/* Dual Slope, Update on BOTTOM */</span>
<a name="l02268"></a>02268 } <a class="code" href="iox128a1_8h.html#a06aa8705edb267c4081c1b3390072f32">TC_WGMODE_t</a>;
<a name="l02269"></a>02269 
<a name="l02270"></a>02270 <span class="comment">/* Event Action */</span>
<a name="l02271"></a><a class="code" href="iox128a1_8h.html#a27a8839a8fb3ce7227b4975c0c29636a">02271</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a27a8839a8fb3ce7227b4975c0c29636a">TC_EVACT_enum</a>
<a name="l02272"></a>02272 {
<a name="l02273"></a><a class="code" href="iox128a1_8h.html#a27a8839a8fb3ce7227b4975c0c29636aa4c3ebe54af1267435779203250cab9ff">02273</a>     <a class="code" href="iox128a1_8h.html#a27a8839a8fb3ce7227b4975c0c29636aa4c3ebe54af1267435779203250cab9ff">TC_EVACT_OFF_gc</a> = (0x00&lt;&lt;5),  <span class="comment">/* No Event Action */</span>
<a name="l02274"></a><a class="code" href="iox128a1_8h.html#a27a8839a8fb3ce7227b4975c0c29636aa24296c4c70a862c4d5c6f9d2d0776778">02274</a>     <a class="code" href="iox128a1_8h.html#a27a8839a8fb3ce7227b4975c0c29636aa24296c4c70a862c4d5c6f9d2d0776778">TC_EVACT_CAPT_gc</a> = (0x01&lt;&lt;5),  <span class="comment">/* Input Capture */</span>
<a name="l02275"></a><a class="code" href="iox128a1_8h.html#a27a8839a8fb3ce7227b4975c0c29636aabdd3a626ce8dbd020f1d7c63c5d2d064">02275</a>     <a class="code" href="iox128a1_8h.html#a27a8839a8fb3ce7227b4975c0c29636aabdd3a626ce8dbd020f1d7c63c5d2d064">TC_EVACT_UPDOWN_gc</a> = (0x02&lt;&lt;5),  <span class="comment">/* Externally Controlled Up/Down Count */</span>
<a name="l02276"></a><a class="code" href="iox128a1_8h.html#a27a8839a8fb3ce7227b4975c0c29636aaeb01341200c1b6af5e42f1ef76cb342f">02276</a>     <a class="code" href="iox128a1_8h.html#a27a8839a8fb3ce7227b4975c0c29636aaeb01341200c1b6af5e42f1ef76cb342f">TC_EVACT_QDEC_gc</a> = (0x03&lt;&lt;5),  <span class="comment">/* Quadrature Decode */</span>
<a name="l02277"></a><a class="code" href="iox128a1_8h.html#a27a8839a8fb3ce7227b4975c0c29636aa7d502aaf1e9461e6befd721d0b099f1b">02277</a>     <a class="code" href="iox128a1_8h.html#a27a8839a8fb3ce7227b4975c0c29636aa7d502aaf1e9461e6befd721d0b099f1b">TC_EVACT_RESTART_gc</a> = (0x04&lt;&lt;5),  <span class="comment">/* Restart */</span>
<a name="l02278"></a><a class="code" href="iox128a1_8h.html#a27a8839a8fb3ce7227b4975c0c29636aa9f7aa05b307bf165e447bc20b7f416f4">02278</a>     <a class="code" href="iox128a1_8h.html#a27a8839a8fb3ce7227b4975c0c29636aa9f7aa05b307bf165e447bc20b7f416f4">TC_EVACT_FRQ_gc</a> = (0x05&lt;&lt;5),  <span class="comment">/* Frequency Capture */</span>
<a name="l02279"></a><a class="code" href="iox128a1_8h.html#a27a8839a8fb3ce7227b4975c0c29636aaabe5ff4deb3daaf3c51d5ceb1cec9fdf">02279</a>     <a class="code" href="iox128a1_8h.html#a27a8839a8fb3ce7227b4975c0c29636aaabe5ff4deb3daaf3c51d5ceb1cec9fdf">TC_EVACT_PW_gc</a> = (0x06&lt;&lt;5),  <span class="comment">/* Pulse-width Capture */</span>
<a name="l02280"></a>02280 } <a class="code" href="iox128a1_8h.html#aba721622b61e38005510c76edf176eac">TC_EVACT_t</a>;
<a name="l02281"></a>02281 
<a name="l02282"></a>02282 <span class="comment">/* Event Selection */</span>
<a name="l02283"></a><a class="code" href="iox128a1_8h.html#ad14fc8b9c701da2fc63b66137b4e4a36">02283</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#ad14fc8b9c701da2fc63b66137b4e4a36">TC_EVSEL_enum</a>
<a name="l02284"></a>02284 {
<a name="l02285"></a><a class="code" href="iox128a1_8h.html#ad14fc8b9c701da2fc63b66137b4e4a36a294df955188b6c031c36d952c4354496">02285</a>     <a class="code" href="iox128a1_8h.html#ad14fc8b9c701da2fc63b66137b4e4a36a294df955188b6c031c36d952c4354496">TC_EVSEL_OFF_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* No Event Source */</span>
<a name="l02286"></a><a class="code" href="iox128a1_8h.html#ad14fc8b9c701da2fc63b66137b4e4a36a1b0fc6df5aa95129a65aa5005c452706">02286</a>     <a class="code" href="iox128a1_8h.html#ad14fc8b9c701da2fc63b66137b4e4a36a1b0fc6df5aa95129a65aa5005c452706">TC_EVSEL_CH0_gc</a> = (0x08&lt;&lt;0),  <span class="comment">/* Event Channel 0 */</span>
<a name="l02287"></a><a class="code" href="iox128a1_8h.html#ad14fc8b9c701da2fc63b66137b4e4a36a285e2f8b847b54724707bac5a1733a5c">02287</a>     <a class="code" href="iox128a1_8h.html#ad14fc8b9c701da2fc63b66137b4e4a36a285e2f8b847b54724707bac5a1733a5c">TC_EVSEL_CH1_gc</a> = (0x09&lt;&lt;0),  <span class="comment">/* Event Channel 1 */</span>
<a name="l02288"></a><a class="code" href="iox128a1_8h.html#ad14fc8b9c701da2fc63b66137b4e4a36a86eef3338c868f133c59d17138f97631">02288</a>     <a class="code" href="iox128a1_8h.html#ad14fc8b9c701da2fc63b66137b4e4a36a86eef3338c868f133c59d17138f97631">TC_EVSEL_CH2_gc</a> = (0x0A&lt;&lt;0),  <span class="comment">/* Event Channel 2 */</span>
<a name="l02289"></a><a class="code" href="iox128a1_8h.html#ad14fc8b9c701da2fc63b66137b4e4a36a81c7de3f5b8e4372ef54f54fcf41ee0a">02289</a>     <a class="code" href="iox128a1_8h.html#ad14fc8b9c701da2fc63b66137b4e4a36a81c7de3f5b8e4372ef54f54fcf41ee0a">TC_EVSEL_CH3_gc</a> = (0x0B&lt;&lt;0),  <span class="comment">/* Event Channel 3 */</span>
<a name="l02290"></a><a class="code" href="iox128a1_8h.html#ad14fc8b9c701da2fc63b66137b4e4a36a492d6d9b0e684bd87d3ae73c3d34fb47">02290</a>     <a class="code" href="iox128a1_8h.html#ad14fc8b9c701da2fc63b66137b4e4a36a492d6d9b0e684bd87d3ae73c3d34fb47">TC_EVSEL_CH4_gc</a> = (0x0C&lt;&lt;0),  <span class="comment">/* Event Channel 4 */</span>
<a name="l02291"></a><a class="code" href="iox128a1_8h.html#ad14fc8b9c701da2fc63b66137b4e4a36a4b13e3f38ada34020eef6cc5d35ef424">02291</a>     <a class="code" href="iox128a1_8h.html#ad14fc8b9c701da2fc63b66137b4e4a36a4b13e3f38ada34020eef6cc5d35ef424">TC_EVSEL_CH5_gc</a> = (0x0D&lt;&lt;0),  <span class="comment">/* Event Channel 5 */</span>
<a name="l02292"></a><a class="code" href="iox128a1_8h.html#ad14fc8b9c701da2fc63b66137b4e4a36ab1fd2f2a4e0f74c57710faaa847d1a95">02292</a>     <a class="code" href="iox128a1_8h.html#ad14fc8b9c701da2fc63b66137b4e4a36ab1fd2f2a4e0f74c57710faaa847d1a95">TC_EVSEL_CH6_gc</a> = (0x0E&lt;&lt;0),  <span class="comment">/* Event Channel 6 */</span>
<a name="l02293"></a><a class="code" href="iox128a1_8h.html#ad14fc8b9c701da2fc63b66137b4e4a36ae4ed84a04f558a6dc6d46847032f0eeb">02293</a>     <a class="code" href="iox128a1_8h.html#ad14fc8b9c701da2fc63b66137b4e4a36ae4ed84a04f558a6dc6d46847032f0eeb">TC_EVSEL_CH7_gc</a> = (0x0F&lt;&lt;0),  <span class="comment">/* Event Channel 7 */</span>
<a name="l02294"></a>02294 } <a class="code" href="iox128a1_8h.html#a5bc8c280528ada623244a4d6bdb631f0">TC_EVSEL_t</a>;
<a name="l02295"></a>02295 
<a name="l02296"></a>02296 <span class="comment">/* Error Interrupt Level */</span>
<a name="l02297"></a><a class="code" href="iox128a1_8h.html#adfd5c2bf22a0898b09f804d61af0beeb">02297</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#adfd5c2bf22a0898b09f804d61af0beeb">TC_ERRINTLVL_enum</a>
<a name="l02298"></a>02298 {
<a name="l02299"></a><a class="code" href="iox128a1_8h.html#adfd5c2bf22a0898b09f804d61af0beeba466398f39a5128e6adf703474192afd3">02299</a>     <a class="code" href="iox128a1_8h.html#adfd5c2bf22a0898b09f804d61af0beeba466398f39a5128e6adf703474192afd3">TC_ERRINTLVL_OFF_gc</a> = (0x00&lt;&lt;2),  <span class="comment">/* Interrupt Disabled */</span>
<a name="l02300"></a><a class="code" href="iox128a1_8h.html#adfd5c2bf22a0898b09f804d61af0beebae8bc914ed598136cc2c2dbb9e162cd3f">02300</a>     <a class="code" href="iox128a1_8h.html#adfd5c2bf22a0898b09f804d61af0beebae8bc914ed598136cc2c2dbb9e162cd3f">TC_ERRINTLVL_LO_gc</a> = (0x01&lt;&lt;2),  <span class="comment">/* Low Level */</span>
<a name="l02301"></a><a class="code" href="iox128a1_8h.html#adfd5c2bf22a0898b09f804d61af0beeba5ab4072b71739ec41de84ceb7d51bfcc">02301</a>     <a class="code" href="iox128a1_8h.html#adfd5c2bf22a0898b09f804d61af0beeba5ab4072b71739ec41de84ceb7d51bfcc">TC_ERRINTLVL_MED_gc</a> = (0x02&lt;&lt;2),  <span class="comment">/* Medium Level */</span>
<a name="l02302"></a><a class="code" href="iox128a1_8h.html#adfd5c2bf22a0898b09f804d61af0beebaddbba4022d354da82959caadab417599">02302</a>     <a class="code" href="iox128a1_8h.html#adfd5c2bf22a0898b09f804d61af0beebaddbba4022d354da82959caadab417599">TC_ERRINTLVL_HI_gc</a> = (0x03&lt;&lt;2),  <span class="comment">/* High Level */</span>
<a name="l02303"></a>02303 } <a class="code" href="iox128a1_8h.html#addc23a895a5416b7bd20db7b33d3d06d">TC_ERRINTLVL_t</a>;
<a name="l02304"></a>02304 
<a name="l02305"></a>02305 <span class="comment">/* Overflow Interrupt Level */</span>
<a name="l02306"></a><a class="code" href="iox128a1_8h.html#a8d48d0c70dcc4e51a6aeabd45d512772">02306</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a8d48d0c70dcc4e51a6aeabd45d512772">TC_OVFINTLVL_enum</a>
<a name="l02307"></a>02307 {
<a name="l02308"></a><a class="code" href="iox128a1_8h.html#a8d48d0c70dcc4e51a6aeabd45d512772a39b17c8ec8121699ba2f68f44a26a1b1">02308</a>     <a class="code" href="iox128a1_8h.html#a8d48d0c70dcc4e51a6aeabd45d512772a39b17c8ec8121699ba2f68f44a26a1b1">TC_OVFINTLVL_OFF_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* Interrupt Disabled */</span>
<a name="l02309"></a><a class="code" href="iox128a1_8h.html#a8d48d0c70dcc4e51a6aeabd45d512772abd04d73c16ac92d871986ffee80a3c0d">02309</a>     <a class="code" href="iox128a1_8h.html#a8d48d0c70dcc4e51a6aeabd45d512772abd04d73c16ac92d871986ffee80a3c0d">TC_OVFINTLVL_LO_gc</a> = (0x01&lt;&lt;0),  <span class="comment">/* Low Level */</span>
<a name="l02310"></a><a class="code" href="iox128a1_8h.html#a8d48d0c70dcc4e51a6aeabd45d512772ad44fe66b9fee6fc2295f97974ec57221">02310</a>     <a class="code" href="iox128a1_8h.html#a8d48d0c70dcc4e51a6aeabd45d512772ad44fe66b9fee6fc2295f97974ec57221">TC_OVFINTLVL_MED_gc</a> = (0x02&lt;&lt;0),  <span class="comment">/* Medium Level */</span>
<a name="l02311"></a><a class="code" href="iox128a1_8h.html#a8d48d0c70dcc4e51a6aeabd45d512772ad46aba6e7a8baa01c818ad2743465744">02311</a>     <a class="code" href="iox128a1_8h.html#a8d48d0c70dcc4e51a6aeabd45d512772ad46aba6e7a8baa01c818ad2743465744">TC_OVFINTLVL_HI_gc</a> = (0x03&lt;&lt;0),  <span class="comment">/* High Level */</span>
<a name="l02312"></a>02312 } <a class="code" href="iox128a1_8h.html#aa0eaae37202f8c74ca2fe4e7e7306677">TC_OVFINTLVL_t</a>;
<a name="l02313"></a>02313 
<a name="l02314"></a>02314 <span class="comment">/* Compare or Capture D Interrupt Level */</span>
<a name="l02315"></a><a class="code" href="iox128a1_8h.html#a3f7c3dcd7de090aff3c4d02324830040">02315</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a3f7c3dcd7de090aff3c4d02324830040">TC_CCDINTLVL_enum</a>
<a name="l02316"></a>02316 {
<a name="l02317"></a><a class="code" href="iox128a1_8h.html#a3f7c3dcd7de090aff3c4d02324830040a395781129a64e536b81a38b1d9c8ecb3">02317</a>     <a class="code" href="iox128a1_8h.html#a3f7c3dcd7de090aff3c4d02324830040a395781129a64e536b81a38b1d9c8ecb3">TC_CCDINTLVL_OFF_gc</a> = (0x00&lt;&lt;6),  <span class="comment">/* Interrupt Disabled */</span>
<a name="l02318"></a><a class="code" href="iox128a1_8h.html#a3f7c3dcd7de090aff3c4d02324830040a82a40fa41fa86386eb96369e1d9786e8">02318</a>     <a class="code" href="iox128a1_8h.html#a3f7c3dcd7de090aff3c4d02324830040a82a40fa41fa86386eb96369e1d9786e8">TC_CCDINTLVL_LO_gc</a> = (0x01&lt;&lt;6),  <span class="comment">/* Low Level */</span>
<a name="l02319"></a><a class="code" href="iox128a1_8h.html#a3f7c3dcd7de090aff3c4d02324830040ab17246229d6df6e2ec3bb6f6c5b61e7f">02319</a>     <a class="code" href="iox128a1_8h.html#a3f7c3dcd7de090aff3c4d02324830040ab17246229d6df6e2ec3bb6f6c5b61e7f">TC_CCDINTLVL_MED_gc</a> = (0x02&lt;&lt;6),  <span class="comment">/* Medium Level */</span>
<a name="l02320"></a><a class="code" href="iox128a1_8h.html#a3f7c3dcd7de090aff3c4d02324830040ac5ec8fa8ef66f16ab328c30a4e48cea6">02320</a>     <a class="code" href="iox128a1_8h.html#a3f7c3dcd7de090aff3c4d02324830040ac5ec8fa8ef66f16ab328c30a4e48cea6">TC_CCDINTLVL_HI_gc</a> = (0x03&lt;&lt;6),  <span class="comment">/* High Level */</span>
<a name="l02321"></a>02321 } <a class="code" href="iox128a1_8h.html#a730f91f1e02be5091531ea37763cb336">TC_CCDINTLVL_t</a>;
<a name="l02322"></a>02322 
<a name="l02323"></a>02323 <span class="comment">/* Compare or Capture C Interrupt Level */</span>
<a name="l02324"></a><a class="code" href="iox128a1_8h.html#a9ede06ebb0ff97b1d1fe071a918c53b6">02324</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a9ede06ebb0ff97b1d1fe071a918c53b6">TC_CCCINTLVL_enum</a>
<a name="l02325"></a>02325 {
<a name="l02326"></a><a class="code" href="iox128a1_8h.html#a9ede06ebb0ff97b1d1fe071a918c53b6a59ab8aa32ced24d0dae6df6c4b922be3">02326</a>     <a class="code" href="iox128a1_8h.html#a9ede06ebb0ff97b1d1fe071a918c53b6a59ab8aa32ced24d0dae6df6c4b922be3">TC_CCCINTLVL_OFF_gc</a> = (0x00&lt;&lt;4),  <span class="comment">/* Interrupt Disabled */</span>
<a name="l02327"></a><a class="code" href="iox128a1_8h.html#a9ede06ebb0ff97b1d1fe071a918c53b6ad0387ca8183bcfb2b925aa4def1dc885">02327</a>     <a class="code" href="iox128a1_8h.html#a9ede06ebb0ff97b1d1fe071a918c53b6ad0387ca8183bcfb2b925aa4def1dc885">TC_CCCINTLVL_LO_gc</a> = (0x01&lt;&lt;4),  <span class="comment">/* Low Level */</span>
<a name="l02328"></a><a class="code" href="iox128a1_8h.html#a9ede06ebb0ff97b1d1fe071a918c53b6a892474f92ff05e8df8bd9016a0f0c605">02328</a>     <a class="code" href="iox128a1_8h.html#a9ede06ebb0ff97b1d1fe071a918c53b6a892474f92ff05e8df8bd9016a0f0c605">TC_CCCINTLVL_MED_gc</a> = (0x02&lt;&lt;4),  <span class="comment">/* Medium Level */</span>
<a name="l02329"></a><a class="code" href="iox128a1_8h.html#a9ede06ebb0ff97b1d1fe071a918c53b6a14af2f902c9e0f1b1444a9da7a20cce2">02329</a>     <a class="code" href="iox128a1_8h.html#a9ede06ebb0ff97b1d1fe071a918c53b6a14af2f902c9e0f1b1444a9da7a20cce2">TC_CCCINTLVL_HI_gc</a> = (0x03&lt;&lt;4),  <span class="comment">/* High Level */</span>
<a name="l02330"></a>02330 } <a class="code" href="iox128a1_8h.html#acac71bf2957789e9ef0d46195fd2aea7">TC_CCCINTLVL_t</a>;
<a name="l02331"></a>02331 
<a name="l02332"></a>02332 <span class="comment">/* Compare or Capture B Interrupt Level */</span>
<a name="l02333"></a><a class="code" href="iox128a1_8h.html#a558ef9cc3cac6c1a3b861ec9150e6e0e">02333</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a558ef9cc3cac6c1a3b861ec9150e6e0e">TC_CCBINTLVL_enum</a>
<a name="l02334"></a>02334 {
<a name="l02335"></a><a class="code" href="iox128a1_8h.html#a558ef9cc3cac6c1a3b861ec9150e6e0eac88d5d70b6ab264368e3f29df438dd03">02335</a>     <a class="code" href="iox128a1_8h.html#a558ef9cc3cac6c1a3b861ec9150e6e0eac88d5d70b6ab264368e3f29df438dd03">TC_CCBINTLVL_OFF_gc</a> = (0x00&lt;&lt;2),  <span class="comment">/* Interrupt Disabled */</span>
<a name="l02336"></a><a class="code" href="iox128a1_8h.html#a558ef9cc3cac6c1a3b861ec9150e6e0eabe13e7f95cf9c6a5da20c64928e6b296">02336</a>     <a class="code" href="iox128a1_8h.html#a558ef9cc3cac6c1a3b861ec9150e6e0eabe13e7f95cf9c6a5da20c64928e6b296">TC_CCBINTLVL_LO_gc</a> = (0x01&lt;&lt;2),  <span class="comment">/* Low Level */</span>
<a name="l02337"></a><a class="code" href="iox128a1_8h.html#a558ef9cc3cac6c1a3b861ec9150e6e0ea4d70d2e0279ebaa6db96397f0b7b8341">02337</a>     <a class="code" href="iox128a1_8h.html#a558ef9cc3cac6c1a3b861ec9150e6e0ea4d70d2e0279ebaa6db96397f0b7b8341">TC_CCBINTLVL_MED_gc</a> = (0x02&lt;&lt;2),  <span class="comment">/* Medium Level */</span>
<a name="l02338"></a><a class="code" href="iox128a1_8h.html#a558ef9cc3cac6c1a3b861ec9150e6e0ea75a80db143c611e797cfa05eb6343855">02338</a>     <a class="code" href="iox128a1_8h.html#a558ef9cc3cac6c1a3b861ec9150e6e0ea75a80db143c611e797cfa05eb6343855">TC_CCBINTLVL_HI_gc</a> = (0x03&lt;&lt;2),  <span class="comment">/* High Level */</span>
<a name="l02339"></a>02339 } <a class="code" href="iox128a1_8h.html#ad430647dbe449c2a5e78c190cd9c85af">TC_CCBINTLVL_t</a>;
<a name="l02340"></a>02340 
<a name="l02341"></a>02341 <span class="comment">/* Compare or Capture A Interrupt Level */</span>
<a name="l02342"></a><a class="code" href="iox128a1_8h.html#ac6ddc76fa62ed3a4bda16ac652235034">02342</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#ac6ddc76fa62ed3a4bda16ac652235034">TC_CCAINTLVL_enum</a>
<a name="l02343"></a>02343 {
<a name="l02344"></a><a class="code" href="iox128a1_8h.html#ac6ddc76fa62ed3a4bda16ac652235034a30ae60a2bc8d3336aa892cd8ff93bd92">02344</a>     <a class="code" href="iox128a1_8h.html#ac6ddc76fa62ed3a4bda16ac652235034a30ae60a2bc8d3336aa892cd8ff93bd92">TC_CCAINTLVL_OFF_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* Interrupt Disabled */</span>
<a name="l02345"></a><a class="code" href="iox128a1_8h.html#ac6ddc76fa62ed3a4bda16ac652235034abe2c47efe60f630fbcff5d8dc6033c4c">02345</a>     <a class="code" href="iox128a1_8h.html#ac6ddc76fa62ed3a4bda16ac652235034abe2c47efe60f630fbcff5d8dc6033c4c">TC_CCAINTLVL_LO_gc</a> = (0x01&lt;&lt;0),  <span class="comment">/* Low Level */</span>
<a name="l02346"></a><a class="code" href="iox128a1_8h.html#ac6ddc76fa62ed3a4bda16ac652235034a4e6ea7d89810fcdc165dc3c19a95daf2">02346</a>     <a class="code" href="iox128a1_8h.html#ac6ddc76fa62ed3a4bda16ac652235034a4e6ea7d89810fcdc165dc3c19a95daf2">TC_CCAINTLVL_MED_gc</a> = (0x02&lt;&lt;0),  <span class="comment">/* Medium Level */</span>
<a name="l02347"></a><a class="code" href="iox128a1_8h.html#ac6ddc76fa62ed3a4bda16ac652235034a70d1658d6c755e5e063bd2278d2bb293">02347</a>     <a class="code" href="iox128a1_8h.html#ac6ddc76fa62ed3a4bda16ac652235034a70d1658d6c755e5e063bd2278d2bb293">TC_CCAINTLVL_HI_gc</a> = (0x03&lt;&lt;0),  <span class="comment">/* High Level */</span>
<a name="l02348"></a>02348 } <a class="code" href="iox128a1_8h.html#ad1a37e0ae7638551016d1a32ca6402a0">TC_CCAINTLVL_t</a>;
<a name="l02349"></a>02349 
<a name="l02350"></a>02350 <span class="comment">/* Timer/Counter Command */</span>
<a name="l02351"></a><a class="code" href="iox128a1_8h.html#a14dee933aee2e0ccf38ade8e379090c6">02351</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a14dee933aee2e0ccf38ade8e379090c6">TC_CMD_enum</a>
<a name="l02352"></a>02352 {
<a name="l02353"></a><a class="code" href="iox128a1_8h.html#a14dee933aee2e0ccf38ade8e379090c6a2362efeb51978bd5ce070fd7ee7dadab">02353</a>     <a class="code" href="iox128a1_8h.html#a14dee933aee2e0ccf38ade8e379090c6a2362efeb51978bd5ce070fd7ee7dadab">TC_CMD_NONE_gc</a> = (0x00&lt;&lt;2),  <span class="comment">/* No Command */</span>
<a name="l02354"></a><a class="code" href="iox128a1_8h.html#a14dee933aee2e0ccf38ade8e379090c6ac76d71c578d888f1fe16172088d98ee4">02354</a>     <a class="code" href="iox128a1_8h.html#a14dee933aee2e0ccf38ade8e379090c6ac76d71c578d888f1fe16172088d98ee4">TC_CMD_UPDATE_gc</a> = (0x01&lt;&lt;2),  <span class="comment">/* Force Update */</span>
<a name="l02355"></a><a class="code" href="iox128a1_8h.html#a14dee933aee2e0ccf38ade8e379090c6a934a86c99c8eab48996c0922d38f9f11">02355</a>     <a class="code" href="iox128a1_8h.html#a14dee933aee2e0ccf38ade8e379090c6a934a86c99c8eab48996c0922d38f9f11">TC_CMD_RESTART_gc</a> = (0x02&lt;&lt;2),  <span class="comment">/* Force Restart */</span>
<a name="l02356"></a><a class="code" href="iox128a1_8h.html#a14dee933aee2e0ccf38ade8e379090c6a34c98212beaaad955951b3b43474c4fb">02356</a>     <a class="code" href="iox128a1_8h.html#a14dee933aee2e0ccf38ade8e379090c6a34c98212beaaad955951b3b43474c4fb">TC_CMD_RESET_gc</a> = (0x03&lt;&lt;2),  <span class="comment">/* Force Hard Reset */</span>
<a name="l02357"></a>02357 } <a class="code" href="iox128a1_8h.html#a04a781816fc2fd06de7ae14a463363e3">TC_CMD_t</a>;
<a name="l02358"></a>02358 
<a name="l02359"></a>02359 <span class="comment">/* Fault Detect Action */</span>
<a name="l02360"></a><a class="code" href="iox128a1_8h.html#a3b003ff3ab6897c0aea85c41cae4f58a">02360</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a3b003ff3ab6897c0aea85c41cae4f58a">AWEX_FDACT_enum</a>
<a name="l02361"></a>02361 {
<a name="l02362"></a><a class="code" href="iox128a1_8h.html#a3b003ff3ab6897c0aea85c41cae4f58aa1433b67c320f83a779c6830d1650be86">02362</a>     <a class="code" href="iox128a1_8h.html#a3b003ff3ab6897c0aea85c41cae4f58aa1433b67c320f83a779c6830d1650be86">AWEX_FDACT_NONE_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* No Fault Protection */</span>
<a name="l02363"></a><a class="code" href="iox128a1_8h.html#a3b003ff3ab6897c0aea85c41cae4f58aa5b1049283c65cd286fa4f614b6039466">02363</a>     <a class="code" href="iox128a1_8h.html#a3b003ff3ab6897c0aea85c41cae4f58aa5b1049283c65cd286fa4f614b6039466">AWEX_FDACT_CLEAROE_gc</a> = (0x01&lt;&lt;0),  <span class="comment">/* Clear Output Enable Bits */</span>
<a name="l02364"></a><a class="code" href="iox128a1_8h.html#a3b003ff3ab6897c0aea85c41cae4f58aa1053145e7471723f11c7b299e9a184c4">02364</a>     <a class="code" href="iox128a1_8h.html#a3b003ff3ab6897c0aea85c41cae4f58aa1053145e7471723f11c7b299e9a184c4">AWEX_FDACT_CLEARDIR_gc</a> = (0x03&lt;&lt;0),  <span class="comment">/* Clear I/O Port Direction Bits */</span>
<a name="l02365"></a>02365 } <a class="code" href="iox128a1_8h.html#a537d4aba79e0916b1c793fc9eb4ebb66">AWEX_FDACT_t</a>;
<a name="l02366"></a>02366 
<a name="l02367"></a>02367 <span class="comment">/* High Resolution Enable */</span>
<a name="l02368"></a><a class="code" href="iox128a1_8h.html#af560d403d9f8805b24d4aa8151111029">02368</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#af560d403d9f8805b24d4aa8151111029">HIRES_HREN_enum</a>
<a name="l02369"></a>02369 {
<a name="l02370"></a><a class="code" href="iox128a1_8h.html#af560d403d9f8805b24d4aa8151111029a18cffed47dc37be08ce192f2c1a740f4">02370</a>     <a class="code" href="iox128a1_8h.html#af560d403d9f8805b24d4aa8151111029a18cffed47dc37be08ce192f2c1a740f4">HIRES_HREN_NONE_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* No Fault Protection */</span>
<a name="l02371"></a><a class="code" href="iox128a1_8h.html#af560d403d9f8805b24d4aa8151111029a0d097fc3f85d5a216f94db86ffa4ba5c">02371</a>     <a class="code" href="iox128a1_8h.html#af560d403d9f8805b24d4aa8151111029a0d097fc3f85d5a216f94db86ffa4ba5c">HIRES_HREN_TC0_gc</a> = (0x01&lt;&lt;0),  <span class="comment">/* Enable High Resolution on Timer/Counter 0 */</span>
<a name="l02372"></a><a class="code" href="iox128a1_8h.html#af560d403d9f8805b24d4aa8151111029a7e3a1a7ac917ac7874a412b08152db31">02372</a>     <a class="code" href="iox128a1_8h.html#af560d403d9f8805b24d4aa8151111029a7e3a1a7ac917ac7874a412b08152db31">HIRES_HREN_TC1_gc</a> = (0x02&lt;&lt;0),  <span class="comment">/* Enable High Resolution on Timer/Counter 1 */</span>
<a name="l02373"></a><a class="code" href="iox128a1_8h.html#af560d403d9f8805b24d4aa8151111029acc5648edd71e07958732195c1c680f7f">02373</a>     <a class="code" href="iox128a1_8h.html#af560d403d9f8805b24d4aa8151111029acc5648edd71e07958732195c1c680f7f">HIRES_HREN_BOTH_gc</a> = (0x03&lt;&lt;0),  <span class="comment">/* Enable High Resolution both Timer/Counters */</span>
<a name="l02374"></a>02374 } <a class="code" href="iox128a1_8h.html#a185a0ceeed5be901f04332f40ce69050">HIRES_HREN_t</a>;
<a name="l02375"></a>02375 
<a name="l02376"></a>02376 
<a name="l02377"></a>02377 <span class="comment">/*</span>
<a name="l02378"></a>02378 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l02379"></a>02379 <span class="comment">USART - Universal Asynchronous Receiver-Transmitter</span>
<a name="l02380"></a>02380 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l02381"></a>02381 <span class="comment">*/</span>
<a name="l02382"></a>02382 
<a name="l02383"></a>02383 <span class="comment">/* Universal Synchronous/Asynchronous Receiver/Transmitter */</span>
<a name="l02384"></a><a class="code" href="struct_u_s_a_r_t__struct.html">02384</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_u_s_a_r_t__struct.html">USART_struct</a>
<a name="l02385"></a>02385 {
<a name="l02386"></a><a class="code" href="struct_u_s_a_r_t__struct.html#ab03b25929825b988cf5bc0287ee3ce74">02386</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_u_s_a_r_t__struct.html#ab03b25929825b988cf5bc0287ee3ce74">DATA</a>;  <span class="comment">/* Data Register */</span>
<a name="l02387"></a><a class="code" href="struct_u_s_a_r_t__struct.html#a4f322c93a676dd8b8cec47b8439c0391">02387</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_u_s_a_r_t__struct.html#a4f322c93a676dd8b8cec47b8439c0391">STATUS</a>;  <span class="comment">/* Status Register */</span>
<a name="l02388"></a><a class="code" href="struct_u_s_a_r_t__struct.html#ac808256f59ffae1393d381b975d5ed62">02388</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_u_s_a_r_t__struct.html#ac808256f59ffae1393d381b975d5ed62">reserved_0x02</a>;
<a name="l02389"></a><a class="code" href="struct_u_s_a_r_t__struct.html#ad84de636c48d65671de507feb013e6d9">02389</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_u_s_a_r_t__struct.html#ad84de636c48d65671de507feb013e6d9">CTRLA</a>;  <span class="comment">/* Control Register A */</span>
<a name="l02390"></a><a class="code" href="struct_u_s_a_r_t__struct.html#aa3385a22a6299a55d51155f94943e2d0">02390</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_u_s_a_r_t__struct.html#aa3385a22a6299a55d51155f94943e2d0">CTRLB</a>;  <span class="comment">/* Control Register B */</span>
<a name="l02391"></a><a class="code" href="struct_u_s_a_r_t__struct.html#aee1ddff9650e8f97f0c76c525a7ed20b">02391</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_u_s_a_r_t__struct.html#aee1ddff9650e8f97f0c76c525a7ed20b">CTRLC</a>;  <span class="comment">/* Control Register C */</span>
<a name="l02392"></a><a class="code" href="struct_u_s_a_r_t__struct.html#a156478eba14caaede2f2af05df07c220">02392</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_u_s_a_r_t__struct.html#a156478eba14caaede2f2af05df07c220">BAUDCTRLA</a>;  <span class="comment">/* Baud Rate Control Register A */</span>
<a name="l02393"></a><a class="code" href="struct_u_s_a_r_t__struct.html#abed00969aec542e5baf590eb9afbd6fa">02393</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_u_s_a_r_t__struct.html#abed00969aec542e5baf590eb9afbd6fa">BAUDCTRLB</a>;  <span class="comment">/* Baud Rate Control Register B */</span>
<a name="l02394"></a>02394 } <a class="code" href="iox128a1_8h.html#a02a9d73a64c25a9d3329e8afec4e44d9">USART_t</a>;
<a name="l02395"></a>02395 
<a name="l02396"></a>02396 <span class="comment">/* Receive Complete Interrupt level */</span>
<a name="l02397"></a><a class="code" href="iox128a1_8h.html#a755c05560698c4c7f882a8557036276d">02397</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a755c05560698c4c7f882a8557036276d">USART_RXCINTLVL_enum</a>
<a name="l02398"></a>02398 {
<a name="l02399"></a><a class="code" href="iox128a1_8h.html#a755c05560698c4c7f882a8557036276dacbe6c9d7f77b2142e5d44251362992ae">02399</a>     <a class="code" href="iox128a1_8h.html#a755c05560698c4c7f882a8557036276dacbe6c9d7f77b2142e5d44251362992ae">USART_RXCINTLVL_OFF_gc</a> = (0x00&lt;&lt;4),  <span class="comment">/* Interrupt Disabled */</span>
<a name="l02400"></a><a class="code" href="iox128a1_8h.html#a755c05560698c4c7f882a8557036276da0124530af964d73120507351e228ef05">02400</a>     <a class="code" href="iox128a1_8h.html#a755c05560698c4c7f882a8557036276da0124530af964d73120507351e228ef05">USART_RXCINTLVL_LO_gc</a> = (0x01&lt;&lt;4),  <span class="comment">/* Low Level */</span>
<a name="l02401"></a><a class="code" href="iox128a1_8h.html#a755c05560698c4c7f882a8557036276da8e5ed4c4bb4e0804f144fa8ebf6b9da4">02401</a>     <a class="code" href="iox128a1_8h.html#a755c05560698c4c7f882a8557036276da8e5ed4c4bb4e0804f144fa8ebf6b9da4">USART_RXCINTLVL_MED_gc</a> = (0x02&lt;&lt;4),  <span class="comment">/* Medium Level */</span>
<a name="l02402"></a><a class="code" href="iox128a1_8h.html#a755c05560698c4c7f882a8557036276da84872a714f86f9b6dc1e5810a1796f5c">02402</a>     <a class="code" href="iox128a1_8h.html#a755c05560698c4c7f882a8557036276da84872a714f86f9b6dc1e5810a1796f5c">USART_RXCINTLVL_HI_gc</a> = (0x03&lt;&lt;4),  <span class="comment">/* High Level */</span>
<a name="l02403"></a>02403 } <a class="code" href="iox128a1_8h.html#ad15bc8aa588952cc315ace02aa76882d">USART_RXCINTLVL_t</a>;
<a name="l02404"></a>02404 
<a name="l02405"></a>02405 <span class="comment">/* Transmit Complete Interrupt level */</span>
<a name="l02406"></a><a class="code" href="iox128a1_8h.html#ae03bf153e21bc88636c4bf3c4f53e7e6">02406</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#ae03bf153e21bc88636c4bf3c4f53e7e6">USART_TXCINTLVL_enum</a>
<a name="l02407"></a>02407 {
<a name="l02408"></a><a class="code" href="iox128a1_8h.html#ae03bf153e21bc88636c4bf3c4f53e7e6ab8e3e06628ae25fa17b7bdc8aa35be88">02408</a>     <a class="code" href="iox128a1_8h.html#ae03bf153e21bc88636c4bf3c4f53e7e6ab8e3e06628ae25fa17b7bdc8aa35be88">USART_TXCINTLVL_OFF_gc</a> = (0x00&lt;&lt;2),  <span class="comment">/* Interrupt Disabled */</span>
<a name="l02409"></a><a class="code" href="iox128a1_8h.html#ae03bf153e21bc88636c4bf3c4f53e7e6ad1193a157a90d42c2fa9c358d92fbf4d">02409</a>     <a class="code" href="iox128a1_8h.html#ae03bf153e21bc88636c4bf3c4f53e7e6ad1193a157a90d42c2fa9c358d92fbf4d">USART_TXCINTLVL_LO_gc</a> = (0x01&lt;&lt;2),  <span class="comment">/* Low Level */</span>
<a name="l02410"></a><a class="code" href="iox128a1_8h.html#ae03bf153e21bc88636c4bf3c4f53e7e6ad720f20600654c1cabfa0bb21c9de1b6">02410</a>     <a class="code" href="iox128a1_8h.html#ae03bf153e21bc88636c4bf3c4f53e7e6ad720f20600654c1cabfa0bb21c9de1b6">USART_TXCINTLVL_MED_gc</a> = (0x02&lt;&lt;2),  <span class="comment">/* Medium Level */</span>
<a name="l02411"></a><a class="code" href="iox128a1_8h.html#ae03bf153e21bc88636c4bf3c4f53e7e6a3e3dd7cafb7aada41b73a3724189dfeb">02411</a>     <a class="code" href="iox128a1_8h.html#ae03bf153e21bc88636c4bf3c4f53e7e6a3e3dd7cafb7aada41b73a3724189dfeb">USART_TXCINTLVL_HI_gc</a> = (0x03&lt;&lt;2),  <span class="comment">/* High Level */</span>
<a name="l02412"></a>02412 } <a class="code" href="iox128a1_8h.html#abff041039b56340d9ece5be29b001006">USART_TXCINTLVL_t</a>;
<a name="l02413"></a>02413 
<a name="l02414"></a>02414 <span class="comment">/* Data Register Empty Interrupt level */</span>
<a name="l02415"></a><a class="code" href="iox128a1_8h.html#a8bef0a75e551b4501fcf7b88d0cf9586">02415</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a8bef0a75e551b4501fcf7b88d0cf9586">USART_DREINTLVL_enum</a>
<a name="l02416"></a>02416 {
<a name="l02417"></a><a class="code" href="iox128a1_8h.html#a8bef0a75e551b4501fcf7b88d0cf9586a52e6c92718b163fc859baf1af4e70beb">02417</a>     <a class="code" href="iox128a1_8h.html#a8bef0a75e551b4501fcf7b88d0cf9586a52e6c92718b163fc859baf1af4e70beb">USART_DREINTLVL_OFF_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* Interrupt Disabled */</span>
<a name="l02418"></a><a class="code" href="iox128a1_8h.html#a8bef0a75e551b4501fcf7b88d0cf9586a75e05f4a349e92ece1bbf977ddf5f3da">02418</a>     <a class="code" href="iox128a1_8h.html#a8bef0a75e551b4501fcf7b88d0cf9586a75e05f4a349e92ece1bbf977ddf5f3da">USART_DREINTLVL_LO_gc</a> = (0x01&lt;&lt;0),  <span class="comment">/* Low Level */</span>
<a name="l02419"></a><a class="code" href="iox128a1_8h.html#a8bef0a75e551b4501fcf7b88d0cf9586a3aa2578f7ef2625fe5b9f2362ff9a869">02419</a>     <a class="code" href="iox128a1_8h.html#a8bef0a75e551b4501fcf7b88d0cf9586a3aa2578f7ef2625fe5b9f2362ff9a869">USART_DREINTLVL_MED_gc</a> = (0x02&lt;&lt;0),  <span class="comment">/* Medium Level */</span>
<a name="l02420"></a><a class="code" href="iox128a1_8h.html#a8bef0a75e551b4501fcf7b88d0cf9586adbfdf5ba3bf6bfbf7b18e0bd8a2760af">02420</a>     <a class="code" href="iox128a1_8h.html#a8bef0a75e551b4501fcf7b88d0cf9586adbfdf5ba3bf6bfbf7b18e0bd8a2760af">USART_DREINTLVL_HI_gc</a> = (0x03&lt;&lt;0),  <span class="comment">/* High Level */</span>
<a name="l02421"></a>02421 } <a class="code" href="iox128a1_8h.html#a93bac867cd6fb98075dda5a615e9912c">USART_DREINTLVL_t</a>;
<a name="l02422"></a>02422 
<a name="l02423"></a>02423 <span class="comment">/* Character Size */</span>
<a name="l02424"></a><a class="code" href="iox128a1_8h.html#ac222da61e59c441bdd0c52e5589138d8">02424</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#ac222da61e59c441bdd0c52e5589138d8">USART_CHSIZE_enum</a>
<a name="l02425"></a>02425 {
<a name="l02426"></a><a class="code" href="iox128a1_8h.html#ac222da61e59c441bdd0c52e5589138d8a87fe7c116fbc6b96790a338414a9e604">02426</a>     <a class="code" href="iox128a1_8h.html#ac222da61e59c441bdd0c52e5589138d8a87fe7c116fbc6b96790a338414a9e604">USART_CHSIZE_5BIT_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* Character size: 5 bit */</span>
<a name="l02427"></a><a class="code" href="iox128a1_8h.html#ac222da61e59c441bdd0c52e5589138d8a17d98adc91c3e60e20db9faaddb68518">02427</a>     <a class="code" href="iox128a1_8h.html#ac222da61e59c441bdd0c52e5589138d8a17d98adc91c3e60e20db9faaddb68518">USART_CHSIZE_6BIT_gc</a> = (0x01&lt;&lt;0),  <span class="comment">/* Character size: 6 bit */</span>
<a name="l02428"></a><a class="code" href="iox128a1_8h.html#ac222da61e59c441bdd0c52e5589138d8a51170aa8eb1ec0002b11df6af75d7526">02428</a>     <a class="code" href="iox128a1_8h.html#ac222da61e59c441bdd0c52e5589138d8a51170aa8eb1ec0002b11df6af75d7526">USART_CHSIZE_7BIT_gc</a> = (0x02&lt;&lt;0),  <span class="comment">/* Character size: 7 bit */</span>
<a name="l02429"></a><a class="code" href="iox128a1_8h.html#ac222da61e59c441bdd0c52e5589138d8a34307c686250f9c9b2efa2152fa7ee38">02429</a>     <a class="code" href="iox128a1_8h.html#ac222da61e59c441bdd0c52e5589138d8a34307c686250f9c9b2efa2152fa7ee38">USART_CHSIZE_8BIT_gc</a> = (0x03&lt;&lt;0),  <span class="comment">/* Character size: 8 bit */</span>
<a name="l02430"></a><a class="code" href="iox128a1_8h.html#ac222da61e59c441bdd0c52e5589138d8a4c6e0d572a87e72a8634ab991789037e">02430</a>     <a class="code" href="iox128a1_8h.html#ac222da61e59c441bdd0c52e5589138d8a4c6e0d572a87e72a8634ab991789037e">USART_CHSIZE_9BIT_gc</a> = (0x07&lt;&lt;0),  <span class="comment">/* Character size: 9 bit */</span>
<a name="l02431"></a>02431 } <a class="code" href="iox128a1_8h.html#ae1722f2d6ccc3890e4c1ec106a2f9dbc">USART_CHSIZE_t</a>;
<a name="l02432"></a>02432 
<a name="l02433"></a>02433 <span class="comment">/* Communication Mode */</span>
<a name="l02434"></a><a class="code" href="iox128a1_8h.html#a6a4c83027552d76afa4f068d65ea2aa6">02434</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a6a4c83027552d76afa4f068d65ea2aa6">USART_CMODE_enum</a>
<a name="l02435"></a>02435 {
<a name="l02436"></a><a class="code" href="iox128a1_8h.html#a6a4c83027552d76afa4f068d65ea2aa6a2171529ce1e4eee82d424b0dc93c2b72">02436</a>     <a class="code" href="iox128a1_8h.html#a6a4c83027552d76afa4f068d65ea2aa6a2171529ce1e4eee82d424b0dc93c2b72">USART_CMODE_ASYNCHRONOUS_gc</a> = (0x00&lt;&lt;6),  <span class="comment">/* Asynchronous Mode */</span>
<a name="l02437"></a><a class="code" href="iox128a1_8h.html#a6a4c83027552d76afa4f068d65ea2aa6a68f79039a85c222081a2815079851013">02437</a>     <a class="code" href="iox128a1_8h.html#a6a4c83027552d76afa4f068d65ea2aa6a68f79039a85c222081a2815079851013">USART_CMODE_SYNCHRONOUS_gc</a> = (0x01&lt;&lt;6),  <span class="comment">/* Synchronous Mode */</span>
<a name="l02438"></a><a class="code" href="iox128a1_8h.html#a6a4c83027552d76afa4f068d65ea2aa6ace7774552336dbbafb2e9148354b4ae1">02438</a>     <a class="code" href="iox128a1_8h.html#a6a4c83027552d76afa4f068d65ea2aa6ace7774552336dbbafb2e9148354b4ae1">USART_CMODE_IRDA_gc</a> = (0x02&lt;&lt;6),  <span class="comment">/* IrDA Mode */</span>
<a name="l02439"></a><a class="code" href="iox128a1_8h.html#a6a4c83027552d76afa4f068d65ea2aa6a66b9750a1643bd87238c718620c2ef98">02439</a>     <a class="code" href="iox128a1_8h.html#a6a4c83027552d76afa4f068d65ea2aa6a66b9750a1643bd87238c718620c2ef98">USART_CMODE_MSPI_gc</a> = (0x03&lt;&lt;6),  <span class="comment">/* Master SPI Mode */</span>
<a name="l02440"></a>02440 } <a class="code" href="iox128a1_8h.html#a72f07f368449dbc708197738631437e6">USART_CMODE_t</a>;
<a name="l02441"></a>02441 
<a name="l02442"></a>02442 <span class="comment">/* Parity Mode */</span>
<a name="l02443"></a><a class="code" href="iox128a1_8h.html#a299dac2335657d2896baa1076f230c40">02443</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a299dac2335657d2896baa1076f230c40">USART_PMODE_enum</a>
<a name="l02444"></a>02444 {
<a name="l02445"></a><a class="code" href="iox128a1_8h.html#a299dac2335657d2896baa1076f230c40aed692c87659ca95c564e54ada8b6c716">02445</a>     <a class="code" href="iox128a1_8h.html#a299dac2335657d2896baa1076f230c40aed692c87659ca95c564e54ada8b6c716">USART_PMODE_DISABLED_gc</a> = (0x00&lt;&lt;4),  <span class="comment">/* No Parity */</span>
<a name="l02446"></a><a class="code" href="iox128a1_8h.html#a299dac2335657d2896baa1076f230c40a231381b36b79e77d1859d41febca9821">02446</a>     <a class="code" href="iox128a1_8h.html#a299dac2335657d2896baa1076f230c40a231381b36b79e77d1859d41febca9821">USART_PMODE_EVEN_gc</a> = (0x02&lt;&lt;4),  <span class="comment">/* Even Parity */</span>
<a name="l02447"></a><a class="code" href="iox128a1_8h.html#a299dac2335657d2896baa1076f230c40af3f2388d3152ab7ae844ab6295ae6f73">02447</a>     <a class="code" href="iox128a1_8h.html#a299dac2335657d2896baa1076f230c40af3f2388d3152ab7ae844ab6295ae6f73">USART_PMODE_ODD_gc</a> = (0x03&lt;&lt;4),  <span class="comment">/* Odd Parity */</span>
<a name="l02448"></a>02448 } <a class="code" href="iox128a1_8h.html#ab67b84e50d3c4c6b62e4b4dd5bcd3e0d">USART_PMODE_t</a>;
<a name="l02449"></a>02449 
<a name="l02450"></a>02450 
<a name="l02451"></a>02451 <span class="comment">/*</span>
<a name="l02452"></a>02452 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l02453"></a>02453 <span class="comment">SPI - Serial Peripheral Interface</span>
<a name="l02454"></a>02454 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l02455"></a>02455 <span class="comment">*/</span>
<a name="l02456"></a>02456 
<a name="l02457"></a>02457 <span class="comment">/* Serial Peripheral Interface */</span>
<a name="l02458"></a><a class="code" href="struct_s_p_i__struct.html">02458</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_s_p_i__struct.html">SPI_struct</a>
<a name="l02459"></a>02459 {
<a name="l02460"></a><a class="code" href="struct_s_p_i__struct.html#ae3441c09ddb2d565c0dda101b4a911b0">02460</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_s_p_i__struct.html#ae3441c09ddb2d565c0dda101b4a911b0">CTRL</a>;  <span class="comment">/* Control Register */</span>
<a name="l02461"></a><a class="code" href="struct_s_p_i__struct.html#a090c51ff220328d67af12ec8de56c775">02461</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_s_p_i__struct.html#a090c51ff220328d67af12ec8de56c775">INTCTRL</a>;  <span class="comment">/* Interrupt Control Register */</span>
<a name="l02462"></a><a class="code" href="struct_s_p_i__struct.html#a9427355b9c7423dfbeadb1a5c906f86f">02462</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_s_p_i__struct.html#a9427355b9c7423dfbeadb1a5c906f86f">STATUS</a>;  <span class="comment">/* Status Register */</span>
<a name="l02463"></a><a class="code" href="struct_s_p_i__struct.html#aa01a4dd46ef17788963db5551a1d63ae">02463</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_s_p_i__struct.html#aa01a4dd46ef17788963db5551a1d63ae">DATA</a>;  <span class="comment">/* Data Register */</span>
<a name="l02464"></a>02464 } <a class="code" href="iox128a1_8h.html#a77b0493b48dbbe5c53063ea20bdec08a">SPI_t</a>;
<a name="l02465"></a>02465 
<a name="l02466"></a>02466 <span class="comment">/* SPI Mode */</span>
<a name="l02467"></a><a class="code" href="iox128a1_8h.html#a3ba589561688e769db0bff77ded55221">02467</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a3ba589561688e769db0bff77ded55221">SPI_MODE_enum</a>
<a name="l02468"></a>02468 {
<a name="l02469"></a><a class="code" href="iox128a1_8h.html#a3ba589561688e769db0bff77ded55221a6f5f08b450854b61c2db6de59572cc18">02469</a>     <a class="code" href="iox128a1_8h.html#a3ba589561688e769db0bff77ded55221a6f5f08b450854b61c2db6de59572cc18">SPI_MODE_0_gc</a> = (0x00&lt;&lt;2),  <span class="comment">/* SPI Mode 0 */</span>
<a name="l02470"></a><a class="code" href="iox128a1_8h.html#a3ba589561688e769db0bff77ded55221ad3de70b2c69f96d2d6d4307b494304b4">02470</a>     <a class="code" href="iox128a1_8h.html#a3ba589561688e769db0bff77ded55221ad3de70b2c69f96d2d6d4307b494304b4">SPI_MODE_1_gc</a> = (0x01&lt;&lt;2),  <span class="comment">/* SPI Mode 1 */</span>
<a name="l02471"></a><a class="code" href="iox128a1_8h.html#a3ba589561688e769db0bff77ded55221a28d4d1dbd98bc1ecb8b9be2e1da838f1">02471</a>     <a class="code" href="iox128a1_8h.html#a3ba589561688e769db0bff77ded55221a28d4d1dbd98bc1ecb8b9be2e1da838f1">SPI_MODE_2_gc</a> = (0x02&lt;&lt;2),  <span class="comment">/* SPI Mode 2 */</span>
<a name="l02472"></a><a class="code" href="iox128a1_8h.html#a3ba589561688e769db0bff77ded55221aa853554c5c44f8507df0e0fe49441a87">02472</a>     <a class="code" href="iox128a1_8h.html#a3ba589561688e769db0bff77ded55221aa853554c5c44f8507df0e0fe49441a87">SPI_MODE_3_gc</a> = (0x03&lt;&lt;2),  <span class="comment">/* SPI Mode 3 */</span>
<a name="l02473"></a>02473 } <a class="code" href="iox128a1_8h.html#a349e5f822c99ea85cb7b4525db5c4717">SPI_MODE_t</a>;
<a name="l02474"></a>02474 
<a name="l02475"></a>02475 <span class="comment">/* Prescaler setting */</span>
<a name="l02476"></a><a class="code" href="iox128a1_8h.html#a68c91a996f43878282be207ebbf543c3">02476</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a68c91a996f43878282be207ebbf543c3">SPI_PRESCALER_enum</a>
<a name="l02477"></a>02477 {
<a name="l02478"></a><a class="code" href="iox128a1_8h.html#a68c91a996f43878282be207ebbf543c3a079f2fa5b09959c54dd88bfd59a709dc">02478</a>     <a class="code" href="iox128a1_8h.html#a68c91a996f43878282be207ebbf543c3a079f2fa5b09959c54dd88bfd59a709dc">SPI_PRESCALER_DIV4_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* System Clock / 4 */</span>
<a name="l02479"></a><a class="code" href="iox128a1_8h.html#a68c91a996f43878282be207ebbf543c3a8d21e0fb3043c0ee410f0af79c7d02f0">02479</a>     <a class="code" href="iox128a1_8h.html#a68c91a996f43878282be207ebbf543c3a8d21e0fb3043c0ee410f0af79c7d02f0">SPI_PRESCALER_DIV16_gc</a> = (0x01&lt;&lt;0),  <span class="comment">/* System Clock / 16 */</span>
<a name="l02480"></a><a class="code" href="iox128a1_8h.html#a68c91a996f43878282be207ebbf543c3ae313a5dc8c21018a04ecc5fd6b989d53">02480</a>     <a class="code" href="iox128a1_8h.html#a68c91a996f43878282be207ebbf543c3ae313a5dc8c21018a04ecc5fd6b989d53">SPI_PRESCALER_DIV64_gc</a> = (0x02&lt;&lt;0),  <span class="comment">/* System Clock / 64 */</span>
<a name="l02481"></a><a class="code" href="iox128a1_8h.html#a68c91a996f43878282be207ebbf543c3ab3e58d84e171b002560a533363303dd9">02481</a>     <a class="code" href="iox128a1_8h.html#a68c91a996f43878282be207ebbf543c3ab3e58d84e171b002560a533363303dd9">SPI_PRESCALER_DIV128_gc</a> = (0x03&lt;&lt;0),  <span class="comment">/* System Clock / 128 */</span>
<a name="l02482"></a>02482 } <a class="code" href="iox128a1_8h.html#a8fddda798ee82dadc3f1cda2e35c4b51">SPI_PRESCALER_t</a>;
<a name="l02483"></a>02483 
<a name="l02484"></a>02484 <span class="comment">/* Interrupt level */</span>
<a name="l02485"></a><a class="code" href="iox128a1_8h.html#a87d79489e7001a6360f4b18fd00831d3">02485</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#a87d79489e7001a6360f4b18fd00831d3">SPI_INTLVL_enum</a>
<a name="l02486"></a>02486 {
<a name="l02487"></a><a class="code" href="iox128a1_8h.html#a87d79489e7001a6360f4b18fd00831d3a39e39547ec5d6872e29f333eb4f7a94c">02487</a>     <a class="code" href="iox128a1_8h.html#a87d79489e7001a6360f4b18fd00831d3a39e39547ec5d6872e29f333eb4f7a94c">SPI_INTLVL_OFF_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* Interrupt Disabled */</span>
<a name="l02488"></a><a class="code" href="iox128a1_8h.html#a87d79489e7001a6360f4b18fd00831d3a7416330d3cbf8c264986d6cb6a046014">02488</a>     <a class="code" href="iox128a1_8h.html#a87d79489e7001a6360f4b18fd00831d3a7416330d3cbf8c264986d6cb6a046014">SPI_INTLVL_LO_gc</a> = (0x01&lt;&lt;0),  <span class="comment">/* Low Level */</span>
<a name="l02489"></a><a class="code" href="iox128a1_8h.html#a87d79489e7001a6360f4b18fd00831d3a0577114fe3bac212b6abe0e2baff619c">02489</a>     <a class="code" href="iox128a1_8h.html#a87d79489e7001a6360f4b18fd00831d3a0577114fe3bac212b6abe0e2baff619c">SPI_INTLVL_MED_gc</a> = (0x02&lt;&lt;0),  <span class="comment">/* Medium Level */</span>
<a name="l02490"></a><a class="code" href="iox128a1_8h.html#a87d79489e7001a6360f4b18fd00831d3ae252e99e4bf045ce1bc917214c4b5560">02490</a>     <a class="code" href="iox128a1_8h.html#a87d79489e7001a6360f4b18fd00831d3ae252e99e4bf045ce1bc917214c4b5560">SPI_INTLVL_HI_gc</a> = (0x03&lt;&lt;0),  <span class="comment">/* High Level */</span>
<a name="l02491"></a>02491 } <a class="code" href="iox128a1_8h.html#abb3db5f758bc19f6b8b489f72ccc6486">SPI_INTLVL_t</a>;
<a name="l02492"></a>02492 
<a name="l02493"></a>02493 
<a name="l02494"></a>02494 <span class="comment">/*</span>
<a name="l02495"></a>02495 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l02496"></a>02496 <span class="comment">IRCOM - IR Communication Module</span>
<a name="l02497"></a>02497 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l02498"></a>02498 <span class="comment">*/</span>
<a name="l02499"></a>02499 
<a name="l02500"></a>02500 <span class="comment">/* IR Communication Module */</span>
<a name="l02501"></a><a class="code" href="struct_i_r_c_o_m__struct.html">02501</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_i_r_c_o_m__struct.html">IRCOM_struct</a>
<a name="l02502"></a>02502 {
<a name="l02503"></a><a class="code" href="struct_i_r_c_o_m__struct.html#ac293cc546f71f92370d34e094d9b49e0">02503</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_i_r_c_o_m__struct.html#ac293cc546f71f92370d34e094d9b49e0">CTRL</a>;  <span class="comment">/* Control Register */</span>
<a name="l02504"></a><a class="code" href="struct_i_r_c_o_m__struct.html#aeb8d4e3678d58352c60c286ca20017b0">02504</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_i_r_c_o_m__struct.html#aeb8d4e3678d58352c60c286ca20017b0">TXPLCTRL</a>;  <span class="comment">/* IrDA Transmitter Pulse Length Control Register */</span>
<a name="l02505"></a><a class="code" href="struct_i_r_c_o_m__struct.html#af70bc701a4eabe9161da7c222d30d7ca">02505</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_i_r_c_o_m__struct.html#af70bc701a4eabe9161da7c222d30d7ca">RXPLCTRL</a>;  <span class="comment">/* IrDA Receiver Pulse Length Control Register */</span>
<a name="l02506"></a>02506 } <a class="code" href="iox128a1_8h.html#a00ab7e7023984dd94b6472694ba1f3a8">IRCOM_t</a>;
<a name="l02507"></a>02507 
<a name="l02508"></a>02508 <span class="comment">/* Event channel selection */</span>
<a name="l02509"></a><a class="code" href="iox128a1_8h.html#aca49604660573c29f9f38e044a6ec8af">02509</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#aca49604660573c29f9f38e044a6ec8af">IRDA_EVSEL_enum</a>
<a name="l02510"></a>02510 {
<a name="l02511"></a><a class="code" href="iox128a1_8h.html#aca49604660573c29f9f38e044a6ec8afa449d2040a793c0e886d357435ca4e028">02511</a>     <a class="code" href="iox128a1_8h.html#aca49604660573c29f9f38e044a6ec8afa449d2040a793c0e886d357435ca4e028">IRDA_EVSEL_OFF_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* No Event Source */</span>
<a name="l02512"></a><a class="code" href="iox128a1_8h.html#aca49604660573c29f9f38e044a6ec8afa0a3a6357d9ee6b8b2dd46fe8c3eff0de">02512</a>     <a class="code" href="iox128a1_8h.html#aca49604660573c29f9f38e044a6ec8afa0a3a6357d9ee6b8b2dd46fe8c3eff0de">IRDA_EVSEL_0_gc</a> = (0x08&lt;&lt;0),  <span class="comment">/* Event Channel 0 */</span>
<a name="l02513"></a><a class="code" href="iox128a1_8h.html#aca49604660573c29f9f38e044a6ec8afa6b14c8eb88d9864a1e947cd4abb9bfc2">02513</a>     <a class="code" href="iox128a1_8h.html#aca49604660573c29f9f38e044a6ec8afa6b14c8eb88d9864a1e947cd4abb9bfc2">IRDA_EVSEL_1_gc</a> = (0x09&lt;&lt;0),  <span class="comment">/* Event Channel 1 */</span>
<a name="l02514"></a><a class="code" href="iox128a1_8h.html#aca49604660573c29f9f38e044a6ec8afa692a4c53204ca8b46ec20281e9367ceb">02514</a>     <a class="code" href="iox128a1_8h.html#aca49604660573c29f9f38e044a6ec8afa692a4c53204ca8b46ec20281e9367ceb">IRDA_EVSEL_2_gc</a> = (0x0A&lt;&lt;0),  <span class="comment">/* Event Channel 2 */</span>
<a name="l02515"></a><a class="code" href="iox128a1_8h.html#aca49604660573c29f9f38e044a6ec8afa2181488702ff4b407428a336e9820ed1">02515</a>     <a class="code" href="iox128a1_8h.html#aca49604660573c29f9f38e044a6ec8afa2181488702ff4b407428a336e9820ed1">IRDA_EVSEL_3_gc</a> = (0x0B&lt;&lt;0),  <span class="comment">/* Event Channel 3 */</span>
<a name="l02516"></a><a class="code" href="iox128a1_8h.html#aca49604660573c29f9f38e044a6ec8afa9cf223db017923ed7cf1264a51642a0c">02516</a>     <a class="code" href="iox128a1_8h.html#aca49604660573c29f9f38e044a6ec8afa9cf223db017923ed7cf1264a51642a0c">IRDA_EVSEL_4_gc</a> = (0x0C&lt;&lt;0),  <span class="comment">/* Event Channel 4 */</span>
<a name="l02517"></a><a class="code" href="iox128a1_8h.html#aca49604660573c29f9f38e044a6ec8afa4d3fd80d1f71f1881eae397c6b47b3a1">02517</a>     <a class="code" href="iox128a1_8h.html#aca49604660573c29f9f38e044a6ec8afa4d3fd80d1f71f1881eae397c6b47b3a1">IRDA_EVSEL_5_gc</a> = (0x0D&lt;&lt;0),  <span class="comment">/* Event Channel 5 */</span>
<a name="l02518"></a><a class="code" href="iox128a1_8h.html#aca49604660573c29f9f38e044a6ec8afa62ac6a3332e3f1d059b4cdd1d4bf5370">02518</a>     <a class="code" href="iox128a1_8h.html#aca49604660573c29f9f38e044a6ec8afa62ac6a3332e3f1d059b4cdd1d4bf5370">IRDA_EVSEL_6_gc</a> = (0x0E&lt;&lt;0),  <span class="comment">/* Event Channel 6 */</span>
<a name="l02519"></a><a class="code" href="iox128a1_8h.html#aca49604660573c29f9f38e044a6ec8afa73702f6037c6b8e530f409e593d74172">02519</a>     <a class="code" href="iox128a1_8h.html#aca49604660573c29f9f38e044a6ec8afa73702f6037c6b8e530f409e593d74172">IRDA_EVSEL_7_gc</a> = (0x0F&lt;&lt;0),  <span class="comment">/* Event Channel 7 */</span>
<a name="l02520"></a>02520 } <a class="code" href="iox128a1_8h.html#af70c6ce29eaff8b8b876c28e86de05ee">IRDA_EVSEL_t</a>;
<a name="l02521"></a>02521 
<a name="l02522"></a>02522 
<a name="l02523"></a>02523 <span class="comment">/*</span>
<a name="l02524"></a>02524 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l02525"></a>02525 <span class="comment">AES - AES Module</span>
<a name="l02526"></a>02526 <span class="comment">--------------------------------------------------------------------------</span>
<a name="l02527"></a>02527 <span class="comment">*/</span>
<a name="l02528"></a>02528 
<a name="l02529"></a>02529 <span class="comment">/* AES Module */</span>
<a name="l02530"></a><a class="code" href="struct_a_e_s__struct.html">02530</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_a_e_s__struct.html">AES_struct</a>
<a name="l02531"></a>02531 {
<a name="l02532"></a><a class="code" href="struct_a_e_s__struct.html#a3606c693d6d94220357ea8704772d5b2">02532</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_e_s__struct.html#a3606c693d6d94220357ea8704772d5b2">CTRL</a>;  <span class="comment">/* AES Control Register */</span>
<a name="l02533"></a><a class="code" href="struct_a_e_s__struct.html#adfcb8ebd854503b6e29f61012b8b30a4">02533</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_e_s__struct.html#adfcb8ebd854503b6e29f61012b8b30a4">STATUS</a>;  <span class="comment">/* AES Status Register */</span>
<a name="l02534"></a><a class="code" href="struct_a_e_s__struct.html#aa8e6c65f1089a1b1f78ca8ae38f0d006">02534</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_e_s__struct.html#aa8e6c65f1089a1b1f78ca8ae38f0d006">STATE</a>;  <span class="comment">/* AES State Register */</span>
<a name="l02535"></a><a class="code" href="struct_a_e_s__struct.html#a46d2e76116d9e16fc3c4f1da1f16872d">02535</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_e_s__struct.html#a46d2e76116d9e16fc3c4f1da1f16872d">KEY</a>;  <span class="comment">/* AES Key Register */</span>
<a name="l02536"></a><a class="code" href="struct_a_e_s__struct.html#a6fbc11bf47bb845be97ddb78f5922cac">02536</a>     <a class="code" href="iox128a1_8h.html#a6a0649252b392263406882923b04a9db">register8_t</a> <a class="code" href="struct_a_e_s__struct.html#a6fbc11bf47bb845be97ddb78f5922cac">INTCTRL</a>;  <span class="comment">/* AES Interrupt Control Register */</span>
<a name="l02537"></a>02537 } <a class="code" href="iox128a1_8h.html#a239445cfd56d9261163eb9a6302223ad">AES_t</a>;
<a name="l02538"></a>02538 
<a name="l02539"></a>02539 <span class="comment">/* Interrupt level */</span>
<a name="l02540"></a><a class="code" href="iox128a1_8h.html#af1d31194f7fca78e6745ea354f74d703">02540</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="iox128a1_8h.html#af1d31194f7fca78e6745ea354f74d703">AES_INTLVL_enum</a>
<a name="l02541"></a>02541 {
<a name="l02542"></a><a class="code" href="iox128a1_8h.html#af1d31194f7fca78e6745ea354f74d703aea297fd639cb00e8fab971b91e9e81a1">02542</a>     <a class="code" href="iox128a1_8h.html#af1d31194f7fca78e6745ea354f74d703aea297fd639cb00e8fab971b91e9e81a1">AES_INTLVL_OFF_gc</a> = (0x00&lt;&lt;0),  <span class="comment">/* Interrupt Disabled */</span>
<a name="l02543"></a><a class="code" href="iox128a1_8h.html#af1d31194f7fca78e6745ea354f74d703a1a25cf8077a4d3bcd9ce7e1963957d3a">02543</a>     <a class="code" href="iox128a1_8h.html#af1d31194f7fca78e6745ea354f74d703a1a25cf8077a4d3bcd9ce7e1963957d3a">AES_INTLVL_LO_gc</a> = (0x01&lt;&lt;0),  <span class="comment">/* Low Level */</span>
<a name="l02544"></a><a class="code" href="iox128a1_8h.html#af1d31194f7fca78e6745ea354f74d703a597d48bce8aee260f0f43bc11c741bc4">02544</a>     <a class="code" href="iox128a1_8h.html#af1d31194f7fca78e6745ea354f74d703a597d48bce8aee260f0f43bc11c741bc4">AES_INTLVL_MED_gc</a> = (0x02&lt;&lt;0),  <span class="comment">/* Medium Level */</span>
<a name="l02545"></a><a class="code" href="iox128a1_8h.html#af1d31194f7fca78e6745ea354f74d703ab3e0c967f49ab674dbf4b585a15bfb6e">02545</a>     <a class="code" href="iox128a1_8h.html#af1d31194f7fca78e6745ea354f74d703ab3e0c967f49ab674dbf4b585a15bfb6e">AES_INTLVL_HI_gc</a> = (0x03&lt;&lt;0),  <span class="comment">/* High Level */</span>
<a name="l02546"></a>02546 } <a class="code" href="iox128a1_8h.html#acf91e02a268cd80b6fd3a42314adfcf4">AES_INTLVL_t</a>;
<a name="l02547"></a>02547 
<a name="l02548"></a>02548 
<a name="l02549"></a>02549 
<a name="l02550"></a>02550 <span class="comment">/*</span>
<a name="l02551"></a>02551 <span class="comment">==========================================================================</span>
<a name="l02552"></a>02552 <span class="comment">IO Module Instances. Mapped to memory.</span>
<a name="l02553"></a>02553 <span class="comment">==========================================================================</span>
<a name="l02554"></a>02554 <span class="comment">*/</span>
<a name="l02555"></a>02555 
<a name="l02556"></a><a class="code" href="iox128a1_8h.html#a32a0a3647a53593426d36f592491903b">02556</a> <span class="preprocessor">#define VPORT0    (*(VPORT_t *) 0x0010)  </span><span class="comment">/* Virtual Port 0 */</span>
<a name="l02557"></a><a class="code" href="iox128a1_8h.html#a8465923cb9a776ddfe1719923ceee242">02557</a> <span class="preprocessor">#define VPORT1    (*(VPORT_t *) 0x0014)  </span><span class="comment">/* Virtual Port 1 */</span>
<a name="l02558"></a><a class="code" href="iox128a1_8h.html#a2d741b2d49c2d769be94affcb3f1ea71">02558</a> <span class="preprocessor">#define VPORT2    (*(VPORT_t *) 0x0018)  </span><span class="comment">/* Virtual Port 2 */</span>
<a name="l02559"></a><a class="code" href="iox128a1_8h.html#ac2705d49d6fe13bd91ba50255a7ca7d2">02559</a> <span class="preprocessor">#define VPORT3    (*(VPORT_t *) 0x001C)  </span><span class="comment">/* Virtual Port 3 */</span>
<a name="l02560"></a><a class="code" href="iox128a1_8h.html#a25422c572db09d921129511377b93aba">02560</a> <span class="preprocessor">#define OCD    (*(OCD_t *) 0x002E)  </span><span class="comment">/* On-Chip Debug System */</span>
<a name="l02561"></a><a class="code" href="iox128a1_8h.html#a4b355291fe6b8ba8e167ab0faa862e45">02561</a> <span class="preprocessor">#define CLK    (*(CLK_t *) 0x0040)  </span><span class="comment">/* Clock System */</span>
<a name="l02562"></a><a class="code" href="iox128a1_8h.html#a44e89d523436fcbbf2c56e4fb335d509">02562</a> <span class="preprocessor">#define SLEEP    (*(SLEEP_t *) 0x0048)  </span><span class="comment">/* Sleep Controller */</span>
<a name="l02563"></a><a class="code" href="iox128a1_8h.html#ac9fd21467d416baa7f6aa4c175f8c6b5">02563</a> <span class="preprocessor">#define OSC    (*(OSC_t *) 0x0050)  </span><span class="comment">/* Oscillator Control */</span>
<a name="l02564"></a><a class="code" href="iox128a1_8h.html#a8d76c11abd9d767885e870b34a8e858c">02564</a> <span class="preprocessor">#define DFLLRC32M    (*(DFLL_t *) 0x0060)  </span><span class="comment">/* DFLL for 32MHz RC Oscillator */</span>
<a name="l02565"></a><a class="code" href="iox128a1_8h.html#a7472310b95a2e68b30ac3a665f579000">02565</a> <span class="preprocessor">#define DFLLRC2M    (*(DFLL_t *) 0x0068)  </span><span class="comment">/* DFLL for 2MHz RC Oscillator */</span>
<a name="l02566"></a><a class="code" href="iox128a1_8h.html#a088f4c3612d1ab1c9f6f139234ae533b">02566</a> <span class="preprocessor">#define PR    (*(PR_t *) 0x0070)  </span><span class="comment">/* Power Reduction */</span>
<a name="l02567"></a><a class="code" href="iox128a1_8h.html#ac5d957e4fd3dc11cd97a54cf9ca057a4">02567</a> <span class="preprocessor">#define RST    (*(RST_t *) 0x0078)  </span><span class="comment">/* Reset Controller */</span>
<a name="l02568"></a><a class="code" href="iox128a1_8h.html#a9646f603341e1ee220bf5d9948f05cb0">02568</a> <span class="preprocessor">#define WDT    (*(WDT_t *) 0x0080)  </span><span class="comment">/* Watch-Dog Timer */</span>
<a name="l02569"></a><a class="code" href="iox128a1_8h.html#abc4b095ebbdda642ee350f8e4ec0a994">02569</a> <span class="preprocessor">#define MCU    (*(MCU_t *) 0x0090)  </span><span class="comment">/* MCU Control */</span>
<a name="l02570"></a><a class="code" href="iox128a1_8h.html#a3274900b0cdf08a3dcc93bbbd09a6bba">02570</a> <span class="preprocessor">#define PMIC    (*(PMIC_t *) 0x00A0)  </span><span class="comment">/* Programmable Interrupt Controller */</span>
<a name="l02571"></a><a class="code" href="iox128a1_8h.html#a4a58380c53bcc19d9a157210f8ef0bfa">02571</a> <span class="preprocessor">#define PORTCFG    (*(PORTCFG_t *) 0x00B0)  </span><span class="comment">/* Port Configuration */</span>
<a name="l02572"></a><a class="code" href="iox128a1_8h.html#a5412ac9ff64f4ab68c289a0da739eaef">02572</a> <span class="preprocessor">#define AES    (*(AES_t *) 0x00C0)  </span><span class="comment">/* AES Crypto Module */</span>
<a name="l02573"></a><a class="code" href="iox128a1_8h.html#a137c9e7c0bc9e12f455df0a6e41c0287">02573</a> <span class="preprocessor">#define DMA    (*(DMA_t *) 0x0100)  </span><span class="comment">/* DMA Controller */</span>
<a name="l02574"></a><a class="code" href="iox128a1_8h.html#a9e745464ad55101201203e77e762b8d1">02574</a> <span class="preprocessor">#define EVSYS    (*(EVSYS_t *) 0x0180)  </span><span class="comment">/* Event System */</span>
<a name="l02575"></a><a class="code" href="iox128a1_8h.html#a11b5625450a8cb1315d5b98363bedabe">02575</a> <span class="preprocessor">#define NVM    (*(NVM_t *) 0x01C0)  </span><span class="comment">/* Non Volatile Memory Controller */</span>
<a name="l02576"></a><a class="code" href="iox128a1_8h.html#a0750b879eb4bf67ecb00e5c75d4a960c">02576</a> <span class="preprocessor">#define ADCA    (*(ADC_t *) 0x0200)  </span><span class="comment">/* Analog to Digital Converter A */</span>
<a name="l02577"></a><a class="code" href="iox128a1_8h.html#a765e16a0d0856b8f4a0d91fecb05efd7">02577</a> <span class="preprocessor">#define ADCB    (*(ADC_t *) 0x0240)  </span><span class="comment">/* Analog to Digital Converter B */</span>
<a name="l02578"></a><a class="code" href="iox128a1_8h.html#a0f60769642de2c2c51fd5d681bf5db72">02578</a> <span class="preprocessor">#define DACA    (*(DAC_t *) 0x0300)  </span><span class="comment">/* Digital to Analog Converter A */</span>
<a name="l02579"></a><a class="code" href="iox128a1_8h.html#acca95c760385fac12fdda96e88ddf2bc">02579</a> <span class="preprocessor">#define DACB    (*(DAC_t *) 0x0320)  </span><span class="comment">/* Digital to Analog Converter B */</span>
<a name="l02580"></a><a class="code" href="iox128a1_8h.html#a7613c4f9be6b55ebaad07bb230d61ef3">02580</a> <span class="preprocessor">#define ACA    (*(AC_t *) 0x0380)  </span><span class="comment">/* Analog Comparator A */</span>
<a name="l02581"></a><a class="code" href="iox128a1_8h.html#a4d551be9e75ba35c76a71fb14b134a24">02581</a> <span class="preprocessor">#define ACB    (*(AC_t *) 0x0390)  </span><span class="comment">/* Analog Comparator B */</span>
<a name="l02582"></a><a class="code" href="iox128a1_8h.html#a5359a088f5d8b20ce74d920e46059304">02582</a> <span class="preprocessor">#define RTC    (*(RTC_t *) 0x0400)  </span><span class="comment">/* Real-Time Counter */</span>
<a name="l02583"></a><a class="code" href="iox128a1_8h.html#ab534c0fc7902a85b9d85e8917705bdc3">02583</a> <span class="preprocessor">#define EBI    (*(EBI_t *) 0x0440)  </span><span class="comment">/* External Bus Interface */</span>
<a name="l02584"></a><a class="code" href="iox128a1_8h.html#a523d4cb908cea6c101c6a86a539502c4">02584</a> <span class="preprocessor">#define TWIC    (*(TWI_t *) 0x0480)  </span><span class="comment">/* Two-Wire Interface C */</span>
<a name="l02585"></a><a class="code" href="iox128a1_8h.html#acc2754f7ac93e9becc80c9913dfb625a">02585</a> <span class="preprocessor">#define TWID    (*(TWI_t *) 0x0490)  </span><span class="comment">/* Two-Wire Interface D */</span>
<a name="l02586"></a><a class="code" href="iox128a1_8h.html#a2ee30f5dc11a4d6d63a8d0d4a072fc2a">02586</a> <span class="preprocessor">#define TWIE    (*(TWI_t *) 0x04A0)  </span><span class="comment">/* Two-Wire Interface E */</span>
<a name="l02587"></a><a class="code" href="iox128a1_8h.html#afe136ad126f3198dc70f6e23dff962f6">02587</a> <span class="preprocessor">#define TWIF    (*(TWI_t *) 0x04B0)  </span><span class="comment">/* Two-Wire Interface F */</span>
<a name="l02588"></a><a class="code" href="iox128a1_8h.html#a7c8a7f98a98d8cb125dd57a66720ab30">02588</a> <span class="preprocessor">#define PORTA    (*(PORT_t *) 0x0600)  </span><span class="comment">/* Port A */</span>
<a name="l02589"></a><a class="code" href="iox128a1_8h.html#a09a0c85cd3da09d9cdf63a5ac4c39f77">02589</a> <span class="preprocessor">#define PORTB    (*(PORT_t *) 0x0620)  </span><span class="comment">/* Port B */</span>
<a name="l02590"></a><a class="code" href="iox128a1_8h.html#a68fea88642279a70246e026e7221b0a5">02590</a> <span class="preprocessor">#define PORTC    (*(PORT_t *) 0x0640)  </span><span class="comment">/* Port C */</span>
<a name="l02591"></a><a class="code" href="iox128a1_8h.html#a3e6a2517db4f9cb7c9037adf0aefe79b">02591</a> <span class="preprocessor">#define PORTD    (*(PORT_t *) 0x0660)  </span><span class="comment">/* Port D */</span>
<a name="l02592"></a><a class="code" href="iox128a1_8h.html#a7e2386d3b1084b5b875ae3696f550ba9">02592</a> <span class="preprocessor">#define PORTE    (*(PORT_t *) 0x0680)  </span><span class="comment">/* Port E */</span>
<a name="l02593"></a><a class="code" href="iox128a1_8h.html#ae98eeb2a5d689299cb13513559da7743">02593</a> <span class="preprocessor">#define PORTF    (*(PORT_t *) 0x06A0)  </span><span class="comment">/* Port F */</span>
<a name="l02594"></a><a class="code" href="iox128a1_8h.html#a05fc0dac6b27775ce1d371db674938da">02594</a> <span class="preprocessor">#define PORTH    (*(PORT_t *) 0x06E0)  </span><span class="comment">/* Port H */</span>
<a name="l02595"></a><a class="code" href="iox128a1_8h.html#a6f333b7063e740e587f96e832293ee0b">02595</a> <span class="preprocessor">#define PORTJ    (*(PORT_t *) 0x0700)  </span><span class="comment">/* Port J */</span>
<a name="l02596"></a><a class="code" href="iox128a1_8h.html#a6bd5cd2c2fce3bf30567be8356ea8473">02596</a> <span class="preprocessor">#define PORTK    (*(PORT_t *) 0x0720)  </span><span class="comment">/* Port K */</span>
<a name="l02597"></a><a class="code" href="iox128a1_8h.html#ab30c1aeeaf6908a211c3d9f00485ab97">02597</a> <span class="preprocessor">#define PORTQ    (*(PORT_t *) 0x07C0)  </span><span class="comment">/* Port Q */</span>
<a name="l02598"></a><a class="code" href="iox128a1_8h.html#acf8dec96c4c6dd2bb3c0c3107a70a7c3">02598</a> <span class="preprocessor">#define PORTR    (*(PORT_t *) 0x07E0)  </span><span class="comment">/* Port R */</span>
<a name="l02599"></a><a class="code" href="iox128a1_8h.html#a99138b66570ac6a4b370ce5c3b52cd9f">02599</a> <span class="preprocessor">#define TCC0    (*(TC0_t *) 0x0800)  </span><span class="comment">/* Timer/Counter C0 */</span>
<a name="l02600"></a><a class="code" href="iox128a1_8h.html#add92e1743edad42328471d8ed6d00a6d">02600</a> <span class="preprocessor">#define TCC1    (*(TC1_t *) 0x0840)  </span><span class="comment">/* Timer/Counter C1 */</span>
<a name="l02601"></a><a class="code" href="iox128a1_8h.html#ace42dd0ae3bac8338d243ad5c28a0771">02601</a> <span class="preprocessor">#define AWEXC    (*(AWEX_t *) 0x0880)  </span><span class="comment">/* Advanced Waveform Extension C */</span>
<a name="l02602"></a><a class="code" href="iox128a1_8h.html#a754bb7986e7780ae0ab8b9ca37c7b1a4">02602</a> <span class="preprocessor">#define HIRESC    (*(HIRES_t *) 0x0890)  </span><span class="comment">/* High-Resolution Extension C */</span>
<a name="l02603"></a><a class="code" href="iox128a1_8h.html#a94d5d5321b8ec2c152bdf02e3fefeb95">02603</a> <span class="preprocessor">#define USARTC0    (*(USART_t *) 0x08A0)  </span><span class="comment">/* Universal Asynchronous Receiver-Transmitter C0 */</span>
<a name="l02604"></a><a class="code" href="iox128a1_8h.html#a99a55af25692239a5779db2674e22114">02604</a> <span class="preprocessor">#define USARTC1    (*(USART_t *) 0x08B0)  </span><span class="comment">/* Universal Asynchronous Receiver-Transmitter C1 */</span>
<a name="l02605"></a><a class="code" href="iox128a1_8h.html#a5601f10c727976a5bc782e1f370c5561">02605</a> <span class="preprocessor">#define SPIC    (*(SPI_t *) 0x08C0)  </span><span class="comment">/* Serial Peripheral Interface C */</span>
<a name="l02606"></a><a class="code" href="iox128a1_8h.html#a4eb27694db6139a252cae127a907901b">02606</a> <span class="preprocessor">#define IRCOM    (*(IRCOM_t *) 0x08F8)  </span><span class="comment">/* IR Communication Module */</span>
<a name="l02607"></a><a class="code" href="iox128a1_8h.html#ad13622f3be7cffa531a9d53d8c905100">02607</a> <span class="preprocessor">#define TCD0    (*(TC0_t *) 0x0900)  </span><span class="comment">/* Timer/Counter D0 */</span>
<a name="l02608"></a><a class="code" href="iox128a1_8h.html#a09e3438afec7ec4daab6d026fbb73d1b">02608</a> <span class="preprocessor">#define TCD1    (*(TC1_t *) 0x0940)  </span><span class="comment">/* Timer/Counter D1 */</span>
<a name="l02609"></a><a class="code" href="iox128a1_8h.html#a3385591907e73c92e484092d3f9e999f">02609</a> <span class="preprocessor">#define HIRESD    (*(HIRES_t *) 0x0990)  </span><span class="comment">/* High-Resolution Extension D */</span>
<a name="l02610"></a><a class="code" href="iox128a1_8h.html#aaf8c49cb5b079e10df04cf7b3a5375cd">02610</a> <span class="preprocessor">#define USARTD0    (*(USART_t *) 0x09A0)  </span><span class="comment">/* Universal Asynchronous Receiver-Transmitter D0 */</span>
<a name="l02611"></a><a class="code" href="iox128a1_8h.html#ae359b4b227bae34ab98d751f008f4e73">02611</a> <span class="preprocessor">#define USARTD1    (*(USART_t *) 0x09B0)  </span><span class="comment">/* Universal Asynchronous Receiver-Transmitter D1 */</span>
<a name="l02612"></a><a class="code" href="iox128a1_8h.html#aa2921d29389355be3eb5eb33b8eae7bd">02612</a> <span class="preprocessor">#define SPID    (*(SPI_t *) 0x09C0)  </span><span class="comment">/* Serial Peripheral Interface D */</span>
<a name="l02613"></a><a class="code" href="iox128a1_8h.html#af84678565393a1685ca25533ac4b7898">02613</a> <span class="preprocessor">#define TCE0    (*(TC0_t *) 0x0A00)  </span><span class="comment">/* Timer/Counter E0 */</span>
<a name="l02614"></a><a class="code" href="iox128a1_8h.html#a1ebaa0412a5276571c637e1418fe1cb8">02614</a> <span class="preprocessor">#define TCE1    (*(TC1_t *) 0x0A40)  </span><span class="comment">/* Timer/Counter E1 */</span>
<a name="l02615"></a><a class="code" href="iox128a1_8h.html#ac128e0b3f77ac4e8851cff87edd18f46">02615</a> <span class="preprocessor">#define AWEXE    (*(AWEX_t *) 0x0A80)  </span><span class="comment">/* Advanced Waveform Extension E */</span>
<a name="l02616"></a><a class="code" href="iox128a1_8h.html#a631ed08dec5cc16b989ec38b09cc89c3">02616</a> <span class="preprocessor">#define HIRESE    (*(HIRES_t *) 0x0A90)  </span><span class="comment">/* High-Resolution Extension E */</span>
<a name="l02617"></a><a class="code" href="iox128a1_8h.html#a8d5cf99c741d95d48fba682abec12c30">02617</a> <span class="preprocessor">#define USARTE0    (*(USART_t *) 0x0AA0)  </span><span class="comment">/* Universal Asynchronous Receiver-Transmitter E0 */</span>
<a name="l02618"></a><a class="code" href="iox128a1_8h.html#aea3c63a0ab000391777da4b230b558c3">02618</a> <span class="preprocessor">#define USARTE1    (*(USART_t *) 0x0AB0)  </span><span class="comment">/* Universal Asynchronous Receiver-Transmitter E1 */</span>
<a name="l02619"></a><a class="code" href="iox128a1_8h.html#a887c6a8242db8e77ceb57c292ca0ab5b">02619</a> <span class="preprocessor">#define SPIE    (*(SPI_t *) 0x0AC0)  </span><span class="comment">/* Serial Peripheral Interface E */</span>
<a name="l02620"></a><a class="code" href="iox128a1_8h.html#ae253fe5e0ab111e17ea30953e11bf2cf">02620</a> <span class="preprocessor">#define TCF0    (*(TC0_t *) 0x0B00)  </span><span class="comment">/* Timer/Counter F0 */</span>
<a name="l02621"></a><a class="code" href="iox128a1_8h.html#a3f028bf4dfa632be424a1cab336a04e2">02621</a> <span class="preprocessor">#define TCF1    (*(TC1_t *) 0x0B40)  </span><span class="comment">/* Timer/Counter F1 */</span>
<a name="l02622"></a><a class="code" href="iox128a1_8h.html#a4e5e40eff263c15f4c06b367cafc9875">02622</a> <span class="preprocessor">#define HIRESF    (*(HIRES_t *) 0x0B90)  </span><span class="comment">/* High-Resolution Extension F */</span>
<a name="l02623"></a><a class="code" href="iox128a1_8h.html#aa0eb72a29e7f4618170fbe5dd105e9ab">02623</a> <span class="preprocessor">#define USARTF0    (*(USART_t *) 0x0BA0)  </span><span class="comment">/* Universal Asynchronous Receiver-Transmitter F0 */</span>
<a name="l02624"></a><a class="code" href="iox128a1_8h.html#a0797e3d396fcd0c754a4e78d117df275">02624</a> <span class="preprocessor">#define USARTF1    (*(USART_t *) 0x0BB0)  </span><span class="comment">/* Universal Asynchronous Receiver-Transmitter F1 */</span>
<a name="l02625"></a><a class="code" href="iox128a1_8h.html#ac345ddc9e794f439292ab0019d53c226">02625</a> <span class="preprocessor">#define SPIF    (*(SPI_t *) 0x0BC0)  </span><span class="comment">/* Serial Peripheral Interface F */</span>
<a name="l02626"></a>02626 
<a name="l02627"></a>02627 
<a name="l02628"></a>02628 <span class="preprocessor">#endif </span><span class="comment">/* !defined (__ASSEMBLER__) */</span>
<a name="l02629"></a>02629 
<a name="l02630"></a>02630 
<a name="l02631"></a>02631 <span class="comment">/* ========== Flattened fully qualified IO register names ========== */</span>
<a name="l02632"></a>02632 
<a name="l02633"></a>02633 <span class="comment">/* GPIO - General Purpose IO Registers */</span>
<a name="l02634"></a><a class="code" href="iox128a1_8h.html#a1766db58600a498be5093f0136557abf">02634</a> <span class="preprocessor">#define GPIO_GPIOR0  _SFR_MEM8(0x0000)</span>
<a name="l02635"></a><a class="code" href="iox128a1_8h.html#ac3e4c52ae568d64fb34618b1b157c332">02635</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_GPIOR1  _SFR_MEM8(0x0001)</span>
<a name="l02636"></a><a class="code" href="iox128a1_8h.html#a38e45f27b9b906c7fdc24584757342f3">02636</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_GPIOR2  _SFR_MEM8(0x0002)</span>
<a name="l02637"></a><a class="code" href="iox128a1_8h.html#ae921f7cc7c3fc07eb69cfe0a427b0f6f">02637</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_GPIOR3  _SFR_MEM8(0x0003)</span>
<a name="l02638"></a><a class="code" href="iox128a1_8h.html#a60fdb9f30d5b75851321db1f1ee4f5c4">02638</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_GPIOR4  _SFR_MEM8(0x0004)</span>
<a name="l02639"></a><a class="code" href="iox128a1_8h.html#a0e1bfc7cddafa977544af18c2309940f">02639</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_GPIOR5  _SFR_MEM8(0x0005)</span>
<a name="l02640"></a><a class="code" href="iox128a1_8h.html#abb0da233409ab010c47523b179cb50e2">02640</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_GPIOR6  _SFR_MEM8(0x0006)</span>
<a name="l02641"></a><a class="code" href="iox128a1_8h.html#ade8055af5f9257d04c0dc190621d2069">02641</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_GPIOR7  _SFR_MEM8(0x0007)</span>
<a name="l02642"></a><a class="code" href="iox128a1_8h.html#a8339ad280033bdac4f18cfcd1e616377">02642</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_GPIOR8  _SFR_MEM8(0x0008)</span>
<a name="l02643"></a><a class="code" href="iox128a1_8h.html#a23d46ee39c6ac312de0467108fafee3d">02643</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_GPIOR9  _SFR_MEM8(0x0009)</span>
<a name="l02644"></a><a class="code" href="iox128a1_8h.html#a5c8ca0af85830d108b7f290791398117">02644</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_GPIORA  _SFR_MEM8(0x000A)</span>
<a name="l02645"></a><a class="code" href="iox128a1_8h.html#aff72b21a0297529b6efc85d190b7ac36">02645</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_GPIORB  _SFR_MEM8(0x000B)</span>
<a name="l02646"></a><a class="code" href="iox128a1_8h.html#a40bebc28f6c50e728a398c51f3c9fd25">02646</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_GPIORC  _SFR_MEM8(0x000C)</span>
<a name="l02647"></a><a class="code" href="iox128a1_8h.html#ad603f47eba7df262839d6ee148a6bc6e">02647</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_GPIORD  _SFR_MEM8(0x000D)</span>
<a name="l02648"></a><a class="code" href="iox128a1_8h.html#a6272452cd5861d9188686e4fccc492b8">02648</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_GPIORE  _SFR_MEM8(0x000E)</span>
<a name="l02649"></a><a class="code" href="iox128a1_8h.html#ae5f4a6927d597cc3a1bb737c581603ef">02649</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_GPIORF  _SFR_MEM8(0x000F)</span>
<a name="l02650"></a>02650 <span class="preprocessor"></span>
<a name="l02651"></a>02651 <span class="comment">/* Deprecated */</span>
<a name="l02652"></a><a class="code" href="iox128a1_8h.html#a7e999baede40eda7529a2973444a08ce">02652</a> <span class="preprocessor">#define GPIO_GPIO0  _SFR_MEM8(0x0000)</span>
<a name="l02653"></a><a class="code" href="iox128a1_8h.html#a82ac21b2c05dd0848f04c6fa58467066">02653</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_GPIO1  _SFR_MEM8(0x0001)</span>
<a name="l02654"></a><a class="code" href="iox128a1_8h.html#a895a8181a694aad48d303b87846355b1">02654</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_GPIO2  _SFR_MEM8(0x0002)</span>
<a name="l02655"></a><a class="code" href="iox128a1_8h.html#ab57dbebbc858232b94578180a4b87f89">02655</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_GPIO3  _SFR_MEM8(0x0003)</span>
<a name="l02656"></a><a class="code" href="iox128a1_8h.html#af9f2c8d15af3a846ab1dfb925b834649">02656</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_GPIO4  _SFR_MEM8(0x0004)</span>
<a name="l02657"></a><a class="code" href="iox128a1_8h.html#a5ec6f5f81f66b8b0b308e576fc648520">02657</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_GPIO5  _SFR_MEM8(0x0005)</span>
<a name="l02658"></a><a class="code" href="iox128a1_8h.html#ae22bd0e12e1412361152e706ee360b97">02658</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_GPIO6  _SFR_MEM8(0x0006)</span>
<a name="l02659"></a><a class="code" href="iox128a1_8h.html#a8e5f5488a89013b57667717c4bc796eb">02659</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_GPIO7  _SFR_MEM8(0x0007)</span>
<a name="l02660"></a><a class="code" href="iox128a1_8h.html#af8095a4f73b2281f35c161759e1ef911">02660</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_GPIO8  _SFR_MEM8(0x0008)</span>
<a name="l02661"></a><a class="code" href="iox128a1_8h.html#a524d13b915d1fb34c634be5805ea91e3">02661</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_GPIO9  _SFR_MEM8(0x0009)</span>
<a name="l02662"></a><a class="code" href="iox128a1_8h.html#a52c57f15fc9517ea1b1ec82712dd945b">02662</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_GPIOA  _SFR_MEM8(0x000A)</span>
<a name="l02663"></a><a class="code" href="iox128a1_8h.html#a11007f06106ae02cf2de4c25ea210d01">02663</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_GPIOB  _SFR_MEM8(0x000B)</span>
<a name="l02664"></a><a class="code" href="iox128a1_8h.html#a9f14da5cd49f6ceca7b0a39cdf0eb713">02664</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_GPIOC  _SFR_MEM8(0x000C)</span>
<a name="l02665"></a><a class="code" href="iox128a1_8h.html#a42e504ec2d9c173f71dc07154f7aa87a">02665</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_GPIOD  _SFR_MEM8(0x000D)</span>
<a name="l02666"></a><a class="code" href="iox128a1_8h.html#a3aa11c96c83b0965ebf603b7de0bc301">02666</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_GPIOE  _SFR_MEM8(0x000E)</span>
<a name="l02667"></a><a class="code" href="iox128a1_8h.html#aa73af4ae82d8e20280b066502113d7ee">02667</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_GPIOF  _SFR_MEM8(0x000F)</span>
<a name="l02668"></a>02668 <span class="preprocessor"></span>
<a name="l02669"></a>02669 <span class="comment">/* VPORT0 - Virtual Port 0 */</span>
<a name="l02670"></a><a class="code" href="iox128a1_8h.html#aea414af2ce827d1c1339854d080d402d">02670</a> <span class="preprocessor">#define VPORT0_DIR  _SFR_MEM8(0x0010)</span>
<a name="l02671"></a><a class="code" href="iox128a1_8h.html#a8336e82d4c6cf36ec23f96ce5014dddc">02671</a> <span class="preprocessor"></span><span class="preprocessor">#define VPORT0_OUT  _SFR_MEM8(0x0011)</span>
<a name="l02672"></a><a class="code" href="iox128a1_8h.html#a358d37c038c8d3e9e09b32924007759a">02672</a> <span class="preprocessor"></span><span class="preprocessor">#define VPORT0_IN  _SFR_MEM8(0x0012)</span>
<a name="l02673"></a><a class="code" href="iox128a1_8h.html#a40214b3f7f0f67ca2c81d4d47212816e">02673</a> <span class="preprocessor"></span><span class="preprocessor">#define VPORT0_INTFLAGS  _SFR_MEM8(0x0013)</span>
<a name="l02674"></a>02674 <span class="preprocessor"></span>
<a name="l02675"></a>02675 <span class="comment">/* VPORT1 - Virtual Port 1 */</span>
<a name="l02676"></a><a class="code" href="iox128a1_8h.html#a844e84a2789c3bcf7a28bd6f8f126afc">02676</a> <span class="preprocessor">#define VPORT1_DIR  _SFR_MEM8(0x0014)</span>
<a name="l02677"></a><a class="code" href="iox128a1_8h.html#a1c168183df2b489a5d88fcc901699831">02677</a> <span class="preprocessor"></span><span class="preprocessor">#define VPORT1_OUT  _SFR_MEM8(0x0015)</span>
<a name="l02678"></a><a class="code" href="iox128a1_8h.html#ab35aca1c5c710f527a74a9dae8700859">02678</a> <span class="preprocessor"></span><span class="preprocessor">#define VPORT1_IN  _SFR_MEM8(0x0016)</span>
<a name="l02679"></a><a class="code" href="iox128a1_8h.html#a053710bc2babca99b350f64d24ad61e7">02679</a> <span class="preprocessor"></span><span class="preprocessor">#define VPORT1_INTFLAGS  _SFR_MEM8(0x0017)</span>
<a name="l02680"></a>02680 <span class="preprocessor"></span>
<a name="l02681"></a>02681 <span class="comment">/* VPORT2 - Virtual Port 2 */</span>
<a name="l02682"></a><a class="code" href="iox128a1_8h.html#af180f9dd12b7475a232a44763ef4cf87">02682</a> <span class="preprocessor">#define VPORT2_DIR  _SFR_MEM8(0x0018)</span>
<a name="l02683"></a><a class="code" href="iox128a1_8h.html#aeffcd017777af830b0f15f69be830d38">02683</a> <span class="preprocessor"></span><span class="preprocessor">#define VPORT2_OUT  _SFR_MEM8(0x0019)</span>
<a name="l02684"></a><a class="code" href="iox128a1_8h.html#a55794efa1c8b1f06be0aab890fda3381">02684</a> <span class="preprocessor"></span><span class="preprocessor">#define VPORT2_IN  _SFR_MEM8(0x001A)</span>
<a name="l02685"></a><a class="code" href="iox128a1_8h.html#a6c7d89d97952111b0f470254aa2b5535">02685</a> <span class="preprocessor"></span><span class="preprocessor">#define VPORT2_INTFLAGS  _SFR_MEM8(0x001B)</span>
<a name="l02686"></a>02686 <span class="preprocessor"></span>
<a name="l02687"></a>02687 <span class="comment">/* VPORT3 - Virtual Port 3 */</span>
<a name="l02688"></a><a class="code" href="iox128a1_8h.html#a9261e1360b147db446deb2282af842f9">02688</a> <span class="preprocessor">#define VPORT3_DIR  _SFR_MEM8(0x001C)</span>
<a name="l02689"></a><a class="code" href="iox128a1_8h.html#a9773e1dabc7256317bca588899a19e9f">02689</a> <span class="preprocessor"></span><span class="preprocessor">#define VPORT3_OUT  _SFR_MEM8(0x001D)</span>
<a name="l02690"></a><a class="code" href="iox128a1_8h.html#a375f4c7cdab515ba45edaa7052a2ffbf">02690</a> <span class="preprocessor"></span><span class="preprocessor">#define VPORT3_IN  _SFR_MEM8(0x001E)</span>
<a name="l02691"></a><a class="code" href="iox128a1_8h.html#a9c7ad753f8c6cb0c7bb0d272a9b4dc8e">02691</a> <span class="preprocessor"></span><span class="preprocessor">#define VPORT3_INTFLAGS  _SFR_MEM8(0x001F)</span>
<a name="l02692"></a>02692 <span class="preprocessor"></span>
<a name="l02693"></a>02693 <span class="comment">/* OCD - On-Chip Debug System */</span>
<a name="l02694"></a><a class="code" href="iox128a1_8h.html#aaa3c0cd9d28567a6332b61ce8d67f02c">02694</a> <span class="preprocessor">#define OCD_OCDR0  _SFR_MEM8(0x002E)</span>
<a name="l02695"></a><a class="code" href="iox128a1_8h.html#a66dbd99d1d03811e187b1c8d9de6760c">02695</a> <span class="preprocessor"></span><span class="preprocessor">#define OCD_OCDR1  _SFR_MEM8(0x002F)</span>
<a name="l02696"></a>02696 <span class="preprocessor"></span>
<a name="l02697"></a>02697 <span class="comment">/* CPU - CPU Registers */</span>
<a name="l02698"></a><a class="code" href="iox128a1_8h.html#ad5be6326c954199e60435492efbc2630">02698</a> <span class="preprocessor">#define CPU_CCP  _SFR_MEM8(0x0034)</span>
<a name="l02699"></a><a class="code" href="iox128a1_8h.html#a5b5ce6dfe766edaa1f9528f6a9a65b6a">02699</a> <span class="preprocessor"></span><span class="preprocessor">#define CPU_RAMPD  _SFR_MEM8(0x0038)</span>
<a name="l02700"></a><a class="code" href="iox128a1_8h.html#a8afb54a0ee2c6c08d57e8c3aa48bcd73">02700</a> <span class="preprocessor"></span><span class="preprocessor">#define CPU_RAMPX  _SFR_MEM8(0x0039)</span>
<a name="l02701"></a><a class="code" href="iox128a1_8h.html#aaabbece4e2d391c524defca6c3f49821">02701</a> <span class="preprocessor"></span><span class="preprocessor">#define CPU_RAMPY  _SFR_MEM8(0x003A)</span>
<a name="l02702"></a><a class="code" href="iox128a1_8h.html#a6c11d74a0ccb97ca22037c961622620d">02702</a> <span class="preprocessor"></span><span class="preprocessor">#define CPU_RAMPZ  _SFR_MEM8(0x003B)</span>
<a name="l02703"></a><a class="code" href="iox128a1_8h.html#a9e14299f2de8b7c85dc33b2a4f67e73f">02703</a> <span class="preprocessor"></span><span class="preprocessor">#define CPU_EIND  _SFR_MEM8(0x003C)</span>
<a name="l02704"></a><a class="code" href="iox128a1_8h.html#adb32b2f89757c625dddbae6bd24fa0cc">02704</a> <span class="preprocessor"></span><span class="preprocessor">#define CPU_SPL  _SFR_MEM8(0x003D)</span>
<a name="l02705"></a><a class="code" href="iox128a1_8h.html#ae41ae9ec6e56d99b83c3bb9abaf82d74">02705</a> <span class="preprocessor"></span><span class="preprocessor">#define CPU_SPH  _SFR_MEM8(0x003E)</span>
<a name="l02706"></a><a class="code" href="iox128a1_8h.html#aed28b04a49b893a213e052bc374f42f4">02706</a> <span class="preprocessor"></span><span class="preprocessor">#define CPU_SREG  _SFR_MEM8(0x003F)</span>
<a name="l02707"></a>02707 <span class="preprocessor"></span>
<a name="l02708"></a>02708 <span class="comment">/* CLK - Clock System */</span>
<a name="l02709"></a><a class="code" href="iox128a1_8h.html#a89de958b9233f675d2fac93e84b3a73a">02709</a> <span class="preprocessor">#define CLK_CTRL  _SFR_MEM8(0x0040)</span>
<a name="l02710"></a><a class="code" href="iox128a1_8h.html#a314ef8b6bd3c6ecafafd41ee4515ea79">02710</a> <span class="preprocessor"></span><span class="preprocessor">#define CLK_PSCTRL  _SFR_MEM8(0x0041)</span>
<a name="l02711"></a><a class="code" href="iox128a1_8h.html#a17e93c0269bc770ec81c1553ff5602f3">02711</a> <span class="preprocessor"></span><span class="preprocessor">#define CLK_LOCK  _SFR_MEM8(0x0042)</span>
<a name="l02712"></a><a class="code" href="iox128a1_8h.html#a7df6682d353ed9f80deb2a60ddae6986">02712</a> <span class="preprocessor"></span><span class="preprocessor">#define CLK_RTCCTRL  _SFR_MEM8(0x0043)</span>
<a name="l02713"></a>02713 <span class="preprocessor"></span>
<a name="l02714"></a>02714 <span class="comment">/* SLEEP - Sleep Controller */</span>
<a name="l02715"></a><a class="code" href="iox128a1_8h.html#a19253ba43eddfc02c6606f1b4846f143">02715</a> <span class="preprocessor">#define SLEEP_CTRL  _SFR_MEM8(0x0048)</span>
<a name="l02716"></a>02716 <span class="preprocessor"></span>
<a name="l02717"></a>02717 <span class="comment">/* OSC - Oscillator Control */</span>
<a name="l02718"></a><a class="code" href="iox128a1_8h.html#aaccef85e08642dd815ece42bf0b2e469">02718</a> <span class="preprocessor">#define OSC_CTRL  _SFR_MEM8(0x0050)</span>
<a name="l02719"></a><a class="code" href="iox128a1_8h.html#a36b4dfc3bccba0a295801886047d71d2">02719</a> <span class="preprocessor"></span><span class="preprocessor">#define OSC_STATUS  _SFR_MEM8(0x0051)</span>
<a name="l02720"></a><a class="code" href="iox128a1_8h.html#a589dd581aaa3e333a0b44d900cca7706">02720</a> <span class="preprocessor"></span><span class="preprocessor">#define OSC_XOSCCTRL  _SFR_MEM8(0x0052)</span>
<a name="l02721"></a><a class="code" href="iox128a1_8h.html#ae6bca346751bd5b2ae8f098293cc30a8">02721</a> <span class="preprocessor"></span><span class="preprocessor">#define OSC_XOSCFAIL  _SFR_MEM8(0x0053)</span>
<a name="l02722"></a><a class="code" href="iox128a1_8h.html#a216652e7b536595faa73503bc72d96a4">02722</a> <span class="preprocessor"></span><span class="preprocessor">#define OSC_RC32KCAL  _SFR_MEM8(0x0054)</span>
<a name="l02723"></a><a class="code" href="iox128a1_8h.html#a82985633d28bfcbc885974f1f2135ad3">02723</a> <span class="preprocessor"></span><span class="preprocessor">#define OSC_PLLCTRL  _SFR_MEM8(0x0055)</span>
<a name="l02724"></a><a class="code" href="iox128a1_8h.html#aea9fbc1c759e1f0d824ca2faa04df8bb">02724</a> <span class="preprocessor"></span><span class="preprocessor">#define OSC_DFLLCTRL  _SFR_MEM8(0x0056)</span>
<a name="l02725"></a>02725 <span class="preprocessor"></span>
<a name="l02726"></a>02726 <span class="comment">/* DFLLRC32M - DFLL for 32MHz RC Oscillator */</span>
<a name="l02727"></a><a class="code" href="iox128a1_8h.html#aba86eeb315ba91ee09e4ba9e70a9230a">02727</a> <span class="preprocessor">#define DFLLRC32M_CTRL  _SFR_MEM8(0x0060)</span>
<a name="l02728"></a><a class="code" href="iox128a1_8h.html#a076e5ea87c24dc960844e6ae26ba4566">02728</a> <span class="preprocessor"></span><span class="preprocessor">#define DFLLRC32M_CALA  _SFR_MEM8(0x0062)</span>
<a name="l02729"></a><a class="code" href="iox128a1_8h.html#a751b0ac803bb509d645226f3399c69df">02729</a> <span class="preprocessor"></span><span class="preprocessor">#define DFLLRC32M_CALB  _SFR_MEM8(0x0063)</span>
<a name="l02730"></a><a class="code" href="iox128a1_8h.html#acfb76ea39d69f92d0aef6d2c9cff74ba">02730</a> <span class="preprocessor"></span><span class="preprocessor">#define DFLLRC32M_COMP0  _SFR_MEM8(0x0064)</span>
<a name="l02731"></a><a class="code" href="iox128a1_8h.html#ae11ad544cd352121005f9bd3e259face">02731</a> <span class="preprocessor"></span><span class="preprocessor">#define DFLLRC32M_COMP1  _SFR_MEM8(0x0065)</span>
<a name="l02732"></a><a class="code" href="iox128a1_8h.html#a77aebda5835507dbb6a28be74f5cf86d">02732</a> <span class="preprocessor"></span><span class="preprocessor">#define DFLLRC32M_COMP2  _SFR_MEM8(0x0066)</span>
<a name="l02733"></a>02733 <span class="preprocessor"></span>
<a name="l02734"></a>02734 <span class="comment">/* DFLLRC2M - DFLL for 2MHz RC Oscillator */</span>
<a name="l02735"></a><a class="code" href="iox128a1_8h.html#aeed597e8aaf4428ae9ce3157e93eea35">02735</a> <span class="preprocessor">#define DFLLRC2M_CTRL  _SFR_MEM8(0x0068)</span>
<a name="l02736"></a><a class="code" href="iox128a1_8h.html#adc781f7dbbf76a899cff55b85e1590d1">02736</a> <span class="preprocessor"></span><span class="preprocessor">#define DFLLRC2M_CALA  _SFR_MEM8(0x006A)</span>
<a name="l02737"></a><a class="code" href="iox128a1_8h.html#a2f1385f8a80b79818358379ffd4a58ab">02737</a> <span class="preprocessor"></span><span class="preprocessor">#define DFLLRC2M_CALB  _SFR_MEM8(0x006B)</span>
<a name="l02738"></a><a class="code" href="iox128a1_8h.html#a92861710cf6a3bafd77b3381269f898c">02738</a> <span class="preprocessor"></span><span class="preprocessor">#define DFLLRC2M_COMP0  _SFR_MEM8(0x006C)</span>
<a name="l02739"></a><a class="code" href="iox128a1_8h.html#aca5789fbddd9ed0045a6fc1c64d29d65">02739</a> <span class="preprocessor"></span><span class="preprocessor">#define DFLLRC2M_COMP1  _SFR_MEM8(0x006D)</span>
<a name="l02740"></a><a class="code" href="iox128a1_8h.html#a5d69e97052c19d3906e99129b7406d71">02740</a> <span class="preprocessor"></span><span class="preprocessor">#define DFLLRC2M_COMP2  _SFR_MEM8(0x006E)</span>
<a name="l02741"></a>02741 <span class="preprocessor"></span>
<a name="l02742"></a>02742 <span class="comment">/* PR - Power Reduction */</span>
<a name="l02743"></a><a class="code" href="iox128a1_8h.html#a0ac36189b3cda48becd5e72db55c0281">02743</a> <span class="preprocessor">#define PR_PRGEN  _SFR_MEM8(0x0070)</span>
<a name="l02744"></a><a class="code" href="iox128a1_8h.html#adbea6fa1835c871eee3470fb7ec5bf3e">02744</a> <span class="preprocessor"></span><span class="preprocessor">#define PR_PRPA  _SFR_MEM8(0x0071)</span>
<a name="l02745"></a><a class="code" href="iox128a1_8h.html#ae0d59537334793b55412bfa1910c2b79">02745</a> <span class="preprocessor"></span><span class="preprocessor">#define PR_PRPB  _SFR_MEM8(0x0072)</span>
<a name="l02746"></a><a class="code" href="iox128a1_8h.html#a93acf55cef432b3005506301ac481bd6">02746</a> <span class="preprocessor"></span><span class="preprocessor">#define PR_PRPC  _SFR_MEM8(0x0073)</span>
<a name="l02747"></a><a class="code" href="iox128a1_8h.html#a95334896eb631e081b4dc60801dcb8d2">02747</a> <span class="preprocessor"></span><span class="preprocessor">#define PR_PRPD  _SFR_MEM8(0x0074)</span>
<a name="l02748"></a><a class="code" href="iox128a1_8h.html#a51d75c0eb7cc5ed34544a80f9a791d2b">02748</a> <span class="preprocessor"></span><span class="preprocessor">#define PR_PRPE  _SFR_MEM8(0x0075)</span>
<a name="l02749"></a><a class="code" href="iox128a1_8h.html#ac2e0442c643b0c296fc79805bc068169">02749</a> <span class="preprocessor"></span><span class="preprocessor">#define PR_PRPF  _SFR_MEM8(0x0076)</span>
<a name="l02750"></a>02750 <span class="preprocessor"></span>
<a name="l02751"></a>02751 <span class="comment">/* RST - Reset Controller */</span>
<a name="l02752"></a><a class="code" href="iox128a1_8h.html#ab7380be37f91a41d73767346ccf00c0a">02752</a> <span class="preprocessor">#define RST_STATUS  _SFR_MEM8(0x0078)</span>
<a name="l02753"></a><a class="code" href="iox128a1_8h.html#a1aa9678f48f9b9661062c9246e64993a">02753</a> <span class="preprocessor"></span><span class="preprocessor">#define RST_CTRL  _SFR_MEM8(0x0079)</span>
<a name="l02754"></a>02754 <span class="preprocessor"></span>
<a name="l02755"></a>02755 <span class="comment">/* WDT - Watch-Dog Timer */</span>
<a name="l02756"></a><a class="code" href="iox128a1_8h.html#abf9f46d4007ccb4341cee8b90f44feea">02756</a> <span class="preprocessor">#define WDT_CTRL  _SFR_MEM8(0x0080)</span>
<a name="l02757"></a><a class="code" href="iox128a1_8h.html#a887ae59f6d36154af8ca33b9a1e50187">02757</a> <span class="preprocessor"></span><span class="preprocessor">#define WDT_WINCTRL  _SFR_MEM8(0x0081)</span>
<a name="l02758"></a><a class="code" href="iox128a1_8h.html#ad2524294de3234ad92870701fc9c9cbf">02758</a> <span class="preprocessor"></span><span class="preprocessor">#define WDT_STATUS  _SFR_MEM8(0x0082)</span>
<a name="l02759"></a>02759 <span class="preprocessor"></span>
<a name="l02760"></a>02760 <span class="comment">/* MCU - MCU Control */</span>
<a name="l02761"></a><a class="code" href="iox128a1_8h.html#a669da9c733c910c07e21e4a5636c15a4">02761</a> <span class="preprocessor">#define MCU_DEVID0  _SFR_MEM8(0x0090)</span>
<a name="l02762"></a><a class="code" href="iox128a1_8h.html#a6c88683dad55dbf44713f616bcf397ce">02762</a> <span class="preprocessor"></span><span class="preprocessor">#define MCU_DEVID1  _SFR_MEM8(0x0091)</span>
<a name="l02763"></a><a class="code" href="iox128a1_8h.html#a4cf64a95060d6c12369bbf80df10be5b">02763</a> <span class="preprocessor"></span><span class="preprocessor">#define MCU_DEVID2  _SFR_MEM8(0x0092)</span>
<a name="l02764"></a><a class="code" href="iox128a1_8h.html#ab59d84b1e64d7c5ade6254c4785cef00">02764</a> <span class="preprocessor"></span><span class="preprocessor">#define MCU_REVID  _SFR_MEM8(0x0093)</span>
<a name="l02765"></a><a class="code" href="iox128a1_8h.html#ab8bee0431e08a0aada9642e50a9b7e30">02765</a> <span class="preprocessor"></span><span class="preprocessor">#define MCU_JTAGUID  _SFR_MEM8(0x0094)</span>
<a name="l02766"></a><a class="code" href="iox128a1_8h.html#a561d33a4d693789f447caa813bc1f0da">02766</a> <span class="preprocessor"></span><span class="preprocessor">#define MCU_MCUCR  _SFR_MEM8(0x0096)</span>
<a name="l02767"></a><a class="code" href="iox128a1_8h.html#a9526bc99f85ec153dcc981acc72b915e">02767</a> <span class="preprocessor"></span><span class="preprocessor">#define MCU_EVSYSLOCK  _SFR_MEM8(0x0098)</span>
<a name="l02768"></a><a class="code" href="iox128a1_8h.html#a2974dc4fc9cde53849b5ae992e9e152c">02768</a> <span class="preprocessor"></span><span class="preprocessor">#define MCU_AWEXLOCK  _SFR_MEM8(0x0099)</span>
<a name="l02769"></a>02769 <span class="preprocessor"></span>
<a name="l02770"></a>02770 <span class="comment">/* PMIC - Programmable Interrupt Controller */</span>
<a name="l02771"></a><a class="code" href="iox128a1_8h.html#ab123ed8fb77c6058b5194ae9293627ee">02771</a> <span class="preprocessor">#define PMIC_STATUS  _SFR_MEM8(0x00A0)</span>
<a name="l02772"></a><a class="code" href="iox128a1_8h.html#adef16dddb001e3ee75afc0c31b85911d">02772</a> <span class="preprocessor"></span><span class="preprocessor">#define PMIC_INTPRI  _SFR_MEM8(0x00A1)</span>
<a name="l02773"></a><a class="code" href="iox128a1_8h.html#abc7a96609ffbcc54b61195b14a1b7aba">02773</a> <span class="preprocessor"></span><span class="preprocessor">#define PMIC_CTRL  _SFR_MEM8(0x00A2)</span>
<a name="l02774"></a>02774 <span class="preprocessor"></span>
<a name="l02775"></a>02775 <span class="comment">/* PORTCFG - Port Configuration */</span>
<a name="l02776"></a><a class="code" href="iox128a1_8h.html#a671545fbd4b3a9bdf42c17a7939f0438">02776</a> <span class="preprocessor">#define PORTCFG_MPCMASK  _SFR_MEM8(0x00B0)</span>
<a name="l02777"></a><a class="code" href="iox128a1_8h.html#a3c5ac047abbea9cebf90f79a4b37a4c9">02777</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTCFG_VPCTRLA  _SFR_MEM8(0x00B2)</span>
<a name="l02778"></a><a class="code" href="iox128a1_8h.html#a887984c7bc43e2585811963809aa586e">02778</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTCFG_VPCTRLB  _SFR_MEM8(0x00B3)</span>
<a name="l02779"></a><a class="code" href="iox128a1_8h.html#a499028267f39a86d8772dbda7ed82b1f">02779</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTCFG_CLKEVOUT  _SFR_MEM8(0x00B4)</span>
<a name="l02780"></a>02780 <span class="preprocessor"></span>
<a name="l02781"></a>02781 <span class="comment">/* AES - AES Crypto Module */</span>
<a name="l02782"></a><a class="code" href="iox128a1_8h.html#a5a835fbbc845c19b88677c49a5ddb847">02782</a> <span class="preprocessor">#define AES_CTRL  _SFR_MEM8(0x00C0)</span>
<a name="l02783"></a><a class="code" href="iox128a1_8h.html#a142a14291374c6378cb118fdacaa1b8b">02783</a> <span class="preprocessor"></span><span class="preprocessor">#define AES_STATUS  _SFR_MEM8(0x00C1)</span>
<a name="l02784"></a><a class="code" href="iox128a1_8h.html#ab6d6fa6367258d12922c2b777ef2cdb4">02784</a> <span class="preprocessor"></span><span class="preprocessor">#define AES_STATE  _SFR_MEM8(0x00C2)</span>
<a name="l02785"></a><a class="code" href="iox128a1_8h.html#a61811e8ccf90414b5fc4ef2cdef17dc0">02785</a> <span class="preprocessor"></span><span class="preprocessor">#define AES_KEY  _SFR_MEM8(0x00C3)</span>
<a name="l02786"></a><a class="code" href="iox128a1_8h.html#a5dcdee03163f9b57f1119e64258b7f16">02786</a> <span class="preprocessor"></span><span class="preprocessor">#define AES_INTCTRL  _SFR_MEM8(0x00C4)</span>
<a name="l02787"></a>02787 <span class="preprocessor"></span>
<a name="l02788"></a>02788 <span class="comment">/* DMA - DMA Controller */</span>
<a name="l02789"></a><a class="code" href="iox128a1_8h.html#a8a7d92a4f5077c21611200903b7fe8b6">02789</a> <span class="preprocessor">#define DMA_CTRL  _SFR_MEM8(0x0100)</span>
<a name="l02790"></a><a class="code" href="iox128a1_8h.html#a8775fccbfe6a68238783e8f09f143090">02790</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_INTFLAGS  _SFR_MEM8(0x0103)</span>
<a name="l02791"></a><a class="code" href="iox128a1_8h.html#ae9b445505c496490b56fa296022570e0">02791</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_STATUS  _SFR_MEM8(0x0104)</span>
<a name="l02792"></a><a class="code" href="iox128a1_8h.html#a52577e2bd8e8198b70a327f89591c0be">02792</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_TEMP  _SFR_MEM16(0x0106)</span>
<a name="l02793"></a><a class="code" href="iox128a1_8h.html#ab82b785ffdd5ed1642f9d57521f53f2a">02793</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH0_CTRLA  _SFR_MEM8(0x0110)</span>
<a name="l02794"></a><a class="code" href="iox128a1_8h.html#a5a942b279b837c3973e1a8181029850c">02794</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH0_CTRLB  _SFR_MEM8(0x0111)</span>
<a name="l02795"></a><a class="code" href="iox128a1_8h.html#ae3dcda0283aefdab42567f123a6cabe0">02795</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH0_ADDRCTRL  _SFR_MEM8(0x0112)</span>
<a name="l02796"></a><a class="code" href="iox128a1_8h.html#a83423568293c91787c18a81ee1b5073a">02796</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH0_TRIGSRC  _SFR_MEM8(0x0113)</span>
<a name="l02797"></a><a class="code" href="iox128a1_8h.html#a67d3f9fa875f4cae67d4fed8cf946a9e">02797</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH0_TRFCNT  _SFR_MEM16(0x0114)</span>
<a name="l02798"></a><a class="code" href="iox128a1_8h.html#a13ac9a740df1b80e3313566999142537">02798</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH0_REPCNT  _SFR_MEM8(0x0116)</span>
<a name="l02799"></a><a class="code" href="iox128a1_8h.html#a6ff891e369102a243613c61b706e8047">02799</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH0_SRCADDR0  _SFR_MEM8(0x0118)</span>
<a name="l02800"></a><a class="code" href="iox128a1_8h.html#a16b2c741ba64ea4bee9ad1982fe0008a">02800</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH0_SRCADDR1  _SFR_MEM8(0x0119)</span>
<a name="l02801"></a><a class="code" href="iox128a1_8h.html#a677361518fa253b9a7fdb0dbfb1b9863">02801</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH0_SRCADDR2  _SFR_MEM8(0x011A)</span>
<a name="l02802"></a><a class="code" href="iox128a1_8h.html#a0b1b78aeee01e1c714903831a350ce8b">02802</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH0_DESTADDR0  _SFR_MEM8(0x011C)</span>
<a name="l02803"></a><a class="code" href="iox128a1_8h.html#a23176894ce1a011a67beccb253e67643">02803</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH0_DESTADDR1  _SFR_MEM8(0x011D)</span>
<a name="l02804"></a><a class="code" href="iox128a1_8h.html#a236e834704303b4703972e0e39d3bcb6">02804</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH0_DESTADDR2  _SFR_MEM8(0x011E)</span>
<a name="l02805"></a><a class="code" href="iox128a1_8h.html#a39139310282ce8e4104270580b76b268">02805</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH1_CTRLA  _SFR_MEM8(0x0120)</span>
<a name="l02806"></a><a class="code" href="iox128a1_8h.html#a2ce2db8b4bee43997ba886ee23de0e30">02806</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH1_CTRLB  _SFR_MEM8(0x0121)</span>
<a name="l02807"></a><a class="code" href="iox128a1_8h.html#ac1699b16bdbdde5f28728dfb5606eba6">02807</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH1_ADDRCTRL  _SFR_MEM8(0x0122)</span>
<a name="l02808"></a><a class="code" href="iox128a1_8h.html#aa6f87c162149576b3eb0bf971687c2b8">02808</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH1_TRIGSRC  _SFR_MEM8(0x0123)</span>
<a name="l02809"></a><a class="code" href="iox128a1_8h.html#abbf5ec5e8f10ae55dc76bcdd90890f3b">02809</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH1_TRFCNT  _SFR_MEM16(0x0124)</span>
<a name="l02810"></a><a class="code" href="iox128a1_8h.html#ad8bea94235a953e2393cc2683da542f3">02810</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH1_REPCNT  _SFR_MEM8(0x0126)</span>
<a name="l02811"></a><a class="code" href="iox128a1_8h.html#aadf54c484696f37294b245f932d667f6">02811</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH1_SRCADDR0  _SFR_MEM8(0x0128)</span>
<a name="l02812"></a><a class="code" href="iox128a1_8h.html#ae4341f5c8717b5500049fb002496e643">02812</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH1_SRCADDR1  _SFR_MEM8(0x0129)</span>
<a name="l02813"></a><a class="code" href="iox128a1_8h.html#a2391a3186fead1a9ae7bfe91b08d9c6f">02813</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH1_SRCADDR2  _SFR_MEM8(0x012A)</span>
<a name="l02814"></a><a class="code" href="iox128a1_8h.html#aabb089596e24f21d9cf68d8e559b42bc">02814</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH1_DESTADDR0  _SFR_MEM8(0x012C)</span>
<a name="l02815"></a><a class="code" href="iox128a1_8h.html#a2879037a629de747b3f1f508f6c94bb5">02815</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH1_DESTADDR1  _SFR_MEM8(0x012D)</span>
<a name="l02816"></a><a class="code" href="iox128a1_8h.html#ad52f29447a486d962c0c5a8f2a569e2f">02816</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH1_DESTADDR2  _SFR_MEM8(0x012E)</span>
<a name="l02817"></a><a class="code" href="iox128a1_8h.html#a6ec497c5e2eab46eff609bc106ab23e5">02817</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH2_CTRLA  _SFR_MEM8(0x0130)</span>
<a name="l02818"></a><a class="code" href="iox128a1_8h.html#a1b07b3164d34e20ed354d26464b5a4ab">02818</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH2_CTRLB  _SFR_MEM8(0x0131)</span>
<a name="l02819"></a><a class="code" href="iox128a1_8h.html#ab9ac03bf983b4d1a13fccbc52f597f06">02819</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH2_ADDRCTRL  _SFR_MEM8(0x0132)</span>
<a name="l02820"></a><a class="code" href="iox128a1_8h.html#a23460caf8f1bfc1c9c8646ad0612a18b">02820</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH2_TRIGSRC  _SFR_MEM8(0x0133)</span>
<a name="l02821"></a><a class="code" href="iox128a1_8h.html#af88097476e8aeb95c438acb7469edc2a">02821</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH2_TRFCNT  _SFR_MEM16(0x0134)</span>
<a name="l02822"></a><a class="code" href="iox128a1_8h.html#a47408bdfd1776a47e46e3bbea21312fd">02822</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH2_REPCNT  _SFR_MEM8(0x0136)</span>
<a name="l02823"></a><a class="code" href="iox128a1_8h.html#a238741e95c58a92a4b6a51ed00a61efe">02823</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH2_SRCADDR0  _SFR_MEM8(0x0138)</span>
<a name="l02824"></a><a class="code" href="iox128a1_8h.html#ad35ba5633b8e5fd04415a19938687cdf">02824</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH2_SRCADDR1  _SFR_MEM8(0x0139)</span>
<a name="l02825"></a><a class="code" href="iox128a1_8h.html#a82cfa2da7758e5275beae6da982e73a5">02825</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH2_SRCADDR2  _SFR_MEM8(0x013A)</span>
<a name="l02826"></a><a class="code" href="iox128a1_8h.html#ac12947e113b48bda32580dbefbad1b25">02826</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH2_DESTADDR0  _SFR_MEM8(0x013C)</span>
<a name="l02827"></a><a class="code" href="iox128a1_8h.html#a7647b074a46fccc20e8f5bbdd3c8f66d">02827</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH2_DESTADDR1  _SFR_MEM8(0x013D)</span>
<a name="l02828"></a><a class="code" href="iox128a1_8h.html#a24aa1371728d007463476455a4c88da8">02828</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH2_DESTADDR2  _SFR_MEM8(0x013E)</span>
<a name="l02829"></a><a class="code" href="iox128a1_8h.html#a63e2d577f0c9cfa565f18aa27276dfd9">02829</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH3_CTRLA  _SFR_MEM8(0x0140)</span>
<a name="l02830"></a><a class="code" href="iox128a1_8h.html#a18b0bf1f2502e985684a8bca3c57ce41">02830</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH3_CTRLB  _SFR_MEM8(0x0141)</span>
<a name="l02831"></a><a class="code" href="iox128a1_8h.html#a5a01e0bf03f3c5aa5627ee3a4cc423fc">02831</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH3_ADDRCTRL  _SFR_MEM8(0x0142)</span>
<a name="l02832"></a><a class="code" href="iox128a1_8h.html#a6f6524a60e333f97a6df4010c37f0081">02832</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH3_TRIGSRC  _SFR_MEM8(0x0143)</span>
<a name="l02833"></a><a class="code" href="iox128a1_8h.html#a37146ecfc1dfa64458ba96ae4fcf12af">02833</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH3_TRFCNT  _SFR_MEM16(0x0144)</span>
<a name="l02834"></a><a class="code" href="iox128a1_8h.html#a059aa11b1feba6f34456c97c1804c013">02834</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH3_REPCNT  _SFR_MEM8(0x0146)</span>
<a name="l02835"></a><a class="code" href="iox128a1_8h.html#a3238cb655e80f9e055f8483bcd758d76">02835</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH3_SRCADDR0  _SFR_MEM8(0x0148)</span>
<a name="l02836"></a><a class="code" href="iox128a1_8h.html#a571887bd2a386d76b98702cf4a0e7da3">02836</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH3_SRCADDR1  _SFR_MEM8(0x0149)</span>
<a name="l02837"></a><a class="code" href="iox128a1_8h.html#aa8093191c625fea6573ecce66a2c5e15">02837</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH3_SRCADDR2  _SFR_MEM8(0x014A)</span>
<a name="l02838"></a><a class="code" href="iox128a1_8h.html#a630ea75553ed218218eabea3e5aa29c6">02838</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH3_DESTADDR0  _SFR_MEM8(0x014C)</span>
<a name="l02839"></a><a class="code" href="iox128a1_8h.html#aa20eebc402d6f116ae96cd14f75559de">02839</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH3_DESTADDR1  _SFR_MEM8(0x014D)</span>
<a name="l02840"></a><a class="code" href="iox128a1_8h.html#a4a69a3608bd47c5ebb64e6d013d35e2a">02840</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH3_DESTADDR2  _SFR_MEM8(0x014E)</span>
<a name="l02841"></a>02841 <span class="preprocessor"></span>
<a name="l02842"></a>02842 <span class="comment">/* EVSYS - Event System */</span>
<a name="l02843"></a><a class="code" href="iox128a1_8h.html#a674750f9b5f53048ec96c44d7cff760e">02843</a> <span class="preprocessor">#define EVSYS_CH0MUX  _SFR_MEM8(0x0180)</span>
<a name="l02844"></a><a class="code" href="iox128a1_8h.html#a8deaf7039441cc457d6a78b5bc71fa86">02844</a> <span class="preprocessor"></span><span class="preprocessor">#define EVSYS_CH1MUX  _SFR_MEM8(0x0181)</span>
<a name="l02845"></a><a class="code" href="iox128a1_8h.html#ae63d85c2ccbc84985ec0020c5642844e">02845</a> <span class="preprocessor"></span><span class="preprocessor">#define EVSYS_CH2MUX  _SFR_MEM8(0x0182)</span>
<a name="l02846"></a><a class="code" href="iox128a1_8h.html#a9dad06f98c1bfe4bfd2d2992a6f5fcb6">02846</a> <span class="preprocessor"></span><span class="preprocessor">#define EVSYS_CH3MUX  _SFR_MEM8(0x0183)</span>
<a name="l02847"></a><a class="code" href="iox128a1_8h.html#a70fa82be87a9a0d6a393992685e73735">02847</a> <span class="preprocessor"></span><span class="preprocessor">#define EVSYS_CH4MUX  _SFR_MEM8(0x0184)</span>
<a name="l02848"></a><a class="code" href="iox128a1_8h.html#a19cf76143163382da1d75a38c3d2102c">02848</a> <span class="preprocessor"></span><span class="preprocessor">#define EVSYS_CH5MUX  _SFR_MEM8(0x0185)</span>
<a name="l02849"></a><a class="code" href="iox128a1_8h.html#aa1569b928509c81714a4034de2c6c6f0">02849</a> <span class="preprocessor"></span><span class="preprocessor">#define EVSYS_CH6MUX  _SFR_MEM8(0x0186)</span>
<a name="l02850"></a><a class="code" href="iox128a1_8h.html#ac1c4632559c3675d43f39315395c4663">02850</a> <span class="preprocessor"></span><span class="preprocessor">#define EVSYS_CH7MUX  _SFR_MEM8(0x0187)</span>
<a name="l02851"></a><a class="code" href="iox128a1_8h.html#a5a912fe812a5a7ca74cdfeb331d5adcd">02851</a> <span class="preprocessor"></span><span class="preprocessor">#define EVSYS_CH0CTRL  _SFR_MEM8(0x0188)</span>
<a name="l02852"></a><a class="code" href="iox128a1_8h.html#a4c299a7dfc2c621dbb79d2348496ccea">02852</a> <span class="preprocessor"></span><span class="preprocessor">#define EVSYS_CH1CTRL  _SFR_MEM8(0x0189)</span>
<a name="l02853"></a><a class="code" href="iox128a1_8h.html#a3e6dc2c30923c4021646d08c6eac75ba">02853</a> <span class="preprocessor"></span><span class="preprocessor">#define EVSYS_CH2CTRL  _SFR_MEM8(0x018A)</span>
<a name="l02854"></a><a class="code" href="iox128a1_8h.html#a17a271b5e228500e7ee7b4d2ab7e055a">02854</a> <span class="preprocessor"></span><span class="preprocessor">#define EVSYS_CH3CTRL  _SFR_MEM8(0x018B)</span>
<a name="l02855"></a><a class="code" href="iox128a1_8h.html#a4336ad18ba90def4655cac80e71d9f4b">02855</a> <span class="preprocessor"></span><span class="preprocessor">#define EVSYS_CH4CTRL  _SFR_MEM8(0x018C)</span>
<a name="l02856"></a><a class="code" href="iox128a1_8h.html#a83d4c8adb39a2f9d797d056c31e02ded">02856</a> <span class="preprocessor"></span><span class="preprocessor">#define EVSYS_CH5CTRL  _SFR_MEM8(0x018D)</span>
<a name="l02857"></a><a class="code" href="iox128a1_8h.html#aa05180b2f739f5b0b745f2cdcfcc0d72">02857</a> <span class="preprocessor"></span><span class="preprocessor">#define EVSYS_CH6CTRL  _SFR_MEM8(0x018E)</span>
<a name="l02858"></a><a class="code" href="iox128a1_8h.html#ad053d2019756969b121d04c4752ed3ce">02858</a> <span class="preprocessor"></span><span class="preprocessor">#define EVSYS_CH7CTRL  _SFR_MEM8(0x018F)</span>
<a name="l02859"></a><a class="code" href="iox128a1_8h.html#a2df5bb2c696f43d488ff5e281288b477">02859</a> <span class="preprocessor"></span><span class="preprocessor">#define EVSYS_STROBE  _SFR_MEM8(0x0190)</span>
<a name="l02860"></a><a class="code" href="iox128a1_8h.html#aae95c9644c75af02fbc16506c2ec39be">02860</a> <span class="preprocessor"></span><span class="preprocessor">#define EVSYS_DATA  _SFR_MEM8(0x0191)</span>
<a name="l02861"></a>02861 <span class="preprocessor"></span>
<a name="l02862"></a>02862 <span class="comment">/* NVM - Non Volatile Memory Controller */</span>
<a name="l02863"></a><a class="code" href="iox128a1_8h.html#a6ba0a14408ca3e95e8ba8364ccb0223f">02863</a> <span class="preprocessor">#define NVM_ADDR0  _SFR_MEM8(0x01C0)</span>
<a name="l02864"></a><a class="code" href="iox128a1_8h.html#ac5b5cbbf06cecca397453160760e7f79">02864</a> <span class="preprocessor"></span><span class="preprocessor">#define NVM_ADDR1  _SFR_MEM8(0x01C1)</span>
<a name="l02865"></a><a class="code" href="iox128a1_8h.html#a903cdfe724ca66d9f377640e3076ec38">02865</a> <span class="preprocessor"></span><span class="preprocessor">#define NVM_ADDR2  _SFR_MEM8(0x01C2)</span>
<a name="l02866"></a><a class="code" href="iox128a1_8h.html#a5763d71ead2c8a1a8531234472833522">02866</a> <span class="preprocessor"></span><span class="preprocessor">#define NVM_DATA0  _SFR_MEM8(0x01C4)</span>
<a name="l02867"></a><a class="code" href="iox128a1_8h.html#ac1ea9ba0fb2d05f3b7fe2f79104fe8f0">02867</a> <span class="preprocessor"></span><span class="preprocessor">#define NVM_DATA1  _SFR_MEM8(0x01C5)</span>
<a name="l02868"></a><a class="code" href="iox128a1_8h.html#ab44db6e0155c133c4b153b4888e1ec94">02868</a> <span class="preprocessor"></span><span class="preprocessor">#define NVM_DATA2  _SFR_MEM8(0x01C6)</span>
<a name="l02869"></a><a class="code" href="iox128a1_8h.html#ae8713a9b6a8f9a367095ec5d3c4cc645">02869</a> <span class="preprocessor"></span><span class="preprocessor">#define NVM_CMD  _SFR_MEM8(0x01CA)</span>
<a name="l02870"></a><a class="code" href="iox128a1_8h.html#a673e40f9b14866d2c86575ed6df84313">02870</a> <span class="preprocessor"></span><span class="preprocessor">#define NVM_CTRLA  _SFR_MEM8(0x01CB)</span>
<a name="l02871"></a><a class="code" href="iox128a1_8h.html#a7dceabc09f3a45e5d620bb84b02a67ea">02871</a> <span class="preprocessor"></span><span class="preprocessor">#define NVM_CTRLB  _SFR_MEM8(0x01CC)</span>
<a name="l02872"></a><a class="code" href="iox128a1_8h.html#ab5b5e08c48da7474eaea4990f93a5fbb">02872</a> <span class="preprocessor"></span><span class="preprocessor">#define NVM_INTCTRL  _SFR_MEM8(0x01CD)</span>
<a name="l02873"></a><a class="code" href="iox128a1_8h.html#aa9ac78a56d6f57876e0eec6bedf58f1b">02873</a> <span class="preprocessor"></span><span class="preprocessor">#define NVM_STATUS  _SFR_MEM8(0x01CF)</span>
<a name="l02874"></a><a class="code" href="iox128a1_8h.html#ad35aef24ee85e97b6d523212edacb07c">02874</a> <span class="preprocessor"></span><span class="preprocessor">#define NVM_LOCKBITS  _SFR_MEM8(0x01D0)</span>
<a name="l02875"></a>02875 <span class="preprocessor"></span>
<a name="l02876"></a>02876 <span class="comment">/* ADCA - Analog to Digital Converter A */</span>
<a name="l02877"></a><a class="code" href="iox128a1_8h.html#a3aa7c150dd0031d8f065b3c5f98a2fbc">02877</a> <span class="preprocessor">#define ADCA_CTRLA  _SFR_MEM8(0x0200)</span>
<a name="l02878"></a><a class="code" href="iox128a1_8h.html#a4f335f73da7f8f46d59f6ba947448d21">02878</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCA_CTRLB  _SFR_MEM8(0x0201)</span>
<a name="l02879"></a><a class="code" href="iox128a1_8h.html#a7c02ac8419b9ce187116cd92c67f60d2">02879</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCA_REFCTRL  _SFR_MEM8(0x0202)</span>
<a name="l02880"></a><a class="code" href="iox128a1_8h.html#aacbd4ae4e50b7d6a526fe7b26c275e7e">02880</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCA_EVCTRL  _SFR_MEM8(0x0203)</span>
<a name="l02881"></a><a class="code" href="iox128a1_8h.html#aac88c9178a40238f8b142417c7006fc8">02881</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCA_PRESCALER  _SFR_MEM8(0x0204)</span>
<a name="l02882"></a><a class="code" href="iox128a1_8h.html#a123d7767b472aad1759304803c5156e2">02882</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCA_CALCTRL  _SFR_MEM8(0x0205)</span>
<a name="l02883"></a><a class="code" href="iox128a1_8h.html#a07d39fcffb00f9aa50f5ec682c5d778b">02883</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCA_INTFLAGS  _SFR_MEM8(0x0206)</span>
<a name="l02884"></a><a class="code" href="iox128a1_8h.html#a2dd4704da07a739f0c6969a7e3a49a65">02884</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCA_CAL  _SFR_MEM16(0x020C)</span>
<a name="l02885"></a><a class="code" href="iox128a1_8h.html#a50585cd072a1f5f2575dc7f0e7a97d08">02885</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCA_CH0RES  _SFR_MEM16(0x0210)</span>
<a name="l02886"></a><a class="code" href="iox128a1_8h.html#a3035eb416016c3f1f21bfe27a186949d">02886</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCA_CH1RES  _SFR_MEM16(0x0212)</span>
<a name="l02887"></a><a class="code" href="iox128a1_8h.html#a3a07cd7616dcf86de6cf5328bdb2c661">02887</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCA_CH2RES  _SFR_MEM16(0x0214)</span>
<a name="l02888"></a><a class="code" href="iox128a1_8h.html#adfb871a442e2a2740ca8fa51d50d0f38">02888</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCA_CH3RES  _SFR_MEM16(0x0216)</span>
<a name="l02889"></a><a class="code" href="iox128a1_8h.html#a8960f6f232ef1c83ba2ce018fa2f0c9b">02889</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCA_CMP  _SFR_MEM16(0x0218)</span>
<a name="l02890"></a><a class="code" href="iox128a1_8h.html#ad36e69dd9da30654b6a01d805f25d9b9">02890</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCA_CH0_CTRL  _SFR_MEM8(0x0220)</span>
<a name="l02891"></a><a class="code" href="iox128a1_8h.html#a145597387772eb7e36ac0a161ee3e74c">02891</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCA_CH0_MUXCTRL  _SFR_MEM8(0x0221)</span>
<a name="l02892"></a><a class="code" href="iox128a1_8h.html#a9397e60cc0b8fe53ce56bb97b6646b81">02892</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCA_CH0_INTCTRL  _SFR_MEM8(0x0222)</span>
<a name="l02893"></a><a class="code" href="iox128a1_8h.html#acb22d6ad49a320710eeca782873a5e90">02893</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCA_CH0_INTFLAGS  _SFR_MEM8(0x0223)</span>
<a name="l02894"></a><a class="code" href="iox128a1_8h.html#af6da8ef21cae3bb695aaa6ca56327ef6">02894</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCA_CH0_RES  _SFR_MEM16(0x0224)</span>
<a name="l02895"></a><a class="code" href="iox128a1_8h.html#ae3c2e38e3147d971516be64dda9a0b39">02895</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCA_CH1_CTRL  _SFR_MEM8(0x0228)</span>
<a name="l02896"></a><a class="code" href="iox128a1_8h.html#a72de8b6aef4873581205cc0583ca9ee6">02896</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCA_CH1_MUXCTRL  _SFR_MEM8(0x0229)</span>
<a name="l02897"></a><a class="code" href="iox128a1_8h.html#a8b0429420c080c0504ee0bebd4db9016">02897</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCA_CH1_INTCTRL  _SFR_MEM8(0x022A)</span>
<a name="l02898"></a><a class="code" href="iox128a1_8h.html#a7f0f5f48ff78abb4bb1d2f79229422ec">02898</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCA_CH1_INTFLAGS  _SFR_MEM8(0x022B)</span>
<a name="l02899"></a><a class="code" href="iox128a1_8h.html#ae3a2f4b5100b84ca481eb4aa71fb46b1">02899</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCA_CH1_RES  _SFR_MEM16(0x022C)</span>
<a name="l02900"></a><a class="code" href="iox128a1_8h.html#a2262c7317c9410733e0c25257628d6dd">02900</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCA_CH2_CTRL  _SFR_MEM8(0x0230)</span>
<a name="l02901"></a><a class="code" href="iox128a1_8h.html#af31ae8ea63cd29dcec32bcf5e5bcbb69">02901</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCA_CH2_MUXCTRL  _SFR_MEM8(0x0231)</span>
<a name="l02902"></a><a class="code" href="iox128a1_8h.html#ad89e4a79c4e0214f214fb7882bdb1d36">02902</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCA_CH2_INTCTRL  _SFR_MEM8(0x0232)</span>
<a name="l02903"></a><a class="code" href="iox128a1_8h.html#a7e2a681f92db8e83b2636996f9e6ba3d">02903</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCA_CH2_INTFLAGS  _SFR_MEM8(0x0233)</span>
<a name="l02904"></a><a class="code" href="iox128a1_8h.html#a004b638f1e3795979b30ae2d1a470a0d">02904</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCA_CH2_RES  _SFR_MEM16(0x0234)</span>
<a name="l02905"></a><a class="code" href="iox128a1_8h.html#a6ed2e8c62189fbac4d3d00ef6b0e6274">02905</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCA_CH3_CTRL  _SFR_MEM8(0x0238)</span>
<a name="l02906"></a><a class="code" href="iox128a1_8h.html#a0e731a581fd960f993b5af24cea174e6">02906</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCA_CH3_MUXCTRL  _SFR_MEM8(0x0239)</span>
<a name="l02907"></a><a class="code" href="iox128a1_8h.html#a91a80657c8a31d60cc3504a1e16907d8">02907</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCA_CH3_INTCTRL  _SFR_MEM8(0x023A)</span>
<a name="l02908"></a><a class="code" href="iox128a1_8h.html#a386a4481baa3fc0d1c1d2bc5e6321369">02908</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCA_CH3_INTFLAGS  _SFR_MEM8(0x023B)</span>
<a name="l02909"></a><a class="code" href="iox128a1_8h.html#a87b155c5bc7de8125381dae8fb9bf3ab">02909</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCA_CH3_RES  _SFR_MEM16(0x023C)</span>
<a name="l02910"></a>02910 <span class="preprocessor"></span>
<a name="l02911"></a>02911 <span class="comment">/* ADCB - Analog to Digital Converter B */</span>
<a name="l02912"></a><a class="code" href="iox128a1_8h.html#ab97249c18a3a5407bd14ff0458fe3ae3">02912</a> <span class="preprocessor">#define ADCB_CTRLA  _SFR_MEM8(0x0240)</span>
<a name="l02913"></a><a class="code" href="iox128a1_8h.html#a4e1c57ad1afd49ddd478db8870959754">02913</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCB_CTRLB  _SFR_MEM8(0x0241)</span>
<a name="l02914"></a><a class="code" href="iox128a1_8h.html#a37468708558a821932b650f3719fb7e0">02914</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCB_REFCTRL  _SFR_MEM8(0x0242)</span>
<a name="l02915"></a><a class="code" href="iox128a1_8h.html#a39f8ad118050349b115b3235e4827c42">02915</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCB_EVCTRL  _SFR_MEM8(0x0243)</span>
<a name="l02916"></a><a class="code" href="iox128a1_8h.html#a3c36348e390b0f7dbb1ab3f1a5a4ffc6">02916</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCB_PRESCALER  _SFR_MEM8(0x0244)</span>
<a name="l02917"></a><a class="code" href="iox128a1_8h.html#a02b21a89b2ba14f83d4c23996c2da9e0">02917</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCB_CALCTRL  _SFR_MEM8(0x0245)</span>
<a name="l02918"></a><a class="code" href="iox128a1_8h.html#a30fef0156127e52766e46fbbd9479605">02918</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCB_INTFLAGS  _SFR_MEM8(0x0246)</span>
<a name="l02919"></a><a class="code" href="iox128a1_8h.html#ac03a6a47b6d90413d413a2b172680675">02919</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCB_CAL  _SFR_MEM16(0x024C)</span>
<a name="l02920"></a><a class="code" href="iox128a1_8h.html#a25d98829258e4ecab7796ec983094844">02920</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCB_CH0RES  _SFR_MEM16(0x0250)</span>
<a name="l02921"></a><a class="code" href="iox128a1_8h.html#ae5eae04f53f8203f528488dc08e72909">02921</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCB_CH1RES  _SFR_MEM16(0x0252)</span>
<a name="l02922"></a><a class="code" href="iox128a1_8h.html#a711963cf5825a78765facce05e23929e">02922</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCB_CH2RES  _SFR_MEM16(0x0254)</span>
<a name="l02923"></a><a class="code" href="iox128a1_8h.html#a3141c462f6ef26dace585fd284804ffe">02923</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCB_CH3RES  _SFR_MEM16(0x0256)</span>
<a name="l02924"></a><a class="code" href="iox128a1_8h.html#ae66d24c28111f942505f31ba62915423">02924</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCB_CMP  _SFR_MEM16(0x0258)</span>
<a name="l02925"></a><a class="code" href="iox128a1_8h.html#a80d56bf64c42c8d28be8168d5e8734f5">02925</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCB_CH0_CTRL  _SFR_MEM8(0x0260)</span>
<a name="l02926"></a><a class="code" href="iox128a1_8h.html#a6e883493067e11f4fc454848d97d9050">02926</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCB_CH0_MUXCTRL  _SFR_MEM8(0x0261)</span>
<a name="l02927"></a><a class="code" href="iox128a1_8h.html#aa7e5cec806000a4442acfed5386c88c8">02927</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCB_CH0_INTCTRL  _SFR_MEM8(0x0262)</span>
<a name="l02928"></a><a class="code" href="iox128a1_8h.html#a4eb8fc90c2c65af8187ffae5b0d60f64">02928</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCB_CH0_INTFLAGS  _SFR_MEM8(0x0263)</span>
<a name="l02929"></a><a class="code" href="iox128a1_8h.html#a1edee7de119c3bee0cd15363e0a3cf65">02929</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCB_CH0_RES  _SFR_MEM16(0x0264)</span>
<a name="l02930"></a><a class="code" href="iox128a1_8h.html#a313ddf7947fcab034e1ca405b77ff476">02930</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCB_CH1_CTRL  _SFR_MEM8(0x0268)</span>
<a name="l02931"></a><a class="code" href="iox128a1_8h.html#af4c26ccd48650fb1be9737392bef0b71">02931</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCB_CH1_MUXCTRL  _SFR_MEM8(0x0269)</span>
<a name="l02932"></a><a class="code" href="iox128a1_8h.html#a1caf2b84d680574feb2cde49da8a1a9a">02932</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCB_CH1_INTCTRL  _SFR_MEM8(0x026A)</span>
<a name="l02933"></a><a class="code" href="iox128a1_8h.html#a821d81c41981bf6044c5b50a0aea2d7c">02933</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCB_CH1_INTFLAGS  _SFR_MEM8(0x026B)</span>
<a name="l02934"></a><a class="code" href="iox128a1_8h.html#aa78c3d140b7bb8c7f91290aa94ee1f43">02934</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCB_CH1_RES  _SFR_MEM16(0x026C)</span>
<a name="l02935"></a><a class="code" href="iox128a1_8h.html#a21e0f34586f61297aa3648690165a0dd">02935</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCB_CH2_CTRL  _SFR_MEM8(0x0270)</span>
<a name="l02936"></a><a class="code" href="iox128a1_8h.html#a2ac9950af2dd18f1a92b51fef4dbd96b">02936</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCB_CH2_MUXCTRL  _SFR_MEM8(0x0271)</span>
<a name="l02937"></a><a class="code" href="iox128a1_8h.html#af319c00142059c96a890b5e0773844cb">02937</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCB_CH2_INTCTRL  _SFR_MEM8(0x0272)</span>
<a name="l02938"></a><a class="code" href="iox128a1_8h.html#aab72a3973cef3518c0e7de266b0d1d3a">02938</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCB_CH2_INTFLAGS  _SFR_MEM8(0x0273)</span>
<a name="l02939"></a><a class="code" href="iox128a1_8h.html#a5bb2b07ec6a5cb201dca7c70a6aa0745">02939</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCB_CH2_RES  _SFR_MEM16(0x0274)</span>
<a name="l02940"></a><a class="code" href="iox128a1_8h.html#a28ba33332fd7c25b5e673ae4b843ba5e">02940</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCB_CH3_CTRL  _SFR_MEM8(0x0278)</span>
<a name="l02941"></a><a class="code" href="iox128a1_8h.html#a5773f46252348878a719a57e77f6690e">02941</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCB_CH3_MUXCTRL  _SFR_MEM8(0x0279)</span>
<a name="l02942"></a><a class="code" href="iox128a1_8h.html#acc874922fd650a5a799b0edb81b58a3e">02942</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCB_CH3_INTCTRL  _SFR_MEM8(0x027A)</span>
<a name="l02943"></a><a class="code" href="iox128a1_8h.html#ada61dd2a535a62c9e090be68cfaba0e8">02943</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCB_CH3_INTFLAGS  _SFR_MEM8(0x027B)</span>
<a name="l02944"></a><a class="code" href="iox128a1_8h.html#a51250fcf9fe26e7b729fe466203761a0">02944</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCB_CH3_RES  _SFR_MEM16(0x027C)</span>
<a name="l02945"></a>02945 <span class="preprocessor"></span>
<a name="l02946"></a>02946 <span class="comment">/* DACA - Digital to Analog Converter A */</span>
<a name="l02947"></a><a class="code" href="iox128a1_8h.html#aa48fdc71f63960ff39dd6ca98e9415df">02947</a> <span class="preprocessor">#define DACA_CTRLA  _SFR_MEM8(0x0300)</span>
<a name="l02948"></a><a class="code" href="iox128a1_8h.html#ac35905698df49ef759c0340cca2a2b0f">02948</a> <span class="preprocessor"></span><span class="preprocessor">#define DACA_CTRLB  _SFR_MEM8(0x0301)</span>
<a name="l02949"></a><a class="code" href="iox128a1_8h.html#acba0c2c2551473d3201866886260fdea">02949</a> <span class="preprocessor"></span><span class="preprocessor">#define DACA_CTRLC  _SFR_MEM8(0x0302)</span>
<a name="l02950"></a><a class="code" href="iox128a1_8h.html#ae1dfba088c0c44f637b60baef33dc4c0">02950</a> <span class="preprocessor"></span><span class="preprocessor">#define DACA_EVCTRL  _SFR_MEM8(0x0303)</span>
<a name="l02951"></a><a class="code" href="iox128a1_8h.html#a5b0352ca35b7aed933551ca44cf94b47">02951</a> <span class="preprocessor"></span><span class="preprocessor">#define DACA_TIMCTRL  _SFR_MEM8(0x0304)</span>
<a name="l02952"></a><a class="code" href="iox128a1_8h.html#a2caef865a428e1aabeade1699c50de5a">02952</a> <span class="preprocessor"></span><span class="preprocessor">#define DACA_STATUS  _SFR_MEM8(0x0305)</span>
<a name="l02953"></a><a class="code" href="iox128a1_8h.html#a1aaf817ac7f7315ceb8aaa75b154f248">02953</a> <span class="preprocessor"></span><span class="preprocessor">#define DACA_GAINCAL  _SFR_MEM8(0x0308)</span>
<a name="l02954"></a><a class="code" href="iox128a1_8h.html#a989bf5cbb5cdbe20241c3b79d97ae0ca">02954</a> <span class="preprocessor"></span><span class="preprocessor">#define DACA_OFFSETCAL  _SFR_MEM8(0x0309)</span>
<a name="l02955"></a><a class="code" href="iox128a1_8h.html#a1b456929c77afef523d60bbf4ce12876">02955</a> <span class="preprocessor"></span><span class="preprocessor">#define DACA_CH0DATA  _SFR_MEM16(0x0318)</span>
<a name="l02956"></a><a class="code" href="iox128a1_8h.html#acd3abcd800257ca18b630bf986934d73">02956</a> <span class="preprocessor"></span><span class="preprocessor">#define DACA_CH1DATA  _SFR_MEM16(0x031A)</span>
<a name="l02957"></a>02957 <span class="preprocessor"></span>
<a name="l02958"></a>02958 <span class="comment">/* DACB - Digital to Analog Converter B */</span>
<a name="l02959"></a><a class="code" href="iox128a1_8h.html#a8a165b7e01d05d97c956a4c0df497b03">02959</a> <span class="preprocessor">#define DACB_CTRLA  _SFR_MEM8(0x0320)</span>
<a name="l02960"></a><a class="code" href="iox128a1_8h.html#a778531c505dd15bd9fcadec41a80dc5b">02960</a> <span class="preprocessor"></span><span class="preprocessor">#define DACB_CTRLB  _SFR_MEM8(0x0321)</span>
<a name="l02961"></a><a class="code" href="iox128a1_8h.html#af0bf02be219efc1dca21e4c506921d20">02961</a> <span class="preprocessor"></span><span class="preprocessor">#define DACB_CTRLC  _SFR_MEM8(0x0322)</span>
<a name="l02962"></a><a class="code" href="iox128a1_8h.html#a90fe7d490ee81027e5f651dbb14f7024">02962</a> <span class="preprocessor"></span><span class="preprocessor">#define DACB_EVCTRL  _SFR_MEM8(0x0323)</span>
<a name="l02963"></a><a class="code" href="iox128a1_8h.html#a33fe274ad9dba03eb82c9627933e9291">02963</a> <span class="preprocessor"></span><span class="preprocessor">#define DACB_TIMCTRL  _SFR_MEM8(0x0324)</span>
<a name="l02964"></a><a class="code" href="iox128a1_8h.html#a76de425191a76adb1bd60b81a6477ac5">02964</a> <span class="preprocessor"></span><span class="preprocessor">#define DACB_STATUS  _SFR_MEM8(0x0325)</span>
<a name="l02965"></a><a class="code" href="iox128a1_8h.html#a6d1aff886005c3b94ff7b5e69562c9d6">02965</a> <span class="preprocessor"></span><span class="preprocessor">#define DACB_GAINCAL  _SFR_MEM8(0x0328)</span>
<a name="l02966"></a><a class="code" href="iox128a1_8h.html#a46c7e075c2dd68b4763107aabc019e64">02966</a> <span class="preprocessor"></span><span class="preprocessor">#define DACB_OFFSETCAL  _SFR_MEM8(0x0329)</span>
<a name="l02967"></a><a class="code" href="iox128a1_8h.html#a235b8eae31305ddea1331f12813555e8">02967</a> <span class="preprocessor"></span><span class="preprocessor">#define DACB_CH0DATA  _SFR_MEM16(0x0338)</span>
<a name="l02968"></a><a class="code" href="iox128a1_8h.html#a918b84864174562cd27ba14e65f9e632">02968</a> <span class="preprocessor"></span><span class="preprocessor">#define DACB_CH1DATA  _SFR_MEM16(0x033A)</span>
<a name="l02969"></a>02969 <span class="preprocessor"></span>
<a name="l02970"></a>02970 <span class="comment">/* ACA - Analog Comparator A */</span>
<a name="l02971"></a><a class="code" href="iox128a1_8h.html#a10ff36df9c136f8366bb823e9b43147b">02971</a> <span class="preprocessor">#define ACA_AC0CTRL  _SFR_MEM8(0x0380)</span>
<a name="l02972"></a><a class="code" href="iox128a1_8h.html#a4e45f3d77e8bd2ed63e2e718fd4bd47b">02972</a> <span class="preprocessor"></span><span class="preprocessor">#define ACA_AC1CTRL  _SFR_MEM8(0x0381)</span>
<a name="l02973"></a><a class="code" href="iox128a1_8h.html#a8444a4d3aabc9b46a1d33c4baeeb4ed8">02973</a> <span class="preprocessor"></span><span class="preprocessor">#define ACA_AC0MUXCTRL  _SFR_MEM8(0x0382)</span>
<a name="l02974"></a><a class="code" href="iox128a1_8h.html#a3b5608b6df061c45996d8c26158a64f0">02974</a> <span class="preprocessor"></span><span class="preprocessor">#define ACA_AC1MUXCTRL  _SFR_MEM8(0x0383)</span>
<a name="l02975"></a><a class="code" href="iox128a1_8h.html#a018ab2874c1ca709f603430a96017c08">02975</a> <span class="preprocessor"></span><span class="preprocessor">#define ACA_CTRLA  _SFR_MEM8(0x0384)</span>
<a name="l02976"></a><a class="code" href="iox128a1_8h.html#adecbfcb75a8a01ac6dfdc9081fefb651">02976</a> <span class="preprocessor"></span><span class="preprocessor">#define ACA_CTRLB  _SFR_MEM8(0x0385)</span>
<a name="l02977"></a><a class="code" href="iox128a1_8h.html#a21df4a7cf98b58e97fb6073692da5ac0">02977</a> <span class="preprocessor"></span><span class="preprocessor">#define ACA_WINCTRL  _SFR_MEM8(0x0386)</span>
<a name="l02978"></a><a class="code" href="iox128a1_8h.html#a727b4d118a34e7fd1000b1ef472542b6">02978</a> <span class="preprocessor"></span><span class="preprocessor">#define ACA_STATUS  _SFR_MEM8(0x0387)</span>
<a name="l02979"></a>02979 <span class="preprocessor"></span>
<a name="l02980"></a>02980 <span class="comment">/* ACB - Analog Comparator B */</span>
<a name="l02981"></a><a class="code" href="iox128a1_8h.html#af44c92af778c9ea742da7dc2bb6b894e">02981</a> <span class="preprocessor">#define ACB_AC0CTRL  _SFR_MEM8(0x0390)</span>
<a name="l02982"></a><a class="code" href="iox128a1_8h.html#aea3b36df6073333458fb3377d341b04d">02982</a> <span class="preprocessor"></span><span class="preprocessor">#define ACB_AC1CTRL  _SFR_MEM8(0x0391)</span>
<a name="l02983"></a><a class="code" href="iox128a1_8h.html#ab776a5452f9617beff4cf3f7ebf799f4">02983</a> <span class="preprocessor"></span><span class="preprocessor">#define ACB_AC0MUXCTRL  _SFR_MEM8(0x0392)</span>
<a name="l02984"></a><a class="code" href="iox128a1_8h.html#ab7cd98eef1abe6c571ac6f6f97abb22e">02984</a> <span class="preprocessor"></span><span class="preprocessor">#define ACB_AC1MUXCTRL  _SFR_MEM8(0x0393)</span>
<a name="l02985"></a><a class="code" href="iox128a1_8h.html#ad8ee2215b60d2010e4be8e88e64a1c40">02985</a> <span class="preprocessor"></span><span class="preprocessor">#define ACB_CTRLA  _SFR_MEM8(0x0394)</span>
<a name="l02986"></a><a class="code" href="iox128a1_8h.html#af1fe569bca2a36e093828b36958ad376">02986</a> <span class="preprocessor"></span><span class="preprocessor">#define ACB_CTRLB  _SFR_MEM8(0x0395)</span>
<a name="l02987"></a><a class="code" href="iox128a1_8h.html#a078c2988230de98c8c5ca8440546f2fb">02987</a> <span class="preprocessor"></span><span class="preprocessor">#define ACB_WINCTRL  _SFR_MEM8(0x0396)</span>
<a name="l02988"></a><a class="code" href="iox128a1_8h.html#ad9a584373e4a0c60729d1670248f0fb6">02988</a> <span class="preprocessor"></span><span class="preprocessor">#define ACB_STATUS  _SFR_MEM8(0x0397)</span>
<a name="l02989"></a>02989 <span class="preprocessor"></span>
<a name="l02990"></a>02990 <span class="comment">/* RTC - Real-Time Counter */</span>
<a name="l02991"></a><a class="code" href="iox128a1_8h.html#a26dbaa134802d8afcf9ce0e0cb08d094">02991</a> <span class="preprocessor">#define RTC_CTRL  _SFR_MEM8(0x0400)</span>
<a name="l02992"></a><a class="code" href="iox128a1_8h.html#aeb389d231fa21c37893a5333af8d72d2">02992</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_STATUS  _SFR_MEM8(0x0401)</span>
<a name="l02993"></a><a class="code" href="iox128a1_8h.html#ac703d3d9e85cd10c446ace07e3d82fcf">02993</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_INTCTRL  _SFR_MEM8(0x0402)</span>
<a name="l02994"></a><a class="code" href="iox128a1_8h.html#aff6edca85e7a1e7d204ee806e577874a">02994</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_INTFLAGS  _SFR_MEM8(0x0403)</span>
<a name="l02995"></a><a class="code" href="iox128a1_8h.html#a3a5c473798a44a09591ac35eb2ec6b3e">02995</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_TEMP  _SFR_MEM8(0x0404)</span>
<a name="l02996"></a><a class="code" href="iox128a1_8h.html#aff2ca0f2dce48864e3874b3ea2fc8125">02996</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_CNT  _SFR_MEM16(0x0408)</span>
<a name="l02997"></a><a class="code" href="iox128a1_8h.html#a0d92addc887a2efd52c1fdb251c0a39d">02997</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_PER  _SFR_MEM16(0x040A)</span>
<a name="l02998"></a><a class="code" href="iox128a1_8h.html#a86ac204e10e677142f1a70b06e6a68d3">02998</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_COMP  _SFR_MEM16(0x040C)</span>
<a name="l02999"></a>02999 <span class="preprocessor"></span>
<a name="l03000"></a>03000 <span class="comment">/* EBI - External Bus Interface */</span>
<a name="l03001"></a><a class="code" href="iox128a1_8h.html#a7cab244449e3dcb1b6854b196c49df84">03001</a> <span class="preprocessor">#define EBI_CTRL  _SFR_MEM8(0x0440)</span>
<a name="l03002"></a><a class="code" href="iox128a1_8h.html#acf7c8a329f285b6eaf3aaca5158b2f67">03002</a> <span class="preprocessor"></span><span class="preprocessor">#define EBI_SDRAMCTRLA  _SFR_MEM8(0x0441)</span>
<a name="l03003"></a><a class="code" href="iox128a1_8h.html#a08d3d1211d82f70273b5a2fe36866204">03003</a> <span class="preprocessor"></span><span class="preprocessor">#define EBI_REFRESH  _SFR_MEM16(0x0444)</span>
<a name="l03004"></a><a class="code" href="iox128a1_8h.html#a0e6f238ed8fb23dd49f228ddc4d683b1">03004</a> <span class="preprocessor"></span><span class="preprocessor">#define EBI_INITDLY  _SFR_MEM16(0x0446)</span>
<a name="l03005"></a><a class="code" href="iox128a1_8h.html#a242f38f60bfac6ec23adb969d7744687">03005</a> <span class="preprocessor"></span><span class="preprocessor">#define EBI_SDRAMCTRLB  _SFR_MEM8(0x0448)</span>
<a name="l03006"></a><a class="code" href="iox128a1_8h.html#a35b6d07949ae745bee1e44399abf4ee5">03006</a> <span class="preprocessor"></span><span class="preprocessor">#define EBI_SDRAMCTRLC  _SFR_MEM8(0x0449)</span>
<a name="l03007"></a><a class="code" href="iox128a1_8h.html#ae3fc51868caaa3bfb2e262fc74f6aff8">03007</a> <span class="preprocessor"></span><span class="preprocessor">#define EBI_CS0_CTRLA  _SFR_MEM8(0x0450)</span>
<a name="l03008"></a><a class="code" href="iox128a1_8h.html#a8522003ac28a2ffba5f2fc2468853ba2">03008</a> <span class="preprocessor"></span><span class="preprocessor">#define EBI_CS0_CTRLB  _SFR_MEM8(0x0451)</span>
<a name="l03009"></a><a class="code" href="iox128a1_8h.html#a58c48816a8f127c5c663b52017b74c80">03009</a> <span class="preprocessor"></span><span class="preprocessor">#define EBI_CS0_BASEADDR  _SFR_MEM16(0x0452)</span>
<a name="l03010"></a><a class="code" href="iox128a1_8h.html#aa065f2801228acd5d8ce860b1dd1ed68">03010</a> <span class="preprocessor"></span><span class="preprocessor">#define EBI_CS1_CTRLA  _SFR_MEM8(0x0454)</span>
<a name="l03011"></a><a class="code" href="iox128a1_8h.html#ac1e40be07c0bd3e268419d612bfe10eb">03011</a> <span class="preprocessor"></span><span class="preprocessor">#define EBI_CS1_CTRLB  _SFR_MEM8(0x0455)</span>
<a name="l03012"></a><a class="code" href="iox128a1_8h.html#a31af5108f190c9b14232c1822f5c89ff">03012</a> <span class="preprocessor"></span><span class="preprocessor">#define EBI_CS1_BASEADDR  _SFR_MEM16(0x0456)</span>
<a name="l03013"></a><a class="code" href="iox128a1_8h.html#afcace528b1c5c81509678d821e76859b">03013</a> <span class="preprocessor"></span><span class="preprocessor">#define EBI_CS2_CTRLA  _SFR_MEM8(0x0458)</span>
<a name="l03014"></a><a class="code" href="iox128a1_8h.html#a9331ac21164ec06102a6eb4a7d2b451f">03014</a> <span class="preprocessor"></span><span class="preprocessor">#define EBI_CS2_CTRLB  _SFR_MEM8(0x0459)</span>
<a name="l03015"></a><a class="code" href="iox128a1_8h.html#a7ab61f35e56fecd1747eace1350b5b12">03015</a> <span class="preprocessor"></span><span class="preprocessor">#define EBI_CS2_BASEADDR  _SFR_MEM16(0x045A)</span>
<a name="l03016"></a><a class="code" href="iox128a1_8h.html#aef87826305e1bf2ebbfddefc296f41a9">03016</a> <span class="preprocessor"></span><span class="preprocessor">#define EBI_CS3_CTRLA  _SFR_MEM8(0x045C)</span>
<a name="l03017"></a><a class="code" href="iox128a1_8h.html#ab6c341383c6337836385c7104faf043a">03017</a> <span class="preprocessor"></span><span class="preprocessor">#define EBI_CS3_CTRLB  _SFR_MEM8(0x045D)</span>
<a name="l03018"></a><a class="code" href="iox128a1_8h.html#a8b36e6c8a53647dfedab91c7c0140b88">03018</a> <span class="preprocessor"></span><span class="preprocessor">#define EBI_CS3_BASEADDR  _SFR_MEM16(0x045E)</span>
<a name="l03019"></a>03019 <span class="preprocessor"></span>
<a name="l03020"></a>03020 <span class="comment">/* TWIC - Two-Wire Interface C */</span>
<a name="l03021"></a><a class="code" href="iox128a1_8h.html#a94ea9816f25bc3b5d4d11ffa9067f802">03021</a> <span class="preprocessor">#define TWIC_CTRL  _SFR_MEM8(0x0480)</span>
<a name="l03022"></a><a class="code" href="iox128a1_8h.html#a80dc77a2b85cd78529b7b979e5a5be95">03022</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIC_MASTER_CTRLA  _SFR_MEM8(0x0481)</span>
<a name="l03023"></a><a class="code" href="iox128a1_8h.html#acbceceecaad0089dfcd2904e351b302f">03023</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIC_MASTER_CTRLB  _SFR_MEM8(0x0482)</span>
<a name="l03024"></a><a class="code" href="iox128a1_8h.html#af2ff38fee2486f9bb41baa7f7d7ed73d">03024</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIC_MASTER_CTRLC  _SFR_MEM8(0x0483)</span>
<a name="l03025"></a><a class="code" href="iox128a1_8h.html#a7921d6ba3b76dbcdca487dd108b38ea2">03025</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIC_MASTER_STATUS  _SFR_MEM8(0x0484)</span>
<a name="l03026"></a><a class="code" href="iox128a1_8h.html#a1e58160c26da2582db680ece2d81f02d">03026</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIC_MASTER_BAUD  _SFR_MEM8(0x0485)</span>
<a name="l03027"></a><a class="code" href="iox128a1_8h.html#ad820401b51ae012163f007a84004a12c">03027</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIC_MASTER_ADDR  _SFR_MEM8(0x0486)</span>
<a name="l03028"></a><a class="code" href="iox128a1_8h.html#a2dcd939e8a0592b8a23f0ab6c84aa47c">03028</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIC_MASTER_DATA  _SFR_MEM8(0x0487)</span>
<a name="l03029"></a><a class="code" href="iox128a1_8h.html#aea944e9be05d1b9da18dc992a789bd7c">03029</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIC_SLAVE_CTRLA  _SFR_MEM8(0x0488)</span>
<a name="l03030"></a><a class="code" href="iox128a1_8h.html#ab2c2c37c64429ab4488f1c7ee9df2cb5">03030</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIC_SLAVE_CTRLB  _SFR_MEM8(0x0489)</span>
<a name="l03031"></a><a class="code" href="iox128a1_8h.html#a5e74e7c8d6748b2e20db139b3961976b">03031</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIC_SLAVE_STATUS  _SFR_MEM8(0x048A)</span>
<a name="l03032"></a><a class="code" href="iox128a1_8h.html#a1e0e453ffc2aeee93e2507682b704716">03032</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIC_SLAVE_ADDR  _SFR_MEM8(0x048B)</span>
<a name="l03033"></a><a class="code" href="iox128a1_8h.html#a331e3403ac1d45e019f92b56d4d924e6">03033</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIC_SLAVE_DATA  _SFR_MEM8(0x048C)</span>
<a name="l03034"></a><a class="code" href="iox128a1_8h.html#a786b03a53fb805542e7c1a8baa68bfd1">03034</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIC_SLAVE_ADDRMASK  _SFR_MEM8(0x048D)</span>
<a name="l03035"></a>03035 <span class="preprocessor"></span>
<a name="l03036"></a>03036 <span class="comment">/* TWID - Two-Wire Interface D */</span>
<a name="l03037"></a><a class="code" href="iox128a1_8h.html#adeba4a9007504bbb70cf20788416144b">03037</a> <span class="preprocessor">#define TWID_CTRL  _SFR_MEM8(0x0490)</span>
<a name="l03038"></a><a class="code" href="iox128a1_8h.html#af5afa4f034b43e7f4c9c302245260b14">03038</a> <span class="preprocessor"></span><span class="preprocessor">#define TWID_MASTER_CTRLA  _SFR_MEM8(0x0491)</span>
<a name="l03039"></a><a class="code" href="iox128a1_8h.html#ad8e44bca49d2431f5736bc45be2dbedf">03039</a> <span class="preprocessor"></span><span class="preprocessor">#define TWID_MASTER_CTRLB  _SFR_MEM8(0x0492)</span>
<a name="l03040"></a><a class="code" href="iox128a1_8h.html#a3a3b85f6552442dfa608f43b3cbdb207">03040</a> <span class="preprocessor"></span><span class="preprocessor">#define TWID_MASTER_CTRLC  _SFR_MEM8(0x0493)</span>
<a name="l03041"></a><a class="code" href="iox128a1_8h.html#a7cdfeeeb6c9d55e41dee46a98d59693f">03041</a> <span class="preprocessor"></span><span class="preprocessor">#define TWID_MASTER_STATUS  _SFR_MEM8(0x0494)</span>
<a name="l03042"></a><a class="code" href="iox128a1_8h.html#a279faad5411aa95ef5ea74a3a4612a68">03042</a> <span class="preprocessor"></span><span class="preprocessor">#define TWID_MASTER_BAUD  _SFR_MEM8(0x0495)</span>
<a name="l03043"></a><a class="code" href="iox128a1_8h.html#ae4ad64860261342581386297cd19ae69">03043</a> <span class="preprocessor"></span><span class="preprocessor">#define TWID_MASTER_ADDR  _SFR_MEM8(0x0496)</span>
<a name="l03044"></a><a class="code" href="iox128a1_8h.html#afdaa9452ebfc4681e9dd7186f2fd175e">03044</a> <span class="preprocessor"></span><span class="preprocessor">#define TWID_MASTER_DATA  _SFR_MEM8(0x0497)</span>
<a name="l03045"></a><a class="code" href="iox128a1_8h.html#af92602d15e3e12ea4962014157b43594">03045</a> <span class="preprocessor"></span><span class="preprocessor">#define TWID_SLAVE_CTRLA  _SFR_MEM8(0x0498)</span>
<a name="l03046"></a><a class="code" href="iox128a1_8h.html#a804c1bbdae54cd0ecd652d185bc5000a">03046</a> <span class="preprocessor"></span><span class="preprocessor">#define TWID_SLAVE_CTRLB  _SFR_MEM8(0x0499)</span>
<a name="l03047"></a><a class="code" href="iox128a1_8h.html#a1c03cb51a9266fa881cb01f0cc1d9912">03047</a> <span class="preprocessor"></span><span class="preprocessor">#define TWID_SLAVE_STATUS  _SFR_MEM8(0x049A)</span>
<a name="l03048"></a><a class="code" href="iox128a1_8h.html#a0a59bc442e2ae0273a374deb10834f98">03048</a> <span class="preprocessor"></span><span class="preprocessor">#define TWID_SLAVE_ADDR  _SFR_MEM8(0x049B)</span>
<a name="l03049"></a><a class="code" href="iox128a1_8h.html#a88e4a54214567d2d96bf0ba7b9934305">03049</a> <span class="preprocessor"></span><span class="preprocessor">#define TWID_SLAVE_DATA  _SFR_MEM8(0x049C)</span>
<a name="l03050"></a><a class="code" href="iox128a1_8h.html#aaeee68a2f2c78893ccf93ee97e2d3b06">03050</a> <span class="preprocessor"></span><span class="preprocessor">#define TWID_SLAVE_ADDRMASK  _SFR_MEM8(0x049D)</span>
<a name="l03051"></a>03051 <span class="preprocessor"></span>
<a name="l03052"></a>03052 <span class="comment">/* TWIE - Two-Wire Interface E */</span>
<a name="l03053"></a><a class="code" href="iox128a1_8h.html#a42b868ae51ddab3efaadf7c43accc2ac">03053</a> <span class="preprocessor">#define TWIE_CTRL  _SFR_MEM8(0x04A0)</span>
<a name="l03054"></a><a class="code" href="iox128a1_8h.html#a18a4a9ba57ae4225f6494a6977f49eca">03054</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIE_MASTER_CTRLA  _SFR_MEM8(0x04A1)</span>
<a name="l03055"></a><a class="code" href="iox128a1_8h.html#afc77376b9882e297e3aa8bd55ec9ffa3">03055</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIE_MASTER_CTRLB  _SFR_MEM8(0x04A2)</span>
<a name="l03056"></a><a class="code" href="iox128a1_8h.html#a12f6249cd13ecd4614ebbd79cbbc8faa">03056</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIE_MASTER_CTRLC  _SFR_MEM8(0x04A3)</span>
<a name="l03057"></a><a class="code" href="iox128a1_8h.html#a0e74ab17da958a607d18a1d60cbc8f7a">03057</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIE_MASTER_STATUS  _SFR_MEM8(0x04A4)</span>
<a name="l03058"></a><a class="code" href="iox128a1_8h.html#a2613d4dbb7fb89db8b32903492471fa9">03058</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIE_MASTER_BAUD  _SFR_MEM8(0x04A5)</span>
<a name="l03059"></a><a class="code" href="iox128a1_8h.html#a5563e99986feca6990ddaecbea12dcf1">03059</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIE_MASTER_ADDR  _SFR_MEM8(0x04A6)</span>
<a name="l03060"></a><a class="code" href="iox128a1_8h.html#a4563b567c2d38a5447929914f4235492">03060</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIE_MASTER_DATA  _SFR_MEM8(0x04A7)</span>
<a name="l03061"></a><a class="code" href="iox128a1_8h.html#a50386e169eb8b49c8ab4327864199225">03061</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIE_SLAVE_CTRLA  _SFR_MEM8(0x04A8)</span>
<a name="l03062"></a><a class="code" href="iox128a1_8h.html#ac09b8aabc2ce7fa4d013cd5f902f2727">03062</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIE_SLAVE_CTRLB  _SFR_MEM8(0x04A9)</span>
<a name="l03063"></a><a class="code" href="iox128a1_8h.html#a9472667a4cdcdc69059ea064821386fa">03063</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIE_SLAVE_STATUS  _SFR_MEM8(0x04AA)</span>
<a name="l03064"></a><a class="code" href="iox128a1_8h.html#a39681b2c3a10033cae25012b18cfcadd">03064</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIE_SLAVE_ADDR  _SFR_MEM8(0x04AB)</span>
<a name="l03065"></a><a class="code" href="iox128a1_8h.html#a974dd2249e2060a3540dc58913db278b">03065</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIE_SLAVE_DATA  _SFR_MEM8(0x04AC)</span>
<a name="l03066"></a><a class="code" href="iox128a1_8h.html#af6cff5ac7d9e46843235cf06719dc91b">03066</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIE_SLAVE_ADDRMASK  _SFR_MEM8(0x04AD)</span>
<a name="l03067"></a>03067 <span class="preprocessor"></span>
<a name="l03068"></a>03068 <span class="comment">/* TWIF - Two-Wire Interface F */</span>
<a name="l03069"></a><a class="code" href="iox128a1_8h.html#a3701986051ed775bb1888d0ad38df074">03069</a> <span class="preprocessor">#define TWIF_CTRL  _SFR_MEM8(0x04B0)</span>
<a name="l03070"></a><a class="code" href="iox128a1_8h.html#a242e4e157777e31ee61926f8556006ea">03070</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIF_MASTER_CTRLA  _SFR_MEM8(0x04B1)</span>
<a name="l03071"></a><a class="code" href="iox128a1_8h.html#aa4db139edc8b734f297cbf8ec01774af">03071</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIF_MASTER_CTRLB  _SFR_MEM8(0x04B2)</span>
<a name="l03072"></a><a class="code" href="iox128a1_8h.html#a94aca07f438254a946965a32e8074110">03072</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIF_MASTER_CTRLC  _SFR_MEM8(0x04B3)</span>
<a name="l03073"></a><a class="code" href="iox128a1_8h.html#a91997d842f11c2da0d02914020994c27">03073</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIF_MASTER_STATUS  _SFR_MEM8(0x04B4)</span>
<a name="l03074"></a><a class="code" href="iox128a1_8h.html#af98bea2366bcd8d073d388e6b8ced2ab">03074</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIF_MASTER_BAUD  _SFR_MEM8(0x04B5)</span>
<a name="l03075"></a><a class="code" href="iox128a1_8h.html#ab5ae994b70e02b7835c23783b10492f5">03075</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIF_MASTER_ADDR  _SFR_MEM8(0x04B6)</span>
<a name="l03076"></a><a class="code" href="iox128a1_8h.html#a84c8e7b12b1ef4008d98ca123e68ec7f">03076</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIF_MASTER_DATA  _SFR_MEM8(0x04B7)</span>
<a name="l03077"></a><a class="code" href="iox128a1_8h.html#aba68bbb0bfc0da4aabbb8b28435ab26a">03077</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIF_SLAVE_CTRLA  _SFR_MEM8(0x04B8)</span>
<a name="l03078"></a><a class="code" href="iox128a1_8h.html#a6ff892fd4213305b88b9a324023cbdbe">03078</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIF_SLAVE_CTRLB  _SFR_MEM8(0x04B9)</span>
<a name="l03079"></a><a class="code" href="iox128a1_8h.html#a526b0011612fd8a404b4e050f7f3dba2">03079</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIF_SLAVE_STATUS  _SFR_MEM8(0x04BA)</span>
<a name="l03080"></a><a class="code" href="iox128a1_8h.html#a6f812c378211f408571f9643878e1662">03080</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIF_SLAVE_ADDR  _SFR_MEM8(0x04BB)</span>
<a name="l03081"></a><a class="code" href="iox128a1_8h.html#ab70b2c7c0d6beb4eca61042be0144b39">03081</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIF_SLAVE_DATA  _SFR_MEM8(0x04BC)</span>
<a name="l03082"></a><a class="code" href="iox128a1_8h.html#a325345cc39252b91d7c0f6e634310853">03082</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIF_SLAVE_ADDRMASK  _SFR_MEM8(0x04BD)</span>
<a name="l03083"></a>03083 <span class="preprocessor"></span>
<a name="l03084"></a>03084 <span class="comment">/* PORTA - Port A */</span>
<a name="l03085"></a><a class="code" href="iox128a1_8h.html#a969be84bcb27e427f9364b8ea62e43ae">03085</a> <span class="preprocessor">#define PORTA_DIR  _SFR_MEM8(0x0600)</span>
<a name="l03086"></a><a class="code" href="iox128a1_8h.html#ad2bf13443c8e92eb75d1465b20235d30">03086</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTA_DIRSET  _SFR_MEM8(0x0601)</span>
<a name="l03087"></a><a class="code" href="iox128a1_8h.html#a2c7e805f5d84f78d86615593b6dcd70f">03087</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTA_DIRCLR  _SFR_MEM8(0x0602)</span>
<a name="l03088"></a><a class="code" href="iox128a1_8h.html#a3534f6b7c0fc34ad48777e48378535d6">03088</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTA_DIRTGL  _SFR_MEM8(0x0603)</span>
<a name="l03089"></a><a class="code" href="iox128a1_8h.html#ac2975bd2135e73dfc9a97156f6bd536b">03089</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTA_OUT  _SFR_MEM8(0x0604)</span>
<a name="l03090"></a><a class="code" href="iox128a1_8h.html#ae9a9ed93cad65e835023eecbfa2a552f">03090</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTA_OUTSET  _SFR_MEM8(0x0605)</span>
<a name="l03091"></a><a class="code" href="iox128a1_8h.html#a0e586cce94ab3310ef6acf84e9b29242">03091</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTA_OUTCLR  _SFR_MEM8(0x0606)</span>
<a name="l03092"></a><a class="code" href="iox128a1_8h.html#a1801e55a184642447bf44c8d75658a47">03092</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTA_OUTTGL  _SFR_MEM8(0x0607)</span>
<a name="l03093"></a><a class="code" href="iox128a1_8h.html#ab7db7a8aac614be617ce2e8bd59ec711">03093</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTA_IN  _SFR_MEM8(0x0608)</span>
<a name="l03094"></a><a class="code" href="iox128a1_8h.html#aff744f4d4be0eaa6230ef29c2438ef9c">03094</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTA_INTCTRL  _SFR_MEM8(0x0609)</span>
<a name="l03095"></a><a class="code" href="iox128a1_8h.html#a16c500ee8854414a99240f9deb6ade9a">03095</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTA_INT0MASK  _SFR_MEM8(0x060A)</span>
<a name="l03096"></a><a class="code" href="iox128a1_8h.html#afc8775568cd98aa03ee3e8a80f36fddb">03096</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTA_INT1MASK  _SFR_MEM8(0x060B)</span>
<a name="l03097"></a><a class="code" href="iox128a1_8h.html#a8ccfc7aa4b80d6e74e004794ae7d0949">03097</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTA_INTFLAGS  _SFR_MEM8(0x060C)</span>
<a name="l03098"></a><a class="code" href="iox128a1_8h.html#abee3be53ab8acfad7b6924afcc2b757a">03098</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTA_PIN0CTRL  _SFR_MEM8(0x0610)</span>
<a name="l03099"></a><a class="code" href="iox128a1_8h.html#a5c9960ebbed41719291ec2bfc6f385b8">03099</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTA_PIN1CTRL  _SFR_MEM8(0x0611)</span>
<a name="l03100"></a><a class="code" href="iox128a1_8h.html#a5fcd726c7684999a3fa97281c8a6f08c">03100</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTA_PIN2CTRL  _SFR_MEM8(0x0612)</span>
<a name="l03101"></a><a class="code" href="iox128a1_8h.html#a4091e18f3847d299f15cf3fe63140152">03101</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTA_PIN3CTRL  _SFR_MEM8(0x0613)</span>
<a name="l03102"></a><a class="code" href="iox128a1_8h.html#ac519c2f9dfe70a52288b2bbd964a0b52">03102</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTA_PIN4CTRL  _SFR_MEM8(0x0614)</span>
<a name="l03103"></a><a class="code" href="iox128a1_8h.html#a157cd9f93e5a5d6f3d2cbe7108139d15">03103</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTA_PIN5CTRL  _SFR_MEM8(0x0615)</span>
<a name="l03104"></a><a class="code" href="iox128a1_8h.html#aa41a7b067e80dcbb206004ac206536cd">03104</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTA_PIN6CTRL  _SFR_MEM8(0x0616)</span>
<a name="l03105"></a><a class="code" href="iox128a1_8h.html#a2915bd6c9bc9d8542f2888c86aea7e77">03105</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTA_PIN7CTRL  _SFR_MEM8(0x0617)</span>
<a name="l03106"></a>03106 <span class="preprocessor"></span>
<a name="l03107"></a>03107 <span class="comment">/* PORTB - Port B */</span>
<a name="l03108"></a><a class="code" href="iox128a1_8h.html#adadd91e20b2b4d90663e698213818e3c">03108</a> <span class="preprocessor">#define PORTB_DIR  _SFR_MEM8(0x0620)</span>
<a name="l03109"></a><a class="code" href="iox128a1_8h.html#acf2da240020852493ec6e4105f225d5c">03109</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTB_DIRSET  _SFR_MEM8(0x0621)</span>
<a name="l03110"></a><a class="code" href="iox128a1_8h.html#a82fadf3855e9d2d3672e7182682e7c4c">03110</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTB_DIRCLR  _SFR_MEM8(0x0622)</span>
<a name="l03111"></a><a class="code" href="iox128a1_8h.html#abb1cc6ab0be7f58f3426dc0601ff457b">03111</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTB_DIRTGL  _SFR_MEM8(0x0623)</span>
<a name="l03112"></a><a class="code" href="iox128a1_8h.html#a6c9fbb9123d100d2ea129b3c8b94f540">03112</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTB_OUT  _SFR_MEM8(0x0624)</span>
<a name="l03113"></a><a class="code" href="iox128a1_8h.html#a46201be269f05b4ae0d835aa5551c522">03113</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTB_OUTSET  _SFR_MEM8(0x0625)</span>
<a name="l03114"></a><a class="code" href="iox128a1_8h.html#a3b76f187bf6948285a40f8f284a90668">03114</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTB_OUTCLR  _SFR_MEM8(0x0626)</span>
<a name="l03115"></a><a class="code" href="iox128a1_8h.html#a953c4645d52e7a9bbc5293398a36997c">03115</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTB_OUTTGL  _SFR_MEM8(0x0627)</span>
<a name="l03116"></a><a class="code" href="iox128a1_8h.html#a80cb7e6e54ce800f68ffcad0b41332b1">03116</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTB_IN  _SFR_MEM8(0x0628)</span>
<a name="l03117"></a><a class="code" href="iox128a1_8h.html#a0a5bafc0483bc5770b59b55acc7f9434">03117</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTB_INTCTRL  _SFR_MEM8(0x0629)</span>
<a name="l03118"></a><a class="code" href="iox128a1_8h.html#a3c1e049c8064893f2692e2e2ca0d66fe">03118</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTB_INT0MASK  _SFR_MEM8(0x062A)</span>
<a name="l03119"></a><a class="code" href="iox128a1_8h.html#a7d9bfc700deef58c34cbc8f0a4ffe513">03119</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTB_INT1MASK  _SFR_MEM8(0x062B)</span>
<a name="l03120"></a><a class="code" href="iox128a1_8h.html#a9cb696e48a059b404e59d888507731f3">03120</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTB_INTFLAGS  _SFR_MEM8(0x062C)</span>
<a name="l03121"></a><a class="code" href="iox128a1_8h.html#abea6dddd51daac316bc9f081e05030ca">03121</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTB_PIN0CTRL  _SFR_MEM8(0x0630)</span>
<a name="l03122"></a><a class="code" href="iox128a1_8h.html#ae8546cf27bb74c69bf9bb2ce7f38646d">03122</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTB_PIN1CTRL  _SFR_MEM8(0x0631)</span>
<a name="l03123"></a><a class="code" href="iox128a1_8h.html#ac8b2d384deba04b3fe6848fdadd1b12b">03123</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTB_PIN2CTRL  _SFR_MEM8(0x0632)</span>
<a name="l03124"></a><a class="code" href="iox128a1_8h.html#a8736d7f22a11e4cab8b3a6fa309d5773">03124</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTB_PIN3CTRL  _SFR_MEM8(0x0633)</span>
<a name="l03125"></a><a class="code" href="iox128a1_8h.html#a105f52334fce753237f6347f3fee3bc7">03125</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTB_PIN4CTRL  _SFR_MEM8(0x0634)</span>
<a name="l03126"></a><a class="code" href="iox128a1_8h.html#a2b62fa1f746c0b26c861cdbf5185eafb">03126</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTB_PIN5CTRL  _SFR_MEM8(0x0635)</span>
<a name="l03127"></a><a class="code" href="iox128a1_8h.html#a437aa2cc3ce4f8c07c2f704a1672173b">03127</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTB_PIN6CTRL  _SFR_MEM8(0x0636)</span>
<a name="l03128"></a><a class="code" href="iox128a1_8h.html#ae36147efe83fda9e357ebf04bb022e28">03128</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTB_PIN7CTRL  _SFR_MEM8(0x0637)</span>
<a name="l03129"></a>03129 <span class="preprocessor"></span>
<a name="l03130"></a>03130 <span class="comment">/* PORTC - Port C */</span>
<a name="l03131"></a><a class="code" href="iox128a1_8h.html#a2e6dea3244409bf31f42bb1afd3e17c6">03131</a> <span class="preprocessor">#define PORTC_DIR  _SFR_MEM8(0x0640)</span>
<a name="l03132"></a><a class="code" href="iox128a1_8h.html#a4a5addd9a0f771066b80e93f2d02bc71">03132</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTC_DIRSET  _SFR_MEM8(0x0641)</span>
<a name="l03133"></a><a class="code" href="iox128a1_8h.html#a3c1e396346bb41f6fb00ecc1113378d3">03133</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTC_DIRCLR  _SFR_MEM8(0x0642)</span>
<a name="l03134"></a><a class="code" href="iox128a1_8h.html#a566e80c0ed09a601ce5af24afa955f03">03134</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTC_DIRTGL  _SFR_MEM8(0x0643)</span>
<a name="l03135"></a><a class="code" href="iox128a1_8h.html#a977dcc7d9722120f942f321fd496603d">03135</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTC_OUT  _SFR_MEM8(0x0644)</span>
<a name="l03136"></a><a class="code" href="iox128a1_8h.html#a819946e235db0ef10b4879af4ca66779">03136</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTC_OUTSET  _SFR_MEM8(0x0645)</span>
<a name="l03137"></a><a class="code" href="iox128a1_8h.html#a0c963de0a43d45ef6d73d05323738f04">03137</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTC_OUTCLR  _SFR_MEM8(0x0646)</span>
<a name="l03138"></a><a class="code" href="iox128a1_8h.html#a98068191db14a4e892f7d6505fb0dd79">03138</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTC_OUTTGL  _SFR_MEM8(0x0647)</span>
<a name="l03139"></a><a class="code" href="iox128a1_8h.html#a0b1bedb68faffb3163bd1e3ce3327599">03139</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTC_IN  _SFR_MEM8(0x0648)</span>
<a name="l03140"></a><a class="code" href="iox128a1_8h.html#aa587137c530ef0f6f37352154bddc966">03140</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTC_INTCTRL  _SFR_MEM8(0x0649)</span>
<a name="l03141"></a><a class="code" href="iox128a1_8h.html#a6ca443a3155d5db6beaa4f87cdd291f5">03141</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTC_INT0MASK  _SFR_MEM8(0x064A)</span>
<a name="l03142"></a><a class="code" href="iox128a1_8h.html#a8e16f12622b42e301c81adf579334d4c">03142</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTC_INT1MASK  _SFR_MEM8(0x064B)</span>
<a name="l03143"></a><a class="code" href="iox128a1_8h.html#ae5a91f5aa678380bf26baabed2de4f84">03143</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTC_INTFLAGS  _SFR_MEM8(0x064C)</span>
<a name="l03144"></a><a class="code" href="iox128a1_8h.html#a5d0aae6b3629723711f7d9241415dc4a">03144</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTC_PIN0CTRL  _SFR_MEM8(0x0650)</span>
<a name="l03145"></a><a class="code" href="iox128a1_8h.html#a47374279e8f16f6cfb0a7501e9af0c98">03145</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTC_PIN1CTRL  _SFR_MEM8(0x0651)</span>
<a name="l03146"></a><a class="code" href="iox128a1_8h.html#a920440b4dde52c32c193ab3600c3f291">03146</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTC_PIN2CTRL  _SFR_MEM8(0x0652)</span>
<a name="l03147"></a><a class="code" href="iox128a1_8h.html#aca6ecb7422411eba87d470e9a5137eab">03147</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTC_PIN3CTRL  _SFR_MEM8(0x0653)</span>
<a name="l03148"></a><a class="code" href="iox128a1_8h.html#a42f0627909ea8dd1acdadfd9b2681477">03148</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTC_PIN4CTRL  _SFR_MEM8(0x0654)</span>
<a name="l03149"></a><a class="code" href="iox128a1_8h.html#a8649f7bc4c502d557f463c220a6bf6b5">03149</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTC_PIN5CTRL  _SFR_MEM8(0x0655)</span>
<a name="l03150"></a><a class="code" href="iox128a1_8h.html#acc097965e19bf5f28d28eee197f75126">03150</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTC_PIN6CTRL  _SFR_MEM8(0x0656)</span>
<a name="l03151"></a><a class="code" href="iox128a1_8h.html#ae6f58a200ed38e50ed1121a6ff26cfa0">03151</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTC_PIN7CTRL  _SFR_MEM8(0x0657)</span>
<a name="l03152"></a>03152 <span class="preprocessor"></span>
<a name="l03153"></a>03153 <span class="comment">/* PORTD - Port D */</span>
<a name="l03154"></a><a class="code" href="iox128a1_8h.html#addb560c8242d3dd750a25e5b3bb02596">03154</a> <span class="preprocessor">#define PORTD_DIR  _SFR_MEM8(0x0660)</span>
<a name="l03155"></a><a class="code" href="iox128a1_8h.html#afebd45d6624b5166480143d6f4c2a367">03155</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTD_DIRSET  _SFR_MEM8(0x0661)</span>
<a name="l03156"></a><a class="code" href="iox128a1_8h.html#ac49eea23ab259ad6b84f3668a3a3fadf">03156</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTD_DIRCLR  _SFR_MEM8(0x0662)</span>
<a name="l03157"></a><a class="code" href="iox128a1_8h.html#aef1f15234dcd3170118da711db7d1619">03157</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTD_DIRTGL  _SFR_MEM8(0x0663)</span>
<a name="l03158"></a><a class="code" href="iox128a1_8h.html#a8487d35a0f16ba548df3cdc91ec1c751">03158</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTD_OUT  _SFR_MEM8(0x0664)</span>
<a name="l03159"></a><a class="code" href="iox128a1_8h.html#ace121427665e5e76bf93849e27d06deb">03159</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTD_OUTSET  _SFR_MEM8(0x0665)</span>
<a name="l03160"></a><a class="code" href="iox128a1_8h.html#ace228d8b4eb4dd475d210c3b47da36ab">03160</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTD_OUTCLR  _SFR_MEM8(0x0666)</span>
<a name="l03161"></a><a class="code" href="iox128a1_8h.html#a5d6207e3b33b852ef8e224ae7d13dc74">03161</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTD_OUTTGL  _SFR_MEM8(0x0667)</span>
<a name="l03162"></a><a class="code" href="iox128a1_8h.html#abea3d61aef80a63a9bfb0da63d3c1119">03162</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTD_IN  _SFR_MEM8(0x0668)</span>
<a name="l03163"></a><a class="code" href="iox128a1_8h.html#a9b1ec30879683c766c46f8c084b2e637">03163</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTD_INTCTRL  _SFR_MEM8(0x0669)</span>
<a name="l03164"></a><a class="code" href="iox128a1_8h.html#a41f986ae0ff7b7cc2dca41bf6e07ddd3">03164</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTD_INT0MASK  _SFR_MEM8(0x066A)</span>
<a name="l03165"></a><a class="code" href="iox128a1_8h.html#a5dd0311e6ff62354a779a63138110d5f">03165</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTD_INT1MASK  _SFR_MEM8(0x066B)</span>
<a name="l03166"></a><a class="code" href="iox128a1_8h.html#a4fc038734e39691de82135876e9947b1">03166</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTD_INTFLAGS  _SFR_MEM8(0x066C)</span>
<a name="l03167"></a><a class="code" href="iox128a1_8h.html#a6ec517be585ff5538a826ee2fbc0545f">03167</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTD_PIN0CTRL  _SFR_MEM8(0x0670)</span>
<a name="l03168"></a><a class="code" href="iox128a1_8h.html#aeb367558df7ed8feeec807ae793601b1">03168</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTD_PIN1CTRL  _SFR_MEM8(0x0671)</span>
<a name="l03169"></a><a class="code" href="iox128a1_8h.html#ab3b96a1b54b97f425c710453d57b2f90">03169</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTD_PIN2CTRL  _SFR_MEM8(0x0672)</span>
<a name="l03170"></a><a class="code" href="iox128a1_8h.html#a8f625707595239f5dca2784387104535">03170</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTD_PIN3CTRL  _SFR_MEM8(0x0673)</span>
<a name="l03171"></a><a class="code" href="iox128a1_8h.html#a75a6d77b3c30415e0fffb53fea409f09">03171</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTD_PIN4CTRL  _SFR_MEM8(0x0674)</span>
<a name="l03172"></a><a class="code" href="iox128a1_8h.html#aca98c7b681ab5e01e207a639a0afc282">03172</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTD_PIN5CTRL  _SFR_MEM8(0x0675)</span>
<a name="l03173"></a><a class="code" href="iox128a1_8h.html#a07e35bd12142539bb18b6f65c8d398f0">03173</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTD_PIN6CTRL  _SFR_MEM8(0x0676)</span>
<a name="l03174"></a><a class="code" href="iox128a1_8h.html#adb3108c25866ee44224354dd2a2fb398">03174</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTD_PIN7CTRL  _SFR_MEM8(0x0677)</span>
<a name="l03175"></a>03175 <span class="preprocessor"></span>
<a name="l03176"></a>03176 <span class="comment">/* PORTE - Port E */</span>
<a name="l03177"></a><a class="code" href="iox128a1_8h.html#a36d86394e149fcf59ce0cc65de465eff">03177</a> <span class="preprocessor">#define PORTE_DIR  _SFR_MEM8(0x0680)</span>
<a name="l03178"></a><a class="code" href="iox128a1_8h.html#aac2f664cb174681acefde111b7a8a822">03178</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTE_DIRSET  _SFR_MEM8(0x0681)</span>
<a name="l03179"></a><a class="code" href="iox128a1_8h.html#a98fed5db2a1438ff7bcf22a36192b3c5">03179</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTE_DIRCLR  _SFR_MEM8(0x0682)</span>
<a name="l03180"></a><a class="code" href="iox128a1_8h.html#a66bc33ad8080ba8e1ddf36d63429a2a3">03180</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTE_DIRTGL  _SFR_MEM8(0x0683)</span>
<a name="l03181"></a><a class="code" href="iox128a1_8h.html#a17588f779001d882b906d34e5a586283">03181</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTE_OUT  _SFR_MEM8(0x0684)</span>
<a name="l03182"></a><a class="code" href="iox128a1_8h.html#afbea8ddeb6d3ddca39281e3dedaac491">03182</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTE_OUTSET  _SFR_MEM8(0x0685)</span>
<a name="l03183"></a><a class="code" href="iox128a1_8h.html#a8b536bb79707def76006efbb79f13838">03183</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTE_OUTCLR  _SFR_MEM8(0x0686)</span>
<a name="l03184"></a><a class="code" href="iox128a1_8h.html#a8ecef756fbfb325071c1282f5fb4e8f8">03184</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTE_OUTTGL  _SFR_MEM8(0x0687)</span>
<a name="l03185"></a><a class="code" href="iox128a1_8h.html#acbc83f5691162009af4b9d5d521229d3">03185</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTE_IN  _SFR_MEM8(0x0688)</span>
<a name="l03186"></a><a class="code" href="iox128a1_8h.html#a2642b071306f783e31e09a32f0d908ed">03186</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTE_INTCTRL  _SFR_MEM8(0x0689)</span>
<a name="l03187"></a><a class="code" href="iox128a1_8h.html#a590bbda40c8d850af4766b72daf91c66">03187</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTE_INT0MASK  _SFR_MEM8(0x068A)</span>
<a name="l03188"></a><a class="code" href="iox128a1_8h.html#ac29a75b1e526c19a0a03314457f55857">03188</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTE_INT1MASK  _SFR_MEM8(0x068B)</span>
<a name="l03189"></a><a class="code" href="iox128a1_8h.html#a00f2f612d78f82a34358e895973a91b1">03189</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTE_INTFLAGS  _SFR_MEM8(0x068C)</span>
<a name="l03190"></a><a class="code" href="iox128a1_8h.html#afe18a82601aaf3919ab37ce03ebf9b6b">03190</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTE_PIN0CTRL  _SFR_MEM8(0x0690)</span>
<a name="l03191"></a><a class="code" href="iox128a1_8h.html#aa1d19f9a1e2212f56b408e7ff50fcdf4">03191</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTE_PIN1CTRL  _SFR_MEM8(0x0691)</span>
<a name="l03192"></a><a class="code" href="iox128a1_8h.html#a19cf253c1fb7ca85a33835bffcffba72">03192</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTE_PIN2CTRL  _SFR_MEM8(0x0692)</span>
<a name="l03193"></a><a class="code" href="iox128a1_8h.html#a53152781170dec90a2e719d96828bf0d">03193</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTE_PIN3CTRL  _SFR_MEM8(0x0693)</span>
<a name="l03194"></a><a class="code" href="iox128a1_8h.html#ac4bbed41f6a0a1d8feef0e75d96292c2">03194</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTE_PIN4CTRL  _SFR_MEM8(0x0694)</span>
<a name="l03195"></a><a class="code" href="iox128a1_8h.html#ae3e0b3348692e1bc9b927e550c285008">03195</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTE_PIN5CTRL  _SFR_MEM8(0x0695)</span>
<a name="l03196"></a><a class="code" href="iox128a1_8h.html#abeb9c0c473427efc735494727e92333f">03196</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTE_PIN6CTRL  _SFR_MEM8(0x0696)</span>
<a name="l03197"></a><a class="code" href="iox128a1_8h.html#ad226367bc8c34fd08607d15a9a54ad8b">03197</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTE_PIN7CTRL  _SFR_MEM8(0x0697)</span>
<a name="l03198"></a>03198 <span class="preprocessor"></span>
<a name="l03199"></a>03199 <span class="comment">/* PORTF - Port F */</span>
<a name="l03200"></a><a class="code" href="iox128a1_8h.html#aa5b47e8ddfd9326c830e652a3ef6ae5e">03200</a> <span class="preprocessor">#define PORTF_DIR  _SFR_MEM8(0x06A0)</span>
<a name="l03201"></a><a class="code" href="iox128a1_8h.html#a835bfd199601c6b2c95a1bcfa10e0fa5">03201</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTF_DIRSET  _SFR_MEM8(0x06A1)</span>
<a name="l03202"></a><a class="code" href="iox128a1_8h.html#a7457a00a8ed9fcb386ba2f1e1e62ddc6">03202</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTF_DIRCLR  _SFR_MEM8(0x06A2)</span>
<a name="l03203"></a><a class="code" href="iox128a1_8h.html#a4bb178bc1615ff7022903c7f11742416">03203</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTF_DIRTGL  _SFR_MEM8(0x06A3)</span>
<a name="l03204"></a><a class="code" href="iox128a1_8h.html#a36032911b9a37106e11646ed7a6bd4f3">03204</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTF_OUT  _SFR_MEM8(0x06A4)</span>
<a name="l03205"></a><a class="code" href="iox128a1_8h.html#af38a5c76daba6d299f5cf9c50584421c">03205</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTF_OUTSET  _SFR_MEM8(0x06A5)</span>
<a name="l03206"></a><a class="code" href="iox128a1_8h.html#a4b1db030b94558c92dca05c550f97800">03206</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTF_OUTCLR  _SFR_MEM8(0x06A6)</span>
<a name="l03207"></a><a class="code" href="iox128a1_8h.html#a41b6cc57cd7c53da99eea2377ca6d1e2">03207</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTF_OUTTGL  _SFR_MEM8(0x06A7)</span>
<a name="l03208"></a><a class="code" href="iox128a1_8h.html#a6d9d2768fa99eda1c4f6d6d4f450662e">03208</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTF_IN  _SFR_MEM8(0x06A8)</span>
<a name="l03209"></a><a class="code" href="iox128a1_8h.html#a8cfadb1e2c5e7adec51880103f9fd28e">03209</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTF_INTCTRL  _SFR_MEM8(0x06A9)</span>
<a name="l03210"></a><a class="code" href="iox128a1_8h.html#a012fbe94e44f27d64c6d030525352ba6">03210</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTF_INT0MASK  _SFR_MEM8(0x06AA)</span>
<a name="l03211"></a><a class="code" href="iox128a1_8h.html#a6c73614e317a75a4533c16cbbf38f633">03211</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTF_INT1MASK  _SFR_MEM8(0x06AB)</span>
<a name="l03212"></a><a class="code" href="iox128a1_8h.html#aaddb295b2790c44fc244ec295c9ead25">03212</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTF_INTFLAGS  _SFR_MEM8(0x06AC)</span>
<a name="l03213"></a><a class="code" href="iox128a1_8h.html#acd6225498a1a759f77e156c8fce91d48">03213</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTF_PIN0CTRL  _SFR_MEM8(0x06B0)</span>
<a name="l03214"></a><a class="code" href="iox128a1_8h.html#ae842c1df955c6be5c07b2ddf50dec205">03214</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTF_PIN1CTRL  _SFR_MEM8(0x06B1)</span>
<a name="l03215"></a><a class="code" href="iox128a1_8h.html#accf39d65f103a5ecccf76af1929f12c3">03215</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTF_PIN2CTRL  _SFR_MEM8(0x06B2)</span>
<a name="l03216"></a><a class="code" href="iox128a1_8h.html#a4e7a991b85422ae3f7847b44cf9cdc4d">03216</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTF_PIN3CTRL  _SFR_MEM8(0x06B3)</span>
<a name="l03217"></a><a class="code" href="iox128a1_8h.html#ae160c415bf359923e81f3703948673ea">03217</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTF_PIN4CTRL  _SFR_MEM8(0x06B4)</span>
<a name="l03218"></a><a class="code" href="iox128a1_8h.html#a3e802b65646b7fee3a266444c371226b">03218</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTF_PIN5CTRL  _SFR_MEM8(0x06B5)</span>
<a name="l03219"></a><a class="code" href="iox128a1_8h.html#a036a1bc4430aa5e41a0de32b838b0237">03219</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTF_PIN6CTRL  _SFR_MEM8(0x06B6)</span>
<a name="l03220"></a><a class="code" href="iox128a1_8h.html#af243053ee7e01302324bb283d00de02b">03220</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTF_PIN7CTRL  _SFR_MEM8(0x06B7)</span>
<a name="l03221"></a>03221 <span class="preprocessor"></span>
<a name="l03222"></a>03222 <span class="comment">/* PORTH - Port H */</span>
<a name="l03223"></a><a class="code" href="iox128a1_8h.html#aecde7bdd90013a2820e535be7456ced4">03223</a> <span class="preprocessor">#define PORTH_DIR  _SFR_MEM8(0x06E0)</span>
<a name="l03224"></a><a class="code" href="iox128a1_8h.html#a779c2d25b6268e7c04b9c369ae3d26bc">03224</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTH_DIRSET  _SFR_MEM8(0x06E1)</span>
<a name="l03225"></a><a class="code" href="iox128a1_8h.html#a344ae4b2d2eee8cfa438a43fc624f2e7">03225</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTH_DIRCLR  _SFR_MEM8(0x06E2)</span>
<a name="l03226"></a><a class="code" href="iox128a1_8h.html#a09cedb49e09e4ce07159e969893af451">03226</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTH_DIRTGL  _SFR_MEM8(0x06E3)</span>
<a name="l03227"></a><a class="code" href="iox128a1_8h.html#a5a8d4469f6ccb062e6aa3d289c4cbc88">03227</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTH_OUT  _SFR_MEM8(0x06E4)</span>
<a name="l03228"></a><a class="code" href="iox128a1_8h.html#ac39cdf7a156e39b053a30fc9d540d39f">03228</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTH_OUTSET  _SFR_MEM8(0x06E5)</span>
<a name="l03229"></a><a class="code" href="iox128a1_8h.html#a0ea912d4f96df087ec399f7fb093b5de">03229</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTH_OUTCLR  _SFR_MEM8(0x06E6)</span>
<a name="l03230"></a><a class="code" href="iox128a1_8h.html#ad7aaa62c2b897c697b6b90e779029de3">03230</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTH_OUTTGL  _SFR_MEM8(0x06E7)</span>
<a name="l03231"></a><a class="code" href="iox128a1_8h.html#ade2432264b14fa346581f2f896171f42">03231</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTH_IN  _SFR_MEM8(0x06E8)</span>
<a name="l03232"></a><a class="code" href="iox128a1_8h.html#a1fe06d123a4d769d9df990f57ed0f33a">03232</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTH_INTCTRL  _SFR_MEM8(0x06E9)</span>
<a name="l03233"></a><a class="code" href="iox128a1_8h.html#a23614ae68bbf931eba3246bd1c950f51">03233</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTH_INT0MASK  _SFR_MEM8(0x06EA)</span>
<a name="l03234"></a><a class="code" href="iox128a1_8h.html#a7325f43ea2e63ce9b3d10ea8c8408a57">03234</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTH_INT1MASK  _SFR_MEM8(0x06EB)</span>
<a name="l03235"></a><a class="code" href="iox128a1_8h.html#afd0eae72b5a218877f7426b8e577a07b">03235</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTH_INTFLAGS  _SFR_MEM8(0x06EC)</span>
<a name="l03236"></a><a class="code" href="iox128a1_8h.html#a39034bf7d51a721963419e152d82d85b">03236</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTH_PIN0CTRL  _SFR_MEM8(0x06F0)</span>
<a name="l03237"></a><a class="code" href="iox128a1_8h.html#a9319951b4ce5c8439a6043838aa28077">03237</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTH_PIN1CTRL  _SFR_MEM8(0x06F1)</span>
<a name="l03238"></a><a class="code" href="iox128a1_8h.html#a21760e6e1c8f21de286fd340eeffb28d">03238</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTH_PIN2CTRL  _SFR_MEM8(0x06F2)</span>
<a name="l03239"></a><a class="code" href="iox128a1_8h.html#af17577bfb2bdb47e19546d6bdc6378d8">03239</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTH_PIN3CTRL  _SFR_MEM8(0x06F3)</span>
<a name="l03240"></a><a class="code" href="iox128a1_8h.html#a0353f15be66cdc306d4e72a04dc52e0f">03240</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTH_PIN4CTRL  _SFR_MEM8(0x06F4)</span>
<a name="l03241"></a><a class="code" href="iox128a1_8h.html#a6b6b69c3926b10b6cb4850bf17a4baa0">03241</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTH_PIN5CTRL  _SFR_MEM8(0x06F5)</span>
<a name="l03242"></a><a class="code" href="iox128a1_8h.html#aadda3391f2340ba7fe34539ae97a0793">03242</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTH_PIN6CTRL  _SFR_MEM8(0x06F6)</span>
<a name="l03243"></a><a class="code" href="iox128a1_8h.html#ab9563aa0d53e139b63b47499003457cc">03243</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTH_PIN7CTRL  _SFR_MEM8(0x06F7)</span>
<a name="l03244"></a>03244 <span class="preprocessor"></span>
<a name="l03245"></a>03245 <span class="comment">/* PORTJ - Port J */</span>
<a name="l03246"></a><a class="code" href="iox128a1_8h.html#a56db8860e29418ebdfa516f001806dd5">03246</a> <span class="preprocessor">#define PORTJ_DIR  _SFR_MEM8(0x0700)</span>
<a name="l03247"></a><a class="code" href="iox128a1_8h.html#a65991bc97412cbf743fba50969647cea">03247</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTJ_DIRSET  _SFR_MEM8(0x0701)</span>
<a name="l03248"></a><a class="code" href="iox128a1_8h.html#a66052efc0f0363921d2acdfa30b4e916">03248</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTJ_DIRCLR  _SFR_MEM8(0x0702)</span>
<a name="l03249"></a><a class="code" href="iox128a1_8h.html#a80dd81d6b8b9b053c50f7c5cbb357636">03249</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTJ_DIRTGL  _SFR_MEM8(0x0703)</span>
<a name="l03250"></a><a class="code" href="iox128a1_8h.html#a2977619402e1b0fa54b618ff0db9cda0">03250</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTJ_OUT  _SFR_MEM8(0x0704)</span>
<a name="l03251"></a><a class="code" href="iox128a1_8h.html#adc81c21165d32374040fe53c4cf9fcbf">03251</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTJ_OUTSET  _SFR_MEM8(0x0705)</span>
<a name="l03252"></a><a class="code" href="iox128a1_8h.html#a9663f69542ad3a5f9944e05f415571a2">03252</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTJ_OUTCLR  _SFR_MEM8(0x0706)</span>
<a name="l03253"></a><a class="code" href="iox128a1_8h.html#a711dccfcb35db56dcf975883a93ef400">03253</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTJ_OUTTGL  _SFR_MEM8(0x0707)</span>
<a name="l03254"></a><a class="code" href="iox128a1_8h.html#ade48ae4a5be513a007ac1202df612391">03254</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTJ_IN  _SFR_MEM8(0x0708)</span>
<a name="l03255"></a><a class="code" href="iox128a1_8h.html#a23d7d1165387958bc0da8ceeb53e13cb">03255</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTJ_INTCTRL  _SFR_MEM8(0x0709)</span>
<a name="l03256"></a><a class="code" href="iox128a1_8h.html#a9c3cfca1d7d8edcf59d1b9a37e6686be">03256</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTJ_INT0MASK  _SFR_MEM8(0x070A)</span>
<a name="l03257"></a><a class="code" href="iox128a1_8h.html#a58ffa50b6efe13a9a0e967e7806255d5">03257</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTJ_INT1MASK  _SFR_MEM8(0x070B)</span>
<a name="l03258"></a><a class="code" href="iox128a1_8h.html#abbb4e0c6c291cff91bee5923e782e784">03258</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTJ_INTFLAGS  _SFR_MEM8(0x070C)</span>
<a name="l03259"></a><a class="code" href="iox128a1_8h.html#a2ca7e099d8ad307bc7c1d0cdb0f05069">03259</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTJ_PIN0CTRL  _SFR_MEM8(0x0710)</span>
<a name="l03260"></a><a class="code" href="iox128a1_8h.html#a9e90c47ca955d84f90018514493791aa">03260</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTJ_PIN1CTRL  _SFR_MEM8(0x0711)</span>
<a name="l03261"></a><a class="code" href="iox128a1_8h.html#a55a6b2df8c7fe76a974707b5ae567e66">03261</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTJ_PIN2CTRL  _SFR_MEM8(0x0712)</span>
<a name="l03262"></a><a class="code" href="iox128a1_8h.html#a84b0ddbf8d46cd199043f951c555c420">03262</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTJ_PIN3CTRL  _SFR_MEM8(0x0713)</span>
<a name="l03263"></a><a class="code" href="iox128a1_8h.html#a731be8b4ab47f158b80e36be12d6c905">03263</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTJ_PIN4CTRL  _SFR_MEM8(0x0714)</span>
<a name="l03264"></a><a class="code" href="iox128a1_8h.html#aa422fc3a81f04486eb83f0c754966437">03264</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTJ_PIN5CTRL  _SFR_MEM8(0x0715)</span>
<a name="l03265"></a><a class="code" href="iox128a1_8h.html#aad7918efb3b5f9faf4ec2d9c8d9d9a8d">03265</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTJ_PIN6CTRL  _SFR_MEM8(0x0716)</span>
<a name="l03266"></a><a class="code" href="iox128a1_8h.html#aa46d62c3f64b2e824d3d1e0bbc04dc17">03266</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTJ_PIN7CTRL  _SFR_MEM8(0x0717)</span>
<a name="l03267"></a>03267 <span class="preprocessor"></span>
<a name="l03268"></a>03268 <span class="comment">/* PORTK - Port K */</span>
<a name="l03269"></a><a class="code" href="iox128a1_8h.html#a25b058ff16813f86b80e93c4d234ebe9">03269</a> <span class="preprocessor">#define PORTK_DIR  _SFR_MEM8(0x0720)</span>
<a name="l03270"></a><a class="code" href="iox128a1_8h.html#a0f8d12f55ddd0415b4ce8a9b98893ccc">03270</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTK_DIRSET  _SFR_MEM8(0x0721)</span>
<a name="l03271"></a><a class="code" href="iox128a1_8h.html#ae902d764dcb44f32f530d340359ded96">03271</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTK_DIRCLR  _SFR_MEM8(0x0722)</span>
<a name="l03272"></a><a class="code" href="iox128a1_8h.html#a5cfecf6d929f4b3fb7ddf5cd3be1770d">03272</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTK_DIRTGL  _SFR_MEM8(0x0723)</span>
<a name="l03273"></a><a class="code" href="iox128a1_8h.html#a499a271d60c43952089c5a5a2618e4b2">03273</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTK_OUT  _SFR_MEM8(0x0724)</span>
<a name="l03274"></a><a class="code" href="iox128a1_8h.html#a5ef97f72748b5d628f959f5223104297">03274</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTK_OUTSET  _SFR_MEM8(0x0725)</span>
<a name="l03275"></a><a class="code" href="iox128a1_8h.html#a8e9d08d486a78c6b84c4ad1b1d7a11a3">03275</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTK_OUTCLR  _SFR_MEM8(0x0726)</span>
<a name="l03276"></a><a class="code" href="iox128a1_8h.html#ac28014163bf0b288c74702c1464ebd3c">03276</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTK_OUTTGL  _SFR_MEM8(0x0727)</span>
<a name="l03277"></a><a class="code" href="iox128a1_8h.html#ac3c948784e7bc99fcc489094e0e60e6c">03277</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTK_IN  _SFR_MEM8(0x0728)</span>
<a name="l03278"></a><a class="code" href="iox128a1_8h.html#a87a19f73c0136857bbee2a82ef68a41b">03278</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTK_INTCTRL  _SFR_MEM8(0x0729)</span>
<a name="l03279"></a><a class="code" href="iox128a1_8h.html#ab07409d93ac6c79dc97a17a1db1bba5a">03279</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTK_INT0MASK  _SFR_MEM8(0x072A)</span>
<a name="l03280"></a><a class="code" href="iox128a1_8h.html#afb7156a3b62f8909b9d10cd63688c770">03280</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTK_INT1MASK  _SFR_MEM8(0x072B)</span>
<a name="l03281"></a><a class="code" href="iox128a1_8h.html#acaed4316d908d33f691c51a248fa4a61">03281</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTK_INTFLAGS  _SFR_MEM8(0x072C)</span>
<a name="l03282"></a><a class="code" href="iox128a1_8h.html#a053e6c183bd1500d977305c0662abb61">03282</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTK_PIN0CTRL  _SFR_MEM8(0x0730)</span>
<a name="l03283"></a><a class="code" href="iox128a1_8h.html#a9e92d519c8be2737bb9dd04689f3adfb">03283</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTK_PIN1CTRL  _SFR_MEM8(0x0731)</span>
<a name="l03284"></a><a class="code" href="iox128a1_8h.html#a592b1c46f1820642603de3d3002de035">03284</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTK_PIN2CTRL  _SFR_MEM8(0x0732)</span>
<a name="l03285"></a><a class="code" href="iox128a1_8h.html#a53be6401595e4388f81a7204b15e1279">03285</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTK_PIN3CTRL  _SFR_MEM8(0x0733)</span>
<a name="l03286"></a><a class="code" href="iox128a1_8h.html#af8a79a838e371e1925d9145d54b9d65c">03286</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTK_PIN4CTRL  _SFR_MEM8(0x0734)</span>
<a name="l03287"></a><a class="code" href="iox128a1_8h.html#ac271fe2f82f4091907288554ec1f0918">03287</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTK_PIN5CTRL  _SFR_MEM8(0x0735)</span>
<a name="l03288"></a><a class="code" href="iox128a1_8h.html#a4bf5dd9c24476cdec9bd18043b7603bf">03288</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTK_PIN6CTRL  _SFR_MEM8(0x0736)</span>
<a name="l03289"></a><a class="code" href="iox128a1_8h.html#ab2206587f3eb42a83f264095d3d08c89">03289</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTK_PIN7CTRL  _SFR_MEM8(0x0737)</span>
<a name="l03290"></a>03290 <span class="preprocessor"></span>
<a name="l03291"></a>03291 <span class="comment">/* PORTQ - Port Q */</span>
<a name="l03292"></a><a class="code" href="iox128a1_8h.html#a97fd9a411c44447fd7b0d463dc18149f">03292</a> <span class="preprocessor">#define PORTQ_DIR  _SFR_MEM8(0x07C0)</span>
<a name="l03293"></a><a class="code" href="iox128a1_8h.html#ad594587109f8d3d27035d02a1036bde5">03293</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTQ_DIRSET  _SFR_MEM8(0x07C1)</span>
<a name="l03294"></a><a class="code" href="iox128a1_8h.html#aef3c4c5bb11f4a80c90d58bf10343ca7">03294</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTQ_DIRCLR  _SFR_MEM8(0x07C2)</span>
<a name="l03295"></a><a class="code" href="iox128a1_8h.html#a3acffebc6c3e0342241ddabb6bd27462">03295</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTQ_DIRTGL  _SFR_MEM8(0x07C3)</span>
<a name="l03296"></a><a class="code" href="iox128a1_8h.html#aede9c8ae45e763b8805b76ceffe17cf9">03296</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTQ_OUT  _SFR_MEM8(0x07C4)</span>
<a name="l03297"></a><a class="code" href="iox128a1_8h.html#a0dd59af97b03b6af21c0fcdd306fc9ad">03297</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTQ_OUTSET  _SFR_MEM8(0x07C5)</span>
<a name="l03298"></a><a class="code" href="iox128a1_8h.html#ab9c712f05e51aa8436e6d3a45f3a8600">03298</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTQ_OUTCLR  _SFR_MEM8(0x07C6)</span>
<a name="l03299"></a><a class="code" href="iox128a1_8h.html#ac0e5453974942e9e5e2dc88ef19250e1">03299</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTQ_OUTTGL  _SFR_MEM8(0x07C7)</span>
<a name="l03300"></a><a class="code" href="iox128a1_8h.html#ab41f19a9c0636186c08b80d024319076">03300</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTQ_IN  _SFR_MEM8(0x07C8)</span>
<a name="l03301"></a><a class="code" href="iox128a1_8h.html#a59c2f58808683ba4b4c217095555b3df">03301</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTQ_INTCTRL  _SFR_MEM8(0x07C9)</span>
<a name="l03302"></a><a class="code" href="iox128a1_8h.html#ab4c365dc3037a33d3bc564ddd0c96434">03302</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTQ_INT0MASK  _SFR_MEM8(0x07CA)</span>
<a name="l03303"></a><a class="code" href="iox128a1_8h.html#a58154f016a694e104df56bf9f2d66b63">03303</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTQ_INT1MASK  _SFR_MEM8(0x07CB)</span>
<a name="l03304"></a><a class="code" href="iox128a1_8h.html#a6c175a5a0e309131f394eadcf2851e2d">03304</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTQ_INTFLAGS  _SFR_MEM8(0x07CC)</span>
<a name="l03305"></a><a class="code" href="iox128a1_8h.html#a344b093bf5429231c23323b8c14a78d8">03305</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTQ_PIN0CTRL  _SFR_MEM8(0x07D0)</span>
<a name="l03306"></a><a class="code" href="iox128a1_8h.html#adb6a34965b49efb9597d1e31c357be86">03306</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTQ_PIN1CTRL  _SFR_MEM8(0x07D1)</span>
<a name="l03307"></a><a class="code" href="iox128a1_8h.html#adba10098b803052f2f0bc7d517f13683">03307</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTQ_PIN2CTRL  _SFR_MEM8(0x07D2)</span>
<a name="l03308"></a><a class="code" href="iox128a1_8h.html#a2958231f4627ce5b06dec64dac07e0b7">03308</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTQ_PIN3CTRL  _SFR_MEM8(0x07D3)</span>
<a name="l03309"></a><a class="code" href="iox128a1_8h.html#ab914526e87bed2a9d7ed74ac44182a79">03309</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTQ_PIN4CTRL  _SFR_MEM8(0x07D4)</span>
<a name="l03310"></a><a class="code" href="iox128a1_8h.html#a88f13e4e038af12badab6a64f4066f0a">03310</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTQ_PIN5CTRL  _SFR_MEM8(0x07D5)</span>
<a name="l03311"></a><a class="code" href="iox128a1_8h.html#a85ac2b2a6841e8deda9016e044e7dcc1">03311</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTQ_PIN6CTRL  _SFR_MEM8(0x07D6)</span>
<a name="l03312"></a><a class="code" href="iox128a1_8h.html#ab4ab53aeff7a5a8a1494060cc8e27885">03312</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTQ_PIN7CTRL  _SFR_MEM8(0x07D7)</span>
<a name="l03313"></a>03313 <span class="preprocessor"></span>
<a name="l03314"></a>03314 <span class="comment">/* PORTR - Port R */</span>
<a name="l03315"></a><a class="code" href="iox128a1_8h.html#a790df10f50fa2753e99ba0a05b8643a4">03315</a> <span class="preprocessor">#define PORTR_DIR  _SFR_MEM8(0x07E0)</span>
<a name="l03316"></a><a class="code" href="iox128a1_8h.html#aee1eb13b90ca916115f0cc166ab4f3e3">03316</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTR_DIRSET  _SFR_MEM8(0x07E1)</span>
<a name="l03317"></a><a class="code" href="iox128a1_8h.html#af3473cae66a905eae40cb824f622cc88">03317</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTR_DIRCLR  _SFR_MEM8(0x07E2)</span>
<a name="l03318"></a><a class="code" href="iox128a1_8h.html#adeecf05348bd4c27bfb3700b7081cd34">03318</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTR_DIRTGL  _SFR_MEM8(0x07E3)</span>
<a name="l03319"></a><a class="code" href="iox128a1_8h.html#abdd6c83212e85c509ca840817d1c445b">03319</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTR_OUT  _SFR_MEM8(0x07E4)</span>
<a name="l03320"></a><a class="code" href="iox128a1_8h.html#a2e3a3e57d43c45c2c2b345b90e2977cb">03320</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTR_OUTSET  _SFR_MEM8(0x07E5)</span>
<a name="l03321"></a><a class="code" href="iox128a1_8h.html#a28eae0983cb2397891038188aeda8b02">03321</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTR_OUTCLR  _SFR_MEM8(0x07E6)</span>
<a name="l03322"></a><a class="code" href="iox128a1_8h.html#a5fb2a91ba2af25320909d1fd57b15069">03322</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTR_OUTTGL  _SFR_MEM8(0x07E7)</span>
<a name="l03323"></a><a class="code" href="iox128a1_8h.html#ad73d78f845b64d993332a1b08aedc2f9">03323</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTR_IN  _SFR_MEM8(0x07E8)</span>
<a name="l03324"></a><a class="code" href="iox128a1_8h.html#af535ccfe29b65dd9f7f625c7add6a751">03324</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTR_INTCTRL  _SFR_MEM8(0x07E9)</span>
<a name="l03325"></a><a class="code" href="iox128a1_8h.html#abcc41c1308d6dd874829d326e60df580">03325</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTR_INT0MASK  _SFR_MEM8(0x07EA)</span>
<a name="l03326"></a><a class="code" href="iox128a1_8h.html#a49e5eab0908f95096b9791201aec3d1b">03326</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTR_INT1MASK  _SFR_MEM8(0x07EB)</span>
<a name="l03327"></a><a class="code" href="iox128a1_8h.html#a88da93d9ac2df0c54d15923db77bc3ed">03327</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTR_INTFLAGS  _SFR_MEM8(0x07EC)</span>
<a name="l03328"></a><a class="code" href="iox128a1_8h.html#a37417b7f467bc93c8380890ab31a6be8">03328</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTR_PIN0CTRL  _SFR_MEM8(0x07F0)</span>
<a name="l03329"></a><a class="code" href="iox128a1_8h.html#a486e123f0205d485e7fa177f09e65ee4">03329</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTR_PIN1CTRL  _SFR_MEM8(0x07F1)</span>
<a name="l03330"></a><a class="code" href="iox128a1_8h.html#a62fc7c62e2c816d64da5f02756a405a1">03330</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTR_PIN2CTRL  _SFR_MEM8(0x07F2)</span>
<a name="l03331"></a><a class="code" href="iox128a1_8h.html#a76490ba0087f2f4a84b1d3963450b1d1">03331</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTR_PIN3CTRL  _SFR_MEM8(0x07F3)</span>
<a name="l03332"></a><a class="code" href="iox128a1_8h.html#a65f800895f87e0a6a83c29a377deab81">03332</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTR_PIN4CTRL  _SFR_MEM8(0x07F4)</span>
<a name="l03333"></a><a class="code" href="iox128a1_8h.html#a2f7ef5e9675f02abf50cbfe46711575b">03333</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTR_PIN5CTRL  _SFR_MEM8(0x07F5)</span>
<a name="l03334"></a><a class="code" href="iox128a1_8h.html#a54ed1db073a7e2f6e0e07a63a56b7e4d">03334</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTR_PIN6CTRL  _SFR_MEM8(0x07F6)</span>
<a name="l03335"></a><a class="code" href="iox128a1_8h.html#ae1cc7d6b2249bd4f63924da47dfed130">03335</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTR_PIN7CTRL  _SFR_MEM8(0x07F7)</span>
<a name="l03336"></a>03336 <span class="preprocessor"></span>
<a name="l03337"></a>03337 <span class="comment">/* TCC0 - Timer/Counter C0 */</span>
<a name="l03338"></a><a class="code" href="iox128a1_8h.html#adb34796b028ec91dc305721a6465ae09">03338</a> <span class="preprocessor">#define TCC0_CTRLA  _SFR_MEM8(0x0800)</span>
<a name="l03339"></a><a class="code" href="iox128a1_8h.html#a76cdfe4a4525ab645c539fbe2d7ff812">03339</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC0_CTRLB  _SFR_MEM8(0x0801)</span>
<a name="l03340"></a><a class="code" href="iox128a1_8h.html#a0c0fe2830a5d9c3db859928ad34d06da">03340</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC0_CTRLC  _SFR_MEM8(0x0802)</span>
<a name="l03341"></a><a class="code" href="iox128a1_8h.html#a5b73f4d2ad890807759d89e3abb9c33d">03341</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC0_CTRLD  _SFR_MEM8(0x0803)</span>
<a name="l03342"></a><a class="code" href="iox128a1_8h.html#a22c542bc21688e19943e08c09f5fd293">03342</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC0_CTRLE  _SFR_MEM8(0x0804)</span>
<a name="l03343"></a><a class="code" href="iox128a1_8h.html#a385a2abc086bf67bc45b56161ed836af">03343</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC0_INTCTRLA  _SFR_MEM8(0x0806)</span>
<a name="l03344"></a><a class="code" href="iox128a1_8h.html#aa8b2f5cc1ac209b6e4ab8227d6ade069">03344</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC0_INTCTRLB  _SFR_MEM8(0x0807)</span>
<a name="l03345"></a><a class="code" href="iox128a1_8h.html#a7ad1dd2b42c511df6d1b2777a5ac10ec">03345</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC0_CTRLFCLR  _SFR_MEM8(0x0808)</span>
<a name="l03346"></a><a class="code" href="iox128a1_8h.html#af661b133f6a550b6417440334e238a6b">03346</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC0_CTRLFSET  _SFR_MEM8(0x0809)</span>
<a name="l03347"></a><a class="code" href="iox128a1_8h.html#afedfc621271f2b7b44b183d494fbe999">03347</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC0_CTRLGCLR  _SFR_MEM8(0x080A)</span>
<a name="l03348"></a><a class="code" href="iox128a1_8h.html#abbba61ef083a18c4f96b53ff2b499463">03348</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC0_CTRLGSET  _SFR_MEM8(0x080B)</span>
<a name="l03349"></a><a class="code" href="iox128a1_8h.html#a7960744046329bc8cf5a7e09b1f88468">03349</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC0_INTFLAGS  _SFR_MEM8(0x080C)</span>
<a name="l03350"></a><a class="code" href="iox128a1_8h.html#a7c4b7503dc59f27e902aa9183f970466">03350</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC0_TEMP  _SFR_MEM8(0x080F)</span>
<a name="l03351"></a><a class="code" href="iox128a1_8h.html#a94dae137c4563b90076a5f4bf0d8816f">03351</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC0_CNT  _SFR_MEM16(0x0820)</span>
<a name="l03352"></a><a class="code" href="iox128a1_8h.html#a410c8a945b6b266ab69454bd2913fdaf">03352</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC0_PER  _SFR_MEM16(0x0826)</span>
<a name="l03353"></a><a class="code" href="iox128a1_8h.html#a73923429275003ec546f769ef9cfb2b5">03353</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC0_CCA  _SFR_MEM16(0x0828)</span>
<a name="l03354"></a><a class="code" href="iox128a1_8h.html#aad176fa741082c57894ba1f90657a9ab">03354</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC0_CCB  _SFR_MEM16(0x082A)</span>
<a name="l03355"></a><a class="code" href="iox128a1_8h.html#ab041c8b4796b9e283f29cb9ee744d3d3">03355</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC0_CCC  _SFR_MEM16(0x082C)</span>
<a name="l03356"></a><a class="code" href="iox128a1_8h.html#a861efde5f4690669c750b0b4496c4069">03356</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC0_CCD  _SFR_MEM16(0x082E)</span>
<a name="l03357"></a><a class="code" href="iox128a1_8h.html#a8071f6771629125314099b8a9bdb9409">03357</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC0_PERBUF  _SFR_MEM16(0x0836)</span>
<a name="l03358"></a><a class="code" href="iox128a1_8h.html#a86491bf9b6256efd3e2f27769dd1cd06">03358</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC0_CCABUF  _SFR_MEM16(0x0838)</span>
<a name="l03359"></a><a class="code" href="iox128a1_8h.html#a24ff8bb3d1dfe2ea65a422eec886819a">03359</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC0_CCBBUF  _SFR_MEM16(0x083A)</span>
<a name="l03360"></a><a class="code" href="iox128a1_8h.html#a3a6441c4aeec8fdfae730a5f305b5cd6">03360</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC0_CCCBUF  _SFR_MEM16(0x083C)</span>
<a name="l03361"></a><a class="code" href="iox128a1_8h.html#a4c35ff67abdff975e6a14a1f9c77b87e">03361</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC0_CCDBUF  _SFR_MEM16(0x083E)</span>
<a name="l03362"></a>03362 <span class="preprocessor"></span>
<a name="l03363"></a>03363 <span class="comment">/* TCC1 - Timer/Counter C1 */</span>
<a name="l03364"></a><a class="code" href="iox128a1_8h.html#a58a7fc775353ad5860ef54e7a0696a49">03364</a> <span class="preprocessor">#define TCC1_CTRLA  _SFR_MEM8(0x0840)</span>
<a name="l03365"></a><a class="code" href="iox128a1_8h.html#a855b2a75e4605d8593cae5b8266a7c13">03365</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC1_CTRLB  _SFR_MEM8(0x0841)</span>
<a name="l03366"></a><a class="code" href="iox128a1_8h.html#a013c5fc8ba3cdfa80b68900173088c6d">03366</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC1_CTRLC  _SFR_MEM8(0x0842)</span>
<a name="l03367"></a><a class="code" href="iox128a1_8h.html#a949d950e94e224c1aefc9b22b8d90283">03367</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC1_CTRLD  _SFR_MEM8(0x0843)</span>
<a name="l03368"></a><a class="code" href="iox128a1_8h.html#a95a0bdf917a84dbbdfe1279ab1d132cc">03368</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC1_CTRLE  _SFR_MEM8(0x0844)</span>
<a name="l03369"></a><a class="code" href="iox128a1_8h.html#a88ef7919d554d173963383fadd69fb4c">03369</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC1_INTCTRLA  _SFR_MEM8(0x0846)</span>
<a name="l03370"></a><a class="code" href="iox128a1_8h.html#af4a7f852520a1ac2ede734d28c6d1559">03370</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC1_INTCTRLB  _SFR_MEM8(0x0847)</span>
<a name="l03371"></a><a class="code" href="iox128a1_8h.html#a16dea5f24b151c4f9ed4c59f5a5c6f1f">03371</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC1_CTRLFCLR  _SFR_MEM8(0x0848)</span>
<a name="l03372"></a><a class="code" href="iox128a1_8h.html#ad23aa3e26410d5e145867a2dc4eaa212">03372</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC1_CTRLFSET  _SFR_MEM8(0x0849)</span>
<a name="l03373"></a><a class="code" href="iox128a1_8h.html#a77dee173bdda85a3a26f550fb688be20">03373</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC1_CTRLGCLR  _SFR_MEM8(0x084A)</span>
<a name="l03374"></a><a class="code" href="iox128a1_8h.html#ad9caa3390ad20b2171db899284042376">03374</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC1_CTRLGSET  _SFR_MEM8(0x084B)</span>
<a name="l03375"></a><a class="code" href="iox128a1_8h.html#aa09959c7f0b8cccbd44e6bf39c3ac947">03375</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC1_INTFLAGS  _SFR_MEM8(0x084C)</span>
<a name="l03376"></a><a class="code" href="iox128a1_8h.html#a7dc21a1bf4b28f6b78a56f136fda32f9">03376</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC1_TEMP  _SFR_MEM8(0x084F)</span>
<a name="l03377"></a><a class="code" href="iox128a1_8h.html#aea58fbd0a45891e3671cf4d9425224aa">03377</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC1_CNT  _SFR_MEM16(0x0860)</span>
<a name="l03378"></a><a class="code" href="iox128a1_8h.html#aa6bb8f59948fe6e4ef0e5f8fc2851bd1">03378</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC1_PER  _SFR_MEM16(0x0866)</span>
<a name="l03379"></a><a class="code" href="iox128a1_8h.html#afce95db1711ab9ed60c7c5a68dc27a12">03379</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC1_CCA  _SFR_MEM16(0x0868)</span>
<a name="l03380"></a><a class="code" href="iox128a1_8h.html#a79b9e084ab7f60215217e578021e9460">03380</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC1_CCB  _SFR_MEM16(0x086A)</span>
<a name="l03381"></a><a class="code" href="iox128a1_8h.html#acea0a21691183625a072f9dc32a2e6a1">03381</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC1_PERBUF  _SFR_MEM16(0x0876)</span>
<a name="l03382"></a><a class="code" href="iox128a1_8h.html#af18ce1bdc390f0e5a3dad72d93e7c7c7">03382</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC1_CCABUF  _SFR_MEM16(0x0878)</span>
<a name="l03383"></a><a class="code" href="iox128a1_8h.html#a6495ad6f6e1ec9475e21cd0905cb1de1">03383</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC1_CCBBUF  _SFR_MEM16(0x087A)</span>
<a name="l03384"></a>03384 <span class="preprocessor"></span>
<a name="l03385"></a>03385 <span class="comment">/* AWEXC - Advanced Waveform Extension C */</span>
<a name="l03386"></a><a class="code" href="iox128a1_8h.html#a68185bde8648c6fb85dc065bcd08e71f">03386</a> <span class="preprocessor">#define AWEXC_CTRL  _SFR_MEM8(0x0880)</span>
<a name="l03387"></a><a class="code" href="iox128a1_8h.html#a7239ca8c556eb9aee48dec766fe83cdb">03387</a> <span class="preprocessor"></span><span class="preprocessor">#define AWEXC_FDEVMASK  _SFR_MEM8(0x0882)</span>
<a name="l03388"></a><a class="code" href="iox128a1_8h.html#a2338af7764001a7f7ce67a93398d7fc6">03388</a> <span class="preprocessor"></span><span class="preprocessor">#define AWEXC_FDCTRL  _SFR_MEM8(0x0883)</span>
<a name="l03389"></a><a class="code" href="iox128a1_8h.html#a3f85a456ca592c4fb6df31544b730419">03389</a> <span class="preprocessor"></span><span class="preprocessor">#define AWEXC_STATUS  _SFR_MEM8(0x0884)</span>
<a name="l03390"></a><a class="code" href="iox128a1_8h.html#a2a601ad044915333e4dcf19dd21d2c26">03390</a> <span class="preprocessor"></span><span class="preprocessor">#define AWEXC_DTBOTH  _SFR_MEM8(0x0886)</span>
<a name="l03391"></a><a class="code" href="iox128a1_8h.html#a10f5148d30912fafcac9ad948e612f01">03391</a> <span class="preprocessor"></span><span class="preprocessor">#define AWEXC_DTBOTHBUF  _SFR_MEM8(0x0887)</span>
<a name="l03392"></a><a class="code" href="iox128a1_8h.html#afba33597dfff38d3a8e7c0847e45c217">03392</a> <span class="preprocessor"></span><span class="preprocessor">#define AWEXC_DTLS  _SFR_MEM8(0x0888)</span>
<a name="l03393"></a><a class="code" href="iox128a1_8h.html#a0df1f094b337b3e2f07cb5ee8a4a0270">03393</a> <span class="preprocessor"></span><span class="preprocessor">#define AWEXC_DTHS  _SFR_MEM8(0x0889)</span>
<a name="l03394"></a><a class="code" href="iox128a1_8h.html#aa02f81b3f2175aca1b1a5d9b915e4ce0">03394</a> <span class="preprocessor"></span><span class="preprocessor">#define AWEXC_DTLSBUF  _SFR_MEM8(0x088A)</span>
<a name="l03395"></a><a class="code" href="iox128a1_8h.html#ae5feface899b460c7fa07f2dd5078669">03395</a> <span class="preprocessor"></span><span class="preprocessor">#define AWEXC_DTHSBUF  _SFR_MEM8(0x088B)</span>
<a name="l03396"></a><a class="code" href="iox128a1_8h.html#a9c48ace6911b65355b7b620fbb9ed51f">03396</a> <span class="preprocessor"></span><span class="preprocessor">#define AWEXC_OUTOVEN  _SFR_MEM8(0x088C)</span>
<a name="l03397"></a>03397 <span class="preprocessor"></span>
<a name="l03398"></a>03398 <span class="comment">/* HIRESC - High-Resolution Extension C */</span>
<a name="l03399"></a><a class="code" href="iox128a1_8h.html#af121acf66a237bfa2228e6ee62e2c694">03399</a> <span class="preprocessor">#define HIRESC_CTRLA  _SFR_MEM8(0x0890)</span>
<a name="l03400"></a>03400 <span class="preprocessor"></span>
<a name="l03401"></a>03401 <span class="comment">/* USARTC0 - Universal Asynchronous Receiver-Transmitter C0 */</span>
<a name="l03402"></a><a class="code" href="iox128a1_8h.html#af9a4f3028ca8bb9f7fd997498349d0c3">03402</a> <span class="preprocessor">#define USARTC0_DATA  _SFR_MEM8(0x08A0)</span>
<a name="l03403"></a><a class="code" href="iox128a1_8h.html#acd9b3a8d73f092d67b52726d149a86e8">03403</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTC0_STATUS  _SFR_MEM8(0x08A1)</span>
<a name="l03404"></a><a class="code" href="iox128a1_8h.html#a67ccfd094c62ed8da4cbda09726116b3">03404</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTC0_CTRLA  _SFR_MEM8(0x08A3)</span>
<a name="l03405"></a><a class="code" href="iox128a1_8h.html#a349cce9ebd220984c6e7ee48829b5ba0">03405</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTC0_CTRLB  _SFR_MEM8(0x08A4)</span>
<a name="l03406"></a><a class="code" href="iox128a1_8h.html#a4356c880c26e2e95752348174f34e986">03406</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTC0_CTRLC  _SFR_MEM8(0x08A5)</span>
<a name="l03407"></a><a class="code" href="iox128a1_8h.html#aebbf82e12d5dc79ea44e76ecd1c1b60c">03407</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTC0_BAUDCTRLA  _SFR_MEM8(0x08A6)</span>
<a name="l03408"></a><a class="code" href="iox128a1_8h.html#a083414a639a4a19e474b93e758a6ad44">03408</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTC0_BAUDCTRLB  _SFR_MEM8(0x08A7)</span>
<a name="l03409"></a>03409 <span class="preprocessor"></span>
<a name="l03410"></a>03410 <span class="comment">/* USARTC1 - Universal Asynchronous Receiver-Transmitter C1 */</span>
<a name="l03411"></a><a class="code" href="iox128a1_8h.html#a8309aa9c82bb2dcc0fb2f5b33bf85494">03411</a> <span class="preprocessor">#define USARTC1_DATA  _SFR_MEM8(0x08B0)</span>
<a name="l03412"></a><a class="code" href="iox128a1_8h.html#a520799a53bf45c186aec9890c469bebe">03412</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTC1_STATUS  _SFR_MEM8(0x08B1)</span>
<a name="l03413"></a><a class="code" href="iox128a1_8h.html#a83e4f0e77a0d6194752b6d53c6d2597b">03413</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTC1_CTRLA  _SFR_MEM8(0x08B3)</span>
<a name="l03414"></a><a class="code" href="iox128a1_8h.html#a05cdfccae606219283863ad7e735ecae">03414</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTC1_CTRLB  _SFR_MEM8(0x08B4)</span>
<a name="l03415"></a><a class="code" href="iox128a1_8h.html#afcb64f2f954c69a40d5dc113c455da8d">03415</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTC1_CTRLC  _SFR_MEM8(0x08B5)</span>
<a name="l03416"></a><a class="code" href="iox128a1_8h.html#a1f147d33c924d3c244e8c2f29b607386">03416</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTC1_BAUDCTRLA  _SFR_MEM8(0x08B6)</span>
<a name="l03417"></a><a class="code" href="iox128a1_8h.html#acfcdea391956b28ea6697e4aa5e2e056">03417</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTC1_BAUDCTRLB  _SFR_MEM8(0x08B7)</span>
<a name="l03418"></a>03418 <span class="preprocessor"></span>
<a name="l03419"></a>03419 <span class="comment">/* SPIC - Serial Peripheral Interface C */</span>
<a name="l03420"></a><a class="code" href="iox128a1_8h.html#a106a38e56c32b15703072c44623604b5">03420</a> <span class="preprocessor">#define SPIC_CTRL  _SFR_MEM8(0x08C0)</span>
<a name="l03421"></a><a class="code" href="iox128a1_8h.html#a89b94d4e9a6bf2d00119d3f981b982f9">03421</a> <span class="preprocessor"></span><span class="preprocessor">#define SPIC_INTCTRL  _SFR_MEM8(0x08C1)</span>
<a name="l03422"></a><a class="code" href="iox128a1_8h.html#a005961599047e087e28df802ea15aea4">03422</a> <span class="preprocessor"></span><span class="preprocessor">#define SPIC_STATUS  _SFR_MEM8(0x08C2)</span>
<a name="l03423"></a><a class="code" href="iox128a1_8h.html#aef056ab469c22d4b23e8ecb1c35b4588">03423</a> <span class="preprocessor"></span><span class="preprocessor">#define SPIC_DATA  _SFR_MEM8(0x08C3)</span>
<a name="l03424"></a>03424 <span class="preprocessor"></span>
<a name="l03425"></a>03425 <span class="comment">/* IRCOM - IR Communication Module */</span>
<a name="l03426"></a><a class="code" href="iox128a1_8h.html#a7c8a188a635eef8dca3f3f4733ab9762">03426</a> <span class="preprocessor">#define IRCOM_CTRL  _SFR_MEM8(0x08F8)</span>
<a name="l03427"></a><a class="code" href="iox128a1_8h.html#aced5b15010e161a39849be316d7b4763">03427</a> <span class="preprocessor"></span><span class="preprocessor">#define IRCOM_TXPLCTRL  _SFR_MEM8(0x08F9)</span>
<a name="l03428"></a><a class="code" href="iox128a1_8h.html#af026959490cf74ad2e171dba6f96485b">03428</a> <span class="preprocessor"></span><span class="preprocessor">#define IRCOM_RXPLCTRL  _SFR_MEM8(0x08FA)</span>
<a name="l03429"></a>03429 <span class="preprocessor"></span>
<a name="l03430"></a>03430 <span class="comment">/* TCD0 - Timer/Counter D0 */</span>
<a name="l03431"></a><a class="code" href="iox128a1_8h.html#aeb29d52df1fa98c0aa0df092e994d75b">03431</a> <span class="preprocessor">#define TCD0_CTRLA  _SFR_MEM8(0x0900)</span>
<a name="l03432"></a><a class="code" href="iox128a1_8h.html#a4068ac58370aee01625870a299a3d68c">03432</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD0_CTRLB  _SFR_MEM8(0x0901)</span>
<a name="l03433"></a><a class="code" href="iox128a1_8h.html#a5d3a85e401690d4d1c7247dc250b2b6a">03433</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD0_CTRLC  _SFR_MEM8(0x0902)</span>
<a name="l03434"></a><a class="code" href="iox128a1_8h.html#a6d130cf61f570b7b3348a46e4cb4dd37">03434</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD0_CTRLD  _SFR_MEM8(0x0903)</span>
<a name="l03435"></a><a class="code" href="iox128a1_8h.html#aea1256227a0f02b86ca6a073e2b7c948">03435</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD0_CTRLE  _SFR_MEM8(0x0904)</span>
<a name="l03436"></a><a class="code" href="iox128a1_8h.html#af727db91c5e839be05fa9a4c89c23546">03436</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD0_INTCTRLA  _SFR_MEM8(0x0906)</span>
<a name="l03437"></a><a class="code" href="iox128a1_8h.html#a231e0094fd27ebaed6667be43bafce6c">03437</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD0_INTCTRLB  _SFR_MEM8(0x0907)</span>
<a name="l03438"></a><a class="code" href="iox128a1_8h.html#ad65c50695f29a2322328e8fad4a82704">03438</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD0_CTRLFCLR  _SFR_MEM8(0x0908)</span>
<a name="l03439"></a><a class="code" href="iox128a1_8h.html#ab752f5f6bb2f4a700b7b21c1624aa722">03439</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD0_CTRLFSET  _SFR_MEM8(0x0909)</span>
<a name="l03440"></a><a class="code" href="iox128a1_8h.html#a1d5fb4975af561714fe72178cc8f3af2">03440</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD0_CTRLGCLR  _SFR_MEM8(0x090A)</span>
<a name="l03441"></a><a class="code" href="iox128a1_8h.html#aa399416b90acc473640cce096aa2e874">03441</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD0_CTRLGSET  _SFR_MEM8(0x090B)</span>
<a name="l03442"></a><a class="code" href="iox128a1_8h.html#a18f19b55473cc53c656b1530bfa5094e">03442</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD0_INTFLAGS  _SFR_MEM8(0x090C)</span>
<a name="l03443"></a><a class="code" href="iox128a1_8h.html#a886cd20df88767bbb491ace231d6cd00">03443</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD0_TEMP  _SFR_MEM8(0x090F)</span>
<a name="l03444"></a><a class="code" href="iox128a1_8h.html#ae8b13f5b9e375788592eb35530befd71">03444</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD0_CNT  _SFR_MEM16(0x0920)</span>
<a name="l03445"></a><a class="code" href="iox128a1_8h.html#a85dd190a64cd488472d28fff90af3ba5">03445</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD0_PER  _SFR_MEM16(0x0926)</span>
<a name="l03446"></a><a class="code" href="iox128a1_8h.html#af3816842f754288fb7434066c8e4d152">03446</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD0_CCA  _SFR_MEM16(0x0928)</span>
<a name="l03447"></a><a class="code" href="iox128a1_8h.html#a9511760211e3f016b52f75eb1a5f2f29">03447</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD0_CCB  _SFR_MEM16(0x092A)</span>
<a name="l03448"></a><a class="code" href="iox128a1_8h.html#a323491f7d32a6ae9b7728dc40cad485f">03448</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD0_CCC  _SFR_MEM16(0x092C)</span>
<a name="l03449"></a><a class="code" href="iox128a1_8h.html#a6c4298023f100bf1f79dfe957c4306d5">03449</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD0_CCD  _SFR_MEM16(0x092E)</span>
<a name="l03450"></a><a class="code" href="iox128a1_8h.html#ab20a75457cff9a8e29b96bbd70d36350">03450</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD0_PERBUF  _SFR_MEM16(0x0936)</span>
<a name="l03451"></a><a class="code" href="iox128a1_8h.html#adbf2d4d0f310acf82f4163818b441364">03451</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD0_CCABUF  _SFR_MEM16(0x0938)</span>
<a name="l03452"></a><a class="code" href="iox128a1_8h.html#a8cee3e211e5d6009feeaf7cb1be6b5af">03452</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD0_CCBBUF  _SFR_MEM16(0x093A)</span>
<a name="l03453"></a><a class="code" href="iox128a1_8h.html#a33c608384c31bbbc1be954c6e4518aa9">03453</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD0_CCCBUF  _SFR_MEM16(0x093C)</span>
<a name="l03454"></a><a class="code" href="iox128a1_8h.html#aeb3390ee08a893dc4fc746d5682aa86f">03454</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD0_CCDBUF  _SFR_MEM16(0x093E)</span>
<a name="l03455"></a>03455 <span class="preprocessor"></span>
<a name="l03456"></a>03456 <span class="comment">/* TCD1 - Timer/Counter D1 */</span>
<a name="l03457"></a><a class="code" href="iox128a1_8h.html#a0cc355a538fadaa53826e62cf579de1d">03457</a> <span class="preprocessor">#define TCD1_CTRLA  _SFR_MEM8(0x0940)</span>
<a name="l03458"></a><a class="code" href="iox128a1_8h.html#a1bd270e27eb4a8f5660f64a1077dc791">03458</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD1_CTRLB  _SFR_MEM8(0x0941)</span>
<a name="l03459"></a><a class="code" href="iox128a1_8h.html#a1d68917074953bf07eefeab70f707f47">03459</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD1_CTRLC  _SFR_MEM8(0x0942)</span>
<a name="l03460"></a><a class="code" href="iox128a1_8h.html#af9b8fa1178a96339db9c81d8cd1abd13">03460</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD1_CTRLD  _SFR_MEM8(0x0943)</span>
<a name="l03461"></a><a class="code" href="iox128a1_8h.html#a969f6a18b6586c4c5923376d9ad3a593">03461</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD1_CTRLE  _SFR_MEM8(0x0944)</span>
<a name="l03462"></a><a class="code" href="iox128a1_8h.html#a0015cc7d70a7ba43a692275767c3d4e5">03462</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD1_INTCTRLA  _SFR_MEM8(0x0946)</span>
<a name="l03463"></a><a class="code" href="iox128a1_8h.html#aebc691e8a4817839653a1716587f9adb">03463</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD1_INTCTRLB  _SFR_MEM8(0x0947)</span>
<a name="l03464"></a><a class="code" href="iox128a1_8h.html#ae6ebc9b7590652f81f9c29f3a4423fcd">03464</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD1_CTRLFCLR  _SFR_MEM8(0x0948)</span>
<a name="l03465"></a><a class="code" href="iox128a1_8h.html#ac2d6261601a4809f5d3a3f2b2eb735a8">03465</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD1_CTRLFSET  _SFR_MEM8(0x0949)</span>
<a name="l03466"></a><a class="code" href="iox128a1_8h.html#ad2b78c6c9c089d871118d8f0aab57480">03466</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD1_CTRLGCLR  _SFR_MEM8(0x094A)</span>
<a name="l03467"></a><a class="code" href="iox128a1_8h.html#a82539cad390d4b0619798304e5c1f8f5">03467</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD1_CTRLGSET  _SFR_MEM8(0x094B)</span>
<a name="l03468"></a><a class="code" href="iox128a1_8h.html#a10196f2631557106b23d52d69be65436">03468</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD1_INTFLAGS  _SFR_MEM8(0x094C)</span>
<a name="l03469"></a><a class="code" href="iox128a1_8h.html#ac7569cdeab195f99e6dbe9bc8481e2b8">03469</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD1_TEMP  _SFR_MEM8(0x094F)</span>
<a name="l03470"></a><a class="code" href="iox128a1_8h.html#acb753ccaf4fe202d6ea1d58a4889ae06">03470</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD1_CNT  _SFR_MEM16(0x0960)</span>
<a name="l03471"></a><a class="code" href="iox128a1_8h.html#aa679c3d1d2e7a0e7a6ada2c8301f3ce5">03471</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD1_PER  _SFR_MEM16(0x0966)</span>
<a name="l03472"></a><a class="code" href="iox128a1_8h.html#a4ade4dc487cea7f9b7a56df036ed2457">03472</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD1_CCA  _SFR_MEM16(0x0968)</span>
<a name="l03473"></a><a class="code" href="iox128a1_8h.html#a08d3364aa3f8fff2f9102362547fb412">03473</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD1_CCB  _SFR_MEM16(0x096A)</span>
<a name="l03474"></a><a class="code" href="iox128a1_8h.html#a191ae83bbeab13f2dde1d0fcb0090be1">03474</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD1_PERBUF  _SFR_MEM16(0x0976)</span>
<a name="l03475"></a><a class="code" href="iox128a1_8h.html#a31eac85bc8bcc658b32c2a48bb4a8b3a">03475</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD1_CCABUF  _SFR_MEM16(0x0978)</span>
<a name="l03476"></a><a class="code" href="iox128a1_8h.html#af7502c9966f2b91f303270689dc3b549">03476</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD1_CCBBUF  _SFR_MEM16(0x097A)</span>
<a name="l03477"></a>03477 <span class="preprocessor"></span>
<a name="l03478"></a>03478 <span class="comment">/* HIRESD - High-Resolution Extension D */</span>
<a name="l03479"></a><a class="code" href="iox128a1_8h.html#aa92bf0926247a13712c839159fd546ff">03479</a> <span class="preprocessor">#define HIRESD_CTRLA  _SFR_MEM8(0x0990)</span>
<a name="l03480"></a>03480 <span class="preprocessor"></span>
<a name="l03481"></a>03481 <span class="comment">/* USARTD0 - Universal Asynchronous Receiver-Transmitter D0 */</span>
<a name="l03482"></a><a class="code" href="iox128a1_8h.html#a2617f83aa3795c7f19084427b8dd523d">03482</a> <span class="preprocessor">#define USARTD0_DATA  _SFR_MEM8(0x09A0)</span>
<a name="l03483"></a><a class="code" href="iox128a1_8h.html#a98e0a7460f00bc7d97e189dbc3cf9400">03483</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTD0_STATUS  _SFR_MEM8(0x09A1)</span>
<a name="l03484"></a><a class="code" href="iox128a1_8h.html#a2d099dc0fdd226b8ddab3249e9d66b6f">03484</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTD0_CTRLA  _SFR_MEM8(0x09A3)</span>
<a name="l03485"></a><a class="code" href="iox128a1_8h.html#a0be44cd6a4b5a2a9ad1e39fb79c065ef">03485</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTD0_CTRLB  _SFR_MEM8(0x09A4)</span>
<a name="l03486"></a><a class="code" href="iox128a1_8h.html#af520d073f1924b94c392432fb0db7303">03486</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTD0_CTRLC  _SFR_MEM8(0x09A5)</span>
<a name="l03487"></a><a class="code" href="iox128a1_8h.html#aa802bbd5790be98bb64b3bae494bcadd">03487</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTD0_BAUDCTRLA  _SFR_MEM8(0x09A6)</span>
<a name="l03488"></a><a class="code" href="iox128a1_8h.html#a780c5e219bf789d314afc8e2d35a0963">03488</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTD0_BAUDCTRLB  _SFR_MEM8(0x09A7)</span>
<a name="l03489"></a>03489 <span class="preprocessor"></span>
<a name="l03490"></a>03490 <span class="comment">/* USARTD1 - Universal Asynchronous Receiver-Transmitter D1 */</span>
<a name="l03491"></a><a class="code" href="iox128a1_8h.html#a031e4837ccd375cbf994248ffb97d5e9">03491</a> <span class="preprocessor">#define USARTD1_DATA  _SFR_MEM8(0x09B0)</span>
<a name="l03492"></a><a class="code" href="iox128a1_8h.html#a81197fb5e65f64da7890cf3086b1d6b8">03492</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTD1_STATUS  _SFR_MEM8(0x09B1)</span>
<a name="l03493"></a><a class="code" href="iox128a1_8h.html#afc6d54fe26702cb9101325024ff5b8a0">03493</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTD1_CTRLA  _SFR_MEM8(0x09B3)</span>
<a name="l03494"></a><a class="code" href="iox128a1_8h.html#a5e60fbd145df0a41bcfe45b72997b830">03494</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTD1_CTRLB  _SFR_MEM8(0x09B4)</span>
<a name="l03495"></a><a class="code" href="iox128a1_8h.html#ad27f1dd2785cafbee3ef4e2faf69b326">03495</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTD1_CTRLC  _SFR_MEM8(0x09B5)</span>
<a name="l03496"></a><a class="code" href="iox128a1_8h.html#ac8aecc53cc5e1bed7054d1f6b2c7b90a">03496</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTD1_BAUDCTRLA  _SFR_MEM8(0x09B6)</span>
<a name="l03497"></a><a class="code" href="iox128a1_8h.html#ad647ed3819d57bc502ea44629fb97969">03497</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTD1_BAUDCTRLB  _SFR_MEM8(0x09B7)</span>
<a name="l03498"></a>03498 <span class="preprocessor"></span>
<a name="l03499"></a>03499 <span class="comment">/* SPID - Serial Peripheral Interface D */</span>
<a name="l03500"></a><a class="code" href="iox128a1_8h.html#a4f0623aa45619fbea84d02b0b81313c0">03500</a> <span class="preprocessor">#define SPID_CTRL  _SFR_MEM8(0x09C0)</span>
<a name="l03501"></a><a class="code" href="iox128a1_8h.html#abc388d6d6ee1a1ce1a2d019ae4f1c638">03501</a> <span class="preprocessor"></span><span class="preprocessor">#define SPID_INTCTRL  _SFR_MEM8(0x09C1)</span>
<a name="l03502"></a><a class="code" href="iox128a1_8h.html#af7678732fa9ac471295f3c02713e8de2">03502</a> <span class="preprocessor"></span><span class="preprocessor">#define SPID_STATUS  _SFR_MEM8(0x09C2)</span>
<a name="l03503"></a><a class="code" href="iox128a1_8h.html#a3c92985356cb14bd14abb9531d829784">03503</a> <span class="preprocessor"></span><span class="preprocessor">#define SPID_DATA  _SFR_MEM8(0x09C3)</span>
<a name="l03504"></a>03504 <span class="preprocessor"></span>
<a name="l03505"></a>03505 <span class="comment">/* TCE0 - Timer/Counter E0 */</span>
<a name="l03506"></a><a class="code" href="iox128a1_8h.html#afed4c2e017adcc12fe5fc4b2ba4b5a9a">03506</a> <span class="preprocessor">#define TCE0_CTRLA  _SFR_MEM8(0x0A00)</span>
<a name="l03507"></a><a class="code" href="iox128a1_8h.html#a5d99184868d614b52d91a47afe91ded1">03507</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE0_CTRLB  _SFR_MEM8(0x0A01)</span>
<a name="l03508"></a><a class="code" href="iox128a1_8h.html#ae6aa8645b24c8ecd9522aa4f9fc43e51">03508</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE0_CTRLC  _SFR_MEM8(0x0A02)</span>
<a name="l03509"></a><a class="code" href="iox128a1_8h.html#a9ce666beedc66ab1bd61cbfde87a5e33">03509</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE0_CTRLD  _SFR_MEM8(0x0A03)</span>
<a name="l03510"></a><a class="code" href="iox128a1_8h.html#a948d73a997e7f89406afbe00456344b0">03510</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE0_CTRLE  _SFR_MEM8(0x0A04)</span>
<a name="l03511"></a><a class="code" href="iox128a1_8h.html#ad385c1ae2be8d801aa217cde37acdddb">03511</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE0_INTCTRLA  _SFR_MEM8(0x0A06)</span>
<a name="l03512"></a><a class="code" href="iox128a1_8h.html#a85a5fbcf7038ed857fdc2bf253fa2c1e">03512</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE0_INTCTRLB  _SFR_MEM8(0x0A07)</span>
<a name="l03513"></a><a class="code" href="iox128a1_8h.html#a460852cc1cc3fefaaf9860d8fd61da8e">03513</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE0_CTRLFCLR  _SFR_MEM8(0x0A08)</span>
<a name="l03514"></a><a class="code" href="iox128a1_8h.html#abf1e1c0e1266e8a1c0af2823edb468bf">03514</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE0_CTRLFSET  _SFR_MEM8(0x0A09)</span>
<a name="l03515"></a><a class="code" href="iox128a1_8h.html#aa95838ce29c25639b12a6b22e42d1a5a">03515</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE0_CTRLGCLR  _SFR_MEM8(0x0A0A)</span>
<a name="l03516"></a><a class="code" href="iox128a1_8h.html#a4722eb9a6026e05b918e477e7bf51ed5">03516</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE0_CTRLGSET  _SFR_MEM8(0x0A0B)</span>
<a name="l03517"></a><a class="code" href="iox128a1_8h.html#a9b88f6f4c9c458a1961f2ae879c118a1">03517</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE0_INTFLAGS  _SFR_MEM8(0x0A0C)</span>
<a name="l03518"></a><a class="code" href="iox128a1_8h.html#a1f146ed10a565ff5d30f442430d53c0e">03518</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE0_TEMP  _SFR_MEM8(0x0A0F)</span>
<a name="l03519"></a><a class="code" href="iox128a1_8h.html#a9fb6acc07ccb5600de5dc9a7a622b234">03519</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE0_CNT  _SFR_MEM16(0x0A20)</span>
<a name="l03520"></a><a class="code" href="iox128a1_8h.html#a4c945595ab9b2fe50791301ea13953fe">03520</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE0_PER  _SFR_MEM16(0x0A26)</span>
<a name="l03521"></a><a class="code" href="iox128a1_8h.html#adcb48d2d39b9846f27da454d1e6396d5">03521</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE0_CCA  _SFR_MEM16(0x0A28)</span>
<a name="l03522"></a><a class="code" href="iox128a1_8h.html#afd726ec39c3ef070743500605c9a1cdc">03522</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE0_CCB  _SFR_MEM16(0x0A2A)</span>
<a name="l03523"></a><a class="code" href="iox128a1_8h.html#a3d91bf5537af92b41d966202c1148b8c">03523</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE0_CCC  _SFR_MEM16(0x0A2C)</span>
<a name="l03524"></a><a class="code" href="iox128a1_8h.html#acc94d36f4d5dc128fbe5726b5c4c0935">03524</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE0_CCD  _SFR_MEM16(0x0A2E)</span>
<a name="l03525"></a><a class="code" href="iox128a1_8h.html#a92effcc62250c6f8c41e68ddf75ec649">03525</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE0_PERBUF  _SFR_MEM16(0x0A36)</span>
<a name="l03526"></a><a class="code" href="iox128a1_8h.html#a6dae8a5bd6626a01ef52cbd08bb2bba7">03526</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE0_CCABUF  _SFR_MEM16(0x0A38)</span>
<a name="l03527"></a><a class="code" href="iox128a1_8h.html#aeb0dc4859d04f4777d0b4d0d70224021">03527</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE0_CCBBUF  _SFR_MEM16(0x0A3A)</span>
<a name="l03528"></a><a class="code" href="iox128a1_8h.html#afe690220ed906280ec1b681baa740a3d">03528</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE0_CCCBUF  _SFR_MEM16(0x0A3C)</span>
<a name="l03529"></a><a class="code" href="iox128a1_8h.html#a075d6eb6144f83790dfbfd1872034eb0">03529</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE0_CCDBUF  _SFR_MEM16(0x0A3E)</span>
<a name="l03530"></a>03530 <span class="preprocessor"></span>
<a name="l03531"></a>03531 <span class="comment">/* TCE1 - Timer/Counter E1 */</span>
<a name="l03532"></a><a class="code" href="iox128a1_8h.html#a189b1f691fdbd4823b114837f5b36a73">03532</a> <span class="preprocessor">#define TCE1_CTRLA  _SFR_MEM8(0x0A40)</span>
<a name="l03533"></a><a class="code" href="iox128a1_8h.html#a4534e2d2436efe8b52517aa602cd945e">03533</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE1_CTRLB  _SFR_MEM8(0x0A41)</span>
<a name="l03534"></a><a class="code" href="iox128a1_8h.html#a6a63f66063fe870b55712ec2d4836e89">03534</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE1_CTRLC  _SFR_MEM8(0x0A42)</span>
<a name="l03535"></a><a class="code" href="iox128a1_8h.html#ae81dcb8b6acf910e1931aafdf1c992db">03535</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE1_CTRLD  _SFR_MEM8(0x0A43)</span>
<a name="l03536"></a><a class="code" href="iox128a1_8h.html#aa26946a031d53c971f8e1e5ca38d48cf">03536</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE1_CTRLE  _SFR_MEM8(0x0A44)</span>
<a name="l03537"></a><a class="code" href="iox128a1_8h.html#a5d53639b7fc1ad757fc9b0bba737f0e9">03537</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE1_INTCTRLA  _SFR_MEM8(0x0A46)</span>
<a name="l03538"></a><a class="code" href="iox128a1_8h.html#a12698c2edd7ce4168fb8ad14fca1bd12">03538</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE1_INTCTRLB  _SFR_MEM8(0x0A47)</span>
<a name="l03539"></a><a class="code" href="iox128a1_8h.html#ac4d016aac382fd24b4ea60b20f44f24e">03539</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE1_CTRLFCLR  _SFR_MEM8(0x0A48)</span>
<a name="l03540"></a><a class="code" href="iox128a1_8h.html#a6695032ee0bb3f2710e6e8ed49ee13cc">03540</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE1_CTRLFSET  _SFR_MEM8(0x0A49)</span>
<a name="l03541"></a><a class="code" href="iox128a1_8h.html#a644742f50dc38174f8d4e5337f0ba346">03541</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE1_CTRLGCLR  _SFR_MEM8(0x0A4A)</span>
<a name="l03542"></a><a class="code" href="iox128a1_8h.html#a8ae0f64fbef7c830a140902f91c01205">03542</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE1_CTRLGSET  _SFR_MEM8(0x0A4B)</span>
<a name="l03543"></a><a class="code" href="iox128a1_8h.html#ac2a7ef393c65e606b59f4f8f3f1c1bb2">03543</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE1_INTFLAGS  _SFR_MEM8(0x0A4C)</span>
<a name="l03544"></a><a class="code" href="iox128a1_8h.html#a1e85c9c91bcdf2f7ec89d889c4d17953">03544</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE1_TEMP  _SFR_MEM8(0x0A4F)</span>
<a name="l03545"></a><a class="code" href="iox128a1_8h.html#af84329d840bd597fdb80e08622f407e4">03545</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE1_CNT  _SFR_MEM16(0x0A60)</span>
<a name="l03546"></a><a class="code" href="iox128a1_8h.html#af9ecbd12d49af57debc16022f7bdcf7d">03546</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE1_PER  _SFR_MEM16(0x0A66)</span>
<a name="l03547"></a><a class="code" href="iox128a1_8h.html#afbd75bff29d03efcb2822133bc1224ec">03547</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE1_CCA  _SFR_MEM16(0x0A68)</span>
<a name="l03548"></a><a class="code" href="iox128a1_8h.html#aed23ef8c590d6c706a08f2d6d2dd48b6">03548</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE1_CCB  _SFR_MEM16(0x0A6A)</span>
<a name="l03549"></a><a class="code" href="iox128a1_8h.html#aa49afd91d6151970825ff04b7845c139">03549</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE1_PERBUF  _SFR_MEM16(0x0A76)</span>
<a name="l03550"></a><a class="code" href="iox128a1_8h.html#af8f2157e4f975027c7f5405e7908971d">03550</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE1_CCABUF  _SFR_MEM16(0x0A78)</span>
<a name="l03551"></a><a class="code" href="iox128a1_8h.html#aaef5d6b285a94db0de45afc545da2825">03551</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE1_CCBBUF  _SFR_MEM16(0x0A7A)</span>
<a name="l03552"></a>03552 <span class="preprocessor"></span>
<a name="l03553"></a>03553 <span class="comment">/* AWEXE - Advanced Waveform Extension E */</span>
<a name="l03554"></a><a class="code" href="iox128a1_8h.html#aff9beaf7cb05da9b1dd6640c70bd7b74">03554</a> <span class="preprocessor">#define AWEXE_CTRL  _SFR_MEM8(0x0A80)</span>
<a name="l03555"></a><a class="code" href="iox128a1_8h.html#a743fc04d8e2edd97e7ab06bc5a716ddd">03555</a> <span class="preprocessor"></span><span class="preprocessor">#define AWEXE_FDEVMASK  _SFR_MEM8(0x0A82)</span>
<a name="l03556"></a><a class="code" href="iox128a1_8h.html#a9f936ea55561eb95375e4c99fd4e16af">03556</a> <span class="preprocessor"></span><span class="preprocessor">#define AWEXE_FDCTRL  _SFR_MEM8(0x0A83)</span>
<a name="l03557"></a><a class="code" href="iox128a1_8h.html#a1b9cc434cc6b681cbdb9865a66d0e2e5">03557</a> <span class="preprocessor"></span><span class="preprocessor">#define AWEXE_STATUS  _SFR_MEM8(0x0A84)</span>
<a name="l03558"></a><a class="code" href="iox128a1_8h.html#a1b1ef1dfb5f591bf2ec2b05563eb878d">03558</a> <span class="preprocessor"></span><span class="preprocessor">#define AWEXE_DTBOTH  _SFR_MEM8(0x0A86)</span>
<a name="l03559"></a><a class="code" href="iox128a1_8h.html#a1ae03d3b3585a1c0d6617f9c3837eb9d">03559</a> <span class="preprocessor"></span><span class="preprocessor">#define AWEXE_DTBOTHBUF  _SFR_MEM8(0x0A87)</span>
<a name="l03560"></a><a class="code" href="iox128a1_8h.html#af746996faa196ff4b5f35f248a450c82">03560</a> <span class="preprocessor"></span><span class="preprocessor">#define AWEXE_DTLS  _SFR_MEM8(0x0A88)</span>
<a name="l03561"></a><a class="code" href="iox128a1_8h.html#ae1868612f410ac149d3520ddb1c02ac4">03561</a> <span class="preprocessor"></span><span class="preprocessor">#define AWEXE_DTHS  _SFR_MEM8(0x0A89)</span>
<a name="l03562"></a><a class="code" href="iox128a1_8h.html#ac242e46d90527cfe29fa82f38fb861da">03562</a> <span class="preprocessor"></span><span class="preprocessor">#define AWEXE_DTLSBUF  _SFR_MEM8(0x0A8A)</span>
<a name="l03563"></a><a class="code" href="iox128a1_8h.html#aa0b5fa9169fc0a81ad45f04830c66ae1">03563</a> <span class="preprocessor"></span><span class="preprocessor">#define AWEXE_DTHSBUF  _SFR_MEM8(0x0A8B)</span>
<a name="l03564"></a><a class="code" href="iox128a1_8h.html#a0373232c16963f2540c8762d2075e845">03564</a> <span class="preprocessor"></span><span class="preprocessor">#define AWEXE_OUTOVEN  _SFR_MEM8(0x0A8C)</span>
<a name="l03565"></a>03565 <span class="preprocessor"></span>
<a name="l03566"></a>03566 <span class="comment">/* HIRESE - High-Resolution Extension E */</span>
<a name="l03567"></a><a class="code" href="iox128a1_8h.html#ad5a8bb7e82043fdad2975548203ba327">03567</a> <span class="preprocessor">#define HIRESE_CTRLA  _SFR_MEM8(0x0A90)</span>
<a name="l03568"></a>03568 <span class="preprocessor"></span>
<a name="l03569"></a>03569 <span class="comment">/* USARTE0 - Universal Asynchronous Receiver-Transmitter E0 */</span>
<a name="l03570"></a><a class="code" href="iox128a1_8h.html#a79574930c868c2701aa0fb6548ed7526">03570</a> <span class="preprocessor">#define USARTE0_DATA  _SFR_MEM8(0x0AA0)</span>
<a name="l03571"></a><a class="code" href="iox128a1_8h.html#a632d034bf3793c831f23b33df0473248">03571</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTE0_STATUS  _SFR_MEM8(0x0AA1)</span>
<a name="l03572"></a><a class="code" href="iox128a1_8h.html#a11f33c0363b3674374bdff1fdfed4a43">03572</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTE0_CTRLA  _SFR_MEM8(0x0AA3)</span>
<a name="l03573"></a><a class="code" href="iox128a1_8h.html#a63baa2d8b5f7add29cab5570524d27c8">03573</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTE0_CTRLB  _SFR_MEM8(0x0AA4)</span>
<a name="l03574"></a><a class="code" href="iox128a1_8h.html#a98491d4b5dee3ec6879aa6b3493edde2">03574</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTE0_CTRLC  _SFR_MEM8(0x0AA5)</span>
<a name="l03575"></a><a class="code" href="iox128a1_8h.html#a5b5364ee4b7bdfad6889f144b4e6c8b1">03575</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTE0_BAUDCTRLA  _SFR_MEM8(0x0AA6)</span>
<a name="l03576"></a><a class="code" href="iox128a1_8h.html#a438c7a5fb740cac4af5b45c22fa2c11b">03576</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTE0_BAUDCTRLB  _SFR_MEM8(0x0AA7)</span>
<a name="l03577"></a>03577 <span class="preprocessor"></span>
<a name="l03578"></a>03578 <span class="comment">/* USARTE1 - Universal Asynchronous Receiver-Transmitter E1 */</span>
<a name="l03579"></a><a class="code" href="iox128a1_8h.html#ab2b5d72f4902af7232f32913c07a9666">03579</a> <span class="preprocessor">#define USARTE1_DATA  _SFR_MEM8(0x0AB0)</span>
<a name="l03580"></a><a class="code" href="iox128a1_8h.html#abc42436ae00fb77d35b51a870f944b57">03580</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTE1_STATUS  _SFR_MEM8(0x0AB1)</span>
<a name="l03581"></a><a class="code" href="iox128a1_8h.html#ac5b94621e0ed9133fd9a6d35baa40921">03581</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTE1_CTRLA  _SFR_MEM8(0x0AB3)</span>
<a name="l03582"></a><a class="code" href="iox128a1_8h.html#a72d6c17431569d18f9b38d1ec4ab6d0e">03582</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTE1_CTRLB  _SFR_MEM8(0x0AB4)</span>
<a name="l03583"></a><a class="code" href="iox128a1_8h.html#aead059a0434ce79585f186c9cb9b0e1e">03583</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTE1_CTRLC  _SFR_MEM8(0x0AB5)</span>
<a name="l03584"></a><a class="code" href="iox128a1_8h.html#a19ee01e8c8787de8f06fc2731c61a282">03584</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTE1_BAUDCTRLA  _SFR_MEM8(0x0AB6)</span>
<a name="l03585"></a><a class="code" href="iox128a1_8h.html#a06968ce5ef628e59ee725060553ed62c">03585</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTE1_BAUDCTRLB  _SFR_MEM8(0x0AB7)</span>
<a name="l03586"></a>03586 <span class="preprocessor"></span>
<a name="l03587"></a>03587 <span class="comment">/* SPIE - Serial Peripheral Interface E */</span>
<a name="l03588"></a><a class="code" href="iox128a1_8h.html#a3f789e27292d4237024b1f5980539cb3">03588</a> <span class="preprocessor">#define SPIE_CTRL  _SFR_MEM8(0x0AC0)</span>
<a name="l03589"></a><a class="code" href="iox128a1_8h.html#ac43fd6ec8f33919ee0b692cd96e1de1a">03589</a> <span class="preprocessor"></span><span class="preprocessor">#define SPIE_INTCTRL  _SFR_MEM8(0x0AC1)</span>
<a name="l03590"></a><a class="code" href="iox128a1_8h.html#a64190a04e6eb194ae04ce995f06c13a8">03590</a> <span class="preprocessor"></span><span class="preprocessor">#define SPIE_STATUS  _SFR_MEM8(0x0AC2)</span>
<a name="l03591"></a><a class="code" href="iox128a1_8h.html#a3532ad8a2966c05d61f7b288fa507718">03591</a> <span class="preprocessor"></span><span class="preprocessor">#define SPIE_DATA  _SFR_MEM8(0x0AC3)</span>
<a name="l03592"></a>03592 <span class="preprocessor"></span>
<a name="l03593"></a>03593 <span class="comment">/* TCF0 - Timer/Counter F0 */</span>
<a name="l03594"></a><a class="code" href="iox128a1_8h.html#a100da1f374d03ac57ef59299c6482426">03594</a> <span class="preprocessor">#define TCF0_CTRLA  _SFR_MEM8(0x0B00)</span>
<a name="l03595"></a><a class="code" href="iox128a1_8h.html#a550982ad36822d9867722720f6341da6">03595</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF0_CTRLB  _SFR_MEM8(0x0B01)</span>
<a name="l03596"></a><a class="code" href="iox128a1_8h.html#a9b9e29d4b1e5486542b230374d173535">03596</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF0_CTRLC  _SFR_MEM8(0x0B02)</span>
<a name="l03597"></a><a class="code" href="iox128a1_8h.html#af7298d72979dbe69cec6a8b211d32a6f">03597</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF0_CTRLD  _SFR_MEM8(0x0B03)</span>
<a name="l03598"></a><a class="code" href="iox128a1_8h.html#a607635ff2580e763f07177ed5ba54a19">03598</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF0_CTRLE  _SFR_MEM8(0x0B04)</span>
<a name="l03599"></a><a class="code" href="iox128a1_8h.html#aa9076f8155253a2cd86ac0681197e8ab">03599</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF0_INTCTRLA  _SFR_MEM8(0x0B06)</span>
<a name="l03600"></a><a class="code" href="iox128a1_8h.html#ac420bf698ad07133b2aa031e953d5d4c">03600</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF0_INTCTRLB  _SFR_MEM8(0x0B07)</span>
<a name="l03601"></a><a class="code" href="iox128a1_8h.html#aafe306d4cdef46bd5e3951b5e55f41aa">03601</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF0_CTRLFCLR  _SFR_MEM8(0x0B08)</span>
<a name="l03602"></a><a class="code" href="iox128a1_8h.html#a9410940c679a8af6259d1d85430a728c">03602</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF0_CTRLFSET  _SFR_MEM8(0x0B09)</span>
<a name="l03603"></a><a class="code" href="iox128a1_8h.html#a463152388ee13191c131635cfe79b923">03603</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF0_CTRLGCLR  _SFR_MEM8(0x0B0A)</span>
<a name="l03604"></a><a class="code" href="iox128a1_8h.html#a11ad797aef5f79693b66f3f4c5e247c4">03604</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF0_CTRLGSET  _SFR_MEM8(0x0B0B)</span>
<a name="l03605"></a><a class="code" href="iox128a1_8h.html#a43f2b902ae82e4d5f787e7f736959452">03605</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF0_INTFLAGS  _SFR_MEM8(0x0B0C)</span>
<a name="l03606"></a><a class="code" href="iox128a1_8h.html#ab8189ab558beb80c5111e5c57e84b845">03606</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF0_TEMP  _SFR_MEM8(0x0B0F)</span>
<a name="l03607"></a><a class="code" href="iox128a1_8h.html#a9641d0d76201e88fd7aef29ae31e9081">03607</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF0_CNT  _SFR_MEM16(0x0B20)</span>
<a name="l03608"></a><a class="code" href="iox128a1_8h.html#a5ea6bee4e63f2445883162812100e7f5">03608</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF0_PER  _SFR_MEM16(0x0B26)</span>
<a name="l03609"></a><a class="code" href="iox128a1_8h.html#a3a7f2ffabbf9c66017bd0fcb922747af">03609</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF0_CCA  _SFR_MEM16(0x0B28)</span>
<a name="l03610"></a><a class="code" href="iox128a1_8h.html#a428e841296fabbf2a67953bc15a10242">03610</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF0_CCB  _SFR_MEM16(0x0B2A)</span>
<a name="l03611"></a><a class="code" href="iox128a1_8h.html#a502ecf92b0beae73c6d72c27a27a9ebd">03611</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF0_CCC  _SFR_MEM16(0x0B2C)</span>
<a name="l03612"></a><a class="code" href="iox128a1_8h.html#acc6ee941379d3560bfe5e099d325619b">03612</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF0_CCD  _SFR_MEM16(0x0B2E)</span>
<a name="l03613"></a><a class="code" href="iox128a1_8h.html#a855f46e03b673656e3910305c3938fae">03613</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF0_PERBUF  _SFR_MEM16(0x0B36)</span>
<a name="l03614"></a><a class="code" href="iox128a1_8h.html#a4c93f6a98cdd5c508001f0ce5f8c2ba6">03614</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF0_CCABUF  _SFR_MEM16(0x0B38)</span>
<a name="l03615"></a><a class="code" href="iox128a1_8h.html#a8858837e185141b71df7fe9aa59f6f65">03615</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF0_CCBBUF  _SFR_MEM16(0x0B3A)</span>
<a name="l03616"></a><a class="code" href="iox128a1_8h.html#a3833f734b4b0f598ac066bcac4fb2af6">03616</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF0_CCCBUF  _SFR_MEM16(0x0B3C)</span>
<a name="l03617"></a><a class="code" href="iox128a1_8h.html#a78ab7434c9231393c9e46ddc10292b7f">03617</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF0_CCDBUF  _SFR_MEM16(0x0B3E)</span>
<a name="l03618"></a>03618 <span class="preprocessor"></span>
<a name="l03619"></a>03619 <span class="comment">/* TCF1 - Timer/Counter F1 */</span>
<a name="l03620"></a><a class="code" href="iox128a1_8h.html#abc0a8eef5567e8c7e1f8246622808467">03620</a> <span class="preprocessor">#define TCF1_CTRLA  _SFR_MEM8(0x0B40)</span>
<a name="l03621"></a><a class="code" href="iox128a1_8h.html#a349dae45fa4e8a0027414271492646e3">03621</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF1_CTRLB  _SFR_MEM8(0x0B41)</span>
<a name="l03622"></a><a class="code" href="iox128a1_8h.html#aa2316fe269899f49f96c79f9cbd8d9a0">03622</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF1_CTRLC  _SFR_MEM8(0x0B42)</span>
<a name="l03623"></a><a class="code" href="iox128a1_8h.html#a8d5c0544ac0553cce97725953e84987b">03623</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF1_CTRLD  _SFR_MEM8(0x0B43)</span>
<a name="l03624"></a><a class="code" href="iox128a1_8h.html#ac684fecef011ed833938657533fb8f5e">03624</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF1_CTRLE  _SFR_MEM8(0x0B44)</span>
<a name="l03625"></a><a class="code" href="iox128a1_8h.html#a91517882075bb8e68341ba77b19d6f49">03625</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF1_INTCTRLA  _SFR_MEM8(0x0B46)</span>
<a name="l03626"></a><a class="code" href="iox128a1_8h.html#a6125ea289bbf616fe3583af309d91e66">03626</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF1_INTCTRLB  _SFR_MEM8(0x0B47)</span>
<a name="l03627"></a><a class="code" href="iox128a1_8h.html#a279f5875f690cb8b56f7984e4447efa4">03627</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF1_CTRLFCLR  _SFR_MEM8(0x0B48)</span>
<a name="l03628"></a><a class="code" href="iox128a1_8h.html#aa7fe2cdee5c3efdfe9700dd21c65b310">03628</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF1_CTRLFSET  _SFR_MEM8(0x0B49)</span>
<a name="l03629"></a><a class="code" href="iox128a1_8h.html#a42eabad6adc7f3fe1cacf74cee341ec1">03629</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF1_CTRLGCLR  _SFR_MEM8(0x0B4A)</span>
<a name="l03630"></a><a class="code" href="iox128a1_8h.html#a81c0a43beedbe97d07b1ab2068d70aeb">03630</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF1_CTRLGSET  _SFR_MEM8(0x0B4B)</span>
<a name="l03631"></a><a class="code" href="iox128a1_8h.html#a9d25e9210ce9725b116d44a6c33e453e">03631</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF1_INTFLAGS  _SFR_MEM8(0x0B4C)</span>
<a name="l03632"></a><a class="code" href="iox128a1_8h.html#af1100c16abacd008a6f7ef622a5a8ca7">03632</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF1_TEMP  _SFR_MEM8(0x0B4F)</span>
<a name="l03633"></a><a class="code" href="iox128a1_8h.html#a196b6375163deeaddf50d1432a5e1429">03633</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF1_CNT  _SFR_MEM16(0x0B60)</span>
<a name="l03634"></a><a class="code" href="iox128a1_8h.html#a1be4fb26f23b602ed363da9042b0f808">03634</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF1_PER  _SFR_MEM16(0x0B66)</span>
<a name="l03635"></a><a class="code" href="iox128a1_8h.html#ac64501eaa407c86f974bde998fc813fd">03635</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF1_CCA  _SFR_MEM16(0x0B68)</span>
<a name="l03636"></a><a class="code" href="iox128a1_8h.html#a7cee3ff76b5c26cb197bd9f7804edd26">03636</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF1_CCB  _SFR_MEM16(0x0B6A)</span>
<a name="l03637"></a><a class="code" href="iox128a1_8h.html#ab5ba3514b8c0da568e99183447780fbe">03637</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF1_PERBUF  _SFR_MEM16(0x0B76)</span>
<a name="l03638"></a><a class="code" href="iox128a1_8h.html#a4370ed838b727a6c2a36582b2a853662">03638</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF1_CCABUF  _SFR_MEM16(0x0B78)</span>
<a name="l03639"></a><a class="code" href="iox128a1_8h.html#a0342c678be7ae845afc19931141f9449">03639</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF1_CCBBUF  _SFR_MEM16(0x0B7A)</span>
<a name="l03640"></a>03640 <span class="preprocessor"></span>
<a name="l03641"></a>03641 <span class="comment">/* HIRESF - High-Resolution Extension F */</span>
<a name="l03642"></a><a class="code" href="iox128a1_8h.html#a916b224a1c0e2ae5930682efb8bfa8a2">03642</a> <span class="preprocessor">#define HIRESF_CTRLA  _SFR_MEM8(0x0B90)</span>
<a name="l03643"></a>03643 <span class="preprocessor"></span>
<a name="l03644"></a>03644 <span class="comment">/* USARTF0 - Universal Asynchronous Receiver-Transmitter F0 */</span>
<a name="l03645"></a><a class="code" href="iox128a1_8h.html#ab4d14cb1eceade2ecca876ea16d06b19">03645</a> <span class="preprocessor">#define USARTF0_DATA  _SFR_MEM8(0x0BA0)</span>
<a name="l03646"></a><a class="code" href="iox128a1_8h.html#a4fb0119360f1c2e913884957a0c61d2c">03646</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTF0_STATUS  _SFR_MEM8(0x0BA1)</span>
<a name="l03647"></a><a class="code" href="iox128a1_8h.html#a0ea0b4d8c52ce8b6ec53359492c9a81a">03647</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTF0_CTRLA  _SFR_MEM8(0x0BA3)</span>
<a name="l03648"></a><a class="code" href="iox128a1_8h.html#af5e5fc0335642fe1be6a7519d96f9976">03648</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTF0_CTRLB  _SFR_MEM8(0x0BA4)</span>
<a name="l03649"></a><a class="code" href="iox128a1_8h.html#a83e86464bb46d7817b3ecb8139f8d963">03649</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTF0_CTRLC  _SFR_MEM8(0x0BA5)</span>
<a name="l03650"></a><a class="code" href="iox128a1_8h.html#a61c61010f9aa2d12f92cf5d181abb291">03650</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTF0_BAUDCTRLA  _SFR_MEM8(0x0BA6)</span>
<a name="l03651"></a><a class="code" href="iox128a1_8h.html#aeb3324cab332f3aa58651354dc1f402f">03651</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTF0_BAUDCTRLB  _SFR_MEM8(0x0BA7)</span>
<a name="l03652"></a>03652 <span class="preprocessor"></span>
<a name="l03653"></a>03653 <span class="comment">/* USARTF1 - Universal Asynchronous Receiver-Transmitter F1 */</span>
<a name="l03654"></a><a class="code" href="iox128a1_8h.html#a882fbc4b288f5e4622c362aee5d21fdc">03654</a> <span class="preprocessor">#define USARTF1_DATA  _SFR_MEM8(0x0BB0)</span>
<a name="l03655"></a><a class="code" href="iox128a1_8h.html#a50ecffc17e8c6ad9c1b4643ed056b19c">03655</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTF1_STATUS  _SFR_MEM8(0x0BB1)</span>
<a name="l03656"></a><a class="code" href="iox128a1_8h.html#af2d6026470169eec8f4ed6612585f78f">03656</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTF1_CTRLA  _SFR_MEM8(0x0BB3)</span>
<a name="l03657"></a><a class="code" href="iox128a1_8h.html#aba32cc10d9381215ca4cc895a1047f4d">03657</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTF1_CTRLB  _SFR_MEM8(0x0BB4)</span>
<a name="l03658"></a><a class="code" href="iox128a1_8h.html#ab880a27452b165f0db0193e5f35869c7">03658</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTF1_CTRLC  _SFR_MEM8(0x0BB5)</span>
<a name="l03659"></a><a class="code" href="iox128a1_8h.html#a7ab0bb0377fd6738395aa5f47dff9a3b">03659</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTF1_BAUDCTRLA  _SFR_MEM8(0x0BB6)</span>
<a name="l03660"></a><a class="code" href="iox128a1_8h.html#a392fb369b8724b24156489722cb57fc6">03660</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTF1_BAUDCTRLB  _SFR_MEM8(0x0BB7)</span>
<a name="l03661"></a>03661 <span class="preprocessor"></span>
<a name="l03662"></a>03662 <span class="comment">/* SPIF - Serial Peripheral Interface F */</span>
<a name="l03663"></a><a class="code" href="iox128a1_8h.html#a94b02000c30bd46ae59094622fe80bec">03663</a> <span class="preprocessor">#define SPIF_CTRL  _SFR_MEM8(0x0BC0)</span>
<a name="l03664"></a><a class="code" href="iox128a1_8h.html#a73af4602a9875cdbd767a84b47bc4cc7">03664</a> <span class="preprocessor"></span><span class="preprocessor">#define SPIF_INTCTRL  _SFR_MEM8(0x0BC1)</span>
<a name="l03665"></a><a class="code" href="iox128a1_8h.html#acdbe5c0f277a2edbcbd5777e8fb2ef50">03665</a> <span class="preprocessor"></span><span class="preprocessor">#define SPIF_STATUS  _SFR_MEM8(0x0BC2)</span>
<a name="l03666"></a><a class="code" href="iox128a1_8h.html#a3093af407f0d0e1a52c494f223cf9e40">03666</a> <span class="preprocessor"></span><span class="preprocessor">#define SPIF_DATA  _SFR_MEM8(0x0BC3)</span>
<a name="l03667"></a>03667 <span class="preprocessor"></span>
<a name="l03668"></a>03668 
<a name="l03669"></a>03669 
<a name="l03670"></a>03670 <span class="comment">/*================== Bitfield Definitions ================== */</span>
<a name="l03671"></a>03671 
<a name="l03672"></a>03672 <span class="comment">/* XOCD - On-Chip Debug System */</span>
<a name="l03673"></a>03673 <span class="comment">/* OCD.OCDR1  bit masks and bit positions */</span>
<a name="l03674"></a><a class="code" href="iox128a1_8h.html#a3f352fb32832823d72b3d5de54ecb44d">03674</a> <span class="preprocessor">#define OCD_OCDRD_bm  0x01  </span><span class="comment">/* OCDR Dirty bit mask. */</span>
<a name="l03675"></a><a class="code" href="iox128a1_8h.html#ab5509ba97e7769280719d6cd35fea313">03675</a> <span class="preprocessor">#define OCD_OCDRD_bp  0  </span><span class="comment">/* OCDR Dirty bit position. */</span>
<a name="l03676"></a>03676 
<a name="l03677"></a>03677 
<a name="l03678"></a>03678 <span class="comment">/* CPU - CPU */</span>
<a name="l03679"></a>03679 <span class="comment">/* CPU.CCP  bit masks and bit positions */</span>
<a name="l03680"></a><a class="code" href="iox128a1_8h.html#ad92a016d147b90552636ef2fa6a15e8d">03680</a> <span class="preprocessor">#define CPU_CCP_gm  0xFF  </span><span class="comment">/* CCP signature group mask. */</span>
<a name="l03681"></a><a class="code" href="iox128a1_8h.html#aee88877e7903f6e8c4065393bab8f82b">03681</a> <span class="preprocessor">#define CPU_CCP_gp  0  </span><span class="comment">/* CCP signature group position. */</span>
<a name="l03682"></a><a class="code" href="iox128a1_8h.html#af476c4385fcab5df84218be67e0a3331">03682</a> <span class="preprocessor">#define CPU_CCP0_bm  (1&lt;&lt;0)  </span><span class="comment">/* CCP signature bit 0 mask. */</span>
<a name="l03683"></a><a class="code" href="iox128a1_8h.html#a306bceab0aa16b5d7f176f68805233f2">03683</a> <span class="preprocessor">#define CPU_CCP0_bp  0  </span><span class="comment">/* CCP signature bit 0 position. */</span>
<a name="l03684"></a><a class="code" href="iox128a1_8h.html#abdb9493c2989d2063c74eca10091b266">03684</a> <span class="preprocessor">#define CPU_CCP1_bm  (1&lt;&lt;1)  </span><span class="comment">/* CCP signature bit 1 mask. */</span>
<a name="l03685"></a><a class="code" href="iox128a1_8h.html#a5e467b85ccaf966a28f93114c726957c">03685</a> <span class="preprocessor">#define CPU_CCP1_bp  1  </span><span class="comment">/* CCP signature bit 1 position. */</span>
<a name="l03686"></a><a class="code" href="iox128a1_8h.html#a84d088f5a49f13e03de6a0a84f0f41fd">03686</a> <span class="preprocessor">#define CPU_CCP2_bm  (1&lt;&lt;2)  </span><span class="comment">/* CCP signature bit 2 mask. */</span>
<a name="l03687"></a><a class="code" href="iox128a1_8h.html#a6c8199977571613cb97040bc02afa6ff">03687</a> <span class="preprocessor">#define CPU_CCP2_bp  2  </span><span class="comment">/* CCP signature bit 2 position. */</span>
<a name="l03688"></a><a class="code" href="iox128a1_8h.html#a0a4af23167c83084ee0eae4db126d124">03688</a> <span class="preprocessor">#define CPU_CCP3_bm  (1&lt;&lt;3)  </span><span class="comment">/* CCP signature bit 3 mask. */</span>
<a name="l03689"></a><a class="code" href="iox128a1_8h.html#a0bbf82d719746e020841636652f199b3">03689</a> <span class="preprocessor">#define CPU_CCP3_bp  3  </span><span class="comment">/* CCP signature bit 3 position. */</span>
<a name="l03690"></a><a class="code" href="iox128a1_8h.html#a6cba27f03743a9a5552df543eb4b9ca7">03690</a> <span class="preprocessor">#define CPU_CCP4_bm  (1&lt;&lt;4)  </span><span class="comment">/* CCP signature bit 4 mask. */</span>
<a name="l03691"></a><a class="code" href="iox128a1_8h.html#a188601b1e7f1b3dbb5c144c43192a002">03691</a> <span class="preprocessor">#define CPU_CCP4_bp  4  </span><span class="comment">/* CCP signature bit 4 position. */</span>
<a name="l03692"></a><a class="code" href="iox128a1_8h.html#a5e07adefd5b520c8b57a667ed24b292c">03692</a> <span class="preprocessor">#define CPU_CCP5_bm  (1&lt;&lt;5)  </span><span class="comment">/* CCP signature bit 5 mask. */</span>
<a name="l03693"></a><a class="code" href="iox128a1_8h.html#a5e9dbdaf36ac5bf1e18eff41f1446a2c">03693</a> <span class="preprocessor">#define CPU_CCP5_bp  5  </span><span class="comment">/* CCP signature bit 5 position. */</span>
<a name="l03694"></a><a class="code" href="iox128a1_8h.html#a633337359f89cdbe0588d0469b2d8b5b">03694</a> <span class="preprocessor">#define CPU_CCP6_bm  (1&lt;&lt;6)  </span><span class="comment">/* CCP signature bit 6 mask. */</span>
<a name="l03695"></a><a class="code" href="iox128a1_8h.html#a90346df00a45ecbcbd7a22404d9a301c">03695</a> <span class="preprocessor">#define CPU_CCP6_bp  6  </span><span class="comment">/* CCP signature bit 6 position. */</span>
<a name="l03696"></a><a class="code" href="iox128a1_8h.html#a76190f0f73d94b3b04fdc05176429bfa">03696</a> <span class="preprocessor">#define CPU_CCP7_bm  (1&lt;&lt;7)  </span><span class="comment">/* CCP signature bit 7 mask. */</span>
<a name="l03697"></a><a class="code" href="iox128a1_8h.html#ad93991eb9be699d5f3db59634bf0dc41">03697</a> <span class="preprocessor">#define CPU_CCP7_bp  7  </span><span class="comment">/* CCP signature bit 7 position. */</span>
<a name="l03698"></a>03698 
<a name="l03699"></a>03699 
<a name="l03700"></a>03700 <span class="comment">/* CPU.SREG  bit masks and bit positions */</span>
<a name="l03701"></a><a class="code" href="iox128a1_8h.html#a64d8e25c556fe351bfc49f28c35e7a0d">03701</a> <span class="preprocessor">#define CPU_I_bm  0x80  </span><span class="comment">/* Global Interrupt Enable Flag bit mask. */</span>
<a name="l03702"></a><a class="code" href="iox128a1_8h.html#acb7bd6ff289e34290e81f832b72c7d9d">03702</a> <span class="preprocessor">#define CPU_I_bp  7  </span><span class="comment">/* Global Interrupt Enable Flag bit position. */</span>
<a name="l03703"></a>03703 
<a name="l03704"></a><a class="code" href="iox128a1_8h.html#aac537b76702aeb1580bda9932892b24e">03704</a> <span class="preprocessor">#define CPU_T_bm  0x40  </span><span class="comment">/* Transfer Bit bit mask. */</span>
<a name="l03705"></a><a class="code" href="iox128a1_8h.html#af2a018974466f8b58f4c57388cdfb2af">03705</a> <span class="preprocessor">#define CPU_T_bp  6  </span><span class="comment">/* Transfer Bit bit position. */</span>
<a name="l03706"></a>03706 
<a name="l03707"></a><a class="code" href="iox128a1_8h.html#aae5747741376d00d8540a3b9d955f2ce">03707</a> <span class="preprocessor">#define CPU_H_bm  0x20  </span><span class="comment">/* Half Carry Flag bit mask. */</span>
<a name="l03708"></a><a class="code" href="iox128a1_8h.html#a6f18064f45bf2bc04a6b533540e33973">03708</a> <span class="preprocessor">#define CPU_H_bp  5  </span><span class="comment">/* Half Carry Flag bit position. */</span>
<a name="l03709"></a>03709 
<a name="l03710"></a><a class="code" href="iox128a1_8h.html#ab98b36b6f6d2bf054bf1b842d30ec1e4">03710</a> <span class="preprocessor">#define CPU_S_bm  0x10  </span><span class="comment">/* N Exclusive Or V Flag bit mask. */</span>
<a name="l03711"></a><a class="code" href="iox128a1_8h.html#a69311fb44b7cbc2fa055ab6f398588e2">03711</a> <span class="preprocessor">#define CPU_S_bp  4  </span><span class="comment">/* N Exclusive Or V Flag bit position. */</span>
<a name="l03712"></a>03712 
<a name="l03713"></a><a class="code" href="iox128a1_8h.html#a71f3f6bb04f38850a0a7d80893d63bc4">03713</a> <span class="preprocessor">#define CPU_V_bm  0x08  </span><span class="comment">/* Two&#39;s Complement Overflow Flag bit mask. */</span>
<a name="l03714"></a><a class="code" href="iox128a1_8h.html#ab5959306a4ae0430649ec8d1ea269f7f">03714</a> <span class="preprocessor">#define CPU_V_bp  3  </span><span class="comment">/* Two&#39;s Complement Overflow Flag bit position. */</span>
<a name="l03715"></a>03715 
<a name="l03716"></a><a class="code" href="iox128a1_8h.html#ad4fbb69c2e1c20ab582d6c3a9a37673f">03716</a> <span class="preprocessor">#define CPU_N_bm  0x04  </span><span class="comment">/* Negative Flag bit mask. */</span>
<a name="l03717"></a><a class="code" href="iox128a1_8h.html#a78ad2150a0c28151d81f41340d9cf5f1">03717</a> <span class="preprocessor">#define CPU_N_bp  2  </span><span class="comment">/* Negative Flag bit position. */</span>
<a name="l03718"></a>03718 
<a name="l03719"></a><a class="code" href="iox128a1_8h.html#adfeaa1062675da0f30f446cb5b459afd">03719</a> <span class="preprocessor">#define CPU_Z_bm  0x02  </span><span class="comment">/* Zero Flag bit mask. */</span>
<a name="l03720"></a><a class="code" href="iox128a1_8h.html#afa3d29be9369c81520fc6a317387e9ef">03720</a> <span class="preprocessor">#define CPU_Z_bp  1  </span><span class="comment">/* Zero Flag bit position. */</span>
<a name="l03721"></a>03721 
<a name="l03722"></a><a class="code" href="iox128a1_8h.html#a782c1efa162ff0300855fa8e1e561d27">03722</a> <span class="preprocessor">#define CPU_C_bm  0x01  </span><span class="comment">/* Carry Flag bit mask. */</span>
<a name="l03723"></a><a class="code" href="iox128a1_8h.html#a1aa739681c13457a5555f5a5344c4c1c">03723</a> <span class="preprocessor">#define CPU_C_bp  0  </span><span class="comment">/* Carry Flag bit position. */</span>
<a name="l03724"></a>03724 
<a name="l03725"></a>03725 
<a name="l03726"></a>03726 <span class="comment">/* CLK - Clock System */</span>
<a name="l03727"></a>03727 <span class="comment">/* CLK.CTRL  bit masks and bit positions */</span>
<a name="l03728"></a><a class="code" href="iox128a1_8h.html#a1b3059f15ef57201bd2e1e6aba4a0708">03728</a> <span class="preprocessor">#define CLK_SCLKSEL_gm  0x07  </span><span class="comment">/* System Clock Selection group mask. */</span>
<a name="l03729"></a><a class="code" href="iox128a1_8h.html#a769437b15b258f2ffd500f8387d0f1cd">03729</a> <span class="preprocessor">#define CLK_SCLKSEL_gp  0  </span><span class="comment">/* System Clock Selection group position. */</span>
<a name="l03730"></a><a class="code" href="iox128a1_8h.html#a702d36777a59cd364f708a3dfb96ee7f">03730</a> <span class="preprocessor">#define CLK_SCLKSEL0_bm  (1&lt;&lt;0)  </span><span class="comment">/* System Clock Selection bit 0 mask. */</span>
<a name="l03731"></a><a class="code" href="iox128a1_8h.html#a5bf65bab835d0325d7b7c2115a90f45c">03731</a> <span class="preprocessor">#define CLK_SCLKSEL0_bp  0  </span><span class="comment">/* System Clock Selection bit 0 position. */</span>
<a name="l03732"></a><a class="code" href="iox128a1_8h.html#adfefa84057229b7b54700eda43b8915e">03732</a> <span class="preprocessor">#define CLK_SCLKSEL1_bm  (1&lt;&lt;1)  </span><span class="comment">/* System Clock Selection bit 1 mask. */</span>
<a name="l03733"></a><a class="code" href="iox128a1_8h.html#a2f6c32031ff7c1fc9fad7d2452faa900">03733</a> <span class="preprocessor">#define CLK_SCLKSEL1_bp  1  </span><span class="comment">/* System Clock Selection bit 1 position. */</span>
<a name="l03734"></a><a class="code" href="iox128a1_8h.html#ad31b10900eb8760b28c0984d80c6da34">03734</a> <span class="preprocessor">#define CLK_SCLKSEL2_bm  (1&lt;&lt;2)  </span><span class="comment">/* System Clock Selection bit 2 mask. */</span>
<a name="l03735"></a><a class="code" href="iox128a1_8h.html#ab97b15ab86ae3383627eb359b99add2b">03735</a> <span class="preprocessor">#define CLK_SCLKSEL2_bp  2  </span><span class="comment">/* System Clock Selection bit 2 position. */</span>
<a name="l03736"></a>03736 
<a name="l03737"></a>03737 
<a name="l03738"></a>03738 <span class="comment">/* CLK.PSCTRL  bit masks and bit positions */</span>
<a name="l03739"></a><a class="code" href="iox128a1_8h.html#a7d60a7ff349ee3613b07259ed0537d95">03739</a> <span class="preprocessor">#define CLK_PSADIV_gm  0x7C  </span><span class="comment">/* Prescaler A Division Factor group mask. */</span>
<a name="l03740"></a><a class="code" href="iox128a1_8h.html#a2a9bae8f07cef98f6123a55908579b60">03740</a> <span class="preprocessor">#define CLK_PSADIV_gp  2  </span><span class="comment">/* Prescaler A Division Factor group position. */</span>
<a name="l03741"></a><a class="code" href="iox128a1_8h.html#a75630f8265f7b5739492d9ef34de9631">03741</a> <span class="preprocessor">#define CLK_PSADIV0_bm  (1&lt;&lt;2)  </span><span class="comment">/* Prescaler A Division Factor bit 0 mask. */</span>
<a name="l03742"></a><a class="code" href="iox128a1_8h.html#aeb421686beb7f1e4ae8cdb7bb6bc3198">03742</a> <span class="preprocessor">#define CLK_PSADIV0_bp  2  </span><span class="comment">/* Prescaler A Division Factor bit 0 position. */</span>
<a name="l03743"></a><a class="code" href="iox128a1_8h.html#a08807230be44e7240f6bc8df3f452593">03743</a> <span class="preprocessor">#define CLK_PSADIV1_bm  (1&lt;&lt;3)  </span><span class="comment">/* Prescaler A Division Factor bit 1 mask. */</span>
<a name="l03744"></a><a class="code" href="iox128a1_8h.html#a0429f9478fcea34fa174370273fde48b">03744</a> <span class="preprocessor">#define CLK_PSADIV1_bp  3  </span><span class="comment">/* Prescaler A Division Factor bit 1 position. */</span>
<a name="l03745"></a><a class="code" href="iox128a1_8h.html#a9e99f8dde9028a8b72ab04031ea851b6">03745</a> <span class="preprocessor">#define CLK_PSADIV2_bm  (1&lt;&lt;4)  </span><span class="comment">/* Prescaler A Division Factor bit 2 mask. */</span>
<a name="l03746"></a><a class="code" href="iox128a1_8h.html#a1b5c63833c058d4b2aa9b29d40a4abe0">03746</a> <span class="preprocessor">#define CLK_PSADIV2_bp  4  </span><span class="comment">/* Prescaler A Division Factor bit 2 position. */</span>
<a name="l03747"></a><a class="code" href="iox128a1_8h.html#a34aedb6903150ab67a2c4a0ae2988976">03747</a> <span class="preprocessor">#define CLK_PSADIV3_bm  (1&lt;&lt;5)  </span><span class="comment">/* Prescaler A Division Factor bit 3 mask. */</span>
<a name="l03748"></a><a class="code" href="iox128a1_8h.html#a9e69c599ff0dc823c0d344cac2780a81">03748</a> <span class="preprocessor">#define CLK_PSADIV3_bp  5  </span><span class="comment">/* Prescaler A Division Factor bit 3 position. */</span>
<a name="l03749"></a><a class="code" href="iox128a1_8h.html#a946206609c9b313ce740a7b2185fc297">03749</a> <span class="preprocessor">#define CLK_PSADIV4_bm  (1&lt;&lt;6)  </span><span class="comment">/* Prescaler A Division Factor bit 4 mask. */</span>
<a name="l03750"></a><a class="code" href="iox128a1_8h.html#a3d8017f37c6bbf591cd9ff1f2574a123">03750</a> <span class="preprocessor">#define CLK_PSADIV4_bp  6  </span><span class="comment">/* Prescaler A Division Factor bit 4 position. */</span>
<a name="l03751"></a>03751 
<a name="l03752"></a><a class="code" href="iox128a1_8h.html#ab69cef6c2b6fdf8c7eba0dfbcf4f0ce9">03752</a> <span class="preprocessor">#define CLK_PSBCDIV_gm  0x03  </span><span class="comment">/* Prescaler B and C Division factor group mask. */</span>
<a name="l03753"></a><a class="code" href="iox128a1_8h.html#aed0bc9009b6ecd7e3ed96a6566468a5e">03753</a> <span class="preprocessor">#define CLK_PSBCDIV_gp  0  </span><span class="comment">/* Prescaler B and C Division factor group position. */</span>
<a name="l03754"></a><a class="code" href="iox128a1_8h.html#ac840fde4a551dbf580df8350993ca66c">03754</a> <span class="preprocessor">#define CLK_PSBCDIV0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Prescaler B and C Division factor bit 0 mask. */</span>
<a name="l03755"></a><a class="code" href="iox128a1_8h.html#add4881c5869711349682865f0b3e87d7">03755</a> <span class="preprocessor">#define CLK_PSBCDIV0_bp  0  </span><span class="comment">/* Prescaler B and C Division factor bit 0 position. */</span>
<a name="l03756"></a><a class="code" href="iox128a1_8h.html#a9e16b474d48aadbce1dc2bfac7c71056">03756</a> <span class="preprocessor">#define CLK_PSBCDIV1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Prescaler B and C Division factor bit 1 mask. */</span>
<a name="l03757"></a><a class="code" href="iox128a1_8h.html#a7fcb20e16551c90d0a0f7bc9d34de351">03757</a> <span class="preprocessor">#define CLK_PSBCDIV1_bp  1  </span><span class="comment">/* Prescaler B and C Division factor bit 1 position. */</span>
<a name="l03758"></a>03758 
<a name="l03759"></a>03759 
<a name="l03760"></a>03760 <span class="comment">/* CLK.LOCK  bit masks and bit positions */</span>
<a name="l03761"></a><a class="code" href="iox128a1_8h.html#aeedba3d72532e9d512f0ae237ebaa7a1">03761</a> <span class="preprocessor">#define CLK_LOCK_bm  0x01  </span><span class="comment">/* Clock System Lock bit mask. */</span>
<a name="l03762"></a><a class="code" href="iox128a1_8h.html#adab1d5860c788c9efb381593c1530eae">03762</a> <span class="preprocessor">#define CLK_LOCK_bp  0  </span><span class="comment">/* Clock System Lock bit position. */</span>
<a name="l03763"></a>03763 
<a name="l03764"></a>03764 
<a name="l03765"></a>03765 <span class="comment">/* CLK.RTCCTRL  bit masks and bit positions */</span>
<a name="l03766"></a><a class="code" href="iox128a1_8h.html#a8131e1c11bdd7dc5faf10f0ca01b0455">03766</a> <span class="preprocessor">#define CLK_RTCSRC_gm  0x0E  </span><span class="comment">/* Clock Source group mask. */</span>
<a name="l03767"></a><a class="code" href="iox128a1_8h.html#a0320f258ab03bc2ae4a5efb9fe4208f1">03767</a> <span class="preprocessor">#define CLK_RTCSRC_gp  1  </span><span class="comment">/* Clock Source group position. */</span>
<a name="l03768"></a><a class="code" href="iox128a1_8h.html#a1bde038dacfdef7ee7102ac5a016cb05">03768</a> <span class="preprocessor">#define CLK_RTCSRC0_bm  (1&lt;&lt;1)  </span><span class="comment">/* Clock Source bit 0 mask. */</span>
<a name="l03769"></a><a class="code" href="iox128a1_8h.html#ac6f5e37c95bff67b019af6b8281e9cce">03769</a> <span class="preprocessor">#define CLK_RTCSRC0_bp  1  </span><span class="comment">/* Clock Source bit 0 position. */</span>
<a name="l03770"></a><a class="code" href="iox128a1_8h.html#ae4777f6e579d7c528e4152f9b5cba651">03770</a> <span class="preprocessor">#define CLK_RTCSRC1_bm  (1&lt;&lt;2)  </span><span class="comment">/* Clock Source bit 1 mask. */</span>
<a name="l03771"></a><a class="code" href="iox128a1_8h.html#a88ddd693eceb1e9cff10fadaeeb0f127">03771</a> <span class="preprocessor">#define CLK_RTCSRC1_bp  2  </span><span class="comment">/* Clock Source bit 1 position. */</span>
<a name="l03772"></a><a class="code" href="iox128a1_8h.html#a049dee5bf0755fd885be2f2e50cca0f7">03772</a> <span class="preprocessor">#define CLK_RTCSRC2_bm  (1&lt;&lt;3)  </span><span class="comment">/* Clock Source bit 2 mask. */</span>
<a name="l03773"></a><a class="code" href="iox128a1_8h.html#ab573fef0018ee7a1a4eaa477612a692e">03773</a> <span class="preprocessor">#define CLK_RTCSRC2_bp  3  </span><span class="comment">/* Clock Source bit 2 position. */</span>
<a name="l03774"></a>03774 
<a name="l03775"></a><a class="code" href="iox128a1_8h.html#a523e4911489b9a4a883d6a9e0a5c9ae7">03775</a> <span class="preprocessor">#define CLK_RTCEN_bm  0x01  </span><span class="comment">/* RTC Clock Source Enable bit mask. */</span>
<a name="l03776"></a><a class="code" href="iox128a1_8h.html#a3610699acb91990110631d397c4b60ca">03776</a> <span class="preprocessor">#define CLK_RTCEN_bp  0  </span><span class="comment">/* RTC Clock Source Enable bit position. */</span>
<a name="l03777"></a>03777 
<a name="l03778"></a>03778 
<a name="l03779"></a>03779 <span class="comment">/* PR.PRGEN  bit masks and bit positions */</span>
<a name="l03780"></a><a class="code" href="iox128a1_8h.html#ad427b52396873f95ae14d1dc3df1be8b">03780</a> <span class="preprocessor">#define PR_AES_bm  0x10  </span><span class="comment">/* AES bit mask. */</span>
<a name="l03781"></a><a class="code" href="iox128a1_8h.html#a9668d0c45759bf22a741a4c138255c18">03781</a> <span class="preprocessor">#define PR_AES_bp  4  </span><span class="comment">/* AES bit position. */</span>
<a name="l03782"></a>03782 
<a name="l03783"></a><a class="code" href="iox128a1_8h.html#a45082e51ee9e749b471cefca60bc4ef8">03783</a> <span class="preprocessor">#define PR_EBI_bm  0x08  </span><span class="comment">/* External Bus Interface bit mask. */</span>
<a name="l03784"></a><a class="code" href="iox128a1_8h.html#a072195c2f39369e930b8919c5a62c41f">03784</a> <span class="preprocessor">#define PR_EBI_bp  3  </span><span class="comment">/* External Bus Interface bit position. */</span>
<a name="l03785"></a>03785 
<a name="l03786"></a><a class="code" href="iox128a1_8h.html#a588163bb23523ee8520ce4cf8b20d52f">03786</a> <span class="preprocessor">#define PR_RTC_bm  0x04  </span><span class="comment">/* Real-time Counter bit mask. */</span>
<a name="l03787"></a><a class="code" href="iox128a1_8h.html#a1c185c57ea61c3ef2e749778327636fe">03787</a> <span class="preprocessor">#define PR_RTC_bp  2  </span><span class="comment">/* Real-time Counter bit position. */</span>
<a name="l03788"></a>03788 
<a name="l03789"></a><a class="code" href="iox128a1_8h.html#a97a44aa438af8910f23f2c339c89cfd9">03789</a> <span class="preprocessor">#define PR_EVSYS_bm  0x02  </span><span class="comment">/* Event System bit mask. */</span>
<a name="l03790"></a><a class="code" href="iox128a1_8h.html#aeed64b1db9c511b329c80ad7ac434e42">03790</a> <span class="preprocessor">#define PR_EVSYS_bp  1  </span><span class="comment">/* Event System bit position. */</span>
<a name="l03791"></a>03791 
<a name="l03792"></a><a class="code" href="iox128a1_8h.html#a2da8c76ffc14fc8a74f1796c31a379f1">03792</a> <span class="preprocessor">#define PR_DMA_bm  0x01  </span><span class="comment">/* DMA-Controller bit mask. */</span>
<a name="l03793"></a><a class="code" href="iox128a1_8h.html#a89f335376e1d899354e6b19ca21f76e4">03793</a> <span class="preprocessor">#define PR_DMA_bp  0  </span><span class="comment">/* DMA-Controller bit position. */</span>
<a name="l03794"></a>03794 
<a name="l03795"></a>03795 
<a name="l03796"></a>03796 <span class="comment">/* PR.PRPA  bit masks and bit positions */</span>
<a name="l03797"></a><a class="code" href="iox128a1_8h.html#ab7ebd9e270e32045d27423468fa01d6f">03797</a> <span class="preprocessor">#define PR_DAC_bm  0x04  </span><span class="comment">/* Port A DAC bit mask. */</span>
<a name="l03798"></a><a class="code" href="iox128a1_8h.html#a7bd92d02c10941c3bdfe18884b67ec3b">03798</a> <span class="preprocessor">#define PR_DAC_bp  2  </span><span class="comment">/* Port A DAC bit position. */</span>
<a name="l03799"></a>03799 
<a name="l03800"></a><a class="code" href="iox128a1_8h.html#a4330329855dac284ba9f8b9600c48edc">03800</a> <span class="preprocessor">#define PR_ADC_bm  0x02  </span><span class="comment">/* Port A ADC bit mask. */</span>
<a name="l03801"></a><a class="code" href="iox128a1_8h.html#a3a277ba66189324d41c2bc2ebf3d954e">03801</a> <span class="preprocessor">#define PR_ADC_bp  1  </span><span class="comment">/* Port A ADC bit position. */</span>
<a name="l03802"></a>03802 
<a name="l03803"></a><a class="code" href="iox128a1_8h.html#a9cf58ad33cc04b023f74aca63277ad9f">03803</a> <span class="preprocessor">#define PR_AC_bm  0x01  </span><span class="comment">/* Port A Analog Comparator bit mask. */</span>
<a name="l03804"></a><a class="code" href="iox128a1_8h.html#ad439f426c0c578b95fe36716b78069a9">03804</a> <span class="preprocessor">#define PR_AC_bp  0  </span><span class="comment">/* Port A Analog Comparator bit position. */</span>
<a name="l03805"></a>03805 
<a name="l03806"></a>03806 
<a name="l03807"></a>03807 <span class="comment">/* PR.PRPB  bit masks and bit positions */</span>
<a name="l03808"></a>03808 <span class="comment">/* PR_DAC_bm  Predefined. */</span>
<a name="l03809"></a>03809 <span class="comment">/* PR_DAC_bp  Predefined. */</span>
<a name="l03810"></a>03810 
<a name="l03811"></a>03811 <span class="comment">/* PR_ADC_bm  Predefined. */</span>
<a name="l03812"></a>03812 <span class="comment">/* PR_ADC_bp  Predefined. */</span>
<a name="l03813"></a>03813 
<a name="l03814"></a>03814 <span class="comment">/* PR_AC_bm  Predefined. */</span>
<a name="l03815"></a>03815 <span class="comment">/* PR_AC_bp  Predefined. */</span>
<a name="l03816"></a>03816 
<a name="l03817"></a>03817 
<a name="l03818"></a>03818 <span class="comment">/* PR.PRPC  bit masks and bit positions */</span>
<a name="l03819"></a><a class="code" href="iox128a1_8h.html#a4922cb5d969f5e00f2899f382a764b8a">03819</a> <span class="preprocessor">#define PR_TWI_bm  0x40  </span><span class="comment">/* Port C Two-wire Interface bit mask. */</span>
<a name="l03820"></a><a class="code" href="iox128a1_8h.html#a0f457a90dbd06485b5d0460e183fab82">03820</a> <span class="preprocessor">#define PR_TWI_bp  6  </span><span class="comment">/* Port C Two-wire Interface bit position. */</span>
<a name="l03821"></a>03821 
<a name="l03822"></a><a class="code" href="iox128a1_8h.html#a2ef594382f2413afb7376ad05782047c">03822</a> <span class="preprocessor">#define PR_USART1_bm  0x20  </span><span class="comment">/* Port C USART1 bit mask. */</span>
<a name="l03823"></a><a class="code" href="iox128a1_8h.html#a01e115d1c90d78bb0fc5da2affcd2091">03823</a> <span class="preprocessor">#define PR_USART1_bp  5  </span><span class="comment">/* Port C USART1 bit position. */</span>
<a name="l03824"></a>03824 
<a name="l03825"></a><a class="code" href="iox128a1_8h.html#a44169daa14e1549ba2594f4258024e2a">03825</a> <span class="preprocessor">#define PR_USART0_bm  0x10  </span><span class="comment">/* Port C USART0 bit mask. */</span>
<a name="l03826"></a><a class="code" href="iox128a1_8h.html#ac238f961aca628386eec3bc00a409263">03826</a> <span class="preprocessor">#define PR_USART0_bp  4  </span><span class="comment">/* Port C USART0 bit position. */</span>
<a name="l03827"></a>03827 
<a name="l03828"></a><a class="code" href="iox128a1_8h.html#a08eea7e302219873c93017f837ce72ff">03828</a> <span class="preprocessor">#define PR_SPI_bm  0x08  </span><span class="comment">/* Port C SPI bit mask. */</span>
<a name="l03829"></a><a class="code" href="iox128a1_8h.html#adf1ee9ca839ebef858a4aa35da135fa0">03829</a> <span class="preprocessor">#define PR_SPI_bp  3  </span><span class="comment">/* Port C SPI bit position. */</span>
<a name="l03830"></a>03830 
<a name="l03831"></a><a class="code" href="iox128a1_8h.html#abbeaa5f29fd6975366169f1f0814a87b">03831</a> <span class="preprocessor">#define PR_HIRES_bm  0x04  </span><span class="comment">/* Port C AWEX bit mask. */</span>
<a name="l03832"></a><a class="code" href="iox128a1_8h.html#ad7d254f4ad4a76a59be34c804b50231f">03832</a> <span class="preprocessor">#define PR_HIRES_bp  2  </span><span class="comment">/* Port C AWEX bit position. */</span>
<a name="l03833"></a>03833 
<a name="l03834"></a><a class="code" href="iox128a1_8h.html#afae2e2085fde48b5a143680a536f70a4">03834</a> <span class="preprocessor">#define PR_TC1_bm  0x02  </span><span class="comment">/* Port C Timer/Counter1 bit mask. */</span>
<a name="l03835"></a><a class="code" href="iox128a1_8h.html#ad069680b0f9b1328ab8d6c38bde98914">03835</a> <span class="preprocessor">#define PR_TC1_bp  1  </span><span class="comment">/* Port C Timer/Counter1 bit position. */</span>
<a name="l03836"></a>03836 
<a name="l03837"></a><a class="code" href="iox128a1_8h.html#af2035eb67f23a8203d83d38d7462f4f4">03837</a> <span class="preprocessor">#define PR_TC0_bm  0x01  </span><span class="comment">/* Port C Timer/Counter0 bit mask. */</span>
<a name="l03838"></a><a class="code" href="iox128a1_8h.html#a7e6e69622285f7a020e7d26bff68c870">03838</a> <span class="preprocessor">#define PR_TC0_bp  0  </span><span class="comment">/* Port C Timer/Counter0 bit position. */</span>
<a name="l03839"></a>03839 
<a name="l03840"></a>03840 
<a name="l03841"></a>03841 <span class="comment">/* PR.PRPD  bit masks and bit positions */</span>
<a name="l03842"></a>03842 <span class="comment">/* PR_TWI_bm  Predefined. */</span>
<a name="l03843"></a>03843 <span class="comment">/* PR_TWI_bp  Predefined. */</span>
<a name="l03844"></a>03844 
<a name="l03845"></a>03845 <span class="comment">/* PR_USART1_bm  Predefined. */</span>
<a name="l03846"></a>03846 <span class="comment">/* PR_USART1_bp  Predefined. */</span>
<a name="l03847"></a>03847 
<a name="l03848"></a>03848 <span class="comment">/* PR_USART0_bm  Predefined. */</span>
<a name="l03849"></a>03849 <span class="comment">/* PR_USART0_bp  Predefined. */</span>
<a name="l03850"></a>03850 
<a name="l03851"></a>03851 <span class="comment">/* PR_SPI_bm  Predefined. */</span>
<a name="l03852"></a>03852 <span class="comment">/* PR_SPI_bp  Predefined. */</span>
<a name="l03853"></a>03853 
<a name="l03854"></a>03854 <span class="comment">/* PR_HIRES_bm  Predefined. */</span>
<a name="l03855"></a>03855 <span class="comment">/* PR_HIRES_bp  Predefined. */</span>
<a name="l03856"></a>03856 
<a name="l03857"></a>03857 <span class="comment">/* PR_TC1_bm  Predefined. */</span>
<a name="l03858"></a>03858 <span class="comment">/* PR_TC1_bp  Predefined. */</span>
<a name="l03859"></a>03859 
<a name="l03860"></a>03860 <span class="comment">/* PR_TC0_bm  Predefined. */</span>
<a name="l03861"></a>03861 <span class="comment">/* PR_TC0_bp  Predefined. */</span>
<a name="l03862"></a>03862 
<a name="l03863"></a>03863 
<a name="l03864"></a>03864 <span class="comment">/* PR.PRPE  bit masks and bit positions */</span>
<a name="l03865"></a>03865 <span class="comment">/* PR_TWI_bm  Predefined. */</span>
<a name="l03866"></a>03866 <span class="comment">/* PR_TWI_bp  Predefined. */</span>
<a name="l03867"></a>03867 
<a name="l03868"></a>03868 <span class="comment">/* PR_USART1_bm  Predefined. */</span>
<a name="l03869"></a>03869 <span class="comment">/* PR_USART1_bp  Predefined. */</span>
<a name="l03870"></a>03870 
<a name="l03871"></a>03871 <span class="comment">/* PR_USART0_bm  Predefined. */</span>
<a name="l03872"></a>03872 <span class="comment">/* PR_USART0_bp  Predefined. */</span>
<a name="l03873"></a>03873 
<a name="l03874"></a>03874 <span class="comment">/* PR_SPI_bm  Predefined. */</span>
<a name="l03875"></a>03875 <span class="comment">/* PR_SPI_bp  Predefined. */</span>
<a name="l03876"></a>03876 
<a name="l03877"></a>03877 <span class="comment">/* PR_HIRES_bm  Predefined. */</span>
<a name="l03878"></a>03878 <span class="comment">/* PR_HIRES_bp  Predefined. */</span>
<a name="l03879"></a>03879 
<a name="l03880"></a>03880 <span class="comment">/* PR_TC1_bm  Predefined. */</span>
<a name="l03881"></a>03881 <span class="comment">/* PR_TC1_bp  Predefined. */</span>
<a name="l03882"></a>03882 
<a name="l03883"></a>03883 <span class="comment">/* PR_TC0_bm  Predefined. */</span>
<a name="l03884"></a>03884 <span class="comment">/* PR_TC0_bp  Predefined. */</span>
<a name="l03885"></a>03885 
<a name="l03886"></a>03886 
<a name="l03887"></a>03887 <span class="comment">/* PR.PRPF  bit masks and bit positions */</span>
<a name="l03888"></a>03888 <span class="comment">/* PR_TWI_bm  Predefined. */</span>
<a name="l03889"></a>03889 <span class="comment">/* PR_TWI_bp  Predefined. */</span>
<a name="l03890"></a>03890 
<a name="l03891"></a>03891 <span class="comment">/* PR_USART1_bm  Predefined. */</span>
<a name="l03892"></a>03892 <span class="comment">/* PR_USART1_bp  Predefined. */</span>
<a name="l03893"></a>03893 
<a name="l03894"></a>03894 <span class="comment">/* PR_USART0_bm  Predefined. */</span>
<a name="l03895"></a>03895 <span class="comment">/* PR_USART0_bp  Predefined. */</span>
<a name="l03896"></a>03896 
<a name="l03897"></a>03897 <span class="comment">/* PR_SPI_bm  Predefined. */</span>
<a name="l03898"></a>03898 <span class="comment">/* PR_SPI_bp  Predefined. */</span>
<a name="l03899"></a>03899 
<a name="l03900"></a>03900 <span class="comment">/* PR_HIRES_bm  Predefined. */</span>
<a name="l03901"></a>03901 <span class="comment">/* PR_HIRES_bp  Predefined. */</span>
<a name="l03902"></a>03902 
<a name="l03903"></a>03903 <span class="comment">/* PR_TC1_bm  Predefined. */</span>
<a name="l03904"></a>03904 <span class="comment">/* PR_TC1_bp  Predefined. */</span>
<a name="l03905"></a>03905 
<a name="l03906"></a>03906 <span class="comment">/* PR_TC0_bm  Predefined. */</span>
<a name="l03907"></a>03907 <span class="comment">/* PR_TC0_bp  Predefined. */</span>
<a name="l03908"></a>03908 
<a name="l03909"></a>03909 
<a name="l03910"></a>03910 <span class="comment">/* SLEEP - Sleep Controller */</span>
<a name="l03911"></a>03911 <span class="comment">/* SLEEP.CTRL  bit masks and bit positions */</span>
<a name="l03912"></a><a class="code" href="iox128a1_8h.html#a769c8d22eb58b6e4a524a992236c01da">03912</a> <span class="preprocessor">#define SLEEP_SMODE_gm  0x0E  </span><span class="comment">/* Sleep Mode group mask. */</span>
<a name="l03913"></a><a class="code" href="iox128a1_8h.html#a7589f85bb376c36f2544995e71644646">03913</a> <span class="preprocessor">#define SLEEP_SMODE_gp  1  </span><span class="comment">/* Sleep Mode group position. */</span>
<a name="l03914"></a><a class="code" href="iox128a1_8h.html#a3d0c68bb31e116b5bf15b4e1f0f2f5ae">03914</a> <span class="preprocessor">#define SLEEP_SMODE0_bm  (1&lt;&lt;1)  </span><span class="comment">/* Sleep Mode bit 0 mask. */</span>
<a name="l03915"></a><a class="code" href="iox128a1_8h.html#ae17a1701676e9c06918a69dbf9957e77">03915</a> <span class="preprocessor">#define SLEEP_SMODE0_bp  1  </span><span class="comment">/* Sleep Mode bit 0 position. */</span>
<a name="l03916"></a><a class="code" href="iox128a1_8h.html#a0f3e7754e11a83243c798ce591a32fc0">03916</a> <span class="preprocessor">#define SLEEP_SMODE1_bm  (1&lt;&lt;2)  </span><span class="comment">/* Sleep Mode bit 1 mask. */</span>
<a name="l03917"></a><a class="code" href="iox128a1_8h.html#a43e2a878ca4303acdb40ac8aad6efba8">03917</a> <span class="preprocessor">#define SLEEP_SMODE1_bp  2  </span><span class="comment">/* Sleep Mode bit 1 position. */</span>
<a name="l03918"></a><a class="code" href="iox128a1_8h.html#a73f42101906094c6f0b5f9b6e635619b">03918</a> <span class="preprocessor">#define SLEEP_SMODE2_bm  (1&lt;&lt;3)  </span><span class="comment">/* Sleep Mode bit 2 mask. */</span>
<a name="l03919"></a><a class="code" href="iox128a1_8h.html#a00802773aae5af66fb903d3e905aac06">03919</a> <span class="preprocessor">#define SLEEP_SMODE2_bp  3  </span><span class="comment">/* Sleep Mode bit 2 position. */</span>
<a name="l03920"></a>03920 
<a name="l03921"></a><a class="code" href="iox128a1_8h.html#a6abc091b01a9ca24d2effd900b01969f">03921</a> <span class="preprocessor">#define SLEEP_SEN_bm  0x01  </span><span class="comment">/* Sleep Enable bit mask. */</span>
<a name="l03922"></a><a class="code" href="iox128a1_8h.html#a9a92e689f2a0984893613f048a31757b">03922</a> <span class="preprocessor">#define SLEEP_SEN_bp  0  </span><span class="comment">/* Sleep Enable bit position. */</span>
<a name="l03923"></a>03923 
<a name="l03924"></a>03924 
<a name="l03925"></a>03925 <span class="comment">/* OSC - Oscillator */</span>
<a name="l03926"></a>03926 <span class="comment">/* OSC.CTRL  bit masks and bit positions */</span>
<a name="l03927"></a><a class="code" href="iox128a1_8h.html#ada3c18a1ed9469266a5cd4b8d9713f3a">03927</a> <span class="preprocessor">#define OSC_PLLEN_bm  0x10  </span><span class="comment">/* PLL Enable bit mask. */</span>
<a name="l03928"></a><a class="code" href="iox128a1_8h.html#ae262161f54cafd85d2bb7007ae4dc8d9">03928</a> <span class="preprocessor">#define OSC_PLLEN_bp  4  </span><span class="comment">/* PLL Enable bit position. */</span>
<a name="l03929"></a>03929 
<a name="l03930"></a><a class="code" href="iox128a1_8h.html#ac30f6794d09f90b15f605ada21828767">03930</a> <span class="preprocessor">#define OSC_XOSCEN_bm  0x08  </span><span class="comment">/* External Oscillator Enable bit mask. */</span>
<a name="l03931"></a><a class="code" href="iox128a1_8h.html#af839a9fb3e84291e79c972de5b3b4ac1">03931</a> <span class="preprocessor">#define OSC_XOSCEN_bp  3  </span><span class="comment">/* External Oscillator Enable bit position. */</span>
<a name="l03932"></a>03932 
<a name="l03933"></a><a class="code" href="iox128a1_8h.html#a06241aba45e7cfc6c3dbd1463328e265">03933</a> <span class="preprocessor">#define OSC_RC32KEN_bm  0x04  </span><span class="comment">/* Internal 32kHz RC Oscillator Enable bit mask. */</span>
<a name="l03934"></a><a class="code" href="iox128a1_8h.html#a609409bf6eca3223e63ea98b1c4329b8">03934</a> <span class="preprocessor">#define OSC_RC32KEN_bp  2  </span><span class="comment">/* Internal 32kHz RC Oscillator Enable bit position. */</span>
<a name="l03935"></a>03935 
<a name="l03936"></a><a class="code" href="iox128a1_8h.html#abbdc8a21efb99990dc8577f2e69d3400">03936</a> <span class="preprocessor">#define OSC_RC32MEN_bm  0x02  </span><span class="comment">/* Internal 32MHz RC Oscillator Enable bit mask. */</span>
<a name="l03937"></a><a class="code" href="iox128a1_8h.html#acf195babeec785cd5268f71747607ab6">03937</a> <span class="preprocessor">#define OSC_RC32MEN_bp  1  </span><span class="comment">/* Internal 32MHz RC Oscillator Enable bit position. */</span>
<a name="l03938"></a>03938 
<a name="l03939"></a><a class="code" href="iox128a1_8h.html#aa41d6059ad64cd16507b0aa809c8511d">03939</a> <span class="preprocessor">#define OSC_RC2MEN_bm  0x01  </span><span class="comment">/* Internal 2MHz RC Oscillator Enable bit mask. */</span>
<a name="l03940"></a><a class="code" href="iox128a1_8h.html#a0002bc52bed814a5c4b8f549599d78ac">03940</a> <span class="preprocessor">#define OSC_RC2MEN_bp  0  </span><span class="comment">/* Internal 2MHz RC Oscillator Enable bit position. */</span>
<a name="l03941"></a>03941 
<a name="l03942"></a>03942 
<a name="l03943"></a>03943 <span class="comment">/* OSC.STATUS  bit masks and bit positions */</span>
<a name="l03944"></a><a class="code" href="iox128a1_8h.html#a5efcb0ca5ca64b64dc7b1d72073c4f8d">03944</a> <span class="preprocessor">#define OSC_PLLRDY_bm  0x10  </span><span class="comment">/* PLL Ready bit mask. */</span>
<a name="l03945"></a><a class="code" href="iox128a1_8h.html#aaa1ebf7421247e612646cf21495ac425">03945</a> <span class="preprocessor">#define OSC_PLLRDY_bp  4  </span><span class="comment">/* PLL Ready bit position. */</span>
<a name="l03946"></a>03946 
<a name="l03947"></a><a class="code" href="iox128a1_8h.html#ae2b0cbcb8b87a34c429d2b63a9381ddc">03947</a> <span class="preprocessor">#define OSC_XOSCRDY_bm  0x08  </span><span class="comment">/* External Oscillator Ready bit mask. */</span>
<a name="l03948"></a><a class="code" href="iox128a1_8h.html#a7de393050e45e64ab1c74bb034542672">03948</a> <span class="preprocessor">#define OSC_XOSCRDY_bp  3  </span><span class="comment">/* External Oscillator Ready bit position. */</span>
<a name="l03949"></a>03949 
<a name="l03950"></a><a class="code" href="iox128a1_8h.html#aaaeedb417242dcc35b7f7e0111ccb6ac">03950</a> <span class="preprocessor">#define OSC_RC32KRDY_bm  0x04  </span><span class="comment">/* Internal 32kHz RC Oscillator Ready bit mask. */</span>
<a name="l03951"></a><a class="code" href="iox128a1_8h.html#a2db6f08314ee8c39045063f81de34fb7">03951</a> <span class="preprocessor">#define OSC_RC32KRDY_bp  2  </span><span class="comment">/* Internal 32kHz RC Oscillator Ready bit position. */</span>
<a name="l03952"></a>03952 
<a name="l03953"></a><a class="code" href="iox128a1_8h.html#a7ce521ccc487d34d8a0dd6f2190b6f9d">03953</a> <span class="preprocessor">#define OSC_RC32MRDY_bm  0x02  </span><span class="comment">/* Internal 32MHz RC Oscillator Ready bit mask. */</span>
<a name="l03954"></a><a class="code" href="iox128a1_8h.html#a3607dd4cdcd42e14683e59027e01b5a1">03954</a> <span class="preprocessor">#define OSC_RC32MRDY_bp  1  </span><span class="comment">/* Internal 32MHz RC Oscillator Ready bit position. */</span>
<a name="l03955"></a>03955 
<a name="l03956"></a><a class="code" href="iox128a1_8h.html#a58a1eefc94d9e2e79815695b48b5dd6f">03956</a> <span class="preprocessor">#define OSC_RC2MRDY_bm  0x01  </span><span class="comment">/* Internal 2MHz RC Oscillator Ready bit mask. */</span>
<a name="l03957"></a><a class="code" href="iox128a1_8h.html#a69147267c342a9ef6f74a29ea76cf866">03957</a> <span class="preprocessor">#define OSC_RC2MRDY_bp  0  </span><span class="comment">/* Internal 2MHz RC Oscillator Ready bit position. */</span>
<a name="l03958"></a>03958 
<a name="l03959"></a>03959 
<a name="l03960"></a>03960 <span class="comment">/* OSC.XOSCCTRL  bit masks and bit positions */</span>
<a name="l03961"></a><a class="code" href="iox128a1_8h.html#a2471a5b8d03aab0abe3ee38c7b2bf794">03961</a> <span class="preprocessor">#define OSC_FRQRANGE_gm  0xC0  </span><span class="comment">/* Frequency Range group mask. */</span>
<a name="l03962"></a><a class="code" href="iox128a1_8h.html#aabb942d4132df70138cd61773b7d09fb">03962</a> <span class="preprocessor">#define OSC_FRQRANGE_gp  6  </span><span class="comment">/* Frequency Range group position. */</span>
<a name="l03963"></a><a class="code" href="iox128a1_8h.html#a40f8d2bed1eb6af5b58e1bb16eea164c">03963</a> <span class="preprocessor">#define OSC_FRQRANGE0_bm  (1&lt;&lt;6)  </span><span class="comment">/* Frequency Range bit 0 mask. */</span>
<a name="l03964"></a><a class="code" href="iox128a1_8h.html#ad391183b6300a7c416487557e2501ba4">03964</a> <span class="preprocessor">#define OSC_FRQRANGE0_bp  6  </span><span class="comment">/* Frequency Range bit 0 position. */</span>
<a name="l03965"></a><a class="code" href="iox128a1_8h.html#a50e54af939261dec67d828a82ade1f6c">03965</a> <span class="preprocessor">#define OSC_FRQRANGE1_bm  (1&lt;&lt;7)  </span><span class="comment">/* Frequency Range bit 1 mask. */</span>
<a name="l03966"></a><a class="code" href="iox128a1_8h.html#a48ed52b042d6ac8c15515f20a3d9aa1c">03966</a> <span class="preprocessor">#define OSC_FRQRANGE1_bp  7  </span><span class="comment">/* Frequency Range bit 1 position. */</span>
<a name="l03967"></a>03967 
<a name="l03968"></a><a class="code" href="iox128a1_8h.html#a73e1fe9743de1f2d897fc4f92492a8a7">03968</a> <span class="preprocessor">#define OSC_X32KLPM_bm  0x20  </span><span class="comment">/* 32kHz XTAL OSC Low-power Mode bit mask. */</span>
<a name="l03969"></a><a class="code" href="iox128a1_8h.html#a124598c4b35885ca4f7d6847a7fcee24">03969</a> <span class="preprocessor">#define OSC_X32KLPM_bp  5  </span><span class="comment">/* 32kHz XTAL OSC Low-power Mode bit position. */</span>
<a name="l03970"></a>03970 
<a name="l03971"></a><a class="code" href="iox128a1_8h.html#a2b51e5f0a8e9c514e8cad392f847787a">03971</a> <span class="preprocessor">#define OSC_XOSCSEL_gm  0x0F  </span><span class="comment">/* External Oscillator Selection and Startup Time group mask. */</span>
<a name="l03972"></a><a class="code" href="iox128a1_8h.html#aced0b0ac617ae5e6ebc5a39c801992b3">03972</a> <span class="preprocessor">#define OSC_XOSCSEL_gp  0  </span><span class="comment">/* External Oscillator Selection and Startup Time group position. */</span>
<a name="l03973"></a><a class="code" href="iox128a1_8h.html#a22c5fbaa592d28622d5103f9e606a529">03973</a> <span class="preprocessor">#define OSC_XOSCSEL0_bm  (1&lt;&lt;0)  </span><span class="comment">/* External Oscillator Selection and Startup Time bit 0 mask. */</span>
<a name="l03974"></a><a class="code" href="iox128a1_8h.html#abab6a7bde022f85de6ea30f31901185a">03974</a> <span class="preprocessor">#define OSC_XOSCSEL0_bp  0  </span><span class="comment">/* External Oscillator Selection and Startup Time bit 0 position. */</span>
<a name="l03975"></a><a class="code" href="iox128a1_8h.html#a2dbfb40946ef08c8eb2db5a1f1504a94">03975</a> <span class="preprocessor">#define OSC_XOSCSEL1_bm  (1&lt;&lt;1)  </span><span class="comment">/* External Oscillator Selection and Startup Time bit 1 mask. */</span>
<a name="l03976"></a><a class="code" href="iox128a1_8h.html#abb0886f6a64584444caa410b19e37912">03976</a> <span class="preprocessor">#define OSC_XOSCSEL1_bp  1  </span><span class="comment">/* External Oscillator Selection and Startup Time bit 1 position. */</span>
<a name="l03977"></a><a class="code" href="iox128a1_8h.html#a86aa2f28fa5b1045475cfb55a27df8c3">03977</a> <span class="preprocessor">#define OSC_XOSCSEL2_bm  (1&lt;&lt;2)  </span><span class="comment">/* External Oscillator Selection and Startup Time bit 2 mask. */</span>
<a name="l03978"></a><a class="code" href="iox128a1_8h.html#afdfd37c0fd6df1faf9aa9738a93d512d">03978</a> <span class="preprocessor">#define OSC_XOSCSEL2_bp  2  </span><span class="comment">/* External Oscillator Selection and Startup Time bit 2 position. */</span>
<a name="l03979"></a><a class="code" href="iox128a1_8h.html#ab675df0f56e4be68474612847d76e552">03979</a> <span class="preprocessor">#define OSC_XOSCSEL3_bm  (1&lt;&lt;3)  </span><span class="comment">/* External Oscillator Selection and Startup Time bit 3 mask. */</span>
<a name="l03980"></a><a class="code" href="iox128a1_8h.html#aa5f8c14622b5b17c7decbc6fbc44f4cd">03980</a> <span class="preprocessor">#define OSC_XOSCSEL3_bp  3  </span><span class="comment">/* External Oscillator Selection and Startup Time bit 3 position. */</span>
<a name="l03981"></a>03981 
<a name="l03982"></a>03982 
<a name="l03983"></a>03983 <span class="comment">/* OSC.XOSCFAIL  bit masks and bit positions */</span>
<a name="l03984"></a><a class="code" href="iox128a1_8h.html#a1c22d9fe9be841771ec4ba7bea0f19b4">03984</a> <span class="preprocessor">#define OSC_XOSCFDIF_bm  0x02  </span><span class="comment">/* Failure Detection Interrupt Flag bit mask. */</span>
<a name="l03985"></a><a class="code" href="iox128a1_8h.html#a801c24a07a2787b277f85bd9ba4eb299">03985</a> <span class="preprocessor">#define OSC_XOSCFDIF_bp  1  </span><span class="comment">/* Failure Detection Interrupt Flag bit position. */</span>
<a name="l03986"></a>03986 
<a name="l03987"></a><a class="code" href="iox128a1_8h.html#a72cbeb6314da9fb11b44a6bc28b956d0">03987</a> <span class="preprocessor">#define OSC_XOSCFDEN_bm  0x01  </span><span class="comment">/* Failure Detection Enable bit mask. */</span>
<a name="l03988"></a><a class="code" href="iox128a1_8h.html#a6ed0caf760a3967406a6278565e161a9">03988</a> <span class="preprocessor">#define OSC_XOSCFDEN_bp  0  </span><span class="comment">/* Failure Detection Enable bit position. */</span>
<a name="l03989"></a>03989 
<a name="l03990"></a>03990 
<a name="l03991"></a>03991 <span class="comment">/* OSC.PLLCTRL  bit masks and bit positions */</span>
<a name="l03992"></a><a class="code" href="iox128a1_8h.html#a209923f2aa9e56dc2b349a6dfb131ec3">03992</a> <span class="preprocessor">#define OSC_PLLSRC_gm  0xC0  </span><span class="comment">/* Clock Source group mask. */</span>
<a name="l03993"></a><a class="code" href="iox128a1_8h.html#adefb4cefad1225ca5354317fcb06b38b">03993</a> <span class="preprocessor">#define OSC_PLLSRC_gp  6  </span><span class="comment">/* Clock Source group position. */</span>
<a name="l03994"></a><a class="code" href="iox128a1_8h.html#aedfd3627d47226418ede318ee75e7221">03994</a> <span class="preprocessor">#define OSC_PLLSRC0_bm  (1&lt;&lt;6)  </span><span class="comment">/* Clock Source bit 0 mask. */</span>
<a name="l03995"></a><a class="code" href="iox128a1_8h.html#a3409626f7e80a3f857bf7365def21c36">03995</a> <span class="preprocessor">#define OSC_PLLSRC0_bp  6  </span><span class="comment">/* Clock Source bit 0 position. */</span>
<a name="l03996"></a><a class="code" href="iox128a1_8h.html#ac318a8530004e0e35b63e4ef8d1127b5">03996</a> <span class="preprocessor">#define OSC_PLLSRC1_bm  (1&lt;&lt;7)  </span><span class="comment">/* Clock Source bit 1 mask. */</span>
<a name="l03997"></a><a class="code" href="iox128a1_8h.html#a89e294400ce698d45911cd5c6673737a">03997</a> <span class="preprocessor">#define OSC_PLLSRC1_bp  7  </span><span class="comment">/* Clock Source bit 1 position. */</span>
<a name="l03998"></a>03998 
<a name="l03999"></a><a class="code" href="iox128a1_8h.html#a5a6644be491698325764a05b933ada87">03999</a> <span class="preprocessor">#define OSC_PLLFAC_gm  0x1F  </span><span class="comment">/* Multiplication Factor group mask. */</span>
<a name="l04000"></a><a class="code" href="iox128a1_8h.html#a0fc7d0931c02c1266d8907090775a994">04000</a> <span class="preprocessor">#define OSC_PLLFAC_gp  0  </span><span class="comment">/* Multiplication Factor group position. */</span>
<a name="l04001"></a><a class="code" href="iox128a1_8h.html#ad246ed998c02a5f2a55a6fecc0a3001e">04001</a> <span class="preprocessor">#define OSC_PLLFAC0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Multiplication Factor bit 0 mask. */</span>
<a name="l04002"></a><a class="code" href="iox128a1_8h.html#a502e047a44262e09ba04d6715e63087e">04002</a> <span class="preprocessor">#define OSC_PLLFAC0_bp  0  </span><span class="comment">/* Multiplication Factor bit 0 position. */</span>
<a name="l04003"></a><a class="code" href="iox128a1_8h.html#a3cb8f6af51b61b54f74afaf0ddb519f2">04003</a> <span class="preprocessor">#define OSC_PLLFAC1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Multiplication Factor bit 1 mask. */</span>
<a name="l04004"></a><a class="code" href="iox128a1_8h.html#a2002bd92db3ae8898585079406cb3091">04004</a> <span class="preprocessor">#define OSC_PLLFAC1_bp  1  </span><span class="comment">/* Multiplication Factor bit 1 position. */</span>
<a name="l04005"></a><a class="code" href="iox128a1_8h.html#a2f3a706fae167494ceaaaef1f90dbaaf">04005</a> <span class="preprocessor">#define OSC_PLLFAC2_bm  (1&lt;&lt;2)  </span><span class="comment">/* Multiplication Factor bit 2 mask. */</span>
<a name="l04006"></a><a class="code" href="iox128a1_8h.html#a0c5de95abf5428e58e8b373bb0cc51c2">04006</a> <span class="preprocessor">#define OSC_PLLFAC2_bp  2  </span><span class="comment">/* Multiplication Factor bit 2 position. */</span>
<a name="l04007"></a><a class="code" href="iox128a1_8h.html#aa1129fc43750ca6d7a298863c0797256">04007</a> <span class="preprocessor">#define OSC_PLLFAC3_bm  (1&lt;&lt;3)  </span><span class="comment">/* Multiplication Factor bit 3 mask. */</span>
<a name="l04008"></a><a class="code" href="iox128a1_8h.html#ab7fb33dbd8f852e5dedc2738eb8a4355">04008</a> <span class="preprocessor">#define OSC_PLLFAC3_bp  3  </span><span class="comment">/* Multiplication Factor bit 3 position. */</span>
<a name="l04009"></a><a class="code" href="iox128a1_8h.html#a368988a281e33664990f11dde29cb0f0">04009</a> <span class="preprocessor">#define OSC_PLLFAC4_bm  (1&lt;&lt;4)  </span><span class="comment">/* Multiplication Factor bit 4 mask. */</span>
<a name="l04010"></a><a class="code" href="iox128a1_8h.html#a732ffb9f0236f027afd48c9174ae5ea7">04010</a> <span class="preprocessor">#define OSC_PLLFAC4_bp  4  </span><span class="comment">/* Multiplication Factor bit 4 position. */</span>
<a name="l04011"></a>04011 
<a name="l04012"></a>04012 
<a name="l04013"></a>04013 <span class="comment">/* OSC.DFLLCTRL  bit masks and bit positions */</span>
<a name="l04014"></a><a class="code" href="iox128a1_8h.html#a7c07c6ecf8a46591d047374465e3501a">04014</a> <span class="preprocessor">#define OSC_RC32MCREF_bm  0x02  </span><span class="comment">/* 32MHz Calibration Reference bit mask. */</span>
<a name="l04015"></a><a class="code" href="iox128a1_8h.html#a3dcc8556a505bb97339f5ddf6417ae4e">04015</a> <span class="preprocessor">#define OSC_RC32MCREF_bp  1  </span><span class="comment">/* 32MHz Calibration Reference bit position. */</span>
<a name="l04016"></a>04016 
<a name="l04017"></a><a class="code" href="iox128a1_8h.html#ae3f44502ee1bb9c1f9fa25386236210f">04017</a> <span class="preprocessor">#define OSC_RC2MCREF_bm  0x01  </span><span class="comment">/* 2MHz Calibration Reference bit mask. */</span>
<a name="l04018"></a><a class="code" href="iox128a1_8h.html#a9792cbb32f5325cfab9af0df717ac026">04018</a> <span class="preprocessor">#define OSC_RC2MCREF_bp  0  </span><span class="comment">/* 2MHz Calibration Reference bit position. */</span>
<a name="l04019"></a>04019 
<a name="l04020"></a>04020 
<a name="l04021"></a>04021 <span class="comment">/* DFLL - DFLL */</span>
<a name="l04022"></a>04022 <span class="comment">/* DFLL.CTRL  bit masks and bit positions */</span>
<a name="l04023"></a><a class="code" href="iox128a1_8h.html#ab3802001097ede6c595043f5cfd54de0">04023</a> <span class="preprocessor">#define DFLL_ENABLE_bm  0x01  </span><span class="comment">/* DFLL Enable bit mask. */</span>
<a name="l04024"></a><a class="code" href="iox128a1_8h.html#a5ae5a1472a8147cea654ddbd6904316c">04024</a> <span class="preprocessor">#define DFLL_ENABLE_bp  0  </span><span class="comment">/* DFLL Enable bit position. */</span>
<a name="l04025"></a>04025 
<a name="l04026"></a>04026 
<a name="l04027"></a>04027 <span class="comment">/* DFLL.CALA  bit masks and bit positions */</span>
<a name="l04028"></a><a class="code" href="iox128a1_8h.html#a2b2f8d1c682ac1e8e29ec1b46268c02a">04028</a> <span class="preprocessor">#define DFLL_CALL_gm  0x7F  </span><span class="comment">/* DFLL Calibration bits [6:0] group mask. */</span>
<a name="l04029"></a><a class="code" href="iox128a1_8h.html#a60b8ba58e83c7cdc59595a1ba4d15012">04029</a> <span class="preprocessor">#define DFLL_CALL_gp  0  </span><span class="comment">/* DFLL Calibration bits [6:0] group position. */</span>
<a name="l04030"></a><a class="code" href="iox128a1_8h.html#a95b06418583528f6bbc84c11dc4ae80b">04030</a> <span class="preprocessor">#define DFLL_CALL0_bm  (1&lt;&lt;0)  </span><span class="comment">/* DFLL Calibration bits [6:0] bit 0 mask. */</span>
<a name="l04031"></a><a class="code" href="iox128a1_8h.html#aa634b6d5edae03992e32a83cc5e08911">04031</a> <span class="preprocessor">#define DFLL_CALL0_bp  0  </span><span class="comment">/* DFLL Calibration bits [6:0] bit 0 position. */</span>
<a name="l04032"></a><a class="code" href="iox128a1_8h.html#a375e21928b85bec7d7e20e8e90b7df50">04032</a> <span class="preprocessor">#define DFLL_CALL1_bm  (1&lt;&lt;1)  </span><span class="comment">/* DFLL Calibration bits [6:0] bit 1 mask. */</span>
<a name="l04033"></a><a class="code" href="iox128a1_8h.html#a94f9dd3aacd1986549b6d6d177aa0b3c">04033</a> <span class="preprocessor">#define DFLL_CALL1_bp  1  </span><span class="comment">/* DFLL Calibration bits [6:0] bit 1 position. */</span>
<a name="l04034"></a><a class="code" href="iox128a1_8h.html#a51412a3ada62ffde6628d9fb68f061b0">04034</a> <span class="preprocessor">#define DFLL_CALL2_bm  (1&lt;&lt;2)  </span><span class="comment">/* DFLL Calibration bits [6:0] bit 2 mask. */</span>
<a name="l04035"></a><a class="code" href="iox128a1_8h.html#a70038357c09889711fddd97a1f358c2e">04035</a> <span class="preprocessor">#define DFLL_CALL2_bp  2  </span><span class="comment">/* DFLL Calibration bits [6:0] bit 2 position. */</span>
<a name="l04036"></a><a class="code" href="iox128a1_8h.html#a69f8bb6cfdb7fb1576266635a14e973b">04036</a> <span class="preprocessor">#define DFLL_CALL3_bm  (1&lt;&lt;3)  </span><span class="comment">/* DFLL Calibration bits [6:0] bit 3 mask. */</span>
<a name="l04037"></a><a class="code" href="iox128a1_8h.html#ad011bf6fa91c331ceddb3033144debf1">04037</a> <span class="preprocessor">#define DFLL_CALL3_bp  3  </span><span class="comment">/* DFLL Calibration bits [6:0] bit 3 position. */</span>
<a name="l04038"></a><a class="code" href="iox128a1_8h.html#a44ba06a98c8ab0566801fe9eec8a26a7">04038</a> <span class="preprocessor">#define DFLL_CALL4_bm  (1&lt;&lt;4)  </span><span class="comment">/* DFLL Calibration bits [6:0] bit 4 mask. */</span>
<a name="l04039"></a><a class="code" href="iox128a1_8h.html#a457bb82096407164432c687e324adf5d">04039</a> <span class="preprocessor">#define DFLL_CALL4_bp  4  </span><span class="comment">/* DFLL Calibration bits [6:0] bit 4 position. */</span>
<a name="l04040"></a><a class="code" href="iox128a1_8h.html#a1daa1149058baeec4fd8474b313bd95b">04040</a> <span class="preprocessor">#define DFLL_CALL5_bm  (1&lt;&lt;5)  </span><span class="comment">/* DFLL Calibration bits [6:0] bit 5 mask. */</span>
<a name="l04041"></a><a class="code" href="iox128a1_8h.html#af0d2cfe46086b57da269527e4d86dd61">04041</a> <span class="preprocessor">#define DFLL_CALL5_bp  5  </span><span class="comment">/* DFLL Calibration bits [6:0] bit 5 position. */</span>
<a name="l04042"></a><a class="code" href="iox128a1_8h.html#a0c3d8838ecbc3336be718ea135487433">04042</a> <span class="preprocessor">#define DFLL_CALL6_bm  (1&lt;&lt;6)  </span><span class="comment">/* DFLL Calibration bits [6:0] bit 6 mask. */</span>
<a name="l04043"></a><a class="code" href="iox128a1_8h.html#a4e9025db56a7b92803621c99ac7188af">04043</a> <span class="preprocessor">#define DFLL_CALL6_bp  6  </span><span class="comment">/* DFLL Calibration bits [6:0] bit 6 position. */</span>
<a name="l04044"></a>04044 
<a name="l04045"></a>04045 
<a name="l04046"></a>04046 <span class="comment">/* DFLL.CALB  bit masks and bit positions */</span>
<a name="l04047"></a><a class="code" href="iox128a1_8h.html#abb2a63eda212b6d1b49f59a432bfd671">04047</a> <span class="preprocessor">#define DFLL_CALH_gm  0x3F  </span><span class="comment">/* DFLL Calibration bits [12:7] group mask. */</span>
<a name="l04048"></a><a class="code" href="iox128a1_8h.html#a912015ee7fae1bd59cb10b56266ba075">04048</a> <span class="preprocessor">#define DFLL_CALH_gp  0  </span><span class="comment">/* DFLL Calibration bits [12:7] group position. */</span>
<a name="l04049"></a><a class="code" href="iox128a1_8h.html#ad6a96b941d873fe25cb45a26f979ed2e">04049</a> <span class="preprocessor">#define DFLL_CALH0_bm  (1&lt;&lt;0)  </span><span class="comment">/* DFLL Calibration bits [12:7] bit 0 mask. */</span>
<a name="l04050"></a><a class="code" href="iox128a1_8h.html#a430efb4a6371867154cc6eecadcdac1d">04050</a> <span class="preprocessor">#define DFLL_CALH0_bp  0  </span><span class="comment">/* DFLL Calibration bits [12:7] bit 0 position. */</span>
<a name="l04051"></a><a class="code" href="iox128a1_8h.html#a31580fbff193bdee40ae3b255c8000c6">04051</a> <span class="preprocessor">#define DFLL_CALH1_bm  (1&lt;&lt;1)  </span><span class="comment">/* DFLL Calibration bits [12:7] bit 1 mask. */</span>
<a name="l04052"></a><a class="code" href="iox128a1_8h.html#a22bdcc503023d1b2082ddd645915e28f">04052</a> <span class="preprocessor">#define DFLL_CALH1_bp  1  </span><span class="comment">/* DFLL Calibration bits [12:7] bit 1 position. */</span>
<a name="l04053"></a><a class="code" href="iox128a1_8h.html#a32614c8f27f556072d21acf386cc7e4c">04053</a> <span class="preprocessor">#define DFLL_CALH2_bm  (1&lt;&lt;2)  </span><span class="comment">/* DFLL Calibration bits [12:7] bit 2 mask. */</span>
<a name="l04054"></a><a class="code" href="iox128a1_8h.html#a63c439b2c40cb52c7383e9cf4bf8ec4f">04054</a> <span class="preprocessor">#define DFLL_CALH2_bp  2  </span><span class="comment">/* DFLL Calibration bits [12:7] bit 2 position. */</span>
<a name="l04055"></a><a class="code" href="iox128a1_8h.html#a11185f08a483d1c264200b8d84a1c234">04055</a> <span class="preprocessor">#define DFLL_CALH3_bm  (1&lt;&lt;3)  </span><span class="comment">/* DFLL Calibration bits [12:7] bit 3 mask. */</span>
<a name="l04056"></a><a class="code" href="iox128a1_8h.html#a97591b55b6dd83b257a1d1871b68c5d2">04056</a> <span class="preprocessor">#define DFLL_CALH3_bp  3  </span><span class="comment">/* DFLL Calibration bits [12:7] bit 3 position. */</span>
<a name="l04057"></a><a class="code" href="iox128a1_8h.html#a8b7895e5a1a25480684782a86b919444">04057</a> <span class="preprocessor">#define DFLL_CALH4_bm  (1&lt;&lt;4)  </span><span class="comment">/* DFLL Calibration bits [12:7] bit 4 mask. */</span>
<a name="l04058"></a><a class="code" href="iox128a1_8h.html#a4dbf3d5e1fa2456358b0bd73538b69c0">04058</a> <span class="preprocessor">#define DFLL_CALH4_bp  4  </span><span class="comment">/* DFLL Calibration bits [12:7] bit 4 position. */</span>
<a name="l04059"></a><a class="code" href="iox128a1_8h.html#a349a879f8387108befc073f0a0f92aff">04059</a> <span class="preprocessor">#define DFLL_CALH5_bm  (1&lt;&lt;5)  </span><span class="comment">/* DFLL Calibration bits [12:7] bit 5 mask. */</span>
<a name="l04060"></a><a class="code" href="iox128a1_8h.html#a777e2466b57b9e14ebea658c1e87236e">04060</a> <span class="preprocessor">#define DFLL_CALH5_bp  5  </span><span class="comment">/* DFLL Calibration bits [12:7] bit 5 position. */</span>
<a name="l04061"></a>04061 
<a name="l04062"></a>04062 
<a name="l04063"></a>04063 <span class="comment">/* RST - Reset */</span>
<a name="l04064"></a>04064 <span class="comment">/* RST.STATUS  bit masks and bit positions */</span>
<a name="l04065"></a><a class="code" href="iox128a1_8h.html#a86c4f44e05b9dc853e730289d0c84904">04065</a> <span class="preprocessor">#define RST_SDRF_bm  0x40  </span><span class="comment">/* Spike Detection Reset Flag bit mask. */</span>
<a name="l04066"></a><a class="code" href="iox128a1_8h.html#adbafce2dca8cc9e8e5f2f428bfb0d54c">04066</a> <span class="preprocessor">#define RST_SDRF_bp  6  </span><span class="comment">/* Spike Detection Reset Flag bit position. */</span>
<a name="l04067"></a>04067 
<a name="l04068"></a><a class="code" href="iox128a1_8h.html#a82ee27341a0fd5a933fbcdc8d02cea58">04068</a> <span class="preprocessor">#define RST_SRF_bm  0x20  </span><span class="comment">/* Software Reset Flag bit mask. */</span>
<a name="l04069"></a><a class="code" href="iox128a1_8h.html#a69b8517689fe33511774f8c095d3456d">04069</a> <span class="preprocessor">#define RST_SRF_bp  5  </span><span class="comment">/* Software Reset Flag bit position. */</span>
<a name="l04070"></a>04070 
<a name="l04071"></a><a class="code" href="iox128a1_8h.html#ab2999a141e979893b9df187eddac7c4d">04071</a> <span class="preprocessor">#define RST_PDIRF_bm  0x10  </span><span class="comment">/* Programming and Debug Interface Interface Reset Flag bit mask. */</span>
<a name="l04072"></a><a class="code" href="iox128a1_8h.html#aaafb4c8178b53f7526418dee7f572614">04072</a> <span class="preprocessor">#define RST_PDIRF_bp  4  </span><span class="comment">/* Programming and Debug Interface Interface Reset Flag bit position. */</span>
<a name="l04073"></a>04073 
<a name="l04074"></a><a class="code" href="iox128a1_8h.html#a1dcc4285d1822cb609fc8170afcb295d">04074</a> <span class="preprocessor">#define RST_WDRF_bm  0x08  </span><span class="comment">/* Watchdog Reset Flag bit mask. */</span>
<a name="l04075"></a><a class="code" href="iox128a1_8h.html#a2738157bb0042010283506e0e07bbd07">04075</a> <span class="preprocessor">#define RST_WDRF_bp  3  </span><span class="comment">/* Watchdog Reset Flag bit position. */</span>
<a name="l04076"></a>04076 
<a name="l04077"></a><a class="code" href="iox128a1_8h.html#a93a7f3f597933a68f6f90eb9b69e03a2">04077</a> <span class="preprocessor">#define RST_BORF_bm  0x04  </span><span class="comment">/* Brown-out Reset Flag bit mask. */</span>
<a name="l04078"></a><a class="code" href="iox128a1_8h.html#a1cd832502e9b78a627170f72440bf591">04078</a> <span class="preprocessor">#define RST_BORF_bp  2  </span><span class="comment">/* Brown-out Reset Flag bit position. */</span>
<a name="l04079"></a>04079 
<a name="l04080"></a><a class="code" href="iox128a1_8h.html#ad42592c91f8858fc4c218ba3d6daa25b">04080</a> <span class="preprocessor">#define RST_EXTRF_bm  0x02  </span><span class="comment">/* External Reset Flag bit mask. */</span>
<a name="l04081"></a><a class="code" href="iox128a1_8h.html#a97b69fa400c508cabe71c635203fe880">04081</a> <span class="preprocessor">#define RST_EXTRF_bp  1  </span><span class="comment">/* External Reset Flag bit position. */</span>
<a name="l04082"></a>04082 
<a name="l04083"></a><a class="code" href="iox128a1_8h.html#adf803968a795f843d94a8dfc06fc49ab">04083</a> <span class="preprocessor">#define RST_PORF_bm  0x01  </span><span class="comment">/* Power-on Reset Flag bit mask. */</span>
<a name="l04084"></a><a class="code" href="iox128a1_8h.html#a81a504d6583af715d873919df5e415d5">04084</a> <span class="preprocessor">#define RST_PORF_bp  0  </span><span class="comment">/* Power-on Reset Flag bit position. */</span>
<a name="l04085"></a>04085 
<a name="l04086"></a>04086 
<a name="l04087"></a>04087 <span class="comment">/* RST.CTRL  bit masks and bit positions */</span>
<a name="l04088"></a><a class="code" href="iox128a1_8h.html#ad718efb273135ab0e853bba0502c7cec">04088</a> <span class="preprocessor">#define RST_SWRST_bm  0x01  </span><span class="comment">/* Software Reset bit mask. */</span>
<a name="l04089"></a><a class="code" href="iox128a1_8h.html#a2fd270dbe6d8d42d04985a38b4370f6f">04089</a> <span class="preprocessor">#define RST_SWRST_bp  0  </span><span class="comment">/* Software Reset bit position. */</span>
<a name="l04090"></a>04090 
<a name="l04091"></a>04091 
<a name="l04092"></a>04092 <span class="comment">/* WDT - Watch-Dog Timer */</span>
<a name="l04093"></a>04093 <span class="comment">/* WDT.CTRL  bit masks and bit positions */</span>
<a name="l04094"></a><a class="code" href="iox128a1_8h.html#aa452c7bb4e82b83ebac7973b59fc8cb5">04094</a> <span class="preprocessor">#define WDT_PER_gm  0x3C  </span><span class="comment">/* Period group mask. */</span>
<a name="l04095"></a><a class="code" href="iox128a1_8h.html#ac3d1ab4f473fb71d3c3f744091eaf71f">04095</a> <span class="preprocessor">#define WDT_PER_gp  2  </span><span class="comment">/* Period group position. */</span>
<a name="l04096"></a><a class="code" href="iox128a1_8h.html#adc80d58ecf3f0aebb585c7c330515247">04096</a> <span class="preprocessor">#define WDT_PER0_bm  (1&lt;&lt;2)  </span><span class="comment">/* Period bit 0 mask. */</span>
<a name="l04097"></a><a class="code" href="iox128a1_8h.html#a3893be78c582bc71234dc7a5dc97f3c1">04097</a> <span class="preprocessor">#define WDT_PER0_bp  2  </span><span class="comment">/* Period bit 0 position. */</span>
<a name="l04098"></a><a class="code" href="iox128a1_8h.html#a5494ffb1fc4a0a567a2bbd5c96add9f7">04098</a> <span class="preprocessor">#define WDT_PER1_bm  (1&lt;&lt;3)  </span><span class="comment">/* Period bit 1 mask. */</span>
<a name="l04099"></a><a class="code" href="iox128a1_8h.html#a58951bdfbfefa19b6a84d20d10535b6b">04099</a> <span class="preprocessor">#define WDT_PER1_bp  3  </span><span class="comment">/* Period bit 1 position. */</span>
<a name="l04100"></a><a class="code" href="iox128a1_8h.html#a175cd7171035eb5cd3376ea2f1341412">04100</a> <span class="preprocessor">#define WDT_PER2_bm  (1&lt;&lt;4)  </span><span class="comment">/* Period bit 2 mask. */</span>
<a name="l04101"></a><a class="code" href="iox128a1_8h.html#ab836417e845c4f954572d577767ba8ef">04101</a> <span class="preprocessor">#define WDT_PER2_bp  4  </span><span class="comment">/* Period bit 2 position. */</span>
<a name="l04102"></a><a class="code" href="iox128a1_8h.html#ab011c3c5927ffda6b1c0422f32878059">04102</a> <span class="preprocessor">#define WDT_PER3_bm  (1&lt;&lt;5)  </span><span class="comment">/* Period bit 3 mask. */</span>
<a name="l04103"></a><a class="code" href="iox128a1_8h.html#a80fbbef1e849760a5d07a06b7ded859c">04103</a> <span class="preprocessor">#define WDT_PER3_bp  5  </span><span class="comment">/* Period bit 3 position. */</span>
<a name="l04104"></a>04104 
<a name="l04105"></a><a class="code" href="iox128a1_8h.html#a3a9995545af9fd967e39d4bfc848e04b">04105</a> <span class="preprocessor">#define WDT_ENABLE_bm  0x02  </span><span class="comment">/* Enable bit mask. */</span>
<a name="l04106"></a><a class="code" href="iox128a1_8h.html#a9dceb9c8da35a9755ec2b8cccf6ec0b1">04106</a> <span class="preprocessor">#define WDT_ENABLE_bp  1  </span><span class="comment">/* Enable bit position. */</span>
<a name="l04107"></a>04107 
<a name="l04108"></a><a class="code" href="iox128a1_8h.html#a6efdcc9c4437142765b536c643314080">04108</a> <span class="preprocessor">#define WDT_CEN_bm  0x01  </span><span class="comment">/* Change Enable bit mask. */</span>
<a name="l04109"></a><a class="code" href="iox128a1_8h.html#a16991d0d1b6022ab150005ce9675e479">04109</a> <span class="preprocessor">#define WDT_CEN_bp  0  </span><span class="comment">/* Change Enable bit position. */</span>
<a name="l04110"></a>04110 
<a name="l04111"></a>04111 
<a name="l04112"></a>04112 <span class="comment">/* WDT.WINCTRL  bit masks and bit positions */</span>
<a name="l04113"></a><a class="code" href="iox128a1_8h.html#a351857831904094a3dd82d96152f0870">04113</a> <span class="preprocessor">#define WDT_WPER_gm  0x3C  </span><span class="comment">/* Windowed Mode Period group mask. */</span>
<a name="l04114"></a><a class="code" href="iox128a1_8h.html#a00c657d11b8cf89496f1ee7d6c5aee1b">04114</a> <span class="preprocessor">#define WDT_WPER_gp  2  </span><span class="comment">/* Windowed Mode Period group position. */</span>
<a name="l04115"></a><a class="code" href="iox128a1_8h.html#a57d6b768424988ac6a006160a956b621">04115</a> <span class="preprocessor">#define WDT_WPER0_bm  (1&lt;&lt;2)  </span><span class="comment">/* Windowed Mode Period bit 0 mask. */</span>
<a name="l04116"></a><a class="code" href="iox128a1_8h.html#ad63ddf01e02beaf177bef6db44b92024">04116</a> <span class="preprocessor">#define WDT_WPER0_bp  2  </span><span class="comment">/* Windowed Mode Period bit 0 position. */</span>
<a name="l04117"></a><a class="code" href="iox128a1_8h.html#a89f85171bc502055dcd3e7e192f23717">04117</a> <span class="preprocessor">#define WDT_WPER1_bm  (1&lt;&lt;3)  </span><span class="comment">/* Windowed Mode Period bit 1 mask. */</span>
<a name="l04118"></a><a class="code" href="iox128a1_8h.html#aaf66b755b10ef0d3466dce76f3ec5078">04118</a> <span class="preprocessor">#define WDT_WPER1_bp  3  </span><span class="comment">/* Windowed Mode Period bit 1 position. */</span>
<a name="l04119"></a><a class="code" href="iox128a1_8h.html#ab9563608be7ae9dd34784d9f86aeae0d">04119</a> <span class="preprocessor">#define WDT_WPER2_bm  (1&lt;&lt;4)  </span><span class="comment">/* Windowed Mode Period bit 2 mask. */</span>
<a name="l04120"></a><a class="code" href="iox128a1_8h.html#aa83a454da32e915ec110dd6d4f0d1059">04120</a> <span class="preprocessor">#define WDT_WPER2_bp  4  </span><span class="comment">/* Windowed Mode Period bit 2 position. */</span>
<a name="l04121"></a><a class="code" href="iox128a1_8h.html#ac21e136f4af8ea8a8c44814c1ff1a7bd">04121</a> <span class="preprocessor">#define WDT_WPER3_bm  (1&lt;&lt;5)  </span><span class="comment">/* Windowed Mode Period bit 3 mask. */</span>
<a name="l04122"></a><a class="code" href="iox128a1_8h.html#a5c25c5546ee85208e85c024b7aa69491">04122</a> <span class="preprocessor">#define WDT_WPER3_bp  5  </span><span class="comment">/* Windowed Mode Period bit 3 position. */</span>
<a name="l04123"></a>04123 
<a name="l04124"></a><a class="code" href="iox128a1_8h.html#a34757923a249c1429dc292efc1994022">04124</a> <span class="preprocessor">#define WDT_WEN_bm  0x02  </span><span class="comment">/* Windowed Mode Enable bit mask. */</span>
<a name="l04125"></a><a class="code" href="iox128a1_8h.html#a5657689b15fc03c86e9b5feac27aeace">04125</a> <span class="preprocessor">#define WDT_WEN_bp  1  </span><span class="comment">/* Windowed Mode Enable bit position. */</span>
<a name="l04126"></a>04126 
<a name="l04127"></a><a class="code" href="iox128a1_8h.html#a7d1fd8675978b6e11017daed828fd733">04127</a> <span class="preprocessor">#define WDT_WCEN_bm  0x01  </span><span class="comment">/* Windowed Mode Change Enable bit mask. */</span>
<a name="l04128"></a><a class="code" href="iox128a1_8h.html#a4ce3cba3dbaa8e931e145c52c2e280b3">04128</a> <span class="preprocessor">#define WDT_WCEN_bp  0  </span><span class="comment">/* Windowed Mode Change Enable bit position. */</span>
<a name="l04129"></a>04129 
<a name="l04130"></a>04130 
<a name="l04131"></a>04131 <span class="comment">/* WDT.STATUS  bit masks and bit positions */</span>
<a name="l04132"></a><a class="code" href="iox128a1_8h.html#a4ea8b966fa55b63ef46c2eb66053a507">04132</a> <span class="preprocessor">#define WDT_SYNCBUSY_bm  0x01  </span><span class="comment">/* Syncronization busy bit mask. */</span>
<a name="l04133"></a><a class="code" href="iox128a1_8h.html#ac8897007cc2bfd6024f6b35aa8d9a9b3">04133</a> <span class="preprocessor">#define WDT_SYNCBUSY_bp  0  </span><span class="comment">/* Syncronization busy bit position. */</span>
<a name="l04134"></a>04134 
<a name="l04135"></a>04135 
<a name="l04136"></a>04136 <span class="comment">/* MCU - MCU Control */</span>
<a name="l04137"></a>04137 <span class="comment">/* MCU.MCUCR  bit masks and bit positions */</span>
<a name="l04138"></a><a class="code" href="iox128a1_8h.html#a3d4dd615d17426b523cce4336982e1eb">04138</a> <span class="preprocessor">#define MCU_JTAGD_bm  0x01  </span><span class="comment">/* JTAG Disable bit mask. */</span>
<a name="l04139"></a><a class="code" href="iox128a1_8h.html#aeb7975c0bc60e2608d4f57e9f6b98f5d">04139</a> <span class="preprocessor">#define MCU_JTAGD_bp  0  </span><span class="comment">/* JTAG Disable bit position. */</span>
<a name="l04140"></a>04140 
<a name="l04141"></a>04141 
<a name="l04142"></a>04142 <span class="comment">/* MCU.EVSYSLOCK  bit masks and bit positions */</span>
<a name="l04143"></a><a class="code" href="iox128a1_8h.html#ac83e19ae37f10fc40d94bf1dc310dddb">04143</a> <span class="preprocessor">#define MCU_EVSYS1LOCK_bm  0x10  </span><span class="comment">/* Event Channel 4-7 Lock bit mask. */</span>
<a name="l04144"></a><a class="code" href="iox128a1_8h.html#a5dc060cee04410fceca7b613f11dea78">04144</a> <span class="preprocessor">#define MCU_EVSYS1LOCK_bp  4  </span><span class="comment">/* Event Channel 4-7 Lock bit position. */</span>
<a name="l04145"></a>04145 
<a name="l04146"></a><a class="code" href="iox128a1_8h.html#a70e8dd3f05334e58dcdc99fa06053e8c">04146</a> <span class="preprocessor">#define MCU_EVSYS0LOCK_bm  0x01  </span><span class="comment">/* Event Channel 0-3 Lock bit mask. */</span>
<a name="l04147"></a><a class="code" href="iox128a1_8h.html#acdb654b2bda91fcf8f933c8a03bdf413">04147</a> <span class="preprocessor">#define MCU_EVSYS0LOCK_bp  0  </span><span class="comment">/* Event Channel 0-3 Lock bit position. */</span>
<a name="l04148"></a>04148 
<a name="l04149"></a>04149 
<a name="l04150"></a>04150 <span class="comment">/* MCU.AWEXLOCK  bit masks and bit positions */</span>
<a name="l04151"></a><a class="code" href="iox128a1_8h.html#a18fd29fe872d7ccd23da9f734f40086d">04151</a> <span class="preprocessor">#define MCU_AWEXELOCK_bm  0x04  </span><span class="comment">/* AWeX on T/C E0 Lock bit mask. */</span>
<a name="l04152"></a><a class="code" href="iox128a1_8h.html#ad4f495c2d9a66bf18eb21bb1ff91e91c">04152</a> <span class="preprocessor">#define MCU_AWEXELOCK_bp  2  </span><span class="comment">/* AWeX on T/C E0 Lock bit position. */</span>
<a name="l04153"></a>04153 
<a name="l04154"></a><a class="code" href="iox128a1_8h.html#a9302c8d5f325150651b4d19538c11410">04154</a> <span class="preprocessor">#define MCU_AWEXCLOCK_bm  0x01  </span><span class="comment">/* AWeX on T/C C0 Lock bit mask. */</span>
<a name="l04155"></a><a class="code" href="iox128a1_8h.html#a5da8037e8241c55535321485e21a5098">04155</a> <span class="preprocessor">#define MCU_AWEXCLOCK_bp  0  </span><span class="comment">/* AWeX on T/C C0 Lock bit position. */</span>
<a name="l04156"></a>04156 
<a name="l04157"></a>04157 
<a name="l04158"></a>04158 <span class="comment">/* PMIC - Programmable Multi-level Interrupt Controller */</span>
<a name="l04159"></a>04159 <span class="comment">/* PMIC.STATUS  bit masks and bit positions */</span>
<a name="l04160"></a><a class="code" href="iox128a1_8h.html#a509eb82f1393a325a43b21f283e96e7b">04160</a> <span class="preprocessor">#define PMIC_NMIEX_bm  0x80  </span><span class="comment">/* Non-maskable Interrupt Executing bit mask. */</span>
<a name="l04161"></a><a class="code" href="iox128a1_8h.html#a87262aa9325fc0fb95d83c6b6b884c96">04161</a> <span class="preprocessor">#define PMIC_NMIEX_bp  7  </span><span class="comment">/* Non-maskable Interrupt Executing bit position. */</span>
<a name="l04162"></a>04162 
<a name="l04163"></a><a class="code" href="iox128a1_8h.html#a249f254567d3d1f8abbd96e14ca023dd">04163</a> <span class="preprocessor">#define PMIC_HILVLEX_bm  0x04  </span><span class="comment">/* High Level Interrupt Executing bit mask. */</span>
<a name="l04164"></a><a class="code" href="iox128a1_8h.html#aae13a2270ec0e90ff3dbf5e804b37a3a">04164</a> <span class="preprocessor">#define PMIC_HILVLEX_bp  2  </span><span class="comment">/* High Level Interrupt Executing bit position. */</span>
<a name="l04165"></a>04165 
<a name="l04166"></a><a class="code" href="iox128a1_8h.html#a1f8d0defde3fdccd534c075a8f976802">04166</a> <span class="preprocessor">#define PMIC_MEDLVLEX_bm  0x02  </span><span class="comment">/* Medium Level Interrupt Executing bit mask. */</span>
<a name="l04167"></a><a class="code" href="iox128a1_8h.html#a171dc61080f3d736710db2b43f2e213f">04167</a> <span class="preprocessor">#define PMIC_MEDLVLEX_bp  1  </span><span class="comment">/* Medium Level Interrupt Executing bit position. */</span>
<a name="l04168"></a>04168 
<a name="l04169"></a><a class="code" href="iox128a1_8h.html#ab091b7a7c58ee004b1e75c4f7b688d49">04169</a> <span class="preprocessor">#define PMIC_LOLVLEX_bm  0x01  </span><span class="comment">/* Low Level Interrupt Executing bit mask. */</span>
<a name="l04170"></a><a class="code" href="iox128a1_8h.html#a14fc5b5dab54e464e920556c4adfd787">04170</a> <span class="preprocessor">#define PMIC_LOLVLEX_bp  0  </span><span class="comment">/* Low Level Interrupt Executing bit position. */</span>
<a name="l04171"></a>04171 
<a name="l04172"></a>04172 
<a name="l04173"></a>04173 <span class="comment">/* PMIC.CTRL  bit masks and bit positions */</span>
<a name="l04174"></a><a class="code" href="iox128a1_8h.html#a8f15b3ed0ef7e8e8c0b5ee79d34bd25d">04174</a> <span class="preprocessor">#define PMIC_RREN_bm  0x80  </span><span class="comment">/* Round-Robin Priority Enable bit mask. */</span>
<a name="l04175"></a><a class="code" href="iox128a1_8h.html#acd9fd4b733150f8a8abe9722c041547a">04175</a> <span class="preprocessor">#define PMIC_RREN_bp  7  </span><span class="comment">/* Round-Robin Priority Enable bit position. */</span>
<a name="l04176"></a>04176 
<a name="l04177"></a><a class="code" href="iox128a1_8h.html#ad1c824a9fd57eb04fb76075ead04e4a1">04177</a> <span class="preprocessor">#define PMIC_IVSEL_bm  0x40  </span><span class="comment">/* Interrupt Vector Select bit mask. */</span>
<a name="l04178"></a><a class="code" href="iox128a1_8h.html#a3a32c6a40c24e7a3bc0375b69991523d">04178</a> <span class="preprocessor">#define PMIC_IVSEL_bp  6  </span><span class="comment">/* Interrupt Vector Select bit position. */</span>
<a name="l04179"></a>04179 
<a name="l04180"></a><a class="code" href="iox128a1_8h.html#ae85bdf6b205187760cb8988f7f667c89">04180</a> <span class="preprocessor">#define PMIC_HILVLEN_bm  0x04  </span><span class="comment">/* High Level Enable bit mask. */</span>
<a name="l04181"></a><a class="code" href="iox128a1_8h.html#a663885f021afe07e8e413b6da2542f7a">04181</a> <span class="preprocessor">#define PMIC_HILVLEN_bp  2  </span><span class="comment">/* High Level Enable bit position. */</span>
<a name="l04182"></a>04182 
<a name="l04183"></a><a class="code" href="iox128a1_8h.html#aced2be368411b23bb2d4fefe8d0a5486">04183</a> <span class="preprocessor">#define PMIC_MEDLVLEN_bm  0x02  </span><span class="comment">/* Medium Level Enable bit mask. */</span>
<a name="l04184"></a><a class="code" href="iox128a1_8h.html#acb5595e9acfda4fb856799d2210a4eda">04184</a> <span class="preprocessor">#define PMIC_MEDLVLEN_bp  1  </span><span class="comment">/* Medium Level Enable bit position. */</span>
<a name="l04185"></a>04185 
<a name="l04186"></a><a class="code" href="iox128a1_8h.html#afaa3d3206419826bd9e516e9bc176f45">04186</a> <span class="preprocessor">#define PMIC_LOLVLEN_bm  0x01  </span><span class="comment">/* Low Level Enable bit mask. */</span>
<a name="l04187"></a><a class="code" href="iox128a1_8h.html#a7e81a82551d7e9c6539d3f11a87cf3a7">04187</a> <span class="preprocessor">#define PMIC_LOLVLEN_bp  0  </span><span class="comment">/* Low Level Enable bit position. */</span>
<a name="l04188"></a>04188 
<a name="l04189"></a>04189 
<a name="l04190"></a>04190 <span class="comment">/* DMA - DMA Controller */</span>
<a name="l04191"></a>04191 <span class="comment">/* DMA_CH.CTRLA  bit masks and bit positions */</span>
<a name="l04192"></a><a class="code" href="iox128a1_8h.html#a5777e80bf04d00856a43b971017cf6bd">04192</a> <span class="preprocessor">#define DMA_CH_ENABLE_bm  0x80  </span><span class="comment">/* Channel Enable bit mask. */</span>
<a name="l04193"></a><a class="code" href="iox128a1_8h.html#a9cfdfcc731a129cb8456375e66126bbf">04193</a> <span class="preprocessor">#define DMA_CH_ENABLE_bp  7  </span><span class="comment">/* Channel Enable bit position. */</span>
<a name="l04194"></a>04194 
<a name="l04195"></a><a class="code" href="iox128a1_8h.html#aab7b72054035e89b8af11ab8196b49cf">04195</a> <span class="preprocessor">#define DMA_CH_RESET_bm  0x40  </span><span class="comment">/* Channel Software Reset bit mask. */</span>
<a name="l04196"></a><a class="code" href="iox128a1_8h.html#a86cb2bdca437dcd64992b461b2b63fee">04196</a> <span class="preprocessor">#define DMA_CH_RESET_bp  6  </span><span class="comment">/* Channel Software Reset bit position. */</span>
<a name="l04197"></a>04197 
<a name="l04198"></a><a class="code" href="iox128a1_8h.html#a06c22a4c15f7b0d050c4fa0fb734f197">04198</a> <span class="preprocessor">#define DMA_CH_REPEAT_bm  0x20  </span><span class="comment">/* Channel Repeat Mode bit mask. */</span>
<a name="l04199"></a><a class="code" href="iox128a1_8h.html#aa72973c42a9c2c68d286d72ae659b7ec">04199</a> <span class="preprocessor">#define DMA_CH_REPEAT_bp  5  </span><span class="comment">/* Channel Repeat Mode bit position. */</span>
<a name="l04200"></a>04200 
<a name="l04201"></a><a class="code" href="iox128a1_8h.html#ad96ecb78d766da624593162e2f00de96">04201</a> <span class="preprocessor">#define DMA_CH_TRFREQ_bm  0x10  </span><span class="comment">/* Channel Transfer Request bit mask. */</span>
<a name="l04202"></a><a class="code" href="iox128a1_8h.html#a4907e75b0eb51ef3d1eac5a29b45d91e">04202</a> <span class="preprocessor">#define DMA_CH_TRFREQ_bp  4  </span><span class="comment">/* Channel Transfer Request bit position. */</span>
<a name="l04203"></a>04203 
<a name="l04204"></a><a class="code" href="iox128a1_8h.html#a2e02e07058483082ae4d3cc7a5595f59">04204</a> <span class="preprocessor">#define DMA_CH_SINGLE_bm  0x04  </span><span class="comment">/* Channel Single Shot Data Transfer bit mask. */</span>
<a name="l04205"></a><a class="code" href="iox128a1_8h.html#a359cf6a5a057b946dd4a41ffe666f362">04205</a> <span class="preprocessor">#define DMA_CH_SINGLE_bp  2  </span><span class="comment">/* Channel Single Shot Data Transfer bit position. */</span>
<a name="l04206"></a>04206 
<a name="l04207"></a><a class="code" href="iox128a1_8h.html#abc6d6836433460bfb4758952698950b0">04207</a> <span class="preprocessor">#define DMA_CH_BURSTLEN_gm  0x03  </span><span class="comment">/* Channel Transfer Mode group mask. */</span>
<a name="l04208"></a><a class="code" href="iox128a1_8h.html#a185804caaf33633273a5fda28ef40b5d">04208</a> <span class="preprocessor">#define DMA_CH_BURSTLEN_gp  0  </span><span class="comment">/* Channel Transfer Mode group position. */</span>
<a name="l04209"></a><a class="code" href="iox128a1_8h.html#a7578544844f3c30e70bc8b2242d8caf6">04209</a> <span class="preprocessor">#define DMA_CH_BURSTLEN0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Channel Transfer Mode bit 0 mask. */</span>
<a name="l04210"></a><a class="code" href="iox128a1_8h.html#a31600384337e53f9dd30d0bf0641df8f">04210</a> <span class="preprocessor">#define DMA_CH_BURSTLEN0_bp  0  </span><span class="comment">/* Channel Transfer Mode bit 0 position. */</span>
<a name="l04211"></a><a class="code" href="iox128a1_8h.html#a1f93d7dc61e569dc9808cc7ce1ed59fe">04211</a> <span class="preprocessor">#define DMA_CH_BURSTLEN1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Channel Transfer Mode bit 1 mask. */</span>
<a name="l04212"></a><a class="code" href="iox128a1_8h.html#a7cbd82f9ea30c727fcc32acf28982687">04212</a> <span class="preprocessor">#define DMA_CH_BURSTLEN1_bp  1  </span><span class="comment">/* Channel Transfer Mode bit 1 position. */</span>
<a name="l04213"></a>04213 
<a name="l04214"></a>04214 
<a name="l04215"></a>04215 <span class="comment">/* DMA_CH.CTRLB  bit masks and bit positions */</span>
<a name="l04216"></a><a class="code" href="iox128a1_8h.html#af87d0ad745f76e1331a74c736cb4f25b">04216</a> <span class="preprocessor">#define DMA_CH_CHBUSY_bm  0x80  </span><span class="comment">/* Block Transfer Busy bit mask. */</span>
<a name="l04217"></a><a class="code" href="iox128a1_8h.html#a14b360aa1d8ea8f136bc08967b10fecb">04217</a> <span class="preprocessor">#define DMA_CH_CHBUSY_bp  7  </span><span class="comment">/* Block Transfer Busy bit position. */</span>
<a name="l04218"></a>04218 
<a name="l04219"></a><a class="code" href="iox128a1_8h.html#a5306e4db901a7020adfc6dbf0011762f">04219</a> <span class="preprocessor">#define DMA_CH_CHPEND_bm  0x40  </span><span class="comment">/* Block Transfer Pending bit mask. */</span>
<a name="l04220"></a><a class="code" href="iox128a1_8h.html#a3d25c4e2283f8244b3fee0eedb1b2466">04220</a> <span class="preprocessor">#define DMA_CH_CHPEND_bp  6  </span><span class="comment">/* Block Transfer Pending bit position. */</span>
<a name="l04221"></a>04221 
<a name="l04222"></a><a class="code" href="iox128a1_8h.html#ad9ecab2d13ca7d477aa4bfc3494674cb">04222</a> <span class="preprocessor">#define DMA_CH_ERRIF_bm  0x20  </span><span class="comment">/* Block Transfer Error Interrupt Flag bit mask. */</span>
<a name="l04223"></a><a class="code" href="iox128a1_8h.html#ac26c37b90f7bf5e74c1cbeeb548fee4d">04223</a> <span class="preprocessor">#define DMA_CH_ERRIF_bp  5  </span><span class="comment">/* Block Transfer Error Interrupt Flag bit position. */</span>
<a name="l04224"></a>04224 
<a name="l04225"></a><a class="code" href="iox128a1_8h.html#a33ddb048bdadb76d369f720df24918b1">04225</a> <span class="preprocessor">#define DMA_CH_TRNIF_bm  0x10  </span><span class="comment">/* Transaction Complete Interrup Flag bit mask. */</span>
<a name="l04226"></a><a class="code" href="iox128a1_8h.html#a7a0e495e7e53396c373015bad6ddbdf0">04226</a> <span class="preprocessor">#define DMA_CH_TRNIF_bp  4  </span><span class="comment">/* Transaction Complete Interrup Flag bit position. */</span>
<a name="l04227"></a>04227 
<a name="l04228"></a><a class="code" href="iox128a1_8h.html#ae68c498ca274a00699f0d2ffcfc34d40">04228</a> <span class="preprocessor">#define DMA_CH_ERRINTLVL_gm  0x0C  </span><span class="comment">/* Transfer Error Interrupt Level group mask. */</span>
<a name="l04229"></a><a class="code" href="iox128a1_8h.html#aff29901c9b04a7e4c4e36dd7f914aea6">04229</a> <span class="preprocessor">#define DMA_CH_ERRINTLVL_gp  2  </span><span class="comment">/* Transfer Error Interrupt Level group position. */</span>
<a name="l04230"></a><a class="code" href="iox128a1_8h.html#acb1f605078835cc2bd133efb36a0c614">04230</a> <span class="preprocessor">#define DMA_CH_ERRINTLVL0_bm  (1&lt;&lt;2)  </span><span class="comment">/* Transfer Error Interrupt Level bit 0 mask. */</span>
<a name="l04231"></a><a class="code" href="iox128a1_8h.html#a37693ccfc53560c0446c2e70534573ed">04231</a> <span class="preprocessor">#define DMA_CH_ERRINTLVL0_bp  2  </span><span class="comment">/* Transfer Error Interrupt Level bit 0 position. */</span>
<a name="l04232"></a><a class="code" href="iox128a1_8h.html#aef0bf6eb7a3927f609b764407adb6751">04232</a> <span class="preprocessor">#define DMA_CH_ERRINTLVL1_bm  (1&lt;&lt;3)  </span><span class="comment">/* Transfer Error Interrupt Level bit 1 mask. */</span>
<a name="l04233"></a><a class="code" href="iox128a1_8h.html#a784279b8d649eaab14e9fb7f97bf2f3b">04233</a> <span class="preprocessor">#define DMA_CH_ERRINTLVL1_bp  3  </span><span class="comment">/* Transfer Error Interrupt Level bit 1 position. */</span>
<a name="l04234"></a>04234 
<a name="l04235"></a><a class="code" href="iox128a1_8h.html#ab47734f21f0151319f4ba488c3002209">04235</a> <span class="preprocessor">#define DMA_CH_TRNINTLVL_gm  0x03  </span><span class="comment">/* Transaction Complete Interrupt Level group mask. */</span>
<a name="l04236"></a><a class="code" href="iox128a1_8h.html#a202eb60ae07f3974463d8ec5b5f87c3b">04236</a> <span class="preprocessor">#define DMA_CH_TRNINTLVL_gp  0  </span><span class="comment">/* Transaction Complete Interrupt Level group position. */</span>
<a name="l04237"></a><a class="code" href="iox128a1_8h.html#a1ddf9aff6dccba51534e6a83dee12e5a">04237</a> <span class="preprocessor">#define DMA_CH_TRNINTLVL0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Transaction Complete Interrupt Level bit 0 mask. */</span>
<a name="l04238"></a><a class="code" href="iox128a1_8h.html#a659ce302163175dab7e153f45173d957">04238</a> <span class="preprocessor">#define DMA_CH_TRNINTLVL0_bp  0  </span><span class="comment">/* Transaction Complete Interrupt Level bit 0 position. */</span>
<a name="l04239"></a><a class="code" href="iox128a1_8h.html#ae74e1e86e92f8f0703d2f0566afd9d55">04239</a> <span class="preprocessor">#define DMA_CH_TRNINTLVL1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Transaction Complete Interrupt Level bit 1 mask. */</span>
<a name="l04240"></a><a class="code" href="iox128a1_8h.html#a844559c582f8b9dced41d7ffd3c295a5">04240</a> <span class="preprocessor">#define DMA_CH_TRNINTLVL1_bp  1  </span><span class="comment">/* Transaction Complete Interrupt Level bit 1 position. */</span>
<a name="l04241"></a>04241 
<a name="l04242"></a>04242 
<a name="l04243"></a>04243 <span class="comment">/* DMA_CH.ADDRCTRL  bit masks and bit positions */</span>
<a name="l04244"></a><a class="code" href="iox128a1_8h.html#af2dac14aea31b782433571bd2c51aa93">04244</a> <span class="preprocessor">#define DMA_CH_SRCRELOAD_gm  0xC0  </span><span class="comment">/* Channel Source Address Reload group mask. */</span>
<a name="l04245"></a><a class="code" href="iox128a1_8h.html#a49430af60a973f3233b2196db5bc50ae">04245</a> <span class="preprocessor">#define DMA_CH_SRCRELOAD_gp  6  </span><span class="comment">/* Channel Source Address Reload group position. */</span>
<a name="l04246"></a><a class="code" href="iox128a1_8h.html#a6decb68b0875d0c83f7b3f954a349b5e">04246</a> <span class="preprocessor">#define DMA_CH_SRCRELOAD0_bm  (1&lt;&lt;6)  </span><span class="comment">/* Channel Source Address Reload bit 0 mask. */</span>
<a name="l04247"></a><a class="code" href="iox128a1_8h.html#a175612868acf9de20729ff1f684eee83">04247</a> <span class="preprocessor">#define DMA_CH_SRCRELOAD0_bp  6  </span><span class="comment">/* Channel Source Address Reload bit 0 position. */</span>
<a name="l04248"></a><a class="code" href="iox128a1_8h.html#a6ea4fc3061428c7832b940b0dcd70c14">04248</a> <span class="preprocessor">#define DMA_CH_SRCRELOAD1_bm  (1&lt;&lt;7)  </span><span class="comment">/* Channel Source Address Reload bit 1 mask. */</span>
<a name="l04249"></a><a class="code" href="iox128a1_8h.html#a2a724f63ac44d66e32cb0ce386054cee">04249</a> <span class="preprocessor">#define DMA_CH_SRCRELOAD1_bp  7  </span><span class="comment">/* Channel Source Address Reload bit 1 position. */</span>
<a name="l04250"></a>04250 
<a name="l04251"></a><a class="code" href="iox128a1_8h.html#a9e2e3d33849b5d1d1b7e1d5e63c325c7">04251</a> <span class="preprocessor">#define DMA_CH_SRCDIR_gm  0x30  </span><span class="comment">/* Channel Source Address Mode group mask. */</span>
<a name="l04252"></a><a class="code" href="iox128a1_8h.html#afdfc9b3ad5af05391c3d4e0db9728149">04252</a> <span class="preprocessor">#define DMA_CH_SRCDIR_gp  4  </span><span class="comment">/* Channel Source Address Mode group position. */</span>
<a name="l04253"></a><a class="code" href="iox128a1_8h.html#a9f8e5fc69b512ee0845e017c290b9c6b">04253</a> <span class="preprocessor">#define DMA_CH_SRCDIR0_bm  (1&lt;&lt;4)  </span><span class="comment">/* Channel Source Address Mode bit 0 mask. */</span>
<a name="l04254"></a><a class="code" href="iox128a1_8h.html#ad48664454249c0be4a313a5e5a866dc8">04254</a> <span class="preprocessor">#define DMA_CH_SRCDIR0_bp  4  </span><span class="comment">/* Channel Source Address Mode bit 0 position. */</span>
<a name="l04255"></a><a class="code" href="iox128a1_8h.html#ae67194d57b4778ef159110d4df92fc29">04255</a> <span class="preprocessor">#define DMA_CH_SRCDIR1_bm  (1&lt;&lt;5)  </span><span class="comment">/* Channel Source Address Mode bit 1 mask. */</span>
<a name="l04256"></a><a class="code" href="iox128a1_8h.html#aed28929ac65e621c08726b94bd1925d0">04256</a> <span class="preprocessor">#define DMA_CH_SRCDIR1_bp  5  </span><span class="comment">/* Channel Source Address Mode bit 1 position. */</span>
<a name="l04257"></a>04257 
<a name="l04258"></a><a class="code" href="iox128a1_8h.html#a074858dad9d7880653ec39bc257bfba5">04258</a> <span class="preprocessor">#define DMA_CH_DESTRELOAD_gm  0x0C  </span><span class="comment">/* Channel Destination Address Reload group mask. */</span>
<a name="l04259"></a><a class="code" href="iox128a1_8h.html#adc1a01e2a015395f72512bb25dad23a1">04259</a> <span class="preprocessor">#define DMA_CH_DESTRELOAD_gp  2  </span><span class="comment">/* Channel Destination Address Reload group position. */</span>
<a name="l04260"></a><a class="code" href="iox128a1_8h.html#a6ae1882fd83747401d8b5649ca8ca5b3">04260</a> <span class="preprocessor">#define DMA_CH_DESTRELOAD0_bm  (1&lt;&lt;2)  </span><span class="comment">/* Channel Destination Address Reload bit 0 mask. */</span>
<a name="l04261"></a><a class="code" href="iox128a1_8h.html#a3ca58e2bf4d5e632b7f4afc4ae8f6917">04261</a> <span class="preprocessor">#define DMA_CH_DESTRELOAD0_bp  2  </span><span class="comment">/* Channel Destination Address Reload bit 0 position. */</span>
<a name="l04262"></a><a class="code" href="iox128a1_8h.html#af7fbc69887a2bae8a6b68e3925336d98">04262</a> <span class="preprocessor">#define DMA_CH_DESTRELOAD1_bm  (1&lt;&lt;3)  </span><span class="comment">/* Channel Destination Address Reload bit 1 mask. */</span>
<a name="l04263"></a><a class="code" href="iox128a1_8h.html#a030b54ac6efe40cbaa6d07d1234595ca">04263</a> <span class="preprocessor">#define DMA_CH_DESTRELOAD1_bp  3  </span><span class="comment">/* Channel Destination Address Reload bit 1 position. */</span>
<a name="l04264"></a>04264 
<a name="l04265"></a><a class="code" href="iox128a1_8h.html#a129ff51c06843fbf62fcef1cb94a1281">04265</a> <span class="preprocessor">#define DMA_CH_DESTDIR_gm  0x03  </span><span class="comment">/* Channel Destination Address Mode group mask. */</span>
<a name="l04266"></a><a class="code" href="iox128a1_8h.html#af06749a5162e7946ba0e8a69b112bc1c">04266</a> <span class="preprocessor">#define DMA_CH_DESTDIR_gp  0  </span><span class="comment">/* Channel Destination Address Mode group position. */</span>
<a name="l04267"></a><a class="code" href="iox128a1_8h.html#a4565e5212cd5fe81c75bda3ddcca87ff">04267</a> <span class="preprocessor">#define DMA_CH_DESTDIR0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Channel Destination Address Mode bit 0 mask. */</span>
<a name="l04268"></a><a class="code" href="iox128a1_8h.html#aa803c0246cb82cc0982ee9e62942a140">04268</a> <span class="preprocessor">#define DMA_CH_DESTDIR0_bp  0  </span><span class="comment">/* Channel Destination Address Mode bit 0 position. */</span>
<a name="l04269"></a><a class="code" href="iox128a1_8h.html#a9e7268e3b27ac3a241842379db43d2e3">04269</a> <span class="preprocessor">#define DMA_CH_DESTDIR1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Channel Destination Address Mode bit 1 mask. */</span>
<a name="l04270"></a><a class="code" href="iox128a1_8h.html#aedba49ccbe2b4fa2e4cd4c34af9e9a69">04270</a> <span class="preprocessor">#define DMA_CH_DESTDIR1_bp  1  </span><span class="comment">/* Channel Destination Address Mode bit 1 position. */</span>
<a name="l04271"></a>04271 
<a name="l04272"></a>04272 
<a name="l04273"></a>04273 <span class="comment">/* DMA_CH.TRIGSRC  bit masks and bit positions */</span>
<a name="l04274"></a><a class="code" href="iox128a1_8h.html#af6b21ac9d234fc79beb87efe26eda8b4">04274</a> <span class="preprocessor">#define DMA_CH_TRIGSRC_gm  0xFF  </span><span class="comment">/* Channel Trigger Source group mask. */</span>
<a name="l04275"></a><a class="code" href="iox128a1_8h.html#ad982f9ab212f38ab589663c0b1f0f1bb">04275</a> <span class="preprocessor">#define DMA_CH_TRIGSRC_gp  0  </span><span class="comment">/* Channel Trigger Source group position. */</span>
<a name="l04276"></a><a class="code" href="iox128a1_8h.html#a64d25bfd39b3fc5678c4dac3785f217c">04276</a> <span class="preprocessor">#define DMA_CH_TRIGSRC0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Channel Trigger Source bit 0 mask. */</span>
<a name="l04277"></a><a class="code" href="iox128a1_8h.html#a29c6832d08e460ca6d1a46d12dbd8cef">04277</a> <span class="preprocessor">#define DMA_CH_TRIGSRC0_bp  0  </span><span class="comment">/* Channel Trigger Source bit 0 position. */</span>
<a name="l04278"></a><a class="code" href="iox128a1_8h.html#a9fed614668fe13d38187005b3b0bf3b1">04278</a> <span class="preprocessor">#define DMA_CH_TRIGSRC1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Channel Trigger Source bit 1 mask. */</span>
<a name="l04279"></a><a class="code" href="iox128a1_8h.html#ad3383c5c4e5aa00f73058db6fc565bfb">04279</a> <span class="preprocessor">#define DMA_CH_TRIGSRC1_bp  1  </span><span class="comment">/* Channel Trigger Source bit 1 position. */</span>
<a name="l04280"></a><a class="code" href="iox128a1_8h.html#ac34f526922f8872afee290e17bef1678">04280</a> <span class="preprocessor">#define DMA_CH_TRIGSRC2_bm  (1&lt;&lt;2)  </span><span class="comment">/* Channel Trigger Source bit 2 mask. */</span>
<a name="l04281"></a><a class="code" href="iox128a1_8h.html#a455bf77401e26416ee0e3c06c00d9565">04281</a> <span class="preprocessor">#define DMA_CH_TRIGSRC2_bp  2  </span><span class="comment">/* Channel Trigger Source bit 2 position. */</span>
<a name="l04282"></a><a class="code" href="iox128a1_8h.html#aa56c46e8a4998a514ff03a365fe8ff0c">04282</a> <span class="preprocessor">#define DMA_CH_TRIGSRC3_bm  (1&lt;&lt;3)  </span><span class="comment">/* Channel Trigger Source bit 3 mask. */</span>
<a name="l04283"></a><a class="code" href="iox128a1_8h.html#abda1fee08130e8523be61579aa574a3c">04283</a> <span class="preprocessor">#define DMA_CH_TRIGSRC3_bp  3  </span><span class="comment">/* Channel Trigger Source bit 3 position. */</span>
<a name="l04284"></a><a class="code" href="iox128a1_8h.html#a833d453021995ef473325468040e950f">04284</a> <span class="preprocessor">#define DMA_CH_TRIGSRC4_bm  (1&lt;&lt;4)  </span><span class="comment">/* Channel Trigger Source bit 4 mask. */</span>
<a name="l04285"></a><a class="code" href="iox128a1_8h.html#a4f5d56519c157135c80faa630f08c2d0">04285</a> <span class="preprocessor">#define DMA_CH_TRIGSRC4_bp  4  </span><span class="comment">/* Channel Trigger Source bit 4 position. */</span>
<a name="l04286"></a><a class="code" href="iox128a1_8h.html#a7ed7531056f978a173cb51f48a8174b8">04286</a> <span class="preprocessor">#define DMA_CH_TRIGSRC5_bm  (1&lt;&lt;5)  </span><span class="comment">/* Channel Trigger Source bit 5 mask. */</span>
<a name="l04287"></a><a class="code" href="iox128a1_8h.html#a1c184a2fff4013eee739d95133a8ee02">04287</a> <span class="preprocessor">#define DMA_CH_TRIGSRC5_bp  5  </span><span class="comment">/* Channel Trigger Source bit 5 position. */</span>
<a name="l04288"></a><a class="code" href="iox128a1_8h.html#a3e818cad0d388c6038f40533048e807c">04288</a> <span class="preprocessor">#define DMA_CH_TRIGSRC6_bm  (1&lt;&lt;6)  </span><span class="comment">/* Channel Trigger Source bit 6 mask. */</span>
<a name="l04289"></a><a class="code" href="iox128a1_8h.html#aa0672d16a0b7d7b28899894de9cfe0fc">04289</a> <span class="preprocessor">#define DMA_CH_TRIGSRC6_bp  6  </span><span class="comment">/* Channel Trigger Source bit 6 position. */</span>
<a name="l04290"></a><a class="code" href="iox128a1_8h.html#a1c0d33c92cad9646b1a88ca0067d2a51">04290</a> <span class="preprocessor">#define DMA_CH_TRIGSRC7_bm  (1&lt;&lt;7)  </span><span class="comment">/* Channel Trigger Source bit 7 mask. */</span>
<a name="l04291"></a><a class="code" href="iox128a1_8h.html#aef69a54a1a11f24a0c1c8ff953745b11">04291</a> <span class="preprocessor">#define DMA_CH_TRIGSRC7_bp  7  </span><span class="comment">/* Channel Trigger Source bit 7 position. */</span>
<a name="l04292"></a>04292 
<a name="l04293"></a>04293 
<a name="l04294"></a>04294 <span class="comment">/* DMA.CTRL  bit masks and bit positions */</span>
<a name="l04295"></a><a class="code" href="iox128a1_8h.html#a99e130b10f47e1165e2e7a325679197a">04295</a> <span class="preprocessor">#define DMA_ENABLE_bm  0x80  </span><span class="comment">/* Enable bit mask. */</span>
<a name="l04296"></a><a class="code" href="iox128a1_8h.html#ab51dd04aa4c0f1e25ef701a2e40c2c42">04296</a> <span class="preprocessor">#define DMA_ENABLE_bp  7  </span><span class="comment">/* Enable bit position. */</span>
<a name="l04297"></a>04297 
<a name="l04298"></a><a class="code" href="iox128a1_8h.html#a35b7c0249c8d348987cbd38b8f579a2d">04298</a> <span class="preprocessor">#define DMA_RESET_bm  0x40  </span><span class="comment">/* Software Reset bit mask. */</span>
<a name="l04299"></a><a class="code" href="iox128a1_8h.html#aa6971b92de579e7d09eb2fb3e86d3131">04299</a> <span class="preprocessor">#define DMA_RESET_bp  6  </span><span class="comment">/* Software Reset bit position. */</span>
<a name="l04300"></a>04300 
<a name="l04301"></a><a class="code" href="iox128a1_8h.html#a941b09a8e5a704683b6c8a35ad23d3ca">04301</a> <span class="preprocessor">#define DMA_DBUFMODE_gm  0x0C  </span><span class="comment">/* Double Buffering Mode group mask. */</span>
<a name="l04302"></a><a class="code" href="iox128a1_8h.html#aa14ebad1da0006ffe60d57380f83e63c">04302</a> <span class="preprocessor">#define DMA_DBUFMODE_gp  2  </span><span class="comment">/* Double Buffering Mode group position. */</span>
<a name="l04303"></a><a class="code" href="iox128a1_8h.html#a64e0a9374efbf660cccc63f4fa37c71b">04303</a> <span class="preprocessor">#define DMA_DBUFMODE0_bm  (1&lt;&lt;2)  </span><span class="comment">/* Double Buffering Mode bit 0 mask. */</span>
<a name="l04304"></a><a class="code" href="iox128a1_8h.html#a74594a91799f226f23421ff54f3ec541">04304</a> <span class="preprocessor">#define DMA_DBUFMODE0_bp  2  </span><span class="comment">/* Double Buffering Mode bit 0 position. */</span>
<a name="l04305"></a><a class="code" href="iox128a1_8h.html#a33721100d8803f766418f441068134cc">04305</a> <span class="preprocessor">#define DMA_DBUFMODE1_bm  (1&lt;&lt;3)  </span><span class="comment">/* Double Buffering Mode bit 1 mask. */</span>
<a name="l04306"></a><a class="code" href="iox128a1_8h.html#a74182b57d2a75ac108dda7a5f8f6b036">04306</a> <span class="preprocessor">#define DMA_DBUFMODE1_bp  3  </span><span class="comment">/* Double Buffering Mode bit 1 position. */</span>
<a name="l04307"></a>04307 
<a name="l04308"></a><a class="code" href="iox128a1_8h.html#ab33fb246573aec5378ca9a68e367e116">04308</a> <span class="preprocessor">#define DMA_PRIMODE_gm  0x03  </span><span class="comment">/* Channel Priority Mode group mask. */</span>
<a name="l04309"></a><a class="code" href="iox128a1_8h.html#ad44b4326848afa6dd5f18c5c97cc44e1">04309</a> <span class="preprocessor">#define DMA_PRIMODE_gp  0  </span><span class="comment">/* Channel Priority Mode group position. */</span>
<a name="l04310"></a><a class="code" href="iox128a1_8h.html#a4fbebce3405837a9b013d91ef7e76b78">04310</a> <span class="preprocessor">#define DMA_PRIMODE0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Channel Priority Mode bit 0 mask. */</span>
<a name="l04311"></a><a class="code" href="iox128a1_8h.html#a209c0205ce7b455323fb84bb289eae4d">04311</a> <span class="preprocessor">#define DMA_PRIMODE0_bp  0  </span><span class="comment">/* Channel Priority Mode bit 0 position. */</span>
<a name="l04312"></a><a class="code" href="iox128a1_8h.html#af921d8d8f41b067c5a52ede9f36bb848">04312</a> <span class="preprocessor">#define DMA_PRIMODE1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Channel Priority Mode bit 1 mask. */</span>
<a name="l04313"></a><a class="code" href="iox128a1_8h.html#ab967e86eda4c91b759368a63e8e8504f">04313</a> <span class="preprocessor">#define DMA_PRIMODE1_bp  1  </span><span class="comment">/* Channel Priority Mode bit 1 position. */</span>
<a name="l04314"></a>04314 
<a name="l04315"></a>04315 
<a name="l04316"></a>04316 <span class="comment">/* DMA.INTFLAGS  bit masks and bit positions */</span>
<a name="l04317"></a><a class="code" href="iox128a1_8h.html#a530d24276eb0c4131c3aa877eacca4d6">04317</a> <span class="preprocessor">#define DMA_CH3ERRIF_bm  0x80  </span><span class="comment">/* Channel 3 Block Transfer Error Interrupt Flag bit mask. */</span>
<a name="l04318"></a><a class="code" href="iox128a1_8h.html#ae4a4f26ee434ee759704b0945351012f">04318</a> <span class="preprocessor">#define DMA_CH3ERRIF_bp  7  </span><span class="comment">/* Channel 3 Block Transfer Error Interrupt Flag bit position. */</span>
<a name="l04319"></a>04319 
<a name="l04320"></a><a class="code" href="iox128a1_8h.html#a86351dcba8930caceeab0b9d33c258e6">04320</a> <span class="preprocessor">#define DMA_CH2ERRIF_bm  0x40  </span><span class="comment">/* Channel 2 Block Transfer Error Interrupt Flag bit mask. */</span>
<a name="l04321"></a><a class="code" href="iox128a1_8h.html#acb9bf28b11b555c1f3248bc57bed5969">04321</a> <span class="preprocessor">#define DMA_CH2ERRIF_bp  6  </span><span class="comment">/* Channel 2 Block Transfer Error Interrupt Flag bit position. */</span>
<a name="l04322"></a>04322 
<a name="l04323"></a><a class="code" href="iox128a1_8h.html#a04aad34f65b930ea8ede0c7fc81cb26c">04323</a> <span class="preprocessor">#define DMA_CH1ERRIF_bm  0x20  </span><span class="comment">/* Channel 1 Block Transfer Error Interrupt Flag bit mask. */</span>
<a name="l04324"></a><a class="code" href="iox128a1_8h.html#a82afbcca44ced652f07c7860fca39d87">04324</a> <span class="preprocessor">#define DMA_CH1ERRIF_bp  5  </span><span class="comment">/* Channel 1 Block Transfer Error Interrupt Flag bit position. */</span>
<a name="l04325"></a>04325 
<a name="l04326"></a><a class="code" href="iox128a1_8h.html#a55b681dbdd1fdd35d94912d59fadb0ea">04326</a> <span class="preprocessor">#define DMA_CH0ERRIF_bm  0x10  </span><span class="comment">/* Channel 0 Block Transfer Error Interrupt Flag bit mask. */</span>
<a name="l04327"></a><a class="code" href="iox128a1_8h.html#a822fcdc826f62e034b4ad28b394fd14d">04327</a> <span class="preprocessor">#define DMA_CH0ERRIF_bp  4  </span><span class="comment">/* Channel 0 Block Transfer Error Interrupt Flag bit position. */</span>
<a name="l04328"></a>04328 
<a name="l04329"></a><a class="code" href="iox128a1_8h.html#a5636e617102688d3f05723ba3fe4e1f2">04329</a> <span class="preprocessor">#define DMA_CH3TRNIF_bm  0x08  </span><span class="comment">/* Channel 3 Transaction Complete Interrupt Flag bit mask. */</span>
<a name="l04330"></a><a class="code" href="iox128a1_8h.html#af2e9d706ced09bb6b2835b416ed290c2">04330</a> <span class="preprocessor">#define DMA_CH3TRNIF_bp  3  </span><span class="comment">/* Channel 3 Transaction Complete Interrupt Flag bit position. */</span>
<a name="l04331"></a>04331 
<a name="l04332"></a><a class="code" href="iox128a1_8h.html#a9851c956f11063dfa1a86e54bff3ce3f">04332</a> <span class="preprocessor">#define DMA_CH2TRNIF_bm  0x04  </span><span class="comment">/* Channel 2 Transaction Complete Interrupt Flag bit mask. */</span>
<a name="l04333"></a><a class="code" href="iox128a1_8h.html#adf6d41633b6dae804d0575e357ac98fc">04333</a> <span class="preprocessor">#define DMA_CH2TRNIF_bp  2  </span><span class="comment">/* Channel 2 Transaction Complete Interrupt Flag bit position. */</span>
<a name="l04334"></a>04334 
<a name="l04335"></a><a class="code" href="iox128a1_8h.html#ace8f0456953a36bab549acb0f4f2b6c8">04335</a> <span class="preprocessor">#define DMA_CH1TRNIF_bm  0x02  </span><span class="comment">/* Channel 1 Transaction Complete Interrupt Flag bit mask. */</span>
<a name="l04336"></a><a class="code" href="iox128a1_8h.html#ae1eab4a50db43f15cb842af29c846f60">04336</a> <span class="preprocessor">#define DMA_CH1TRNIF_bp  1  </span><span class="comment">/* Channel 1 Transaction Complete Interrupt Flag bit position. */</span>
<a name="l04337"></a>04337 
<a name="l04338"></a><a class="code" href="iox128a1_8h.html#a458b21496c0159662eadc8349141e7ef">04338</a> <span class="preprocessor">#define DMA_CH0TRNIF_bm  0x01  </span><span class="comment">/* Channel 0 Transaction Complete Interrupt Flag bit mask. */</span>
<a name="l04339"></a><a class="code" href="iox128a1_8h.html#a0d0f1e584bfbaa06c093250c2a2ce19a">04339</a> <span class="preprocessor">#define DMA_CH0TRNIF_bp  0  </span><span class="comment">/* Channel 0 Transaction Complete Interrupt Flag bit position. */</span>
<a name="l04340"></a>04340 
<a name="l04341"></a>04341 
<a name="l04342"></a>04342 <span class="comment">/* DMA.STATUS  bit masks and bit positions */</span>
<a name="l04343"></a><a class="code" href="iox128a1_8h.html#a4547b0ec87f5fd61873624ea92f4b431">04343</a> <span class="preprocessor">#define DMA_CH3BUSY_bm  0x80  </span><span class="comment">/* Channel 3 Block Transfer Busy bit mask. */</span>
<a name="l04344"></a><a class="code" href="iox128a1_8h.html#a1fbb39d6a128cc927b75a67a4f8db493">04344</a> <span class="preprocessor">#define DMA_CH3BUSY_bp  7  </span><span class="comment">/* Channel 3 Block Transfer Busy bit position. */</span>
<a name="l04345"></a>04345 
<a name="l04346"></a><a class="code" href="iox128a1_8h.html#ab1c3a8c771c1744212e3cabda6b359e6">04346</a> <span class="preprocessor">#define DMA_CH2BUSY_bm  0x40  </span><span class="comment">/* Channel 2 Block Transfer Busy bit mask. */</span>
<a name="l04347"></a><a class="code" href="iox128a1_8h.html#a94aa071f9d053cef2981ce2c57c2fcc2">04347</a> <span class="preprocessor">#define DMA_CH2BUSY_bp  6  </span><span class="comment">/* Channel 2 Block Transfer Busy bit position. */</span>
<a name="l04348"></a>04348 
<a name="l04349"></a><a class="code" href="iox128a1_8h.html#a5612be7dfc9e570266ad4e70a8a8690c">04349</a> <span class="preprocessor">#define DMA_CH1BUSY_bm  0x20  </span><span class="comment">/* Channel 1 Block Transfer Busy bit mask. */</span>
<a name="l04350"></a><a class="code" href="iox128a1_8h.html#adbd705b1620d1d0af6b6953d3ccd9ac4">04350</a> <span class="preprocessor">#define DMA_CH1BUSY_bp  5  </span><span class="comment">/* Channel 1 Block Transfer Busy bit position. */</span>
<a name="l04351"></a>04351 
<a name="l04352"></a><a class="code" href="iox128a1_8h.html#a4e49917f774352f2759d653fd2d446e0">04352</a> <span class="preprocessor">#define DMA_CH0BUSY_bm  0x10  </span><span class="comment">/* Channel 0 Block Transfer Busy bit mask. */</span>
<a name="l04353"></a><a class="code" href="iox128a1_8h.html#a8cf9541eb6e67a9aacebf2177151d7b2">04353</a> <span class="preprocessor">#define DMA_CH0BUSY_bp  4  </span><span class="comment">/* Channel 0 Block Transfer Busy bit position. */</span>
<a name="l04354"></a>04354 
<a name="l04355"></a><a class="code" href="iox128a1_8h.html#ab3513c7237be246dfdf5209c303d7718">04355</a> <span class="preprocessor">#define DMA_CH3PEND_bm  0x08  </span><span class="comment">/* Channel 3 Block Transfer Pending bit mask. */</span>
<a name="l04356"></a><a class="code" href="iox128a1_8h.html#a36e2997f569147ee37b874482d55f69f">04356</a> <span class="preprocessor">#define DMA_CH3PEND_bp  3  </span><span class="comment">/* Channel 3 Block Transfer Pending bit position. */</span>
<a name="l04357"></a>04357 
<a name="l04358"></a><a class="code" href="iox128a1_8h.html#a0f52fdb885102bef811f7dcfad2bd391">04358</a> <span class="preprocessor">#define DMA_CH2PEND_bm  0x04  </span><span class="comment">/* Channel 2 Block Transfer Pending bit mask. */</span>
<a name="l04359"></a><a class="code" href="iox128a1_8h.html#ae559be1ef5ca32a37b221c4f3ff5afc3">04359</a> <span class="preprocessor">#define DMA_CH2PEND_bp  2  </span><span class="comment">/* Channel 2 Block Transfer Pending bit position. */</span>
<a name="l04360"></a>04360 
<a name="l04361"></a><a class="code" href="iox128a1_8h.html#a0a985b5abbe9e0e26562a4ace0c2ac28">04361</a> <span class="preprocessor">#define DMA_CH1PEND_bm  0x02  </span><span class="comment">/* Channel 1 Block Transfer Pending bit mask. */</span>
<a name="l04362"></a><a class="code" href="iox128a1_8h.html#ad32df9d4ef8bd21b3e37ec6112c58f10">04362</a> <span class="preprocessor">#define DMA_CH1PEND_bp  1  </span><span class="comment">/* Channel 1 Block Transfer Pending bit position. */</span>
<a name="l04363"></a>04363 
<a name="l04364"></a><a class="code" href="iox128a1_8h.html#a2947f27f2a19bf7747f9f309a368799f">04364</a> <span class="preprocessor">#define DMA_CH0PEND_bm  0x01  </span><span class="comment">/* Channel 0 Block Transfer Pending bit mask. */</span>
<a name="l04365"></a><a class="code" href="iox128a1_8h.html#ad736000f168139fa2c6fe069407c6fde">04365</a> <span class="preprocessor">#define DMA_CH0PEND_bp  0  </span><span class="comment">/* Channel 0 Block Transfer Pending bit position. */</span>
<a name="l04366"></a>04366 
<a name="l04367"></a>04367 
<a name="l04368"></a>04368 <span class="comment">/* EVSYS - Event System */</span>
<a name="l04369"></a>04369 <span class="comment">/* EVSYS.CH0MUX  bit masks and bit positions */</span>
<a name="l04370"></a><a class="code" href="iox128a1_8h.html#a5edb4cd24e76b936462f6bb64228e0d2">04370</a> <span class="preprocessor">#define EVSYS_CHMUX_gm  0xFF  </span><span class="comment">/* Event Channel 0 Multiplexer group mask. */</span>
<a name="l04371"></a><a class="code" href="iox128a1_8h.html#a3342656da16c684e0c9a1ba89129dc8c">04371</a> <span class="preprocessor">#define EVSYS_CHMUX_gp  0  </span><span class="comment">/* Event Channel 0 Multiplexer group position. */</span>
<a name="l04372"></a><a class="code" href="iox128a1_8h.html#a4211a376b0d5ea512eadbd0a0a116483">04372</a> <span class="preprocessor">#define EVSYS_CHMUX0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Event Channel 0 Multiplexer bit 0 mask. */</span>
<a name="l04373"></a><a class="code" href="iox128a1_8h.html#ab9731d6808410ae4c124e50b4c55b1ae">04373</a> <span class="preprocessor">#define EVSYS_CHMUX0_bp  0  </span><span class="comment">/* Event Channel 0 Multiplexer bit 0 position. */</span>
<a name="l04374"></a><a class="code" href="iox128a1_8h.html#a1f74599e59bfcf595fd6ad97b552217b">04374</a> <span class="preprocessor">#define EVSYS_CHMUX1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Event Channel 0 Multiplexer bit 1 mask. */</span>
<a name="l04375"></a><a class="code" href="iox128a1_8h.html#a16a9e709ea4f53ca678857920cddfa8f">04375</a> <span class="preprocessor">#define EVSYS_CHMUX1_bp  1  </span><span class="comment">/* Event Channel 0 Multiplexer bit 1 position. */</span>
<a name="l04376"></a><a class="code" href="iox128a1_8h.html#a262f90479ea257808c29cf4e18cef45f">04376</a> <span class="preprocessor">#define EVSYS_CHMUX2_bm  (1&lt;&lt;2)  </span><span class="comment">/* Event Channel 0 Multiplexer bit 2 mask. */</span>
<a name="l04377"></a><a class="code" href="iox128a1_8h.html#a524510b9bb1deced51dd507955707a1d">04377</a> <span class="preprocessor">#define EVSYS_CHMUX2_bp  2  </span><span class="comment">/* Event Channel 0 Multiplexer bit 2 position. */</span>
<a name="l04378"></a><a class="code" href="iox128a1_8h.html#adf346c01be228d5ebe67e633424b9767">04378</a> <span class="preprocessor">#define EVSYS_CHMUX3_bm  (1&lt;&lt;3)  </span><span class="comment">/* Event Channel 0 Multiplexer bit 3 mask. */</span>
<a name="l04379"></a><a class="code" href="iox128a1_8h.html#a602aa8f583e443e7b2c78e80e54b3a56">04379</a> <span class="preprocessor">#define EVSYS_CHMUX3_bp  3  </span><span class="comment">/* Event Channel 0 Multiplexer bit 3 position. */</span>
<a name="l04380"></a><a class="code" href="iox128a1_8h.html#ab7076e91f87510ccc5da2fa0969ad548">04380</a> <span class="preprocessor">#define EVSYS_CHMUX4_bm  (1&lt;&lt;4)  </span><span class="comment">/* Event Channel 0 Multiplexer bit 4 mask. */</span>
<a name="l04381"></a><a class="code" href="iox128a1_8h.html#a5843eb6b93be7db21ed1829292789509">04381</a> <span class="preprocessor">#define EVSYS_CHMUX4_bp  4  </span><span class="comment">/* Event Channel 0 Multiplexer bit 4 position. */</span>
<a name="l04382"></a><a class="code" href="iox128a1_8h.html#aa6a521efc633dfde1b6a29d90f14f6e9">04382</a> <span class="preprocessor">#define EVSYS_CHMUX5_bm  (1&lt;&lt;5)  </span><span class="comment">/* Event Channel 0 Multiplexer bit 5 mask. */</span>
<a name="l04383"></a><a class="code" href="iox128a1_8h.html#aad9d8af716f6f8fe81a5a963e2f626eb">04383</a> <span class="preprocessor">#define EVSYS_CHMUX5_bp  5  </span><span class="comment">/* Event Channel 0 Multiplexer bit 5 position. */</span>
<a name="l04384"></a><a class="code" href="iox128a1_8h.html#afae971a7dcc0f91293f2a1306a84df1a">04384</a> <span class="preprocessor">#define EVSYS_CHMUX6_bm  (1&lt;&lt;6)  </span><span class="comment">/* Event Channel 0 Multiplexer bit 6 mask. */</span>
<a name="l04385"></a><a class="code" href="iox128a1_8h.html#a64e886357684d2c75e1776d2c1f66a05">04385</a> <span class="preprocessor">#define EVSYS_CHMUX6_bp  6  </span><span class="comment">/* Event Channel 0 Multiplexer bit 6 position. */</span>
<a name="l04386"></a><a class="code" href="iox128a1_8h.html#add2f0039421db1db9d0962ae6b3cc083">04386</a> <span class="preprocessor">#define EVSYS_CHMUX7_bm  (1&lt;&lt;7)  </span><span class="comment">/* Event Channel 0 Multiplexer bit 7 mask. */</span>
<a name="l04387"></a><a class="code" href="iox128a1_8h.html#a977356ecad326bcb3ddd4be2d3290f09">04387</a> <span class="preprocessor">#define EVSYS_CHMUX7_bp  7  </span><span class="comment">/* Event Channel 0 Multiplexer bit 7 position. */</span>
<a name="l04388"></a>04388 
<a name="l04389"></a>04389 
<a name="l04390"></a>04390 <span class="comment">/* EVSYS.CH1MUX  bit masks and bit positions */</span>
<a name="l04391"></a>04391 <span class="comment">/* EVSYS_CHMUX_gm  Predefined. */</span>
<a name="l04392"></a>04392 <span class="comment">/* EVSYS_CHMUX_gp  Predefined. */</span>
<a name="l04393"></a>04393 <span class="comment">/* EVSYS_CHMUX0_bm  Predefined. */</span>
<a name="l04394"></a>04394 <span class="comment">/* EVSYS_CHMUX0_bp  Predefined. */</span>
<a name="l04395"></a>04395 <span class="comment">/* EVSYS_CHMUX1_bm  Predefined. */</span>
<a name="l04396"></a>04396 <span class="comment">/* EVSYS_CHMUX1_bp  Predefined. */</span>
<a name="l04397"></a>04397 <span class="comment">/* EVSYS_CHMUX2_bm  Predefined. */</span>
<a name="l04398"></a>04398 <span class="comment">/* EVSYS_CHMUX2_bp  Predefined. */</span>
<a name="l04399"></a>04399 <span class="comment">/* EVSYS_CHMUX3_bm  Predefined. */</span>
<a name="l04400"></a>04400 <span class="comment">/* EVSYS_CHMUX3_bp  Predefined. */</span>
<a name="l04401"></a>04401 <span class="comment">/* EVSYS_CHMUX4_bm  Predefined. */</span>
<a name="l04402"></a>04402 <span class="comment">/* EVSYS_CHMUX4_bp  Predefined. */</span>
<a name="l04403"></a>04403 <span class="comment">/* EVSYS_CHMUX5_bm  Predefined. */</span>
<a name="l04404"></a>04404 <span class="comment">/* EVSYS_CHMUX5_bp  Predefined. */</span>
<a name="l04405"></a>04405 <span class="comment">/* EVSYS_CHMUX6_bm  Predefined. */</span>
<a name="l04406"></a>04406 <span class="comment">/* EVSYS_CHMUX6_bp  Predefined. */</span>
<a name="l04407"></a>04407 <span class="comment">/* EVSYS_CHMUX7_bm  Predefined. */</span>
<a name="l04408"></a>04408 <span class="comment">/* EVSYS_CHMUX7_bp  Predefined. */</span>
<a name="l04409"></a>04409 
<a name="l04410"></a>04410 
<a name="l04411"></a>04411 <span class="comment">/* EVSYS.CH2MUX  bit masks and bit positions */</span>
<a name="l04412"></a>04412 <span class="comment">/* EVSYS_CHMUX_gm  Predefined. */</span>
<a name="l04413"></a>04413 <span class="comment">/* EVSYS_CHMUX_gp  Predefined. */</span>
<a name="l04414"></a>04414 <span class="comment">/* EVSYS_CHMUX0_bm  Predefined. */</span>
<a name="l04415"></a>04415 <span class="comment">/* EVSYS_CHMUX0_bp  Predefined. */</span>
<a name="l04416"></a>04416 <span class="comment">/* EVSYS_CHMUX1_bm  Predefined. */</span>
<a name="l04417"></a>04417 <span class="comment">/* EVSYS_CHMUX1_bp  Predefined. */</span>
<a name="l04418"></a>04418 <span class="comment">/* EVSYS_CHMUX2_bm  Predefined. */</span>
<a name="l04419"></a>04419 <span class="comment">/* EVSYS_CHMUX2_bp  Predefined. */</span>
<a name="l04420"></a>04420 <span class="comment">/* EVSYS_CHMUX3_bm  Predefined. */</span>
<a name="l04421"></a>04421 <span class="comment">/* EVSYS_CHMUX3_bp  Predefined. */</span>
<a name="l04422"></a>04422 <span class="comment">/* EVSYS_CHMUX4_bm  Predefined. */</span>
<a name="l04423"></a>04423 <span class="comment">/* EVSYS_CHMUX4_bp  Predefined. */</span>
<a name="l04424"></a>04424 <span class="comment">/* EVSYS_CHMUX5_bm  Predefined. */</span>
<a name="l04425"></a>04425 <span class="comment">/* EVSYS_CHMUX5_bp  Predefined. */</span>
<a name="l04426"></a>04426 <span class="comment">/* EVSYS_CHMUX6_bm  Predefined. */</span>
<a name="l04427"></a>04427 <span class="comment">/* EVSYS_CHMUX6_bp  Predefined. */</span>
<a name="l04428"></a>04428 <span class="comment">/* EVSYS_CHMUX7_bm  Predefined. */</span>
<a name="l04429"></a>04429 <span class="comment">/* EVSYS_CHMUX7_bp  Predefined. */</span>
<a name="l04430"></a>04430 
<a name="l04431"></a>04431 
<a name="l04432"></a>04432 <span class="comment">/* EVSYS.CH3MUX  bit masks and bit positions */</span>
<a name="l04433"></a>04433 <span class="comment">/* EVSYS_CHMUX_gm  Predefined. */</span>
<a name="l04434"></a>04434 <span class="comment">/* EVSYS_CHMUX_gp  Predefined. */</span>
<a name="l04435"></a>04435 <span class="comment">/* EVSYS_CHMUX0_bm  Predefined. */</span>
<a name="l04436"></a>04436 <span class="comment">/* EVSYS_CHMUX0_bp  Predefined. */</span>
<a name="l04437"></a>04437 <span class="comment">/* EVSYS_CHMUX1_bm  Predefined. */</span>
<a name="l04438"></a>04438 <span class="comment">/* EVSYS_CHMUX1_bp  Predefined. */</span>
<a name="l04439"></a>04439 <span class="comment">/* EVSYS_CHMUX2_bm  Predefined. */</span>
<a name="l04440"></a>04440 <span class="comment">/* EVSYS_CHMUX2_bp  Predefined. */</span>
<a name="l04441"></a>04441 <span class="comment">/* EVSYS_CHMUX3_bm  Predefined. */</span>
<a name="l04442"></a>04442 <span class="comment">/* EVSYS_CHMUX3_bp  Predefined. */</span>
<a name="l04443"></a>04443 <span class="comment">/* EVSYS_CHMUX4_bm  Predefined. */</span>
<a name="l04444"></a>04444 <span class="comment">/* EVSYS_CHMUX4_bp  Predefined. */</span>
<a name="l04445"></a>04445 <span class="comment">/* EVSYS_CHMUX5_bm  Predefined. */</span>
<a name="l04446"></a>04446 <span class="comment">/* EVSYS_CHMUX5_bp  Predefined. */</span>
<a name="l04447"></a>04447 <span class="comment">/* EVSYS_CHMUX6_bm  Predefined. */</span>
<a name="l04448"></a>04448 <span class="comment">/* EVSYS_CHMUX6_bp  Predefined. */</span>
<a name="l04449"></a>04449 <span class="comment">/* EVSYS_CHMUX7_bm  Predefined. */</span>
<a name="l04450"></a>04450 <span class="comment">/* EVSYS_CHMUX7_bp  Predefined. */</span>
<a name="l04451"></a>04451 
<a name="l04452"></a>04452 
<a name="l04453"></a>04453 <span class="comment">/* EVSYS.CH4MUX  bit masks and bit positions */</span>
<a name="l04454"></a>04454 <span class="comment">/* EVSYS_CHMUX_gm  Predefined. */</span>
<a name="l04455"></a>04455 <span class="comment">/* EVSYS_CHMUX_gp  Predefined. */</span>
<a name="l04456"></a>04456 <span class="comment">/* EVSYS_CHMUX0_bm  Predefined. */</span>
<a name="l04457"></a>04457 <span class="comment">/* EVSYS_CHMUX0_bp  Predefined. */</span>
<a name="l04458"></a>04458 <span class="comment">/* EVSYS_CHMUX1_bm  Predefined. */</span>
<a name="l04459"></a>04459 <span class="comment">/* EVSYS_CHMUX1_bp  Predefined. */</span>
<a name="l04460"></a>04460 <span class="comment">/* EVSYS_CHMUX2_bm  Predefined. */</span>
<a name="l04461"></a>04461 <span class="comment">/* EVSYS_CHMUX2_bp  Predefined. */</span>
<a name="l04462"></a>04462 <span class="comment">/* EVSYS_CHMUX3_bm  Predefined. */</span>
<a name="l04463"></a>04463 <span class="comment">/* EVSYS_CHMUX3_bp  Predefined. */</span>
<a name="l04464"></a>04464 <span class="comment">/* EVSYS_CHMUX4_bm  Predefined. */</span>
<a name="l04465"></a>04465 <span class="comment">/* EVSYS_CHMUX4_bp  Predefined. */</span>
<a name="l04466"></a>04466 <span class="comment">/* EVSYS_CHMUX5_bm  Predefined. */</span>
<a name="l04467"></a>04467 <span class="comment">/* EVSYS_CHMUX5_bp  Predefined. */</span>
<a name="l04468"></a>04468 <span class="comment">/* EVSYS_CHMUX6_bm  Predefined. */</span>
<a name="l04469"></a>04469 <span class="comment">/* EVSYS_CHMUX6_bp  Predefined. */</span>
<a name="l04470"></a>04470 <span class="comment">/* EVSYS_CHMUX7_bm  Predefined. */</span>
<a name="l04471"></a>04471 <span class="comment">/* EVSYS_CHMUX7_bp  Predefined. */</span>
<a name="l04472"></a>04472 
<a name="l04473"></a>04473 
<a name="l04474"></a>04474 <span class="comment">/* EVSYS.CH5MUX  bit masks and bit positions */</span>
<a name="l04475"></a>04475 <span class="comment">/* EVSYS_CHMUX_gm  Predefined. */</span>
<a name="l04476"></a>04476 <span class="comment">/* EVSYS_CHMUX_gp  Predefined. */</span>
<a name="l04477"></a>04477 <span class="comment">/* EVSYS_CHMUX0_bm  Predefined. */</span>
<a name="l04478"></a>04478 <span class="comment">/* EVSYS_CHMUX0_bp  Predefined. */</span>
<a name="l04479"></a>04479 <span class="comment">/* EVSYS_CHMUX1_bm  Predefined. */</span>
<a name="l04480"></a>04480 <span class="comment">/* EVSYS_CHMUX1_bp  Predefined. */</span>
<a name="l04481"></a>04481 <span class="comment">/* EVSYS_CHMUX2_bm  Predefined. */</span>
<a name="l04482"></a>04482 <span class="comment">/* EVSYS_CHMUX2_bp  Predefined. */</span>
<a name="l04483"></a>04483 <span class="comment">/* EVSYS_CHMUX3_bm  Predefined. */</span>
<a name="l04484"></a>04484 <span class="comment">/* EVSYS_CHMUX3_bp  Predefined. */</span>
<a name="l04485"></a>04485 <span class="comment">/* EVSYS_CHMUX4_bm  Predefined. */</span>
<a name="l04486"></a>04486 <span class="comment">/* EVSYS_CHMUX4_bp  Predefined. */</span>
<a name="l04487"></a>04487 <span class="comment">/* EVSYS_CHMUX5_bm  Predefined. */</span>
<a name="l04488"></a>04488 <span class="comment">/* EVSYS_CHMUX5_bp  Predefined. */</span>
<a name="l04489"></a>04489 <span class="comment">/* EVSYS_CHMUX6_bm  Predefined. */</span>
<a name="l04490"></a>04490 <span class="comment">/* EVSYS_CHMUX6_bp  Predefined. */</span>
<a name="l04491"></a>04491 <span class="comment">/* EVSYS_CHMUX7_bm  Predefined. */</span>
<a name="l04492"></a>04492 <span class="comment">/* EVSYS_CHMUX7_bp  Predefined. */</span>
<a name="l04493"></a>04493 
<a name="l04494"></a>04494 
<a name="l04495"></a>04495 <span class="comment">/* EVSYS.CH6MUX  bit masks and bit positions */</span>
<a name="l04496"></a>04496 <span class="comment">/* EVSYS_CHMUX_gm  Predefined. */</span>
<a name="l04497"></a>04497 <span class="comment">/* EVSYS_CHMUX_gp  Predefined. */</span>
<a name="l04498"></a>04498 <span class="comment">/* EVSYS_CHMUX0_bm  Predefined. */</span>
<a name="l04499"></a>04499 <span class="comment">/* EVSYS_CHMUX0_bp  Predefined. */</span>
<a name="l04500"></a>04500 <span class="comment">/* EVSYS_CHMUX1_bm  Predefined. */</span>
<a name="l04501"></a>04501 <span class="comment">/* EVSYS_CHMUX1_bp  Predefined. */</span>
<a name="l04502"></a>04502 <span class="comment">/* EVSYS_CHMUX2_bm  Predefined. */</span>
<a name="l04503"></a>04503 <span class="comment">/* EVSYS_CHMUX2_bp  Predefined. */</span>
<a name="l04504"></a>04504 <span class="comment">/* EVSYS_CHMUX3_bm  Predefined. */</span>
<a name="l04505"></a>04505 <span class="comment">/* EVSYS_CHMUX3_bp  Predefined. */</span>
<a name="l04506"></a>04506 <span class="comment">/* EVSYS_CHMUX4_bm  Predefined. */</span>
<a name="l04507"></a>04507 <span class="comment">/* EVSYS_CHMUX4_bp  Predefined. */</span>
<a name="l04508"></a>04508 <span class="comment">/* EVSYS_CHMUX5_bm  Predefined. */</span>
<a name="l04509"></a>04509 <span class="comment">/* EVSYS_CHMUX5_bp  Predefined. */</span>
<a name="l04510"></a>04510 <span class="comment">/* EVSYS_CHMUX6_bm  Predefined. */</span>
<a name="l04511"></a>04511 <span class="comment">/* EVSYS_CHMUX6_bp  Predefined. */</span>
<a name="l04512"></a>04512 <span class="comment">/* EVSYS_CHMUX7_bm  Predefined. */</span>
<a name="l04513"></a>04513 <span class="comment">/* EVSYS_CHMUX7_bp  Predefined. */</span>
<a name="l04514"></a>04514 
<a name="l04515"></a>04515 
<a name="l04516"></a>04516 <span class="comment">/* EVSYS.CH7MUX  bit masks and bit positions */</span>
<a name="l04517"></a>04517 <span class="comment">/* EVSYS_CHMUX_gm  Predefined. */</span>
<a name="l04518"></a>04518 <span class="comment">/* EVSYS_CHMUX_gp  Predefined. */</span>
<a name="l04519"></a>04519 <span class="comment">/* EVSYS_CHMUX0_bm  Predefined. */</span>
<a name="l04520"></a>04520 <span class="comment">/* EVSYS_CHMUX0_bp  Predefined. */</span>
<a name="l04521"></a>04521 <span class="comment">/* EVSYS_CHMUX1_bm  Predefined. */</span>
<a name="l04522"></a>04522 <span class="comment">/* EVSYS_CHMUX1_bp  Predefined. */</span>
<a name="l04523"></a>04523 <span class="comment">/* EVSYS_CHMUX2_bm  Predefined. */</span>
<a name="l04524"></a>04524 <span class="comment">/* EVSYS_CHMUX2_bp  Predefined. */</span>
<a name="l04525"></a>04525 <span class="comment">/* EVSYS_CHMUX3_bm  Predefined. */</span>
<a name="l04526"></a>04526 <span class="comment">/* EVSYS_CHMUX3_bp  Predefined. */</span>
<a name="l04527"></a>04527 <span class="comment">/* EVSYS_CHMUX4_bm  Predefined. */</span>
<a name="l04528"></a>04528 <span class="comment">/* EVSYS_CHMUX4_bp  Predefined. */</span>
<a name="l04529"></a>04529 <span class="comment">/* EVSYS_CHMUX5_bm  Predefined. */</span>
<a name="l04530"></a>04530 <span class="comment">/* EVSYS_CHMUX5_bp  Predefined. */</span>
<a name="l04531"></a>04531 <span class="comment">/* EVSYS_CHMUX6_bm  Predefined. */</span>
<a name="l04532"></a>04532 <span class="comment">/* EVSYS_CHMUX6_bp  Predefined. */</span>
<a name="l04533"></a>04533 <span class="comment">/* EVSYS_CHMUX7_bm  Predefined. */</span>
<a name="l04534"></a>04534 <span class="comment">/* EVSYS_CHMUX7_bp  Predefined. */</span>
<a name="l04535"></a>04535 
<a name="l04536"></a>04536 
<a name="l04537"></a>04537 <span class="comment">/* EVSYS.CH0CTRL  bit masks and bit positions */</span>
<a name="l04538"></a><a class="code" href="iox128a1_8h.html#ab65b0731d0d11134718d92aa7c7afc53">04538</a> <span class="preprocessor">#define EVSYS_QDIRM_gm  0x60  </span><span class="comment">/* Quadrature Decoder Index Recognition Mode group mask. */</span>
<a name="l04539"></a><a class="code" href="iox128a1_8h.html#ae418108965469703df842bb253d295b6">04539</a> <span class="preprocessor">#define EVSYS_QDIRM_gp  5  </span><span class="comment">/* Quadrature Decoder Index Recognition Mode group position. */</span>
<a name="l04540"></a><a class="code" href="iox128a1_8h.html#a29b0ea6de97e39ff545988ac094e63aa">04540</a> <span class="preprocessor">#define EVSYS_QDIRM0_bm  (1&lt;&lt;5)  </span><span class="comment">/* Quadrature Decoder Index Recognition Mode bit 0 mask. */</span>
<a name="l04541"></a><a class="code" href="iox128a1_8h.html#a8377f73918854ca565bf295702e0806d">04541</a> <span class="preprocessor">#define EVSYS_QDIRM0_bp  5  </span><span class="comment">/* Quadrature Decoder Index Recognition Mode bit 0 position. */</span>
<a name="l04542"></a><a class="code" href="iox128a1_8h.html#aae98099924a1a78c14535204c0e6184c">04542</a> <span class="preprocessor">#define EVSYS_QDIRM1_bm  (1&lt;&lt;6)  </span><span class="comment">/* Quadrature Decoder Index Recognition Mode bit 1 mask. */</span>
<a name="l04543"></a><a class="code" href="iox128a1_8h.html#a6c3384fea15bfaf7eb4faecec9bf40e9">04543</a> <span class="preprocessor">#define EVSYS_QDIRM1_bp  6  </span><span class="comment">/* Quadrature Decoder Index Recognition Mode bit 1 position. */</span>
<a name="l04544"></a>04544 
<a name="l04545"></a><a class="code" href="iox128a1_8h.html#a6c764882b436aa91ea5be4fe383b25cc">04545</a> <span class="preprocessor">#define EVSYS_QDIEN_bm  0x10  </span><span class="comment">/* Quadrature Decoder Index Enable bit mask. */</span>
<a name="l04546"></a><a class="code" href="iox128a1_8h.html#a98941c19cae7e709c4923f56882f18d3">04546</a> <span class="preprocessor">#define EVSYS_QDIEN_bp  4  </span><span class="comment">/* Quadrature Decoder Index Enable bit position. */</span>
<a name="l04547"></a>04547 
<a name="l04548"></a><a class="code" href="iox128a1_8h.html#ab835a74e9e6c7b850dff6bfce4d533b8">04548</a> <span class="preprocessor">#define EVSYS_QDEN_bm  0x08  </span><span class="comment">/* Quadrature Decoder Enable bit mask. */</span>
<a name="l04549"></a><a class="code" href="iox128a1_8h.html#aea7bd98e2f32f3ef17851df39f3259b1">04549</a> <span class="preprocessor">#define EVSYS_QDEN_bp  3  </span><span class="comment">/* Quadrature Decoder Enable bit position. */</span>
<a name="l04550"></a>04550 
<a name="l04551"></a><a class="code" href="iox128a1_8h.html#a4544f8b20db489afa63bf24dde7903d2">04551</a> <span class="preprocessor">#define EVSYS_DIGFILT_gm  0x07  </span><span class="comment">/* Digital Filter group mask. */</span>
<a name="l04552"></a><a class="code" href="iox128a1_8h.html#a35e4e15d9ff43671d2b5c82aca5c68d0">04552</a> <span class="preprocessor">#define EVSYS_DIGFILT_gp  0  </span><span class="comment">/* Digital Filter group position. */</span>
<a name="l04553"></a><a class="code" href="iox128a1_8h.html#ab25b202d94a109c57fa66f8fa6fc7794">04553</a> <span class="preprocessor">#define EVSYS_DIGFILT0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Digital Filter bit 0 mask. */</span>
<a name="l04554"></a><a class="code" href="iox128a1_8h.html#a4078ec3929edddec1cacb552229e8ef4">04554</a> <span class="preprocessor">#define EVSYS_DIGFILT0_bp  0  </span><span class="comment">/* Digital Filter bit 0 position. */</span>
<a name="l04555"></a><a class="code" href="iox128a1_8h.html#ae348214d57a9b340c0863708b53dfe34">04555</a> <span class="preprocessor">#define EVSYS_DIGFILT1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Digital Filter bit 1 mask. */</span>
<a name="l04556"></a><a class="code" href="iox128a1_8h.html#a1ca31b79aa829f96d96dbefaeaa07258">04556</a> <span class="preprocessor">#define EVSYS_DIGFILT1_bp  1  </span><span class="comment">/* Digital Filter bit 1 position. */</span>
<a name="l04557"></a><a class="code" href="iox128a1_8h.html#a617a54cb84cbb77e7f862d830b08935d">04557</a> <span class="preprocessor">#define EVSYS_DIGFILT2_bm  (1&lt;&lt;2)  </span><span class="comment">/* Digital Filter bit 2 mask. */</span>
<a name="l04558"></a><a class="code" href="iox128a1_8h.html#a4f79d7c730454c3614ffeac1b1ebe24c">04558</a> <span class="preprocessor">#define EVSYS_DIGFILT2_bp  2  </span><span class="comment">/* Digital Filter bit 2 position. */</span>
<a name="l04559"></a>04559 
<a name="l04560"></a>04560 
<a name="l04561"></a>04561 <span class="comment">/* EVSYS.CH1CTRL  bit masks and bit positions */</span>
<a name="l04562"></a>04562 <span class="comment">/* EVSYS_DIGFILT_gm  Predefined. */</span>
<a name="l04563"></a>04563 <span class="comment">/* EVSYS_DIGFILT_gp  Predefined. */</span>
<a name="l04564"></a>04564 <span class="comment">/* EVSYS_DIGFILT0_bm  Predefined. */</span>
<a name="l04565"></a>04565 <span class="comment">/* EVSYS_DIGFILT0_bp  Predefined. */</span>
<a name="l04566"></a>04566 <span class="comment">/* EVSYS_DIGFILT1_bm  Predefined. */</span>
<a name="l04567"></a>04567 <span class="comment">/* EVSYS_DIGFILT1_bp  Predefined. */</span>
<a name="l04568"></a>04568 <span class="comment">/* EVSYS_DIGFILT2_bm  Predefined. */</span>
<a name="l04569"></a>04569 <span class="comment">/* EVSYS_DIGFILT2_bp  Predefined. */</span>
<a name="l04570"></a>04570 
<a name="l04571"></a>04571 
<a name="l04572"></a>04572 <span class="comment">/* EVSYS.CH2CTRL  bit masks and bit positions */</span>
<a name="l04573"></a>04573 <span class="comment">/* EVSYS_QDIRM_gm  Predefined. */</span>
<a name="l04574"></a>04574 <span class="comment">/* EVSYS_QDIRM_gp  Predefined. */</span>
<a name="l04575"></a>04575 <span class="comment">/* EVSYS_QDIRM0_bm  Predefined. */</span>
<a name="l04576"></a>04576 <span class="comment">/* EVSYS_QDIRM0_bp  Predefined. */</span>
<a name="l04577"></a>04577 <span class="comment">/* EVSYS_QDIRM1_bm  Predefined. */</span>
<a name="l04578"></a>04578 <span class="comment">/* EVSYS_QDIRM1_bp  Predefined. */</span>
<a name="l04579"></a>04579 
<a name="l04580"></a>04580 <span class="comment">/* EVSYS_QDIEN_bm  Predefined. */</span>
<a name="l04581"></a>04581 <span class="comment">/* EVSYS_QDIEN_bp  Predefined. */</span>
<a name="l04582"></a>04582 
<a name="l04583"></a>04583 <span class="comment">/* EVSYS_QDEN_bm  Predefined. */</span>
<a name="l04584"></a>04584 <span class="comment">/* EVSYS_QDEN_bp  Predefined. */</span>
<a name="l04585"></a>04585 
<a name="l04586"></a>04586 <span class="comment">/* EVSYS_DIGFILT_gm  Predefined. */</span>
<a name="l04587"></a>04587 <span class="comment">/* EVSYS_DIGFILT_gp  Predefined. */</span>
<a name="l04588"></a>04588 <span class="comment">/* EVSYS_DIGFILT0_bm  Predefined. */</span>
<a name="l04589"></a>04589 <span class="comment">/* EVSYS_DIGFILT0_bp  Predefined. */</span>
<a name="l04590"></a>04590 <span class="comment">/* EVSYS_DIGFILT1_bm  Predefined. */</span>
<a name="l04591"></a>04591 <span class="comment">/* EVSYS_DIGFILT1_bp  Predefined. */</span>
<a name="l04592"></a>04592 <span class="comment">/* EVSYS_DIGFILT2_bm  Predefined. */</span>
<a name="l04593"></a>04593 <span class="comment">/* EVSYS_DIGFILT2_bp  Predefined. */</span>
<a name="l04594"></a>04594 
<a name="l04595"></a>04595 
<a name="l04596"></a>04596 <span class="comment">/* EVSYS.CH3CTRL  bit masks and bit positions */</span>
<a name="l04597"></a>04597 <span class="comment">/* EVSYS_DIGFILT_gm  Predefined. */</span>
<a name="l04598"></a>04598 <span class="comment">/* EVSYS_DIGFILT_gp  Predefined. */</span>
<a name="l04599"></a>04599 <span class="comment">/* EVSYS_DIGFILT0_bm  Predefined. */</span>
<a name="l04600"></a>04600 <span class="comment">/* EVSYS_DIGFILT0_bp  Predefined. */</span>
<a name="l04601"></a>04601 <span class="comment">/* EVSYS_DIGFILT1_bm  Predefined. */</span>
<a name="l04602"></a>04602 <span class="comment">/* EVSYS_DIGFILT1_bp  Predefined. */</span>
<a name="l04603"></a>04603 <span class="comment">/* EVSYS_DIGFILT2_bm  Predefined. */</span>
<a name="l04604"></a>04604 <span class="comment">/* EVSYS_DIGFILT2_bp  Predefined. */</span>
<a name="l04605"></a>04605 
<a name="l04606"></a>04606 
<a name="l04607"></a>04607 <span class="comment">/* EVSYS.CH4CTRL  bit masks and bit positions */</span>
<a name="l04608"></a>04608 <span class="comment">/* EVSYS_QDIRM_gm  Predefined. */</span>
<a name="l04609"></a>04609 <span class="comment">/* EVSYS_QDIRM_gp  Predefined. */</span>
<a name="l04610"></a>04610 <span class="comment">/* EVSYS_QDIRM0_bm  Predefined. */</span>
<a name="l04611"></a>04611 <span class="comment">/* EVSYS_QDIRM0_bp  Predefined. */</span>
<a name="l04612"></a>04612 <span class="comment">/* EVSYS_QDIRM1_bm  Predefined. */</span>
<a name="l04613"></a>04613 <span class="comment">/* EVSYS_QDIRM1_bp  Predefined. */</span>
<a name="l04614"></a>04614 
<a name="l04615"></a>04615 <span class="comment">/* EVSYS_QDIEN_bm  Predefined. */</span>
<a name="l04616"></a>04616 <span class="comment">/* EVSYS_QDIEN_bp  Predefined. */</span>
<a name="l04617"></a>04617 
<a name="l04618"></a>04618 <span class="comment">/* EVSYS_QDEN_bm  Predefined. */</span>
<a name="l04619"></a>04619 <span class="comment">/* EVSYS_QDEN_bp  Predefined. */</span>
<a name="l04620"></a>04620 
<a name="l04621"></a>04621 <span class="comment">/* EVSYS_DIGFILT_gm  Predefined. */</span>
<a name="l04622"></a>04622 <span class="comment">/* EVSYS_DIGFILT_gp  Predefined. */</span>
<a name="l04623"></a>04623 <span class="comment">/* EVSYS_DIGFILT0_bm  Predefined. */</span>
<a name="l04624"></a>04624 <span class="comment">/* EVSYS_DIGFILT0_bp  Predefined. */</span>
<a name="l04625"></a>04625 <span class="comment">/* EVSYS_DIGFILT1_bm  Predefined. */</span>
<a name="l04626"></a>04626 <span class="comment">/* EVSYS_DIGFILT1_bp  Predefined. */</span>
<a name="l04627"></a>04627 <span class="comment">/* EVSYS_DIGFILT2_bm  Predefined. */</span>
<a name="l04628"></a>04628 <span class="comment">/* EVSYS_DIGFILT2_bp  Predefined. */</span>
<a name="l04629"></a>04629 
<a name="l04630"></a>04630 
<a name="l04631"></a>04631 <span class="comment">/* EVSYS.CH5CTRL  bit masks and bit positions */</span>
<a name="l04632"></a>04632 <span class="comment">/* EVSYS_DIGFILT_gm  Predefined. */</span>
<a name="l04633"></a>04633 <span class="comment">/* EVSYS_DIGFILT_gp  Predefined. */</span>
<a name="l04634"></a>04634 <span class="comment">/* EVSYS_DIGFILT0_bm  Predefined. */</span>
<a name="l04635"></a>04635 <span class="comment">/* EVSYS_DIGFILT0_bp  Predefined. */</span>
<a name="l04636"></a>04636 <span class="comment">/* EVSYS_DIGFILT1_bm  Predefined. */</span>
<a name="l04637"></a>04637 <span class="comment">/* EVSYS_DIGFILT1_bp  Predefined. */</span>
<a name="l04638"></a>04638 <span class="comment">/* EVSYS_DIGFILT2_bm  Predefined. */</span>
<a name="l04639"></a>04639 <span class="comment">/* EVSYS_DIGFILT2_bp  Predefined. */</span>
<a name="l04640"></a>04640 
<a name="l04641"></a>04641 
<a name="l04642"></a>04642 <span class="comment">/* EVSYS.CH6CTRL  bit masks and bit positions */</span>
<a name="l04643"></a>04643 <span class="comment">/* EVSYS_DIGFILT_gm  Predefined. */</span>
<a name="l04644"></a>04644 <span class="comment">/* EVSYS_DIGFILT_gp  Predefined. */</span>
<a name="l04645"></a>04645 <span class="comment">/* EVSYS_DIGFILT0_bm  Predefined. */</span>
<a name="l04646"></a>04646 <span class="comment">/* EVSYS_DIGFILT0_bp  Predefined. */</span>
<a name="l04647"></a>04647 <span class="comment">/* EVSYS_DIGFILT1_bm  Predefined. */</span>
<a name="l04648"></a>04648 <span class="comment">/* EVSYS_DIGFILT1_bp  Predefined. */</span>
<a name="l04649"></a>04649 <span class="comment">/* EVSYS_DIGFILT2_bm  Predefined. */</span>
<a name="l04650"></a>04650 <span class="comment">/* EVSYS_DIGFILT2_bp  Predefined. */</span>
<a name="l04651"></a>04651 
<a name="l04652"></a>04652 
<a name="l04653"></a>04653 <span class="comment">/* EVSYS.CH7CTRL  bit masks and bit positions */</span>
<a name="l04654"></a>04654 <span class="comment">/* EVSYS_DIGFILT_gm  Predefined. */</span>
<a name="l04655"></a>04655 <span class="comment">/* EVSYS_DIGFILT_gp  Predefined. */</span>
<a name="l04656"></a>04656 <span class="comment">/* EVSYS_DIGFILT0_bm  Predefined. */</span>
<a name="l04657"></a>04657 <span class="comment">/* EVSYS_DIGFILT0_bp  Predefined. */</span>
<a name="l04658"></a>04658 <span class="comment">/* EVSYS_DIGFILT1_bm  Predefined. */</span>
<a name="l04659"></a>04659 <span class="comment">/* EVSYS_DIGFILT1_bp  Predefined. */</span>
<a name="l04660"></a>04660 <span class="comment">/* EVSYS_DIGFILT2_bm  Predefined. */</span>
<a name="l04661"></a>04661 <span class="comment">/* EVSYS_DIGFILT2_bp  Predefined. */</span>
<a name="l04662"></a>04662 
<a name="l04663"></a>04663 
<a name="l04664"></a>04664 <span class="comment">/* NVM - Non Volatile Memory Controller */</span>
<a name="l04665"></a>04665 <span class="comment">/* NVM.CMD  bit masks and bit positions */</span>
<a name="l04666"></a><a class="code" href="iox128a1_8h.html#a1e4b81e1959e0bf6d38ac761d3bbf0ff">04666</a> <span class="preprocessor">#define NVM_CMD_gm  0xFF  </span><span class="comment">/* Command group mask. */</span>
<a name="l04667"></a><a class="code" href="iox128a1_8h.html#a7e8c493e532afdc407b5e259d130199b">04667</a> <span class="preprocessor">#define NVM_CMD_gp  0  </span><span class="comment">/* Command group position. */</span>
<a name="l04668"></a><a class="code" href="iox128a1_8h.html#ac08db75ab0b8356794879e336161cea4">04668</a> <span class="preprocessor">#define NVM_CMD0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Command bit 0 mask. */</span>
<a name="l04669"></a><a class="code" href="iox128a1_8h.html#a776535c00bafce45643d59887605f847">04669</a> <span class="preprocessor">#define NVM_CMD0_bp  0  </span><span class="comment">/* Command bit 0 position. */</span>
<a name="l04670"></a><a class="code" href="iox128a1_8h.html#a20be75e18b71354dc6a1cbff2463804f">04670</a> <span class="preprocessor">#define NVM_CMD1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Command bit 1 mask. */</span>
<a name="l04671"></a><a class="code" href="iox128a1_8h.html#ab27c6f3a1a17ae0c283376b2ab59fa11">04671</a> <span class="preprocessor">#define NVM_CMD1_bp  1  </span><span class="comment">/* Command bit 1 position. */</span>
<a name="l04672"></a><a class="code" href="iox128a1_8h.html#a7796b4b3eec6db08164cb91786569556">04672</a> <span class="preprocessor">#define NVM_CMD2_bm  (1&lt;&lt;2)  </span><span class="comment">/* Command bit 2 mask. */</span>
<a name="l04673"></a><a class="code" href="iox128a1_8h.html#a1948fdf073f5c9c01f4c60477139aab6">04673</a> <span class="preprocessor">#define NVM_CMD2_bp  2  </span><span class="comment">/* Command bit 2 position. */</span>
<a name="l04674"></a><a class="code" href="iox128a1_8h.html#ae0cb1c7be665826933e3a3d9fdbe1af1">04674</a> <span class="preprocessor">#define NVM_CMD3_bm  (1&lt;&lt;3)  </span><span class="comment">/* Command bit 3 mask. */</span>
<a name="l04675"></a><a class="code" href="iox128a1_8h.html#a15701ad8080fb1ce3742fd16e24274ac">04675</a> <span class="preprocessor">#define NVM_CMD3_bp  3  </span><span class="comment">/* Command bit 3 position. */</span>
<a name="l04676"></a><a class="code" href="iox128a1_8h.html#a1ad2185ed7c355e7b5d72ee2e075706f">04676</a> <span class="preprocessor">#define NVM_CMD4_bm  (1&lt;&lt;4)  </span><span class="comment">/* Command bit 4 mask. */</span>
<a name="l04677"></a><a class="code" href="iox128a1_8h.html#aa96a565a6912c34158f3dea7f208d51a">04677</a> <span class="preprocessor">#define NVM_CMD4_bp  4  </span><span class="comment">/* Command bit 4 position. */</span>
<a name="l04678"></a><a class="code" href="iox128a1_8h.html#aaa289015451be6ebaa9f4450c427493d">04678</a> <span class="preprocessor">#define NVM_CMD5_bm  (1&lt;&lt;5)  </span><span class="comment">/* Command bit 5 mask. */</span>
<a name="l04679"></a><a class="code" href="iox128a1_8h.html#a75c56424ce7480b970fe41834f32db2f">04679</a> <span class="preprocessor">#define NVM_CMD5_bp  5  </span><span class="comment">/* Command bit 5 position. */</span>
<a name="l04680"></a><a class="code" href="iox128a1_8h.html#ade968a744010fa184f04c0497d733bc8">04680</a> <span class="preprocessor">#define NVM_CMD6_bm  (1&lt;&lt;6)  </span><span class="comment">/* Command bit 6 mask. */</span>
<a name="l04681"></a><a class="code" href="iox128a1_8h.html#a307d81d1a1a9ba698a4988a99b92880f">04681</a> <span class="preprocessor">#define NVM_CMD6_bp  6  </span><span class="comment">/* Command bit 6 position. */</span>
<a name="l04682"></a><a class="code" href="iox128a1_8h.html#a5d50ca48bbb9e97bacff7f9164ff11d1">04682</a> <span class="preprocessor">#define NVM_CMD7_bm  (1&lt;&lt;7)  </span><span class="comment">/* Command bit 7 mask. */</span>
<a name="l04683"></a><a class="code" href="iox128a1_8h.html#a2f43684434aae006435359176931fe4f">04683</a> <span class="preprocessor">#define NVM_CMD7_bp  7  </span><span class="comment">/* Command bit 7 position. */</span>
<a name="l04684"></a>04684 
<a name="l04685"></a>04685 
<a name="l04686"></a>04686 <span class="comment">/* NVM.CTRLA  bit masks and bit positions */</span>
<a name="l04687"></a><a class="code" href="iox128a1_8h.html#a55f48a29c7abc17dbf625f2d94c0ee75">04687</a> <span class="preprocessor">#define NVM_CMDEX_bm  0x01  </span><span class="comment">/* Command Execute bit mask. */</span>
<a name="l04688"></a><a class="code" href="iox128a1_8h.html#abeaffb0c3f3d55a36d6d0a8474d2fb49">04688</a> <span class="preprocessor">#define NVM_CMDEX_bp  0  </span><span class="comment">/* Command Execute bit position. */</span>
<a name="l04689"></a>04689 
<a name="l04690"></a>04690 
<a name="l04691"></a>04691 <span class="comment">/* NVM.CTRLB  bit masks and bit positions */</span>
<a name="l04692"></a><a class="code" href="iox128a1_8h.html#a2848c3d9e71aa077ac14aec7fe72649e">04692</a> <span class="preprocessor">#define NVM_EEMAPEN_bm  0x08  </span><span class="comment">/* EEPROM Mapping Enable bit mask. */</span>
<a name="l04693"></a><a class="code" href="iox128a1_8h.html#ae65c0bf4f632d9dfcb5d1c2b0e039a7f">04693</a> <span class="preprocessor">#define NVM_EEMAPEN_bp  3  </span><span class="comment">/* EEPROM Mapping Enable bit position. */</span>
<a name="l04694"></a>04694 
<a name="l04695"></a><a class="code" href="iox128a1_8h.html#a4d7ca28c1afbbb7c0fab3873c6d6ac1e">04695</a> <span class="preprocessor">#define NVM_FPRM_bm  0x04  </span><span class="comment">/* Flash Power Reduction Enable bit mask. */</span>
<a name="l04696"></a><a class="code" href="iox128a1_8h.html#a29c762ec98b8cfb29e08abf14bcd4a08">04696</a> <span class="preprocessor">#define NVM_FPRM_bp  2  </span><span class="comment">/* Flash Power Reduction Enable bit position. */</span>
<a name="l04697"></a>04697 
<a name="l04698"></a><a class="code" href="iox128a1_8h.html#af2e4908918422130a2c7a1ca29255577">04698</a> <span class="preprocessor">#define NVM_EPRM_bm  0x02  </span><span class="comment">/* EEPROM Power Reduction Enable bit mask. */</span>
<a name="l04699"></a><a class="code" href="iox128a1_8h.html#acb468adad271d3f05cacec58df752c96">04699</a> <span class="preprocessor">#define NVM_EPRM_bp  1  </span><span class="comment">/* EEPROM Power Reduction Enable bit position. */</span>
<a name="l04700"></a>04700 
<a name="l04701"></a><a class="code" href="iox128a1_8h.html#a929330cb46eac2bbe6903197d6404771">04701</a> <span class="preprocessor">#define NVM_SPMLOCK_bm  0x01  </span><span class="comment">/* SPM Lock bit mask. */</span>
<a name="l04702"></a><a class="code" href="iox128a1_8h.html#a6a85eda45f71d203824201fa56fa8e41">04702</a> <span class="preprocessor">#define NVM_SPMLOCK_bp  0  </span><span class="comment">/* SPM Lock bit position. */</span>
<a name="l04703"></a>04703 
<a name="l04704"></a>04704 
<a name="l04705"></a>04705 <span class="comment">/* NVM.INTCTRL  bit masks and bit positions */</span>
<a name="l04706"></a><a class="code" href="iox128a1_8h.html#a8f0e6d7893b552c07124c35ff4758320">04706</a> <span class="preprocessor">#define NVM_SPMLVL_gm  0x0C  </span><span class="comment">/* SPM Interrupt Level group mask. */</span>
<a name="l04707"></a><a class="code" href="iox128a1_8h.html#af449b7cb42a119543e2d659f325a5727">04707</a> <span class="preprocessor">#define NVM_SPMLVL_gp  2  </span><span class="comment">/* SPM Interrupt Level group position. */</span>
<a name="l04708"></a><a class="code" href="iox128a1_8h.html#aa2fff855a4fffa1e88e0a0ee250f32ae">04708</a> <span class="preprocessor">#define NVM_SPMLVL0_bm  (1&lt;&lt;2)  </span><span class="comment">/* SPM Interrupt Level bit 0 mask. */</span>
<a name="l04709"></a><a class="code" href="iox128a1_8h.html#aeb9f8542436d41f3b9716642bc8faeb9">04709</a> <span class="preprocessor">#define NVM_SPMLVL0_bp  2  </span><span class="comment">/* SPM Interrupt Level bit 0 position. */</span>
<a name="l04710"></a><a class="code" href="iox128a1_8h.html#afe8d5adc92cc1e78500085c91361c046">04710</a> <span class="preprocessor">#define NVM_SPMLVL1_bm  (1&lt;&lt;3)  </span><span class="comment">/* SPM Interrupt Level bit 1 mask. */</span>
<a name="l04711"></a><a class="code" href="iox128a1_8h.html#a9a6d9f412ec89136c26d442b870186ca">04711</a> <span class="preprocessor">#define NVM_SPMLVL1_bp  3  </span><span class="comment">/* SPM Interrupt Level bit 1 position. */</span>
<a name="l04712"></a>04712 
<a name="l04713"></a><a class="code" href="iox128a1_8h.html#ad58724b7dd9d4c12e8e6eac14bec05a1">04713</a> <span class="preprocessor">#define NVM_EELVL_gm  0x03  </span><span class="comment">/* EEPROM Interrupt Level group mask. */</span>
<a name="l04714"></a><a class="code" href="iox128a1_8h.html#a75a4eccd01878e1bb2cb5576eeb20546">04714</a> <span class="preprocessor">#define NVM_EELVL_gp  0  </span><span class="comment">/* EEPROM Interrupt Level group position. */</span>
<a name="l04715"></a><a class="code" href="iox128a1_8h.html#a242202e2e8b0cd109c62885f7fbc76ee">04715</a> <span class="preprocessor">#define NVM_EELVL0_bm  (1&lt;&lt;0)  </span><span class="comment">/* EEPROM Interrupt Level bit 0 mask. */</span>
<a name="l04716"></a><a class="code" href="iox128a1_8h.html#a8cc58490e32c1ab6f68ca43652db7d1c">04716</a> <span class="preprocessor">#define NVM_EELVL0_bp  0  </span><span class="comment">/* EEPROM Interrupt Level bit 0 position. */</span>
<a name="l04717"></a><a class="code" href="iox128a1_8h.html#a6d0377aae1ed892404b71a60b3c4d6b6">04717</a> <span class="preprocessor">#define NVM_EELVL1_bm  (1&lt;&lt;1)  </span><span class="comment">/* EEPROM Interrupt Level bit 1 mask. */</span>
<a name="l04718"></a><a class="code" href="iox128a1_8h.html#ab544da23f7346a88226fd1fad7ebd179">04718</a> <span class="preprocessor">#define NVM_EELVL1_bp  1  </span><span class="comment">/* EEPROM Interrupt Level bit 1 position. */</span>
<a name="l04719"></a>04719 
<a name="l04720"></a>04720 
<a name="l04721"></a>04721 <span class="comment">/* NVM.STATUS  bit masks and bit positions */</span>
<a name="l04722"></a><a class="code" href="iox128a1_8h.html#a3acaae481ef65a497d159010a75ca6cd">04722</a> <span class="preprocessor">#define NVM_NVMBUSY_bm  0x80  </span><span class="comment">/* Non-volatile Memory Busy bit mask. */</span>
<a name="l04723"></a><a class="code" href="iox128a1_8h.html#ae1023a7721e8831e829e638868eb0922">04723</a> <span class="preprocessor">#define NVM_NVMBUSY_bp  7  </span><span class="comment">/* Non-volatile Memory Busy bit position. */</span>
<a name="l04724"></a>04724 
<a name="l04725"></a><a class="code" href="iox128a1_8h.html#a90316b70db0e77ef4e5f0c0f9ed3b637">04725</a> <span class="preprocessor">#define NVM_FBUSY_bm  0x40  </span><span class="comment">/* Flash Memory Busy bit mask. */</span>
<a name="l04726"></a><a class="code" href="iox128a1_8h.html#ad7f9b2fef4a422ce834561d4c5f70094">04726</a> <span class="preprocessor">#define NVM_FBUSY_bp  6  </span><span class="comment">/* Flash Memory Busy bit position. */</span>
<a name="l04727"></a>04727 
<a name="l04728"></a><a class="code" href="iox128a1_8h.html#a6c4c873ca8e600dbc40064c788f7c2e7">04728</a> <span class="preprocessor">#define NVM_EELOAD_bm  0x02  </span><span class="comment">/* EEPROM Page Buffer Active Loading bit mask. */</span>
<a name="l04729"></a><a class="code" href="iox128a1_8h.html#a8fb220b0eb8843be0b64c964eb0ea1be">04729</a> <span class="preprocessor">#define NVM_EELOAD_bp  1  </span><span class="comment">/* EEPROM Page Buffer Active Loading bit position. */</span>
<a name="l04730"></a>04730 
<a name="l04731"></a><a class="code" href="iox128a1_8h.html#a29bf07579855992a19c29b02bd8f5fa3">04731</a> <span class="preprocessor">#define NVM_FLOAD_bm  0x01  </span><span class="comment">/* Flash Page Buffer Active Loading bit mask. */</span>
<a name="l04732"></a><a class="code" href="iox128a1_8h.html#a7cbb1f0171bb759f3d9e887cd3af2647">04732</a> <span class="preprocessor">#define NVM_FLOAD_bp  0  </span><span class="comment">/* Flash Page Buffer Active Loading bit position. */</span>
<a name="l04733"></a>04733 
<a name="l04734"></a>04734 
<a name="l04735"></a>04735 <span class="comment">/* NVM.LOCKBITS  bit masks and bit positions */</span>
<a name="l04736"></a><a class="code" href="iox128a1_8h.html#a67b5c651a0239ba6d665731cff7caee2">04736</a> <span class="preprocessor">#define NVM_BLBB_gm  0xC0  </span><span class="comment">/* Boot Lock Bits - Boot Section group mask. */</span>
<a name="l04737"></a><a class="code" href="iox128a1_8h.html#a7513e137f100bd0142fa278cef60d8b2">04737</a> <span class="preprocessor">#define NVM_BLBB_gp  6  </span><span class="comment">/* Boot Lock Bits - Boot Section group position. */</span>
<a name="l04738"></a><a class="code" href="iox128a1_8h.html#a4de355258645d449921bbeba3a86704d">04738</a> <span class="preprocessor">#define NVM_BLBB0_bm  (1&lt;&lt;6)  </span><span class="comment">/* Boot Lock Bits - Boot Section bit 0 mask. */</span>
<a name="l04739"></a><a class="code" href="iox128a1_8h.html#aef50bc221ee74b70c6edc51f9adefa80">04739</a> <span class="preprocessor">#define NVM_BLBB0_bp  6  </span><span class="comment">/* Boot Lock Bits - Boot Section bit 0 position. */</span>
<a name="l04740"></a><a class="code" href="iox128a1_8h.html#a92c6548dcfe264347ae3643c39579225">04740</a> <span class="preprocessor">#define NVM_BLBB1_bm  (1&lt;&lt;7)  </span><span class="comment">/* Boot Lock Bits - Boot Section bit 1 mask. */</span>
<a name="l04741"></a><a class="code" href="iox128a1_8h.html#a1711a787d4abbbc956da3e61637073de">04741</a> <span class="preprocessor">#define NVM_BLBB1_bp  7  </span><span class="comment">/* Boot Lock Bits - Boot Section bit 1 position. */</span>
<a name="l04742"></a>04742 
<a name="l04743"></a><a class="code" href="iox128a1_8h.html#ae153650e13ec025f10e433547823db0c">04743</a> <span class="preprocessor">#define NVM_BLBA_gm  0x30  </span><span class="comment">/* Boot Lock Bits - Application Section group mask. */</span>
<a name="l04744"></a><a class="code" href="iox128a1_8h.html#a7cb36bece8d643ed7f75f5e58b16133c">04744</a> <span class="preprocessor">#define NVM_BLBA_gp  4  </span><span class="comment">/* Boot Lock Bits - Application Section group position. */</span>
<a name="l04745"></a><a class="code" href="iox128a1_8h.html#ad434e8d3e5b2daa03db362a16e3131c0">04745</a> <span class="preprocessor">#define NVM_BLBA0_bm  (1&lt;&lt;4)  </span><span class="comment">/* Boot Lock Bits - Application Section bit 0 mask. */</span>
<a name="l04746"></a><a class="code" href="iox128a1_8h.html#af6a17c4873bd11db9baa0524dfa0c4d9">04746</a> <span class="preprocessor">#define NVM_BLBA0_bp  4  </span><span class="comment">/* Boot Lock Bits - Application Section bit 0 position. */</span>
<a name="l04747"></a><a class="code" href="iox128a1_8h.html#adbf03f97b9f74d42c72c62eaa5821a0f">04747</a> <span class="preprocessor">#define NVM_BLBA1_bm  (1&lt;&lt;5)  </span><span class="comment">/* Boot Lock Bits - Application Section bit 1 mask. */</span>
<a name="l04748"></a><a class="code" href="iox128a1_8h.html#a2007c27eb54bf76318f64a2acd076079">04748</a> <span class="preprocessor">#define NVM_BLBA1_bp  5  </span><span class="comment">/* Boot Lock Bits - Application Section bit 1 position. */</span>
<a name="l04749"></a>04749 
<a name="l04750"></a><a class="code" href="iox128a1_8h.html#a587aecdc78e269a63f276c44907e164f">04750</a> <span class="preprocessor">#define NVM_BLBAT_gm  0x0C  </span><span class="comment">/* Boot Lock Bits - Application Table group mask. */</span>
<a name="l04751"></a><a class="code" href="iox128a1_8h.html#a2953064d6e5e810e56671116ab18c4eb">04751</a> <span class="preprocessor">#define NVM_BLBAT_gp  2  </span><span class="comment">/* Boot Lock Bits - Application Table group position. */</span>
<a name="l04752"></a><a class="code" href="iox128a1_8h.html#aad2980e99b03794a46a8c3b66d742afe">04752</a> <span class="preprocessor">#define NVM_BLBAT0_bm  (1&lt;&lt;2)  </span><span class="comment">/* Boot Lock Bits - Application Table bit 0 mask. */</span>
<a name="l04753"></a><a class="code" href="iox128a1_8h.html#a34d8c9d5cc2d13e2e49de18d42eb00ee">04753</a> <span class="preprocessor">#define NVM_BLBAT0_bp  2  </span><span class="comment">/* Boot Lock Bits - Application Table bit 0 position. */</span>
<a name="l04754"></a><a class="code" href="iox128a1_8h.html#aba9b391cc4c668444403f91457113d08">04754</a> <span class="preprocessor">#define NVM_BLBAT1_bm  (1&lt;&lt;3)  </span><span class="comment">/* Boot Lock Bits - Application Table bit 1 mask. */</span>
<a name="l04755"></a><a class="code" href="iox128a1_8h.html#a769aab625ea6fb61a4d4cc5d868a85b2">04755</a> <span class="preprocessor">#define NVM_BLBAT1_bp  3  </span><span class="comment">/* Boot Lock Bits - Application Table bit 1 position. */</span>
<a name="l04756"></a>04756 
<a name="l04757"></a><a class="code" href="iox128a1_8h.html#a6346068387d3c11803ec49fa01d5e878">04757</a> <span class="preprocessor">#define NVM_LB_gm  0x03  </span><span class="comment">/* Lock Bits group mask. */</span>
<a name="l04758"></a><a class="code" href="iox128a1_8h.html#a23cc8e47a004946d1fa4ac606a77dd8d">04758</a> <span class="preprocessor">#define NVM_LB_gp  0  </span><span class="comment">/* Lock Bits group position. */</span>
<a name="l04759"></a><a class="code" href="iox128a1_8h.html#a87ca3ed5e546e9b10b6e8e25857284a6">04759</a> <span class="preprocessor">#define NVM_LB0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Lock Bits bit 0 mask. */</span>
<a name="l04760"></a><a class="code" href="iox128a1_8h.html#aa208a01f93ec467c6a2f2c5e7cce8fcb">04760</a> <span class="preprocessor">#define NVM_LB0_bp  0  </span><span class="comment">/* Lock Bits bit 0 position. */</span>
<a name="l04761"></a><a class="code" href="iox128a1_8h.html#a87622f617a7dbf81ca643c43ea2a3d50">04761</a> <span class="preprocessor">#define NVM_LB1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Lock Bits bit 1 mask. */</span>
<a name="l04762"></a><a class="code" href="iox128a1_8h.html#af15068ada41194f48fe8ee2283143932">04762</a> <span class="preprocessor">#define NVM_LB1_bp  1  </span><span class="comment">/* Lock Bits bit 1 position. */</span>
<a name="l04763"></a>04763 
<a name="l04764"></a>04764 
<a name="l04765"></a>04765 <span class="comment">/* NVM_LOCKBITS.LOCKBITS  bit masks and bit positions */</span>
<a name="l04766"></a><a class="code" href="iox128a1_8h.html#ae9a1c3d1130de4ba57a0b3cb8fd47a2d">04766</a> <span class="preprocessor">#define NVM_LOCKBITS_BLBB_gm  0xC0  </span><span class="comment">/* Boot Lock Bits - Boot Section group mask. */</span>
<a name="l04767"></a><a class="code" href="iox128a1_8h.html#af3b53c40afe0c35ddf162e00198fdb99">04767</a> <span class="preprocessor">#define NVM_LOCKBITS_BLBB_gp  6  </span><span class="comment">/* Boot Lock Bits - Boot Section group position. */</span>
<a name="l04768"></a><a class="code" href="iox128a1_8h.html#af068c2d0d7fa522c238972e4e0f635eb">04768</a> <span class="preprocessor">#define NVM_LOCKBITS_BLBB0_bm  (1&lt;&lt;6)  </span><span class="comment">/* Boot Lock Bits - Boot Section bit 0 mask. */</span>
<a name="l04769"></a><a class="code" href="iox128a1_8h.html#af4aa895ba53f30bf0650e9aa65f65055">04769</a> <span class="preprocessor">#define NVM_LOCKBITS_BLBB0_bp  6  </span><span class="comment">/* Boot Lock Bits - Boot Section bit 0 position. */</span>
<a name="l04770"></a><a class="code" href="iox128a1_8h.html#aabec3f0309199983f46b95847d2fbe6e">04770</a> <span class="preprocessor">#define NVM_LOCKBITS_BLBB1_bm  (1&lt;&lt;7)  </span><span class="comment">/* Boot Lock Bits - Boot Section bit 1 mask. */</span>
<a name="l04771"></a><a class="code" href="iox128a1_8h.html#a71225d2ceb1eb6d8d0fcf427974ee286">04771</a> <span class="preprocessor">#define NVM_LOCKBITS_BLBB1_bp  7  </span><span class="comment">/* Boot Lock Bits - Boot Section bit 1 position. */</span>
<a name="l04772"></a>04772 
<a name="l04773"></a><a class="code" href="iox128a1_8h.html#a1c06de225878290d6ef8c613871b1035">04773</a> <span class="preprocessor">#define NVM_LOCKBITS_BLBA_gm  0x30  </span><span class="comment">/* Boot Lock Bits - Application Section group mask. */</span>
<a name="l04774"></a><a class="code" href="iox128a1_8h.html#a466a280aee0a88036c756f868b478dbb">04774</a> <span class="preprocessor">#define NVM_LOCKBITS_BLBA_gp  4  </span><span class="comment">/* Boot Lock Bits - Application Section group position. */</span>
<a name="l04775"></a><a class="code" href="iox128a1_8h.html#a9b7139cb2dcb6053466b3d33778634ab">04775</a> <span class="preprocessor">#define NVM_LOCKBITS_BLBA0_bm  (1&lt;&lt;4)  </span><span class="comment">/* Boot Lock Bits - Application Section bit 0 mask. */</span>
<a name="l04776"></a><a class="code" href="iox128a1_8h.html#a7de1d184b2f52c39ecd51321d54d1a18">04776</a> <span class="preprocessor">#define NVM_LOCKBITS_BLBA0_bp  4  </span><span class="comment">/* Boot Lock Bits - Application Section bit 0 position. */</span>
<a name="l04777"></a><a class="code" href="iox128a1_8h.html#ad80ca44ee3988a76f1d8a11684e9703c">04777</a> <span class="preprocessor">#define NVM_LOCKBITS_BLBA1_bm  (1&lt;&lt;5)  </span><span class="comment">/* Boot Lock Bits - Application Section bit 1 mask. */</span>
<a name="l04778"></a><a class="code" href="iox128a1_8h.html#ae8daf7a6c10d6cadc4ed21efc19fbcbe">04778</a> <span class="preprocessor">#define NVM_LOCKBITS_BLBA1_bp  5  </span><span class="comment">/* Boot Lock Bits - Application Section bit 1 position. */</span>
<a name="l04779"></a>04779 
<a name="l04780"></a><a class="code" href="iox128a1_8h.html#a189983c1aa13740e042e2ddc24c934cf">04780</a> <span class="preprocessor">#define NVM_LOCKBITS_BLBAT_gm  0x0C  </span><span class="comment">/* Boot Lock Bits - Application Table group mask. */</span>
<a name="l04781"></a><a class="code" href="iox128a1_8h.html#af4787ee1f9f857c833cb46c5dacbddeb">04781</a> <span class="preprocessor">#define NVM_LOCKBITS_BLBAT_gp  2  </span><span class="comment">/* Boot Lock Bits - Application Table group position. */</span>
<a name="l04782"></a><a class="code" href="iox128a1_8h.html#a3d2dec9a8d5043f2e2babbc2ffa9e9cf">04782</a> <span class="preprocessor">#define NVM_LOCKBITS_BLBAT0_bm  (1&lt;&lt;2)  </span><span class="comment">/* Boot Lock Bits - Application Table bit 0 mask. */</span>
<a name="l04783"></a><a class="code" href="iox128a1_8h.html#a064fc935a5c3e22cb09a98c91685ff1e">04783</a> <span class="preprocessor">#define NVM_LOCKBITS_BLBAT0_bp  2  </span><span class="comment">/* Boot Lock Bits - Application Table bit 0 position. */</span>
<a name="l04784"></a><a class="code" href="iox128a1_8h.html#a64188c2ac2e52e4125ce65f4ff7c09de">04784</a> <span class="preprocessor">#define NVM_LOCKBITS_BLBAT1_bm  (1&lt;&lt;3)  </span><span class="comment">/* Boot Lock Bits - Application Table bit 1 mask. */</span>
<a name="l04785"></a><a class="code" href="iox128a1_8h.html#a644218a2272c3557b75c944f271d7c81">04785</a> <span class="preprocessor">#define NVM_LOCKBITS_BLBAT1_bp  3  </span><span class="comment">/* Boot Lock Bits - Application Table bit 1 position. */</span>
<a name="l04786"></a>04786 
<a name="l04787"></a><a class="code" href="iox128a1_8h.html#ae3568cea9287d26ee61cb2653d78c9ec">04787</a> <span class="preprocessor">#define NVM_LOCKBITS_LB_gm  0x03  </span><span class="comment">/* Lock Bits group mask. */</span>
<a name="l04788"></a><a class="code" href="iox128a1_8h.html#a461e770bc4ab3b519cf4a35fd3d0c333">04788</a> <span class="preprocessor">#define NVM_LOCKBITS_LB_gp  0  </span><span class="comment">/* Lock Bits group position. */</span>
<a name="l04789"></a><a class="code" href="iox128a1_8h.html#aa807befd52b39a1237dae64c0a9ad183">04789</a> <span class="preprocessor">#define NVM_LOCKBITS_LB0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Lock Bits bit 0 mask. */</span>
<a name="l04790"></a><a class="code" href="iox128a1_8h.html#af0163b6437e113a83170ce5aca2a1f79">04790</a> <span class="preprocessor">#define NVM_LOCKBITS_LB0_bp  0  </span><span class="comment">/* Lock Bits bit 0 position. */</span>
<a name="l04791"></a><a class="code" href="iox128a1_8h.html#a9e2c2a333ae3fe0b5315fb836738177e">04791</a> <span class="preprocessor">#define NVM_LOCKBITS_LB1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Lock Bits bit 1 mask. */</span>
<a name="l04792"></a><a class="code" href="iox128a1_8h.html#a758f42ff8934378f811932ec8a885340">04792</a> <span class="preprocessor">#define NVM_LOCKBITS_LB1_bp  1  </span><span class="comment">/* Lock Bits bit 1 position. */</span>
<a name="l04793"></a>04793 
<a name="l04794"></a>04794 
<a name="l04795"></a>04795 <span class="comment">/* NVM_FUSES.FUSEBYTE0  bit masks and bit positions */</span>
<a name="l04796"></a><a class="code" href="iox128a1_8h.html#a96284da6dbf972b286c8445aa7823303">04796</a> <span class="preprocessor">#define NVM_FUSES_JTAGUSERID_gm  0xFF  </span><span class="comment">/* JTAG User ID group mask. */</span>
<a name="l04797"></a><a class="code" href="iox128a1_8h.html#a98c055c83905ae74e0df31d8a5a57574">04797</a> <span class="preprocessor">#define NVM_FUSES_JTAGUSERID_gp  0  </span><span class="comment">/* JTAG User ID group position. */</span>
<a name="l04798"></a><a class="code" href="iox128a1_8h.html#ab1aeb14716d0dc391312c39d62100896">04798</a> <span class="preprocessor">#define NVM_FUSES_JTAGUSERID0_bm  (1&lt;&lt;0)  </span><span class="comment">/* JTAG User ID bit 0 mask. */</span>
<a name="l04799"></a><a class="code" href="iox128a1_8h.html#af880a27bcf90c371b8c004f8791e3bd3">04799</a> <span class="preprocessor">#define NVM_FUSES_JTAGUSERID0_bp  0  </span><span class="comment">/* JTAG User ID bit 0 position. */</span>
<a name="l04800"></a><a class="code" href="iox128a1_8h.html#af4dc579ff237c0768093bfb3c6bbce33">04800</a> <span class="preprocessor">#define NVM_FUSES_JTAGUSERID1_bm  (1&lt;&lt;1)  </span><span class="comment">/* JTAG User ID bit 1 mask. */</span>
<a name="l04801"></a><a class="code" href="iox128a1_8h.html#aab16b679dc1ef4e9448598e4c90444a8">04801</a> <span class="preprocessor">#define NVM_FUSES_JTAGUSERID1_bp  1  </span><span class="comment">/* JTAG User ID bit 1 position. */</span>
<a name="l04802"></a><a class="code" href="iox128a1_8h.html#a358afe17e908d83b414f0c900fe6b238">04802</a> <span class="preprocessor">#define NVM_FUSES_JTAGUSERID2_bm  (1&lt;&lt;2)  </span><span class="comment">/* JTAG User ID bit 2 mask. */</span>
<a name="l04803"></a><a class="code" href="iox128a1_8h.html#ae2ec1ffafbacfa701de5bcc609c9759a">04803</a> <span class="preprocessor">#define NVM_FUSES_JTAGUSERID2_bp  2  </span><span class="comment">/* JTAG User ID bit 2 position. */</span>
<a name="l04804"></a><a class="code" href="iox128a1_8h.html#aa90bcf5e178d62e231ba176a08d3681f">04804</a> <span class="preprocessor">#define NVM_FUSES_JTAGUSERID3_bm  (1&lt;&lt;3)  </span><span class="comment">/* JTAG User ID bit 3 mask. */</span>
<a name="l04805"></a><a class="code" href="iox128a1_8h.html#a3a2f05274ab761588ce057d7a0b37df4">04805</a> <span class="preprocessor">#define NVM_FUSES_JTAGUSERID3_bp  3  </span><span class="comment">/* JTAG User ID bit 3 position. */</span>
<a name="l04806"></a><a class="code" href="iox128a1_8h.html#a688be2ae141e366f15c496af6656f9ec">04806</a> <span class="preprocessor">#define NVM_FUSES_JTAGUSERID4_bm  (1&lt;&lt;4)  </span><span class="comment">/* JTAG User ID bit 4 mask. */</span>
<a name="l04807"></a><a class="code" href="iox128a1_8h.html#a02b6cceee9d06e16f0cfdd97abb5b5d0">04807</a> <span class="preprocessor">#define NVM_FUSES_JTAGUSERID4_bp  4  </span><span class="comment">/* JTAG User ID bit 4 position. */</span>
<a name="l04808"></a><a class="code" href="iox128a1_8h.html#a7327cf4dc1843434fe5f1cd551d8d9a4">04808</a> <span class="preprocessor">#define NVM_FUSES_JTAGUSERID5_bm  (1&lt;&lt;5)  </span><span class="comment">/* JTAG User ID bit 5 mask. */</span>
<a name="l04809"></a><a class="code" href="iox128a1_8h.html#ab3ca094a357c97e9bd3f53e66a15d3ca">04809</a> <span class="preprocessor">#define NVM_FUSES_JTAGUSERID5_bp  5  </span><span class="comment">/* JTAG User ID bit 5 position. */</span>
<a name="l04810"></a><a class="code" href="iox128a1_8h.html#a3eda726fb672cb51e4906dcdf23694d9">04810</a> <span class="preprocessor">#define NVM_FUSES_JTAGUSERID6_bm  (1&lt;&lt;6)  </span><span class="comment">/* JTAG User ID bit 6 mask. */</span>
<a name="l04811"></a><a class="code" href="iox128a1_8h.html#af0a389d5b78360450d4f0d9787750743">04811</a> <span class="preprocessor">#define NVM_FUSES_JTAGUSERID6_bp  6  </span><span class="comment">/* JTAG User ID bit 6 position. */</span>
<a name="l04812"></a><a class="code" href="iox128a1_8h.html#a1b98a98139f42338078625536d0aefee">04812</a> <span class="preprocessor">#define NVM_FUSES_JTAGUSERID7_bm  (1&lt;&lt;7)  </span><span class="comment">/* JTAG User ID bit 7 mask. */</span>
<a name="l04813"></a><a class="code" href="iox128a1_8h.html#ae51795ce88399e5f8768f7a4d7e261b2">04813</a> <span class="preprocessor">#define NVM_FUSES_JTAGUSERID7_bp  7  </span><span class="comment">/* JTAG User ID bit 7 position. */</span>
<a name="l04814"></a>04814 
<a name="l04815"></a>04815 
<a name="l04816"></a>04816 <span class="comment">/* NVM_FUSES.FUSEBYTE1  bit masks and bit positions */</span>
<a name="l04817"></a><a class="code" href="iox128a1_8h.html#ab660776a1b961712dd506b12e3b59a4b">04817</a> <span class="preprocessor">#define NVM_FUSES_WDWP_gm  0xF0  </span><span class="comment">/* Watchdog Window Timeout Period group mask. */</span>
<a name="l04818"></a><a class="code" href="iox128a1_8h.html#a60fad81d1f2fb29af7114fdb8b2cb01f">04818</a> <span class="preprocessor">#define NVM_FUSES_WDWP_gp  4  </span><span class="comment">/* Watchdog Window Timeout Period group position. */</span>
<a name="l04819"></a><a class="code" href="iox128a1_8h.html#ad58f32c1f859a92d08df851b0551d3bc">04819</a> <span class="preprocessor">#define NVM_FUSES_WDWP0_bm  (1&lt;&lt;4)  </span><span class="comment">/* Watchdog Window Timeout Period bit 0 mask. */</span>
<a name="l04820"></a><a class="code" href="iox128a1_8h.html#a32d6dbb6b21d7e955327f719c4c66c2a">04820</a> <span class="preprocessor">#define NVM_FUSES_WDWP0_bp  4  </span><span class="comment">/* Watchdog Window Timeout Period bit 0 position. */</span>
<a name="l04821"></a><a class="code" href="iox128a1_8h.html#a1454522c25bebcb1ace0cc37938eec76">04821</a> <span class="preprocessor">#define NVM_FUSES_WDWP1_bm  (1&lt;&lt;5)  </span><span class="comment">/* Watchdog Window Timeout Period bit 1 mask. */</span>
<a name="l04822"></a><a class="code" href="iox128a1_8h.html#ab5ebb5ec3fae1b4492e3a8018905d8d0">04822</a> <span class="preprocessor">#define NVM_FUSES_WDWP1_bp  5  </span><span class="comment">/* Watchdog Window Timeout Period bit 1 position. */</span>
<a name="l04823"></a><a class="code" href="iox128a1_8h.html#a1419782aa6d9d297afd0b0cab06cc71c">04823</a> <span class="preprocessor">#define NVM_FUSES_WDWP2_bm  (1&lt;&lt;6)  </span><span class="comment">/* Watchdog Window Timeout Period bit 2 mask. */</span>
<a name="l04824"></a><a class="code" href="iox128a1_8h.html#abfd37d6c46999b3e78340a561c680e9b">04824</a> <span class="preprocessor">#define NVM_FUSES_WDWP2_bp  6  </span><span class="comment">/* Watchdog Window Timeout Period bit 2 position. */</span>
<a name="l04825"></a><a class="code" href="iox128a1_8h.html#a0c2bc652b51ad2e19bfcc8de4b7b683a">04825</a> <span class="preprocessor">#define NVM_FUSES_WDWP3_bm  (1&lt;&lt;7)  </span><span class="comment">/* Watchdog Window Timeout Period bit 3 mask. */</span>
<a name="l04826"></a><a class="code" href="iox128a1_8h.html#ab3a8fa89396014f469b193aa28da4a3d">04826</a> <span class="preprocessor">#define NVM_FUSES_WDWP3_bp  7  </span><span class="comment">/* Watchdog Window Timeout Period bit 3 position. */</span>
<a name="l04827"></a>04827 
<a name="l04828"></a><a class="code" href="iox128a1_8h.html#a64cd453dbdf7dabbac0beefa0298655b">04828</a> <span class="preprocessor">#define NVM_FUSES_WDP_gm  0x0F  </span><span class="comment">/* Watchdog Timeout Period group mask. */</span>
<a name="l04829"></a><a class="code" href="iox128a1_8h.html#ad269ab74c06a927a8703934048978a5c">04829</a> <span class="preprocessor">#define NVM_FUSES_WDP_gp  0  </span><span class="comment">/* Watchdog Timeout Period group position. */</span>
<a name="l04830"></a><a class="code" href="iox128a1_8h.html#a0f9a6200cb4c3d5cf62f338ac9cd2d8c">04830</a> <span class="preprocessor">#define NVM_FUSES_WDP0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Watchdog Timeout Period bit 0 mask. */</span>
<a name="l04831"></a><a class="code" href="iox128a1_8h.html#ac45ca95ade6cecd82eeef0e310eae9f6">04831</a> <span class="preprocessor">#define NVM_FUSES_WDP0_bp  0  </span><span class="comment">/* Watchdog Timeout Period bit 0 position. */</span>
<a name="l04832"></a><a class="code" href="iox128a1_8h.html#af47b6b69d499ae9d531e9e9db0faa4af">04832</a> <span class="preprocessor">#define NVM_FUSES_WDP1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Watchdog Timeout Period bit 1 mask. */</span>
<a name="l04833"></a><a class="code" href="iox128a1_8h.html#aeba0a458f411c2dcbc8e4d60ac11b3a6">04833</a> <span class="preprocessor">#define NVM_FUSES_WDP1_bp  1  </span><span class="comment">/* Watchdog Timeout Period bit 1 position. */</span>
<a name="l04834"></a><a class="code" href="iox128a1_8h.html#a1d95f3234e05fd9289395c47e11addfd">04834</a> <span class="preprocessor">#define NVM_FUSES_WDP2_bm  (1&lt;&lt;2)  </span><span class="comment">/* Watchdog Timeout Period bit 2 mask. */</span>
<a name="l04835"></a><a class="code" href="iox128a1_8h.html#a89d4dba57dbcb8e7ea86dd590e6e286b">04835</a> <span class="preprocessor">#define NVM_FUSES_WDP2_bp  2  </span><span class="comment">/* Watchdog Timeout Period bit 2 position. */</span>
<a name="l04836"></a><a class="code" href="iox128a1_8h.html#a0169c78bcb9c8b33679a6b809b219b65">04836</a> <span class="preprocessor">#define NVM_FUSES_WDP3_bm  (1&lt;&lt;3)  </span><span class="comment">/* Watchdog Timeout Period bit 3 mask. */</span>
<a name="l04837"></a><a class="code" href="iox128a1_8h.html#a6f12ae8f46bb70ed447acb7d57b52532">04837</a> <span class="preprocessor">#define NVM_FUSES_WDP3_bp  3  </span><span class="comment">/* Watchdog Timeout Period bit 3 position. */</span>
<a name="l04838"></a>04838 
<a name="l04839"></a>04839 
<a name="l04840"></a>04840 <span class="comment">/* NVM_FUSES.FUSEBYTE2  bit masks and bit positions */</span>
<a name="l04841"></a><a class="code" href="iox128a1_8h.html#a1ec77d061c611436a8728ccd928babfc">04841</a> <span class="preprocessor">#define NVM_FUSES_DVSDON_bm  0x80  </span><span class="comment">/* Spike Detector Enable bit mask. */</span>
<a name="l04842"></a><a class="code" href="iox128a1_8h.html#aa1f2e9e294f8b32388dc6e5cf507e27a">04842</a> <span class="preprocessor">#define NVM_FUSES_DVSDON_bp  7  </span><span class="comment">/* Spike Detector Enable bit position. */</span>
<a name="l04843"></a>04843 
<a name="l04844"></a><a class="code" href="iox128a1_8h.html#a9cbd23bc6ce343df0defcaefbb49d981">04844</a> <span class="preprocessor">#define NVM_FUSES_BOOTRST_bm  0x40  </span><span class="comment">/* Boot Loader Section Reset Vector bit mask. */</span>
<a name="l04845"></a><a class="code" href="iox128a1_8h.html#aa7a31264c53e1fdc6b7a9f12be04ab99">04845</a> <span class="preprocessor">#define NVM_FUSES_BOOTRST_bp  6  </span><span class="comment">/* Boot Loader Section Reset Vector bit position. */</span>
<a name="l04846"></a>04846 
<a name="l04847"></a><a class="code" href="iox128a1_8h.html#a57416cafd2be642c900555e6b675f46e">04847</a> <span class="preprocessor">#define NVM_FUSES_BODACT_gm  0x0C  </span><span class="comment">/* BOD Operation in Active Mode group mask. */</span>
<a name="l04848"></a><a class="code" href="iox128a1_8h.html#a718d274d109519ffc32b2bfe6b9026d2">04848</a> <span class="preprocessor">#define NVM_FUSES_BODACT_gp  2  </span><span class="comment">/* BOD Operation in Active Mode group position. */</span>
<a name="l04849"></a><a class="code" href="iox128a1_8h.html#a4120b3dd9aa54874ed65571ed8b57095">04849</a> <span class="preprocessor">#define NVM_FUSES_BODACT0_bm  (1&lt;&lt;2)  </span><span class="comment">/* BOD Operation in Active Mode bit 0 mask. */</span>
<a name="l04850"></a><a class="code" href="iox128a1_8h.html#a10ba92754d02ac66534fdb424cdf0f2a">04850</a> <span class="preprocessor">#define NVM_FUSES_BODACT0_bp  2  </span><span class="comment">/* BOD Operation in Active Mode bit 0 position. */</span>
<a name="l04851"></a><a class="code" href="iox128a1_8h.html#ad0d1eb60b22fe6238ec9ffaa32332851">04851</a> <span class="preprocessor">#define NVM_FUSES_BODACT1_bm  (1&lt;&lt;3)  </span><span class="comment">/* BOD Operation in Active Mode bit 1 mask. */</span>
<a name="l04852"></a><a class="code" href="iox128a1_8h.html#af52c8c580ea800b80d6d109aa6cfd315">04852</a> <span class="preprocessor">#define NVM_FUSES_BODACT1_bp  3  </span><span class="comment">/* BOD Operation in Active Mode bit 1 position. */</span>
<a name="l04853"></a>04853 
<a name="l04854"></a><a class="code" href="iox128a1_8h.html#af7f468843c7f987c8058b0ac57774c15">04854</a> <span class="preprocessor">#define NVM_FUSES_BODPD_gm  0x03  </span><span class="comment">/* BOD Operation in Power-Down Mode group mask. */</span>
<a name="l04855"></a><a class="code" href="iox128a1_8h.html#a8f45f744af9b75c41c5095d0e35b526a">04855</a> <span class="preprocessor">#define NVM_FUSES_BODPD_gp  0  </span><span class="comment">/* BOD Operation in Power-Down Mode group position. */</span>
<a name="l04856"></a><a class="code" href="iox128a1_8h.html#af6ddecbaf58af44dadf3295237bae87f">04856</a> <span class="preprocessor">#define NVM_FUSES_BODPD0_bm  (1&lt;&lt;0)  </span><span class="comment">/* BOD Operation in Power-Down Mode bit 0 mask. */</span>
<a name="l04857"></a><a class="code" href="iox128a1_8h.html#aaace1045d5f5bb2f32e060141d751642">04857</a> <span class="preprocessor">#define NVM_FUSES_BODPD0_bp  0  </span><span class="comment">/* BOD Operation in Power-Down Mode bit 0 position. */</span>
<a name="l04858"></a><a class="code" href="iox128a1_8h.html#a0996cf18bf8f10b4b9593ce0c9a3ce1c">04858</a> <span class="preprocessor">#define NVM_FUSES_BODPD1_bm  (1&lt;&lt;1)  </span><span class="comment">/* BOD Operation in Power-Down Mode bit 1 mask. */</span>
<a name="l04859"></a><a class="code" href="iox128a1_8h.html#ac2db5899e682f3da0e9167196c83b5b1">04859</a> <span class="preprocessor">#define NVM_FUSES_BODPD1_bp  1  </span><span class="comment">/* BOD Operation in Power-Down Mode bit 1 position. */</span>
<a name="l04860"></a>04860 
<a name="l04861"></a>04861 
<a name="l04862"></a>04862 <span class="comment">/* NVM_FUSES.FUSEBYTE4  bit masks and bit positions */</span>
<a name="l04863"></a><a class="code" href="iox128a1_8h.html#a9ded360219f732edc1bd953065183e68">04863</a> <span class="preprocessor">#define NVM_FUSES_SUT_gm  0x0C  </span><span class="comment">/* Start-up Time group mask. */</span>
<a name="l04864"></a><a class="code" href="iox128a1_8h.html#a8b08f748dc61316d9ca53c6acc3eaa3f">04864</a> <span class="preprocessor">#define NVM_FUSES_SUT_gp  2  </span><span class="comment">/* Start-up Time group position. */</span>
<a name="l04865"></a><a class="code" href="iox128a1_8h.html#a3aa7e79cee76f2484c57e6ac0a2701d1">04865</a> <span class="preprocessor">#define NVM_FUSES_SUT0_bm  (1&lt;&lt;2)  </span><span class="comment">/* Start-up Time bit 0 mask. */</span>
<a name="l04866"></a><a class="code" href="iox128a1_8h.html#ab62929e309ea4066defa2ba2aba680df">04866</a> <span class="preprocessor">#define NVM_FUSES_SUT0_bp  2  </span><span class="comment">/* Start-up Time bit 0 position. */</span>
<a name="l04867"></a><a class="code" href="iox128a1_8h.html#a7ab1743f738aaa79c4d54ea103cf7d4b">04867</a> <span class="preprocessor">#define NVM_FUSES_SUT1_bm  (1&lt;&lt;3)  </span><span class="comment">/* Start-up Time bit 1 mask. */</span>
<a name="l04868"></a><a class="code" href="iox128a1_8h.html#ac51b5ad80752b0d0438afcb726a3cbae">04868</a> <span class="preprocessor">#define NVM_FUSES_SUT1_bp  3  </span><span class="comment">/* Start-up Time bit 1 position. */</span>
<a name="l04869"></a>04869 
<a name="l04870"></a><a class="code" href="iox128a1_8h.html#a60a3ca694133eec88a3160fc86fada4e">04870</a> <span class="preprocessor">#define NVM_FUSES_WDLOCK_bm  0x02  </span><span class="comment">/* Watchdog Timer Lock bit mask. */</span>
<a name="l04871"></a><a class="code" href="iox128a1_8h.html#a2f4e1abe7ebc20d82f420674460b0cb3">04871</a> <span class="preprocessor">#define NVM_FUSES_WDLOCK_bp  1  </span><span class="comment">/* Watchdog Timer Lock bit position. */</span>
<a name="l04872"></a>04872 
<a name="l04873"></a><a class="code" href="iox128a1_8h.html#a175719b0b09e5aec6f6d218d76aac7ac">04873</a> <span class="preprocessor">#define NVM_FUSES_JTAGEN_bm  0x01  </span><span class="comment">/* JTAG Interface Enable bit mask. */</span>
<a name="l04874"></a><a class="code" href="iox128a1_8h.html#a0bc13ac7b6de3aab210248cf0f2021a4">04874</a> <span class="preprocessor">#define NVM_FUSES_JTAGEN_bp  0  </span><span class="comment">/* JTAG Interface Enable bit position. */</span>
<a name="l04875"></a>04875 
<a name="l04876"></a>04876 
<a name="l04877"></a>04877 <span class="comment">/* NVM_FUSES.FUSEBYTE5  bit masks and bit positions */</span>
<a name="l04878"></a><a class="code" href="iox128a1_8h.html#a988f1e66f78f7babbd576b8f649eddd4">04878</a> <span class="preprocessor">#define NVM_FUSES_EESAVE_bm  0x08  </span><span class="comment">/* Preserve EEPROM Through Chip Erase bit mask. */</span>
<a name="l04879"></a><a class="code" href="iox128a1_8h.html#ace5f576798112bb070dfa581c7aa7824">04879</a> <span class="preprocessor">#define NVM_FUSES_EESAVE_bp  3  </span><span class="comment">/* Preserve EEPROM Through Chip Erase bit position. */</span>
<a name="l04880"></a>04880 
<a name="l04881"></a><a class="code" href="iox128a1_8h.html#a6a51ffd2d40711b69236322e9e1e7966">04881</a> <span class="preprocessor">#define NVM_FUSES_BODLVL_gm  0x07  </span><span class="comment">/* Brown Out Detection Voltage Level group mask. */</span>
<a name="l04882"></a><a class="code" href="iox128a1_8h.html#aca99a8a5a58219eca8654faa4eb96d7e">04882</a> <span class="preprocessor">#define NVM_FUSES_BODLVL_gp  0  </span><span class="comment">/* Brown Out Detection Voltage Level group position. */</span>
<a name="l04883"></a><a class="code" href="iox128a1_8h.html#ac6bb8dc0766b9448abed4a22a3baae72">04883</a> <span class="preprocessor">#define NVM_FUSES_BODLVL0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Brown Out Detection Voltage Level bit 0 mask. */</span>
<a name="l04884"></a><a class="code" href="iox128a1_8h.html#a7be709ea2e3fa607891eb5aac818b04d">04884</a> <span class="preprocessor">#define NVM_FUSES_BODLVL0_bp  0  </span><span class="comment">/* Brown Out Detection Voltage Level bit 0 position. */</span>
<a name="l04885"></a><a class="code" href="iox128a1_8h.html#ab23c72c0d49890ceef649c98eb3f25f6">04885</a> <span class="preprocessor">#define NVM_FUSES_BODLVL1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Brown Out Detection Voltage Level bit 1 mask. */</span>
<a name="l04886"></a><a class="code" href="iox128a1_8h.html#a00476d577a6a0cee01ae8d910c818256">04886</a> <span class="preprocessor">#define NVM_FUSES_BODLVL1_bp  1  </span><span class="comment">/* Brown Out Detection Voltage Level bit 1 position. */</span>
<a name="l04887"></a><a class="code" href="iox128a1_8h.html#af37552a7b45eccb115ad1c729d69e4da">04887</a> <span class="preprocessor">#define NVM_FUSES_BODLVL2_bm  (1&lt;&lt;2)  </span><span class="comment">/* Brown Out Detection Voltage Level bit 2 mask. */</span>
<a name="l04888"></a><a class="code" href="iox128a1_8h.html#ad063429a51e21a34b9df0de10ab40f75">04888</a> <span class="preprocessor">#define NVM_FUSES_BODLVL2_bp  2  </span><span class="comment">/* Brown Out Detection Voltage Level bit 2 position. */</span>
<a name="l04889"></a>04889 
<a name="l04890"></a>04890 
<a name="l04891"></a>04891 <span class="comment">/* AC - Analog Comparator */</span>
<a name="l04892"></a>04892 <span class="comment">/* AC.AC0CTRL  bit masks and bit positions */</span>
<a name="l04893"></a><a class="code" href="iox128a1_8h.html#a9022bb396a0017409ef99e77949ae6a7">04893</a> <span class="preprocessor">#define AC_INTMODE_gm  0xC0  </span><span class="comment">/* Interrupt Mode group mask. */</span>
<a name="l04894"></a><a class="code" href="iox128a1_8h.html#a34e4417060ebf472ab30593f619197b3">04894</a> <span class="preprocessor">#define AC_INTMODE_gp  6  </span><span class="comment">/* Interrupt Mode group position. */</span>
<a name="l04895"></a><a class="code" href="iox128a1_8h.html#abe8d1fa1a2532669392584278b4a08af">04895</a> <span class="preprocessor">#define AC_INTMODE0_bm  (1&lt;&lt;6)  </span><span class="comment">/* Interrupt Mode bit 0 mask. */</span>
<a name="l04896"></a><a class="code" href="iox128a1_8h.html#af35aca7678c78dd4fe668a9712759fc3">04896</a> <span class="preprocessor">#define AC_INTMODE0_bp  6  </span><span class="comment">/* Interrupt Mode bit 0 position. */</span>
<a name="l04897"></a><a class="code" href="iox128a1_8h.html#a2cacb9d6f4a1ae891378458ae9f9ce2a">04897</a> <span class="preprocessor">#define AC_INTMODE1_bm  (1&lt;&lt;7)  </span><span class="comment">/* Interrupt Mode bit 1 mask. */</span>
<a name="l04898"></a><a class="code" href="iox128a1_8h.html#abe8919200460d14bb00cbef51360a196">04898</a> <span class="preprocessor">#define AC_INTMODE1_bp  7  </span><span class="comment">/* Interrupt Mode bit 1 position. */</span>
<a name="l04899"></a>04899 
<a name="l04900"></a><a class="code" href="iox128a1_8h.html#a9655d3bc9ddf30d12b58c71adb2712e9">04900</a> <span class="preprocessor">#define AC_INTLVL_gm  0x30  </span><span class="comment">/* Interrupt Level group mask. */</span>
<a name="l04901"></a><a class="code" href="iox128a1_8h.html#af8885ba76a3da5621a317778f6970b5e">04901</a> <span class="preprocessor">#define AC_INTLVL_gp  4  </span><span class="comment">/* Interrupt Level group position. */</span>
<a name="l04902"></a><a class="code" href="iox128a1_8h.html#a2842cde089709c1193cb0e023c96e1f9">04902</a> <span class="preprocessor">#define AC_INTLVL0_bm  (1&lt;&lt;4)  </span><span class="comment">/* Interrupt Level bit 0 mask. */</span>
<a name="l04903"></a><a class="code" href="iox128a1_8h.html#afdf72adaffb1f2c5df5e5a37960ccff7">04903</a> <span class="preprocessor">#define AC_INTLVL0_bp  4  </span><span class="comment">/* Interrupt Level bit 0 position. */</span>
<a name="l04904"></a><a class="code" href="iox128a1_8h.html#a553ce7953817b76ba1797780970c6d32">04904</a> <span class="preprocessor">#define AC_INTLVL1_bm  (1&lt;&lt;5)  </span><span class="comment">/* Interrupt Level bit 1 mask. */</span>
<a name="l04905"></a><a class="code" href="iox128a1_8h.html#a0e615c89d5bd2afab72320d60f2cb146">04905</a> <span class="preprocessor">#define AC_INTLVL1_bp  5  </span><span class="comment">/* Interrupt Level bit 1 position. */</span>
<a name="l04906"></a>04906 
<a name="l04907"></a><a class="code" href="iox128a1_8h.html#af2db364de5c4ad8649a5021894fb210d">04907</a> <span class="preprocessor">#define AC_HSMODE_bm  0x08  </span><span class="comment">/* High-speed Mode bit mask. */</span>
<a name="l04908"></a><a class="code" href="iox128a1_8h.html#a09a3c8fe5884f8a9fd3384ca9b557059">04908</a> <span class="preprocessor">#define AC_HSMODE_bp  3  </span><span class="comment">/* High-speed Mode bit position. */</span>
<a name="l04909"></a>04909 
<a name="l04910"></a><a class="code" href="iox128a1_8h.html#a4de6f768372a4e93039c576750a40163">04910</a> <span class="preprocessor">#define AC_HYSMODE_gm  0x06  </span><span class="comment">/* Hysteresis Mode group mask. */</span>
<a name="l04911"></a><a class="code" href="iox128a1_8h.html#a8d3b85c196578e4bd550ada2275638b4">04911</a> <span class="preprocessor">#define AC_HYSMODE_gp  1  </span><span class="comment">/* Hysteresis Mode group position. */</span>
<a name="l04912"></a><a class="code" href="iox128a1_8h.html#ad0953af30b888c537028253347c7cdd6">04912</a> <span class="preprocessor">#define AC_HYSMODE0_bm  (1&lt;&lt;1)  </span><span class="comment">/* Hysteresis Mode bit 0 mask. */</span>
<a name="l04913"></a><a class="code" href="iox128a1_8h.html#a6b2c81010775ba2f46893d0b801d70ff">04913</a> <span class="preprocessor">#define AC_HYSMODE0_bp  1  </span><span class="comment">/* Hysteresis Mode bit 0 position. */</span>
<a name="l04914"></a><a class="code" href="iox128a1_8h.html#ae089928342ecafb23c0a417b202e7875">04914</a> <span class="preprocessor">#define AC_HYSMODE1_bm  (1&lt;&lt;2)  </span><span class="comment">/* Hysteresis Mode bit 1 mask. */</span>
<a name="l04915"></a><a class="code" href="iox128a1_8h.html#a703fb86d2ce2fdce36f7def030696eec">04915</a> <span class="preprocessor">#define AC_HYSMODE1_bp  2  </span><span class="comment">/* Hysteresis Mode bit 1 position. */</span>
<a name="l04916"></a>04916 
<a name="l04917"></a><a class="code" href="iox128a1_8h.html#adac5e9f64970fe644f68db3aacdc4902">04917</a> <span class="preprocessor">#define AC_ENABLE_bm  0x01  </span><span class="comment">/* Enable bit mask. */</span>
<a name="l04918"></a><a class="code" href="iox128a1_8h.html#a0f5424a439f041e7f07dc2882c3e91b1">04918</a> <span class="preprocessor">#define AC_ENABLE_bp  0  </span><span class="comment">/* Enable bit position. */</span>
<a name="l04919"></a>04919 
<a name="l04920"></a>04920 
<a name="l04921"></a>04921 <span class="comment">/* AC.AC1CTRL  bit masks and bit positions */</span>
<a name="l04922"></a>04922 <span class="comment">/* AC_INTMODE_gm  Predefined. */</span>
<a name="l04923"></a>04923 <span class="comment">/* AC_INTMODE_gp  Predefined. */</span>
<a name="l04924"></a>04924 <span class="comment">/* AC_INTMODE0_bm  Predefined. */</span>
<a name="l04925"></a>04925 <span class="comment">/* AC_INTMODE0_bp  Predefined. */</span>
<a name="l04926"></a>04926 <span class="comment">/* AC_INTMODE1_bm  Predefined. */</span>
<a name="l04927"></a>04927 <span class="comment">/* AC_INTMODE1_bp  Predefined. */</span>
<a name="l04928"></a>04928 
<a name="l04929"></a>04929 <span class="comment">/* AC_INTLVL_gm  Predefined. */</span>
<a name="l04930"></a>04930 <span class="comment">/* AC_INTLVL_gp  Predefined. */</span>
<a name="l04931"></a>04931 <span class="comment">/* AC_INTLVL0_bm  Predefined. */</span>
<a name="l04932"></a>04932 <span class="comment">/* AC_INTLVL0_bp  Predefined. */</span>
<a name="l04933"></a>04933 <span class="comment">/* AC_INTLVL1_bm  Predefined. */</span>
<a name="l04934"></a>04934 <span class="comment">/* AC_INTLVL1_bp  Predefined. */</span>
<a name="l04935"></a>04935 
<a name="l04936"></a>04936 <span class="comment">/* AC_HSMODE_bm  Predefined. */</span>
<a name="l04937"></a>04937 <span class="comment">/* AC_HSMODE_bp  Predefined. */</span>
<a name="l04938"></a>04938 
<a name="l04939"></a>04939 <span class="comment">/* AC_HYSMODE_gm  Predefined. */</span>
<a name="l04940"></a>04940 <span class="comment">/* AC_HYSMODE_gp  Predefined. */</span>
<a name="l04941"></a>04941 <span class="comment">/* AC_HYSMODE0_bm  Predefined. */</span>
<a name="l04942"></a>04942 <span class="comment">/* AC_HYSMODE0_bp  Predefined. */</span>
<a name="l04943"></a>04943 <span class="comment">/* AC_HYSMODE1_bm  Predefined. */</span>
<a name="l04944"></a>04944 <span class="comment">/* AC_HYSMODE1_bp  Predefined. */</span>
<a name="l04945"></a>04945 
<a name="l04946"></a>04946 <span class="comment">/* AC_ENABLE_bm  Predefined. */</span>
<a name="l04947"></a>04947 <span class="comment">/* AC_ENABLE_bp  Predefined. */</span>
<a name="l04948"></a>04948 
<a name="l04949"></a>04949 
<a name="l04950"></a>04950 <span class="comment">/* AC.AC0MUXCTRL  bit masks and bit positions */</span>
<a name="l04951"></a><a class="code" href="iox128a1_8h.html#a00d3afc77fe8785e7d151240e5ea02f8">04951</a> <span class="preprocessor">#define AC_MUXPOS_gm  0x38  </span><span class="comment">/* MUX Positive Input group mask. */</span>
<a name="l04952"></a><a class="code" href="iox128a1_8h.html#ad2577afdcfa369c4c79ed4dcfaa9ab1a">04952</a> <span class="preprocessor">#define AC_MUXPOS_gp  3  </span><span class="comment">/* MUX Positive Input group position. */</span>
<a name="l04953"></a><a class="code" href="iox128a1_8h.html#a74bc168878b6085beedbe48b356a75b2">04953</a> <span class="preprocessor">#define AC_MUXPOS0_bm  (1&lt;&lt;3)  </span><span class="comment">/* MUX Positive Input bit 0 mask. */</span>
<a name="l04954"></a><a class="code" href="iox128a1_8h.html#a0dbd5a0ae626cd3c39e6a9768af65291">04954</a> <span class="preprocessor">#define AC_MUXPOS0_bp  3  </span><span class="comment">/* MUX Positive Input bit 0 position. */</span>
<a name="l04955"></a><a class="code" href="iox128a1_8h.html#aded3412795801f49dedde68f857ae6d8">04955</a> <span class="preprocessor">#define AC_MUXPOS1_bm  (1&lt;&lt;4)  </span><span class="comment">/* MUX Positive Input bit 1 mask. */</span>
<a name="l04956"></a><a class="code" href="iox128a1_8h.html#a7aa0cca47636ee983e737442e0a8a2d1">04956</a> <span class="preprocessor">#define AC_MUXPOS1_bp  4  </span><span class="comment">/* MUX Positive Input bit 1 position. */</span>
<a name="l04957"></a><a class="code" href="iox128a1_8h.html#a042127f1c3517f88626f9d5992d7dbc8">04957</a> <span class="preprocessor">#define AC_MUXPOS2_bm  (1&lt;&lt;5)  </span><span class="comment">/* MUX Positive Input bit 2 mask. */</span>
<a name="l04958"></a><a class="code" href="iox128a1_8h.html#a85ad0c34fb359a8afd78fa5820e65435">04958</a> <span class="preprocessor">#define AC_MUXPOS2_bp  5  </span><span class="comment">/* MUX Positive Input bit 2 position. */</span>
<a name="l04959"></a>04959 
<a name="l04960"></a><a class="code" href="iox128a1_8h.html#a410f64a7d80bf396aa204ee9cdca40e2">04960</a> <span class="preprocessor">#define AC_MUXNEG_gm  0x07  </span><span class="comment">/* MUX Negative Input group mask. */</span>
<a name="l04961"></a><a class="code" href="iox128a1_8h.html#a66fd7b5b81e42606e1024e7ae6ba2a1c">04961</a> <span class="preprocessor">#define AC_MUXNEG_gp  0  </span><span class="comment">/* MUX Negative Input group position. */</span>
<a name="l04962"></a><a class="code" href="iox128a1_8h.html#a514532940885ce3a7f94478d2cbc6318">04962</a> <span class="preprocessor">#define AC_MUXNEG0_bm  (1&lt;&lt;0)  </span><span class="comment">/* MUX Negative Input bit 0 mask. */</span>
<a name="l04963"></a><a class="code" href="iox128a1_8h.html#aad00bdde677373412c718bc061f959ad">04963</a> <span class="preprocessor">#define AC_MUXNEG0_bp  0  </span><span class="comment">/* MUX Negative Input bit 0 position. */</span>
<a name="l04964"></a><a class="code" href="iox128a1_8h.html#ab8b25077c642dd093b3d677ab31da3bf">04964</a> <span class="preprocessor">#define AC_MUXNEG1_bm  (1&lt;&lt;1)  </span><span class="comment">/* MUX Negative Input bit 1 mask. */</span>
<a name="l04965"></a><a class="code" href="iox128a1_8h.html#a43c02677f70ea957b0c629d644ec3ff4">04965</a> <span class="preprocessor">#define AC_MUXNEG1_bp  1  </span><span class="comment">/* MUX Negative Input bit 1 position. */</span>
<a name="l04966"></a><a class="code" href="iox128a1_8h.html#a84a9e61cb83f52daf0694e508a6ccc87">04966</a> <span class="preprocessor">#define AC_MUXNEG2_bm  (1&lt;&lt;2)  </span><span class="comment">/* MUX Negative Input bit 2 mask. */</span>
<a name="l04967"></a><a class="code" href="iox128a1_8h.html#a8bdd5530cc4d2089047933e4aac7843a">04967</a> <span class="preprocessor">#define AC_MUXNEG2_bp  2  </span><span class="comment">/* MUX Negative Input bit 2 position. */</span>
<a name="l04968"></a>04968 
<a name="l04969"></a>04969 
<a name="l04970"></a>04970 <span class="comment">/* AC.AC1MUXCTRL  bit masks and bit positions */</span>
<a name="l04971"></a>04971 <span class="comment">/* AC_MUXPOS_gm  Predefined. */</span>
<a name="l04972"></a>04972 <span class="comment">/* AC_MUXPOS_gp  Predefined. */</span>
<a name="l04973"></a>04973 <span class="comment">/* AC_MUXPOS0_bm  Predefined. */</span>
<a name="l04974"></a>04974 <span class="comment">/* AC_MUXPOS0_bp  Predefined. */</span>
<a name="l04975"></a>04975 <span class="comment">/* AC_MUXPOS1_bm  Predefined. */</span>
<a name="l04976"></a>04976 <span class="comment">/* AC_MUXPOS1_bp  Predefined. */</span>
<a name="l04977"></a>04977 <span class="comment">/* AC_MUXPOS2_bm  Predefined. */</span>
<a name="l04978"></a>04978 <span class="comment">/* AC_MUXPOS2_bp  Predefined. */</span>
<a name="l04979"></a>04979 
<a name="l04980"></a>04980 <span class="comment">/* AC_MUXNEG_gm  Predefined. */</span>
<a name="l04981"></a>04981 <span class="comment">/* AC_MUXNEG_gp  Predefined. */</span>
<a name="l04982"></a>04982 <span class="comment">/* AC_MUXNEG0_bm  Predefined. */</span>
<a name="l04983"></a>04983 <span class="comment">/* AC_MUXNEG0_bp  Predefined. */</span>
<a name="l04984"></a>04984 <span class="comment">/* AC_MUXNEG1_bm  Predefined. */</span>
<a name="l04985"></a>04985 <span class="comment">/* AC_MUXNEG1_bp  Predefined. */</span>
<a name="l04986"></a>04986 <span class="comment">/* AC_MUXNEG2_bm  Predefined. */</span>
<a name="l04987"></a>04987 <span class="comment">/* AC_MUXNEG2_bp  Predefined. */</span>
<a name="l04988"></a>04988 
<a name="l04989"></a>04989 
<a name="l04990"></a>04990 <span class="comment">/* AC.CTRLA  bit masks and bit positions */</span>
<a name="l04991"></a><a class="code" href="iox128a1_8h.html#a263387500a83b8649a0c26df9a6cfdc9">04991</a> <span class="preprocessor">#define AC_AC0OUT_bm  0x01  </span><span class="comment">/* Comparator 0 Output Enable bit mask. */</span>
<a name="l04992"></a><a class="code" href="iox128a1_8h.html#a481c45d5a268d5d575510f4c059b3e85">04992</a> <span class="preprocessor">#define AC_AC0OUT_bp  0  </span><span class="comment">/* Comparator 0 Output Enable bit position. */</span>
<a name="l04993"></a>04993 
<a name="l04994"></a>04994 
<a name="l04995"></a>04995 <span class="comment">/* AC.CTRLB  bit masks and bit positions */</span>
<a name="l04996"></a><a class="code" href="iox128a1_8h.html#a7bbea9d4e9b0080454e28a5131a590fc">04996</a> <span class="preprocessor">#define AC_SCALEFAC_gm  0x3F  </span><span class="comment">/* VCC Voltage Scaler Factor group mask. */</span>
<a name="l04997"></a><a class="code" href="iox128a1_8h.html#a3a1ee11e32bffecc1cba2459157dbcaf">04997</a> <span class="preprocessor">#define AC_SCALEFAC_gp  0  </span><span class="comment">/* VCC Voltage Scaler Factor group position. */</span>
<a name="l04998"></a><a class="code" href="iox128a1_8h.html#aa2f9505288b8a0931a21e0c5ce1f2ac9">04998</a> <span class="preprocessor">#define AC_SCALEFAC0_bm  (1&lt;&lt;0)  </span><span class="comment">/* VCC Voltage Scaler Factor bit 0 mask. */</span>
<a name="l04999"></a><a class="code" href="iox128a1_8h.html#a5f1bf56666f9041d978947eb338f922a">04999</a> <span class="preprocessor">#define AC_SCALEFAC0_bp  0  </span><span class="comment">/* VCC Voltage Scaler Factor bit 0 position. */</span>
<a name="l05000"></a><a class="code" href="iox128a1_8h.html#a5a36504696014f1e04979f92b39f36db">05000</a> <span class="preprocessor">#define AC_SCALEFAC1_bm  (1&lt;&lt;1)  </span><span class="comment">/* VCC Voltage Scaler Factor bit 1 mask. */</span>
<a name="l05001"></a><a class="code" href="iox128a1_8h.html#a93070c98d1e64a33ae26389794c04d01">05001</a> <span class="preprocessor">#define AC_SCALEFAC1_bp  1  </span><span class="comment">/* VCC Voltage Scaler Factor bit 1 position. */</span>
<a name="l05002"></a><a class="code" href="iox128a1_8h.html#aa86a7ba1bd911497230510aa24b8d7a2">05002</a> <span class="preprocessor">#define AC_SCALEFAC2_bm  (1&lt;&lt;2)  </span><span class="comment">/* VCC Voltage Scaler Factor bit 2 mask. */</span>
<a name="l05003"></a><a class="code" href="iox128a1_8h.html#ab2d98946857e1d302c90d64ddc9bdc2d">05003</a> <span class="preprocessor">#define AC_SCALEFAC2_bp  2  </span><span class="comment">/* VCC Voltage Scaler Factor bit 2 position. */</span>
<a name="l05004"></a><a class="code" href="iox128a1_8h.html#a85eb8f3edde346466c19c151a8807921">05004</a> <span class="preprocessor">#define AC_SCALEFAC3_bm  (1&lt;&lt;3)  </span><span class="comment">/* VCC Voltage Scaler Factor bit 3 mask. */</span>
<a name="l05005"></a><a class="code" href="iox128a1_8h.html#a7938ccd50698612f332f18e5ed30b74b">05005</a> <span class="preprocessor">#define AC_SCALEFAC3_bp  3  </span><span class="comment">/* VCC Voltage Scaler Factor bit 3 position. */</span>
<a name="l05006"></a><a class="code" href="iox128a1_8h.html#a0aedc099c4db2550ce43540a9d5ca0b1">05006</a> <span class="preprocessor">#define AC_SCALEFAC4_bm  (1&lt;&lt;4)  </span><span class="comment">/* VCC Voltage Scaler Factor bit 4 mask. */</span>
<a name="l05007"></a><a class="code" href="iox128a1_8h.html#a52e3a10d4af2d59b2fb64c32aaa09ed4">05007</a> <span class="preprocessor">#define AC_SCALEFAC4_bp  4  </span><span class="comment">/* VCC Voltage Scaler Factor bit 4 position. */</span>
<a name="l05008"></a><a class="code" href="iox128a1_8h.html#a0bccfe8e77c33131dab769be63b60868">05008</a> <span class="preprocessor">#define AC_SCALEFAC5_bm  (1&lt;&lt;5)  </span><span class="comment">/* VCC Voltage Scaler Factor bit 5 mask. */</span>
<a name="l05009"></a><a class="code" href="iox128a1_8h.html#a69f3028819f85a18aa6dea0d1a8bb0ea">05009</a> <span class="preprocessor">#define AC_SCALEFAC5_bp  5  </span><span class="comment">/* VCC Voltage Scaler Factor bit 5 position. */</span>
<a name="l05010"></a>05010 
<a name="l05011"></a>05011 
<a name="l05012"></a>05012 <span class="comment">/* AC.WINCTRL  bit masks and bit positions */</span>
<a name="l05013"></a><a class="code" href="iox128a1_8h.html#acbc14c4274cde2e98eca5fada432744b">05013</a> <span class="preprocessor">#define AC_WEN_bm  0x10  </span><span class="comment">/* Window Mode Enable bit mask. */</span>
<a name="l05014"></a><a class="code" href="iox128a1_8h.html#ab05852dc4b56ffa235d0f0b87ca2339b">05014</a> <span class="preprocessor">#define AC_WEN_bp  4  </span><span class="comment">/* Window Mode Enable bit position. */</span>
<a name="l05015"></a>05015 
<a name="l05016"></a><a class="code" href="iox128a1_8h.html#a271980c108c3c147e500bf7c9037fa72">05016</a> <span class="preprocessor">#define AC_WINTMODE_gm  0x0C  </span><span class="comment">/* Window Interrupt Mode group mask. */</span>
<a name="l05017"></a><a class="code" href="iox128a1_8h.html#a4e6f5c7eebb940029ec1e41111f05aa5">05017</a> <span class="preprocessor">#define AC_WINTMODE_gp  2  </span><span class="comment">/* Window Interrupt Mode group position. */</span>
<a name="l05018"></a><a class="code" href="iox128a1_8h.html#ad539aa0846b27c643c9b9be80b25c6cf">05018</a> <span class="preprocessor">#define AC_WINTMODE0_bm  (1&lt;&lt;2)  </span><span class="comment">/* Window Interrupt Mode bit 0 mask. */</span>
<a name="l05019"></a><a class="code" href="iox128a1_8h.html#a77d73ff9ca6cb322ed5faca8f38e49b8">05019</a> <span class="preprocessor">#define AC_WINTMODE0_bp  2  </span><span class="comment">/* Window Interrupt Mode bit 0 position. */</span>
<a name="l05020"></a><a class="code" href="iox128a1_8h.html#a5328b0abcb3759fb2c09335f46d8c084">05020</a> <span class="preprocessor">#define AC_WINTMODE1_bm  (1&lt;&lt;3)  </span><span class="comment">/* Window Interrupt Mode bit 1 mask. */</span>
<a name="l05021"></a><a class="code" href="iox128a1_8h.html#a9920453e80f6025196206248a1a66681">05021</a> <span class="preprocessor">#define AC_WINTMODE1_bp  3  </span><span class="comment">/* Window Interrupt Mode bit 1 position. */</span>
<a name="l05022"></a>05022 
<a name="l05023"></a><a class="code" href="iox128a1_8h.html#a27a5c1e53a581632f370f660f0872fd3">05023</a> <span class="preprocessor">#define AC_WINTLVL_gm  0x03  </span><span class="comment">/* Window Interrupt Level group mask. */</span>
<a name="l05024"></a><a class="code" href="iox128a1_8h.html#add5e908e5ab324415aa5c2ce2c75032c">05024</a> <span class="preprocessor">#define AC_WINTLVL_gp  0  </span><span class="comment">/* Window Interrupt Level group position. */</span>
<a name="l05025"></a><a class="code" href="iox128a1_8h.html#a06a031d7cc49a911cfd7fe35b5130d3b">05025</a> <span class="preprocessor">#define AC_WINTLVL0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Window Interrupt Level bit 0 mask. */</span>
<a name="l05026"></a><a class="code" href="iox128a1_8h.html#a7d1e170a76d7d26735ce91c2cd907280">05026</a> <span class="preprocessor">#define AC_WINTLVL0_bp  0  </span><span class="comment">/* Window Interrupt Level bit 0 position. */</span>
<a name="l05027"></a><a class="code" href="iox128a1_8h.html#a1b8d37e417db25594037857f45ebe89b">05027</a> <span class="preprocessor">#define AC_WINTLVL1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Window Interrupt Level bit 1 mask. */</span>
<a name="l05028"></a><a class="code" href="iox128a1_8h.html#a86453124978aa37b79f3cc7f3f402ce9">05028</a> <span class="preprocessor">#define AC_WINTLVL1_bp  1  </span><span class="comment">/* Window Interrupt Level bit 1 position. */</span>
<a name="l05029"></a>05029 
<a name="l05030"></a>05030 
<a name="l05031"></a>05031 <span class="comment">/* AC.STATUS  bit masks and bit positions */</span>
<a name="l05032"></a><a class="code" href="iox128a1_8h.html#a2897d18d1c9a88a61d28998c4d41d8bf">05032</a> <span class="preprocessor">#define AC_WSTATE_gm  0xC0  </span><span class="comment">/* Window Mode State group mask. */</span>
<a name="l05033"></a><a class="code" href="iox128a1_8h.html#abccf30dee970650f4c3b088fbf476ba1">05033</a> <span class="preprocessor">#define AC_WSTATE_gp  6  </span><span class="comment">/* Window Mode State group position. */</span>
<a name="l05034"></a><a class="code" href="iox128a1_8h.html#a7333bb9434ea55cecb213ccdf8941024">05034</a> <span class="preprocessor">#define AC_WSTATE0_bm  (1&lt;&lt;6)  </span><span class="comment">/* Window Mode State bit 0 mask. */</span>
<a name="l05035"></a><a class="code" href="iox128a1_8h.html#afda46e31e1bc9a00d39da174912f7be4">05035</a> <span class="preprocessor">#define AC_WSTATE0_bp  6  </span><span class="comment">/* Window Mode State bit 0 position. */</span>
<a name="l05036"></a><a class="code" href="iox128a1_8h.html#abb62f48b22353fc718064c3b6a742f1f">05036</a> <span class="preprocessor">#define AC_WSTATE1_bm  (1&lt;&lt;7)  </span><span class="comment">/* Window Mode State bit 1 mask. */</span>
<a name="l05037"></a><a class="code" href="iox128a1_8h.html#a55cc7201c789f0bf6ece76de693b7984">05037</a> <span class="preprocessor">#define AC_WSTATE1_bp  7  </span><span class="comment">/* Window Mode State bit 1 position. */</span>
<a name="l05038"></a>05038 
<a name="l05039"></a><a class="code" href="iox128a1_8h.html#ae3a8c3924b7598bb69cb13877d0f5acd">05039</a> <span class="preprocessor">#define AC_AC1STATE_bm  0x20  </span><span class="comment">/* Comparator 1 State bit mask. */</span>
<a name="l05040"></a><a class="code" href="iox128a1_8h.html#a8a9f5eb134984b7f16e53cc239e60560">05040</a> <span class="preprocessor">#define AC_AC1STATE_bp  5  </span><span class="comment">/* Comparator 1 State bit position. */</span>
<a name="l05041"></a>05041 
<a name="l05042"></a><a class="code" href="iox128a1_8h.html#a7914bcc0023db48546045abef41b6527">05042</a> <span class="preprocessor">#define AC_AC0STATE_bm  0x10  </span><span class="comment">/* Comparator 0 State bit mask. */</span>
<a name="l05043"></a><a class="code" href="iox128a1_8h.html#ad54c812b3a57f113792ec7632f83a7c7">05043</a> <span class="preprocessor">#define AC_AC0STATE_bp  4  </span><span class="comment">/* Comparator 0 State bit position. */</span>
<a name="l05044"></a>05044 
<a name="l05045"></a><a class="code" href="iox128a1_8h.html#a2e860e64d591aecfbeda3624c6a57f83">05045</a> <span class="preprocessor">#define AC_WIF_bm  0x04  </span><span class="comment">/* Window Mode Interrupt Flag bit mask. */</span>
<a name="l05046"></a><a class="code" href="iox128a1_8h.html#a9f89ff8b935332ee1245b5b7665a1212">05046</a> <span class="preprocessor">#define AC_WIF_bp  2  </span><span class="comment">/* Window Mode Interrupt Flag bit position. */</span>
<a name="l05047"></a>05047 
<a name="l05048"></a><a class="code" href="iox128a1_8h.html#a38879aa5a6dae8e348e47517388fb809">05048</a> <span class="preprocessor">#define AC_AC1IF_bm  0x02  </span><span class="comment">/* Comparator 1 Interrupt Flag bit mask. */</span>
<a name="l05049"></a><a class="code" href="iox128a1_8h.html#ac3e30cc395fa0272f6964e837f6f736b">05049</a> <span class="preprocessor">#define AC_AC1IF_bp  1  </span><span class="comment">/* Comparator 1 Interrupt Flag bit position. */</span>
<a name="l05050"></a>05050 
<a name="l05051"></a><a class="code" href="iox128a1_8h.html#a049b1813cd7469320057f954c4abee98">05051</a> <span class="preprocessor">#define AC_AC0IF_bm  0x01  </span><span class="comment">/* Comparator 0 Interrupt Flag bit mask. */</span>
<a name="l05052"></a><a class="code" href="iox128a1_8h.html#a417096cfcd38ed026e4931701be43ef3">05052</a> <span class="preprocessor">#define AC_AC0IF_bp  0  </span><span class="comment">/* Comparator 0 Interrupt Flag bit position. */</span>
<a name="l05053"></a>05053 
<a name="l05054"></a>05054 
<a name="l05055"></a>05055 <span class="comment">/* ADC - Analog/Digital Converter */</span>
<a name="l05056"></a>05056 <span class="comment">/* ADC_CH.CTRL  bit masks and bit positions */</span>
<a name="l05057"></a><a class="code" href="iox128a1_8h.html#af460803a123db47111e5bb48974b2e47">05057</a> <span class="preprocessor">#define ADC_CH_START_bm  0x80  </span><span class="comment">/* Channel Start Conversion bit mask. */</span>
<a name="l05058"></a><a class="code" href="iox128a1_8h.html#a0da5847353780375a4b3797e346eec43">05058</a> <span class="preprocessor">#define ADC_CH_START_bp  7  </span><span class="comment">/* Channel Start Conversion bit position. */</span>
<a name="l05059"></a>05059 
<a name="l05060"></a><a class="code" href="iox128a1_8h.html#ad274b4ae48463fca68e625a7f2c49a80">05060</a> <span class="preprocessor">#define ADC_CH_GAINFAC_gm  0x1C  </span><span class="comment">/* Gain Factor group mask. */</span>
<a name="l05061"></a><a class="code" href="iox128a1_8h.html#a3b31f6b4b4c05603a631e70f1e36a750">05061</a> <span class="preprocessor">#define ADC_CH_GAINFAC_gp  2  </span><span class="comment">/* Gain Factor group position. */</span>
<a name="l05062"></a><a class="code" href="iox128a1_8h.html#ad6018f34448f548dd27a72ac410b4d47">05062</a> <span class="preprocessor">#define ADC_CH_GAINFAC0_bm  (1&lt;&lt;2)  </span><span class="comment">/* Gain Factor bit 0 mask. */</span>
<a name="l05063"></a><a class="code" href="iox128a1_8h.html#aa4457d22774560ad490fe672481626a2">05063</a> <span class="preprocessor">#define ADC_CH_GAINFAC0_bp  2  </span><span class="comment">/* Gain Factor bit 0 position. */</span>
<a name="l05064"></a><a class="code" href="iox128a1_8h.html#a8ba8d5463fd4588f235135335689288e">05064</a> <span class="preprocessor">#define ADC_CH_GAINFAC1_bm  (1&lt;&lt;3)  </span><span class="comment">/* Gain Factor bit 1 mask. */</span>
<a name="l05065"></a><a class="code" href="iox128a1_8h.html#a42550928c2ef71a599670b3c01d9fd9b">05065</a> <span class="preprocessor">#define ADC_CH_GAINFAC1_bp  3  </span><span class="comment">/* Gain Factor bit 1 position. */</span>
<a name="l05066"></a><a class="code" href="iox128a1_8h.html#a02add049ae9cd320d2aa17bb32932794">05066</a> <span class="preprocessor">#define ADC_CH_GAINFAC2_bm  (1&lt;&lt;4)  </span><span class="comment">/* Gain Factor bit 2 mask. */</span>
<a name="l05067"></a><a class="code" href="iox128a1_8h.html#a9ebbc8bc5e72e4904003d336fc8c248a">05067</a> <span class="preprocessor">#define ADC_CH_GAINFAC2_bp  4  </span><span class="comment">/* Gain Factor bit 2 position. */</span>
<a name="l05068"></a>05068 
<a name="l05069"></a><a class="code" href="iox128a1_8h.html#a526bb2bb5edcf3a02b942bba37554660">05069</a> <span class="preprocessor">#define ADC_CH_INPUTMODE_gm  0x03  </span><span class="comment">/* Input Mode Select group mask. */</span>
<a name="l05070"></a><a class="code" href="iox128a1_8h.html#a1a3c72d89cf33a7620a9a523fceeaa48">05070</a> <span class="preprocessor">#define ADC_CH_INPUTMODE_gp  0  </span><span class="comment">/* Input Mode Select group position. */</span>
<a name="l05071"></a><a class="code" href="iox128a1_8h.html#ac7b1edfed14c0ff3c56bb597c347f77e">05071</a> <span class="preprocessor">#define ADC_CH_INPUTMODE0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Input Mode Select bit 0 mask. */</span>
<a name="l05072"></a><a class="code" href="iox128a1_8h.html#ac292b63cc47c6bc801f06bcea2f097cc">05072</a> <span class="preprocessor">#define ADC_CH_INPUTMODE0_bp  0  </span><span class="comment">/* Input Mode Select bit 0 position. */</span>
<a name="l05073"></a><a class="code" href="iox128a1_8h.html#ac0e0d5e1f1d810738aca323e74ea45f5">05073</a> <span class="preprocessor">#define ADC_CH_INPUTMODE1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Input Mode Select bit 1 mask. */</span>
<a name="l05074"></a><a class="code" href="iox128a1_8h.html#a6a49afc690868cca9f58dee1b7211d52">05074</a> <span class="preprocessor">#define ADC_CH_INPUTMODE1_bp  1  </span><span class="comment">/* Input Mode Select bit 1 position. */</span>
<a name="l05075"></a>05075 
<a name="l05076"></a>05076 
<a name="l05077"></a>05077 <span class="comment">/* ADC_CH.MUXCTRL  bit masks and bit positions */</span>
<a name="l05078"></a><a class="code" href="iox128a1_8h.html#aec94ec870517ef5a08dfbbb3d7c42152">05078</a> <span class="preprocessor">#define ADC_CH_MUXPOS_gm  0x78  </span><span class="comment">/* Positive Input Select group mask. */</span>
<a name="l05079"></a><a class="code" href="iox128a1_8h.html#a2ec64a100d37c4e04ce7be5b195ad466">05079</a> <span class="preprocessor">#define ADC_CH_MUXPOS_gp  3  </span><span class="comment">/* Positive Input Select group position. */</span>
<a name="l05080"></a><a class="code" href="iox128a1_8h.html#a05f7862e8be0fd04a16f48c94f25ecbb">05080</a> <span class="preprocessor">#define ADC_CH_MUXPOS0_bm  (1&lt;&lt;3)  </span><span class="comment">/* Positive Input Select bit 0 mask. */</span>
<a name="l05081"></a><a class="code" href="iox128a1_8h.html#ae03853d4f7318a7244b4af0651cee5c9">05081</a> <span class="preprocessor">#define ADC_CH_MUXPOS0_bp  3  </span><span class="comment">/* Positive Input Select bit 0 position. */</span>
<a name="l05082"></a><a class="code" href="iox128a1_8h.html#aeb6f9587f589ff89ef67273e9eb99562">05082</a> <span class="preprocessor">#define ADC_CH_MUXPOS1_bm  (1&lt;&lt;4)  </span><span class="comment">/* Positive Input Select bit 1 mask. */</span>
<a name="l05083"></a><a class="code" href="iox128a1_8h.html#a932722a5c7891bdfcfdbcf0c7278c77f">05083</a> <span class="preprocessor">#define ADC_CH_MUXPOS1_bp  4  </span><span class="comment">/* Positive Input Select bit 1 position. */</span>
<a name="l05084"></a><a class="code" href="iox128a1_8h.html#a5c9b3847be54ba43255fb3a637333d15">05084</a> <span class="preprocessor">#define ADC_CH_MUXPOS2_bm  (1&lt;&lt;5)  </span><span class="comment">/* Positive Input Select bit 2 mask. */</span>
<a name="l05085"></a><a class="code" href="iox128a1_8h.html#abc6b309d57707f2725dceb939b82131c">05085</a> <span class="preprocessor">#define ADC_CH_MUXPOS2_bp  5  </span><span class="comment">/* Positive Input Select bit 2 position. */</span>
<a name="l05086"></a><a class="code" href="iox128a1_8h.html#ab0123ec258dae1a2795b1db57840800d">05086</a> <span class="preprocessor">#define ADC_CH_MUXPOS3_bm  (1&lt;&lt;6)  </span><span class="comment">/* Positive Input Select bit 3 mask. */</span>
<a name="l05087"></a><a class="code" href="iox128a1_8h.html#ac649065c169ffe1cd8501c5af0930d72">05087</a> <span class="preprocessor">#define ADC_CH_MUXPOS3_bp  6  </span><span class="comment">/* Positive Input Select bit 3 position. */</span>
<a name="l05088"></a>05088 
<a name="l05089"></a><a class="code" href="iox128a1_8h.html#aabe7c66c1d600699ead5a289f5f00bb9">05089</a> <span class="preprocessor">#define ADC_CH_MUXINT_gm  0x78  </span><span class="comment">/* Internal Input Select group mask. */</span>
<a name="l05090"></a><a class="code" href="iox128a1_8h.html#a75ce137e6bc1c81c4d5e0a2b1e6d927d">05090</a> <span class="preprocessor">#define ADC_CH_MUXINT_gp  3  </span><span class="comment">/* Internal Input Select group position. */</span>
<a name="l05091"></a><a class="code" href="iox128a1_8h.html#a0c6faf30e9ea18486846a74e17a1417b">05091</a> <span class="preprocessor">#define ADC_CH_MUXINT0_bm  (1&lt;&lt;3)  </span><span class="comment">/* Internal Input Select bit 0 mask. */</span>
<a name="l05092"></a><a class="code" href="iox128a1_8h.html#ab99b019ff4cad37efe2063b7a9dd3185">05092</a> <span class="preprocessor">#define ADC_CH_MUXINT0_bp  3  </span><span class="comment">/* Internal Input Select bit 0 position. */</span>
<a name="l05093"></a><a class="code" href="iox128a1_8h.html#a863910ad4ea1b3b9b23e36059c02eb0d">05093</a> <span class="preprocessor">#define ADC_CH_MUXINT1_bm  (1&lt;&lt;4)  </span><span class="comment">/* Internal Input Select bit 1 mask. */</span>
<a name="l05094"></a><a class="code" href="iox128a1_8h.html#a93f1353e3aaf5ae64311608ffba7e326">05094</a> <span class="preprocessor">#define ADC_CH_MUXINT1_bp  4  </span><span class="comment">/* Internal Input Select bit 1 position. */</span>
<a name="l05095"></a><a class="code" href="iox128a1_8h.html#a011047c9a1a7dccde63ebfc4b0cf7f4e">05095</a> <span class="preprocessor">#define ADC_CH_MUXINT2_bm  (1&lt;&lt;5)  </span><span class="comment">/* Internal Input Select bit 2 mask. */</span>
<a name="l05096"></a><a class="code" href="iox128a1_8h.html#acb3ffaadeae5f25679533a1ac086dbee">05096</a> <span class="preprocessor">#define ADC_CH_MUXINT2_bp  5  </span><span class="comment">/* Internal Input Select bit 2 position. */</span>
<a name="l05097"></a><a class="code" href="iox128a1_8h.html#aa61076c9139661df0bda977d576a45e1">05097</a> <span class="preprocessor">#define ADC_CH_MUXINT3_bm  (1&lt;&lt;6)  </span><span class="comment">/* Internal Input Select bit 3 mask. */</span>
<a name="l05098"></a><a class="code" href="iox128a1_8h.html#a3033cd6e13852865c4b3e438822a190e">05098</a> <span class="preprocessor">#define ADC_CH_MUXINT3_bp  6  </span><span class="comment">/* Internal Input Select bit 3 position. */</span>
<a name="l05099"></a>05099 
<a name="l05100"></a><a class="code" href="iox128a1_8h.html#ab3958fd167fa0b113e4e5a30c98c4193">05100</a> <span class="preprocessor">#define ADC_CH_MUXNEG_gm  0x03  </span><span class="comment">/* Negative Input Select group mask. */</span>
<a name="l05101"></a><a class="code" href="iox128a1_8h.html#a2eeebd2c43d329ac14309857b1904a8d">05101</a> <span class="preprocessor">#define ADC_CH_MUXNEG_gp  0  </span><span class="comment">/* Negative Input Select group position. */</span>
<a name="l05102"></a><a class="code" href="iox128a1_8h.html#a5f84a8547629cad63d4a3af911a82224">05102</a> <span class="preprocessor">#define ADC_CH_MUXNEG0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Negative Input Select bit 0 mask. */</span>
<a name="l05103"></a><a class="code" href="iox128a1_8h.html#af66cd0ae27fc48d90ed3ed1f50545de2">05103</a> <span class="preprocessor">#define ADC_CH_MUXNEG0_bp  0  </span><span class="comment">/* Negative Input Select bit 0 position. */</span>
<a name="l05104"></a><a class="code" href="iox128a1_8h.html#a2d4f023f5ed22344a00f0454f6af9b3a">05104</a> <span class="preprocessor">#define ADC_CH_MUXNEG1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Negative Input Select bit 1 mask. */</span>
<a name="l05105"></a><a class="code" href="iox128a1_8h.html#aabf5c405f9e82cbc2ddd6748ff4df4f5">05105</a> <span class="preprocessor">#define ADC_CH_MUXNEG1_bp  1  </span><span class="comment">/* Negative Input Select bit 1 position. */</span>
<a name="l05106"></a>05106 
<a name="l05107"></a>05107 
<a name="l05108"></a>05108 <span class="comment">/* ADC_CH.INTCTRL  bit masks and bit positions */</span>
<a name="l05109"></a><a class="code" href="iox128a1_8h.html#afcb35dc04a895d9c754b12d03d13bb66">05109</a> <span class="preprocessor">#define ADC_CH_INTMODE_gm  0x0C  </span><span class="comment">/* Interrupt Mode group mask. */</span>
<a name="l05110"></a><a class="code" href="iox128a1_8h.html#a0b4e03e18db7bc7dcef5772f578f5a1f">05110</a> <span class="preprocessor">#define ADC_CH_INTMODE_gp  2  </span><span class="comment">/* Interrupt Mode group position. */</span>
<a name="l05111"></a><a class="code" href="iox128a1_8h.html#ab874f3e048fcd87b812a168ab151c7d2">05111</a> <span class="preprocessor">#define ADC_CH_INTMODE0_bm  (1&lt;&lt;2)  </span><span class="comment">/* Interrupt Mode bit 0 mask. */</span>
<a name="l05112"></a><a class="code" href="iox128a1_8h.html#ac519859866aebdbb2bf91a976d926e3e">05112</a> <span class="preprocessor">#define ADC_CH_INTMODE0_bp  2  </span><span class="comment">/* Interrupt Mode bit 0 position. */</span>
<a name="l05113"></a><a class="code" href="iox128a1_8h.html#a17737df037cb6e88e9d6d634fe5042ed">05113</a> <span class="preprocessor">#define ADC_CH_INTMODE1_bm  (1&lt;&lt;3)  </span><span class="comment">/* Interrupt Mode bit 1 mask. */</span>
<a name="l05114"></a><a class="code" href="iox128a1_8h.html#aef7cb938cdf4104111561cfa8d2010c7">05114</a> <span class="preprocessor">#define ADC_CH_INTMODE1_bp  3  </span><span class="comment">/* Interrupt Mode bit 1 position. */</span>
<a name="l05115"></a>05115 
<a name="l05116"></a><a class="code" href="iox128a1_8h.html#a1c341e30c6bd2120da85463bf452d3fa">05116</a> <span class="preprocessor">#define ADC_CH_INTLVL_gm  0x03  </span><span class="comment">/* Interrupt Level group mask. */</span>
<a name="l05117"></a><a class="code" href="iox128a1_8h.html#a585d3ceee04e52091ee97dfbe975c1b6">05117</a> <span class="preprocessor">#define ADC_CH_INTLVL_gp  0  </span><span class="comment">/* Interrupt Level group position. */</span>
<a name="l05118"></a><a class="code" href="iox128a1_8h.html#aae5e18bf91803b2d372736549d05f787">05118</a> <span class="preprocessor">#define ADC_CH_INTLVL0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Interrupt Level bit 0 mask. */</span>
<a name="l05119"></a><a class="code" href="iox128a1_8h.html#a0db39522256063a54d151dc1afda5960">05119</a> <span class="preprocessor">#define ADC_CH_INTLVL0_bp  0  </span><span class="comment">/* Interrupt Level bit 0 position. */</span>
<a name="l05120"></a><a class="code" href="iox128a1_8h.html#ab0497952a5e9df9d1a13fa6f476230dc">05120</a> <span class="preprocessor">#define ADC_CH_INTLVL1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Interrupt Level bit 1 mask. */</span>
<a name="l05121"></a><a class="code" href="iox128a1_8h.html#a84b8c6fae392125cd065776fcc2cc90f">05121</a> <span class="preprocessor">#define ADC_CH_INTLVL1_bp  1  </span><span class="comment">/* Interrupt Level bit 1 position. */</span>
<a name="l05122"></a>05122 
<a name="l05123"></a>05123 
<a name="l05124"></a>05124 <span class="comment">/* ADC_CH.INTFLAGS  bit masks and bit positions */</span>
<a name="l05125"></a><a class="code" href="iox128a1_8h.html#a29fe03f644a71ca6eb3670f2cafebd81">05125</a> <span class="preprocessor">#define ADC_CH_CHIF_bm  0x01  </span><span class="comment">/* Channel Interrupt Flag bit mask. */</span>
<a name="l05126"></a><a class="code" href="iox128a1_8h.html#a376fe8b0a3106477b6e9fa3c90e17c4f">05126</a> <span class="preprocessor">#define ADC_CH_CHIF_bp  0  </span><span class="comment">/* Channel Interrupt Flag bit position. */</span>
<a name="l05127"></a>05127 
<a name="l05128"></a>05128 
<a name="l05129"></a>05129 <span class="comment">/* ADC.CTRLA  bit masks and bit positions */</span>
<a name="l05130"></a><a class="code" href="iox128a1_8h.html#a1563a0c174a693d7c66ae3df9dacc1de">05130</a> <span class="preprocessor">#define ADC_DMASEL_gm  0xC0  </span><span class="comment">/* DMA Selection group mask. */</span>
<a name="l05131"></a><a class="code" href="iox128a1_8h.html#a30dde5bff9a24d331fec7e2a7453f4d2">05131</a> <span class="preprocessor">#define ADC_DMASEL_gp  6  </span><span class="comment">/* DMA Selection group position. */</span>
<a name="l05132"></a><a class="code" href="iox128a1_8h.html#ad8a57069656ede1e93d3463d800c0fe0">05132</a> <span class="preprocessor">#define ADC_DMASEL0_bm  (1&lt;&lt;6)  </span><span class="comment">/* DMA Selection bit 0 mask. */</span>
<a name="l05133"></a><a class="code" href="iox128a1_8h.html#a9228692de94a0eea6607f745ec40782c">05133</a> <span class="preprocessor">#define ADC_DMASEL0_bp  6  </span><span class="comment">/* DMA Selection bit 0 position. */</span>
<a name="l05134"></a><a class="code" href="iox128a1_8h.html#ab5fdac266f54efdc52df513269662d7f">05134</a> <span class="preprocessor">#define ADC_DMASEL1_bm  (1&lt;&lt;7)  </span><span class="comment">/* DMA Selection bit 1 mask. */</span>
<a name="l05135"></a><a class="code" href="iox128a1_8h.html#a977ff9d2f00c0ced9c0f67873935e239">05135</a> <span class="preprocessor">#define ADC_DMASEL1_bp  7  </span><span class="comment">/* DMA Selection bit 1 position. */</span>
<a name="l05136"></a>05136 
<a name="l05137"></a><a class="code" href="iox128a1_8h.html#a7186f19d8164d5ef7975eba59fe9baf5">05137</a> <span class="preprocessor">#define ADC_CH3START_bm  0x20  </span><span class="comment">/* Channel 3 Start Conversion bit mask. */</span>
<a name="l05138"></a><a class="code" href="iox128a1_8h.html#a5f7e53c8286950d80f15660271af12d2">05138</a> <span class="preprocessor">#define ADC_CH3START_bp  5  </span><span class="comment">/* Channel 3 Start Conversion bit position. */</span>
<a name="l05139"></a>05139 
<a name="l05140"></a><a class="code" href="iox128a1_8h.html#ad9b4bfee70d3a58c5513ac82bb46f9f6">05140</a> <span class="preprocessor">#define ADC_CH2START_bm  0x10  </span><span class="comment">/* Channel 2 Start Conversion bit mask. */</span>
<a name="l05141"></a><a class="code" href="iox128a1_8h.html#a8b82ea49e7550b92867a882cdc0a123c">05141</a> <span class="preprocessor">#define ADC_CH2START_bp  4  </span><span class="comment">/* Channel 2 Start Conversion bit position. */</span>
<a name="l05142"></a>05142 
<a name="l05143"></a><a class="code" href="iox128a1_8h.html#a22d9f0b8dae96f3a7fc19bf352280e10">05143</a> <span class="preprocessor">#define ADC_CH1START_bm  0x08  </span><span class="comment">/* Channel 1 Start Conversion bit mask. */</span>
<a name="l05144"></a><a class="code" href="iox128a1_8h.html#a6023e0be31316e7574a3caadf01dcdee">05144</a> <span class="preprocessor">#define ADC_CH1START_bp  3  </span><span class="comment">/* Channel 1 Start Conversion bit position. */</span>
<a name="l05145"></a>05145 
<a name="l05146"></a><a class="code" href="iox128a1_8h.html#a4e570d7063f59a6722a26eb2f681be1e">05146</a> <span class="preprocessor">#define ADC_CH0START_bm  0x04  </span><span class="comment">/* Channel 0 Start Conversion bit mask. */</span>
<a name="l05147"></a><a class="code" href="iox128a1_8h.html#a4fae071bed02be940c592badd821dd80">05147</a> <span class="preprocessor">#define ADC_CH0START_bp  2  </span><span class="comment">/* Channel 0 Start Conversion bit position. */</span>
<a name="l05148"></a>05148 
<a name="l05149"></a><a class="code" href="iox128a1_8h.html#a9cc55ec30f37e7f5a43952877f9c42d0">05149</a> <span class="preprocessor">#define ADC_FLUSH_bm  0x02  </span><span class="comment">/* Flush Pipeline bit mask. */</span>
<a name="l05150"></a><a class="code" href="iox128a1_8h.html#ab206539c091278b17d0b746bc9282418">05150</a> <span class="preprocessor">#define ADC_FLUSH_bp  1  </span><span class="comment">/* Flush Pipeline bit position. */</span>
<a name="l05151"></a>05151 
<a name="l05152"></a><a class="code" href="iox128a1_8h.html#a26b9c0a79005afc1e52438cf1ad923aa">05152</a> <span class="preprocessor">#define ADC_ENABLE_bm  0x01  </span><span class="comment">/* Enable ADC bit mask. */</span>
<a name="l05153"></a><a class="code" href="iox128a1_8h.html#a16700cd6ecab9cc5005a0219807f29fa">05153</a> <span class="preprocessor">#define ADC_ENABLE_bp  0  </span><span class="comment">/* Enable ADC bit position. */</span>
<a name="l05154"></a>05154 
<a name="l05155"></a>05155 
<a name="l05156"></a>05156 <span class="comment">/* ADC.CTRLB  bit masks and bit positions */</span>
<a name="l05157"></a><a class="code" href="iox128a1_8h.html#a3f98c98afd1c68163d08c3a0a9a45f75">05157</a> <span class="preprocessor">#define ADC_CONMODE_bm  0x10  </span><span class="comment">/* Conversion Mode bit mask. */</span>
<a name="l05158"></a><a class="code" href="iox128a1_8h.html#a41204ddcae8a16a1fda023786d377e7b">05158</a> <span class="preprocessor">#define ADC_CONMODE_bp  4  </span><span class="comment">/* Conversion Mode bit position. */</span>
<a name="l05159"></a>05159 
<a name="l05160"></a><a class="code" href="iox128a1_8h.html#a2343938a12314c957d7ecf615f61dea6">05160</a> <span class="preprocessor">#define ADC_FREERUN_bm  0x08  </span><span class="comment">/* Free Running Mode Enable bit mask. */</span>
<a name="l05161"></a><a class="code" href="iox128a1_8h.html#a1e5bee016f7eb3f37b689aed77c71eb5">05161</a> <span class="preprocessor">#define ADC_FREERUN_bp  3  </span><span class="comment">/* Free Running Mode Enable bit position. */</span>
<a name="l05162"></a>05162 
<a name="l05163"></a><a class="code" href="iox128a1_8h.html#a6e4c4a97326c6cad5f2f7c75f519a916">05163</a> <span class="preprocessor">#define ADC_RESOLUTION_gm  0x06  </span><span class="comment">/* Result Resolution group mask. */</span>
<a name="l05164"></a><a class="code" href="iox128a1_8h.html#aa25a0be0602e548e3bb472942315f687">05164</a> <span class="preprocessor">#define ADC_RESOLUTION_gp  1  </span><span class="comment">/* Result Resolution group position. */</span>
<a name="l05165"></a><a class="code" href="iox128a1_8h.html#ad259b318289b85ad245e15e2ce690454">05165</a> <span class="preprocessor">#define ADC_RESOLUTION0_bm  (1&lt;&lt;1)  </span><span class="comment">/* Result Resolution bit 0 mask. */</span>
<a name="l05166"></a><a class="code" href="iox128a1_8h.html#acbb2e19d6eecbd2608b02bd7f8faf870">05166</a> <span class="preprocessor">#define ADC_RESOLUTION0_bp  1  </span><span class="comment">/* Result Resolution bit 0 position. */</span>
<a name="l05167"></a><a class="code" href="iox128a1_8h.html#a3e947549bb243db8a84953073e0dc0d0">05167</a> <span class="preprocessor">#define ADC_RESOLUTION1_bm  (1&lt;&lt;2)  </span><span class="comment">/* Result Resolution bit 1 mask. */</span>
<a name="l05168"></a><a class="code" href="iox128a1_8h.html#a3516d7d339cc35a4aa2ce6a57c711d6d">05168</a> <span class="preprocessor">#define ADC_RESOLUTION1_bp  2  </span><span class="comment">/* Result Resolution bit 1 position. */</span>
<a name="l05169"></a>05169 
<a name="l05170"></a>05170 
<a name="l05171"></a>05171 <span class="comment">/* ADC.REFCTRL  bit masks and bit positions */</span>
<a name="l05172"></a><a class="code" href="iox128a1_8h.html#a8f008d3c40d2295506f5b974b3a23847">05172</a> <span class="preprocessor">#define ADC_REFSEL_gm  0x30  </span><span class="comment">/* Reference Selection group mask. */</span>
<a name="l05173"></a><a class="code" href="iox128a1_8h.html#a256f7f5fc40d6b8f1254eae199a3804a">05173</a> <span class="preprocessor">#define ADC_REFSEL_gp  4  </span><span class="comment">/* Reference Selection group position. */</span>
<a name="l05174"></a><a class="code" href="iox128a1_8h.html#ad5fac3211fd771d928f7ec26e066b161">05174</a> <span class="preprocessor">#define ADC_REFSEL0_bm  (1&lt;&lt;4)  </span><span class="comment">/* Reference Selection bit 0 mask. */</span>
<a name="l05175"></a><a class="code" href="iox128a1_8h.html#aacb0ca2ea17c77cef9bd76fed52a7458">05175</a> <span class="preprocessor">#define ADC_REFSEL0_bp  4  </span><span class="comment">/* Reference Selection bit 0 position. */</span>
<a name="l05176"></a><a class="code" href="iox128a1_8h.html#af47e2a9dc3b2ea61f50ebb733e18df38">05176</a> <span class="preprocessor">#define ADC_REFSEL1_bm  (1&lt;&lt;5)  </span><span class="comment">/* Reference Selection bit 1 mask. */</span>
<a name="l05177"></a><a class="code" href="iox128a1_8h.html#adabad5b142eb251195efb2e42a7c14b8">05177</a> <span class="preprocessor">#define ADC_REFSEL1_bp  5  </span><span class="comment">/* Reference Selection bit 1 position. */</span>
<a name="l05178"></a>05178 
<a name="l05179"></a><a class="code" href="iox128a1_8h.html#a595c86440ad430db4fa0cf1650717fe8">05179</a> <span class="preprocessor">#define ADC_BANDGAP_bm  0x02  </span><span class="comment">/* Bandgap enable bit mask. */</span>
<a name="l05180"></a><a class="code" href="iox128a1_8h.html#a9351b0452749440fd41a8a6d7747e677">05180</a> <span class="preprocessor">#define ADC_BANDGAP_bp  1  </span><span class="comment">/* Bandgap enable bit position. */</span>
<a name="l05181"></a>05181 
<a name="l05182"></a><a class="code" href="iox128a1_8h.html#a06a5a693e5164b86f845ac66b28d1b64">05182</a> <span class="preprocessor">#define ADC_TEMPREF_bm  0x01  </span><span class="comment">/* Temperature Reference Enable bit mask. */</span>
<a name="l05183"></a><a class="code" href="iox128a1_8h.html#a9cf01660f11b469c73b81b04b289d2ae">05183</a> <span class="preprocessor">#define ADC_TEMPREF_bp  0  </span><span class="comment">/* Temperature Reference Enable bit position. */</span>
<a name="l05184"></a>05184 
<a name="l05185"></a>05185 
<a name="l05186"></a>05186 <span class="comment">/* ADC.EVCTRL  bit masks and bit positions */</span>
<a name="l05187"></a><a class="code" href="iox128a1_8h.html#af0f213256ad8f25332f144f113b19e50">05187</a> <span class="preprocessor">#define ADC_SWEEP_gm  0xC0  </span><span class="comment">/* Channel Sweep Selection group mask. */</span>
<a name="l05188"></a><a class="code" href="iox128a1_8h.html#a26a8f5b204c60d6d32988a895236b821">05188</a> <span class="preprocessor">#define ADC_SWEEP_gp  6  </span><span class="comment">/* Channel Sweep Selection group position. */</span>
<a name="l05189"></a><a class="code" href="iox128a1_8h.html#a6077c5e88c0967867c1d75734753fc98">05189</a> <span class="preprocessor">#define ADC_SWEEP0_bm  (1&lt;&lt;6)  </span><span class="comment">/* Channel Sweep Selection bit 0 mask. */</span>
<a name="l05190"></a><a class="code" href="iox128a1_8h.html#a570a51c131764b50da3c68fe9f6e0b1e">05190</a> <span class="preprocessor">#define ADC_SWEEP0_bp  6  </span><span class="comment">/* Channel Sweep Selection bit 0 position. */</span>
<a name="l05191"></a><a class="code" href="iox128a1_8h.html#a85ecddb3785499cacc53c3b8a24ebd1c">05191</a> <span class="preprocessor">#define ADC_SWEEP1_bm  (1&lt;&lt;7)  </span><span class="comment">/* Channel Sweep Selection bit 1 mask. */</span>
<a name="l05192"></a><a class="code" href="iox128a1_8h.html#ad9fef28271252d6fe199396298092ffb">05192</a> <span class="preprocessor">#define ADC_SWEEP1_bp  7  </span><span class="comment">/* Channel Sweep Selection bit 1 position. */</span>
<a name="l05193"></a>05193 
<a name="l05194"></a><a class="code" href="iox128a1_8h.html#a2d9e7aced74ff9248a6e014916feabc7">05194</a> <span class="preprocessor">#define ADC_EVSEL_gm  0x38  </span><span class="comment">/* Event Input Select group mask. */</span>
<a name="l05195"></a><a class="code" href="iox128a1_8h.html#a33d7a37d64ee7eafd67ec6cf0783b71a">05195</a> <span class="preprocessor">#define ADC_EVSEL_gp  3  </span><span class="comment">/* Event Input Select group position. */</span>
<a name="l05196"></a><a class="code" href="iox128a1_8h.html#acaddf312af05796d73f7177184796c34">05196</a> <span class="preprocessor">#define ADC_EVSEL0_bm  (1&lt;&lt;3)  </span><span class="comment">/* Event Input Select bit 0 mask. */</span>
<a name="l05197"></a><a class="code" href="iox128a1_8h.html#a950aa3de2bcf47b30acff962858f7742">05197</a> <span class="preprocessor">#define ADC_EVSEL0_bp  3  </span><span class="comment">/* Event Input Select bit 0 position. */</span>
<a name="l05198"></a><a class="code" href="iox128a1_8h.html#a58cc065c9b20ea4b8835d3439efb76f5">05198</a> <span class="preprocessor">#define ADC_EVSEL1_bm  (1&lt;&lt;4)  </span><span class="comment">/* Event Input Select bit 1 mask. */</span>
<a name="l05199"></a><a class="code" href="iox128a1_8h.html#af82d3669a19f34ba68b675ac78c2e753">05199</a> <span class="preprocessor">#define ADC_EVSEL1_bp  4  </span><span class="comment">/* Event Input Select bit 1 position. */</span>
<a name="l05200"></a><a class="code" href="iox128a1_8h.html#aa5a951f0127dc2c85c6045f333304f71">05200</a> <span class="preprocessor">#define ADC_EVSEL2_bm  (1&lt;&lt;5)  </span><span class="comment">/* Event Input Select bit 2 mask. */</span>
<a name="l05201"></a><a class="code" href="iox128a1_8h.html#a60f1535b4e5b477db9fd3c5095ae4448">05201</a> <span class="preprocessor">#define ADC_EVSEL2_bp  5  </span><span class="comment">/* Event Input Select bit 2 position. */</span>
<a name="l05202"></a>05202 
<a name="l05203"></a><a class="code" href="iox128a1_8h.html#a105eb4fe09108da31e0d678bab291c89">05203</a> <span class="preprocessor">#define ADC_EVACT_gm  0x07  </span><span class="comment">/* Event Action Select group mask. */</span>
<a name="l05204"></a><a class="code" href="iox128a1_8h.html#aeb7d3037eae4accf4c414f1576d831d2">05204</a> <span class="preprocessor">#define ADC_EVACT_gp  0  </span><span class="comment">/* Event Action Select group position. */</span>
<a name="l05205"></a><a class="code" href="iox128a1_8h.html#aacd04d1495be1fcab837fb2b0d135cf4">05205</a> <span class="preprocessor">#define ADC_EVACT0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Event Action Select bit 0 mask. */</span>
<a name="l05206"></a><a class="code" href="iox128a1_8h.html#ae67089c3699bbc33c3318e1e0af15ba8">05206</a> <span class="preprocessor">#define ADC_EVACT0_bp  0  </span><span class="comment">/* Event Action Select bit 0 position. */</span>
<a name="l05207"></a><a class="code" href="iox128a1_8h.html#a34879b432b3bf9913592dc873e351bd9">05207</a> <span class="preprocessor">#define ADC_EVACT1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Event Action Select bit 1 mask. */</span>
<a name="l05208"></a><a class="code" href="iox128a1_8h.html#a305822f113962f27b35b65470faf7f24">05208</a> <span class="preprocessor">#define ADC_EVACT1_bp  1  </span><span class="comment">/* Event Action Select bit 1 position. */</span>
<a name="l05209"></a><a class="code" href="iox128a1_8h.html#ad2ec9fa50a3f26f8fb2a86436fd22121">05209</a> <span class="preprocessor">#define ADC_EVACT2_bm  (1&lt;&lt;2)  </span><span class="comment">/* Event Action Select bit 2 mask. */</span>
<a name="l05210"></a><a class="code" href="iox128a1_8h.html#a0ad46ca21c059971398e41534f5ff1c5">05210</a> <span class="preprocessor">#define ADC_EVACT2_bp  2  </span><span class="comment">/* Event Action Select bit 2 position. */</span>
<a name="l05211"></a>05211 
<a name="l05212"></a>05212 
<a name="l05213"></a>05213 <span class="comment">/* ADC.PRESCALER  bit masks and bit positions */</span>
<a name="l05214"></a><a class="code" href="iox128a1_8h.html#adc494c9032c84d7dc6b0a24cd207e66c">05214</a> <span class="preprocessor">#define ADC_PRESCALER_gm  0x07  </span><span class="comment">/* Clock Prescaler Selection group mask. */</span>
<a name="l05215"></a><a class="code" href="iox128a1_8h.html#a3529f4252f322c2f8c6dfaa3dbf7bf6b">05215</a> <span class="preprocessor">#define ADC_PRESCALER_gp  0  </span><span class="comment">/* Clock Prescaler Selection group position. */</span>
<a name="l05216"></a><a class="code" href="iox128a1_8h.html#a8ab553b00d147f0f7f39df9537650043">05216</a> <span class="preprocessor">#define ADC_PRESCALER0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Clock Prescaler Selection bit 0 mask. */</span>
<a name="l05217"></a><a class="code" href="iox128a1_8h.html#aa8fc61c7563a7d8455278821a05baa28">05217</a> <span class="preprocessor">#define ADC_PRESCALER0_bp  0  </span><span class="comment">/* Clock Prescaler Selection bit 0 position. */</span>
<a name="l05218"></a><a class="code" href="iox128a1_8h.html#a901048619f3ed8dae24dd40ed1647485">05218</a> <span class="preprocessor">#define ADC_PRESCALER1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Clock Prescaler Selection bit 1 mask. */</span>
<a name="l05219"></a><a class="code" href="iox128a1_8h.html#a9e39bc4e967072a448bd3657bdf201d0">05219</a> <span class="preprocessor">#define ADC_PRESCALER1_bp  1  </span><span class="comment">/* Clock Prescaler Selection bit 1 position. */</span>
<a name="l05220"></a><a class="code" href="iox128a1_8h.html#a5b670390d3beeb073e69454b3b9e2898">05220</a> <span class="preprocessor">#define ADC_PRESCALER2_bm  (1&lt;&lt;2)  </span><span class="comment">/* Clock Prescaler Selection bit 2 mask. */</span>
<a name="l05221"></a><a class="code" href="iox128a1_8h.html#a71c07d3616085021f89c96c513a77567">05221</a> <span class="preprocessor">#define ADC_PRESCALER2_bp  2  </span><span class="comment">/* Clock Prescaler Selection bit 2 position. */</span>
<a name="l05222"></a>05222 
<a name="l05223"></a>05223 
<a name="l05224"></a>05224 <span class="comment">/* ADC.CALCTRL  bit masks and bit positions */</span>
<a name="l05225"></a><a class="code" href="iox128a1_8h.html#a8f9fadddeb553b648a9883993bfc9947">05225</a> <span class="preprocessor">#define ADC_CAL_bm  0x01  </span><span class="comment">/* ADC Calibration Start bit mask. */</span>
<a name="l05226"></a><a class="code" href="iox128a1_8h.html#ae892f984dd95f65c13a83c379ed53cbd">05226</a> <span class="preprocessor">#define ADC_CAL_bp  0  </span><span class="comment">/* ADC Calibration Start bit position. */</span>
<a name="l05227"></a>05227 
<a name="l05228"></a>05228 
<a name="l05229"></a>05229 <span class="comment">/* ADC.INTFLAGS  bit masks and bit positions */</span>
<a name="l05230"></a><a class="code" href="iox128a1_8h.html#acc799e5f24967da2da4629d1e39896ee">05230</a> <span class="preprocessor">#define ADC_CH3IF_bm  0x08  </span><span class="comment">/* Channel 3 Interrupt Flag bit mask. */</span>
<a name="l05231"></a><a class="code" href="iox128a1_8h.html#a1ab89664d61b647f9ff502f3d091ab4c">05231</a> <span class="preprocessor">#define ADC_CH3IF_bp  3  </span><span class="comment">/* Channel 3 Interrupt Flag bit position. */</span>
<a name="l05232"></a>05232 
<a name="l05233"></a><a class="code" href="iox128a1_8h.html#ae0d3ec270f2e675864454da2d0538ed9">05233</a> <span class="preprocessor">#define ADC_CH2IF_bm  0x04  </span><span class="comment">/* Channel 2 Interrupt Flag bit mask. */</span>
<a name="l05234"></a><a class="code" href="iox128a1_8h.html#a43403662c4f48d1e1d6d12e1a9983b3b">05234</a> <span class="preprocessor">#define ADC_CH2IF_bp  2  </span><span class="comment">/* Channel 2 Interrupt Flag bit position. */</span>
<a name="l05235"></a>05235 
<a name="l05236"></a><a class="code" href="iox128a1_8h.html#a80abd36896cc6cb92da6afb0747dbc17">05236</a> <span class="preprocessor">#define ADC_CH1IF_bm  0x02  </span><span class="comment">/* Channel 1 Interrupt Flag bit mask. */</span>
<a name="l05237"></a><a class="code" href="iox128a1_8h.html#a824a0924cd5a3382a9cf124438a79732">05237</a> <span class="preprocessor">#define ADC_CH1IF_bp  1  </span><span class="comment">/* Channel 1 Interrupt Flag bit position. */</span>
<a name="l05238"></a>05238 
<a name="l05239"></a><a class="code" href="iox128a1_8h.html#a2d9edf6b1d16c784289ad93760d817d2">05239</a> <span class="preprocessor">#define ADC_CH0IF_bm  0x01  </span><span class="comment">/* Channel 0 Interrupt Flag bit mask. */</span>
<a name="l05240"></a><a class="code" href="iox128a1_8h.html#a60e397f4a49022ba8d27391e0867b6d0">05240</a> <span class="preprocessor">#define ADC_CH0IF_bp  0  </span><span class="comment">/* Channel 0 Interrupt Flag bit position. */</span>
<a name="l05241"></a>05241 
<a name="l05242"></a>05242 
<a name="l05243"></a>05243 <span class="comment">/* DAC - Digital/Analog Converter */</span>
<a name="l05244"></a>05244 <span class="comment">/* DAC.CTRLA  bit masks and bit positions */</span>
<a name="l05245"></a><a class="code" href="iox128a1_8h.html#abe85d26f57f204bdac3efda74a67fccb">05245</a> <span class="preprocessor">#define DAC_IDOEN_bm  0x10  </span><span class="comment">/* Internal Output Enable bit mask. */</span>
<a name="l05246"></a><a class="code" href="iox128a1_8h.html#a6cd5aefc641e5c701f258e8742bb66b3">05246</a> <span class="preprocessor">#define DAC_IDOEN_bp  4  </span><span class="comment">/* Internal Output Enable bit position. */</span>
<a name="l05247"></a>05247 
<a name="l05248"></a><a class="code" href="iox128a1_8h.html#a2be34f0e3a21660e8451584238704603">05248</a> <span class="preprocessor">#define DAC_CH1EN_bm  0x08  </span><span class="comment">/* Channel 1 Output Enable bit mask. */</span>
<a name="l05249"></a><a class="code" href="iox128a1_8h.html#a673f74f1617b80cd7657f50074244a55">05249</a> <span class="preprocessor">#define DAC_CH1EN_bp  3  </span><span class="comment">/* Channel 1 Output Enable bit position. */</span>
<a name="l05250"></a>05250 
<a name="l05251"></a><a class="code" href="iox128a1_8h.html#ab057f14fe196dfb09837d23f83ef1908">05251</a> <span class="preprocessor">#define DAC_CH0EN_bm  0x04  </span><span class="comment">/* Channel 0 Output Enable bit mask. */</span>
<a name="l05252"></a><a class="code" href="iox128a1_8h.html#a66d6f60e0a43e007030a9bc698537fde">05252</a> <span class="preprocessor">#define DAC_CH0EN_bp  2  </span><span class="comment">/* Channel 0 Output Enable bit position. */</span>
<a name="l05253"></a>05253 
<a name="l05254"></a><a class="code" href="iox128a1_8h.html#aa365829a7262bbfc56936938cd54d5be">05254</a> <span class="preprocessor">#define DAC_LPMODE_bm  0x02  </span><span class="comment">/* Low Power Mode bit mask. */</span>
<a name="l05255"></a><a class="code" href="iox128a1_8h.html#afbbab721aec3ef702b15eaca8e0bfc22">05255</a> <span class="preprocessor">#define DAC_LPMODE_bp  1  </span><span class="comment">/* Low Power Mode bit position. */</span>
<a name="l05256"></a>05256 
<a name="l05257"></a><a class="code" href="iox128a1_8h.html#a4643114cc3e334a43caf7eda6390722b">05257</a> <span class="preprocessor">#define DAC_ENABLE_bm  0x01  </span><span class="comment">/* Enable bit mask. */</span>
<a name="l05258"></a><a class="code" href="iox128a1_8h.html#a888110c628ac1168a2a375e89e15e89c">05258</a> <span class="preprocessor">#define DAC_ENABLE_bp  0  </span><span class="comment">/* Enable bit position. */</span>
<a name="l05259"></a>05259 
<a name="l05260"></a>05260 
<a name="l05261"></a>05261 <span class="comment">/* DAC.CTRLB  bit masks and bit positions */</span>
<a name="l05262"></a><a class="code" href="iox128a1_8h.html#a89727a5e9cdeb93a44e97164c3e3dc6b">05262</a> <span class="preprocessor">#define DAC_CHSEL_gm  0x60  </span><span class="comment">/* Channel Select group mask. */</span>
<a name="l05263"></a><a class="code" href="iox128a1_8h.html#ad46b1060c19d94df90f8fa35368bc2d8">05263</a> <span class="preprocessor">#define DAC_CHSEL_gp  5  </span><span class="comment">/* Channel Select group position. */</span>
<a name="l05264"></a><a class="code" href="iox128a1_8h.html#acf84e4b1fd748c702a9e351cd5c89719">05264</a> <span class="preprocessor">#define DAC_CHSEL0_bm  (1&lt;&lt;5)  </span><span class="comment">/* Channel Select bit 0 mask. */</span>
<a name="l05265"></a><a class="code" href="iox128a1_8h.html#aec0e12125e1c2dd1c30a2853c822c854">05265</a> <span class="preprocessor">#define DAC_CHSEL0_bp  5  </span><span class="comment">/* Channel Select bit 0 position. */</span>
<a name="l05266"></a><a class="code" href="iox128a1_8h.html#af2e54520bcadcaa4e959901558677c69">05266</a> <span class="preprocessor">#define DAC_CHSEL1_bm  (1&lt;&lt;6)  </span><span class="comment">/* Channel Select bit 1 mask. */</span>
<a name="l05267"></a><a class="code" href="iox128a1_8h.html#a09d733987a3fe63e9b04283ea08a7937">05267</a> <span class="preprocessor">#define DAC_CHSEL1_bp  6  </span><span class="comment">/* Channel Select bit 1 position. */</span>
<a name="l05268"></a>05268 
<a name="l05269"></a><a class="code" href="iox128a1_8h.html#a35a409f55b995dc84da73d8a35912ad0">05269</a> <span class="preprocessor">#define DAC_CH1TRIG_bm  0x02  </span><span class="comment">/* Channel 1 Event Trig Enable bit mask. */</span>
<a name="l05270"></a><a class="code" href="iox128a1_8h.html#a222c1bf9601cb02c29e7733a4147c50d">05270</a> <span class="preprocessor">#define DAC_CH1TRIG_bp  1  </span><span class="comment">/* Channel 1 Event Trig Enable bit position. */</span>
<a name="l05271"></a>05271 
<a name="l05272"></a><a class="code" href="iox128a1_8h.html#a4de7867f632a60fc87b9f591375f8817">05272</a> <span class="preprocessor">#define DAC_CH0TRIG_bm  0x01  </span><span class="comment">/* Channel 0 Event Trig Enable bit mask. */</span>
<a name="l05273"></a><a class="code" href="iox128a1_8h.html#a684fb16af4abb209c56da1478c7d5433">05273</a> <span class="preprocessor">#define DAC_CH0TRIG_bp  0  </span><span class="comment">/* Channel 0 Event Trig Enable bit position. */</span>
<a name="l05274"></a>05274 
<a name="l05275"></a>05275 
<a name="l05276"></a>05276 <span class="comment">/* DAC.CTRLC  bit masks and bit positions */</span>
<a name="l05277"></a><a class="code" href="iox128a1_8h.html#ac9f25a430533d1029405cacb9c56f538">05277</a> <span class="preprocessor">#define DAC_REFSEL_gm  0x18  </span><span class="comment">/* Reference Select group mask. */</span>
<a name="l05278"></a><a class="code" href="iox128a1_8h.html#a368a2b08e416078f6bee3eecaa300dc8">05278</a> <span class="preprocessor">#define DAC_REFSEL_gp  3  </span><span class="comment">/* Reference Select group position. */</span>
<a name="l05279"></a><a class="code" href="iox128a1_8h.html#ac94501c139f9071df41b9938fdb4d5db">05279</a> <span class="preprocessor">#define DAC_REFSEL0_bm  (1&lt;&lt;3)  </span><span class="comment">/* Reference Select bit 0 mask. */</span>
<a name="l05280"></a><a class="code" href="iox128a1_8h.html#abf660956cddeefbf0d72f36cdbc4c7aa">05280</a> <span class="preprocessor">#define DAC_REFSEL0_bp  3  </span><span class="comment">/* Reference Select bit 0 position. */</span>
<a name="l05281"></a><a class="code" href="iox128a1_8h.html#aba58e72a71c0ba65ebee5f314b8ef683">05281</a> <span class="preprocessor">#define DAC_REFSEL1_bm  (1&lt;&lt;4)  </span><span class="comment">/* Reference Select bit 1 mask. */</span>
<a name="l05282"></a><a class="code" href="iox128a1_8h.html#ab6891b391a25ed67f0d49db9b522d774">05282</a> <span class="preprocessor">#define DAC_REFSEL1_bp  4  </span><span class="comment">/* Reference Select bit 1 position. */</span>
<a name="l05283"></a>05283 
<a name="l05284"></a><a class="code" href="iox128a1_8h.html#a6f25533ba6c0951a91e1cd3efb9015ef">05284</a> <span class="preprocessor">#define DAC_LEFTADJ_bm  0x01  </span><span class="comment">/* Left-adjust Result bit mask. */</span>
<a name="l05285"></a><a class="code" href="iox128a1_8h.html#a6416d9f5846423803550a2bad60952a7">05285</a> <span class="preprocessor">#define DAC_LEFTADJ_bp  0  </span><span class="comment">/* Left-adjust Result bit position. */</span>
<a name="l05286"></a>05286 
<a name="l05287"></a>05287 
<a name="l05288"></a>05288 <span class="comment">/* DAC.EVCTRL  bit masks and bit positions */</span>
<a name="l05289"></a><a class="code" href="iox128a1_8h.html#afcfee58831b5cd217739bf966a8cc9ce">05289</a> <span class="preprocessor">#define DAC_EVSEL_gm  0x07  </span><span class="comment">/* Event Input Selection group mask. */</span>
<a name="l05290"></a><a class="code" href="iox128a1_8h.html#ae87a73380b07ba2ba8f83fc41eff3315">05290</a> <span class="preprocessor">#define DAC_EVSEL_gp  0  </span><span class="comment">/* Event Input Selection group position. */</span>
<a name="l05291"></a><a class="code" href="iox128a1_8h.html#a13f4fa28913fb644ec4557273023bd18">05291</a> <span class="preprocessor">#define DAC_EVSEL0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Event Input Selection bit 0 mask. */</span>
<a name="l05292"></a><a class="code" href="iox128a1_8h.html#a8a99187a7298239d12d416ad413eac1d">05292</a> <span class="preprocessor">#define DAC_EVSEL0_bp  0  </span><span class="comment">/* Event Input Selection bit 0 position. */</span>
<a name="l05293"></a><a class="code" href="iox128a1_8h.html#a29657420f5b6ca843f5f654ba3c09b37">05293</a> <span class="preprocessor">#define DAC_EVSEL1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Event Input Selection bit 1 mask. */</span>
<a name="l05294"></a><a class="code" href="iox128a1_8h.html#afec361eacd4dfef9cf429899167ace36">05294</a> <span class="preprocessor">#define DAC_EVSEL1_bp  1  </span><span class="comment">/* Event Input Selection bit 1 position. */</span>
<a name="l05295"></a><a class="code" href="iox128a1_8h.html#a2610c2dd16a58a8ed77eb2e5e1675413">05295</a> <span class="preprocessor">#define DAC_EVSEL2_bm  (1&lt;&lt;2)  </span><span class="comment">/* Event Input Selection bit 2 mask. */</span>
<a name="l05296"></a><a class="code" href="iox128a1_8h.html#a02e9453ce0593cd3a85fac2340dd0924">05296</a> <span class="preprocessor">#define DAC_EVSEL2_bp  2  </span><span class="comment">/* Event Input Selection bit 2 position. */</span>
<a name="l05297"></a>05297 
<a name="l05298"></a>05298 
<a name="l05299"></a>05299 <span class="comment">/* DAC.TIMCTRL  bit masks and bit positions */</span>
<a name="l05300"></a><a class="code" href="iox128a1_8h.html#acb41029e694563bfa75843ba73395f0b">05300</a> <span class="preprocessor">#define DAC_CONINTVAL_gm  0x70  </span><span class="comment">/* Conversion Intercal group mask. */</span>
<a name="l05301"></a><a class="code" href="iox128a1_8h.html#a9f524a660a65e06b04eb0895e0704274">05301</a> <span class="preprocessor">#define DAC_CONINTVAL_gp  4  </span><span class="comment">/* Conversion Intercal group position. */</span>
<a name="l05302"></a><a class="code" href="iox128a1_8h.html#adfd75156edaf367ff620e6d3b2ec7a28">05302</a> <span class="preprocessor">#define DAC_CONINTVAL0_bm  (1&lt;&lt;4)  </span><span class="comment">/* Conversion Intercal bit 0 mask. */</span>
<a name="l05303"></a><a class="code" href="iox128a1_8h.html#a971f371d3126f1b2ae24bfd46aec683a">05303</a> <span class="preprocessor">#define DAC_CONINTVAL0_bp  4  </span><span class="comment">/* Conversion Intercal bit 0 position. */</span>
<a name="l05304"></a><a class="code" href="iox128a1_8h.html#a14d8e8b9cdf51f2c1ee4438ecde9682e">05304</a> <span class="preprocessor">#define DAC_CONINTVAL1_bm  (1&lt;&lt;5)  </span><span class="comment">/* Conversion Intercal bit 1 mask. */</span>
<a name="l05305"></a><a class="code" href="iox128a1_8h.html#ad04edd84a2858a8772fd3c38fe2732c9">05305</a> <span class="preprocessor">#define DAC_CONINTVAL1_bp  5  </span><span class="comment">/* Conversion Intercal bit 1 position. */</span>
<a name="l05306"></a><a class="code" href="iox128a1_8h.html#afaf03cee67ab4c9a25094776690961f1">05306</a> <span class="preprocessor">#define DAC_CONINTVAL2_bm  (1&lt;&lt;6)  </span><span class="comment">/* Conversion Intercal bit 2 mask. */</span>
<a name="l05307"></a><a class="code" href="iox128a1_8h.html#aa0dbb1d52d88b09a73c540bfad846155">05307</a> <span class="preprocessor">#define DAC_CONINTVAL2_bp  6  </span><span class="comment">/* Conversion Intercal bit 2 position. */</span>
<a name="l05308"></a>05308 
<a name="l05309"></a><a class="code" href="iox128a1_8h.html#a9ccc13da2d231cb320f0b9d39941e46e">05309</a> <span class="preprocessor">#define DAC_REFRESH_gm  0x0F  </span><span class="comment">/* Refresh Timing Control group mask. */</span>
<a name="l05310"></a><a class="code" href="iox128a1_8h.html#a5ccd023808c6c06c3978ef0838502a30">05310</a> <span class="preprocessor">#define DAC_REFRESH_gp  0  </span><span class="comment">/* Refresh Timing Control group position. */</span>
<a name="l05311"></a><a class="code" href="iox128a1_8h.html#a84d6ea83f5acfaad99437d436c90627b">05311</a> <span class="preprocessor">#define DAC_REFRESH0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Refresh Timing Control bit 0 mask. */</span>
<a name="l05312"></a><a class="code" href="iox128a1_8h.html#a4e1eba896051cbf61a447dbc92bfdafd">05312</a> <span class="preprocessor">#define DAC_REFRESH0_bp  0  </span><span class="comment">/* Refresh Timing Control bit 0 position. */</span>
<a name="l05313"></a><a class="code" href="iox128a1_8h.html#a2a097de742b0d7f3485d5e92a9fd14a9">05313</a> <span class="preprocessor">#define DAC_REFRESH1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Refresh Timing Control bit 1 mask. */</span>
<a name="l05314"></a><a class="code" href="iox128a1_8h.html#a908659bcc9512a2ab632fe8401913fe7">05314</a> <span class="preprocessor">#define DAC_REFRESH1_bp  1  </span><span class="comment">/* Refresh Timing Control bit 1 position. */</span>
<a name="l05315"></a><a class="code" href="iox128a1_8h.html#adfbd464288b8bcbe8cff29c63c553886">05315</a> <span class="preprocessor">#define DAC_REFRESH2_bm  (1&lt;&lt;2)  </span><span class="comment">/* Refresh Timing Control bit 2 mask. */</span>
<a name="l05316"></a><a class="code" href="iox128a1_8h.html#a63ec8efb0ad6b7233412aadc32d34c5f">05316</a> <span class="preprocessor">#define DAC_REFRESH2_bp  2  </span><span class="comment">/* Refresh Timing Control bit 2 position. */</span>
<a name="l05317"></a><a class="code" href="iox128a1_8h.html#ab84283eaffaec09c73260856cf058680">05317</a> <span class="preprocessor">#define DAC_REFRESH3_bm  (1&lt;&lt;3)  </span><span class="comment">/* Refresh Timing Control bit 3 mask. */</span>
<a name="l05318"></a><a class="code" href="iox128a1_8h.html#aa17dc5a2fd7e52753a1cb3b0c64b1ad1">05318</a> <span class="preprocessor">#define DAC_REFRESH3_bp  3  </span><span class="comment">/* Refresh Timing Control bit 3 position. */</span>
<a name="l05319"></a>05319 
<a name="l05320"></a>05320 
<a name="l05321"></a>05321 <span class="comment">/* DAC.STATUS  bit masks and bit positions */</span>
<a name="l05322"></a><a class="code" href="iox128a1_8h.html#a4e2130bed462d6457ae2c4317da165d3">05322</a> <span class="preprocessor">#define DAC_CH1DRE_bm  0x02  </span><span class="comment">/* Channel 1 Data Register Empty bit mask. */</span>
<a name="l05323"></a><a class="code" href="iox128a1_8h.html#acbb4d6a0be052227cf5adfce6dc330cf">05323</a> <span class="preprocessor">#define DAC_CH1DRE_bp  1  </span><span class="comment">/* Channel 1 Data Register Empty bit position. */</span>
<a name="l05324"></a>05324 
<a name="l05325"></a><a class="code" href="iox128a1_8h.html#a87149178eb12668beb94adac870c379b">05325</a> <span class="preprocessor">#define DAC_CH0DRE_bm  0x01  </span><span class="comment">/* Channel 0 Data Register Empty bit mask. */</span>
<a name="l05326"></a><a class="code" href="iox128a1_8h.html#aeac2f650e9e056e1615cc2a744dcea07">05326</a> <span class="preprocessor">#define DAC_CH0DRE_bp  0  </span><span class="comment">/* Channel 0 Data Register Empty bit position. */</span>
<a name="l05327"></a>05327 
<a name="l05328"></a>05328 
<a name="l05329"></a>05329 <span class="comment">/* RTC - Real-Time Clounter */</span>
<a name="l05330"></a>05330 <span class="comment">/* RTC.CTRL  bit masks and bit positions */</span>
<a name="l05331"></a><a class="code" href="iox128a1_8h.html#a3db7e7f214525385ca08da6e31a7f687">05331</a> <span class="preprocessor">#define RTC_PRESCALER_gm  0x07  </span><span class="comment">/* Prescaling Factor group mask. */</span>
<a name="l05332"></a><a class="code" href="iox128a1_8h.html#ac201402996862e7472e6900de8aaceec">05332</a> <span class="preprocessor">#define RTC_PRESCALER_gp  0  </span><span class="comment">/* Prescaling Factor group position. */</span>
<a name="l05333"></a><a class="code" href="iox128a1_8h.html#ab9b62086df81e09ee808c35f59ac3dfc">05333</a> <span class="preprocessor">#define RTC_PRESCALER0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Prescaling Factor bit 0 mask. */</span>
<a name="l05334"></a><a class="code" href="iox128a1_8h.html#a7aea41f5ac3ff300ebe4da29d679c3f2">05334</a> <span class="preprocessor">#define RTC_PRESCALER0_bp  0  </span><span class="comment">/* Prescaling Factor bit 0 position. */</span>
<a name="l05335"></a><a class="code" href="iox128a1_8h.html#a94fadc0509a8cb1c650784f221bcd769">05335</a> <span class="preprocessor">#define RTC_PRESCALER1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Prescaling Factor bit 1 mask. */</span>
<a name="l05336"></a><a class="code" href="iox128a1_8h.html#ad73711323d4fc32f9341cba71e918926">05336</a> <span class="preprocessor">#define RTC_PRESCALER1_bp  1  </span><span class="comment">/* Prescaling Factor bit 1 position. */</span>
<a name="l05337"></a><a class="code" href="iox128a1_8h.html#a85ed65bb0e0574bad1502954b27f6e29">05337</a> <span class="preprocessor">#define RTC_PRESCALER2_bm  (1&lt;&lt;2)  </span><span class="comment">/* Prescaling Factor bit 2 mask. */</span>
<a name="l05338"></a><a class="code" href="iox128a1_8h.html#ad0b9a99c1b5bcfcbb6563775e1eddde8">05338</a> <span class="preprocessor">#define RTC_PRESCALER2_bp  2  </span><span class="comment">/* Prescaling Factor bit 2 position. */</span>
<a name="l05339"></a>05339 
<a name="l05340"></a>05340 
<a name="l05341"></a>05341 <span class="comment">/* RTC.STATUS  bit masks and bit positions */</span>
<a name="l05342"></a><a class="code" href="iox128a1_8h.html#a48a8a59d14a53c180d8e09b36cc75e7c">05342</a> <span class="preprocessor">#define RTC_SYNCBUSY_bm  0x01  </span><span class="comment">/* Synchronization Busy Flag bit mask. */</span>
<a name="l05343"></a><a class="code" href="iox128a1_8h.html#a5c42a9d61cbc52f5ac355700efcd442a">05343</a> <span class="preprocessor">#define RTC_SYNCBUSY_bp  0  </span><span class="comment">/* Synchronization Busy Flag bit position. */</span>
<a name="l05344"></a>05344 
<a name="l05345"></a>05345 
<a name="l05346"></a>05346 <span class="comment">/* RTC.INTCTRL  bit masks and bit positions */</span>
<a name="l05347"></a><a class="code" href="iox128a1_8h.html#a6ebd48b65c81ffb9e49749b06123297f">05347</a> <span class="preprocessor">#define RTC_COMPINTLVL_gm  0x0C  </span><span class="comment">/* Compare Match Interrupt Level group mask. */</span>
<a name="l05348"></a><a class="code" href="iox128a1_8h.html#a18aa6ce5ab1decc4475f3d90ffbfd2da">05348</a> <span class="preprocessor">#define RTC_COMPINTLVL_gp  2  </span><span class="comment">/* Compare Match Interrupt Level group position. */</span>
<a name="l05349"></a><a class="code" href="iox128a1_8h.html#abddcccfe9554957f6f36a6c1016f52e0">05349</a> <span class="preprocessor">#define RTC_COMPINTLVL0_bm  (1&lt;&lt;2)  </span><span class="comment">/* Compare Match Interrupt Level bit 0 mask. */</span>
<a name="l05350"></a><a class="code" href="iox128a1_8h.html#abde47e1235e8d64162243c8562cdb2c5">05350</a> <span class="preprocessor">#define RTC_COMPINTLVL0_bp  2  </span><span class="comment">/* Compare Match Interrupt Level bit 0 position. */</span>
<a name="l05351"></a><a class="code" href="iox128a1_8h.html#aebea5c2059a9eed0ea0629949cdbda06">05351</a> <span class="preprocessor">#define RTC_COMPINTLVL1_bm  (1&lt;&lt;3)  </span><span class="comment">/* Compare Match Interrupt Level bit 1 mask. */</span>
<a name="l05352"></a><a class="code" href="iox128a1_8h.html#a069463150f780f53a3bc8d0dc23016c5">05352</a> <span class="preprocessor">#define RTC_COMPINTLVL1_bp  3  </span><span class="comment">/* Compare Match Interrupt Level bit 1 position. */</span>
<a name="l05353"></a>05353 
<a name="l05354"></a><a class="code" href="iox128a1_8h.html#a7c21248f28614c868e4abb39b4ac6b3d">05354</a> <span class="preprocessor">#define RTC_OVFINTLVL_gm  0x03  </span><span class="comment">/* Overflow Interrupt Level group mask. */</span>
<a name="l05355"></a><a class="code" href="iox128a1_8h.html#ab6456fd91831c5aedf3ccf13f65f27a2">05355</a> <span class="preprocessor">#define RTC_OVFINTLVL_gp  0  </span><span class="comment">/* Overflow Interrupt Level group position. */</span>
<a name="l05356"></a><a class="code" href="iox128a1_8h.html#a8b7ab41d925b9f6f448ec33f43fae69c">05356</a> <span class="preprocessor">#define RTC_OVFINTLVL0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Overflow Interrupt Level bit 0 mask. */</span>
<a name="l05357"></a><a class="code" href="iox128a1_8h.html#aac14859a430c76c54bbdd47f2152cb48">05357</a> <span class="preprocessor">#define RTC_OVFINTLVL0_bp  0  </span><span class="comment">/* Overflow Interrupt Level bit 0 position. */</span>
<a name="l05358"></a><a class="code" href="iox128a1_8h.html#a94cfa0d6b5548f62870c07fe88994ee8">05358</a> <span class="preprocessor">#define RTC_OVFINTLVL1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Overflow Interrupt Level bit 1 mask. */</span>
<a name="l05359"></a><a class="code" href="iox128a1_8h.html#a999fca37faeeae89737506105bbf45c7">05359</a> <span class="preprocessor">#define RTC_OVFINTLVL1_bp  1  </span><span class="comment">/* Overflow Interrupt Level bit 1 position. */</span>
<a name="l05360"></a>05360 
<a name="l05361"></a>05361 
<a name="l05362"></a>05362 <span class="comment">/* RTC.INTFLAGS  bit masks and bit positions */</span>
<a name="l05363"></a><a class="code" href="iox128a1_8h.html#a4eb77b3429739d421639ab2f09fe8c8d">05363</a> <span class="preprocessor">#define RTC_COMPIF_bm  0x02  </span><span class="comment">/* Compare Match Interrupt Flag bit mask. */</span>
<a name="l05364"></a><a class="code" href="iox128a1_8h.html#a3be463e9a2965be4a9fa6d37005a38e6">05364</a> <span class="preprocessor">#define RTC_COMPIF_bp  1  </span><span class="comment">/* Compare Match Interrupt Flag bit position. */</span>
<a name="l05365"></a>05365 
<a name="l05366"></a><a class="code" href="iox128a1_8h.html#a877cbab09c42b7ac17bee3aef39dbe40">05366</a> <span class="preprocessor">#define RTC_OVFIF_bm  0x01  </span><span class="comment">/* Overflow Interrupt Flag bit mask. */</span>
<a name="l05367"></a><a class="code" href="iox128a1_8h.html#ab245b5cd0bd66700ca030330c9cee1a0">05367</a> <span class="preprocessor">#define RTC_OVFIF_bp  0  </span><span class="comment">/* Overflow Interrupt Flag bit position. */</span>
<a name="l05368"></a>05368 
<a name="l05369"></a>05369 
<a name="l05370"></a>05370 <span class="comment">/* EBI - External Bus Interface */</span>
<a name="l05371"></a>05371 <span class="comment">/* EBI_CS.CTRLA  bit masks and bit positions */</span>
<a name="l05372"></a><a class="code" href="iox128a1_8h.html#a93065fea7284182a18ef6622cec026d9">05372</a> <span class="preprocessor">#define EBI_CS_ASIZE_gm  0x7C  </span><span class="comment">/* Address Size group mask. */</span>
<a name="l05373"></a><a class="code" href="iox128a1_8h.html#a11cd4a02d89e14604bc6e14915f484ad">05373</a> <span class="preprocessor">#define EBI_CS_ASIZE_gp  2  </span><span class="comment">/* Address Size group position. */</span>
<a name="l05374"></a><a class="code" href="iox128a1_8h.html#a94fb6b8700f59addebf64234dd78b024">05374</a> <span class="preprocessor">#define EBI_CS_ASIZE0_bm  (1&lt;&lt;2)  </span><span class="comment">/* Address Size bit 0 mask. */</span>
<a name="l05375"></a><a class="code" href="iox128a1_8h.html#aaddf1c1de76c7b03fe8014eb5e83f99c">05375</a> <span class="preprocessor">#define EBI_CS_ASIZE0_bp  2  </span><span class="comment">/* Address Size bit 0 position. */</span>
<a name="l05376"></a><a class="code" href="iox128a1_8h.html#a7e7125adf4d63cf42873506b6e639e3b">05376</a> <span class="preprocessor">#define EBI_CS_ASIZE1_bm  (1&lt;&lt;3)  </span><span class="comment">/* Address Size bit 1 mask. */</span>
<a name="l05377"></a><a class="code" href="iox128a1_8h.html#a9351302760c9c0f4d83602f2dd495b4b">05377</a> <span class="preprocessor">#define EBI_CS_ASIZE1_bp  3  </span><span class="comment">/* Address Size bit 1 position. */</span>
<a name="l05378"></a><a class="code" href="iox128a1_8h.html#a44060c7fc47a97b157fba59533d17724">05378</a> <span class="preprocessor">#define EBI_CS_ASIZE2_bm  (1&lt;&lt;4)  </span><span class="comment">/* Address Size bit 2 mask. */</span>
<a name="l05379"></a><a class="code" href="iox128a1_8h.html#a9680a7082e3ebb21b4d886356bc1dcb9">05379</a> <span class="preprocessor">#define EBI_CS_ASIZE2_bp  4  </span><span class="comment">/* Address Size bit 2 position. */</span>
<a name="l05380"></a><a class="code" href="iox128a1_8h.html#a2109ad5056a182057e1d78886efac48c">05380</a> <span class="preprocessor">#define EBI_CS_ASIZE3_bm  (1&lt;&lt;5)  </span><span class="comment">/* Address Size bit 3 mask. */</span>
<a name="l05381"></a><a class="code" href="iox128a1_8h.html#a317efebb476a83d2e1ffb576176ece94">05381</a> <span class="preprocessor">#define EBI_CS_ASIZE3_bp  5  </span><span class="comment">/* Address Size bit 3 position. */</span>
<a name="l05382"></a><a class="code" href="iox128a1_8h.html#a8b6377661922e8bfe67417859d022a30">05382</a> <span class="preprocessor">#define EBI_CS_ASIZE4_bm  (1&lt;&lt;6)  </span><span class="comment">/* Address Size bit 4 mask. */</span>
<a name="l05383"></a><a class="code" href="iox128a1_8h.html#abe2fd3b3bf61cace1c77f533671f84ff">05383</a> <span class="preprocessor">#define EBI_CS_ASIZE4_bp  6  </span><span class="comment">/* Address Size bit 4 position. */</span>
<a name="l05384"></a>05384 
<a name="l05385"></a><a class="code" href="iox128a1_8h.html#a068097b9dec7f811461f71261f59dfae">05385</a> <span class="preprocessor">#define EBI_CS_MODE_gm  0x03  </span><span class="comment">/* Memory Mode group mask. */</span>
<a name="l05386"></a><a class="code" href="iox128a1_8h.html#a22971a538f63ca09489aed5ba5b9ffae">05386</a> <span class="preprocessor">#define EBI_CS_MODE_gp  0  </span><span class="comment">/* Memory Mode group position. */</span>
<a name="l05387"></a><a class="code" href="iox128a1_8h.html#aecaee05be286b131c702e039e3729474">05387</a> <span class="preprocessor">#define EBI_CS_MODE0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Memory Mode bit 0 mask. */</span>
<a name="l05388"></a><a class="code" href="iox128a1_8h.html#acf64530c5936ec4298b963218964af31">05388</a> <span class="preprocessor">#define EBI_CS_MODE0_bp  0  </span><span class="comment">/* Memory Mode bit 0 position. */</span>
<a name="l05389"></a><a class="code" href="iox128a1_8h.html#af938cf961869cfc063bb171ea72aaf25">05389</a> <span class="preprocessor">#define EBI_CS_MODE1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Memory Mode bit 1 mask. */</span>
<a name="l05390"></a><a class="code" href="iox128a1_8h.html#a1c224ec8c60ce9911e564698994116dd">05390</a> <span class="preprocessor">#define EBI_CS_MODE1_bp  1  </span><span class="comment">/* Memory Mode bit 1 position. */</span>
<a name="l05391"></a>05391 
<a name="l05392"></a>05392 
<a name="l05393"></a>05393 <span class="comment">/* EBI_CS.CTRLB  bit masks and bit positions */</span>
<a name="l05394"></a><a class="code" href="iox128a1_8h.html#a0f9d5f9670db80d3ef4bbefaf741fe55">05394</a> <span class="preprocessor">#define EBI_CS_SRWS_gm  0x07  </span><span class="comment">/* SRAM Wait State Cycles group mask. */</span>
<a name="l05395"></a><a class="code" href="iox128a1_8h.html#a2479cebddf2556643626ea0e7832e6dc">05395</a> <span class="preprocessor">#define EBI_CS_SRWS_gp  0  </span><span class="comment">/* SRAM Wait State Cycles group position. */</span>
<a name="l05396"></a><a class="code" href="iox128a1_8h.html#a408ddc3ca467eb4a63eb47e6197028fe">05396</a> <span class="preprocessor">#define EBI_CS_SRWS0_bm  (1&lt;&lt;0)  </span><span class="comment">/* SRAM Wait State Cycles bit 0 mask. */</span>
<a name="l05397"></a><a class="code" href="iox128a1_8h.html#a9c42b08607d8fd029dde0e603747df79">05397</a> <span class="preprocessor">#define EBI_CS_SRWS0_bp  0  </span><span class="comment">/* SRAM Wait State Cycles bit 0 position. */</span>
<a name="l05398"></a><a class="code" href="iox128a1_8h.html#a418da54775f6ae6510851b384d75f950">05398</a> <span class="preprocessor">#define EBI_CS_SRWS1_bm  (1&lt;&lt;1)  </span><span class="comment">/* SRAM Wait State Cycles bit 1 mask. */</span>
<a name="l05399"></a><a class="code" href="iox128a1_8h.html#aac1155bdce61ee5eea2fa06b2cf254ee">05399</a> <span class="preprocessor">#define EBI_CS_SRWS1_bp  1  </span><span class="comment">/* SRAM Wait State Cycles bit 1 position. */</span>
<a name="l05400"></a><a class="code" href="iox128a1_8h.html#a5995aec72ff580f862e6004274fc960c">05400</a> <span class="preprocessor">#define EBI_CS_SRWS2_bm  (1&lt;&lt;2)  </span><span class="comment">/* SRAM Wait State Cycles bit 2 mask. */</span>
<a name="l05401"></a><a class="code" href="iox128a1_8h.html#afc20195fb152a95bca8a160e9c62839d">05401</a> <span class="preprocessor">#define EBI_CS_SRWS2_bp  2  </span><span class="comment">/* SRAM Wait State Cycles bit 2 position. */</span>
<a name="l05402"></a>05402 
<a name="l05403"></a><a class="code" href="iox128a1_8h.html#ad1a9dfdf566808f2d8c37308e72515d3">05403</a> <span class="preprocessor">#define EBI_CS_SDINITDONE_bm  0x80  </span><span class="comment">/* SDRAM Initialization Done bit mask. */</span>
<a name="l05404"></a><a class="code" href="iox128a1_8h.html#a2b9166f11a6d4daf162de4d2a03700e7">05404</a> <span class="preprocessor">#define EBI_CS_SDINITDONE_bp  7  </span><span class="comment">/* SDRAM Initialization Done bit position. */</span>
<a name="l05405"></a>05405 
<a name="l05406"></a><a class="code" href="iox128a1_8h.html#a310a8a6cfbf806fa6d348add55f91fb2">05406</a> <span class="preprocessor">#define EBI_CS_SDSREN_bm  0x04  </span><span class="comment">/* SDRAM Self-refresh Enable bit mask. */</span>
<a name="l05407"></a><a class="code" href="iox128a1_8h.html#a1ddd9b1c9109ee67199d6fa7c05a4852">05407</a> <span class="preprocessor">#define EBI_CS_SDSREN_bp  2  </span><span class="comment">/* SDRAM Self-refresh Enable bit position. */</span>
<a name="l05408"></a>05408 
<a name="l05409"></a><a class="code" href="iox128a1_8h.html#adb790a0a7ec8a84874af2066a7395db1">05409</a> <span class="preprocessor">#define EBI_CS_SDMODE_gm  0x03  </span><span class="comment">/* SDRAM Mode group mask. */</span>
<a name="l05410"></a><a class="code" href="iox128a1_8h.html#a7a90c24ec844ca6951c4255e702c549e">05410</a> <span class="preprocessor">#define EBI_CS_SDMODE_gp  0  </span><span class="comment">/* SDRAM Mode group position. */</span>
<a name="l05411"></a><a class="code" href="iox128a1_8h.html#ac687d0e22c16e937ed6c29d20fee3d0e">05411</a> <span class="preprocessor">#define EBI_CS_SDMODE0_bm  (1&lt;&lt;0)  </span><span class="comment">/* SDRAM Mode bit 0 mask. */</span>
<a name="l05412"></a><a class="code" href="iox128a1_8h.html#a1fb21c4e6ae96b72ef35c66c7604c30b">05412</a> <span class="preprocessor">#define EBI_CS_SDMODE0_bp  0  </span><span class="comment">/* SDRAM Mode bit 0 position. */</span>
<a name="l05413"></a><a class="code" href="iox128a1_8h.html#af615c971ad97b70542ad5faea690a336">05413</a> <span class="preprocessor">#define EBI_CS_SDMODE1_bm  (1&lt;&lt;1)  </span><span class="comment">/* SDRAM Mode bit 1 mask. */</span>
<a name="l05414"></a><a class="code" href="iox128a1_8h.html#ad5f30ea0107173c0aebecd0201652c64">05414</a> <span class="preprocessor">#define EBI_CS_SDMODE1_bp  1  </span><span class="comment">/* SDRAM Mode bit 1 position. */</span>
<a name="l05415"></a>05415 
<a name="l05416"></a>05416 
<a name="l05417"></a>05417 <span class="comment">/* EBI.CTRL  bit masks and bit positions */</span>
<a name="l05418"></a><a class="code" href="iox128a1_8h.html#a83041bdf611568a9f96f416e28ea0eb2">05418</a> <span class="preprocessor">#define EBI_SDDATAW_gm  0xC0  </span><span class="comment">/* SDRAM Data Width Setting group mask. */</span>
<a name="l05419"></a><a class="code" href="iox128a1_8h.html#afef2402480bf54b467f6e67b76744678">05419</a> <span class="preprocessor">#define EBI_SDDATAW_gp  6  </span><span class="comment">/* SDRAM Data Width Setting group position. */</span>
<a name="l05420"></a><a class="code" href="iox128a1_8h.html#a7e28ed9a11f0b64692272be4314e16a0">05420</a> <span class="preprocessor">#define EBI_SDDATAW0_bm  (1&lt;&lt;6)  </span><span class="comment">/* SDRAM Data Width Setting bit 0 mask. */</span>
<a name="l05421"></a><a class="code" href="iox128a1_8h.html#a6f3b2e4a078429267d95b32b0741b618">05421</a> <span class="preprocessor">#define EBI_SDDATAW0_bp  6  </span><span class="comment">/* SDRAM Data Width Setting bit 0 position. */</span>
<a name="l05422"></a><a class="code" href="iox128a1_8h.html#a1aee2c52d8f943d7f6bb4cb2875f4d3c">05422</a> <span class="preprocessor">#define EBI_SDDATAW1_bm  (1&lt;&lt;7)  </span><span class="comment">/* SDRAM Data Width Setting bit 1 mask. */</span>
<a name="l05423"></a><a class="code" href="iox128a1_8h.html#ab7602716538545e8835914acebb20163">05423</a> <span class="preprocessor">#define EBI_SDDATAW1_bp  7  </span><span class="comment">/* SDRAM Data Width Setting bit 1 position. */</span>
<a name="l05424"></a>05424 
<a name="l05425"></a><a class="code" href="iox128a1_8h.html#acf9d23b3803f78b353bf37eac84ece7f">05425</a> <span class="preprocessor">#define EBI_LPCMODE_gm  0x30  </span><span class="comment">/* SRAM LPC Mode group mask. */</span>
<a name="l05426"></a><a class="code" href="iox128a1_8h.html#a15976e1e38129a4c87e2220ebe319ccb">05426</a> <span class="preprocessor">#define EBI_LPCMODE_gp  4  </span><span class="comment">/* SRAM LPC Mode group position. */</span>
<a name="l05427"></a><a class="code" href="iox128a1_8h.html#acce62f5adbe3edbb7b87f4808ebc07c9">05427</a> <span class="preprocessor">#define EBI_LPCMODE0_bm  (1&lt;&lt;4)  </span><span class="comment">/* SRAM LPC Mode bit 0 mask. */</span>
<a name="l05428"></a><a class="code" href="iox128a1_8h.html#ad6a1733062ae7cad7f97af465dfe5e36">05428</a> <span class="preprocessor">#define EBI_LPCMODE0_bp  4  </span><span class="comment">/* SRAM LPC Mode bit 0 position. */</span>
<a name="l05429"></a><a class="code" href="iox128a1_8h.html#a7ab01afc73c395c9168980bfe21519a6">05429</a> <span class="preprocessor">#define EBI_LPCMODE1_bm  (1&lt;&lt;5)  </span><span class="comment">/* SRAM LPC Mode bit 1 mask. */</span>
<a name="l05430"></a><a class="code" href="iox128a1_8h.html#a25ff16c9d4ae530bd00b672967e78447">05430</a> <span class="preprocessor">#define EBI_LPCMODE1_bp  5  </span><span class="comment">/* SRAM LPC Mode bit 1 position. */</span>
<a name="l05431"></a>05431 
<a name="l05432"></a><a class="code" href="iox128a1_8h.html#ab4c7ba1f1808c65acc655cae09408acb">05432</a> <span class="preprocessor">#define EBI_SRMODE_gm  0x0C  </span><span class="comment">/* SRAM Mode group mask. */</span>
<a name="l05433"></a><a class="code" href="iox128a1_8h.html#afd31f30270dcb6faf412b22a5ec154f6">05433</a> <span class="preprocessor">#define EBI_SRMODE_gp  2  </span><span class="comment">/* SRAM Mode group position. */</span>
<a name="l05434"></a><a class="code" href="iox128a1_8h.html#a1d497a63aff99b3fdbfa930a7e345b69">05434</a> <span class="preprocessor">#define EBI_SRMODE0_bm  (1&lt;&lt;2)  </span><span class="comment">/* SRAM Mode bit 0 mask. */</span>
<a name="l05435"></a><a class="code" href="iox128a1_8h.html#a85356dcddfee26b5fc378e1a462014ee">05435</a> <span class="preprocessor">#define EBI_SRMODE0_bp  2  </span><span class="comment">/* SRAM Mode bit 0 position. */</span>
<a name="l05436"></a><a class="code" href="iox128a1_8h.html#a33126f10d435f523e140aeaac141de03">05436</a> <span class="preprocessor">#define EBI_SRMODE1_bm  (1&lt;&lt;3)  </span><span class="comment">/* SRAM Mode bit 1 mask. */</span>
<a name="l05437"></a><a class="code" href="iox128a1_8h.html#a1d571cd423d567d1e1a7eabdc9addcba">05437</a> <span class="preprocessor">#define EBI_SRMODE1_bp  3  </span><span class="comment">/* SRAM Mode bit 1 position. */</span>
<a name="l05438"></a>05438 
<a name="l05439"></a><a class="code" href="iox128a1_8h.html#a9670e580bbe9308e2160b2d06fb5e4f0">05439</a> <span class="preprocessor">#define EBI_IFMODE_gm  0x03  </span><span class="comment">/* Interface Mode group mask. */</span>
<a name="l05440"></a><a class="code" href="iox128a1_8h.html#a2b79d4e2758ab4ce4da3e9351c7f95e6">05440</a> <span class="preprocessor">#define EBI_IFMODE_gp  0  </span><span class="comment">/* Interface Mode group position. */</span>
<a name="l05441"></a><a class="code" href="iox128a1_8h.html#aa264efe1ee198b1ca7dd9d0feea5e576">05441</a> <span class="preprocessor">#define EBI_IFMODE0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Interface Mode bit 0 mask. */</span>
<a name="l05442"></a><a class="code" href="iox128a1_8h.html#a7c4b6e8a3e0e719139f0611b0acfce17">05442</a> <span class="preprocessor">#define EBI_IFMODE0_bp  0  </span><span class="comment">/* Interface Mode bit 0 position. */</span>
<a name="l05443"></a><a class="code" href="iox128a1_8h.html#a951f3cd484920a4be92014f9578482b5">05443</a> <span class="preprocessor">#define EBI_IFMODE1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Interface Mode bit 1 mask. */</span>
<a name="l05444"></a><a class="code" href="iox128a1_8h.html#a359f5c0d1751b844154cfd5f6a08bdad">05444</a> <span class="preprocessor">#define EBI_IFMODE1_bp  1  </span><span class="comment">/* Interface Mode bit 1 position. */</span>
<a name="l05445"></a>05445 
<a name="l05446"></a>05446 
<a name="l05447"></a>05447 <span class="comment">/* EBI.SDRAMCTRLA  bit masks and bit positions */</span>
<a name="l05448"></a><a class="code" href="iox128a1_8h.html#a50c82bf84774072b3fbe693495e27d91">05448</a> <span class="preprocessor">#define EBI_SDCAS_bm  0x08  </span><span class="comment">/* SDRAM CAS Latency Setting bit mask. */</span>
<a name="l05449"></a><a class="code" href="iox128a1_8h.html#acbd1166a269219f04860511ef5aa30d3">05449</a> <span class="preprocessor">#define EBI_SDCAS_bp  3  </span><span class="comment">/* SDRAM CAS Latency Setting bit position. */</span>
<a name="l05450"></a>05450 
<a name="l05451"></a><a class="code" href="iox128a1_8h.html#ae947626c9e144ab93860f9b2ba07f74a">05451</a> <span class="preprocessor">#define EBI_SDROW_bm  0x04  </span><span class="comment">/* SDRAM ROW Bits Setting bit mask. */</span>
<a name="l05452"></a><a class="code" href="iox128a1_8h.html#a18b3b485e2482480e9835ec683df80d3">05452</a> <span class="preprocessor">#define EBI_SDROW_bp  2  </span><span class="comment">/* SDRAM ROW Bits Setting bit position. */</span>
<a name="l05453"></a>05453 
<a name="l05454"></a><a class="code" href="iox128a1_8h.html#a98987fb68e4a7268a15b6c5d6f463c09">05454</a> <span class="preprocessor">#define EBI_SDCOL_gm  0x03  </span><span class="comment">/* SDRAM Column Bits Setting group mask. */</span>
<a name="l05455"></a><a class="code" href="iox128a1_8h.html#ab28bb948a98fd1c0f56d909f903fc452">05455</a> <span class="preprocessor">#define EBI_SDCOL_gp  0  </span><span class="comment">/* SDRAM Column Bits Setting group position. */</span>
<a name="l05456"></a><a class="code" href="iox128a1_8h.html#a86c59ff30cb2614e649d51a0e421d670">05456</a> <span class="preprocessor">#define EBI_SDCOL0_bm  (1&lt;&lt;0)  </span><span class="comment">/* SDRAM Column Bits Setting bit 0 mask. */</span>
<a name="l05457"></a><a class="code" href="iox128a1_8h.html#ad673e303b6b34eb433398d62920075b9">05457</a> <span class="preprocessor">#define EBI_SDCOL0_bp  0  </span><span class="comment">/* SDRAM Column Bits Setting bit 0 position. */</span>
<a name="l05458"></a><a class="code" href="iox128a1_8h.html#a138f4fe3ff4badbb173911ff1380a86c">05458</a> <span class="preprocessor">#define EBI_SDCOL1_bm  (1&lt;&lt;1)  </span><span class="comment">/* SDRAM Column Bits Setting bit 1 mask. */</span>
<a name="l05459"></a><a class="code" href="iox128a1_8h.html#a6b34cecff242e3399292b8c3fd07f6d1">05459</a> <span class="preprocessor">#define EBI_SDCOL1_bp  1  </span><span class="comment">/* SDRAM Column Bits Setting bit 1 position. */</span>
<a name="l05460"></a>05460 
<a name="l05461"></a>05461 
<a name="l05462"></a>05462 <span class="comment">/* EBI.SDRAMCTRLB  bit masks and bit positions */</span>
<a name="l05463"></a><a class="code" href="iox128a1_8h.html#a248c64e57c689460d55d248573620f6a">05463</a> <span class="preprocessor">#define EBI_MRDLY_gm  0xC0  </span><span class="comment">/* SDRAM Mode Register Delay group mask. */</span>
<a name="l05464"></a><a class="code" href="iox128a1_8h.html#ab812b6883e513750f9f7d93052f28b0b">05464</a> <span class="preprocessor">#define EBI_MRDLY_gp  6  </span><span class="comment">/* SDRAM Mode Register Delay group position. */</span>
<a name="l05465"></a><a class="code" href="iox128a1_8h.html#a1dc82e6579df92f295a6eed0a2b05c87">05465</a> <span class="preprocessor">#define EBI_MRDLY0_bm  (1&lt;&lt;6)  </span><span class="comment">/* SDRAM Mode Register Delay bit 0 mask. */</span>
<a name="l05466"></a><a class="code" href="iox128a1_8h.html#a532a1e4c7e69fc5d654ffdaf5f13884a">05466</a> <span class="preprocessor">#define EBI_MRDLY0_bp  6  </span><span class="comment">/* SDRAM Mode Register Delay bit 0 position. */</span>
<a name="l05467"></a><a class="code" href="iox128a1_8h.html#ad4b02d50476aff86c46c944ca69adc01">05467</a> <span class="preprocessor">#define EBI_MRDLY1_bm  (1&lt;&lt;7)  </span><span class="comment">/* SDRAM Mode Register Delay bit 1 mask. */</span>
<a name="l05468"></a><a class="code" href="iox128a1_8h.html#ac020b65c9a0a9b8ca46c76242a62c1b8">05468</a> <span class="preprocessor">#define EBI_MRDLY1_bp  7  </span><span class="comment">/* SDRAM Mode Register Delay bit 1 position. */</span>
<a name="l05469"></a>05469 
<a name="l05470"></a><a class="code" href="iox128a1_8h.html#adda270c86e2e2e095e7bbfc75e5367ee">05470</a> <span class="preprocessor">#define EBI_ROWCYCDLY_gm  0x38  </span><span class="comment">/* SDRAM Row Cycle Delay group mask. */</span>
<a name="l05471"></a><a class="code" href="iox128a1_8h.html#a89e90061bd23f97a0e24374c0d9d8ac8">05471</a> <span class="preprocessor">#define EBI_ROWCYCDLY_gp  3  </span><span class="comment">/* SDRAM Row Cycle Delay group position. */</span>
<a name="l05472"></a><a class="code" href="iox128a1_8h.html#a6b0a2f685ab3b2add5850f88522b6d07">05472</a> <span class="preprocessor">#define EBI_ROWCYCDLY0_bm  (1&lt;&lt;3)  </span><span class="comment">/* SDRAM Row Cycle Delay bit 0 mask. */</span>
<a name="l05473"></a><a class="code" href="iox128a1_8h.html#a813860aa31c06c2ce96fe082b89e339d">05473</a> <span class="preprocessor">#define EBI_ROWCYCDLY0_bp  3  </span><span class="comment">/* SDRAM Row Cycle Delay bit 0 position. */</span>
<a name="l05474"></a><a class="code" href="iox128a1_8h.html#a6856b037b7749b0887bf178e0a4f273b">05474</a> <span class="preprocessor">#define EBI_ROWCYCDLY1_bm  (1&lt;&lt;4)  </span><span class="comment">/* SDRAM Row Cycle Delay bit 1 mask. */</span>
<a name="l05475"></a><a class="code" href="iox128a1_8h.html#a89fcac17d9cc98f4d0f3fe9fdc3687b9">05475</a> <span class="preprocessor">#define EBI_ROWCYCDLY1_bp  4  </span><span class="comment">/* SDRAM Row Cycle Delay bit 1 position. */</span>
<a name="l05476"></a><a class="code" href="iox128a1_8h.html#a8fac2f65b24b8da0d6f4220f8a32bd08">05476</a> <span class="preprocessor">#define EBI_ROWCYCDLY2_bm  (1&lt;&lt;5)  </span><span class="comment">/* SDRAM Row Cycle Delay bit 2 mask. */</span>
<a name="l05477"></a><a class="code" href="iox128a1_8h.html#ab07bbff1b078af504bbb55acd44d2e3c">05477</a> <span class="preprocessor">#define EBI_ROWCYCDLY2_bp  5  </span><span class="comment">/* SDRAM Row Cycle Delay bit 2 position. */</span>
<a name="l05478"></a>05478 
<a name="l05479"></a><a class="code" href="iox128a1_8h.html#aa5c93432b06ee16eb093e7999f7c9611">05479</a> <span class="preprocessor">#define EBI_RPDLY_gm  0x07  </span><span class="comment">/* SDRAM Row-to-Precharge Delay group mask. */</span>
<a name="l05480"></a><a class="code" href="iox128a1_8h.html#a64527c90d25bc4c3d7a775ac30b1d565">05480</a> <span class="preprocessor">#define EBI_RPDLY_gp  0  </span><span class="comment">/* SDRAM Row-to-Precharge Delay group position. */</span>
<a name="l05481"></a><a class="code" href="iox128a1_8h.html#a5ddd9b492a91d1596d98a614e9c70ace">05481</a> <span class="preprocessor">#define EBI_RPDLY0_bm  (1&lt;&lt;0)  </span><span class="comment">/* SDRAM Row-to-Precharge Delay bit 0 mask. */</span>
<a name="l05482"></a><a class="code" href="iox128a1_8h.html#ad5f11a859178089bf2e38fd3b24ecbdc">05482</a> <span class="preprocessor">#define EBI_RPDLY0_bp  0  </span><span class="comment">/* SDRAM Row-to-Precharge Delay bit 0 position. */</span>
<a name="l05483"></a><a class="code" href="iox128a1_8h.html#a0ee66a6bc97e121019aeed07753df82c">05483</a> <span class="preprocessor">#define EBI_RPDLY1_bm  (1&lt;&lt;1)  </span><span class="comment">/* SDRAM Row-to-Precharge Delay bit 1 mask. */</span>
<a name="l05484"></a><a class="code" href="iox128a1_8h.html#af1c1ee335fee9eb2736f148803fb67b9">05484</a> <span class="preprocessor">#define EBI_RPDLY1_bp  1  </span><span class="comment">/* SDRAM Row-to-Precharge Delay bit 1 position. */</span>
<a name="l05485"></a><a class="code" href="iox128a1_8h.html#abb257610f61606ca7194e1e32a5b3815">05485</a> <span class="preprocessor">#define EBI_RPDLY2_bm  (1&lt;&lt;2)  </span><span class="comment">/* SDRAM Row-to-Precharge Delay bit 2 mask. */</span>
<a name="l05486"></a><a class="code" href="iox128a1_8h.html#add94eee14e3b12b1cfda629f1f0268f4">05486</a> <span class="preprocessor">#define EBI_RPDLY2_bp  2  </span><span class="comment">/* SDRAM Row-to-Precharge Delay bit 2 position. */</span>
<a name="l05487"></a>05487 
<a name="l05488"></a>05488 
<a name="l05489"></a>05489 <span class="comment">/* EBI.SDRAMCTRLC  bit masks and bit positions */</span>
<a name="l05490"></a><a class="code" href="iox128a1_8h.html#a1fa8a76a5011dd45a13cb78481b121a5">05490</a> <span class="preprocessor">#define EBI_WRDLY_gm  0xC0  </span><span class="comment">/* SDRAM Write Recovery Delay group mask. */</span>
<a name="l05491"></a><a class="code" href="iox128a1_8h.html#a5cbeaafad7a798c30690f4f7303a5e0a">05491</a> <span class="preprocessor">#define EBI_WRDLY_gp  6  </span><span class="comment">/* SDRAM Write Recovery Delay group position. */</span>
<a name="l05492"></a><a class="code" href="iox128a1_8h.html#a658895165a722b102a5a95887799013f">05492</a> <span class="preprocessor">#define EBI_WRDLY0_bm  (1&lt;&lt;6)  </span><span class="comment">/* SDRAM Write Recovery Delay bit 0 mask. */</span>
<a name="l05493"></a><a class="code" href="iox128a1_8h.html#a788b5aa8d42913f553a72992172317db">05493</a> <span class="preprocessor">#define EBI_WRDLY0_bp  6  </span><span class="comment">/* SDRAM Write Recovery Delay bit 0 position. */</span>
<a name="l05494"></a><a class="code" href="iox128a1_8h.html#a489b1bb0b925bb470c91a8c37f1df3c4">05494</a> <span class="preprocessor">#define EBI_WRDLY1_bm  (1&lt;&lt;7)  </span><span class="comment">/* SDRAM Write Recovery Delay bit 1 mask. */</span>
<a name="l05495"></a><a class="code" href="iox128a1_8h.html#adb1aa82882da8776668aecc82773f336">05495</a> <span class="preprocessor">#define EBI_WRDLY1_bp  7  </span><span class="comment">/* SDRAM Write Recovery Delay bit 1 position. */</span>
<a name="l05496"></a>05496 
<a name="l05497"></a><a class="code" href="iox128a1_8h.html#a5a63036444808b5a4244777c4b4f4801">05497</a> <span class="preprocessor">#define EBI_ESRDLY_gm  0x38  </span><span class="comment">/* SDRAM Exit-Self-refresh-to-Active Delay group mask. */</span>
<a name="l05498"></a><a class="code" href="iox128a1_8h.html#a479ab9e194344cc425985b0e44aa931b">05498</a> <span class="preprocessor">#define EBI_ESRDLY_gp  3  </span><span class="comment">/* SDRAM Exit-Self-refresh-to-Active Delay group position. */</span>
<a name="l05499"></a><a class="code" href="iox128a1_8h.html#a12e7e8431bdf03dcc8cfa07a477ea1df">05499</a> <span class="preprocessor">#define EBI_ESRDLY0_bm  (1&lt;&lt;3)  </span><span class="comment">/* SDRAM Exit-Self-refresh-to-Active Delay bit 0 mask. */</span>
<a name="l05500"></a><a class="code" href="iox128a1_8h.html#a8223833d0428812b6e9ecc4e73907d0b">05500</a> <span class="preprocessor">#define EBI_ESRDLY0_bp  3  </span><span class="comment">/* SDRAM Exit-Self-refresh-to-Active Delay bit 0 position. */</span>
<a name="l05501"></a><a class="code" href="iox128a1_8h.html#a07e57772a8e08971013f53b3edf7bd26">05501</a> <span class="preprocessor">#define EBI_ESRDLY1_bm  (1&lt;&lt;4)  </span><span class="comment">/* SDRAM Exit-Self-refresh-to-Active Delay bit 1 mask. */</span>
<a name="l05502"></a><a class="code" href="iox128a1_8h.html#ac2da83e67ffac6c2803b9881ae4fa109">05502</a> <span class="preprocessor">#define EBI_ESRDLY1_bp  4  </span><span class="comment">/* SDRAM Exit-Self-refresh-to-Active Delay bit 1 position. */</span>
<a name="l05503"></a><a class="code" href="iox128a1_8h.html#ac5f6549d34700aa254db8c69f02affda">05503</a> <span class="preprocessor">#define EBI_ESRDLY2_bm  (1&lt;&lt;5)  </span><span class="comment">/* SDRAM Exit-Self-refresh-to-Active Delay bit 2 mask. */</span>
<a name="l05504"></a><a class="code" href="iox128a1_8h.html#ae034660d7b7cdf1b0ac433509040b693">05504</a> <span class="preprocessor">#define EBI_ESRDLY2_bp  5  </span><span class="comment">/* SDRAM Exit-Self-refresh-to-Active Delay bit 2 position. */</span>
<a name="l05505"></a>05505 
<a name="l05506"></a><a class="code" href="iox128a1_8h.html#a6daa36db2f3f0ffa94986fd78fe02446">05506</a> <span class="preprocessor">#define EBI_ROWCOLDLY_gm  0x07  </span><span class="comment">/* SDRAM Row-to-Column Delay group mask. */</span>
<a name="l05507"></a><a class="code" href="iox128a1_8h.html#a9aed524345781dc0707931dd15368db9">05507</a> <span class="preprocessor">#define EBI_ROWCOLDLY_gp  0  </span><span class="comment">/* SDRAM Row-to-Column Delay group position. */</span>
<a name="l05508"></a><a class="code" href="iox128a1_8h.html#a866e7cab11af6c00e854ec6ed6478085">05508</a> <span class="preprocessor">#define EBI_ROWCOLDLY0_bm  (1&lt;&lt;0)  </span><span class="comment">/* SDRAM Row-to-Column Delay bit 0 mask. */</span>
<a name="l05509"></a><a class="code" href="iox128a1_8h.html#a0210289951b7f31c5e0106b91322d7c8">05509</a> <span class="preprocessor">#define EBI_ROWCOLDLY0_bp  0  </span><span class="comment">/* SDRAM Row-to-Column Delay bit 0 position. */</span>
<a name="l05510"></a><a class="code" href="iox128a1_8h.html#aca5edb0279f9dab0dc1c92cc0597a565">05510</a> <span class="preprocessor">#define EBI_ROWCOLDLY1_bm  (1&lt;&lt;1)  </span><span class="comment">/* SDRAM Row-to-Column Delay bit 1 mask. */</span>
<a name="l05511"></a><a class="code" href="iox128a1_8h.html#afcf9cf2cb2630ce641b530c05f318606">05511</a> <span class="preprocessor">#define EBI_ROWCOLDLY1_bp  1  </span><span class="comment">/* SDRAM Row-to-Column Delay bit 1 position. */</span>
<a name="l05512"></a><a class="code" href="iox128a1_8h.html#a13a651c81dddfc7865c306bd9bc3ec4c">05512</a> <span class="preprocessor">#define EBI_ROWCOLDLY2_bm  (1&lt;&lt;2)  </span><span class="comment">/* SDRAM Row-to-Column Delay bit 2 mask. */</span>
<a name="l05513"></a><a class="code" href="iox128a1_8h.html#a247fcc1dab7229d014ee01f9395aed31">05513</a> <span class="preprocessor">#define EBI_ROWCOLDLY2_bp  2  </span><span class="comment">/* SDRAM Row-to-Column Delay bit 2 position. */</span>
<a name="l05514"></a>05514 
<a name="l05515"></a>05515 
<a name="l05516"></a>05516 <span class="comment">/* TWI - Two-Wire Interface */</span>
<a name="l05517"></a>05517 <span class="comment">/* TWI_MASTER.CTRLA  bit masks and bit positions */</span>
<a name="l05518"></a><a class="code" href="iox128a1_8h.html#a4f67b60fb78bae164d401335235df8cf">05518</a> <span class="preprocessor">#define TWI_MASTER_INTLVL_gm  0xC0  </span><span class="comment">/* Interrupt Level group mask. */</span>
<a name="l05519"></a><a class="code" href="iox128a1_8h.html#af6b952bfd212d137add608e8872ed802">05519</a> <span class="preprocessor">#define TWI_MASTER_INTLVL_gp  6  </span><span class="comment">/* Interrupt Level group position. */</span>
<a name="l05520"></a><a class="code" href="iox128a1_8h.html#a8efe3f20921997e6e0e903f9e93d431e">05520</a> <span class="preprocessor">#define TWI_MASTER_INTLVL0_bm  (1&lt;&lt;6)  </span><span class="comment">/* Interrupt Level bit 0 mask. */</span>
<a name="l05521"></a><a class="code" href="iox128a1_8h.html#a253625ec0dfb6d66d5a9de8eb77313a0">05521</a> <span class="preprocessor">#define TWI_MASTER_INTLVL0_bp  6  </span><span class="comment">/* Interrupt Level bit 0 position. */</span>
<a name="l05522"></a><a class="code" href="iox128a1_8h.html#a75f700d6b3e81c6185e9058a503d9005">05522</a> <span class="preprocessor">#define TWI_MASTER_INTLVL1_bm  (1&lt;&lt;7)  </span><span class="comment">/* Interrupt Level bit 1 mask. */</span>
<a name="l05523"></a><a class="code" href="iox128a1_8h.html#af1726f9240b24331a2fde51f6445ae56">05523</a> <span class="preprocessor">#define TWI_MASTER_INTLVL1_bp  7  </span><span class="comment">/* Interrupt Level bit 1 position. */</span>
<a name="l05524"></a>05524 
<a name="l05525"></a><a class="code" href="iox128a1_8h.html#a1a02cbcdf5215c2a21168f29e3aa8192">05525</a> <span class="preprocessor">#define TWI_MASTER_RIEN_bm  0x20  </span><span class="comment">/* Read Interrupt Enable bit mask. */</span>
<a name="l05526"></a><a class="code" href="iox128a1_8h.html#a59376a54c29f044193f1407b021afe8a">05526</a> <span class="preprocessor">#define TWI_MASTER_RIEN_bp  5  </span><span class="comment">/* Read Interrupt Enable bit position. */</span>
<a name="l05527"></a>05527 
<a name="l05528"></a><a class="code" href="iox128a1_8h.html#ad416f4cbe93eb2ea90f66df524aed7a4">05528</a> <span class="preprocessor">#define TWI_MASTER_WIEN_bm  0x10  </span><span class="comment">/* Write Interrupt Enable bit mask. */</span>
<a name="l05529"></a><a class="code" href="iox128a1_8h.html#a0a19bc654b39627e79f80056af151a86">05529</a> <span class="preprocessor">#define TWI_MASTER_WIEN_bp  4  </span><span class="comment">/* Write Interrupt Enable bit position. */</span>
<a name="l05530"></a>05530 
<a name="l05531"></a><a class="code" href="iox128a1_8h.html#ad448a9a16746e5c3818a351fc75f0a78">05531</a> <span class="preprocessor">#define TWI_MASTER_ENABLE_bm  0x08  </span><span class="comment">/* Enable TWI Master bit mask. */</span>
<a name="l05532"></a><a class="code" href="iox128a1_8h.html#ac10c6e3e5e56fb98fe1756eb3d7b8242">05532</a> <span class="preprocessor">#define TWI_MASTER_ENABLE_bp  3  </span><span class="comment">/* Enable TWI Master bit position. */</span>
<a name="l05533"></a>05533 
<a name="l05534"></a>05534 
<a name="l05535"></a>05535 <span class="comment">/* TWI_MASTER.CTRLB  bit masks and bit positions */</span>
<a name="l05536"></a><a class="code" href="iox128a1_8h.html#a84c7a01806ec5e1c20d5758cee870575">05536</a> <span class="preprocessor">#define TWI_MASTER_TIMEOUT_gm  0x0C  </span><span class="comment">/* Inactive Bus Timeout group mask. */</span>
<a name="l05537"></a><a class="code" href="iox128a1_8h.html#aca34b06a37d1d544175ba31667a37588">05537</a> <span class="preprocessor">#define TWI_MASTER_TIMEOUT_gp  2  </span><span class="comment">/* Inactive Bus Timeout group position. */</span>
<a name="l05538"></a><a class="code" href="iox128a1_8h.html#a3503518d1e48f873f2efa33f61ac9edb">05538</a> <span class="preprocessor">#define TWI_MASTER_TIMEOUT0_bm  (1&lt;&lt;2)  </span><span class="comment">/* Inactive Bus Timeout bit 0 mask. */</span>
<a name="l05539"></a><a class="code" href="iox128a1_8h.html#aced87016d6561ed07029952daa51023f">05539</a> <span class="preprocessor">#define TWI_MASTER_TIMEOUT0_bp  2  </span><span class="comment">/* Inactive Bus Timeout bit 0 position. */</span>
<a name="l05540"></a><a class="code" href="iox128a1_8h.html#afd67e70a6b5bba65f5433dc0caec002e">05540</a> <span class="preprocessor">#define TWI_MASTER_TIMEOUT1_bm  (1&lt;&lt;3)  </span><span class="comment">/* Inactive Bus Timeout bit 1 mask. */</span>
<a name="l05541"></a><a class="code" href="iox128a1_8h.html#add83ab5c8bd3336d37c0e9d731e4dcc9">05541</a> <span class="preprocessor">#define TWI_MASTER_TIMEOUT1_bp  3  </span><span class="comment">/* Inactive Bus Timeout bit 1 position. */</span>
<a name="l05542"></a>05542 
<a name="l05543"></a><a class="code" href="iox128a1_8h.html#a0c5e5ec94bcef1ab763022697c14e6dc">05543</a> <span class="preprocessor">#define TWI_MASTER_QCEN_bm  0x02  </span><span class="comment">/* Quick Command Enable bit mask. */</span>
<a name="l05544"></a><a class="code" href="iox128a1_8h.html#a0f26686dfe609e6cd77dc594d8deaa02">05544</a> <span class="preprocessor">#define TWI_MASTER_QCEN_bp  1  </span><span class="comment">/* Quick Command Enable bit position. */</span>
<a name="l05545"></a>05545 
<a name="l05546"></a><a class="code" href="iox128a1_8h.html#ad82550ea382efab09b9bea857472e2a8">05546</a> <span class="preprocessor">#define TWI_MASTER_SMEN_bm  0x01  </span><span class="comment">/* Smart Mode Enable bit mask. */</span>
<a name="l05547"></a><a class="code" href="iox128a1_8h.html#a436c61cb0cdb67a59e81aae38d8235cb">05547</a> <span class="preprocessor">#define TWI_MASTER_SMEN_bp  0  </span><span class="comment">/* Smart Mode Enable bit position. */</span>
<a name="l05548"></a>05548 
<a name="l05549"></a>05549 
<a name="l05550"></a>05550 <span class="comment">/* TWI_MASTER.CTRLC  bit masks and bit positions */</span>
<a name="l05551"></a><a class="code" href="iox128a1_8h.html#ab3a3c4629ddad80fe2dfc9f108d9134d">05551</a> <span class="preprocessor">#define TWI_MASTER_ACKACT_bm  0x04  </span><span class="comment">/* Acknowledge Action bit mask. */</span>
<a name="l05552"></a><a class="code" href="iox128a1_8h.html#acad3640299b7385f57f952b5bc4dfab7">05552</a> <span class="preprocessor">#define TWI_MASTER_ACKACT_bp  2  </span><span class="comment">/* Acknowledge Action bit position. */</span>
<a name="l05553"></a>05553 
<a name="l05554"></a><a class="code" href="iox128a1_8h.html#a189267e2eeb02e0a87b545d9a5a52ff3">05554</a> <span class="preprocessor">#define TWI_MASTER_CMD_gm  0x03  </span><span class="comment">/* Command group mask. */</span>
<a name="l05555"></a><a class="code" href="iox128a1_8h.html#a7f09740dc3aa21d4a68306ece9d2aa3f">05555</a> <span class="preprocessor">#define TWI_MASTER_CMD_gp  0  </span><span class="comment">/* Command group position. */</span>
<a name="l05556"></a><a class="code" href="iox128a1_8h.html#a07a23d8b14a01f65c7b4048138c16c60">05556</a> <span class="preprocessor">#define TWI_MASTER_CMD0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Command bit 0 mask. */</span>
<a name="l05557"></a><a class="code" href="iox128a1_8h.html#a03d94801bfa72a47e1176618fd17dbae">05557</a> <span class="preprocessor">#define TWI_MASTER_CMD0_bp  0  </span><span class="comment">/* Command bit 0 position. */</span>
<a name="l05558"></a><a class="code" href="iox128a1_8h.html#a2930645d5172cda1c7aad781ec27bb97">05558</a> <span class="preprocessor">#define TWI_MASTER_CMD1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Command bit 1 mask. */</span>
<a name="l05559"></a><a class="code" href="iox128a1_8h.html#ab5d735a08930241be1074943b7f2c68f">05559</a> <span class="preprocessor">#define TWI_MASTER_CMD1_bp  1  </span><span class="comment">/* Command bit 1 position. */</span>
<a name="l05560"></a>05560 
<a name="l05561"></a>05561 
<a name="l05562"></a>05562 <span class="comment">/* TWI_MASTER.STATUS  bit masks and bit positions */</span>
<a name="l05563"></a><a class="code" href="iox128a1_8h.html#a8f3cb9563397eee067c5029f6f5d2100">05563</a> <span class="preprocessor">#define TWI_MASTER_RIF_bm  0x80  </span><span class="comment">/* Read Interrupt Flag bit mask. */</span>
<a name="l05564"></a><a class="code" href="iox128a1_8h.html#af4d70095499dc6b7442d84558340efee">05564</a> <span class="preprocessor">#define TWI_MASTER_RIF_bp  7  </span><span class="comment">/* Read Interrupt Flag bit position. */</span>
<a name="l05565"></a>05565 
<a name="l05566"></a><a class="code" href="iox128a1_8h.html#a05ead306ced7dcbc60722d19c286af0b">05566</a> <span class="preprocessor">#define TWI_MASTER_WIF_bm  0x40  </span><span class="comment">/* Write Interrupt Flag bit mask. */</span>
<a name="l05567"></a><a class="code" href="iox128a1_8h.html#a4b0f5d5451757511da51d471b7a8456b">05567</a> <span class="preprocessor">#define TWI_MASTER_WIF_bp  6  </span><span class="comment">/* Write Interrupt Flag bit position. */</span>
<a name="l05568"></a>05568 
<a name="l05569"></a><a class="code" href="iox128a1_8h.html#aa4f20b769a86950709daf29c9595ce43">05569</a> <span class="preprocessor">#define TWI_MASTER_CLKHOLD_bm  0x20  </span><span class="comment">/* Clock Hold bit mask. */</span>
<a name="l05570"></a><a class="code" href="iox128a1_8h.html#a217a88c8b781437790b2230a0476ea25">05570</a> <span class="preprocessor">#define TWI_MASTER_CLKHOLD_bp  5  </span><span class="comment">/* Clock Hold bit position. */</span>
<a name="l05571"></a>05571 
<a name="l05572"></a><a class="code" href="iox128a1_8h.html#a63b9eaa917a3ce6f50840f3c4a5b19e6">05572</a> <span class="preprocessor">#define TWI_MASTER_RXACK_bm  0x10  </span><span class="comment">/* Received Acknowledge bit mask. */</span>
<a name="l05573"></a><a class="code" href="iox128a1_8h.html#a35cbe6b7dab095532057d26d23dfd2f4">05573</a> <span class="preprocessor">#define TWI_MASTER_RXACK_bp  4  </span><span class="comment">/* Received Acknowledge bit position. */</span>
<a name="l05574"></a>05574 
<a name="l05575"></a><a class="code" href="iox128a1_8h.html#aee29872029263763f4fc1224f4e5a936">05575</a> <span class="preprocessor">#define TWI_MASTER_ARBLOST_bm  0x08  </span><span class="comment">/* Arbitration Lost bit mask. */</span>
<a name="l05576"></a><a class="code" href="iox128a1_8h.html#ade52bc811724bbddf608065b9cff34be">05576</a> <span class="preprocessor">#define TWI_MASTER_ARBLOST_bp  3  </span><span class="comment">/* Arbitration Lost bit position. */</span>
<a name="l05577"></a>05577 
<a name="l05578"></a><a class="code" href="iox128a1_8h.html#a1bc9f219230da0d5d65f385ed9a8bf63">05578</a> <span class="preprocessor">#define TWI_MASTER_BUSERR_bm  0x04  </span><span class="comment">/* Bus Error bit mask. */</span>
<a name="l05579"></a><a class="code" href="iox128a1_8h.html#ade0a7c802a927933d40f17c9a2dda3b6">05579</a> <span class="preprocessor">#define TWI_MASTER_BUSERR_bp  2  </span><span class="comment">/* Bus Error bit position. */</span>
<a name="l05580"></a>05580 
<a name="l05581"></a><a class="code" href="iox128a1_8h.html#af8960aa88482d8973377f2de27806602">05581</a> <span class="preprocessor">#define TWI_MASTER_BUSSTATE_gm  0x03  </span><span class="comment">/* Bus State group mask. */</span>
<a name="l05582"></a><a class="code" href="iox128a1_8h.html#a69add47fa820fb66210c28d190f6cb4d">05582</a> <span class="preprocessor">#define TWI_MASTER_BUSSTATE_gp  0  </span><span class="comment">/* Bus State group position. */</span>
<a name="l05583"></a><a class="code" href="iox128a1_8h.html#ac77aaf64a7a4108f1ac1b172d384924a">05583</a> <span class="preprocessor">#define TWI_MASTER_BUSSTATE0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Bus State bit 0 mask. */</span>
<a name="l05584"></a><a class="code" href="iox128a1_8h.html#acb8a1cbae3554144109fdcea6d0fd648">05584</a> <span class="preprocessor">#define TWI_MASTER_BUSSTATE0_bp  0  </span><span class="comment">/* Bus State bit 0 position. */</span>
<a name="l05585"></a><a class="code" href="iox128a1_8h.html#af2a5f7a3cd8848978896034f5a645f0d">05585</a> <span class="preprocessor">#define TWI_MASTER_BUSSTATE1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Bus State bit 1 mask. */</span>
<a name="l05586"></a><a class="code" href="iox128a1_8h.html#abdf4fdabd62f6e4d286ecc8cf3ffcb40">05586</a> <span class="preprocessor">#define TWI_MASTER_BUSSTATE1_bp  1  </span><span class="comment">/* Bus State bit 1 position. */</span>
<a name="l05587"></a>05587 
<a name="l05588"></a>05588 
<a name="l05589"></a>05589 <span class="comment">/* TWI_SLAVE.CTRLA  bit masks and bit positions */</span>
<a name="l05590"></a><a class="code" href="iox128a1_8h.html#aec656c8ec79db54511f565b8559ab8af">05590</a> <span class="preprocessor">#define TWI_SLAVE_INTLVL_gm  0xC0  </span><span class="comment">/* Interrupt Level group mask. */</span>
<a name="l05591"></a><a class="code" href="iox128a1_8h.html#a31d7d931fd82d9e7420c336fee589369">05591</a> <span class="preprocessor">#define TWI_SLAVE_INTLVL_gp  6  </span><span class="comment">/* Interrupt Level group position. */</span>
<a name="l05592"></a><a class="code" href="iox128a1_8h.html#a76e69eb7dcd1b2e194d78686a9efaffa">05592</a> <span class="preprocessor">#define TWI_SLAVE_INTLVL0_bm  (1&lt;&lt;6)  </span><span class="comment">/* Interrupt Level bit 0 mask. */</span>
<a name="l05593"></a><a class="code" href="iox128a1_8h.html#ac0a13c6cd46966f14c30cf29535aa0a4">05593</a> <span class="preprocessor">#define TWI_SLAVE_INTLVL0_bp  6  </span><span class="comment">/* Interrupt Level bit 0 position. */</span>
<a name="l05594"></a><a class="code" href="iox128a1_8h.html#a373fe5575706f437584269b38d178422">05594</a> <span class="preprocessor">#define TWI_SLAVE_INTLVL1_bm  (1&lt;&lt;7)  </span><span class="comment">/* Interrupt Level bit 1 mask. */</span>
<a name="l05595"></a><a class="code" href="iox128a1_8h.html#ac50efc02cfd4ec1c378e6a56f0487578">05595</a> <span class="preprocessor">#define TWI_SLAVE_INTLVL1_bp  7  </span><span class="comment">/* Interrupt Level bit 1 position. */</span>
<a name="l05596"></a>05596 
<a name="l05597"></a><a class="code" href="iox128a1_8h.html#ad21d363ed5bbc497eaad57311bbe39ab">05597</a> <span class="preprocessor">#define TWI_SLAVE_DIEN_bm  0x20  </span><span class="comment">/* Data Interrupt Enable bit mask. */</span>
<a name="l05598"></a><a class="code" href="iox128a1_8h.html#afe61eff9b4aaa9dcabeca7f48a2e5bbe">05598</a> <span class="preprocessor">#define TWI_SLAVE_DIEN_bp  5  </span><span class="comment">/* Data Interrupt Enable bit position. */</span>
<a name="l05599"></a>05599 
<a name="l05600"></a><a class="code" href="iox128a1_8h.html#ad8c87feb3c750107b73a478728af18cd">05600</a> <span class="preprocessor">#define TWI_SLAVE_APIEN_bm  0x10  </span><span class="comment">/* Address/Stop Interrupt Enable bit mask. */</span>
<a name="l05601"></a><a class="code" href="iox128a1_8h.html#a2ac26894ba2524151fbdf58f9eb069e9">05601</a> <span class="preprocessor">#define TWI_SLAVE_APIEN_bp  4  </span><span class="comment">/* Address/Stop Interrupt Enable bit position. */</span>
<a name="l05602"></a>05602 
<a name="l05603"></a><a class="code" href="iox128a1_8h.html#a62cdd1334d5221d38c300ca825ca4051">05603</a> <span class="preprocessor">#define TWI_SLAVE_ENABLE_bm  0x08  </span><span class="comment">/* Enable TWI Slave bit mask. */</span>
<a name="l05604"></a><a class="code" href="iox128a1_8h.html#a60a8808b2895769dea858beffb32647c">05604</a> <span class="preprocessor">#define TWI_SLAVE_ENABLE_bp  3  </span><span class="comment">/* Enable TWI Slave bit position. */</span>
<a name="l05605"></a>05605 
<a name="l05606"></a><a class="code" href="iox128a1_8h.html#a435928f9bbfa3a12fa095400f2e1665c">05606</a> <span class="preprocessor">#define TWI_SLAVE_PIEN_bm  0x04  </span><span class="comment">/* Stop Interrupt Enable bit mask. */</span>
<a name="l05607"></a><a class="code" href="iox128a1_8h.html#ab8622f047be97780c0da581478900478">05607</a> <span class="preprocessor">#define TWI_SLAVE_PIEN_bp  2  </span><span class="comment">/* Stop Interrupt Enable bit position. */</span>
<a name="l05608"></a>05608 
<a name="l05609"></a><a class="code" href="iox128a1_8h.html#a9d7cc0cf9c27b14651f53e481c30e925">05609</a> <span class="preprocessor">#define TWI_SLAVE_PMEN_bm  0x02  </span><span class="comment">/* Promiscuous Mode Enable bit mask. */</span>
<a name="l05610"></a><a class="code" href="iox128a1_8h.html#ae35002ee29dbae1268563c7948332825">05610</a> <span class="preprocessor">#define TWI_SLAVE_PMEN_bp  1  </span><span class="comment">/* Promiscuous Mode Enable bit position. */</span>
<a name="l05611"></a>05611 
<a name="l05612"></a><a class="code" href="iox128a1_8h.html#aae95d4d4ee51751a46b46afd04f819c0">05612</a> <span class="preprocessor">#define TWI_SLAVE_SMEN_bm  0x01  </span><span class="comment">/* Smart Mode Enable bit mask. */</span>
<a name="l05613"></a><a class="code" href="iox128a1_8h.html#a2ccb1735ce73d0a7b943ecf86180d38d">05613</a> <span class="preprocessor">#define TWI_SLAVE_SMEN_bp  0  </span><span class="comment">/* Smart Mode Enable bit position. */</span>
<a name="l05614"></a>05614 
<a name="l05615"></a>05615 
<a name="l05616"></a>05616 <span class="comment">/* TWI_SLAVE.CTRLB  bit masks and bit positions */</span>
<a name="l05617"></a><a class="code" href="iox128a1_8h.html#ad271dc2db3342b57cca16a052e81ac84">05617</a> <span class="preprocessor">#define TWI_SLAVE_ACKACT_bm  0x04  </span><span class="comment">/* Acknowledge Action bit mask. */</span>
<a name="l05618"></a><a class="code" href="iox128a1_8h.html#a5a304e1d032d205afd14c645d564ae72">05618</a> <span class="preprocessor">#define TWI_SLAVE_ACKACT_bp  2  </span><span class="comment">/* Acknowledge Action bit position. */</span>
<a name="l05619"></a>05619 
<a name="l05620"></a><a class="code" href="iox128a1_8h.html#aed3fca543115f632445b8e9c2d03f5be">05620</a> <span class="preprocessor">#define TWI_SLAVE_CMD_gm  0x03  </span><span class="comment">/* Command group mask. */</span>
<a name="l05621"></a><a class="code" href="iox128a1_8h.html#ac9eeb15272796fc21bbbefd2c0839cd9">05621</a> <span class="preprocessor">#define TWI_SLAVE_CMD_gp  0  </span><span class="comment">/* Command group position. */</span>
<a name="l05622"></a><a class="code" href="iox128a1_8h.html#a7f63132e52038ff24b7f3faef7e571b0">05622</a> <span class="preprocessor">#define TWI_SLAVE_CMD0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Command bit 0 mask. */</span>
<a name="l05623"></a><a class="code" href="iox128a1_8h.html#a0e303745202c76b391f8d40e745b6aba">05623</a> <span class="preprocessor">#define TWI_SLAVE_CMD0_bp  0  </span><span class="comment">/* Command bit 0 position. */</span>
<a name="l05624"></a><a class="code" href="iox128a1_8h.html#ae2b892836bf4be1499a931886c7af577">05624</a> <span class="preprocessor">#define TWI_SLAVE_CMD1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Command bit 1 mask. */</span>
<a name="l05625"></a><a class="code" href="iox128a1_8h.html#a5fa5132eae1999194889caf062bc0ab2">05625</a> <span class="preprocessor">#define TWI_SLAVE_CMD1_bp  1  </span><span class="comment">/* Command bit 1 position. */</span>
<a name="l05626"></a>05626 
<a name="l05627"></a>05627 
<a name="l05628"></a>05628 <span class="comment">/* TWI_SLAVE.STATUS  bit masks and bit positions */</span>
<a name="l05629"></a><a class="code" href="iox128a1_8h.html#a171067270c0cc7374b43857c92e4e3c1">05629</a> <span class="preprocessor">#define TWI_SLAVE_DIF_bm  0x80  </span><span class="comment">/* Data Interrupt Flag bit mask. */</span>
<a name="l05630"></a><a class="code" href="iox128a1_8h.html#ade5e0ea208cc8e93e56ffb855079acef">05630</a> <span class="preprocessor">#define TWI_SLAVE_DIF_bp  7  </span><span class="comment">/* Data Interrupt Flag bit position. */</span>
<a name="l05631"></a>05631 
<a name="l05632"></a><a class="code" href="iox128a1_8h.html#ab1cab43591ad2c5b625ef84715b96abc">05632</a> <span class="preprocessor">#define TWI_SLAVE_APIF_bm  0x40  </span><span class="comment">/* Address/Stop Interrupt Flag bit mask. */</span>
<a name="l05633"></a><a class="code" href="iox128a1_8h.html#a53e747902dbafc091e26fc2e4b5836f8">05633</a> <span class="preprocessor">#define TWI_SLAVE_APIF_bp  6  </span><span class="comment">/* Address/Stop Interrupt Flag bit position. */</span>
<a name="l05634"></a>05634 
<a name="l05635"></a><a class="code" href="iox128a1_8h.html#a95e2e31f5f875d09e68a304763cdd3cc">05635</a> <span class="preprocessor">#define TWI_SLAVE_CLKHOLD_bm  0x20  </span><span class="comment">/* Clock Hold bit mask. */</span>
<a name="l05636"></a><a class="code" href="iox128a1_8h.html#a2f6a6d11c4ba8995eed09e28a4044bb3">05636</a> <span class="preprocessor">#define TWI_SLAVE_CLKHOLD_bp  5  </span><span class="comment">/* Clock Hold bit position. */</span>
<a name="l05637"></a>05637 
<a name="l05638"></a><a class="code" href="iox128a1_8h.html#aa4570edca8ecf0253277d3f6ee9e8f53">05638</a> <span class="preprocessor">#define TWI_SLAVE_RXACK_bm  0x10  </span><span class="comment">/* Received Acknowledge bit mask. */</span>
<a name="l05639"></a><a class="code" href="iox128a1_8h.html#ac28d64d148d4948a1c3f93080532d558">05639</a> <span class="preprocessor">#define TWI_SLAVE_RXACK_bp  4  </span><span class="comment">/* Received Acknowledge bit position. */</span>
<a name="l05640"></a>05640 
<a name="l05641"></a><a class="code" href="iox128a1_8h.html#a78c16e7a9d4eebc09e019a73a6c87f7e">05641</a> <span class="preprocessor">#define TWI_SLAVE_COLL_bm  0x08  </span><span class="comment">/* Collision bit mask. */</span>
<a name="l05642"></a><a class="code" href="iox128a1_8h.html#a7c3a4dcae35994ed8a2442fb5453f116">05642</a> <span class="preprocessor">#define TWI_SLAVE_COLL_bp  3  </span><span class="comment">/* Collision bit position. */</span>
<a name="l05643"></a>05643 
<a name="l05644"></a><a class="code" href="iox128a1_8h.html#a970d0ae2aa9d2a928dc9469812a4e8be">05644</a> <span class="preprocessor">#define TWI_SLAVE_BUSERR_bm  0x04  </span><span class="comment">/* Bus Error bit mask. */</span>
<a name="l05645"></a><a class="code" href="iox128a1_8h.html#ac0b2c8762eb08d0c3b16fa466fd0016d">05645</a> <span class="preprocessor">#define TWI_SLAVE_BUSERR_bp  2  </span><span class="comment">/* Bus Error bit position. */</span>
<a name="l05646"></a>05646 
<a name="l05647"></a><a class="code" href="iox128a1_8h.html#a0d9f079e7989ee5c135572f68fd0ed00">05647</a> <span class="preprocessor">#define TWI_SLAVE_DIR_bm  0x02  </span><span class="comment">/* Read/Write Direction bit mask. */</span>
<a name="l05648"></a><a class="code" href="iox128a1_8h.html#aea02c6a5320891f2d9b185cc241abc8f">05648</a> <span class="preprocessor">#define TWI_SLAVE_DIR_bp  1  </span><span class="comment">/* Read/Write Direction bit position. */</span>
<a name="l05649"></a>05649 
<a name="l05650"></a><a class="code" href="iox128a1_8h.html#aa00442bf5a6f273b077ce38c39e0cd20">05650</a> <span class="preprocessor">#define TWI_SLAVE_AP_bm  0x01  </span><span class="comment">/* Slave Address or Stop bit mask. */</span>
<a name="l05651"></a><a class="code" href="iox128a1_8h.html#a3ea80b93b4f6e81d0191115691e7ef06">05651</a> <span class="preprocessor">#define TWI_SLAVE_AP_bp  0  </span><span class="comment">/* Slave Address or Stop bit position. */</span>
<a name="l05652"></a>05652 
<a name="l05653"></a>05653 
<a name="l05654"></a>05654 <span class="comment">/* TWI_SLAVE.ADDRMASK  bit masks and bit positions */</span>
<a name="l05655"></a><a class="code" href="iox128a1_8h.html#ac50d7ec16b3d9c98484d3c1a1486cdc6">05655</a> <span class="preprocessor">#define TWI_SLAVE_ADDRMASK_gm  0xFE  </span><span class="comment">/* Address Mask group mask. */</span>
<a name="l05656"></a><a class="code" href="iox128a1_8h.html#a7b02a1c1a536fa6aabddb93b04edb1ff">05656</a> <span class="preprocessor">#define TWI_SLAVE_ADDRMASK_gp  1  </span><span class="comment">/* Address Mask group position. */</span>
<a name="l05657"></a><a class="code" href="iox128a1_8h.html#a5c2010c8646e26b77448d7c48516eb9c">05657</a> <span class="preprocessor">#define TWI_SLAVE_ADDRMASK0_bm  (1&lt;&lt;1)  </span><span class="comment">/* Address Mask bit 0 mask. */</span>
<a name="l05658"></a><a class="code" href="iox128a1_8h.html#aeb33d2aa22d739ecddacc0be1b0b8eca">05658</a> <span class="preprocessor">#define TWI_SLAVE_ADDRMASK0_bp  1  </span><span class="comment">/* Address Mask bit 0 position. */</span>
<a name="l05659"></a><a class="code" href="iox128a1_8h.html#a004a8bd32d750674b30b1eb4d29b8b03">05659</a> <span class="preprocessor">#define TWI_SLAVE_ADDRMASK1_bm  (1&lt;&lt;2)  </span><span class="comment">/* Address Mask bit 1 mask. */</span>
<a name="l05660"></a><a class="code" href="iox128a1_8h.html#a2f0ca29baacd0eaedeabd1fc5ce70ef3">05660</a> <span class="preprocessor">#define TWI_SLAVE_ADDRMASK1_bp  2  </span><span class="comment">/* Address Mask bit 1 position. */</span>
<a name="l05661"></a><a class="code" href="iox128a1_8h.html#a06a235b7c3806953b92a131e36fe1045">05661</a> <span class="preprocessor">#define TWI_SLAVE_ADDRMASK2_bm  (1&lt;&lt;3)  </span><span class="comment">/* Address Mask bit 2 mask. */</span>
<a name="l05662"></a><a class="code" href="iox128a1_8h.html#a0d65ec707bc302ffd1e747abce598b0a">05662</a> <span class="preprocessor">#define TWI_SLAVE_ADDRMASK2_bp  3  </span><span class="comment">/* Address Mask bit 2 position. */</span>
<a name="l05663"></a><a class="code" href="iox128a1_8h.html#abe172f2cb852705e5fdfb60b65482f68">05663</a> <span class="preprocessor">#define TWI_SLAVE_ADDRMASK3_bm  (1&lt;&lt;4)  </span><span class="comment">/* Address Mask bit 3 mask. */</span>
<a name="l05664"></a><a class="code" href="iox128a1_8h.html#afb6cd3c26765bb72a23f6b7e0cd1d12e">05664</a> <span class="preprocessor">#define TWI_SLAVE_ADDRMASK3_bp  4  </span><span class="comment">/* Address Mask bit 3 position. */</span>
<a name="l05665"></a><a class="code" href="iox128a1_8h.html#a31149c50d89dd1360312fe8fc4e207fa">05665</a> <span class="preprocessor">#define TWI_SLAVE_ADDRMASK4_bm  (1&lt;&lt;5)  </span><span class="comment">/* Address Mask bit 4 mask. */</span>
<a name="l05666"></a><a class="code" href="iox128a1_8h.html#ab4c51e43001fc3b87142737a2d62201a">05666</a> <span class="preprocessor">#define TWI_SLAVE_ADDRMASK4_bp  5  </span><span class="comment">/* Address Mask bit 4 position. */</span>
<a name="l05667"></a><a class="code" href="iox128a1_8h.html#ad52451739fd18549a32770cc1934b012">05667</a> <span class="preprocessor">#define TWI_SLAVE_ADDRMASK5_bm  (1&lt;&lt;6)  </span><span class="comment">/* Address Mask bit 5 mask. */</span>
<a name="l05668"></a><a class="code" href="iox128a1_8h.html#ad32c2bedac7ab756e00f09b832404c5c">05668</a> <span class="preprocessor">#define TWI_SLAVE_ADDRMASK5_bp  6  </span><span class="comment">/* Address Mask bit 5 position. */</span>
<a name="l05669"></a><a class="code" href="iox128a1_8h.html#a4293d038ea4b549780e87ed47b5af447">05669</a> <span class="preprocessor">#define TWI_SLAVE_ADDRMASK6_bm  (1&lt;&lt;7)  </span><span class="comment">/* Address Mask bit 6 mask. */</span>
<a name="l05670"></a><a class="code" href="iox128a1_8h.html#a9c86b5d83c3e111878f6ce159d42c3ed">05670</a> <span class="preprocessor">#define TWI_SLAVE_ADDRMASK6_bp  7  </span><span class="comment">/* Address Mask bit 6 position. */</span>
<a name="l05671"></a>05671 
<a name="l05672"></a><a class="code" href="iox128a1_8h.html#a040013e15035d63f005b7e0b3cf21e65">05672</a> <span class="preprocessor">#define TWI_SLAVE_ADDREN_bm  0x01  </span><span class="comment">/* Address Enable bit mask. */</span>
<a name="l05673"></a><a class="code" href="iox128a1_8h.html#a67369e441f7079b83e1db2c911bd6bb1">05673</a> <span class="preprocessor">#define TWI_SLAVE_ADDREN_bp  0  </span><span class="comment">/* Address Enable bit position. */</span>
<a name="l05674"></a>05674 
<a name="l05675"></a>05675 
<a name="l05676"></a>05676 <span class="comment">/* TWI.CTRL  bit masks and bit positions */</span>
<a name="l05677"></a><a class="code" href="iox128a1_8h.html#a55c7dd4b34c1c39aacc5b43653c3922d">05677</a> <span class="preprocessor">#define TWI_SDAHOLD_bm  0x02  </span><span class="comment">/* SDA Hold Time Enable bit mask. */</span>
<a name="l05678"></a><a class="code" href="iox128a1_8h.html#a1a7871f9389e11d7d6f63eb4822d8faf">05678</a> <span class="preprocessor">#define TWI_SDAHOLD_bp  1  </span><span class="comment">/* SDA Hold Time Enable bit position. */</span>
<a name="l05679"></a>05679 
<a name="l05680"></a><a class="code" href="iox128a1_8h.html#a7859fd06cf01d5b37ee3aca4739cae19">05680</a> <span class="preprocessor">#define TWI_EDIEN_bm  0x01  </span><span class="comment">/* External Driver Interface Enable bit mask. */</span>
<a name="l05681"></a><a class="code" href="iox128a1_8h.html#a1e757f641de4881cb49c979fd9be8d6d">05681</a> <span class="preprocessor">#define TWI_EDIEN_bp  0  </span><span class="comment">/* External Driver Interface Enable bit position. */</span>
<a name="l05682"></a>05682 
<a name="l05683"></a>05683 
<a name="l05684"></a>05684 <span class="comment">/* PORT - Port Configuration */</span>
<a name="l05685"></a>05685 <span class="comment">/* PORTCFG.VPCTRLA  bit masks and bit positions */</span>
<a name="l05686"></a><a class="code" href="iox128a1_8h.html#a267522a0f8e66120b1a15e3c2446d467">05686</a> <span class="preprocessor">#define PORTCFG_VP1MAP_gm  0xF0  </span><span class="comment">/* Virtual Port 1 Mapping group mask. */</span>
<a name="l05687"></a><a class="code" href="iox128a1_8h.html#a5d5efa6b2c962fbd432efeefba4fe043">05687</a> <span class="preprocessor">#define PORTCFG_VP1MAP_gp  4  </span><span class="comment">/* Virtual Port 1 Mapping group position. */</span>
<a name="l05688"></a><a class="code" href="iox128a1_8h.html#a8c3d840deae214413fa0fb9d33409fa4">05688</a> <span class="preprocessor">#define PORTCFG_VP1MAP0_bm  (1&lt;&lt;4)  </span><span class="comment">/* Virtual Port 1 Mapping bit 0 mask. */</span>
<a name="l05689"></a><a class="code" href="iox128a1_8h.html#a767fd6bdefa2a7de92aefbe56ea7030b">05689</a> <span class="preprocessor">#define PORTCFG_VP1MAP0_bp  4  </span><span class="comment">/* Virtual Port 1 Mapping bit 0 position. */</span>
<a name="l05690"></a><a class="code" href="iox128a1_8h.html#af38e1d01c0a238a64e678cf44cc36660">05690</a> <span class="preprocessor">#define PORTCFG_VP1MAP1_bm  (1&lt;&lt;5)  </span><span class="comment">/* Virtual Port 1 Mapping bit 1 mask. */</span>
<a name="l05691"></a><a class="code" href="iox128a1_8h.html#a3af629dda40be7a036bdb048db9c0eea">05691</a> <span class="preprocessor">#define PORTCFG_VP1MAP1_bp  5  </span><span class="comment">/* Virtual Port 1 Mapping bit 1 position. */</span>
<a name="l05692"></a><a class="code" href="iox128a1_8h.html#a36a33352d6e3dd26b4dd603bb7c1db7e">05692</a> <span class="preprocessor">#define PORTCFG_VP1MAP2_bm  (1&lt;&lt;6)  </span><span class="comment">/* Virtual Port 1 Mapping bit 2 mask. */</span>
<a name="l05693"></a><a class="code" href="iox128a1_8h.html#ad0ff07c231c2bb04441cf0924e0fc290">05693</a> <span class="preprocessor">#define PORTCFG_VP1MAP2_bp  6  </span><span class="comment">/* Virtual Port 1 Mapping bit 2 position. */</span>
<a name="l05694"></a><a class="code" href="iox128a1_8h.html#a5fa45620657298502ab446932b9263d9">05694</a> <span class="preprocessor">#define PORTCFG_VP1MAP3_bm  (1&lt;&lt;7)  </span><span class="comment">/* Virtual Port 1 Mapping bit 3 mask. */</span>
<a name="l05695"></a><a class="code" href="iox128a1_8h.html#a26ef16d0a7b289b27def41f3123f0185">05695</a> <span class="preprocessor">#define PORTCFG_VP1MAP3_bp  7  </span><span class="comment">/* Virtual Port 1 Mapping bit 3 position. */</span>
<a name="l05696"></a>05696 
<a name="l05697"></a><a class="code" href="iox128a1_8h.html#a3795629533144d68aa38a04cfbc61912">05697</a> <span class="preprocessor">#define PORTCFG_VP0MAP_gm  0x0F  </span><span class="comment">/* Virtual Port 0 Mapping group mask. */</span>
<a name="l05698"></a><a class="code" href="iox128a1_8h.html#a49085f874c91681e01371fa28a4f54b4">05698</a> <span class="preprocessor">#define PORTCFG_VP0MAP_gp  0  </span><span class="comment">/* Virtual Port 0 Mapping group position. */</span>
<a name="l05699"></a><a class="code" href="iox128a1_8h.html#abb1e7afee4de359a8fd336b9d365a7cc">05699</a> <span class="preprocessor">#define PORTCFG_VP0MAP0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Virtual Port 0 Mapping bit 0 mask. */</span>
<a name="l05700"></a><a class="code" href="iox128a1_8h.html#a7cb8b28ec191c4fa7c3ba85b9d932236">05700</a> <span class="preprocessor">#define PORTCFG_VP0MAP0_bp  0  </span><span class="comment">/* Virtual Port 0 Mapping bit 0 position. */</span>
<a name="l05701"></a><a class="code" href="iox128a1_8h.html#a5e98a381e3ae72316622c80cb8550d64">05701</a> <span class="preprocessor">#define PORTCFG_VP0MAP1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Virtual Port 0 Mapping bit 1 mask. */</span>
<a name="l05702"></a><a class="code" href="iox128a1_8h.html#a081b9d43f222cb01fe79c48a3a6be456">05702</a> <span class="preprocessor">#define PORTCFG_VP0MAP1_bp  1  </span><span class="comment">/* Virtual Port 0 Mapping bit 1 position. */</span>
<a name="l05703"></a><a class="code" href="iox128a1_8h.html#aca7fb494bfda4338d71883cba089d482">05703</a> <span class="preprocessor">#define PORTCFG_VP0MAP2_bm  (1&lt;&lt;2)  </span><span class="comment">/* Virtual Port 0 Mapping bit 2 mask. */</span>
<a name="l05704"></a><a class="code" href="iox128a1_8h.html#af80453e20a6ad59d1ea32dad5dbd1df4">05704</a> <span class="preprocessor">#define PORTCFG_VP0MAP2_bp  2  </span><span class="comment">/* Virtual Port 0 Mapping bit 2 position. */</span>
<a name="l05705"></a><a class="code" href="iox128a1_8h.html#a627332a7719cc682eea976a926322715">05705</a> <span class="preprocessor">#define PORTCFG_VP0MAP3_bm  (1&lt;&lt;3)  </span><span class="comment">/* Virtual Port 0 Mapping bit 3 mask. */</span>
<a name="l05706"></a><a class="code" href="iox128a1_8h.html#a6f5595661594cf35f56c311e49923974">05706</a> <span class="preprocessor">#define PORTCFG_VP0MAP3_bp  3  </span><span class="comment">/* Virtual Port 0 Mapping bit 3 position. */</span>
<a name="l05707"></a>05707 
<a name="l05708"></a>05708 
<a name="l05709"></a>05709 <span class="comment">/* PORTCFG.VPCTRLB  bit masks and bit positions */</span>
<a name="l05710"></a><a class="code" href="iox128a1_8h.html#a923d457a831e6d6d7466855b74d1c6a2">05710</a> <span class="preprocessor">#define PORTCFG_VP3MAP_gm  0xF0  </span><span class="comment">/* Virtual Port 3 Mapping group mask. */</span>
<a name="l05711"></a><a class="code" href="iox128a1_8h.html#a43b8f9e487659369b99c16ffd33e8887">05711</a> <span class="preprocessor">#define PORTCFG_VP3MAP_gp  4  </span><span class="comment">/* Virtual Port 3 Mapping group position. */</span>
<a name="l05712"></a><a class="code" href="iox128a1_8h.html#ae5af240e5c0adfa2be802a62d2633962">05712</a> <span class="preprocessor">#define PORTCFG_VP3MAP0_bm  (1&lt;&lt;4)  </span><span class="comment">/* Virtual Port 3 Mapping bit 0 mask. */</span>
<a name="l05713"></a><a class="code" href="iox128a1_8h.html#a36e221effadf9b2fc5113b574874c305">05713</a> <span class="preprocessor">#define PORTCFG_VP3MAP0_bp  4  </span><span class="comment">/* Virtual Port 3 Mapping bit 0 position. */</span>
<a name="l05714"></a><a class="code" href="iox128a1_8h.html#a38665ee41da53c636859b0b4e5a11e52">05714</a> <span class="preprocessor">#define PORTCFG_VP3MAP1_bm  (1&lt;&lt;5)  </span><span class="comment">/* Virtual Port 3 Mapping bit 1 mask. */</span>
<a name="l05715"></a><a class="code" href="iox128a1_8h.html#a464096f1abe44f068f87ab183973faea">05715</a> <span class="preprocessor">#define PORTCFG_VP3MAP1_bp  5  </span><span class="comment">/* Virtual Port 3 Mapping bit 1 position. */</span>
<a name="l05716"></a><a class="code" href="iox128a1_8h.html#a45850595aa0291157f42b91e17b178c1">05716</a> <span class="preprocessor">#define PORTCFG_VP3MAP2_bm  (1&lt;&lt;6)  </span><span class="comment">/* Virtual Port 3 Mapping bit 2 mask. */</span>
<a name="l05717"></a><a class="code" href="iox128a1_8h.html#a0c7f22ca7cfca88605f4dcd5a82f8346">05717</a> <span class="preprocessor">#define PORTCFG_VP3MAP2_bp  6  </span><span class="comment">/* Virtual Port 3 Mapping bit 2 position. */</span>
<a name="l05718"></a><a class="code" href="iox128a1_8h.html#ab6ad77da93556029698fbcde08b40b1d">05718</a> <span class="preprocessor">#define PORTCFG_VP3MAP3_bm  (1&lt;&lt;7)  </span><span class="comment">/* Virtual Port 3 Mapping bit 3 mask. */</span>
<a name="l05719"></a><a class="code" href="iox128a1_8h.html#a986acf6a78ef70784f92b8d42a1b97fb">05719</a> <span class="preprocessor">#define PORTCFG_VP3MAP3_bp  7  </span><span class="comment">/* Virtual Port 3 Mapping bit 3 position. */</span>
<a name="l05720"></a>05720 
<a name="l05721"></a><a class="code" href="iox128a1_8h.html#acf9423fb4bad81b4c831248c1a15a053">05721</a> <span class="preprocessor">#define PORTCFG_VP2MAP_gm  0x0F  </span><span class="comment">/* Virtual Port 2 Mapping group mask. */</span>
<a name="l05722"></a><a class="code" href="iox128a1_8h.html#abd97c504a7e28c7e184ed3f1f292d1e4">05722</a> <span class="preprocessor">#define PORTCFG_VP2MAP_gp  0  </span><span class="comment">/* Virtual Port 2 Mapping group position. */</span>
<a name="l05723"></a><a class="code" href="iox128a1_8h.html#a3c4ee33baa2fd7714450a7483eb2ae7a">05723</a> <span class="preprocessor">#define PORTCFG_VP2MAP0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Virtual Port 2 Mapping bit 0 mask. */</span>
<a name="l05724"></a><a class="code" href="iox128a1_8h.html#ae06cf282e2400d6dd3377344f2ccef89">05724</a> <span class="preprocessor">#define PORTCFG_VP2MAP0_bp  0  </span><span class="comment">/* Virtual Port 2 Mapping bit 0 position. */</span>
<a name="l05725"></a><a class="code" href="iox128a1_8h.html#a7f894b3ccb9de4b75e1191ab0749e310">05725</a> <span class="preprocessor">#define PORTCFG_VP2MAP1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Virtual Port 2 Mapping bit 1 mask. */</span>
<a name="l05726"></a><a class="code" href="iox128a1_8h.html#a6c0149842811b07363105c002f5e5648">05726</a> <span class="preprocessor">#define PORTCFG_VP2MAP1_bp  1  </span><span class="comment">/* Virtual Port 2 Mapping bit 1 position. */</span>
<a name="l05727"></a><a class="code" href="iox128a1_8h.html#a52692cc15435da31b107df1b0c91748f">05727</a> <span class="preprocessor">#define PORTCFG_VP2MAP2_bm  (1&lt;&lt;2)  </span><span class="comment">/* Virtual Port 2 Mapping bit 2 mask. */</span>
<a name="l05728"></a><a class="code" href="iox128a1_8h.html#a03d5e95a97911073f311b7834a1e5392">05728</a> <span class="preprocessor">#define PORTCFG_VP2MAP2_bp  2  </span><span class="comment">/* Virtual Port 2 Mapping bit 2 position. */</span>
<a name="l05729"></a><a class="code" href="iox128a1_8h.html#ae37b27ac29bebf58ad9a777ade6984d1">05729</a> <span class="preprocessor">#define PORTCFG_VP2MAP3_bm  (1&lt;&lt;3)  </span><span class="comment">/* Virtual Port 2 Mapping bit 3 mask. */</span>
<a name="l05730"></a><a class="code" href="iox128a1_8h.html#aefd3a2c6a324e3c43339d3c0970127f8">05730</a> <span class="preprocessor">#define PORTCFG_VP2MAP3_bp  3  </span><span class="comment">/* Virtual Port 2 Mapping bit 3 position. */</span>
<a name="l05731"></a>05731 
<a name="l05732"></a>05732 
<a name="l05733"></a>05733 <span class="comment">/* PORTCFG.CLKEVOUT  bit masks and bit positions */</span>
<a name="l05734"></a><a class="code" href="iox128a1_8h.html#ab7185a965ce84112c71d842ac0abbd45">05734</a> <span class="preprocessor">#define PORTCFG_CLKOUT_gm  0x03  </span><span class="comment">/* Clock Output Port group mask. */</span>
<a name="l05735"></a><a class="code" href="iox128a1_8h.html#adb01c6815ea687dba0f49f57a251a033">05735</a> <span class="preprocessor">#define PORTCFG_CLKOUT_gp  0  </span><span class="comment">/* Clock Output Port group position. */</span>
<a name="l05736"></a><a class="code" href="iox128a1_8h.html#a7a190228bfe34953514484b66cf19343">05736</a> <span class="preprocessor">#define PORTCFG_CLKOUT0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Clock Output Port bit 0 mask. */</span>
<a name="l05737"></a><a class="code" href="iox128a1_8h.html#ae848e524224330ff45ae3c1bed058ab5">05737</a> <span class="preprocessor">#define PORTCFG_CLKOUT0_bp  0  </span><span class="comment">/* Clock Output Port bit 0 position. */</span>
<a name="l05738"></a><a class="code" href="iox128a1_8h.html#a72871077c8db00e32275307ccbd210ba">05738</a> <span class="preprocessor">#define PORTCFG_CLKOUT1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Clock Output Port bit 1 mask. */</span>
<a name="l05739"></a><a class="code" href="iox128a1_8h.html#a224a2719fb73b9f9eb2a0c1822aa1136">05739</a> <span class="preprocessor">#define PORTCFG_CLKOUT1_bp  1  </span><span class="comment">/* Clock Output Port bit 1 position. */</span>
<a name="l05740"></a>05740 
<a name="l05741"></a><a class="code" href="iox128a1_8h.html#aeeb783bb20714ade8011dace9c0b13a6">05741</a> <span class="preprocessor">#define PORTCFG_EVOUT_gm  0x30  </span><span class="comment">/* Event Output Port group mask. */</span>
<a name="l05742"></a><a class="code" href="iox128a1_8h.html#a2c42703dc6c68b13ae1651564092452a">05742</a> <span class="preprocessor">#define PORTCFG_EVOUT_gp  4  </span><span class="comment">/* Event Output Port group position. */</span>
<a name="l05743"></a><a class="code" href="iox128a1_8h.html#a25e9cc2549c78e307d0cf16f5ce07a97">05743</a> <span class="preprocessor">#define PORTCFG_EVOUT0_bm  (1&lt;&lt;4)  </span><span class="comment">/* Event Output Port bit 0 mask. */</span>
<a name="l05744"></a><a class="code" href="iox128a1_8h.html#a596930af9a7b700089ae35a7a72203bd">05744</a> <span class="preprocessor">#define PORTCFG_EVOUT0_bp  4  </span><span class="comment">/* Event Output Port bit 0 position. */</span>
<a name="l05745"></a><a class="code" href="iox128a1_8h.html#a04d43c529d87d22ab88311cfe38db8ad">05745</a> <span class="preprocessor">#define PORTCFG_EVOUT1_bm  (1&lt;&lt;5)  </span><span class="comment">/* Event Output Port bit 1 mask. */</span>
<a name="l05746"></a><a class="code" href="iox128a1_8h.html#a6dae0a39bfd2fb8a7e3c487be47a050b">05746</a> <span class="preprocessor">#define PORTCFG_EVOUT1_bp  5  </span><span class="comment">/* Event Output Port bit 1 position. */</span>
<a name="l05747"></a>05747 
<a name="l05748"></a>05748 
<a name="l05749"></a>05749 <span class="comment">/* VPORT.INTFLAGS  bit masks and bit positions */</span>
<a name="l05750"></a><a class="code" href="iox128a1_8h.html#a3bf86bb2631c2e79716c9e357c02a12e">05750</a> <span class="preprocessor">#define VPORT_INT1IF_bm  0x02  </span><span class="comment">/* Port Interrupt 1 Flag bit mask. */</span>
<a name="l05751"></a><a class="code" href="iox128a1_8h.html#a5d8d54d3a607d25a6884b3c46db01d6f">05751</a> <span class="preprocessor">#define VPORT_INT1IF_bp  1  </span><span class="comment">/* Port Interrupt 1 Flag bit position. */</span>
<a name="l05752"></a>05752 
<a name="l05753"></a><a class="code" href="iox128a1_8h.html#ad0468421fa48811907db9be9f7554924">05753</a> <span class="preprocessor">#define VPORT_INT0IF_bm  0x01  </span><span class="comment">/* Port Interrupt 0 Flag bit mask. */</span>
<a name="l05754"></a><a class="code" href="iox128a1_8h.html#aabc5d408739ea0fa472027867c1f35c2">05754</a> <span class="preprocessor">#define VPORT_INT0IF_bp  0  </span><span class="comment">/* Port Interrupt 0 Flag bit position. */</span>
<a name="l05755"></a>05755 
<a name="l05756"></a>05756 
<a name="l05757"></a>05757 <span class="comment">/* PORT.INTCTRL  bit masks and bit positions */</span>
<a name="l05758"></a><a class="code" href="iox128a1_8h.html#ab2eb478c84a0ede6bba4353967718d03">05758</a> <span class="preprocessor">#define PORT_INT1LVL_gm  0x0C  </span><span class="comment">/* Port Interrupt 1 Level group mask. */</span>
<a name="l05759"></a><a class="code" href="iox128a1_8h.html#ab6ae72cf905be3f197214c1e93843d02">05759</a> <span class="preprocessor">#define PORT_INT1LVL_gp  2  </span><span class="comment">/* Port Interrupt 1 Level group position. */</span>
<a name="l05760"></a><a class="code" href="iox128a1_8h.html#a96b53dd0a052232cb28c25846e4dd6e0">05760</a> <span class="preprocessor">#define PORT_INT1LVL0_bm  (1&lt;&lt;2)  </span><span class="comment">/* Port Interrupt 1 Level bit 0 mask. */</span>
<a name="l05761"></a><a class="code" href="iox128a1_8h.html#a9d0e4a498c4f4327294a7a19455b7f4d">05761</a> <span class="preprocessor">#define PORT_INT1LVL0_bp  2  </span><span class="comment">/* Port Interrupt 1 Level bit 0 position. */</span>
<a name="l05762"></a><a class="code" href="iox128a1_8h.html#ae7a6598e49bb7a50b9c81aaec18eae12">05762</a> <span class="preprocessor">#define PORT_INT1LVL1_bm  (1&lt;&lt;3)  </span><span class="comment">/* Port Interrupt 1 Level bit 1 mask. */</span>
<a name="l05763"></a><a class="code" href="iox128a1_8h.html#a43a8ae663feeff9d9f1743fa0e3e452f">05763</a> <span class="preprocessor">#define PORT_INT1LVL1_bp  3  </span><span class="comment">/* Port Interrupt 1 Level bit 1 position. */</span>
<a name="l05764"></a>05764 
<a name="l05765"></a><a class="code" href="iox128a1_8h.html#a52370bd5d2d476f993b4ea118c8c008b">05765</a> <span class="preprocessor">#define PORT_INT0LVL_gm  0x03  </span><span class="comment">/* Port Interrupt 0 Level group mask. */</span>
<a name="l05766"></a><a class="code" href="iox128a1_8h.html#a6945b8ba19a1628e73498e462ea8bad9">05766</a> <span class="preprocessor">#define PORT_INT0LVL_gp  0  </span><span class="comment">/* Port Interrupt 0 Level group position. */</span>
<a name="l05767"></a><a class="code" href="iox128a1_8h.html#a8792ef7f64db309c0a204760f8c8c772">05767</a> <span class="preprocessor">#define PORT_INT0LVL0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Port Interrupt 0 Level bit 0 mask. */</span>
<a name="l05768"></a><a class="code" href="iox128a1_8h.html#a75ef21f0945c075849a944ca7d81967c">05768</a> <span class="preprocessor">#define PORT_INT0LVL0_bp  0  </span><span class="comment">/* Port Interrupt 0 Level bit 0 position. */</span>
<a name="l05769"></a><a class="code" href="iox128a1_8h.html#a6deb229949e353c65e5298d24f5162ef">05769</a> <span class="preprocessor">#define PORT_INT0LVL1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Port Interrupt 0 Level bit 1 mask. */</span>
<a name="l05770"></a><a class="code" href="iox128a1_8h.html#aa8a8fae8c1c9033e38db463f66cca777">05770</a> <span class="preprocessor">#define PORT_INT0LVL1_bp  1  </span><span class="comment">/* Port Interrupt 0 Level bit 1 position. */</span>
<a name="l05771"></a>05771 
<a name="l05772"></a>05772 
<a name="l05773"></a>05773 <span class="comment">/* PORT.INTFLAGS  bit masks and bit positions */</span>
<a name="l05774"></a><a class="code" href="iox128a1_8h.html#a33f8105be1ad19aa883e122772a83f69">05774</a> <span class="preprocessor">#define PORT_INT1IF_bm  0x02  </span><span class="comment">/* Port Interrupt 1 Flag bit mask. */</span>
<a name="l05775"></a><a class="code" href="iox128a1_8h.html#aeac9aa624a27ec7b0e4f1d84e71a046c">05775</a> <span class="preprocessor">#define PORT_INT1IF_bp  1  </span><span class="comment">/* Port Interrupt 1 Flag bit position. */</span>
<a name="l05776"></a>05776 
<a name="l05777"></a><a class="code" href="iox128a1_8h.html#af67270a3d193e6be77241b0a84ec5eeb">05777</a> <span class="preprocessor">#define PORT_INT0IF_bm  0x01  </span><span class="comment">/* Port Interrupt 0 Flag bit mask. */</span>
<a name="l05778"></a><a class="code" href="iox128a1_8h.html#a5348119c6b7e7f17f17a027257e55167">05778</a> <span class="preprocessor">#define PORT_INT0IF_bp  0  </span><span class="comment">/* Port Interrupt 0 Flag bit position. */</span>
<a name="l05779"></a>05779 
<a name="l05780"></a>05780 
<a name="l05781"></a>05781 <span class="comment">/* PORT.PIN0CTRL  bit masks and bit positions */</span>
<a name="l05782"></a><a class="code" href="iox128a1_8h.html#a56fc0fdd892995bc43cb735f86816d31">05782</a> <span class="preprocessor">#define PORT_SRLEN_bm  0x80  </span><span class="comment">/* Slew Rate Enable bit mask. */</span>
<a name="l05783"></a><a class="code" href="iox128a1_8h.html#af0c18fc6076c4883e57a78db9e8f26e8">05783</a> <span class="preprocessor">#define PORT_SRLEN_bp  7  </span><span class="comment">/* Slew Rate Enable bit position. */</span>
<a name="l05784"></a>05784 
<a name="l05785"></a><a class="code" href="iox128a1_8h.html#a5ebc2a67706af5f02822bb8f9c0087f5">05785</a> <span class="preprocessor">#define PORT_INVEN_bm  0x40  </span><span class="comment">/* Inverted I/O Enable bit mask. */</span>
<a name="l05786"></a><a class="code" href="iox128a1_8h.html#a099d4d6f8b95d32facae0f4619a0bae2">05786</a> <span class="preprocessor">#define PORT_INVEN_bp  6  </span><span class="comment">/* Inverted I/O Enable bit position. */</span>
<a name="l05787"></a>05787 
<a name="l05788"></a><a class="code" href="iox128a1_8h.html#a889844f166bfbc589d910fe78e0cc9db">05788</a> <span class="preprocessor">#define PORT_OPC_gm  0x38  </span><span class="comment">/* Output/Pull Configuration group mask. */</span>
<a name="l05789"></a><a class="code" href="iox128a1_8h.html#a09caa3cb1f4f0ac3973916cfbbe68474">05789</a> <span class="preprocessor">#define PORT_OPC_gp  3  </span><span class="comment">/* Output/Pull Configuration group position. */</span>
<a name="l05790"></a><a class="code" href="iox128a1_8h.html#a13cc9c26607b481a1a9aed26c217f823">05790</a> <span class="preprocessor">#define PORT_OPC0_bm  (1&lt;&lt;3)  </span><span class="comment">/* Output/Pull Configuration bit 0 mask. */</span>
<a name="l05791"></a><a class="code" href="iox128a1_8h.html#a6a96d1172bdc548a92aaae70443afa2c">05791</a> <span class="preprocessor">#define PORT_OPC0_bp  3  </span><span class="comment">/* Output/Pull Configuration bit 0 position. */</span>
<a name="l05792"></a><a class="code" href="iox128a1_8h.html#aef65e60626e1a5c08169cdc856a8c4ff">05792</a> <span class="preprocessor">#define PORT_OPC1_bm  (1&lt;&lt;4)  </span><span class="comment">/* Output/Pull Configuration bit 1 mask. */</span>
<a name="l05793"></a><a class="code" href="iox128a1_8h.html#af5db751e8a1b068a3478e1c5ef79a373">05793</a> <span class="preprocessor">#define PORT_OPC1_bp  4  </span><span class="comment">/* Output/Pull Configuration bit 1 position. */</span>
<a name="l05794"></a><a class="code" href="iox128a1_8h.html#a7419f59a7774c5f73ab4bf55a6d6631a">05794</a> <span class="preprocessor">#define PORT_OPC2_bm  (1&lt;&lt;5)  </span><span class="comment">/* Output/Pull Configuration bit 2 mask. */</span>
<a name="l05795"></a><a class="code" href="iox128a1_8h.html#a873f137821f8d8ce5264b7423382bef3">05795</a> <span class="preprocessor">#define PORT_OPC2_bp  5  </span><span class="comment">/* Output/Pull Configuration bit 2 position. */</span>
<a name="l05796"></a>05796 
<a name="l05797"></a><a class="code" href="iox128a1_8h.html#a6525aa9584927c4526f9b783a5cfe69e">05797</a> <span class="preprocessor">#define PORT_ISC_gm  0x07  </span><span class="comment">/* Input/Sense Configuration group mask. */</span>
<a name="l05798"></a><a class="code" href="iox128a1_8h.html#ad9c670e1596626719f44334d53a8121a">05798</a> <span class="preprocessor">#define PORT_ISC_gp  0  </span><span class="comment">/* Input/Sense Configuration group position. */</span>
<a name="l05799"></a><a class="code" href="iox128a1_8h.html#aacd1b326575b257145315cae6fad2c21">05799</a> <span class="preprocessor">#define PORT_ISC0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Input/Sense Configuration bit 0 mask. */</span>
<a name="l05800"></a><a class="code" href="iox128a1_8h.html#aa12fc3edf1dc42a149d128ffecd5611b">05800</a> <span class="preprocessor">#define PORT_ISC0_bp  0  </span><span class="comment">/* Input/Sense Configuration bit 0 position. */</span>
<a name="l05801"></a><a class="code" href="iox128a1_8h.html#ae04eab1ea57089bafcf7fcf47ec42608">05801</a> <span class="preprocessor">#define PORT_ISC1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Input/Sense Configuration bit 1 mask. */</span>
<a name="l05802"></a><a class="code" href="iox128a1_8h.html#ab5ec34dbdbfe282e695cfde7ab7672a2">05802</a> <span class="preprocessor">#define PORT_ISC1_bp  1  </span><span class="comment">/* Input/Sense Configuration bit 1 position. */</span>
<a name="l05803"></a><a class="code" href="iox128a1_8h.html#a4607594272f43585ad77e49af252168d">05803</a> <span class="preprocessor">#define PORT_ISC2_bm  (1&lt;&lt;2)  </span><span class="comment">/* Input/Sense Configuration bit 2 mask. */</span>
<a name="l05804"></a><a class="code" href="iox128a1_8h.html#afc1d0b5f67e4ce33ec3ed3e37e4d1e36">05804</a> <span class="preprocessor">#define PORT_ISC2_bp  2  </span><span class="comment">/* Input/Sense Configuration bit 2 position. */</span>
<a name="l05805"></a>05805 
<a name="l05806"></a>05806 
<a name="l05807"></a>05807 <span class="comment">/* PORT.PIN1CTRL  bit masks and bit positions */</span>
<a name="l05808"></a>05808 <span class="comment">/* PORT_SRLEN_bm  Predefined. */</span>
<a name="l05809"></a>05809 <span class="comment">/* PORT_SRLEN_bp  Predefined. */</span>
<a name="l05810"></a>05810 
<a name="l05811"></a>05811 <span class="comment">/* PORT_INVEN_bm  Predefined. */</span>
<a name="l05812"></a>05812 <span class="comment">/* PORT_INVEN_bp  Predefined. */</span>
<a name="l05813"></a>05813 
<a name="l05814"></a>05814 <span class="comment">/* PORT_OPC_gm  Predefined. */</span>
<a name="l05815"></a>05815 <span class="comment">/* PORT_OPC_gp  Predefined. */</span>
<a name="l05816"></a>05816 <span class="comment">/* PORT_OPC0_bm  Predefined. */</span>
<a name="l05817"></a>05817 <span class="comment">/* PORT_OPC0_bp  Predefined. */</span>
<a name="l05818"></a>05818 <span class="comment">/* PORT_OPC1_bm  Predefined. */</span>
<a name="l05819"></a>05819 <span class="comment">/* PORT_OPC1_bp  Predefined. */</span>
<a name="l05820"></a>05820 <span class="comment">/* PORT_OPC2_bm  Predefined. */</span>
<a name="l05821"></a>05821 <span class="comment">/* PORT_OPC2_bp  Predefined. */</span>
<a name="l05822"></a>05822 
<a name="l05823"></a>05823 <span class="comment">/* PORT_ISC_gm  Predefined. */</span>
<a name="l05824"></a>05824 <span class="comment">/* PORT_ISC_gp  Predefined. */</span>
<a name="l05825"></a>05825 <span class="comment">/* PORT_ISC0_bm  Predefined. */</span>
<a name="l05826"></a>05826 <span class="comment">/* PORT_ISC0_bp  Predefined. */</span>
<a name="l05827"></a>05827 <span class="comment">/* PORT_ISC1_bm  Predefined. */</span>
<a name="l05828"></a>05828 <span class="comment">/* PORT_ISC1_bp  Predefined. */</span>
<a name="l05829"></a>05829 <span class="comment">/* PORT_ISC2_bm  Predefined. */</span>
<a name="l05830"></a>05830 <span class="comment">/* PORT_ISC2_bp  Predefined. */</span>
<a name="l05831"></a>05831 
<a name="l05832"></a>05832 
<a name="l05833"></a>05833 <span class="comment">/* PORT.PIN2CTRL  bit masks and bit positions */</span>
<a name="l05834"></a>05834 <span class="comment">/* PORT_SRLEN_bm  Predefined. */</span>
<a name="l05835"></a>05835 <span class="comment">/* PORT_SRLEN_bp  Predefined. */</span>
<a name="l05836"></a>05836 
<a name="l05837"></a>05837 <span class="comment">/* PORT_INVEN_bm  Predefined. */</span>
<a name="l05838"></a>05838 <span class="comment">/* PORT_INVEN_bp  Predefined. */</span>
<a name="l05839"></a>05839 
<a name="l05840"></a>05840 <span class="comment">/* PORT_OPC_gm  Predefined. */</span>
<a name="l05841"></a>05841 <span class="comment">/* PORT_OPC_gp  Predefined. */</span>
<a name="l05842"></a>05842 <span class="comment">/* PORT_OPC0_bm  Predefined. */</span>
<a name="l05843"></a>05843 <span class="comment">/* PORT_OPC0_bp  Predefined. */</span>
<a name="l05844"></a>05844 <span class="comment">/* PORT_OPC1_bm  Predefined. */</span>
<a name="l05845"></a>05845 <span class="comment">/* PORT_OPC1_bp  Predefined. */</span>
<a name="l05846"></a>05846 <span class="comment">/* PORT_OPC2_bm  Predefined. */</span>
<a name="l05847"></a>05847 <span class="comment">/* PORT_OPC2_bp  Predefined. */</span>
<a name="l05848"></a>05848 
<a name="l05849"></a>05849 <span class="comment">/* PORT_ISC_gm  Predefined. */</span>
<a name="l05850"></a>05850 <span class="comment">/* PORT_ISC_gp  Predefined. */</span>
<a name="l05851"></a>05851 <span class="comment">/* PORT_ISC0_bm  Predefined. */</span>
<a name="l05852"></a>05852 <span class="comment">/* PORT_ISC0_bp  Predefined. */</span>
<a name="l05853"></a>05853 <span class="comment">/* PORT_ISC1_bm  Predefined. */</span>
<a name="l05854"></a>05854 <span class="comment">/* PORT_ISC1_bp  Predefined. */</span>
<a name="l05855"></a>05855 <span class="comment">/* PORT_ISC2_bm  Predefined. */</span>
<a name="l05856"></a>05856 <span class="comment">/* PORT_ISC2_bp  Predefined. */</span>
<a name="l05857"></a>05857 
<a name="l05858"></a>05858 
<a name="l05859"></a>05859 <span class="comment">/* PORT.PIN3CTRL  bit masks and bit positions */</span>
<a name="l05860"></a>05860 <span class="comment">/* PORT_SRLEN_bm  Predefined. */</span>
<a name="l05861"></a>05861 <span class="comment">/* PORT_SRLEN_bp  Predefined. */</span>
<a name="l05862"></a>05862 
<a name="l05863"></a>05863 <span class="comment">/* PORT_INVEN_bm  Predefined. */</span>
<a name="l05864"></a>05864 <span class="comment">/* PORT_INVEN_bp  Predefined. */</span>
<a name="l05865"></a>05865 
<a name="l05866"></a>05866 <span class="comment">/* PORT_OPC_gm  Predefined. */</span>
<a name="l05867"></a>05867 <span class="comment">/* PORT_OPC_gp  Predefined. */</span>
<a name="l05868"></a>05868 <span class="comment">/* PORT_OPC0_bm  Predefined. */</span>
<a name="l05869"></a>05869 <span class="comment">/* PORT_OPC0_bp  Predefined. */</span>
<a name="l05870"></a>05870 <span class="comment">/* PORT_OPC1_bm  Predefined. */</span>
<a name="l05871"></a>05871 <span class="comment">/* PORT_OPC1_bp  Predefined. */</span>
<a name="l05872"></a>05872 <span class="comment">/* PORT_OPC2_bm  Predefined. */</span>
<a name="l05873"></a>05873 <span class="comment">/* PORT_OPC2_bp  Predefined. */</span>
<a name="l05874"></a>05874 
<a name="l05875"></a>05875 <span class="comment">/* PORT_ISC_gm  Predefined. */</span>
<a name="l05876"></a>05876 <span class="comment">/* PORT_ISC_gp  Predefined. */</span>
<a name="l05877"></a>05877 <span class="comment">/* PORT_ISC0_bm  Predefined. */</span>
<a name="l05878"></a>05878 <span class="comment">/* PORT_ISC0_bp  Predefined. */</span>
<a name="l05879"></a>05879 <span class="comment">/* PORT_ISC1_bm  Predefined. */</span>
<a name="l05880"></a>05880 <span class="comment">/* PORT_ISC1_bp  Predefined. */</span>
<a name="l05881"></a>05881 <span class="comment">/* PORT_ISC2_bm  Predefined. */</span>
<a name="l05882"></a>05882 <span class="comment">/* PORT_ISC2_bp  Predefined. */</span>
<a name="l05883"></a>05883 
<a name="l05884"></a>05884 
<a name="l05885"></a>05885 <span class="comment">/* PORT.PIN4CTRL  bit masks and bit positions */</span>
<a name="l05886"></a>05886 <span class="comment">/* PORT_SRLEN_bm  Predefined. */</span>
<a name="l05887"></a>05887 <span class="comment">/* PORT_SRLEN_bp  Predefined. */</span>
<a name="l05888"></a>05888 
<a name="l05889"></a>05889 <span class="comment">/* PORT_INVEN_bm  Predefined. */</span>
<a name="l05890"></a>05890 <span class="comment">/* PORT_INVEN_bp  Predefined. */</span>
<a name="l05891"></a>05891 
<a name="l05892"></a>05892 <span class="comment">/* PORT_OPC_gm  Predefined. */</span>
<a name="l05893"></a>05893 <span class="comment">/* PORT_OPC_gp  Predefined. */</span>
<a name="l05894"></a>05894 <span class="comment">/* PORT_OPC0_bm  Predefined. */</span>
<a name="l05895"></a>05895 <span class="comment">/* PORT_OPC0_bp  Predefined. */</span>
<a name="l05896"></a>05896 <span class="comment">/* PORT_OPC1_bm  Predefined. */</span>
<a name="l05897"></a>05897 <span class="comment">/* PORT_OPC1_bp  Predefined. */</span>
<a name="l05898"></a>05898 <span class="comment">/* PORT_OPC2_bm  Predefined. */</span>
<a name="l05899"></a>05899 <span class="comment">/* PORT_OPC2_bp  Predefined. */</span>
<a name="l05900"></a>05900 
<a name="l05901"></a>05901 <span class="comment">/* PORT_ISC_gm  Predefined. */</span>
<a name="l05902"></a>05902 <span class="comment">/* PORT_ISC_gp  Predefined. */</span>
<a name="l05903"></a>05903 <span class="comment">/* PORT_ISC0_bm  Predefined. */</span>
<a name="l05904"></a>05904 <span class="comment">/* PORT_ISC0_bp  Predefined. */</span>
<a name="l05905"></a>05905 <span class="comment">/* PORT_ISC1_bm  Predefined. */</span>
<a name="l05906"></a>05906 <span class="comment">/* PORT_ISC1_bp  Predefined. */</span>
<a name="l05907"></a>05907 <span class="comment">/* PORT_ISC2_bm  Predefined. */</span>
<a name="l05908"></a>05908 <span class="comment">/* PORT_ISC2_bp  Predefined. */</span>
<a name="l05909"></a>05909 
<a name="l05910"></a>05910 
<a name="l05911"></a>05911 <span class="comment">/* PORT.PIN5CTRL  bit masks and bit positions */</span>
<a name="l05912"></a>05912 <span class="comment">/* PORT_SRLEN_bm  Predefined. */</span>
<a name="l05913"></a>05913 <span class="comment">/* PORT_SRLEN_bp  Predefined. */</span>
<a name="l05914"></a>05914 
<a name="l05915"></a>05915 <span class="comment">/* PORT_INVEN_bm  Predefined. */</span>
<a name="l05916"></a>05916 <span class="comment">/* PORT_INVEN_bp  Predefined. */</span>
<a name="l05917"></a>05917 
<a name="l05918"></a>05918 <span class="comment">/* PORT_OPC_gm  Predefined. */</span>
<a name="l05919"></a>05919 <span class="comment">/* PORT_OPC_gp  Predefined. */</span>
<a name="l05920"></a>05920 <span class="comment">/* PORT_OPC0_bm  Predefined. */</span>
<a name="l05921"></a>05921 <span class="comment">/* PORT_OPC0_bp  Predefined. */</span>
<a name="l05922"></a>05922 <span class="comment">/* PORT_OPC1_bm  Predefined. */</span>
<a name="l05923"></a>05923 <span class="comment">/* PORT_OPC1_bp  Predefined. */</span>
<a name="l05924"></a>05924 <span class="comment">/* PORT_OPC2_bm  Predefined. */</span>
<a name="l05925"></a>05925 <span class="comment">/* PORT_OPC2_bp  Predefined. */</span>
<a name="l05926"></a>05926 
<a name="l05927"></a>05927 <span class="comment">/* PORT_ISC_gm  Predefined. */</span>
<a name="l05928"></a>05928 <span class="comment">/* PORT_ISC_gp  Predefined. */</span>
<a name="l05929"></a>05929 <span class="comment">/* PORT_ISC0_bm  Predefined. */</span>
<a name="l05930"></a>05930 <span class="comment">/* PORT_ISC0_bp  Predefined. */</span>
<a name="l05931"></a>05931 <span class="comment">/* PORT_ISC1_bm  Predefined. */</span>
<a name="l05932"></a>05932 <span class="comment">/* PORT_ISC1_bp  Predefined. */</span>
<a name="l05933"></a>05933 <span class="comment">/* PORT_ISC2_bm  Predefined. */</span>
<a name="l05934"></a>05934 <span class="comment">/* PORT_ISC2_bp  Predefined. */</span>
<a name="l05935"></a>05935 
<a name="l05936"></a>05936 
<a name="l05937"></a>05937 <span class="comment">/* PORT.PIN6CTRL  bit masks and bit positions */</span>
<a name="l05938"></a>05938 <span class="comment">/* PORT_SRLEN_bm  Predefined. */</span>
<a name="l05939"></a>05939 <span class="comment">/* PORT_SRLEN_bp  Predefined. */</span>
<a name="l05940"></a>05940 
<a name="l05941"></a>05941 <span class="comment">/* PORT_INVEN_bm  Predefined. */</span>
<a name="l05942"></a>05942 <span class="comment">/* PORT_INVEN_bp  Predefined. */</span>
<a name="l05943"></a>05943 
<a name="l05944"></a>05944 <span class="comment">/* PORT_OPC_gm  Predefined. */</span>
<a name="l05945"></a>05945 <span class="comment">/* PORT_OPC_gp  Predefined. */</span>
<a name="l05946"></a>05946 <span class="comment">/* PORT_OPC0_bm  Predefined. */</span>
<a name="l05947"></a>05947 <span class="comment">/* PORT_OPC0_bp  Predefined. */</span>
<a name="l05948"></a>05948 <span class="comment">/* PORT_OPC1_bm  Predefined. */</span>
<a name="l05949"></a>05949 <span class="comment">/* PORT_OPC1_bp  Predefined. */</span>
<a name="l05950"></a>05950 <span class="comment">/* PORT_OPC2_bm  Predefined. */</span>
<a name="l05951"></a>05951 <span class="comment">/* PORT_OPC2_bp  Predefined. */</span>
<a name="l05952"></a>05952 
<a name="l05953"></a>05953 <span class="comment">/* PORT_ISC_gm  Predefined. */</span>
<a name="l05954"></a>05954 <span class="comment">/* PORT_ISC_gp  Predefined. */</span>
<a name="l05955"></a>05955 <span class="comment">/* PORT_ISC0_bm  Predefined. */</span>
<a name="l05956"></a>05956 <span class="comment">/* PORT_ISC0_bp  Predefined. */</span>
<a name="l05957"></a>05957 <span class="comment">/* PORT_ISC1_bm  Predefined. */</span>
<a name="l05958"></a>05958 <span class="comment">/* PORT_ISC1_bp  Predefined. */</span>
<a name="l05959"></a>05959 <span class="comment">/* PORT_ISC2_bm  Predefined. */</span>
<a name="l05960"></a>05960 <span class="comment">/* PORT_ISC2_bp  Predefined. */</span>
<a name="l05961"></a>05961 
<a name="l05962"></a>05962 
<a name="l05963"></a>05963 <span class="comment">/* PORT.PIN7CTRL  bit masks and bit positions */</span>
<a name="l05964"></a>05964 <span class="comment">/* PORT_SRLEN_bm  Predefined. */</span>
<a name="l05965"></a>05965 <span class="comment">/* PORT_SRLEN_bp  Predefined. */</span>
<a name="l05966"></a>05966 
<a name="l05967"></a>05967 <span class="comment">/* PORT_INVEN_bm  Predefined. */</span>
<a name="l05968"></a>05968 <span class="comment">/* PORT_INVEN_bp  Predefined. */</span>
<a name="l05969"></a>05969 
<a name="l05970"></a>05970 <span class="comment">/* PORT_OPC_gm  Predefined. */</span>
<a name="l05971"></a>05971 <span class="comment">/* PORT_OPC_gp  Predefined. */</span>
<a name="l05972"></a>05972 <span class="comment">/* PORT_OPC0_bm  Predefined. */</span>
<a name="l05973"></a>05973 <span class="comment">/* PORT_OPC0_bp  Predefined. */</span>
<a name="l05974"></a>05974 <span class="comment">/* PORT_OPC1_bm  Predefined. */</span>
<a name="l05975"></a>05975 <span class="comment">/* PORT_OPC1_bp  Predefined. */</span>
<a name="l05976"></a>05976 <span class="comment">/* PORT_OPC2_bm  Predefined. */</span>
<a name="l05977"></a>05977 <span class="comment">/* PORT_OPC2_bp  Predefined. */</span>
<a name="l05978"></a>05978 
<a name="l05979"></a>05979 <span class="comment">/* PORT_ISC_gm  Predefined. */</span>
<a name="l05980"></a>05980 <span class="comment">/* PORT_ISC_gp  Predefined. */</span>
<a name="l05981"></a>05981 <span class="comment">/* PORT_ISC0_bm  Predefined. */</span>
<a name="l05982"></a>05982 <span class="comment">/* PORT_ISC0_bp  Predefined. */</span>
<a name="l05983"></a>05983 <span class="comment">/* PORT_ISC1_bm  Predefined. */</span>
<a name="l05984"></a>05984 <span class="comment">/* PORT_ISC1_bp  Predefined. */</span>
<a name="l05985"></a>05985 <span class="comment">/* PORT_ISC2_bm  Predefined. */</span>
<a name="l05986"></a>05986 <span class="comment">/* PORT_ISC2_bp  Predefined. */</span>
<a name="l05987"></a>05987 
<a name="l05988"></a>05988 
<a name="l05989"></a>05989 <span class="comment">/* TC - 16-bit Timer/Counter With PWM */</span>
<a name="l05990"></a>05990 <span class="comment">/* TC0.CTRLA  bit masks and bit positions */</span>
<a name="l05991"></a><a class="code" href="iox128a1_8h.html#afd009bacfe8e7b3dd7a83ad6973e48d7">05991</a> <span class="preprocessor">#define TC0_CLKSEL_gm  0x0F  </span><span class="comment">/* Clock Selection group mask. */</span>
<a name="l05992"></a><a class="code" href="iox128a1_8h.html#a47368caa14bac262ed841b96fd1273b6">05992</a> <span class="preprocessor">#define TC0_CLKSEL_gp  0  </span><span class="comment">/* Clock Selection group position. */</span>
<a name="l05993"></a><a class="code" href="iox128a1_8h.html#a28bc57b42a73895b7f60e689a47ed876">05993</a> <span class="preprocessor">#define TC0_CLKSEL0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Clock Selection bit 0 mask. */</span>
<a name="l05994"></a><a class="code" href="iox128a1_8h.html#ac1203391d4da974e43c5ee17ca9edfbb">05994</a> <span class="preprocessor">#define TC0_CLKSEL0_bp  0  </span><span class="comment">/* Clock Selection bit 0 position. */</span>
<a name="l05995"></a><a class="code" href="iox128a1_8h.html#a7661dc20d75d2c2fd9694a5740b3dc93">05995</a> <span class="preprocessor">#define TC0_CLKSEL1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Clock Selection bit 1 mask. */</span>
<a name="l05996"></a><a class="code" href="iox128a1_8h.html#a7f159edc3399355456f320089a87c530">05996</a> <span class="preprocessor">#define TC0_CLKSEL1_bp  1  </span><span class="comment">/* Clock Selection bit 1 position. */</span>
<a name="l05997"></a><a class="code" href="iox128a1_8h.html#a8199085095448172df65a02d1567d242">05997</a> <span class="preprocessor">#define TC0_CLKSEL2_bm  (1&lt;&lt;2)  </span><span class="comment">/* Clock Selection bit 2 mask. */</span>
<a name="l05998"></a><a class="code" href="iox128a1_8h.html#a7d153f4fbd8955c89063a4731b6871e2">05998</a> <span class="preprocessor">#define TC0_CLKSEL2_bp  2  </span><span class="comment">/* Clock Selection bit 2 position. */</span>
<a name="l05999"></a><a class="code" href="iox128a1_8h.html#af55d5b6cc43aebbdd5dfc64e3737a3e2">05999</a> <span class="preprocessor">#define TC0_CLKSEL3_bm  (1&lt;&lt;3)  </span><span class="comment">/* Clock Selection bit 3 mask. */</span>
<a name="l06000"></a><a class="code" href="iox128a1_8h.html#a2b7b319bcb2dea1a8c7e97a576e7186c">06000</a> <span class="preprocessor">#define TC0_CLKSEL3_bp  3  </span><span class="comment">/* Clock Selection bit 3 position. */</span>
<a name="l06001"></a>06001 
<a name="l06002"></a>06002 
<a name="l06003"></a>06003 <span class="comment">/* TC0.CTRLB  bit masks and bit positions */</span>
<a name="l06004"></a><a class="code" href="iox128a1_8h.html#addd4b4effa0ec4baf30eeda44076d4bd">06004</a> <span class="preprocessor">#define TC0_CCDEN_bm  0x80  </span><span class="comment">/* Compare or Capture D Enable bit mask. */</span>
<a name="l06005"></a><a class="code" href="iox128a1_8h.html#a42666f8442f94285becc0a7bee8f4919">06005</a> <span class="preprocessor">#define TC0_CCDEN_bp  7  </span><span class="comment">/* Compare or Capture D Enable bit position. */</span>
<a name="l06006"></a>06006 
<a name="l06007"></a><a class="code" href="iox128a1_8h.html#a339adfd05c0b98b03afb5f601fabcb25">06007</a> <span class="preprocessor">#define TC0_CCCEN_bm  0x40  </span><span class="comment">/* Compare or Capture C Enable bit mask. */</span>
<a name="l06008"></a><a class="code" href="iox128a1_8h.html#addf94921ace28f5c1c7f8e1abb47b869">06008</a> <span class="preprocessor">#define TC0_CCCEN_bp  6  </span><span class="comment">/* Compare or Capture C Enable bit position. */</span>
<a name="l06009"></a>06009 
<a name="l06010"></a><a class="code" href="iox128a1_8h.html#a6ad4a5c77978a56059407e0afda22d91">06010</a> <span class="preprocessor">#define TC0_CCBEN_bm  0x20  </span><span class="comment">/* Compare or Capture B Enable bit mask. */</span>
<a name="l06011"></a><a class="code" href="iox128a1_8h.html#a6a24a6fe4f72ba4598385fec2c2b7e1e">06011</a> <span class="preprocessor">#define TC0_CCBEN_bp  5  </span><span class="comment">/* Compare or Capture B Enable bit position. */</span>
<a name="l06012"></a>06012 
<a name="l06013"></a><a class="code" href="iox128a1_8h.html#acf7407efd00e423bc878ead5fb5a8d71">06013</a> <span class="preprocessor">#define TC0_CCAEN_bm  0x10  </span><span class="comment">/* Compare or Capture A Enable bit mask. */</span>
<a name="l06014"></a><a class="code" href="iox128a1_8h.html#ad8156ad64e715d9df26829a07ad20ceb">06014</a> <span class="preprocessor">#define TC0_CCAEN_bp  4  </span><span class="comment">/* Compare or Capture A Enable bit position. */</span>
<a name="l06015"></a>06015 
<a name="l06016"></a><a class="code" href="iox128a1_8h.html#a9bbc6ca83fe497cae5782e4753ee663b">06016</a> <span class="preprocessor">#define TC0_WGMODE_gm  0x07  </span><span class="comment">/* Waveform generation mode group mask. */</span>
<a name="l06017"></a><a class="code" href="iox128a1_8h.html#af7f6f085368269bb9b399651ef5eba14">06017</a> <span class="preprocessor">#define TC0_WGMODE_gp  0  </span><span class="comment">/* Waveform generation mode group position. */</span>
<a name="l06018"></a><a class="code" href="iox128a1_8h.html#a857dbdf6c18df24c58e6de7b292c032b">06018</a> <span class="preprocessor">#define TC0_WGMODE0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Waveform generation mode bit 0 mask. */</span>
<a name="l06019"></a><a class="code" href="iox128a1_8h.html#a91b264d1098b53e5eeb2ee12b5b4bdc2">06019</a> <span class="preprocessor">#define TC0_WGMODE0_bp  0  </span><span class="comment">/* Waveform generation mode bit 0 position. */</span>
<a name="l06020"></a><a class="code" href="iox128a1_8h.html#ab4bfc9bb1a3407bcd9d0eee412911c38">06020</a> <span class="preprocessor">#define TC0_WGMODE1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Waveform generation mode bit 1 mask. */</span>
<a name="l06021"></a><a class="code" href="iox128a1_8h.html#a85007d1e534247857606af2b9057a541">06021</a> <span class="preprocessor">#define TC0_WGMODE1_bp  1  </span><span class="comment">/* Waveform generation mode bit 1 position. */</span>
<a name="l06022"></a><a class="code" href="iox128a1_8h.html#acc213ae29f5ecd966f70683119877d7f">06022</a> <span class="preprocessor">#define TC0_WGMODE2_bm  (1&lt;&lt;2)  </span><span class="comment">/* Waveform generation mode bit 2 mask. */</span>
<a name="l06023"></a><a class="code" href="iox128a1_8h.html#a7872c5689b33a5002bdaa5eadab22f13">06023</a> <span class="preprocessor">#define TC0_WGMODE2_bp  2  </span><span class="comment">/* Waveform generation mode bit 2 position. */</span>
<a name="l06024"></a>06024 
<a name="l06025"></a>06025 
<a name="l06026"></a>06026 <span class="comment">/* TC0.CTRLC  bit masks and bit positions */</span>
<a name="l06027"></a><a class="code" href="iox128a1_8h.html#ac93f24f8bdb3a7a1616d714d8d6027cc">06027</a> <span class="preprocessor">#define TC0_CMPD_bm  0x08  </span><span class="comment">/* Compare D Output Value bit mask. */</span>
<a name="l06028"></a><a class="code" href="iox128a1_8h.html#ae2a16db20bac9278cebb252597c3d198">06028</a> <span class="preprocessor">#define TC0_CMPD_bp  3  </span><span class="comment">/* Compare D Output Value bit position. */</span>
<a name="l06029"></a>06029 
<a name="l06030"></a><a class="code" href="iox128a1_8h.html#af6196a1ad99959a7e902497792f97102">06030</a> <span class="preprocessor">#define TC0_CMPC_bm  0x04  </span><span class="comment">/* Compare C Output Value bit mask. */</span>
<a name="l06031"></a><a class="code" href="iox128a1_8h.html#ae7bb40506bd7612911292d11e5ac426e">06031</a> <span class="preprocessor">#define TC0_CMPC_bp  2  </span><span class="comment">/* Compare C Output Value bit position. */</span>
<a name="l06032"></a>06032 
<a name="l06033"></a><a class="code" href="iox128a1_8h.html#ad1047e27c382eac424b7c8bc3ce4f9c9">06033</a> <span class="preprocessor">#define TC0_CMPB_bm  0x02  </span><span class="comment">/* Compare B Output Value bit mask. */</span>
<a name="l06034"></a><a class="code" href="iox128a1_8h.html#a829d7b495da1a083bca721ab9270f3dd">06034</a> <span class="preprocessor">#define TC0_CMPB_bp  1  </span><span class="comment">/* Compare B Output Value bit position. */</span>
<a name="l06035"></a>06035 
<a name="l06036"></a><a class="code" href="iox128a1_8h.html#a69c760c2a7b360ab1eed3851e70cc086">06036</a> <span class="preprocessor">#define TC0_CMPA_bm  0x01  </span><span class="comment">/* Compare A Output Value bit mask. */</span>
<a name="l06037"></a><a class="code" href="iox128a1_8h.html#aeca8a6cede23226dd4d6a51a2e43d3e8">06037</a> <span class="preprocessor">#define TC0_CMPA_bp  0  </span><span class="comment">/* Compare A Output Value bit position. */</span>
<a name="l06038"></a>06038 
<a name="l06039"></a>06039 
<a name="l06040"></a>06040 <span class="comment">/* TC0.CTRLD  bit masks and bit positions */</span>
<a name="l06041"></a><a class="code" href="iox128a1_8h.html#a6eb21779289af460cddb4053e87e614e">06041</a> <span class="preprocessor">#define TC0_EVACT_gm  0xE0  </span><span class="comment">/* Event Action group mask. */</span>
<a name="l06042"></a><a class="code" href="iox128a1_8h.html#aed4f008ef3ab3698f19f55caeeeb4569">06042</a> <span class="preprocessor">#define TC0_EVACT_gp  5  </span><span class="comment">/* Event Action group position. */</span>
<a name="l06043"></a><a class="code" href="iox128a1_8h.html#a30b3bae214547746dd89afd906bd436e">06043</a> <span class="preprocessor">#define TC0_EVACT0_bm  (1&lt;&lt;5)  </span><span class="comment">/* Event Action bit 0 mask. */</span>
<a name="l06044"></a><a class="code" href="iox128a1_8h.html#a1399497b39994328d1a2d4b902ca04c0">06044</a> <span class="preprocessor">#define TC0_EVACT0_bp  5  </span><span class="comment">/* Event Action bit 0 position. */</span>
<a name="l06045"></a><a class="code" href="iox128a1_8h.html#ac8ac90b33c1f5c19847b17bf476e1e42">06045</a> <span class="preprocessor">#define TC0_EVACT1_bm  (1&lt;&lt;6)  </span><span class="comment">/* Event Action bit 1 mask. */</span>
<a name="l06046"></a><a class="code" href="iox128a1_8h.html#a4d80feaeff1f4d8726a7ed14cccf3262">06046</a> <span class="preprocessor">#define TC0_EVACT1_bp  6  </span><span class="comment">/* Event Action bit 1 position. */</span>
<a name="l06047"></a><a class="code" href="iox128a1_8h.html#ace08dab81deee2b6510bbadf1e0219ed">06047</a> <span class="preprocessor">#define TC0_EVACT2_bm  (1&lt;&lt;7)  </span><span class="comment">/* Event Action bit 2 mask. */</span>
<a name="l06048"></a><a class="code" href="iox128a1_8h.html#afdfac73f222c0c81d40cfc65c898177b">06048</a> <span class="preprocessor">#define TC0_EVACT2_bp  7  </span><span class="comment">/* Event Action bit 2 position. */</span>
<a name="l06049"></a>06049 
<a name="l06050"></a><a class="code" href="iox128a1_8h.html#aaca2605c790602a622fa70896ac4a94f">06050</a> <span class="preprocessor">#define TC0_EVDLY_bm  0x10  </span><span class="comment">/* Event Delay bit mask. */</span>
<a name="l06051"></a><a class="code" href="iox128a1_8h.html#ab5541dae15471afbd3ca3a05c51651a5">06051</a> <span class="preprocessor">#define TC0_EVDLY_bp  4  </span><span class="comment">/* Event Delay bit position. */</span>
<a name="l06052"></a>06052 
<a name="l06053"></a><a class="code" href="iox128a1_8h.html#a290e9d8ab62e5363eb1fa4191ba30842">06053</a> <span class="preprocessor">#define TC0_EVSEL_gm  0x0F  </span><span class="comment">/* Event Source Select group mask. */</span>
<a name="l06054"></a><a class="code" href="iox128a1_8h.html#aebf499d6560a955fa118025ac2d56d64">06054</a> <span class="preprocessor">#define TC0_EVSEL_gp  0  </span><span class="comment">/* Event Source Select group position. */</span>
<a name="l06055"></a><a class="code" href="iox128a1_8h.html#a882e0311ad1bf0e54b32ba376b0296a8">06055</a> <span class="preprocessor">#define TC0_EVSEL0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Event Source Select bit 0 mask. */</span>
<a name="l06056"></a><a class="code" href="iox128a1_8h.html#ad6bb54685a1af653c153bae076899c38">06056</a> <span class="preprocessor">#define TC0_EVSEL0_bp  0  </span><span class="comment">/* Event Source Select bit 0 position. */</span>
<a name="l06057"></a><a class="code" href="iox128a1_8h.html#af3a13b271552345f29d77378d323eaa4">06057</a> <span class="preprocessor">#define TC0_EVSEL1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Event Source Select bit 1 mask. */</span>
<a name="l06058"></a><a class="code" href="iox128a1_8h.html#a094369ad546e81a32856bcf652df4a72">06058</a> <span class="preprocessor">#define TC0_EVSEL1_bp  1  </span><span class="comment">/* Event Source Select bit 1 position. */</span>
<a name="l06059"></a><a class="code" href="iox128a1_8h.html#abda67935d329d1590b2d1a1777e598bd">06059</a> <span class="preprocessor">#define TC0_EVSEL2_bm  (1&lt;&lt;2)  </span><span class="comment">/* Event Source Select bit 2 mask. */</span>
<a name="l06060"></a><a class="code" href="iox128a1_8h.html#a0edead084641fd1cad24b270e576d937">06060</a> <span class="preprocessor">#define TC0_EVSEL2_bp  2  </span><span class="comment">/* Event Source Select bit 2 position. */</span>
<a name="l06061"></a><a class="code" href="iox128a1_8h.html#a43b67e3f7479caed0bbbed1df7488b55">06061</a> <span class="preprocessor">#define TC0_EVSEL3_bm  (1&lt;&lt;3)  </span><span class="comment">/* Event Source Select bit 3 mask. */</span>
<a name="l06062"></a><a class="code" href="iox128a1_8h.html#a610f5a5689aa64aa6312d8b8e49845b2">06062</a> <span class="preprocessor">#define TC0_EVSEL3_bp  3  </span><span class="comment">/* Event Source Select bit 3 position. */</span>
<a name="l06063"></a>06063 
<a name="l06064"></a>06064 
<a name="l06065"></a>06065 <span class="comment">/* TC0.CTRLE  bit masks and bit positions */</span>
<a name="l06066"></a><a class="code" href="iox128a1_8h.html#ab1443e4c6da883e0bf257094e52e8c05">06066</a> <span class="preprocessor">#define TC0_DTHM_bm  0x02  </span><span class="comment">/* Dead Time Hold Mode bit mask. */</span>
<a name="l06067"></a><a class="code" href="iox128a1_8h.html#aa266c5e823b7d662095bf1bd69f94f6e">06067</a> <span class="preprocessor">#define TC0_DTHM_bp  1  </span><span class="comment">/* Dead Time Hold Mode bit position. */</span>
<a name="l06068"></a>06068 
<a name="l06069"></a><a class="code" href="iox128a1_8h.html#ad431bb037c33cd96be0eb8af8d88c001">06069</a> <span class="preprocessor">#define TC0_BYTEM_bm  0x01  </span><span class="comment">/* Byte Mode bit mask. */</span>
<a name="l06070"></a><a class="code" href="iox128a1_8h.html#abd52e027c19bcb67876f3ece67f16977">06070</a> <span class="preprocessor">#define TC0_BYTEM_bp  0  </span><span class="comment">/* Byte Mode bit position. */</span>
<a name="l06071"></a>06071 
<a name="l06072"></a>06072 
<a name="l06073"></a>06073 <span class="comment">/* TC0.INTCTRLA  bit masks and bit positions */</span>
<a name="l06074"></a><a class="code" href="iox128a1_8h.html#a779c6fefdfad72372c31aa04dadbb1ec">06074</a> <span class="preprocessor">#define TC0_ERRINTLVL_gm  0x0C  </span><span class="comment">/* Error Interrupt Level group mask. */</span>
<a name="l06075"></a><a class="code" href="iox128a1_8h.html#a0d0db95660d068ee42bb428e22ff12dd">06075</a> <span class="preprocessor">#define TC0_ERRINTLVL_gp  2  </span><span class="comment">/* Error Interrupt Level group position. */</span>
<a name="l06076"></a><a class="code" href="iox128a1_8h.html#a8a126eaad37179db07c76cfcef4b2c0a">06076</a> <span class="preprocessor">#define TC0_ERRINTLVL0_bm  (1&lt;&lt;2)  </span><span class="comment">/* Error Interrupt Level bit 0 mask. */</span>
<a name="l06077"></a><a class="code" href="iox128a1_8h.html#ab24dc6eb13e9adf1a6ec05c88193175e">06077</a> <span class="preprocessor">#define TC0_ERRINTLVL0_bp  2  </span><span class="comment">/* Error Interrupt Level bit 0 position. */</span>
<a name="l06078"></a><a class="code" href="iox128a1_8h.html#aac255cae93950bff38066a3f1a3c068e">06078</a> <span class="preprocessor">#define TC0_ERRINTLVL1_bm  (1&lt;&lt;3)  </span><span class="comment">/* Error Interrupt Level bit 1 mask. */</span>
<a name="l06079"></a><a class="code" href="iox128a1_8h.html#a81375d491a93604879284784ecbd2508">06079</a> <span class="preprocessor">#define TC0_ERRINTLVL1_bp  3  </span><span class="comment">/* Error Interrupt Level bit 1 position. */</span>
<a name="l06080"></a>06080 
<a name="l06081"></a><a class="code" href="iox128a1_8h.html#ad6dedfea41f87296ac9b6f2d9b8e705d">06081</a> <span class="preprocessor">#define TC0_OVFINTLVL_gm  0x03  </span><span class="comment">/* Overflow interrupt level group mask. */</span>
<a name="l06082"></a><a class="code" href="iox128a1_8h.html#a81a48d5b0822eff2396147fb019b8eba">06082</a> <span class="preprocessor">#define TC0_OVFINTLVL_gp  0  </span><span class="comment">/* Overflow interrupt level group position. */</span>
<a name="l06083"></a><a class="code" href="iox128a1_8h.html#a43bd582b63f7e449188fb47129cecb0d">06083</a> <span class="preprocessor">#define TC0_OVFINTLVL0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Overflow interrupt level bit 0 mask. */</span>
<a name="l06084"></a><a class="code" href="iox128a1_8h.html#a617771b10cdf92736104693db226af8c">06084</a> <span class="preprocessor">#define TC0_OVFINTLVL0_bp  0  </span><span class="comment">/* Overflow interrupt level bit 0 position. */</span>
<a name="l06085"></a><a class="code" href="iox128a1_8h.html#acba098d4a201bb7d0d946ba3d1bd9b0a">06085</a> <span class="preprocessor">#define TC0_OVFINTLVL1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Overflow interrupt level bit 1 mask. */</span>
<a name="l06086"></a><a class="code" href="iox128a1_8h.html#a11e1f5bfcfa2c3ce4660d01d602c5955">06086</a> <span class="preprocessor">#define TC0_OVFINTLVL1_bp  1  </span><span class="comment">/* Overflow interrupt level bit 1 position. */</span>
<a name="l06087"></a>06087 
<a name="l06088"></a>06088 
<a name="l06089"></a>06089 <span class="comment">/* TC0.INTCTRLB  bit masks and bit positions */</span>
<a name="l06090"></a><a class="code" href="iox128a1_8h.html#aaf82b5f49ff73f1b45c35e3b0d0bf72b">06090</a> <span class="preprocessor">#define TC0_CCDINTLVL_gm  0xC0  </span><span class="comment">/* Compare or Capture D Interrupt Level group mask. */</span>
<a name="l06091"></a><a class="code" href="iox128a1_8h.html#a0c40f897afd12c53ce0ceef659d415fa">06091</a> <span class="preprocessor">#define TC0_CCDINTLVL_gp  6  </span><span class="comment">/* Compare or Capture D Interrupt Level group position. */</span>
<a name="l06092"></a><a class="code" href="iox128a1_8h.html#a905fa137d87895ff303fa72509cfbe0f">06092</a> <span class="preprocessor">#define TC0_CCDINTLVL0_bm  (1&lt;&lt;6)  </span><span class="comment">/* Compare or Capture D Interrupt Level bit 0 mask. */</span>
<a name="l06093"></a><a class="code" href="iox128a1_8h.html#aee91b407688d2ca260616465384b7f3a">06093</a> <span class="preprocessor">#define TC0_CCDINTLVL0_bp  6  </span><span class="comment">/* Compare or Capture D Interrupt Level bit 0 position. */</span>
<a name="l06094"></a><a class="code" href="iox128a1_8h.html#a0737442e51b38b332cb97c124e7d6599">06094</a> <span class="preprocessor">#define TC0_CCDINTLVL1_bm  (1&lt;&lt;7)  </span><span class="comment">/* Compare or Capture D Interrupt Level bit 1 mask. */</span>
<a name="l06095"></a><a class="code" href="iox128a1_8h.html#aa62cbd01ad468cdb8579683579868550">06095</a> <span class="preprocessor">#define TC0_CCDINTLVL1_bp  7  </span><span class="comment">/* Compare or Capture D Interrupt Level bit 1 position. */</span>
<a name="l06096"></a>06096 
<a name="l06097"></a><a class="code" href="iox128a1_8h.html#a8767d6028091e153e0a89a2d073402d3">06097</a> <span class="preprocessor">#define TC0_CCCINTLVL_gm  0x30  </span><span class="comment">/* Compare or Capture C Interrupt Level group mask. */</span>
<a name="l06098"></a><a class="code" href="iox128a1_8h.html#a4452efc2f0140d5bd5b11a0bee529b5e">06098</a> <span class="preprocessor">#define TC0_CCCINTLVL_gp  4  </span><span class="comment">/* Compare or Capture C Interrupt Level group position. */</span>
<a name="l06099"></a><a class="code" href="iox128a1_8h.html#a73e334f8682d37e6321eac9f4d175dbc">06099</a> <span class="preprocessor">#define TC0_CCCINTLVL0_bm  (1&lt;&lt;4)  </span><span class="comment">/* Compare or Capture C Interrupt Level bit 0 mask. */</span>
<a name="l06100"></a><a class="code" href="iox128a1_8h.html#a14d12e56c1e49c4b8a2f0f642faf0a98">06100</a> <span class="preprocessor">#define TC0_CCCINTLVL0_bp  4  </span><span class="comment">/* Compare or Capture C Interrupt Level bit 0 position. */</span>
<a name="l06101"></a><a class="code" href="iox128a1_8h.html#aea9aeb9d688458fab42e41382e9e407c">06101</a> <span class="preprocessor">#define TC0_CCCINTLVL1_bm  (1&lt;&lt;5)  </span><span class="comment">/* Compare or Capture C Interrupt Level bit 1 mask. */</span>
<a name="l06102"></a><a class="code" href="iox128a1_8h.html#ac08d3b77d7c1e1a2d0f221695c60efcf">06102</a> <span class="preprocessor">#define TC0_CCCINTLVL1_bp  5  </span><span class="comment">/* Compare or Capture C Interrupt Level bit 1 position. */</span>
<a name="l06103"></a>06103 
<a name="l06104"></a><a class="code" href="iox128a1_8h.html#a43b4bb4057751146c8b6217c734f195a">06104</a> <span class="preprocessor">#define TC0_CCBINTLVL_gm  0x0C  </span><span class="comment">/* Compare or Capture B Interrupt Level group mask. */</span>
<a name="l06105"></a><a class="code" href="iox128a1_8h.html#a25b6e0d8746dee8a75a695523f6022c4">06105</a> <span class="preprocessor">#define TC0_CCBINTLVL_gp  2  </span><span class="comment">/* Compare or Capture B Interrupt Level group position. */</span>
<a name="l06106"></a><a class="code" href="iox128a1_8h.html#a78d0cb897e5682d6a812260a1bbfe117">06106</a> <span class="preprocessor">#define TC0_CCBINTLVL0_bm  (1&lt;&lt;2)  </span><span class="comment">/* Compare or Capture B Interrupt Level bit 0 mask. */</span>
<a name="l06107"></a><a class="code" href="iox128a1_8h.html#a74be5170604571b3abf7471022391841">06107</a> <span class="preprocessor">#define TC0_CCBINTLVL0_bp  2  </span><span class="comment">/* Compare or Capture B Interrupt Level bit 0 position. */</span>
<a name="l06108"></a><a class="code" href="iox128a1_8h.html#a9b72c367461d5d0aedd6db651aa91324">06108</a> <span class="preprocessor">#define TC0_CCBINTLVL1_bm  (1&lt;&lt;3)  </span><span class="comment">/* Compare or Capture B Interrupt Level bit 1 mask. */</span>
<a name="l06109"></a><a class="code" href="iox128a1_8h.html#a13583dc54b7ecb818d5f32f88f17174a">06109</a> <span class="preprocessor">#define TC0_CCBINTLVL1_bp  3  </span><span class="comment">/* Compare or Capture B Interrupt Level bit 1 position. */</span>
<a name="l06110"></a>06110 
<a name="l06111"></a><a class="code" href="iox128a1_8h.html#a24d242ac04027aee57de9781c4f8bd6f">06111</a> <span class="preprocessor">#define TC0_CCAINTLVL_gm  0x03  </span><span class="comment">/* Compare or Capture A Interrupt Level group mask. */</span>
<a name="l06112"></a><a class="code" href="iox128a1_8h.html#a0c7508a1811fb4954ca58bfce41df7b0">06112</a> <span class="preprocessor">#define TC0_CCAINTLVL_gp  0  </span><span class="comment">/* Compare or Capture A Interrupt Level group position. */</span>
<a name="l06113"></a><a class="code" href="iox128a1_8h.html#a9ccf34710bdcd8ac5ecfddec6ba27bb7">06113</a> <span class="preprocessor">#define TC0_CCAINTLVL0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Compare or Capture A Interrupt Level bit 0 mask. */</span>
<a name="l06114"></a><a class="code" href="iox128a1_8h.html#a99c8bebc23102df665bce6de513163bd">06114</a> <span class="preprocessor">#define TC0_CCAINTLVL0_bp  0  </span><span class="comment">/* Compare or Capture A Interrupt Level bit 0 position. */</span>
<a name="l06115"></a><a class="code" href="iox128a1_8h.html#a978502cd8131882ddaf17fc83d96593b">06115</a> <span class="preprocessor">#define TC0_CCAINTLVL1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Compare or Capture A Interrupt Level bit 1 mask. */</span>
<a name="l06116"></a><a class="code" href="iox128a1_8h.html#aa768e2969a995ed8757aff51c8479ef9">06116</a> <span class="preprocessor">#define TC0_CCAINTLVL1_bp  1  </span><span class="comment">/* Compare or Capture A Interrupt Level bit 1 position. */</span>
<a name="l06117"></a>06117 
<a name="l06118"></a>06118 
<a name="l06119"></a>06119 <span class="comment">/* TC0.CTRLFCLR  bit masks and bit positions */</span>
<a name="l06120"></a><a class="code" href="iox128a1_8h.html#a0ec712f32423f0fdda52039e5cae5750">06120</a> <span class="preprocessor">#define TC0_CMD_gm  0x0C  </span><span class="comment">/* Command group mask. */</span>
<a name="l06121"></a><a class="code" href="iox128a1_8h.html#a1524fbd18f6a28968b60768914f52958">06121</a> <span class="preprocessor">#define TC0_CMD_gp  2  </span><span class="comment">/* Command group position. */</span>
<a name="l06122"></a><a class="code" href="iox128a1_8h.html#a72b00c9c2c7af693f1b1166f72b78852">06122</a> <span class="preprocessor">#define TC0_CMD0_bm  (1&lt;&lt;2)  </span><span class="comment">/* Command bit 0 mask. */</span>
<a name="l06123"></a><a class="code" href="iox128a1_8h.html#a62546f4fa6cf9f0cb0d42a5f5e1cff05">06123</a> <span class="preprocessor">#define TC0_CMD0_bp  2  </span><span class="comment">/* Command bit 0 position. */</span>
<a name="l06124"></a><a class="code" href="iox128a1_8h.html#a044a06a899824304c8e51f43a96c72e7">06124</a> <span class="preprocessor">#define TC0_CMD1_bm  (1&lt;&lt;3)  </span><span class="comment">/* Command bit 1 mask. */</span>
<a name="l06125"></a><a class="code" href="iox128a1_8h.html#a87bc5d544c723537c2e5cc7a90024ca6">06125</a> <span class="preprocessor">#define TC0_CMD1_bp  3  </span><span class="comment">/* Command bit 1 position. */</span>
<a name="l06126"></a>06126 
<a name="l06127"></a><a class="code" href="iox128a1_8h.html#a616dab787dceb2579185cc16fbeb03cf">06127</a> <span class="preprocessor">#define TC0_LUPD_bm  0x02  </span><span class="comment">/* Lock Update bit mask. */</span>
<a name="l06128"></a><a class="code" href="iox128a1_8h.html#a9c51d715ac41e41822bd5abc87a906c3">06128</a> <span class="preprocessor">#define TC0_LUPD_bp  1  </span><span class="comment">/* Lock Update bit position. */</span>
<a name="l06129"></a>06129 
<a name="l06130"></a><a class="code" href="iox128a1_8h.html#a2031fc17dc7466eb3078776806052355">06130</a> <span class="preprocessor">#define TC0_DIR_bm  0x01  </span><span class="comment">/* Direction bit mask. */</span>
<a name="l06131"></a><a class="code" href="iox128a1_8h.html#a0b6985e6e0b4cbfedcfae2e931f78ed4">06131</a> <span class="preprocessor">#define TC0_DIR_bp  0  </span><span class="comment">/* Direction bit position. */</span>
<a name="l06132"></a>06132 
<a name="l06133"></a>06133 
<a name="l06134"></a>06134 <span class="comment">/* TC0.CTRLFSET  bit masks and bit positions */</span>
<a name="l06135"></a>06135 <span class="comment">/* TC0_CMD_gm  Predefined. */</span>
<a name="l06136"></a>06136 <span class="comment">/* TC0_CMD_gp  Predefined. */</span>
<a name="l06137"></a>06137 <span class="comment">/* TC0_CMD0_bm  Predefined. */</span>
<a name="l06138"></a>06138 <span class="comment">/* TC0_CMD0_bp  Predefined. */</span>
<a name="l06139"></a>06139 <span class="comment">/* TC0_CMD1_bm  Predefined. */</span>
<a name="l06140"></a>06140 <span class="comment">/* TC0_CMD1_bp  Predefined. */</span>
<a name="l06141"></a>06141 
<a name="l06142"></a>06142 <span class="comment">/* TC0_LUPD_bm  Predefined. */</span>
<a name="l06143"></a>06143 <span class="comment">/* TC0_LUPD_bp  Predefined. */</span>
<a name="l06144"></a>06144 
<a name="l06145"></a>06145 <span class="comment">/* TC0_DIR_bm  Predefined. */</span>
<a name="l06146"></a>06146 <span class="comment">/* TC0_DIR_bp  Predefined. */</span>
<a name="l06147"></a>06147 
<a name="l06148"></a>06148 
<a name="l06149"></a>06149 <span class="comment">/* TC0.CTRLGCLR  bit masks and bit positions */</span>
<a name="l06150"></a><a class="code" href="iox128a1_8h.html#adf3fa1bcf820cb27d1fbb06687a67a16">06150</a> <span class="preprocessor">#define TC0_CCDBV_bm  0x10  </span><span class="comment">/* Compare or Capture D Buffer Valid bit mask. */</span>
<a name="l06151"></a><a class="code" href="iox128a1_8h.html#ae17885a35f15bfeb478f15888b27b2bd">06151</a> <span class="preprocessor">#define TC0_CCDBV_bp  4  </span><span class="comment">/* Compare or Capture D Buffer Valid bit position. */</span>
<a name="l06152"></a>06152 
<a name="l06153"></a><a class="code" href="iox128a1_8h.html#a2898accbeedbc715c61fa3d12ea39973">06153</a> <span class="preprocessor">#define TC0_CCCBV_bm  0x08  </span><span class="comment">/* Compare or Capture C Buffer Valid bit mask. */</span>
<a name="l06154"></a><a class="code" href="iox128a1_8h.html#a9cecce1bdc0d25a4c7eaa62b83e3e368">06154</a> <span class="preprocessor">#define TC0_CCCBV_bp  3  </span><span class="comment">/* Compare or Capture C Buffer Valid bit position. */</span>
<a name="l06155"></a>06155 
<a name="l06156"></a><a class="code" href="iox128a1_8h.html#a45dcb4a5f57566dbe225849f32da2878">06156</a> <span class="preprocessor">#define TC0_CCBBV_bm  0x04  </span><span class="comment">/* Compare or Capture B Buffer Valid bit mask. */</span>
<a name="l06157"></a><a class="code" href="iox128a1_8h.html#a58e7d2a06e0971e152fbed07dcb9e7ca">06157</a> <span class="preprocessor">#define TC0_CCBBV_bp  2  </span><span class="comment">/* Compare or Capture B Buffer Valid bit position. */</span>
<a name="l06158"></a>06158 
<a name="l06159"></a><a class="code" href="iox128a1_8h.html#ad1aa2c66fd5ef88aaf001a6bbb9adb25">06159</a> <span class="preprocessor">#define TC0_CCABV_bm  0x02  </span><span class="comment">/* Compare or Capture A Buffer Valid bit mask. */</span>
<a name="l06160"></a><a class="code" href="iox128a1_8h.html#a0660e585e4677367779b9570ab1198a3">06160</a> <span class="preprocessor">#define TC0_CCABV_bp  1  </span><span class="comment">/* Compare or Capture A Buffer Valid bit position. */</span>
<a name="l06161"></a>06161 
<a name="l06162"></a><a class="code" href="iox128a1_8h.html#a68c9fff51824e947ee7edba4e4f349c6">06162</a> <span class="preprocessor">#define TC0_PERBV_bm  0x01  </span><span class="comment">/* Period Buffer Valid bit mask. */</span>
<a name="l06163"></a><a class="code" href="iox128a1_8h.html#ac24e0cf126f2ec674bfd155a6f2fa8e6">06163</a> <span class="preprocessor">#define TC0_PERBV_bp  0  </span><span class="comment">/* Period Buffer Valid bit position. */</span>
<a name="l06164"></a>06164 
<a name="l06165"></a>06165 
<a name="l06166"></a>06166 <span class="comment">/* TC0.CTRLGSET  bit masks and bit positions */</span>
<a name="l06167"></a>06167 <span class="comment">/* TC0_CCDBV_bm  Predefined. */</span>
<a name="l06168"></a>06168 <span class="comment">/* TC0_CCDBV_bp  Predefined. */</span>
<a name="l06169"></a>06169 
<a name="l06170"></a>06170 <span class="comment">/* TC0_CCCBV_bm  Predefined. */</span>
<a name="l06171"></a>06171 <span class="comment">/* TC0_CCCBV_bp  Predefined. */</span>
<a name="l06172"></a>06172 
<a name="l06173"></a>06173 <span class="comment">/* TC0_CCBBV_bm  Predefined. */</span>
<a name="l06174"></a>06174 <span class="comment">/* TC0_CCBBV_bp  Predefined. */</span>
<a name="l06175"></a>06175 
<a name="l06176"></a>06176 <span class="comment">/* TC0_CCABV_bm  Predefined. */</span>
<a name="l06177"></a>06177 <span class="comment">/* TC0_CCABV_bp  Predefined. */</span>
<a name="l06178"></a>06178 
<a name="l06179"></a>06179 <span class="comment">/* TC0_PERBV_bm  Predefined. */</span>
<a name="l06180"></a>06180 <span class="comment">/* TC0_PERBV_bp  Predefined. */</span>
<a name="l06181"></a>06181 
<a name="l06182"></a>06182 
<a name="l06183"></a>06183 <span class="comment">/* TC0.INTFLAGS  bit masks and bit positions */</span>
<a name="l06184"></a><a class="code" href="iox128a1_8h.html#a5147e090a13c0ec3a68881ea05530b91">06184</a> <span class="preprocessor">#define TC0_CCDIF_bm  0x80  </span><span class="comment">/* Compare or Capture D Interrupt Flag bit mask. */</span>
<a name="l06185"></a><a class="code" href="iox128a1_8h.html#a80436a0a05de145745b71d6156887766">06185</a> <span class="preprocessor">#define TC0_CCDIF_bp  7  </span><span class="comment">/* Compare or Capture D Interrupt Flag bit position. */</span>
<a name="l06186"></a>06186 
<a name="l06187"></a><a class="code" href="iox128a1_8h.html#a616b6b1c02d0d96b3b58df4c5e8392ea">06187</a> <span class="preprocessor">#define TC0_CCCIF_bm  0x40  </span><span class="comment">/* Compare or Capture C Interrupt Flag bit mask. */</span>
<a name="l06188"></a><a class="code" href="iox128a1_8h.html#a57f8b6615e4de8ce206e35ea5683d6d0">06188</a> <span class="preprocessor">#define TC0_CCCIF_bp  6  </span><span class="comment">/* Compare or Capture C Interrupt Flag bit position. */</span>
<a name="l06189"></a>06189 
<a name="l06190"></a><a class="code" href="iox128a1_8h.html#a173df09e717c0691e68366961576dd18">06190</a> <span class="preprocessor">#define TC0_CCBIF_bm  0x20  </span><span class="comment">/* Compare or Capture B Interrupt Flag bit mask. */</span>
<a name="l06191"></a><a class="code" href="iox128a1_8h.html#a2bdbeba64d0d1a04ae9fe5f2a244e0a0">06191</a> <span class="preprocessor">#define TC0_CCBIF_bp  5  </span><span class="comment">/* Compare or Capture B Interrupt Flag bit position. */</span>
<a name="l06192"></a>06192 
<a name="l06193"></a><a class="code" href="iox128a1_8h.html#af9c8c0348f695dcfd0ed9910df16c3af">06193</a> <span class="preprocessor">#define TC0_CCAIF_bm  0x10  </span><span class="comment">/* Compare or Capture A Interrupt Flag bit mask. */</span>
<a name="l06194"></a><a class="code" href="iox128a1_8h.html#ae5f6c47cb732d9eac040f8e3764c999c">06194</a> <span class="preprocessor">#define TC0_CCAIF_bp  4  </span><span class="comment">/* Compare or Capture A Interrupt Flag bit position. */</span>
<a name="l06195"></a>06195 
<a name="l06196"></a><a class="code" href="iox128a1_8h.html#a5bfffebc598af614757e1cb23bf7cc09">06196</a> <span class="preprocessor">#define TC0_ERRIF_bm  0x02  </span><span class="comment">/* Error Interrupt Flag bit mask. */</span>
<a name="l06197"></a><a class="code" href="iox128a1_8h.html#a6e6a630f354ce4563ac9e28bb1d63ed6">06197</a> <span class="preprocessor">#define TC0_ERRIF_bp  1  </span><span class="comment">/* Error Interrupt Flag bit position. */</span>
<a name="l06198"></a>06198 
<a name="l06199"></a><a class="code" href="iox128a1_8h.html#a527c9357ca1dcf69d5c918f833dbc2cd">06199</a> <span class="preprocessor">#define TC0_OVFIF_bm  0x01  </span><span class="comment">/* Overflow Interrupt Flag bit mask. */</span>
<a name="l06200"></a><a class="code" href="iox128a1_8h.html#a20c5fb3a3b46d56bf021ca9a03450abb">06200</a> <span class="preprocessor">#define TC0_OVFIF_bp  0  </span><span class="comment">/* Overflow Interrupt Flag bit position. */</span>
<a name="l06201"></a>06201 
<a name="l06202"></a>06202 
<a name="l06203"></a>06203 <span class="comment">/* TC1.CTRLA  bit masks and bit positions */</span>
<a name="l06204"></a><a class="code" href="iox128a1_8h.html#abb578245241d1eb529559a3fbc01cf27">06204</a> <span class="preprocessor">#define TC1_CLKSEL_gm  0x0F  </span><span class="comment">/* Clock Selection group mask. */</span>
<a name="l06205"></a><a class="code" href="iox128a1_8h.html#a15a961ac538163578419de003a28da35">06205</a> <span class="preprocessor">#define TC1_CLKSEL_gp  0  </span><span class="comment">/* Clock Selection group position. */</span>
<a name="l06206"></a><a class="code" href="iox128a1_8h.html#a96db94f57efca6f1df6215f2ff75072d">06206</a> <span class="preprocessor">#define TC1_CLKSEL0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Clock Selection bit 0 mask. */</span>
<a name="l06207"></a><a class="code" href="iox128a1_8h.html#a64976eda94ac4fae80db626b4059fb63">06207</a> <span class="preprocessor">#define TC1_CLKSEL0_bp  0  </span><span class="comment">/* Clock Selection bit 0 position. */</span>
<a name="l06208"></a><a class="code" href="iox128a1_8h.html#a21cdb8f89814e5dbe0acc71d8bbdc0a5">06208</a> <span class="preprocessor">#define TC1_CLKSEL1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Clock Selection bit 1 mask. */</span>
<a name="l06209"></a><a class="code" href="iox128a1_8h.html#af9aa66d3c249dcc1bfa545dc7a7a8b66">06209</a> <span class="preprocessor">#define TC1_CLKSEL1_bp  1  </span><span class="comment">/* Clock Selection bit 1 position. */</span>
<a name="l06210"></a><a class="code" href="iox128a1_8h.html#a0498349ddf8742c5380c6599648ccb55">06210</a> <span class="preprocessor">#define TC1_CLKSEL2_bm  (1&lt;&lt;2)  </span><span class="comment">/* Clock Selection bit 2 mask. */</span>
<a name="l06211"></a><a class="code" href="iox128a1_8h.html#a8d91c26de643450c2050bfdfab94dad3">06211</a> <span class="preprocessor">#define TC1_CLKSEL2_bp  2  </span><span class="comment">/* Clock Selection bit 2 position. */</span>
<a name="l06212"></a><a class="code" href="iox128a1_8h.html#a9bb21e1e0e210e13df5c117d364ad550">06212</a> <span class="preprocessor">#define TC1_CLKSEL3_bm  (1&lt;&lt;3)  </span><span class="comment">/* Clock Selection bit 3 mask. */</span>
<a name="l06213"></a><a class="code" href="iox128a1_8h.html#a3db6f73ad71c4a6f59ba258d1d60384e">06213</a> <span class="preprocessor">#define TC1_CLKSEL3_bp  3  </span><span class="comment">/* Clock Selection bit 3 position. */</span>
<a name="l06214"></a>06214 
<a name="l06215"></a>06215 
<a name="l06216"></a>06216 <span class="comment">/* TC1.CTRLB  bit masks and bit positions */</span>
<a name="l06217"></a><a class="code" href="iox128a1_8h.html#a941fdeb7eeb60445bcb6b736631041c9">06217</a> <span class="preprocessor">#define TC1_CCBEN_bm  0x20  </span><span class="comment">/* Compare or Capture B Enable bit mask. */</span>
<a name="l06218"></a><a class="code" href="iox128a1_8h.html#a7ef3fefb18d13f7d7b5b213533c69800">06218</a> <span class="preprocessor">#define TC1_CCBEN_bp  5  </span><span class="comment">/* Compare or Capture B Enable bit position. */</span>
<a name="l06219"></a>06219 
<a name="l06220"></a><a class="code" href="iox128a1_8h.html#a9ec8b9c46ed9de22cc816169a99abba0">06220</a> <span class="preprocessor">#define TC1_CCAEN_bm  0x10  </span><span class="comment">/* Compare or Capture A Enable bit mask. */</span>
<a name="l06221"></a><a class="code" href="iox128a1_8h.html#ac611120cda6555b5aaa986c59d73e514">06221</a> <span class="preprocessor">#define TC1_CCAEN_bp  4  </span><span class="comment">/* Compare or Capture A Enable bit position. */</span>
<a name="l06222"></a>06222 
<a name="l06223"></a><a class="code" href="iox128a1_8h.html#ad339d6d422410d9641d19cfbbe799334">06223</a> <span class="preprocessor">#define TC1_WGMODE_gm  0x07  </span><span class="comment">/* Waveform generation mode group mask. */</span>
<a name="l06224"></a><a class="code" href="iox128a1_8h.html#a22fd15531566dbc2e773118acc0d371c">06224</a> <span class="preprocessor">#define TC1_WGMODE_gp  0  </span><span class="comment">/* Waveform generation mode group position. */</span>
<a name="l06225"></a><a class="code" href="iox128a1_8h.html#a5cbc4dca163b7f3f5078d4927387f92b">06225</a> <span class="preprocessor">#define TC1_WGMODE0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Waveform generation mode bit 0 mask. */</span>
<a name="l06226"></a><a class="code" href="iox128a1_8h.html#af4cc451be224d0f6e5abfb31b0137030">06226</a> <span class="preprocessor">#define TC1_WGMODE0_bp  0  </span><span class="comment">/* Waveform generation mode bit 0 position. */</span>
<a name="l06227"></a><a class="code" href="iox128a1_8h.html#a1b1b0029fae8d0130801a6c107a73883">06227</a> <span class="preprocessor">#define TC1_WGMODE1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Waveform generation mode bit 1 mask. */</span>
<a name="l06228"></a><a class="code" href="iox128a1_8h.html#a8a3a3285df835a19d030b13d7a9e072c">06228</a> <span class="preprocessor">#define TC1_WGMODE1_bp  1  </span><span class="comment">/* Waveform generation mode bit 1 position. */</span>
<a name="l06229"></a><a class="code" href="iox128a1_8h.html#a9f9531ade1b8c18c283acd2f77a34f87">06229</a> <span class="preprocessor">#define TC1_WGMODE2_bm  (1&lt;&lt;2)  </span><span class="comment">/* Waveform generation mode bit 2 mask. */</span>
<a name="l06230"></a><a class="code" href="iox128a1_8h.html#a88de01a886c7bebd1160981fc425afb4">06230</a> <span class="preprocessor">#define TC1_WGMODE2_bp  2  </span><span class="comment">/* Waveform generation mode bit 2 position. */</span>
<a name="l06231"></a>06231 
<a name="l06232"></a>06232 
<a name="l06233"></a>06233 <span class="comment">/* TC1.CTRLC  bit masks and bit positions */</span>
<a name="l06234"></a><a class="code" href="iox128a1_8h.html#a547c4cba38171eff81d4fa4f5819fb58">06234</a> <span class="preprocessor">#define TC1_CMPB_bm  0x02  </span><span class="comment">/* Compare B Output Value bit mask. */</span>
<a name="l06235"></a><a class="code" href="iox128a1_8h.html#a2fb164fc4830fff7131ade4da367438d">06235</a> <span class="preprocessor">#define TC1_CMPB_bp  1  </span><span class="comment">/* Compare B Output Value bit position. */</span>
<a name="l06236"></a>06236 
<a name="l06237"></a><a class="code" href="iox128a1_8h.html#a402428067c8a5d445cbfd7d19ed85221">06237</a> <span class="preprocessor">#define TC1_CMPA_bm  0x01  </span><span class="comment">/* Compare A Output Value bit mask. */</span>
<a name="l06238"></a><a class="code" href="iox128a1_8h.html#ae25e70205d8e6a96ff3c93dee76160b4">06238</a> <span class="preprocessor">#define TC1_CMPA_bp  0  </span><span class="comment">/* Compare A Output Value bit position. */</span>
<a name="l06239"></a>06239 
<a name="l06240"></a>06240 
<a name="l06241"></a>06241 <span class="comment">/* TC1.CTRLD  bit masks and bit positions */</span>
<a name="l06242"></a><a class="code" href="iox128a1_8h.html#a48f62931cf5ecff0c29c9c8bd87c6b6f">06242</a> <span class="preprocessor">#define TC1_EVACT_gm  0xE0  </span><span class="comment">/* Event Action group mask. */</span>
<a name="l06243"></a><a class="code" href="iox128a1_8h.html#ada46f55230cf84cce0dc55501cf0c332">06243</a> <span class="preprocessor">#define TC1_EVACT_gp  5  </span><span class="comment">/* Event Action group position. */</span>
<a name="l06244"></a><a class="code" href="iox128a1_8h.html#a60d65a8ebd2c8d07c072594cb4eb18e8">06244</a> <span class="preprocessor">#define TC1_EVACT0_bm  (1&lt;&lt;5)  </span><span class="comment">/* Event Action bit 0 mask. */</span>
<a name="l06245"></a><a class="code" href="iox128a1_8h.html#abc2381568d5c35f5c1f4b121be3a5589">06245</a> <span class="preprocessor">#define TC1_EVACT0_bp  5  </span><span class="comment">/* Event Action bit 0 position. */</span>
<a name="l06246"></a><a class="code" href="iox128a1_8h.html#a1d79cb40dc7fc66a86930e5a447e7fc7">06246</a> <span class="preprocessor">#define TC1_EVACT1_bm  (1&lt;&lt;6)  </span><span class="comment">/* Event Action bit 1 mask. */</span>
<a name="l06247"></a><a class="code" href="iox128a1_8h.html#aadb0fecdf657160ec1ad74ac7ef93c94">06247</a> <span class="preprocessor">#define TC1_EVACT1_bp  6  </span><span class="comment">/* Event Action bit 1 position. */</span>
<a name="l06248"></a><a class="code" href="iox128a1_8h.html#a5474802abcaa2bb956b134f3e6f93585">06248</a> <span class="preprocessor">#define TC1_EVACT2_bm  (1&lt;&lt;7)  </span><span class="comment">/* Event Action bit 2 mask. */</span>
<a name="l06249"></a><a class="code" href="iox128a1_8h.html#a91143e449e2a4783b249685ef3c3b642">06249</a> <span class="preprocessor">#define TC1_EVACT2_bp  7  </span><span class="comment">/* Event Action bit 2 position. */</span>
<a name="l06250"></a>06250 
<a name="l06251"></a><a class="code" href="iox128a1_8h.html#a156d3366ac24e45448ac4a5ccaf98fb6">06251</a> <span class="preprocessor">#define TC1_EVDLY_bm  0x10  </span><span class="comment">/* Event Delay bit mask. */</span>
<a name="l06252"></a><a class="code" href="iox128a1_8h.html#a5efeacb31f5b74fa3f46e448339e9d80">06252</a> <span class="preprocessor">#define TC1_EVDLY_bp  4  </span><span class="comment">/* Event Delay bit position. */</span>
<a name="l06253"></a>06253 
<a name="l06254"></a><a class="code" href="iox128a1_8h.html#a68775e8cc41285e3fab4a92ffd65bf27">06254</a> <span class="preprocessor">#define TC1_EVSEL_gm  0x0F  </span><span class="comment">/* Event Source Select group mask. */</span>
<a name="l06255"></a><a class="code" href="iox128a1_8h.html#a5c154d0bbcfcf7b7c0e291bd75375fa6">06255</a> <span class="preprocessor">#define TC1_EVSEL_gp  0  </span><span class="comment">/* Event Source Select group position. */</span>
<a name="l06256"></a><a class="code" href="iox128a1_8h.html#a4cf72b03217712d4c3d8e922028f6648">06256</a> <span class="preprocessor">#define TC1_EVSEL0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Event Source Select bit 0 mask. */</span>
<a name="l06257"></a><a class="code" href="iox128a1_8h.html#aba7ff6145b21aa5cc33413f82365d93d">06257</a> <span class="preprocessor">#define TC1_EVSEL0_bp  0  </span><span class="comment">/* Event Source Select bit 0 position. */</span>
<a name="l06258"></a><a class="code" href="iox128a1_8h.html#acf0b086f83ee052999aa2a0a60617bb8">06258</a> <span class="preprocessor">#define TC1_EVSEL1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Event Source Select bit 1 mask. */</span>
<a name="l06259"></a><a class="code" href="iox128a1_8h.html#a8cdfc0150df0898a1ecadba9ee6cace7">06259</a> <span class="preprocessor">#define TC1_EVSEL1_bp  1  </span><span class="comment">/* Event Source Select bit 1 position. */</span>
<a name="l06260"></a><a class="code" href="iox128a1_8h.html#a0a692f7bc2b2dd7bf2c3d11f83e6d812">06260</a> <span class="preprocessor">#define TC1_EVSEL2_bm  (1&lt;&lt;2)  </span><span class="comment">/* Event Source Select bit 2 mask. */</span>
<a name="l06261"></a><a class="code" href="iox128a1_8h.html#a59678f7e44768150ed5a4356f61a16a8">06261</a> <span class="preprocessor">#define TC1_EVSEL2_bp  2  </span><span class="comment">/* Event Source Select bit 2 position. */</span>
<a name="l06262"></a><a class="code" href="iox128a1_8h.html#ad09aa37b9a6587eed305066160551aa8">06262</a> <span class="preprocessor">#define TC1_EVSEL3_bm  (1&lt;&lt;3)  </span><span class="comment">/* Event Source Select bit 3 mask. */</span>
<a name="l06263"></a><a class="code" href="iox128a1_8h.html#ae7a0c7c59863f1e46767afdc2b135bc5">06263</a> <span class="preprocessor">#define TC1_EVSEL3_bp  3  </span><span class="comment">/* Event Source Select bit 3 position. */</span>
<a name="l06264"></a>06264 
<a name="l06265"></a>06265 
<a name="l06266"></a>06266 <span class="comment">/* TC1.CTRLE  bit masks and bit positions */</span>
<a name="l06267"></a><a class="code" href="iox128a1_8h.html#a474568e655d239420cf61181d398ae94">06267</a> <span class="preprocessor">#define TC1_DTHM_bm  0x02  </span><span class="comment">/* Dead Time Hold Mode bit mask. */</span>
<a name="l06268"></a><a class="code" href="iox128a1_8h.html#a92de5871df9e8d3d4570fcf96dd1f5ec">06268</a> <span class="preprocessor">#define TC1_DTHM_bp  1  </span><span class="comment">/* Dead Time Hold Mode bit position. */</span>
<a name="l06269"></a>06269 
<a name="l06270"></a><a class="code" href="iox128a1_8h.html#afadda437dbcbae96f7cb1e866927c373">06270</a> <span class="preprocessor">#define TC1_BYTEM_bm  0x01  </span><span class="comment">/* Byte Mode bit mask. */</span>
<a name="l06271"></a><a class="code" href="iox128a1_8h.html#aed0f95154213c3e31aec70e53dfb0de0">06271</a> <span class="preprocessor">#define TC1_BYTEM_bp  0  </span><span class="comment">/* Byte Mode bit position. */</span>
<a name="l06272"></a>06272 
<a name="l06273"></a>06273 
<a name="l06274"></a>06274 <span class="comment">/* TC1.INTCTRLA  bit masks and bit positions */</span>
<a name="l06275"></a><a class="code" href="iox128a1_8h.html#a1b126864ea5190bff9d0df4982c8e7ff">06275</a> <span class="preprocessor">#define TC1_ERRINTLVL_gm  0x0C  </span><span class="comment">/* Error Interrupt Level group mask. */</span>
<a name="l06276"></a><a class="code" href="iox128a1_8h.html#a9536fa6a85935a8a7e3362ed6a4348e7">06276</a> <span class="preprocessor">#define TC1_ERRINTLVL_gp  2  </span><span class="comment">/* Error Interrupt Level group position. */</span>
<a name="l06277"></a><a class="code" href="iox128a1_8h.html#a0c5702291701a5b55dc3ce5d39e1f10c">06277</a> <span class="preprocessor">#define TC1_ERRINTLVL0_bm  (1&lt;&lt;2)  </span><span class="comment">/* Error Interrupt Level bit 0 mask. */</span>
<a name="l06278"></a><a class="code" href="iox128a1_8h.html#a473adeea7d420b6db0f5477f2dd8a71c">06278</a> <span class="preprocessor">#define TC1_ERRINTLVL0_bp  2  </span><span class="comment">/* Error Interrupt Level bit 0 position. */</span>
<a name="l06279"></a><a class="code" href="iox128a1_8h.html#a58da83075357b90a94a34912d350d365">06279</a> <span class="preprocessor">#define TC1_ERRINTLVL1_bm  (1&lt;&lt;3)  </span><span class="comment">/* Error Interrupt Level bit 1 mask. */</span>
<a name="l06280"></a><a class="code" href="iox128a1_8h.html#a7479967401b704aa84cbdb10e4dbf48b">06280</a> <span class="preprocessor">#define TC1_ERRINTLVL1_bp  3  </span><span class="comment">/* Error Interrupt Level bit 1 position. */</span>
<a name="l06281"></a>06281 
<a name="l06282"></a><a class="code" href="iox128a1_8h.html#ac03373e5b938f36e9482b3071e271127">06282</a> <span class="preprocessor">#define TC1_OVFINTLVL_gm  0x03  </span><span class="comment">/* Overflow interrupt level group mask. */</span>
<a name="l06283"></a><a class="code" href="iox128a1_8h.html#aad6eaabfda65385b4be6e7d27c693710">06283</a> <span class="preprocessor">#define TC1_OVFINTLVL_gp  0  </span><span class="comment">/* Overflow interrupt level group position. */</span>
<a name="l06284"></a><a class="code" href="iox128a1_8h.html#a65dbb94aef37e7f36b5ddd5272606bc8">06284</a> <span class="preprocessor">#define TC1_OVFINTLVL0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Overflow interrupt level bit 0 mask. */</span>
<a name="l06285"></a><a class="code" href="iox128a1_8h.html#a9b3b05281f2855762a5b0352bb3730a4">06285</a> <span class="preprocessor">#define TC1_OVFINTLVL0_bp  0  </span><span class="comment">/* Overflow interrupt level bit 0 position. */</span>
<a name="l06286"></a><a class="code" href="iox128a1_8h.html#a9b76c936aeeaf3f1da8caec2f45c4bae">06286</a> <span class="preprocessor">#define TC1_OVFINTLVL1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Overflow interrupt level bit 1 mask. */</span>
<a name="l06287"></a><a class="code" href="iox128a1_8h.html#a33064a06fb0d2567cb7f89664f39c1c6">06287</a> <span class="preprocessor">#define TC1_OVFINTLVL1_bp  1  </span><span class="comment">/* Overflow interrupt level bit 1 position. */</span>
<a name="l06288"></a>06288 
<a name="l06289"></a>06289 
<a name="l06290"></a>06290 <span class="comment">/* TC1.INTCTRLB  bit masks and bit positions */</span>
<a name="l06291"></a><a class="code" href="iox128a1_8h.html#af3e5848cce63bd2da474ca082de5b98c">06291</a> <span class="preprocessor">#define TC1_CCBINTLVL_gm  0x0C  </span><span class="comment">/* Compare or Capture B Interrupt Level group mask. */</span>
<a name="l06292"></a><a class="code" href="iox128a1_8h.html#a560ccd1be48cb5adbe4a5fe13a042777">06292</a> <span class="preprocessor">#define TC1_CCBINTLVL_gp  2  </span><span class="comment">/* Compare or Capture B Interrupt Level group position. */</span>
<a name="l06293"></a><a class="code" href="iox128a1_8h.html#a3e6e3118a604e6402b36c67f46dd072b">06293</a> <span class="preprocessor">#define TC1_CCBINTLVL0_bm  (1&lt;&lt;2)  </span><span class="comment">/* Compare or Capture B Interrupt Level bit 0 mask. */</span>
<a name="l06294"></a><a class="code" href="iox128a1_8h.html#aa3b0dd84ed1fc8740cf62cdf43630bca">06294</a> <span class="preprocessor">#define TC1_CCBINTLVL0_bp  2  </span><span class="comment">/* Compare or Capture B Interrupt Level bit 0 position. */</span>
<a name="l06295"></a><a class="code" href="iox128a1_8h.html#a1b2738458202c798f019e9e93651304f">06295</a> <span class="preprocessor">#define TC1_CCBINTLVL1_bm  (1&lt;&lt;3)  </span><span class="comment">/* Compare or Capture B Interrupt Level bit 1 mask. */</span>
<a name="l06296"></a><a class="code" href="iox128a1_8h.html#a5c951bdfa79dd0b1e339a93910ef011f">06296</a> <span class="preprocessor">#define TC1_CCBINTLVL1_bp  3  </span><span class="comment">/* Compare or Capture B Interrupt Level bit 1 position. */</span>
<a name="l06297"></a>06297 
<a name="l06298"></a><a class="code" href="iox128a1_8h.html#abb364edcfe128423519018784f03c7cb">06298</a> <span class="preprocessor">#define TC1_CCAINTLVL_gm  0x03  </span><span class="comment">/* Compare or Capture A Interrupt Level group mask. */</span>
<a name="l06299"></a><a class="code" href="iox128a1_8h.html#a239e8ba518b61ab5db4cbbfe780e1ab8">06299</a> <span class="preprocessor">#define TC1_CCAINTLVL_gp  0  </span><span class="comment">/* Compare or Capture A Interrupt Level group position. */</span>
<a name="l06300"></a><a class="code" href="iox128a1_8h.html#afd030df96635c7569352874f955d2fef">06300</a> <span class="preprocessor">#define TC1_CCAINTLVL0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Compare or Capture A Interrupt Level bit 0 mask. */</span>
<a name="l06301"></a><a class="code" href="iox128a1_8h.html#a8d6bcaf02fa2e7d1a14b51e06065c8e9">06301</a> <span class="preprocessor">#define TC1_CCAINTLVL0_bp  0  </span><span class="comment">/* Compare or Capture A Interrupt Level bit 0 position. */</span>
<a name="l06302"></a><a class="code" href="iox128a1_8h.html#a126d4e5c5cb8c6501e4c4caa38444387">06302</a> <span class="preprocessor">#define TC1_CCAINTLVL1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Compare or Capture A Interrupt Level bit 1 mask. */</span>
<a name="l06303"></a><a class="code" href="iox128a1_8h.html#aa888745e0b94ba0a5a85ba3a6bae60b8">06303</a> <span class="preprocessor">#define TC1_CCAINTLVL1_bp  1  </span><span class="comment">/* Compare or Capture A Interrupt Level bit 1 position. */</span>
<a name="l06304"></a>06304 
<a name="l06305"></a>06305 
<a name="l06306"></a>06306 <span class="comment">/* TC1.CTRLFCLR  bit masks and bit positions */</span>
<a name="l06307"></a><a class="code" href="iox128a1_8h.html#a25fdd10ee18f7765e02cbc6fec38f369">06307</a> <span class="preprocessor">#define TC1_CMD_gm  0x0C  </span><span class="comment">/* Command group mask. */</span>
<a name="l06308"></a><a class="code" href="iox128a1_8h.html#afaa625adb383fc2f37c25b0d5eadedfc">06308</a> <span class="preprocessor">#define TC1_CMD_gp  2  </span><span class="comment">/* Command group position. */</span>
<a name="l06309"></a><a class="code" href="iox128a1_8h.html#a9c2c82b4256b8b3218c7dcb0cc976afd">06309</a> <span class="preprocessor">#define TC1_CMD0_bm  (1&lt;&lt;2)  </span><span class="comment">/* Command bit 0 mask. */</span>
<a name="l06310"></a><a class="code" href="iox128a1_8h.html#a8030713559d859fad992e2d71c869d0c">06310</a> <span class="preprocessor">#define TC1_CMD0_bp  2  </span><span class="comment">/* Command bit 0 position. */</span>
<a name="l06311"></a><a class="code" href="iox128a1_8h.html#a8f9ec89e432bf6808ecb80a3e02ee39e">06311</a> <span class="preprocessor">#define TC1_CMD1_bm  (1&lt;&lt;3)  </span><span class="comment">/* Command bit 1 mask. */</span>
<a name="l06312"></a><a class="code" href="iox128a1_8h.html#a2db24c53da13ff8caee419c864085435">06312</a> <span class="preprocessor">#define TC1_CMD1_bp  3  </span><span class="comment">/* Command bit 1 position. */</span>
<a name="l06313"></a>06313 
<a name="l06314"></a><a class="code" href="iox128a1_8h.html#a3b9ee76d1deb972bf57a1e17f1e42d58">06314</a> <span class="preprocessor">#define TC1_LUPD_bm  0x02  </span><span class="comment">/* Lock Update bit mask. */</span>
<a name="l06315"></a><a class="code" href="iox128a1_8h.html#aaa6924a25a0f5654914523772abeac92">06315</a> <span class="preprocessor">#define TC1_LUPD_bp  1  </span><span class="comment">/* Lock Update bit position. */</span>
<a name="l06316"></a>06316 
<a name="l06317"></a><a class="code" href="iox128a1_8h.html#ade7af26a9b0a491d259f157124210e5d">06317</a> <span class="preprocessor">#define TC1_DIR_bm  0x01  </span><span class="comment">/* Direction bit mask. */</span>
<a name="l06318"></a><a class="code" href="iox128a1_8h.html#a98215a6770429d28d31a8e7107216bd7">06318</a> <span class="preprocessor">#define TC1_DIR_bp  0  </span><span class="comment">/* Direction bit position. */</span>
<a name="l06319"></a>06319 
<a name="l06320"></a>06320 
<a name="l06321"></a>06321 <span class="comment">/* TC1.CTRLFSET  bit masks and bit positions */</span>
<a name="l06322"></a>06322 <span class="comment">/* TC1_CMD_gm  Predefined. */</span>
<a name="l06323"></a>06323 <span class="comment">/* TC1_CMD_gp  Predefined. */</span>
<a name="l06324"></a>06324 <span class="comment">/* TC1_CMD0_bm  Predefined. */</span>
<a name="l06325"></a>06325 <span class="comment">/* TC1_CMD0_bp  Predefined. */</span>
<a name="l06326"></a>06326 <span class="comment">/* TC1_CMD1_bm  Predefined. */</span>
<a name="l06327"></a>06327 <span class="comment">/* TC1_CMD1_bp  Predefined. */</span>
<a name="l06328"></a>06328 
<a name="l06329"></a>06329 <span class="comment">/* TC1_LUPD_bm  Predefined. */</span>
<a name="l06330"></a>06330 <span class="comment">/* TC1_LUPD_bp  Predefined. */</span>
<a name="l06331"></a>06331 
<a name="l06332"></a>06332 <span class="comment">/* TC1_DIR_bm  Predefined. */</span>
<a name="l06333"></a>06333 <span class="comment">/* TC1_DIR_bp  Predefined. */</span>
<a name="l06334"></a>06334 
<a name="l06335"></a>06335 
<a name="l06336"></a>06336 <span class="comment">/* TC1.CTRLGCLR  bit masks and bit positions */</span>
<a name="l06337"></a><a class="code" href="iox128a1_8h.html#a39d6e34960b0579e084c81741b53fc44">06337</a> <span class="preprocessor">#define TC1_CCBBV_bm  0x04  </span><span class="comment">/* Compare or Capture B Buffer Valid bit mask. */</span>
<a name="l06338"></a><a class="code" href="iox128a1_8h.html#a27b61342d1a3496a0a7e6b57910d0af8">06338</a> <span class="preprocessor">#define TC1_CCBBV_bp  2  </span><span class="comment">/* Compare or Capture B Buffer Valid bit position. */</span>
<a name="l06339"></a>06339 
<a name="l06340"></a><a class="code" href="iox128a1_8h.html#a222b347619dedc838ba54e61c7916c03">06340</a> <span class="preprocessor">#define TC1_CCABV_bm  0x02  </span><span class="comment">/* Compare or Capture A Buffer Valid bit mask. */</span>
<a name="l06341"></a><a class="code" href="iox128a1_8h.html#a8b865d3670adc6c9387986b3e20dd7ff">06341</a> <span class="preprocessor">#define TC1_CCABV_bp  1  </span><span class="comment">/* Compare or Capture A Buffer Valid bit position. */</span>
<a name="l06342"></a>06342 
<a name="l06343"></a><a class="code" href="iox128a1_8h.html#ae5c3a551b705454a77971fa33e075724">06343</a> <span class="preprocessor">#define TC1_PERBV_bm  0x01  </span><span class="comment">/* Period Buffer Valid bit mask. */</span>
<a name="l06344"></a><a class="code" href="iox128a1_8h.html#ae7094f83d30850824dfda21e43618ed3">06344</a> <span class="preprocessor">#define TC1_PERBV_bp  0  </span><span class="comment">/* Period Buffer Valid bit position. */</span>
<a name="l06345"></a>06345 
<a name="l06346"></a>06346 
<a name="l06347"></a>06347 <span class="comment">/* TC1.CTRLGSET  bit masks and bit positions */</span>
<a name="l06348"></a>06348 <span class="comment">/* TC1_CCBBV_bm  Predefined. */</span>
<a name="l06349"></a>06349 <span class="comment">/* TC1_CCBBV_bp  Predefined. */</span>
<a name="l06350"></a>06350 
<a name="l06351"></a>06351 <span class="comment">/* TC1_CCABV_bm  Predefined. */</span>
<a name="l06352"></a>06352 <span class="comment">/* TC1_CCABV_bp  Predefined. */</span>
<a name="l06353"></a>06353 
<a name="l06354"></a>06354 <span class="comment">/* TC1_PERBV_bm  Predefined. */</span>
<a name="l06355"></a>06355 <span class="comment">/* TC1_PERBV_bp  Predefined. */</span>
<a name="l06356"></a>06356 
<a name="l06357"></a>06357 
<a name="l06358"></a>06358 <span class="comment">/* TC1.INTFLAGS  bit masks and bit positions */</span>
<a name="l06359"></a><a class="code" href="iox128a1_8h.html#ae6ef7789f8728cf70b1d8a0abfe344bc">06359</a> <span class="preprocessor">#define TC1_CCBIF_bm  0x20  </span><span class="comment">/* Compare or Capture B Interrupt Flag bit mask. */</span>
<a name="l06360"></a><a class="code" href="iox128a1_8h.html#ad91ccdecf0d2f2d885bc08b0c3a2556e">06360</a> <span class="preprocessor">#define TC1_CCBIF_bp  5  </span><span class="comment">/* Compare or Capture B Interrupt Flag bit position. */</span>
<a name="l06361"></a>06361 
<a name="l06362"></a><a class="code" href="iox128a1_8h.html#aae6916da2ebdb3264703ff1e95bd1d3a">06362</a> <span class="preprocessor">#define TC1_CCAIF_bm  0x10  </span><span class="comment">/* Compare or Capture A Interrupt Flag bit mask. */</span>
<a name="l06363"></a><a class="code" href="iox128a1_8h.html#adb5fb325acd63a86551a50dc7552d794">06363</a> <span class="preprocessor">#define TC1_CCAIF_bp  4  </span><span class="comment">/* Compare or Capture A Interrupt Flag bit position. */</span>
<a name="l06364"></a>06364 
<a name="l06365"></a><a class="code" href="iox128a1_8h.html#adfab76989229db487d32d6355ad74667">06365</a> <span class="preprocessor">#define TC1_ERRIF_bm  0x02  </span><span class="comment">/* Error Interrupt Flag bit mask. */</span>
<a name="l06366"></a><a class="code" href="iox128a1_8h.html#a62bb4709cf6a2118798ca83d66d9e25c">06366</a> <span class="preprocessor">#define TC1_ERRIF_bp  1  </span><span class="comment">/* Error Interrupt Flag bit position. */</span>
<a name="l06367"></a>06367 
<a name="l06368"></a><a class="code" href="iox128a1_8h.html#a0c282d5b53a63bbf4cbf361ebb905fa1">06368</a> <span class="preprocessor">#define TC1_OVFIF_bm  0x01  </span><span class="comment">/* Overflow Interrupt Flag bit mask. */</span>
<a name="l06369"></a><a class="code" href="iox128a1_8h.html#a97decc65cee2fad8764f85cf82e65e91">06369</a> <span class="preprocessor">#define TC1_OVFIF_bp  0  </span><span class="comment">/* Overflow Interrupt Flag bit position. */</span>
<a name="l06370"></a>06370 
<a name="l06371"></a>06371 
<a name="l06372"></a>06372 <span class="comment">/* AWEX.CTRL  bit masks and bit positions */</span>
<a name="l06373"></a><a class="code" href="iox128a1_8h.html#a000f5c1c94a13a49e9db63c27a74c06e">06373</a> <span class="preprocessor">#define AWEX_PGM_bm  0x20  </span><span class="comment">/* Pattern Generation Mode bit mask. */</span>
<a name="l06374"></a><a class="code" href="iox128a1_8h.html#a646f2c8362875ce0c52669ce0dbf1718">06374</a> <span class="preprocessor">#define AWEX_PGM_bp  5  </span><span class="comment">/* Pattern Generation Mode bit position. */</span>
<a name="l06375"></a>06375 
<a name="l06376"></a><a class="code" href="iox128a1_8h.html#ae0366a7042b16791e3445da136ad1660">06376</a> <span class="preprocessor">#define AWEX_CWCM_bm  0x10  </span><span class="comment">/* Common Waveform Channel Mode bit mask. */</span>
<a name="l06377"></a><a class="code" href="iox128a1_8h.html#aaebd29983c829c8974c3dab332f6e923">06377</a> <span class="preprocessor">#define AWEX_CWCM_bp  4  </span><span class="comment">/* Common Waveform Channel Mode bit position. */</span>
<a name="l06378"></a>06378 
<a name="l06379"></a><a class="code" href="iox128a1_8h.html#a40c42818c18d044f8614825ad5deb054">06379</a> <span class="preprocessor">#define AWEX_DTICCDEN_bm  0x08  </span><span class="comment">/* Dead Time Insertion Compare Channel D Enable bit mask. */</span>
<a name="l06380"></a><a class="code" href="iox128a1_8h.html#ac626b77fa2201a3e42cdaaa5420e3f87">06380</a> <span class="preprocessor">#define AWEX_DTICCDEN_bp  3  </span><span class="comment">/* Dead Time Insertion Compare Channel D Enable bit position. */</span>
<a name="l06381"></a>06381 
<a name="l06382"></a><a class="code" href="iox128a1_8h.html#ac1b5745a9bd40ea5da5e762e115633a5">06382</a> <span class="preprocessor">#define AWEX_DTICCCEN_bm  0x04  </span><span class="comment">/* Dead Time Insertion Compare Channel C Enable bit mask. */</span>
<a name="l06383"></a><a class="code" href="iox128a1_8h.html#a860bb3ad691e5d772dd07361bc3af13e">06383</a> <span class="preprocessor">#define AWEX_DTICCCEN_bp  2  </span><span class="comment">/* Dead Time Insertion Compare Channel C Enable bit position. */</span>
<a name="l06384"></a>06384 
<a name="l06385"></a><a class="code" href="iox128a1_8h.html#a8f2deaeb5e687b3321fd89d65fb7f79f">06385</a> <span class="preprocessor">#define AWEX_DTICCBEN_bm  0x02  </span><span class="comment">/* Dead Time Insertion Compare Channel B Enable bit mask. */</span>
<a name="l06386"></a><a class="code" href="iox128a1_8h.html#a956fbcda876a9d4bcbd9ec85d8b01804">06386</a> <span class="preprocessor">#define AWEX_DTICCBEN_bp  1  </span><span class="comment">/* Dead Time Insertion Compare Channel B Enable bit position. */</span>
<a name="l06387"></a>06387 
<a name="l06388"></a><a class="code" href="iox128a1_8h.html#a9304bf1d649e113cffd2456548c9d318">06388</a> <span class="preprocessor">#define AWEX_DTICCAEN_bm  0x01  </span><span class="comment">/* Dead Time Insertion Compare Channel A Enable bit mask. */</span>
<a name="l06389"></a><a class="code" href="iox128a1_8h.html#ab79b7420a276d41c41e1f065ab842a1e">06389</a> <span class="preprocessor">#define AWEX_DTICCAEN_bp  0  </span><span class="comment">/* Dead Time Insertion Compare Channel A Enable bit position. */</span>
<a name="l06390"></a>06390 
<a name="l06391"></a>06391 
<a name="l06392"></a>06392 <span class="comment">/* AWEX.FDCTRL  bit masks and bit positions */</span>
<a name="l06393"></a><a class="code" href="iox128a1_8h.html#a3892d0d7eba91301b52feb0e0ce07bfe">06393</a> <span class="preprocessor">#define AWEX_FDDBD_bm  0x10  </span><span class="comment">/* Fault Detect on Disable Break Disable bit mask. */</span>
<a name="l06394"></a><a class="code" href="iox128a1_8h.html#acc3a9e4c2727a43f0c4006045f0bb3bb">06394</a> <span class="preprocessor">#define AWEX_FDDBD_bp  4  </span><span class="comment">/* Fault Detect on Disable Break Disable bit position. */</span>
<a name="l06395"></a>06395 
<a name="l06396"></a><a class="code" href="iox128a1_8h.html#ade6485ebf00baedd7c3155623e76f275">06396</a> <span class="preprocessor">#define AWEX_FDMODE_bm  0x04  </span><span class="comment">/* Fault Detect Mode bit mask. */</span>
<a name="l06397"></a><a class="code" href="iox128a1_8h.html#ac0d9760fbedc10fce755f38219f33597">06397</a> <span class="preprocessor">#define AWEX_FDMODE_bp  2  </span><span class="comment">/* Fault Detect Mode bit position. */</span>
<a name="l06398"></a>06398 
<a name="l06399"></a><a class="code" href="iox128a1_8h.html#a8666c1963d1a6eceebf8989fe366f25a">06399</a> <span class="preprocessor">#define AWEX_FDACT_gm  0x03  </span><span class="comment">/* Fault Detect Action group mask. */</span>
<a name="l06400"></a><a class="code" href="iox128a1_8h.html#a45c2decc14b6b54785773217b17f0e2d">06400</a> <span class="preprocessor">#define AWEX_FDACT_gp  0  </span><span class="comment">/* Fault Detect Action group position. */</span>
<a name="l06401"></a><a class="code" href="iox128a1_8h.html#a0b10776bc209bb78b9ae47d8809e83fb">06401</a> <span class="preprocessor">#define AWEX_FDACT0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Fault Detect Action bit 0 mask. */</span>
<a name="l06402"></a><a class="code" href="iox128a1_8h.html#ab39e02c2e8fc1bfb67f7b65f6a161f96">06402</a> <span class="preprocessor">#define AWEX_FDACT0_bp  0  </span><span class="comment">/* Fault Detect Action bit 0 position. */</span>
<a name="l06403"></a><a class="code" href="iox128a1_8h.html#a6c58f41210db4f25e22414daf6d8bd72">06403</a> <span class="preprocessor">#define AWEX_FDACT1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Fault Detect Action bit 1 mask. */</span>
<a name="l06404"></a><a class="code" href="iox128a1_8h.html#a5c58951229c2e21536ada3754c6a89fc">06404</a> <span class="preprocessor">#define AWEX_FDACT1_bp  1  </span><span class="comment">/* Fault Detect Action bit 1 position. */</span>
<a name="l06405"></a>06405 
<a name="l06406"></a>06406 
<a name="l06407"></a>06407 <span class="comment">/* AWEX.STATUS  bit masks and bit positions */</span>
<a name="l06408"></a><a class="code" href="iox128a1_8h.html#aa77fa9863e9e7e893cbadbcbcf4f9d1a">06408</a> <span class="preprocessor">#define AWEX_FDF_bm  0x04  </span><span class="comment">/* Fault Detect Flag bit mask. */</span>
<a name="l06409"></a><a class="code" href="iox128a1_8h.html#a1c9e88c73e4db99763701e93e95b6ed6">06409</a> <span class="preprocessor">#define AWEX_FDF_bp  2  </span><span class="comment">/* Fault Detect Flag bit position. */</span>
<a name="l06410"></a>06410 
<a name="l06411"></a><a class="code" href="iox128a1_8h.html#afcf005384ae25c56d5eee4e84adc486e">06411</a> <span class="preprocessor">#define AWEX_DTHSBUFV_bm  0x02  </span><span class="comment">/* Dead Time High Side Buffer Valid bit mask. */</span>
<a name="l06412"></a><a class="code" href="iox128a1_8h.html#a74da04d014f6f7b771bb95b22b82b27e">06412</a> <span class="preprocessor">#define AWEX_DTHSBUFV_bp  1  </span><span class="comment">/* Dead Time High Side Buffer Valid bit position. */</span>
<a name="l06413"></a>06413 
<a name="l06414"></a><a class="code" href="iox128a1_8h.html#a34ce5c24f9ea640ce0d6d93e4f831f0d">06414</a> <span class="preprocessor">#define AWEX_DTLSBUFV_bm  0x01  </span><span class="comment">/* Dead Time Low Side Buffer Valid bit mask. */</span>
<a name="l06415"></a><a class="code" href="iox128a1_8h.html#a85d7b400088ff4c2dc0b21a0f4082180">06415</a> <span class="preprocessor">#define AWEX_DTLSBUFV_bp  0  </span><span class="comment">/* Dead Time Low Side Buffer Valid bit position. */</span>
<a name="l06416"></a>06416 
<a name="l06417"></a>06417 
<a name="l06418"></a>06418 <span class="comment">/* HIRES.CTRLA  bit masks and bit positions */</span>
<a name="l06419"></a><a class="code" href="iox128a1_8h.html#a022816a8ae724bb887ca08ebecab9660">06419</a> <span class="preprocessor">#define HIRES_HREN_gm  0x03  </span><span class="comment">/* High Resolution Enable group mask. */</span>
<a name="l06420"></a><a class="code" href="iox128a1_8h.html#aa75a32794da1d0cf627b7735b6008f4c">06420</a> <span class="preprocessor">#define HIRES_HREN_gp  0  </span><span class="comment">/* High Resolution Enable group position. */</span>
<a name="l06421"></a><a class="code" href="iox128a1_8h.html#aecbc0cb6441e8e294d6b40d21afe37e5">06421</a> <span class="preprocessor">#define HIRES_HREN0_bm  (1&lt;&lt;0)  </span><span class="comment">/* High Resolution Enable bit 0 mask. */</span>
<a name="l06422"></a><a class="code" href="iox128a1_8h.html#af0b93bb9c7f938adac7701997bd89802">06422</a> <span class="preprocessor">#define HIRES_HREN0_bp  0  </span><span class="comment">/* High Resolution Enable bit 0 position. */</span>
<a name="l06423"></a><a class="code" href="iox128a1_8h.html#aac7ee051d1781648cc1ed4535bc22f36">06423</a> <span class="preprocessor">#define HIRES_HREN1_bm  (1&lt;&lt;1)  </span><span class="comment">/* High Resolution Enable bit 1 mask. */</span>
<a name="l06424"></a><a class="code" href="iox128a1_8h.html#aa3eb33b5d90b419dad909cce40af5008">06424</a> <span class="preprocessor">#define HIRES_HREN1_bp  1  </span><span class="comment">/* High Resolution Enable bit 1 position. */</span>
<a name="l06425"></a>06425 
<a name="l06426"></a>06426 
<a name="l06427"></a>06427 <span class="comment">/* USART - Universal Asynchronous Receiver-Transmitter */</span>
<a name="l06428"></a>06428 <span class="comment">/* USART.STATUS  bit masks and bit positions */</span>
<a name="l06429"></a><a class="code" href="iox128a1_8h.html#ac8f76468dd9f80299c5696c06124afc6">06429</a> <span class="preprocessor">#define USART_RXCIF_bm  0x80  </span><span class="comment">/* Receive Interrupt Flag bit mask. */</span>
<a name="l06430"></a><a class="code" href="iox128a1_8h.html#ad0280707ac943a0f8c5a873d4ca65ed2">06430</a> <span class="preprocessor">#define USART_RXCIF_bp  7  </span><span class="comment">/* Receive Interrupt Flag bit position. */</span>
<a name="l06431"></a>06431 
<a name="l06432"></a><a class="code" href="iox128a1_8h.html#afb80642ddd4bb36b368b2e4ba18c7ee3">06432</a> <span class="preprocessor">#define USART_TXCIF_bm  0x40  </span><span class="comment">/* Transmit Interrupt Flag bit mask. */</span>
<a name="l06433"></a><a class="code" href="iox128a1_8h.html#a40c46bc12d359f94a7ba3d58f8174ae5">06433</a> <span class="preprocessor">#define USART_TXCIF_bp  6  </span><span class="comment">/* Transmit Interrupt Flag bit position. */</span>
<a name="l06434"></a>06434 
<a name="l06435"></a><a class="code" href="iox128a1_8h.html#a7fda17c1e4209eadb8b785f186bd012d">06435</a> <span class="preprocessor">#define USART_DREIF_bm  0x20  </span><span class="comment">/* Data Register Empty Flag bit mask. */</span>
<a name="l06436"></a><a class="code" href="iox128a1_8h.html#aabff351f437230aa952bbc860f2fe263">06436</a> <span class="preprocessor">#define USART_DREIF_bp  5  </span><span class="comment">/* Data Register Empty Flag bit position. */</span>
<a name="l06437"></a>06437 
<a name="l06438"></a><a class="code" href="iox128a1_8h.html#ab7e95519ebe33429c642f278883fa0c1">06438</a> <span class="preprocessor">#define USART_FERR_bm  0x10  </span><span class="comment">/* Frame Error bit mask. */</span>
<a name="l06439"></a><a class="code" href="iox128a1_8h.html#ac1590e046e1376200904aa87b8c733b4">06439</a> <span class="preprocessor">#define USART_FERR_bp  4  </span><span class="comment">/* Frame Error bit position. */</span>
<a name="l06440"></a>06440 
<a name="l06441"></a><a class="code" href="iox128a1_8h.html#a799d26a3e5eb112a966a2d5bd195eddd">06441</a> <span class="preprocessor">#define USART_BUFOVF_bm  0x08  </span><span class="comment">/* Buffer Overflow bit mask. */</span>
<a name="l06442"></a><a class="code" href="iox128a1_8h.html#af6077ce60c377dadb6d050d7efeb4197">06442</a> <span class="preprocessor">#define USART_BUFOVF_bp  3  </span><span class="comment">/* Buffer Overflow bit position. */</span>
<a name="l06443"></a>06443 
<a name="l06444"></a><a class="code" href="iox128a1_8h.html#abe7fefe202dbf89fc0257c8e557a1638">06444</a> <span class="preprocessor">#define USART_PERR_bm  0x04  </span><span class="comment">/* Parity Error bit mask. */</span>
<a name="l06445"></a><a class="code" href="iox128a1_8h.html#afc941b875ab4b1cd47592d5e493a3ffc">06445</a> <span class="preprocessor">#define USART_PERR_bp  2  </span><span class="comment">/* Parity Error bit position. */</span>
<a name="l06446"></a>06446 
<a name="l06447"></a><a class="code" href="iox128a1_8h.html#a51642fa1da611f55700eaa24f1382f4b">06447</a> <span class="preprocessor">#define USART_RXB8_bm  0x01  </span><span class="comment">/* Receive Bit 8 bit mask. */</span>
<a name="l06448"></a><a class="code" href="iox128a1_8h.html#acd60270df9cf352a890b39a58e529957">06448</a> <span class="preprocessor">#define USART_RXB8_bp  0  </span><span class="comment">/* Receive Bit 8 bit position. */</span>
<a name="l06449"></a>06449 
<a name="l06450"></a>06450 
<a name="l06451"></a>06451 <span class="comment">/* USART.CTRLA  bit masks and bit positions */</span>
<a name="l06452"></a><a class="code" href="iox128a1_8h.html#a0b48cd71c4006111b6bc951d70867005">06452</a> <span class="preprocessor">#define USART_RXCINTLVL_gm  0x30  </span><span class="comment">/* Receive Interrupt Level group mask. */</span>
<a name="l06453"></a><a class="code" href="iox128a1_8h.html#a2c74089a2c9f39a208575a3eee9766cd">06453</a> <span class="preprocessor">#define USART_RXCINTLVL_gp  4  </span><span class="comment">/* Receive Interrupt Level group position. */</span>
<a name="l06454"></a><a class="code" href="iox128a1_8h.html#a0662a17d183b374f1beb7783970adc1d">06454</a> <span class="preprocessor">#define USART_RXCINTLVL0_bm  (1&lt;&lt;4)  </span><span class="comment">/* Receive Interrupt Level bit 0 mask. */</span>
<a name="l06455"></a><a class="code" href="iox128a1_8h.html#a024c7178dd338311fc4b1ba949898fc2">06455</a> <span class="preprocessor">#define USART_RXCINTLVL0_bp  4  </span><span class="comment">/* Receive Interrupt Level bit 0 position. */</span>
<a name="l06456"></a><a class="code" href="iox128a1_8h.html#a135c3bd073b3c15fea68b1c585207cee">06456</a> <span class="preprocessor">#define USART_RXCINTLVL1_bm  (1&lt;&lt;5)  </span><span class="comment">/* Receive Interrupt Level bit 1 mask. */</span>
<a name="l06457"></a><a class="code" href="iox128a1_8h.html#a0a5ee4bdd8cb9aae573463d630d93001">06457</a> <span class="preprocessor">#define USART_RXCINTLVL1_bp  5  </span><span class="comment">/* Receive Interrupt Level bit 1 position. */</span>
<a name="l06458"></a>06458 
<a name="l06459"></a><a class="code" href="iox128a1_8h.html#af6f13f62902259590df98036b0ea12ff">06459</a> <span class="preprocessor">#define USART_TXCINTLVL_gm  0x0C  </span><span class="comment">/* Transmit Interrupt Level group mask. */</span>
<a name="l06460"></a><a class="code" href="iox128a1_8h.html#a910feae97191b6f6185847e71bd85a12">06460</a> <span class="preprocessor">#define USART_TXCINTLVL_gp  2  </span><span class="comment">/* Transmit Interrupt Level group position. */</span>
<a name="l06461"></a><a class="code" href="iox128a1_8h.html#aedacf904122b905429972ec947ba0d4e">06461</a> <span class="preprocessor">#define USART_TXCINTLVL0_bm  (1&lt;&lt;2)  </span><span class="comment">/* Transmit Interrupt Level bit 0 mask. */</span>
<a name="l06462"></a><a class="code" href="iox128a1_8h.html#a79897df2814d9bd9121528ac0e799744">06462</a> <span class="preprocessor">#define USART_TXCINTLVL0_bp  2  </span><span class="comment">/* Transmit Interrupt Level bit 0 position. */</span>
<a name="l06463"></a><a class="code" href="iox128a1_8h.html#a9f76149e124fd994bc65ad1860c3f13c">06463</a> <span class="preprocessor">#define USART_TXCINTLVL1_bm  (1&lt;&lt;3)  </span><span class="comment">/* Transmit Interrupt Level bit 1 mask. */</span>
<a name="l06464"></a><a class="code" href="iox128a1_8h.html#a0ae4461ee19bb35d020c2e3f0b85007e">06464</a> <span class="preprocessor">#define USART_TXCINTLVL1_bp  3  </span><span class="comment">/* Transmit Interrupt Level bit 1 position. */</span>
<a name="l06465"></a>06465 
<a name="l06466"></a><a class="code" href="iox128a1_8h.html#ad93e0bb88fad943a22bc94d604461f2e">06466</a> <span class="preprocessor">#define USART_DREINTLVL_gm  0x03  </span><span class="comment">/* Data Register Empty Interrupt Level group mask. */</span>
<a name="l06467"></a><a class="code" href="iox128a1_8h.html#a62327dfffa7e9e85f4257967cc1505a7">06467</a> <span class="preprocessor">#define USART_DREINTLVL_gp  0  </span><span class="comment">/* Data Register Empty Interrupt Level group position. */</span>
<a name="l06468"></a><a class="code" href="iox128a1_8h.html#a6b5302579bcceaf2fbf52f7e68466b7e">06468</a> <span class="preprocessor">#define USART_DREINTLVL0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Data Register Empty Interrupt Level bit 0 mask. */</span>
<a name="l06469"></a><a class="code" href="iox128a1_8h.html#a979fe59f036553f59b49eea41fb5fcbd">06469</a> <span class="preprocessor">#define USART_DREINTLVL0_bp  0  </span><span class="comment">/* Data Register Empty Interrupt Level bit 0 position. */</span>
<a name="l06470"></a><a class="code" href="iox128a1_8h.html#addcf5cb45b0afa4b8c9006b5791ad842">06470</a> <span class="preprocessor">#define USART_DREINTLVL1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Data Register Empty Interrupt Level bit 1 mask. */</span>
<a name="l06471"></a><a class="code" href="iox128a1_8h.html#a5930f532a8d6b47e2f4ab22f0633274c">06471</a> <span class="preprocessor">#define USART_DREINTLVL1_bp  1  </span><span class="comment">/* Data Register Empty Interrupt Level bit 1 position. */</span>
<a name="l06472"></a>06472 
<a name="l06473"></a>06473 
<a name="l06474"></a>06474 <span class="comment">/* USART.CTRLB  bit masks and bit positions */</span>
<a name="l06475"></a><a class="code" href="iox128a1_8h.html#ad4d82f16a309d6d80891487e173a434f">06475</a> <span class="preprocessor">#define USART_RXEN_bm  0x10  </span><span class="comment">/* Receiver Enable bit mask. */</span>
<a name="l06476"></a><a class="code" href="iox128a1_8h.html#a0895a9789e5fac21731ab0832f0207a5">06476</a> <span class="preprocessor">#define USART_RXEN_bp  4  </span><span class="comment">/* Receiver Enable bit position. */</span>
<a name="l06477"></a>06477 
<a name="l06478"></a><a class="code" href="iox128a1_8h.html#a322eb72937cbceb8467f0d6551686f93">06478</a> <span class="preprocessor">#define USART_TXEN_bm  0x08  </span><span class="comment">/* Transmitter Enable bit mask. */</span>
<a name="l06479"></a><a class="code" href="iox128a1_8h.html#a7035db7dd5f630874d614af581a3cf08">06479</a> <span class="preprocessor">#define USART_TXEN_bp  3  </span><span class="comment">/* Transmitter Enable bit position. */</span>
<a name="l06480"></a>06480 
<a name="l06481"></a><a class="code" href="iox128a1_8h.html#a6ecbbfceb9438d5b22de3138e251f6c6">06481</a> <span class="preprocessor">#define USART_CLK2X_bm  0x04  </span><span class="comment">/* Double transmission speed bit mask. */</span>
<a name="l06482"></a><a class="code" href="iox128a1_8h.html#ae7dfd1fc919a215949d0578c153bcd9a">06482</a> <span class="preprocessor">#define USART_CLK2X_bp  2  </span><span class="comment">/* Double transmission speed bit position. */</span>
<a name="l06483"></a>06483 
<a name="l06484"></a><a class="code" href="iox128a1_8h.html#a58becc20b75f2a0433743d5915f1ac6f">06484</a> <span class="preprocessor">#define USART_MPCM_bm  0x02  </span><span class="comment">/* Multi-processor Communication Mode bit mask. */</span>
<a name="l06485"></a><a class="code" href="iox128a1_8h.html#a70eb523f1deaf82f8fe7df5960518b69">06485</a> <span class="preprocessor">#define USART_MPCM_bp  1  </span><span class="comment">/* Multi-processor Communication Mode bit position. */</span>
<a name="l06486"></a>06486 
<a name="l06487"></a><a class="code" href="iox128a1_8h.html#a5623a543c8ca89b4a59bfa3a5ac80577">06487</a> <span class="preprocessor">#define USART_TXB8_bm  0x01  </span><span class="comment">/* Transmit bit 8 bit mask. */</span>
<a name="l06488"></a><a class="code" href="iox128a1_8h.html#a8b22612bd85d477f7ee48a380d99257f">06488</a> <span class="preprocessor">#define USART_TXB8_bp  0  </span><span class="comment">/* Transmit bit 8 bit position. */</span>
<a name="l06489"></a>06489 
<a name="l06490"></a>06490 
<a name="l06491"></a>06491 <span class="comment">/* USART.CTRLC  bit masks and bit positions */</span>
<a name="l06492"></a><a class="code" href="iox128a1_8h.html#aa73c42038743fe45519ff68141ba2906">06492</a> <span class="preprocessor">#define USART_CMODE_gm  0xC0  </span><span class="comment">/* Communication Mode group mask. */</span>
<a name="l06493"></a><a class="code" href="iox128a1_8h.html#a2f38275ed8cf84edb3202fd0cbb25816">06493</a> <span class="preprocessor">#define USART_CMODE_gp  6  </span><span class="comment">/* Communication Mode group position. */</span>
<a name="l06494"></a><a class="code" href="iox128a1_8h.html#a545655677499e69a4a9b87affd963261">06494</a> <span class="preprocessor">#define USART_CMODE0_bm  (1&lt;&lt;6)  </span><span class="comment">/* Communication Mode bit 0 mask. */</span>
<a name="l06495"></a><a class="code" href="iox128a1_8h.html#a7bebeaac467223de026180892baf9926">06495</a> <span class="preprocessor">#define USART_CMODE0_bp  6  </span><span class="comment">/* Communication Mode bit 0 position. */</span>
<a name="l06496"></a><a class="code" href="iox128a1_8h.html#a5d0d4a2c34c1af958ad94f984f284e32">06496</a> <span class="preprocessor">#define USART_CMODE1_bm  (1&lt;&lt;7)  </span><span class="comment">/* Communication Mode bit 1 mask. */</span>
<a name="l06497"></a><a class="code" href="iox128a1_8h.html#a7283aa2e339cb13e67d2733a1ff91ecf">06497</a> <span class="preprocessor">#define USART_CMODE1_bp  7  </span><span class="comment">/* Communication Mode bit 1 position. */</span>
<a name="l06498"></a>06498 
<a name="l06499"></a><a class="code" href="iox128a1_8h.html#ae6b57b924c06de21a2777dc6039c2aa9">06499</a> <span class="preprocessor">#define USART_PMODE_gm  0x30  </span><span class="comment">/* Parity Mode group mask. */</span>
<a name="l06500"></a><a class="code" href="iox128a1_8h.html#a1bfadac00258da7b79ecc4851b22f173">06500</a> <span class="preprocessor">#define USART_PMODE_gp  4  </span><span class="comment">/* Parity Mode group position. */</span>
<a name="l06501"></a><a class="code" href="iox128a1_8h.html#a5d3cad3dd11dcfaf683292109721a3bf">06501</a> <span class="preprocessor">#define USART_PMODE0_bm  (1&lt;&lt;4)  </span><span class="comment">/* Parity Mode bit 0 mask. */</span>
<a name="l06502"></a><a class="code" href="iox128a1_8h.html#af210b887b6bf7e29a3d5279b79806b4d">06502</a> <span class="preprocessor">#define USART_PMODE0_bp  4  </span><span class="comment">/* Parity Mode bit 0 position. */</span>
<a name="l06503"></a><a class="code" href="iox128a1_8h.html#a74d19f59ab346df71e6f48228cf937f2">06503</a> <span class="preprocessor">#define USART_PMODE1_bm  (1&lt;&lt;5)  </span><span class="comment">/* Parity Mode bit 1 mask. */</span>
<a name="l06504"></a><a class="code" href="iox128a1_8h.html#a9d60b48081847ff126c7fce3fc50e229">06504</a> <span class="preprocessor">#define USART_PMODE1_bp  5  </span><span class="comment">/* Parity Mode bit 1 position. */</span>
<a name="l06505"></a>06505 
<a name="l06506"></a><a class="code" href="iox128a1_8h.html#a9d02d978cb5682649e59722e2b01d509">06506</a> <span class="preprocessor">#define USART_SBMODE_bm  0x08  </span><span class="comment">/* Stop Bit Mode bit mask. */</span>
<a name="l06507"></a><a class="code" href="iox128a1_8h.html#a1cb9ea9c456fc601c5bd94c2e41f94f5">06507</a> <span class="preprocessor">#define USART_SBMODE_bp  3  </span><span class="comment">/* Stop Bit Mode bit position. */</span>
<a name="l06508"></a>06508 
<a name="l06509"></a><a class="code" href="iox128a1_8h.html#a9543e3230af584f8dcb6711233389fb3">06509</a> <span class="preprocessor">#define USART_CHSIZE_gm  0x07  </span><span class="comment">/* Character Size group mask. */</span>
<a name="l06510"></a><a class="code" href="iox128a1_8h.html#a10c90039cf26b350f98fb94e28a6a934">06510</a> <span class="preprocessor">#define USART_CHSIZE_gp  0  </span><span class="comment">/* Character Size group position. */</span>
<a name="l06511"></a><a class="code" href="iox128a1_8h.html#a044bc136b6a4efc7545e3791187f30d7">06511</a> <span class="preprocessor">#define USART_CHSIZE0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Character Size bit 0 mask. */</span>
<a name="l06512"></a><a class="code" href="iox128a1_8h.html#a5aab907471413dd8f6723529ec093725">06512</a> <span class="preprocessor">#define USART_CHSIZE0_bp  0  </span><span class="comment">/* Character Size bit 0 position. */</span>
<a name="l06513"></a><a class="code" href="iox128a1_8h.html#a362e7d710bdeb003e19af37dc2c8d7d3">06513</a> <span class="preprocessor">#define USART_CHSIZE1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Character Size bit 1 mask. */</span>
<a name="l06514"></a><a class="code" href="iox128a1_8h.html#a41d32e3b0874bdaca03f7b6a615740d9">06514</a> <span class="preprocessor">#define USART_CHSIZE1_bp  1  </span><span class="comment">/* Character Size bit 1 position. */</span>
<a name="l06515"></a><a class="code" href="iox128a1_8h.html#a45a4a314665f222076ae75623019d7d5">06515</a> <span class="preprocessor">#define USART_CHSIZE2_bm  (1&lt;&lt;2)  </span><span class="comment">/* Character Size bit 2 mask. */</span>
<a name="l06516"></a><a class="code" href="iox128a1_8h.html#a8b0908065e3246a87400096a602a45ef">06516</a> <span class="preprocessor">#define USART_CHSIZE2_bp  2  </span><span class="comment">/* Character Size bit 2 position. */</span>
<a name="l06517"></a>06517 
<a name="l06518"></a>06518 
<a name="l06519"></a>06519 <span class="comment">/* USART.BAUDCTRLA  bit masks and bit positions */</span>
<a name="l06520"></a><a class="code" href="iox128a1_8h.html#ab9faebbe346540d0a8805b1ff19e322b">06520</a> <span class="preprocessor">#define USART_BSEL_gm  0xFF  </span><span class="comment">/* Baud Rate Selection Bits [7:0] group mask. */</span>
<a name="l06521"></a><a class="code" href="iox128a1_8h.html#a0b36924a179767fb11928b9d13c79fbc">06521</a> <span class="preprocessor">#define USART_BSEL_gp  0  </span><span class="comment">/* Baud Rate Selection Bits [7:0] group position. */</span>
<a name="l06522"></a><a class="code" href="iox128a1_8h.html#a29d0338ea767ffd7846177f11e137305">06522</a> <span class="preprocessor">#define USART_BSEL0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Baud Rate Selection Bits [7:0] bit 0 mask. */</span>
<a name="l06523"></a><a class="code" href="iox128a1_8h.html#ab0bfbfdd9450ce2911aa5f02e87eaa16">06523</a> <span class="preprocessor">#define USART_BSEL0_bp  0  </span><span class="comment">/* Baud Rate Selection Bits [7:0] bit 0 position. */</span>
<a name="l06524"></a><a class="code" href="iox128a1_8h.html#ad8d99ac881cf54bf1532a405d787ceb4">06524</a> <span class="preprocessor">#define USART_BSEL1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Baud Rate Selection Bits [7:0] bit 1 mask. */</span>
<a name="l06525"></a><a class="code" href="iox128a1_8h.html#a05c9078142f99668072dbf419ea8147e">06525</a> <span class="preprocessor">#define USART_BSEL1_bp  1  </span><span class="comment">/* Baud Rate Selection Bits [7:0] bit 1 position. */</span>
<a name="l06526"></a><a class="code" href="iox128a1_8h.html#add1604a5838f3cf2146b1d0b83037322">06526</a> <span class="preprocessor">#define USART_BSEL2_bm  (1&lt;&lt;2)  </span><span class="comment">/* Baud Rate Selection Bits [7:0] bit 2 mask. */</span>
<a name="l06527"></a><a class="code" href="iox128a1_8h.html#abdb7f95b665cbed095e0b0a035e3d207">06527</a> <span class="preprocessor">#define USART_BSEL2_bp  2  </span><span class="comment">/* Baud Rate Selection Bits [7:0] bit 2 position. */</span>
<a name="l06528"></a><a class="code" href="iox128a1_8h.html#a62956af4aa25dd453b679a5b86a3aaad">06528</a> <span class="preprocessor">#define USART_BSEL3_bm  (1&lt;&lt;3)  </span><span class="comment">/* Baud Rate Selection Bits [7:0] bit 3 mask. */</span>
<a name="l06529"></a><a class="code" href="iox128a1_8h.html#af9b43dd4ed1b7172394951fd4caa72eb">06529</a> <span class="preprocessor">#define USART_BSEL3_bp  3  </span><span class="comment">/* Baud Rate Selection Bits [7:0] bit 3 position. */</span>
<a name="l06530"></a><a class="code" href="iox128a1_8h.html#a522e27b3060215bae91555647494e6f3">06530</a> <span class="preprocessor">#define USART_BSEL4_bm  (1&lt;&lt;4)  </span><span class="comment">/* Baud Rate Selection Bits [7:0] bit 4 mask. */</span>
<a name="l06531"></a><a class="code" href="iox128a1_8h.html#a3f5f9a71a8dafa0f6b8f5c39fb177bda">06531</a> <span class="preprocessor">#define USART_BSEL4_bp  4  </span><span class="comment">/* Baud Rate Selection Bits [7:0] bit 4 position. */</span>
<a name="l06532"></a><a class="code" href="iox128a1_8h.html#a16e798fcfd55a1f78ed121ccc24b852e">06532</a> <span class="preprocessor">#define USART_BSEL5_bm  (1&lt;&lt;5)  </span><span class="comment">/* Baud Rate Selection Bits [7:0] bit 5 mask. */</span>
<a name="l06533"></a><a class="code" href="iox128a1_8h.html#a86e40830b9dabe6a3098fa0f9b203616">06533</a> <span class="preprocessor">#define USART_BSEL5_bp  5  </span><span class="comment">/* Baud Rate Selection Bits [7:0] bit 5 position. */</span>
<a name="l06534"></a><a class="code" href="iox128a1_8h.html#a507680576585e772508bfe068041f673">06534</a> <span class="preprocessor">#define USART_BSEL6_bm  (1&lt;&lt;6)  </span><span class="comment">/* Baud Rate Selection Bits [7:0] bit 6 mask. */</span>
<a name="l06535"></a><a class="code" href="iox128a1_8h.html#a97d876f197cc4e2b8d379693c6847682">06535</a> <span class="preprocessor">#define USART_BSEL6_bp  6  </span><span class="comment">/* Baud Rate Selection Bits [7:0] bit 6 position. */</span>
<a name="l06536"></a><a class="code" href="iox128a1_8h.html#a8ca7b5b09ee857e6737e448472d162bc">06536</a> <span class="preprocessor">#define USART_BSEL7_bm  (1&lt;&lt;7)  </span><span class="comment">/* Baud Rate Selection Bits [7:0] bit 7 mask. */</span>
<a name="l06537"></a><a class="code" href="iox128a1_8h.html#a6e0ad37d0d51e85cc23ae1bad3cd610e">06537</a> <span class="preprocessor">#define USART_BSEL7_bp  7  </span><span class="comment">/* Baud Rate Selection Bits [7:0] bit 7 position. */</span>
<a name="l06538"></a>06538 
<a name="l06539"></a>06539 
<a name="l06540"></a>06540 <span class="comment">/* USART.BAUDCTRLB  bit masks and bit positions */</span>
<a name="l06541"></a><a class="code" href="iox128a1_8h.html#a8ce513c3b4fb89e701089ce62f534896">06541</a> <span class="preprocessor">#define USART_BSCALE_gm  0xF0  </span><span class="comment">/* Baud Rate Scale group mask. */</span>
<a name="l06542"></a><a class="code" href="iox128a1_8h.html#aa920ea0dbe19b34fec902eae3fc9d3cf">06542</a> <span class="preprocessor">#define USART_BSCALE_gp  4  </span><span class="comment">/* Baud Rate Scale group position. */</span>
<a name="l06543"></a><a class="code" href="iox128a1_8h.html#adc9b3fb3ba1ccde566533da5f27eb7f8">06543</a> <span class="preprocessor">#define USART_BSCALE0_bm  (1&lt;&lt;4)  </span><span class="comment">/* Baud Rate Scale bit 0 mask. */</span>
<a name="l06544"></a><a class="code" href="iox128a1_8h.html#a567e94a336275c7212f0713a8606f3ac">06544</a> <span class="preprocessor">#define USART_BSCALE0_bp  4  </span><span class="comment">/* Baud Rate Scale bit 0 position. */</span>
<a name="l06545"></a><a class="code" href="iox128a1_8h.html#a06dcc35cd64d92e7bd616fdd36c05e62">06545</a> <span class="preprocessor">#define USART_BSCALE1_bm  (1&lt;&lt;5)  </span><span class="comment">/* Baud Rate Scale bit 1 mask. */</span>
<a name="l06546"></a><a class="code" href="iox128a1_8h.html#a02cb27e31a5527c6d7d140818381b2ed">06546</a> <span class="preprocessor">#define USART_BSCALE1_bp  5  </span><span class="comment">/* Baud Rate Scale bit 1 position. */</span>
<a name="l06547"></a><a class="code" href="iox128a1_8h.html#a83feb8fadd48b378491f71cba2c8adc4">06547</a> <span class="preprocessor">#define USART_BSCALE2_bm  (1&lt;&lt;6)  </span><span class="comment">/* Baud Rate Scale bit 2 mask. */</span>
<a name="l06548"></a><a class="code" href="iox128a1_8h.html#a6905328295befba78788015869e85574">06548</a> <span class="preprocessor">#define USART_BSCALE2_bp  6  </span><span class="comment">/* Baud Rate Scale bit 2 position. */</span>
<a name="l06549"></a><a class="code" href="iox128a1_8h.html#a278c1e915aa120b2ba9cf0358cfd635d">06549</a> <span class="preprocessor">#define USART_BSCALE3_bm  (1&lt;&lt;7)  </span><span class="comment">/* Baud Rate Scale bit 3 mask. */</span>
<a name="l06550"></a><a class="code" href="iox128a1_8h.html#aa3c1598119bbbdc45993edbcea0590c5">06550</a> <span class="preprocessor">#define USART_BSCALE3_bp  7  </span><span class="comment">/* Baud Rate Scale bit 3 position. */</span>
<a name="l06551"></a>06551 
<a name="l06552"></a>06552 <span class="comment">/* USART_BSEL_gm  Predefined. */</span>
<a name="l06553"></a>06553 <span class="comment">/* USART_BSEL_gp  Predefined. */</span>
<a name="l06554"></a>06554 <span class="comment">/* USART_BSEL0_bm  Predefined. */</span>
<a name="l06555"></a>06555 <span class="comment">/* USART_BSEL0_bp  Predefined. */</span>
<a name="l06556"></a>06556 <span class="comment">/* USART_BSEL1_bm  Predefined. */</span>
<a name="l06557"></a>06557 <span class="comment">/* USART_BSEL1_bp  Predefined. */</span>
<a name="l06558"></a>06558 <span class="comment">/* USART_BSEL2_bm  Predefined. */</span>
<a name="l06559"></a>06559 <span class="comment">/* USART_BSEL2_bp  Predefined. */</span>
<a name="l06560"></a>06560 <span class="comment">/* USART_BSEL3_bm  Predefined. */</span>
<a name="l06561"></a>06561 <span class="comment">/* USART_BSEL3_bp  Predefined. */</span>
<a name="l06562"></a>06562 
<a name="l06563"></a>06563 
<a name="l06564"></a>06564 <span class="comment">/* SPI - Serial Peripheral Interface */</span>
<a name="l06565"></a>06565 <span class="comment">/* SPI.CTRL  bit masks and bit positions */</span>
<a name="l06566"></a><a class="code" href="iox128a1_8h.html#afcc7aff5ce3314af65179076010dbebf">06566</a> <span class="preprocessor">#define SPI_CLK2X_bm  0x80  </span><span class="comment">/* Enable Double Speed bit mask. */</span>
<a name="l06567"></a><a class="code" href="iox128a1_8h.html#a8d50b8cce1ce2d4ef4841a5a1e7704c0">06567</a> <span class="preprocessor">#define SPI_CLK2X_bp  7  </span><span class="comment">/* Enable Double Speed bit position. */</span>
<a name="l06568"></a>06568 
<a name="l06569"></a><a class="code" href="iox128a1_8h.html#af6b05ed51156695921e55bcb2ad092cf">06569</a> <span class="preprocessor">#define SPI_ENABLE_bm  0x40  </span><span class="comment">/* Enable Module bit mask. */</span>
<a name="l06570"></a><a class="code" href="iox128a1_8h.html#a17bc36d3c9cf51a48379fc2a356d3ea6">06570</a> <span class="preprocessor">#define SPI_ENABLE_bp  6  </span><span class="comment">/* Enable Module bit position. */</span>
<a name="l06571"></a>06571 
<a name="l06572"></a><a class="code" href="iox128a1_8h.html#ae23e7bed271ad66ba4415c7e1e364acf">06572</a> <span class="preprocessor">#define SPI_DORD_bm  0x20  </span><span class="comment">/* Data Order Setting bit mask. */</span>
<a name="l06573"></a><a class="code" href="iox128a1_8h.html#aafa704287a310ba98c0d4eff876b6cf2">06573</a> <span class="preprocessor">#define SPI_DORD_bp  5  </span><span class="comment">/* Data Order Setting bit position. */</span>
<a name="l06574"></a>06574 
<a name="l06575"></a><a class="code" href="iox128a1_8h.html#ab8de31d13ea4bc764fb3b52942b996cf">06575</a> <span class="preprocessor">#define SPI_MASTER_bm  0x10  </span><span class="comment">/* Master Operation Enable bit mask. */</span>
<a name="l06576"></a><a class="code" href="iox128a1_8h.html#ae8d628e67752141ea9e01023c6402eca">06576</a> <span class="preprocessor">#define SPI_MASTER_bp  4  </span><span class="comment">/* Master Operation Enable bit position. */</span>
<a name="l06577"></a>06577 
<a name="l06578"></a><a class="code" href="iox128a1_8h.html#a5a0a3b8174d70dae1c74ade550fa68ce">06578</a> <span class="preprocessor">#define SPI_MODE_gm  0x0C  </span><span class="comment">/* SPI Mode group mask. */</span>
<a name="l06579"></a><a class="code" href="iox128a1_8h.html#ae255304992c33efe68f11518d48ffaea">06579</a> <span class="preprocessor">#define SPI_MODE_gp  2  </span><span class="comment">/* SPI Mode group position. */</span>
<a name="l06580"></a><a class="code" href="iox128a1_8h.html#af33523209e8964055a95d2b61e35ae20">06580</a> <span class="preprocessor">#define SPI_MODE0_bm  (1&lt;&lt;2)  </span><span class="comment">/* SPI Mode bit 0 mask. */</span>
<a name="l06581"></a><a class="code" href="iox128a1_8h.html#a1e441a12411a1694b05b8df47716049f">06581</a> <span class="preprocessor">#define SPI_MODE0_bp  2  </span><span class="comment">/* SPI Mode bit 0 position. */</span>
<a name="l06582"></a><a class="code" href="iox128a1_8h.html#ac715f37c3f2769ef907f540487c01adf">06582</a> <span class="preprocessor">#define SPI_MODE1_bm  (1&lt;&lt;3)  </span><span class="comment">/* SPI Mode bit 1 mask. */</span>
<a name="l06583"></a><a class="code" href="iox128a1_8h.html#a24decfc3d6f4e89e68c208db7ad48989">06583</a> <span class="preprocessor">#define SPI_MODE1_bp  3  </span><span class="comment">/* SPI Mode bit 1 position. */</span>
<a name="l06584"></a>06584 
<a name="l06585"></a><a class="code" href="iox128a1_8h.html#a0f14eb4f218f7cc66c2e25445f320d2c">06585</a> <span class="preprocessor">#define SPI_PRESCALER_gm  0x03  </span><span class="comment">/* Prescaler group mask. */</span>
<a name="l06586"></a><a class="code" href="iox128a1_8h.html#a88d0628ba9583ad1b7d41851a8db7f56">06586</a> <span class="preprocessor">#define SPI_PRESCALER_gp  0  </span><span class="comment">/* Prescaler group position. */</span>
<a name="l06587"></a><a class="code" href="iox128a1_8h.html#aaa0a8380d994febee1fcdc3b55013eaa">06587</a> <span class="preprocessor">#define SPI_PRESCALER0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Prescaler bit 0 mask. */</span>
<a name="l06588"></a><a class="code" href="iox128a1_8h.html#a0047a6ac9bcf16d35c339fa53d32743d">06588</a> <span class="preprocessor">#define SPI_PRESCALER0_bp  0  </span><span class="comment">/* Prescaler bit 0 position. */</span>
<a name="l06589"></a><a class="code" href="iox128a1_8h.html#a4d2bebf855d44c6d0e9f61a254138b77">06589</a> <span class="preprocessor">#define SPI_PRESCALER1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Prescaler bit 1 mask. */</span>
<a name="l06590"></a><a class="code" href="iox128a1_8h.html#a7564123165df2b300b217c9d54befdf8">06590</a> <span class="preprocessor">#define SPI_PRESCALER1_bp  1  </span><span class="comment">/* Prescaler bit 1 position. */</span>
<a name="l06591"></a>06591 
<a name="l06592"></a>06592 
<a name="l06593"></a>06593 <span class="comment">/* SPI.INTCTRL  bit masks and bit positions */</span>
<a name="l06594"></a><a class="code" href="iox128a1_8h.html#a114f11160ece15dff4165f9b92f37073">06594</a> <span class="preprocessor">#define SPI_INTLVL_gm  0x03  </span><span class="comment">/* Interrupt level group mask. */</span>
<a name="l06595"></a><a class="code" href="iox128a1_8h.html#a28fb66dd2f73f4d8ba310930c4ca04e9">06595</a> <span class="preprocessor">#define SPI_INTLVL_gp  0  </span><span class="comment">/* Interrupt level group position. */</span>
<a name="l06596"></a><a class="code" href="iox128a1_8h.html#af18eeb51f74e38199441d11fab4d2380">06596</a> <span class="preprocessor">#define SPI_INTLVL0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Interrupt level bit 0 mask. */</span>
<a name="l06597"></a><a class="code" href="iox128a1_8h.html#a91aa55b64d4095a1137d3c22a6f71901">06597</a> <span class="preprocessor">#define SPI_INTLVL0_bp  0  </span><span class="comment">/* Interrupt level bit 0 position. */</span>
<a name="l06598"></a><a class="code" href="iox128a1_8h.html#a9a66469945e0f5364cf9b06faace6760">06598</a> <span class="preprocessor">#define SPI_INTLVL1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Interrupt level bit 1 mask. */</span>
<a name="l06599"></a><a class="code" href="iox128a1_8h.html#ade4ed200cf1d346eef3faaf0769af2a0">06599</a> <span class="preprocessor">#define SPI_INTLVL1_bp  1  </span><span class="comment">/* Interrupt level bit 1 position. */</span>
<a name="l06600"></a>06600 
<a name="l06601"></a>06601 
<a name="l06602"></a>06602 <span class="comment">/* SPI.STATUS  bit masks and bit positions */</span>
<a name="l06603"></a><a class="code" href="iox128a1_8h.html#ad7edf925fb386c85e11a8e580fd0d0d0">06603</a> <span class="preprocessor">#define SPI_IF_bm  0x80  </span><span class="comment">/* Interrupt Flag bit mask. */</span>
<a name="l06604"></a><a class="code" href="iox128a1_8h.html#a1394039c8ceaca24614544bfdf485415">06604</a> <span class="preprocessor">#define SPI_IF_bp  7  </span><span class="comment">/* Interrupt Flag bit position. */</span>
<a name="l06605"></a>06605 
<a name="l06606"></a><a class="code" href="iox128a1_8h.html#a2ae3b8bc361dd3a06c5f33a2acfd9268">06606</a> <span class="preprocessor">#define SPI_WRCOL_bm  0x40  </span><span class="comment">/* Write Collision bit mask. */</span>
<a name="l06607"></a><a class="code" href="iox128a1_8h.html#a089a14a3580cd20dc2506aefb67d74d4">06607</a> <span class="preprocessor">#define SPI_WRCOL_bp  6  </span><span class="comment">/* Write Collision bit position. */</span>
<a name="l06608"></a>06608 
<a name="l06609"></a>06609 
<a name="l06610"></a>06610 <span class="comment">/* IRCOM - IR Communication Module */</span>
<a name="l06611"></a>06611 <span class="comment">/* IRCOM.CTRL  bit masks and bit positions */</span>
<a name="l06612"></a><a class="code" href="iox128a1_8h.html#a5de3b9586a287b3e6948ebcfadfe99ec">06612</a> <span class="preprocessor">#define IRCOM_EVSEL_gm  0x0F  </span><span class="comment">/* Event Channel Select group mask. */</span>
<a name="l06613"></a><a class="code" href="iox128a1_8h.html#ab89e14d9aa4fd1900a5def9b08965f29">06613</a> <span class="preprocessor">#define IRCOM_EVSEL_gp  0  </span><span class="comment">/* Event Channel Select group position. */</span>
<a name="l06614"></a><a class="code" href="iox128a1_8h.html#a8a2f336fc435ea602ffce04465da30ff">06614</a> <span class="preprocessor">#define IRCOM_EVSEL0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Event Channel Select bit 0 mask. */</span>
<a name="l06615"></a><a class="code" href="iox128a1_8h.html#a3ad28b6fd5b898afd89d515afb8ef699">06615</a> <span class="preprocessor">#define IRCOM_EVSEL0_bp  0  </span><span class="comment">/* Event Channel Select bit 0 position. */</span>
<a name="l06616"></a><a class="code" href="iox128a1_8h.html#aec348910882aaab832c1e17fd6c9831b">06616</a> <span class="preprocessor">#define IRCOM_EVSEL1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Event Channel Select bit 1 mask. */</span>
<a name="l06617"></a><a class="code" href="iox128a1_8h.html#a64c339421ab8c43f224fba0d1f2b38a1">06617</a> <span class="preprocessor">#define IRCOM_EVSEL1_bp  1  </span><span class="comment">/* Event Channel Select bit 1 position. */</span>
<a name="l06618"></a><a class="code" href="iox128a1_8h.html#a809cccb852cf8fad4602234918fe1735">06618</a> <span class="preprocessor">#define IRCOM_EVSEL2_bm  (1&lt;&lt;2)  </span><span class="comment">/* Event Channel Select bit 2 mask. */</span>
<a name="l06619"></a><a class="code" href="iox128a1_8h.html#a72404966154bca7a230cd457d7b3d2f1">06619</a> <span class="preprocessor">#define IRCOM_EVSEL2_bp  2  </span><span class="comment">/* Event Channel Select bit 2 position. */</span>
<a name="l06620"></a><a class="code" href="iox128a1_8h.html#ad620164c38ef1ebc10b34ec92e17bdfd">06620</a> <span class="preprocessor">#define IRCOM_EVSEL3_bm  (1&lt;&lt;3)  </span><span class="comment">/* Event Channel Select bit 3 mask. */</span>
<a name="l06621"></a><a class="code" href="iox128a1_8h.html#ac43cdc08e0a20b687053c683583392a8">06621</a> <span class="preprocessor">#define IRCOM_EVSEL3_bp  3  </span><span class="comment">/* Event Channel Select bit 3 position. */</span>
<a name="l06622"></a>06622 
<a name="l06623"></a>06623 
<a name="l06624"></a>06624 <span class="comment">/* AES - AES Module */</span>
<a name="l06625"></a>06625 <span class="comment">/* AES.CTRL  bit masks and bit positions */</span>
<a name="l06626"></a><a class="code" href="iox128a1_8h.html#a975cd060e5268281b24f5959e29b2ef0">06626</a> <span class="preprocessor">#define AES_START_bm  0x80  </span><span class="comment">/* Start/Run bit mask. */</span>
<a name="l06627"></a><a class="code" href="iox128a1_8h.html#a5e79f270f0706913c696f65bd59c7587">06627</a> <span class="preprocessor">#define AES_START_bp  7  </span><span class="comment">/* Start/Run bit position. */</span>
<a name="l06628"></a>06628 
<a name="l06629"></a><a class="code" href="iox128a1_8h.html#a0be20b5f35e03e2593c8cfda8b5493c0">06629</a> <span class="preprocessor">#define AES_AUTO_bm  0x40  </span><span class="comment">/* Auto Start Trigger bit mask. */</span>
<a name="l06630"></a><a class="code" href="iox128a1_8h.html#a00fbb11ddce0315ca82d40dc108cdd78">06630</a> <span class="preprocessor">#define AES_AUTO_bp  6  </span><span class="comment">/* Auto Start Trigger bit position. */</span>
<a name="l06631"></a>06631 
<a name="l06632"></a><a class="code" href="iox128a1_8h.html#a3721c8ac9672816beef80a780834159c">06632</a> <span class="preprocessor">#define AES_RESET_bm  0x20  </span><span class="comment">/* AES Software Reset bit mask. */</span>
<a name="l06633"></a><a class="code" href="iox128a1_8h.html#a6497c220085fc360fab953f4c1f8d52a">06633</a> <span class="preprocessor">#define AES_RESET_bp  5  </span><span class="comment">/* AES Software Reset bit position. */</span>
<a name="l06634"></a>06634 
<a name="l06635"></a><a class="code" href="iox128a1_8h.html#a64e7bee8e43ecccff1239fcef274c8b9">06635</a> <span class="preprocessor">#define AES_DECRYPT_bm  0x10  </span><span class="comment">/* Decryption / Direction bit mask. */</span>
<a name="l06636"></a><a class="code" href="iox128a1_8h.html#abce6257a8c639307c68cdcaf7b1ec3aa">06636</a> <span class="preprocessor">#define AES_DECRYPT_bp  4  </span><span class="comment">/* Decryption / Direction bit position. */</span>
<a name="l06637"></a>06637 
<a name="l06638"></a><a class="code" href="iox128a1_8h.html#ac48d2413cf7a267aedda98f56aa9e2e0">06638</a> <span class="preprocessor">#define AES_XOR_bm  0x04  </span><span class="comment">/* State XOR Load Enable bit mask. */</span>
<a name="l06639"></a><a class="code" href="iox128a1_8h.html#a5da90ff6c1a53ad33a8ea76cb2212513">06639</a> <span class="preprocessor">#define AES_XOR_bp  2  </span><span class="comment">/* State XOR Load Enable bit position. */</span>
<a name="l06640"></a>06640 
<a name="l06641"></a>06641 
<a name="l06642"></a>06642 <span class="comment">/* AES.STATUS  bit masks and bit positions */</span>
<a name="l06643"></a><a class="code" href="iox128a1_8h.html#ab108ae643360e995a2cacc460cb07469">06643</a> <span class="preprocessor">#define AES_ERROR_bm  0x80  </span><span class="comment">/* AES Error bit mask. */</span>
<a name="l06644"></a><a class="code" href="iox128a1_8h.html#aeba81d9ebefe6a3d36db2bbe4b98797d">06644</a> <span class="preprocessor">#define AES_ERROR_bp  7  </span><span class="comment">/* AES Error bit position. */</span>
<a name="l06645"></a>06645 
<a name="l06646"></a><a class="code" href="iox128a1_8h.html#ab41088614f0aeab2760902abe9842fa6">06646</a> <span class="preprocessor">#define AES_SRIF_bm  0x01  </span><span class="comment">/* State Ready Interrupt Flag bit mask. */</span>
<a name="l06647"></a><a class="code" href="iox128a1_8h.html#aaf09baa2a1482505435bb5441e682f2c">06647</a> <span class="preprocessor">#define AES_SRIF_bp  0  </span><span class="comment">/* State Ready Interrupt Flag bit position. */</span>
<a name="l06648"></a>06648 
<a name="l06649"></a>06649 
<a name="l06650"></a>06650 <span class="comment">/* AES.INTCTRL  bit masks and bit positions */</span>
<a name="l06651"></a><a class="code" href="iox128a1_8h.html#a5c55f507dfc42a84fc776b299269e4b6">06651</a> <span class="preprocessor">#define AES_INTLVL_gm  0x03  </span><span class="comment">/* Interrupt level group mask. */</span>
<a name="l06652"></a><a class="code" href="iox128a1_8h.html#acda3b6131a97d3010eaa2293a6c41623">06652</a> <span class="preprocessor">#define AES_INTLVL_gp  0  </span><span class="comment">/* Interrupt level group position. */</span>
<a name="l06653"></a><a class="code" href="iox128a1_8h.html#a28b17b5ea1bb813a2f6a007d04f5d9b3">06653</a> <span class="preprocessor">#define AES_INTLVL0_bm  (1&lt;&lt;0)  </span><span class="comment">/* Interrupt level bit 0 mask. */</span>
<a name="l06654"></a><a class="code" href="iox128a1_8h.html#a647bda36342a7a5e293fada052041e3c">06654</a> <span class="preprocessor">#define AES_INTLVL0_bp  0  </span><span class="comment">/* Interrupt level bit 0 position. */</span>
<a name="l06655"></a><a class="code" href="iox128a1_8h.html#a3f0b4cdb009e6547cc221fff788bef0e">06655</a> <span class="preprocessor">#define AES_INTLVL1_bm  (1&lt;&lt;1)  </span><span class="comment">/* Interrupt level bit 1 mask. */</span>
<a name="l06656"></a><a class="code" href="iox128a1_8h.html#a0c2a8eed399ddab288efcfe246ef0462">06656</a> <span class="preprocessor">#define AES_INTLVL1_bp  1  </span><span class="comment">/* Interrupt level bit 1 position. */</span>
<a name="l06657"></a>06657 
<a name="l06658"></a>06658 
<a name="l06659"></a>06659 
<a name="l06660"></a>06660 <span class="comment">// Generic Port Pins</span>
<a name="l06661"></a>06661 
<a name="l06662"></a><a class="code" href="iox128a1_8h.html#a6d1e852a7b788fd229e0d2afde5c1671">06662</a> <span class="preprocessor">#define PIN0_bm 0x01 </span>
<a name="l06663"></a><a class="code" href="iox128a1_8h.html#af0aed68a2387c642cc33f7837f7d5ef7">06663</a> <span class="preprocessor"></span><span class="preprocessor">#define PIN0_bp 0</span>
<a name="l06664"></a><a class="code" href="iox128a1_8h.html#aef1f5e962aca20c000426264e0a8b962">06664</a> <span class="preprocessor"></span><span class="preprocessor">#define PIN1_bm 0x02</span>
<a name="l06665"></a><a class="code" href="iox128a1_8h.html#a69757e13357a2fa1b883c478fffbb860">06665</a> <span class="preprocessor"></span><span class="preprocessor">#define PIN1_bp 1</span>
<a name="l06666"></a><a class="code" href="iox128a1_8h.html#ad81f7071e8223ab295189682aa3a7cba">06666</a> <span class="preprocessor"></span><span class="preprocessor">#define PIN2_bm 0x04 </span>
<a name="l06667"></a><a class="code" href="iox128a1_8h.html#a5ed244f3c1c8df65b128b67b50a82c60">06667</a> <span class="preprocessor"></span><span class="preprocessor">#define PIN2_bp 2</span>
<a name="l06668"></a><a class="code" href="iox128a1_8h.html#a26e00805722406faf979ff7ec7918b79">06668</a> <span class="preprocessor"></span><span class="preprocessor">#define PIN3_bm 0x08 </span>
<a name="l06669"></a><a class="code" href="iox128a1_8h.html#ad9bacb078e8b9e31b417751cbbdc3a76">06669</a> <span class="preprocessor"></span><span class="preprocessor">#define PIN3_bp 3</span>
<a name="l06670"></a><a class="code" href="iox128a1_8h.html#a8e2d3ed19f73ea2797782eece5c16019">06670</a> <span class="preprocessor"></span><span class="preprocessor">#define PIN4_bm 0x10 </span>
<a name="l06671"></a><a class="code" href="iox128a1_8h.html#a8b3eca0b67e3501ac69245d77c4d1571">06671</a> <span class="preprocessor"></span><span class="preprocessor">#define PIN4_bp 4</span>
<a name="l06672"></a><a class="code" href="iox128a1_8h.html#a755d9102a0af124676f219f368dd331b">06672</a> <span class="preprocessor"></span><span class="preprocessor">#define PIN5_bm 0x20 </span>
<a name="l06673"></a><a class="code" href="iox128a1_8h.html#a9e6793a9a7b3b43663c2ac3b0b6d4ab3">06673</a> <span class="preprocessor"></span><span class="preprocessor">#define PIN5_bp 5</span>
<a name="l06674"></a><a class="code" href="iox128a1_8h.html#acf8d79f8f817359cb98469881891e010">06674</a> <span class="preprocessor"></span><span class="preprocessor">#define PIN6_bm 0x40 </span>
<a name="l06675"></a><a class="code" href="iox128a1_8h.html#a75820b324a799b136c9b0b8c8e5026cf">06675</a> <span class="preprocessor"></span><span class="preprocessor">#define PIN6_bp 6</span>
<a name="l06676"></a><a class="code" href="iox128a1_8h.html#a294b89e1ef9fb817179fd26a0a5e388e">06676</a> <span class="preprocessor"></span><span class="preprocessor">#define PIN7_bm 0x80 </span>
<a name="l06677"></a><a class="code" href="iox128a1_8h.html#a669ee85d6bd8abc9ade7dada674b83cf">06677</a> <span class="preprocessor"></span><span class="preprocessor">#define PIN7_bp 7</span>
<a name="l06678"></a>06678 <span class="preprocessor"></span>
<a name="l06679"></a>06679 
<a name="l06680"></a>06680 <span class="comment">/* ========== Interrupt Vector Definitions ========== */</span>
<a name="l06681"></a>06681 <span class="comment">/* Vector 0 is the reset vector */</span>
<a name="l06682"></a>06682 
<a name="l06683"></a>06683 <span class="comment">/* OSC interrupt vectors */</span>
<a name="l06684"></a><a class="code" href="iox128a1_8h.html#a4fabcefa8abab78fcd586f77ac98c234">06684</a> <span class="preprocessor">#define OSC_XOSCF_vect_num  1</span>
<a name="l06685"></a><a class="code" href="iox128a1_8h.html#a5f312eedc110ad1b6c3f2146ef7c9f06">06685</a> <span class="preprocessor"></span><span class="preprocessor">#define OSC_XOSCF_vect      _VECTOR(1)  </span><span class="comment">/* External Oscillator Failure Interrupt (NMI) */</span>
<a name="l06686"></a>06686 
<a name="l06687"></a>06687 <span class="comment">/* PORTC interrupt vectors */</span>
<a name="l06688"></a><a class="code" href="iox128a1_8h.html#a078b84eca482b42c92f6e9e0adf23ea6">06688</a> <span class="preprocessor">#define PORTC_INT0_vect_num  2</span>
<a name="l06689"></a><a class="code" href="iox128a1_8h.html#af4f64640211ba3a553e6d97b673cd5dc">06689</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTC_INT0_vect      _VECTOR(2)  </span><span class="comment">/* External Interrupt 0 */</span>
<a name="l06690"></a><a class="code" href="iox128a1_8h.html#aa90cc6c80091d9a402e863ea84e0f21a">06690</a> <span class="preprocessor">#define PORTC_INT1_vect_num  3</span>
<a name="l06691"></a><a class="code" href="iox128a1_8h.html#a96aded5cc6efcf7664e61a7c74a80765">06691</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTC_INT1_vect      _VECTOR(3)  </span><span class="comment">/* External Interrupt 1 */</span>
<a name="l06692"></a>06692 
<a name="l06693"></a>06693 <span class="comment">/* PORTR interrupt vectors */</span>
<a name="l06694"></a><a class="code" href="iox128a1_8h.html#a9e87d8f10323f0810ccf84ac17beef89">06694</a> <span class="preprocessor">#define PORTR_INT0_vect_num  4</span>
<a name="l06695"></a><a class="code" href="iox128a1_8h.html#a3e906cb69b0372a60284607096dce5a5">06695</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTR_INT0_vect      _VECTOR(4)  </span><span class="comment">/* External Interrupt 0 */</span>
<a name="l06696"></a><a class="code" href="iox128a1_8h.html#a40e3ca2f0ae2e17e25f272586f84a0ae">06696</a> <span class="preprocessor">#define PORTR_INT1_vect_num  5</span>
<a name="l06697"></a><a class="code" href="iox128a1_8h.html#ab2a8c6645a9d5f2650574445be8b1e87">06697</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTR_INT1_vect      _VECTOR(5)  </span><span class="comment">/* External Interrupt 1 */</span>
<a name="l06698"></a>06698 
<a name="l06699"></a>06699 <span class="comment">/* DMA interrupt vectors */</span>
<a name="l06700"></a><a class="code" href="iox128a1_8h.html#ae349557219e032f3fa0e81f4853e4909">06700</a> <span class="preprocessor">#define DMA_CH0_vect_num  6</span>
<a name="l06701"></a><a class="code" href="iox128a1_8h.html#a0bbfcd78c24300e3229c0df2c91a080a">06701</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH0_vect      _VECTOR(6)  </span><span class="comment">/* Channel 0 Interrupt */</span>
<a name="l06702"></a><a class="code" href="iox128a1_8h.html#a764f1bbe1a501283ef448b25be377434">06702</a> <span class="preprocessor">#define DMA_CH1_vect_num  7</span>
<a name="l06703"></a><a class="code" href="iox128a1_8h.html#a650835f4d701b7da9705e52644f5bd37">06703</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH1_vect      _VECTOR(7)  </span><span class="comment">/* Channel 1 Interrupt */</span>
<a name="l06704"></a><a class="code" href="iox128a1_8h.html#a7c47e51284562ea27ed4af17e63ef246">06704</a> <span class="preprocessor">#define DMA_CH2_vect_num  8</span>
<a name="l06705"></a><a class="code" href="iox128a1_8h.html#ad673e3bb5fca8f427c1e0b8c80b06dd4">06705</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH2_vect      _VECTOR(8)  </span><span class="comment">/* Channel 2 Interrupt */</span>
<a name="l06706"></a><a class="code" href="iox128a1_8h.html#a277f8907b51b6c03e0ef51d0f0c08dde">06706</a> <span class="preprocessor">#define DMA_CH3_vect_num  9</span>
<a name="l06707"></a><a class="code" href="iox128a1_8h.html#af969154373f56a8604318e9bee4a64a4">06707</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CH3_vect      _VECTOR(9)  </span><span class="comment">/* Channel 3 Interrupt */</span>
<a name="l06708"></a>06708 
<a name="l06709"></a>06709 <span class="comment">/* RTC interrupt vectors */</span>
<a name="l06710"></a><a class="code" href="iox128a1_8h.html#a7fdd1ce707b4436e6712bcf7fee030ee">06710</a> <span class="preprocessor">#define RTC_OVF_vect_num  10</span>
<a name="l06711"></a><a class="code" href="iox128a1_8h.html#a247eba71a93533b75d3ade919df76913">06711</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_OVF_vect      _VECTOR(10)  </span><span class="comment">/* Overflow Interrupt */</span>
<a name="l06712"></a><a class="code" href="iox128a1_8h.html#aa9747e5d61a7c4f07070ec3cdd13cc46">06712</a> <span class="preprocessor">#define RTC_COMP_vect_num  11</span>
<a name="l06713"></a><a class="code" href="iox128a1_8h.html#a6bd577fd893990f0fabdcc995a69b3c8">06713</a> <span class="preprocessor"></span><span class="preprocessor">#define RTC_COMP_vect      _VECTOR(11)  </span><span class="comment">/* Compare Interrupt */</span>
<a name="l06714"></a>06714 
<a name="l06715"></a>06715 <span class="comment">/* TWIC interrupt vectors */</span>
<a name="l06716"></a><a class="code" href="iox128a1_8h.html#a1203c888e10745b4a24977fa2400b894">06716</a> <span class="preprocessor">#define TWIC_TWIS_vect_num  12</span>
<a name="l06717"></a><a class="code" href="iox128a1_8h.html#a5933a9b9035b7bdcc17d6e05c7d21c2a">06717</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIC_TWIS_vect      _VECTOR(12)  </span><span class="comment">/* TWI Slave Interrupt */</span>
<a name="l06718"></a><a class="code" href="iox128a1_8h.html#a80f9399a476ee126bad1e7dd3035f60c">06718</a> <span class="preprocessor">#define TWIC_TWIM_vect_num  13</span>
<a name="l06719"></a><a class="code" href="iox128a1_8h.html#a0bb664662a6cb5055c91ad8bb11dbb5c">06719</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIC_TWIM_vect      _VECTOR(13)  </span><span class="comment">/* TWI Master Interrupt */</span>
<a name="l06720"></a>06720 
<a name="l06721"></a>06721 <span class="comment">/* TCC0 interrupt vectors */</span>
<a name="l06722"></a><a class="code" href="iox128a1_8h.html#ad03fd8198a0df6643a1f5e60cbb4a255">06722</a> <span class="preprocessor">#define TCC0_OVF_vect_num  14</span>
<a name="l06723"></a><a class="code" href="iox128a1_8h.html#a2cbd2a349f8438ed147d043ff63ae504">06723</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC0_OVF_vect      _VECTOR(14)  </span><span class="comment">/* Overflow Interrupt */</span>
<a name="l06724"></a><a class="code" href="iox128a1_8h.html#a93834083fef597271d310b8579e16ddf">06724</a> <span class="preprocessor">#define TCC0_ERR_vect_num  15</span>
<a name="l06725"></a><a class="code" href="iox128a1_8h.html#afb36c14073f1e627c75e81f59362bc6b">06725</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC0_ERR_vect      _VECTOR(15)  </span><span class="comment">/* Error Interrupt */</span>
<a name="l06726"></a><a class="code" href="iox128a1_8h.html#a32603e23cbb1ce06f0fa0d1a0f933f4a">06726</a> <span class="preprocessor">#define TCC0_CCA_vect_num  16</span>
<a name="l06727"></a><a class="code" href="iox128a1_8h.html#acc1f1d9fa0ff2666e7fc826904e0ff21">06727</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC0_CCA_vect      _VECTOR(16)  </span><span class="comment">/* Compare or Capture A Interrupt */</span>
<a name="l06728"></a><a class="code" href="iox128a1_8h.html#ae4047fd28f4d62f3a352dc41de8f468a">06728</a> <span class="preprocessor">#define TCC0_CCB_vect_num  17</span>
<a name="l06729"></a><a class="code" href="iox128a1_8h.html#a6dc7ebfedfc2fa345b5d65025365e2f7">06729</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC0_CCB_vect      _VECTOR(17)  </span><span class="comment">/* Compare or Capture B Interrupt */</span>
<a name="l06730"></a><a class="code" href="iox128a1_8h.html#ad2beac48512ac3473fd4fe081368308e">06730</a> <span class="preprocessor">#define TCC0_CCC_vect_num  18</span>
<a name="l06731"></a><a class="code" href="iox128a1_8h.html#a6af1190f3807f9a32f267ad6de14d747">06731</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC0_CCC_vect      _VECTOR(18)  </span><span class="comment">/* Compare or Capture C Interrupt */</span>
<a name="l06732"></a><a class="code" href="iox128a1_8h.html#a06d2e01dab11189017504396263d1c22">06732</a> <span class="preprocessor">#define TCC0_CCD_vect_num  19</span>
<a name="l06733"></a><a class="code" href="iox128a1_8h.html#aeb562e22bd9417e5739240c583ab5e1f">06733</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC0_CCD_vect      _VECTOR(19)  </span><span class="comment">/* Compare or Capture D Interrupt */</span>
<a name="l06734"></a>06734 
<a name="l06735"></a>06735 <span class="comment">/* TCC1 interrupt vectors */</span>
<a name="l06736"></a><a class="code" href="iox128a1_8h.html#a3f55de6a5a36860ffbcc55971ca273db">06736</a> <span class="preprocessor">#define TCC1_OVF_vect_num  20</span>
<a name="l06737"></a><a class="code" href="iox128a1_8h.html#af984fca32253cc8bdbd5d2ffccc2354a">06737</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC1_OVF_vect      _VECTOR(20)  </span><span class="comment">/* Overflow Interrupt */</span>
<a name="l06738"></a><a class="code" href="iox128a1_8h.html#a78a6966169e448f775f97fff991cfe3f">06738</a> <span class="preprocessor">#define TCC1_ERR_vect_num  21</span>
<a name="l06739"></a><a class="code" href="iox128a1_8h.html#adacf024143094c077fe1142037374d52">06739</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC1_ERR_vect      _VECTOR(21)  </span><span class="comment">/* Error Interrupt */</span>
<a name="l06740"></a><a class="code" href="iox128a1_8h.html#a9910d403a68123ae934b205583a7665a">06740</a> <span class="preprocessor">#define TCC1_CCA_vect_num  22</span>
<a name="l06741"></a><a class="code" href="iox128a1_8h.html#a2c552683aec88159639620be135f41d7">06741</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC1_CCA_vect      _VECTOR(22)  </span><span class="comment">/* Compare or Capture A Interrupt */</span>
<a name="l06742"></a><a class="code" href="iox128a1_8h.html#a62d13e4ddae1be8979de025a5d84e4ad">06742</a> <span class="preprocessor">#define TCC1_CCB_vect_num  23</span>
<a name="l06743"></a><a class="code" href="iox128a1_8h.html#a2ed83bd0af4ecba2184f57b6d31dbbd2">06743</a> <span class="preprocessor"></span><span class="preprocessor">#define TCC1_CCB_vect      _VECTOR(23)  </span><span class="comment">/* Compare or Capture B Interrupt */</span>
<a name="l06744"></a>06744 
<a name="l06745"></a>06745 <span class="comment">/* SPIC interrupt vectors */</span>
<a name="l06746"></a><a class="code" href="iox128a1_8h.html#a34c6320cccef0ec638a4351c65bf1d3c">06746</a> <span class="preprocessor">#define SPIC_INT_vect_num  24</span>
<a name="l06747"></a><a class="code" href="iox128a1_8h.html#ae4ed3a7c951f088255681edbe4d76914">06747</a> <span class="preprocessor"></span><span class="preprocessor">#define SPIC_INT_vect      _VECTOR(24)  </span><span class="comment">/* SPI Interrupt */</span>
<a name="l06748"></a>06748 
<a name="l06749"></a>06749 <span class="comment">/* USARTC0 interrupt vectors */</span>
<a name="l06750"></a><a class="code" href="iox128a1_8h.html#a961fd48d422c41b7bd241e0f334f1e22">06750</a> <span class="preprocessor">#define USARTC0_RXC_vect_num  25</span>
<a name="l06751"></a><a class="code" href="iox128a1_8h.html#af4ba6b74bcd9b7fdc5d5c4fb86a8134b">06751</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTC0_RXC_vect      _VECTOR(25)  </span><span class="comment">/* Reception Complete Interrupt */</span>
<a name="l06752"></a><a class="code" href="iox128a1_8h.html#adbf4aa40c1612b51145cfe00b35b58ed">06752</a> <span class="preprocessor">#define USARTC0_DRE_vect_num  26</span>
<a name="l06753"></a><a class="code" href="iox128a1_8h.html#a5ee7bbfafc4ea550c1823a83fb0e46b2">06753</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTC0_DRE_vect      _VECTOR(26)  </span><span class="comment">/* Data Register Empty Interrupt */</span>
<a name="l06754"></a><a class="code" href="iox128a1_8h.html#a9d7ff6177596624660208114ebeb1aff">06754</a> <span class="preprocessor">#define USARTC0_TXC_vect_num  27</span>
<a name="l06755"></a><a class="code" href="iox128a1_8h.html#a2fa67868a51f4772e377e0ff83085956">06755</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTC0_TXC_vect      _VECTOR(27)  </span><span class="comment">/* Transmission Complete Interrupt */</span>
<a name="l06756"></a>06756 
<a name="l06757"></a>06757 <span class="comment">/* USARTC1 interrupt vectors */</span>
<a name="l06758"></a><a class="code" href="iox128a1_8h.html#aa43140373a7108009ebe1fcf903a6d5a">06758</a> <span class="preprocessor">#define USARTC1_RXC_vect_num  28</span>
<a name="l06759"></a><a class="code" href="iox128a1_8h.html#a32108d80bf7d27295be69cc561d8642d">06759</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTC1_RXC_vect      _VECTOR(28)  </span><span class="comment">/* Reception Complete Interrupt */</span>
<a name="l06760"></a><a class="code" href="iox128a1_8h.html#a1c02ee05643890a804dee224f1470fef">06760</a> <span class="preprocessor">#define USARTC1_DRE_vect_num  29</span>
<a name="l06761"></a><a class="code" href="iox128a1_8h.html#a7c9a85ef5a4d68e137af4363f0435c7e">06761</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTC1_DRE_vect      _VECTOR(29)  </span><span class="comment">/* Data Register Empty Interrupt */</span>
<a name="l06762"></a><a class="code" href="iox128a1_8h.html#a286de084cfa758e42911aa958e8d0ab8">06762</a> <span class="preprocessor">#define USARTC1_TXC_vect_num  30</span>
<a name="l06763"></a><a class="code" href="iox128a1_8h.html#a0b4fa6716759c36fd6237efb4907bd49">06763</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTC1_TXC_vect      _VECTOR(30)  </span><span class="comment">/* Transmission Complete Interrupt */</span>
<a name="l06764"></a>06764 
<a name="l06765"></a>06765 <span class="comment">/* AES interrupt vectors */</span>
<a name="l06766"></a><a class="code" href="iox128a1_8h.html#aadd3d2540e946cc10a9c798eead43ca0">06766</a> <span class="preprocessor">#define AES_INT_vect_num  31</span>
<a name="l06767"></a><a class="code" href="iox128a1_8h.html#ab5394228a4cd6accec7bc0202489bb66">06767</a> <span class="preprocessor"></span><span class="preprocessor">#define AES_INT_vect      _VECTOR(31)  </span><span class="comment">/* AES Interrupt */</span>
<a name="l06768"></a>06768 
<a name="l06769"></a>06769 <span class="comment">/* NVM interrupt vectors */</span>
<a name="l06770"></a><a class="code" href="iox128a1_8h.html#afa241b64462b0a6b136f6f973eb4678a">06770</a> <span class="preprocessor">#define NVM_EE_vect_num  32</span>
<a name="l06771"></a><a class="code" href="iox128a1_8h.html#a3c668917b356968480fe9177971ca1d8">06771</a> <span class="preprocessor"></span><span class="preprocessor">#define NVM_EE_vect      _VECTOR(32)  </span><span class="comment">/* EE Interrupt */</span>
<a name="l06772"></a><a class="code" href="iox128a1_8h.html#a539a2440d6a83e7b61d76e95c186fc83">06772</a> <span class="preprocessor">#define NVM_SPM_vect_num  33</span>
<a name="l06773"></a><a class="code" href="iox128a1_8h.html#abb18d85e230d5d22290eac2388042b2c">06773</a> <span class="preprocessor"></span><span class="preprocessor">#define NVM_SPM_vect      _VECTOR(33)  </span><span class="comment">/* SPM Interrupt */</span>
<a name="l06774"></a>06774 
<a name="l06775"></a>06775 <span class="comment">/* PORTB interrupt vectors */</span>
<a name="l06776"></a><a class="code" href="iox128a1_8h.html#a47c1646b9921a75b00047e88c9f568f4">06776</a> <span class="preprocessor">#define PORTB_INT0_vect_num  34</span>
<a name="l06777"></a><a class="code" href="iox128a1_8h.html#abd7b10827e622db6ba3bcfcc82d62ebe">06777</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTB_INT0_vect      _VECTOR(34)  </span><span class="comment">/* External Interrupt 0 */</span>
<a name="l06778"></a><a class="code" href="iox128a1_8h.html#a79d55b2918ef8cc43776bbd263af5ef4">06778</a> <span class="preprocessor">#define PORTB_INT1_vect_num  35</span>
<a name="l06779"></a><a class="code" href="iox128a1_8h.html#af5d5dbaf3259acd1937a7d8c67f54489">06779</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTB_INT1_vect      _VECTOR(35)  </span><span class="comment">/* External Interrupt 1 */</span>
<a name="l06780"></a>06780 
<a name="l06781"></a>06781 <span class="comment">/* ACB interrupt vectors */</span>
<a name="l06782"></a><a class="code" href="iox128a1_8h.html#aae3ffc35cabcbe85b28d7db66457ab3b">06782</a> <span class="preprocessor">#define ACB_AC0_vect_num  36</span>
<a name="l06783"></a><a class="code" href="iox128a1_8h.html#a4446c5051aaa6cb6163ca4109668e06f">06783</a> <span class="preprocessor"></span><span class="preprocessor">#define ACB_AC0_vect      _VECTOR(36)  </span><span class="comment">/* AC0 Interrupt */</span>
<a name="l06784"></a><a class="code" href="iox128a1_8h.html#ab86c4d059ba30695b31edd3a70192d9d">06784</a> <span class="preprocessor">#define ACB_AC1_vect_num  37</span>
<a name="l06785"></a><a class="code" href="iox128a1_8h.html#ac490d8c52bfe840e4775afd09471b9fc">06785</a> <span class="preprocessor"></span><span class="preprocessor">#define ACB_AC1_vect      _VECTOR(37)  </span><span class="comment">/* AC1 Interrupt */</span>
<a name="l06786"></a><a class="code" href="iox128a1_8h.html#a08c5aa55f0b40367041d3639530e9662">06786</a> <span class="preprocessor">#define ACB_ACW_vect_num  38</span>
<a name="l06787"></a><a class="code" href="iox128a1_8h.html#a4b84a1e26ed7b45ac462f65ef71074af">06787</a> <span class="preprocessor"></span><span class="preprocessor">#define ACB_ACW_vect      _VECTOR(38)  </span><span class="comment">/* ACW Window Mode Interrupt */</span>
<a name="l06788"></a>06788 
<a name="l06789"></a>06789 <span class="comment">/* ADCB interrupt vectors */</span>
<a name="l06790"></a><a class="code" href="iox128a1_8h.html#ae9fbbeaf94c9c9ced977a84bbecafa47">06790</a> <span class="preprocessor">#define ADCB_CH0_vect_num  39</span>
<a name="l06791"></a><a class="code" href="iox128a1_8h.html#ac38c308172c76d16c94c8d9526023499">06791</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCB_CH0_vect      _VECTOR(39)  </span><span class="comment">/* Interrupt 0 */</span>
<a name="l06792"></a><a class="code" href="iox128a1_8h.html#aa0c09e00c2681393f208bc6962d7939f">06792</a> <span class="preprocessor">#define ADCB_CH1_vect_num  40</span>
<a name="l06793"></a><a class="code" href="iox128a1_8h.html#ae162871713f0f7ce380a90d61f82730f">06793</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCB_CH1_vect      _VECTOR(40)  </span><span class="comment">/* Interrupt 1 */</span>
<a name="l06794"></a><a class="code" href="iox128a1_8h.html#ab2887e3d53e990c7a608c687b83dd4ae">06794</a> <span class="preprocessor">#define ADCB_CH2_vect_num  41</span>
<a name="l06795"></a><a class="code" href="iox128a1_8h.html#acfe9a8170fe6ad58aa2e28edf9235c50">06795</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCB_CH2_vect      _VECTOR(41)  </span><span class="comment">/* Interrupt 2 */</span>
<a name="l06796"></a><a class="code" href="iox128a1_8h.html#a09afee1b7161debd509121e84ee83111">06796</a> <span class="preprocessor">#define ADCB_CH3_vect_num  42</span>
<a name="l06797"></a><a class="code" href="iox128a1_8h.html#a47d6caa6f11509e6a124efead1d69154">06797</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCB_CH3_vect      _VECTOR(42)  </span><span class="comment">/* Interrupt 3 */</span>
<a name="l06798"></a>06798 
<a name="l06799"></a>06799 <span class="comment">/* PORTE interrupt vectors */</span>
<a name="l06800"></a><a class="code" href="iox128a1_8h.html#a809e117735ab3fd8e0acc40e31eccb4f">06800</a> <span class="preprocessor">#define PORTE_INT0_vect_num  43</span>
<a name="l06801"></a><a class="code" href="iox128a1_8h.html#a1311bf77ffb8dedefeb2d97304d557b1">06801</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTE_INT0_vect      _VECTOR(43)  </span><span class="comment">/* External Interrupt 0 */</span>
<a name="l06802"></a><a class="code" href="iox128a1_8h.html#af7637be3d6eb6bbece0fbfc89b7d7992">06802</a> <span class="preprocessor">#define PORTE_INT1_vect_num  44</span>
<a name="l06803"></a><a class="code" href="iox128a1_8h.html#aff0979209e3a6ee05e23ac22a30dac60">06803</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTE_INT1_vect      _VECTOR(44)  </span><span class="comment">/* External Interrupt 1 */</span>
<a name="l06804"></a>06804 
<a name="l06805"></a>06805 <span class="comment">/* TWIE interrupt vectors */</span>
<a name="l06806"></a><a class="code" href="iox128a1_8h.html#aa0a45be32dedf8f1b5461b951cc4c6dd">06806</a> <span class="preprocessor">#define TWIE_TWIS_vect_num  45</span>
<a name="l06807"></a><a class="code" href="iox128a1_8h.html#a512e91bf1127d0e7f13b833de47f29bc">06807</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIE_TWIS_vect      _VECTOR(45)  </span><span class="comment">/* TWI Slave Interrupt */</span>
<a name="l06808"></a><a class="code" href="iox128a1_8h.html#ae921f4f86f6bd2f2ec262ffdfb5c7994">06808</a> <span class="preprocessor">#define TWIE_TWIM_vect_num  46</span>
<a name="l06809"></a><a class="code" href="iox128a1_8h.html#ac73a9db834ac18d6739fadf1f42df176">06809</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIE_TWIM_vect      _VECTOR(46)  </span><span class="comment">/* TWI Master Interrupt */</span>
<a name="l06810"></a>06810 
<a name="l06811"></a>06811 <span class="comment">/* TCE0 interrupt vectors */</span>
<a name="l06812"></a><a class="code" href="iox128a1_8h.html#aa589e891b6b8c8110ae56480a3a67727">06812</a> <span class="preprocessor">#define TCE0_OVF_vect_num  47</span>
<a name="l06813"></a><a class="code" href="iox128a1_8h.html#a5cae1d24c7fe2d9a6a72b7fbf4eac553">06813</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE0_OVF_vect      _VECTOR(47)  </span><span class="comment">/* Overflow Interrupt */</span>
<a name="l06814"></a><a class="code" href="iox128a1_8h.html#a8e938a3d063468823f74c5d85942d04e">06814</a> <span class="preprocessor">#define TCE0_ERR_vect_num  48</span>
<a name="l06815"></a><a class="code" href="iox128a1_8h.html#a9abc6d705c6f989f10feee3b539e7003">06815</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE0_ERR_vect      _VECTOR(48)  </span><span class="comment">/* Error Interrupt */</span>
<a name="l06816"></a><a class="code" href="iox128a1_8h.html#acb6d8ea6824e15a71a1b4666c63bd188">06816</a> <span class="preprocessor">#define TCE0_CCA_vect_num  49</span>
<a name="l06817"></a><a class="code" href="iox128a1_8h.html#a79c1c72d1503f77135105c643a7b6191">06817</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE0_CCA_vect      _VECTOR(49)  </span><span class="comment">/* Compare or Capture A Interrupt */</span>
<a name="l06818"></a><a class="code" href="iox128a1_8h.html#a84b42ba06f1329cc11a96f2be39c336f">06818</a> <span class="preprocessor">#define TCE0_CCB_vect_num  50</span>
<a name="l06819"></a><a class="code" href="iox128a1_8h.html#ad2d62c4bd033fcaa8a6f9cd661f89953">06819</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE0_CCB_vect      _VECTOR(50)  </span><span class="comment">/* Compare or Capture B Interrupt */</span>
<a name="l06820"></a><a class="code" href="iox128a1_8h.html#a60dd37be913c7719a29289c2d5fa021a">06820</a> <span class="preprocessor">#define TCE0_CCC_vect_num  51</span>
<a name="l06821"></a><a class="code" href="iox128a1_8h.html#ae37007463344d0f15f38cd3bd8f7fd49">06821</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE0_CCC_vect      _VECTOR(51)  </span><span class="comment">/* Compare or Capture C Interrupt */</span>
<a name="l06822"></a><a class="code" href="iox128a1_8h.html#a2d1eb2f733c1c28298261c1f1d4b7fc4">06822</a> <span class="preprocessor">#define TCE0_CCD_vect_num  52</span>
<a name="l06823"></a><a class="code" href="iox128a1_8h.html#ac4c771c15eea6a8cd143728b566df450">06823</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE0_CCD_vect      _VECTOR(52)  </span><span class="comment">/* Compare or Capture D Interrupt */</span>
<a name="l06824"></a>06824 
<a name="l06825"></a>06825 <span class="comment">/* TCE1 interrupt vectors */</span>
<a name="l06826"></a><a class="code" href="iox128a1_8h.html#ad4bf866cd4689eda055cc8a894a4020f">06826</a> <span class="preprocessor">#define TCE1_OVF_vect_num  53</span>
<a name="l06827"></a><a class="code" href="iox128a1_8h.html#a2497af4963842f2c4a529c0f2f7384f7">06827</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE1_OVF_vect      _VECTOR(53)  </span><span class="comment">/* Overflow Interrupt */</span>
<a name="l06828"></a><a class="code" href="iox128a1_8h.html#afb2fedc47478eb25965274bd5e6d32b2">06828</a> <span class="preprocessor">#define TCE1_ERR_vect_num  54</span>
<a name="l06829"></a><a class="code" href="iox128a1_8h.html#afaf075557ffe7def2f056d8301e842f2">06829</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE1_ERR_vect      _VECTOR(54)  </span><span class="comment">/* Error Interrupt */</span>
<a name="l06830"></a><a class="code" href="iox128a1_8h.html#ae109ff747af142968b528757c21a3f07">06830</a> <span class="preprocessor">#define TCE1_CCA_vect_num  55</span>
<a name="l06831"></a><a class="code" href="iox128a1_8h.html#a86e9b19825a32cb56a883223e74a7851">06831</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE1_CCA_vect      _VECTOR(55)  </span><span class="comment">/* Compare or Capture A Interrupt */</span>
<a name="l06832"></a><a class="code" href="iox128a1_8h.html#a53230330b08d7b274ee094762fad8050">06832</a> <span class="preprocessor">#define TCE1_CCB_vect_num  56</span>
<a name="l06833"></a><a class="code" href="iox128a1_8h.html#a9b4dc5b3370be9c56632d68289eebf55">06833</a> <span class="preprocessor"></span><span class="preprocessor">#define TCE1_CCB_vect      _VECTOR(56)  </span><span class="comment">/* Compare or Capture B Interrupt */</span>
<a name="l06834"></a>06834 
<a name="l06835"></a>06835 <span class="comment">/* SPIE interrupt vectors */</span>
<a name="l06836"></a><a class="code" href="iox128a1_8h.html#a2cce2d19cf4491bd7ac1e1d03689aa5c">06836</a> <span class="preprocessor">#define SPIE_INT_vect_num  57</span>
<a name="l06837"></a><a class="code" href="iox128a1_8h.html#ac282d0ae93bd11911f678438f1dcd175">06837</a> <span class="preprocessor"></span><span class="preprocessor">#define SPIE_INT_vect      _VECTOR(57)  </span><span class="comment">/* SPI Interrupt */</span>
<a name="l06838"></a>06838 
<a name="l06839"></a>06839 <span class="comment">/* USARTE0 interrupt vectors */</span>
<a name="l06840"></a><a class="code" href="iox128a1_8h.html#a013cf3f6ce52177aec10908174b06bae">06840</a> <span class="preprocessor">#define USARTE0_RXC_vect_num  58</span>
<a name="l06841"></a><a class="code" href="iox128a1_8h.html#a313a37bc5f71d53680ac57a57294ec12">06841</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTE0_RXC_vect      _VECTOR(58)  </span><span class="comment">/* Reception Complete Interrupt */</span>
<a name="l06842"></a><a class="code" href="iox128a1_8h.html#af9c8020f185866f795f6bb5b4fdbd725">06842</a> <span class="preprocessor">#define USARTE0_DRE_vect_num  59</span>
<a name="l06843"></a><a class="code" href="iox128a1_8h.html#a138925e68ec24299f60f93cd73b4e719">06843</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTE0_DRE_vect      _VECTOR(59)  </span><span class="comment">/* Data Register Empty Interrupt */</span>
<a name="l06844"></a><a class="code" href="iox128a1_8h.html#aa8376b751ddfdb6b94af4c780ab2c506">06844</a> <span class="preprocessor">#define USARTE0_TXC_vect_num  60</span>
<a name="l06845"></a><a class="code" href="iox128a1_8h.html#a9964167c88be6488a6f847dcea9fbd6e">06845</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTE0_TXC_vect      _VECTOR(60)  </span><span class="comment">/* Transmission Complete Interrupt */</span>
<a name="l06846"></a>06846 
<a name="l06847"></a>06847 <span class="comment">/* USARTE1 interrupt vectors */</span>
<a name="l06848"></a><a class="code" href="iox128a1_8h.html#a3257b716d8d10bb4eda2d147ab1c112c">06848</a> <span class="preprocessor">#define USARTE1_RXC_vect_num  61</span>
<a name="l06849"></a><a class="code" href="iox128a1_8h.html#a369cb42255126ea226e33f74614cc74c">06849</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTE1_RXC_vect      _VECTOR(61)  </span><span class="comment">/* Reception Complete Interrupt */</span>
<a name="l06850"></a><a class="code" href="iox128a1_8h.html#a0845fc3115395cf4ee36ec30eb9a2d06">06850</a> <span class="preprocessor">#define USARTE1_DRE_vect_num  62</span>
<a name="l06851"></a><a class="code" href="iox128a1_8h.html#a0425a627767ad261d3ec899d26c83f1f">06851</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTE1_DRE_vect      _VECTOR(62)  </span><span class="comment">/* Data Register Empty Interrupt */</span>
<a name="l06852"></a><a class="code" href="iox128a1_8h.html#a18dee534a5d847ab0a5b1f7579ba89f5">06852</a> <span class="preprocessor">#define USARTE1_TXC_vect_num  63</span>
<a name="l06853"></a><a class="code" href="iox128a1_8h.html#aa3872bfd474b4b26b8c991353081aa28">06853</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTE1_TXC_vect      _VECTOR(63)  </span><span class="comment">/* Transmission Complete Interrupt */</span>
<a name="l06854"></a>06854 
<a name="l06855"></a>06855 <span class="comment">/* PORTD interrupt vectors */</span>
<a name="l06856"></a><a class="code" href="iox128a1_8h.html#a0e6e9a8aa828df32aa875d8609cc8b00">06856</a> <span class="preprocessor">#define PORTD_INT0_vect_num  64</span>
<a name="l06857"></a><a class="code" href="iox128a1_8h.html#adbf09226105004eef174f77a58b5b905">06857</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTD_INT0_vect      _VECTOR(64)  </span><span class="comment">/* External Interrupt 0 */</span>
<a name="l06858"></a><a class="code" href="iox128a1_8h.html#aa53f2f1f58d17e7f42a44f2b4dc94f18">06858</a> <span class="preprocessor">#define PORTD_INT1_vect_num  65</span>
<a name="l06859"></a><a class="code" href="iox128a1_8h.html#a9a4ed0d68479a77a259cc2cd4f211162">06859</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTD_INT1_vect      _VECTOR(65)  </span><span class="comment">/* External Interrupt 1 */</span>
<a name="l06860"></a>06860 
<a name="l06861"></a>06861 <span class="comment">/* PORTA interrupt vectors */</span>
<a name="l06862"></a><a class="code" href="iox128a1_8h.html#a7442bcb79c57b0b94c1f47fba99df0d2">06862</a> <span class="preprocessor">#define PORTA_INT0_vect_num  66</span>
<a name="l06863"></a><a class="code" href="iox128a1_8h.html#a7b5afbf7ee962abccd575524afc65b06">06863</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTA_INT0_vect      _VECTOR(66)  </span><span class="comment">/* External Interrupt 0 */</span>
<a name="l06864"></a><a class="code" href="iox128a1_8h.html#af1585ca55ae93b66c34486e3485c597c">06864</a> <span class="preprocessor">#define PORTA_INT1_vect_num  67</span>
<a name="l06865"></a><a class="code" href="iox128a1_8h.html#a3389b64cb6cc00b737927041e92dd147">06865</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTA_INT1_vect      _VECTOR(67)  </span><span class="comment">/* External Interrupt 1 */</span>
<a name="l06866"></a>06866 
<a name="l06867"></a>06867 <span class="comment">/* ACA interrupt vectors */</span>
<a name="l06868"></a><a class="code" href="iox128a1_8h.html#a13c8d0b358228af45d910417e3206d81">06868</a> <span class="preprocessor">#define ACA_AC0_vect_num  68</span>
<a name="l06869"></a><a class="code" href="iox128a1_8h.html#a947d7b08732c7d9e27e3684df629ea8a">06869</a> <span class="preprocessor"></span><span class="preprocessor">#define ACA_AC0_vect      _VECTOR(68)  </span><span class="comment">/* AC0 Interrupt */</span>
<a name="l06870"></a><a class="code" href="iox128a1_8h.html#a80778d495006b7f450add6981379151f">06870</a> <span class="preprocessor">#define ACA_AC1_vect_num  69</span>
<a name="l06871"></a><a class="code" href="iox128a1_8h.html#a3db506fb3e39ffceac2c714aecabc6e6">06871</a> <span class="preprocessor"></span><span class="preprocessor">#define ACA_AC1_vect      _VECTOR(69)  </span><span class="comment">/* AC1 Interrupt */</span>
<a name="l06872"></a><a class="code" href="iox128a1_8h.html#acbc83fc25ba9ae17a983c6275b5043bd">06872</a> <span class="preprocessor">#define ACA_ACW_vect_num  70</span>
<a name="l06873"></a><a class="code" href="iox128a1_8h.html#a2b4cd5f0136135379f3a258ab4eee2f9">06873</a> <span class="preprocessor"></span><span class="preprocessor">#define ACA_ACW_vect      _VECTOR(70)  </span><span class="comment">/* ACW Window Mode Interrupt */</span>
<a name="l06874"></a>06874 
<a name="l06875"></a>06875 <span class="comment">/* ADCA interrupt vectors */</span>
<a name="l06876"></a><a class="code" href="iox128a1_8h.html#a195954cceeaa60bfe423319566d98a52">06876</a> <span class="preprocessor">#define ADCA_CH0_vect_num  71</span>
<a name="l06877"></a><a class="code" href="iox128a1_8h.html#ad780d0a8a7f3bb613b18331bd646b020">06877</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCA_CH0_vect      _VECTOR(71)  </span><span class="comment">/* Interrupt 0 */</span>
<a name="l06878"></a><a class="code" href="iox128a1_8h.html#a58c7a729bb2a3f513e918edbf6da636f">06878</a> <span class="preprocessor">#define ADCA_CH1_vect_num  72</span>
<a name="l06879"></a><a class="code" href="iox128a1_8h.html#a6c024b1019d057f5c42e59229f9befe7">06879</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCA_CH1_vect      _VECTOR(72)  </span><span class="comment">/* Interrupt 1 */</span>
<a name="l06880"></a><a class="code" href="iox128a1_8h.html#abb9e1aa9cd070de89fcb5062c23029ba">06880</a> <span class="preprocessor">#define ADCA_CH2_vect_num  73</span>
<a name="l06881"></a><a class="code" href="iox128a1_8h.html#a9da3846d47d3190d67a77ac80835aaee">06881</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCA_CH2_vect      _VECTOR(73)  </span><span class="comment">/* Interrupt 2 */</span>
<a name="l06882"></a><a class="code" href="iox128a1_8h.html#a62d0ab08e9fa2e9fc3567a7048ec93d5">06882</a> <span class="preprocessor">#define ADCA_CH3_vect_num  74</span>
<a name="l06883"></a><a class="code" href="iox128a1_8h.html#a657b4c9e42d53eb2d074850b46a9394e">06883</a> <span class="preprocessor"></span><span class="preprocessor">#define ADCA_CH3_vect      _VECTOR(74)  </span><span class="comment">/* Interrupt 3 */</span>
<a name="l06884"></a>06884 
<a name="l06885"></a>06885 <span class="comment">/* TWID interrupt vectors */</span>
<a name="l06886"></a><a class="code" href="iox128a1_8h.html#a4c38e3f4f9fb5bd94d6050559c334416">06886</a> <span class="preprocessor">#define TWID_TWIS_vect_num  75</span>
<a name="l06887"></a><a class="code" href="iox128a1_8h.html#aa76f980103404e4b09deaf0a30ec916f">06887</a> <span class="preprocessor"></span><span class="preprocessor">#define TWID_TWIS_vect      _VECTOR(75)  </span><span class="comment">/* TWI Slave Interrupt */</span>
<a name="l06888"></a><a class="code" href="iox128a1_8h.html#a675e358d89f2b3f9276d010d8808396f">06888</a> <span class="preprocessor">#define TWID_TWIM_vect_num  76</span>
<a name="l06889"></a><a class="code" href="iox128a1_8h.html#a3e59b0cd545970dd2ae9d3694805f1d4">06889</a> <span class="preprocessor"></span><span class="preprocessor">#define TWID_TWIM_vect      _VECTOR(76)  </span><span class="comment">/* TWI Master Interrupt */</span>
<a name="l06890"></a>06890 
<a name="l06891"></a>06891 <span class="comment">/* TCD0 interrupt vectors */</span>
<a name="l06892"></a><a class="code" href="iox128a1_8h.html#a0d21d4ba4362c61f1c173d1fd833e219">06892</a> <span class="preprocessor">#define TCD0_OVF_vect_num  77</span>
<a name="l06893"></a><a class="code" href="iox128a1_8h.html#a50d87e1a3d82fc3a4d168d3d80be5c9e">06893</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD0_OVF_vect      _VECTOR(77)  </span><span class="comment">/* Overflow Interrupt */</span>
<a name="l06894"></a><a class="code" href="iox128a1_8h.html#ad7a726a44a57f3dfcee16a33d727e169">06894</a> <span class="preprocessor">#define TCD0_ERR_vect_num  78</span>
<a name="l06895"></a><a class="code" href="iox128a1_8h.html#a986485aea578be7f7e1b4e74b2633f07">06895</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD0_ERR_vect      _VECTOR(78)  </span><span class="comment">/* Error Interrupt */</span>
<a name="l06896"></a><a class="code" href="iox128a1_8h.html#ad126a30b52d0985dddb5be90b672a868">06896</a> <span class="preprocessor">#define TCD0_CCA_vect_num  79</span>
<a name="l06897"></a><a class="code" href="iox128a1_8h.html#af63c3bf12d41113586993266cf2e9813">06897</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD0_CCA_vect      _VECTOR(79)  </span><span class="comment">/* Compare or Capture A Interrupt */</span>
<a name="l06898"></a><a class="code" href="iox128a1_8h.html#aeb5768d2185f7590fdf90ef6a1346c26">06898</a> <span class="preprocessor">#define TCD0_CCB_vect_num  80</span>
<a name="l06899"></a><a class="code" href="iox128a1_8h.html#ae0befec1440c5a43741026c8c0782cdd">06899</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD0_CCB_vect      _VECTOR(80)  </span><span class="comment">/* Compare or Capture B Interrupt */</span>
<a name="l06900"></a><a class="code" href="iox128a1_8h.html#a16d741c981a52a173dce028b191d0c02">06900</a> <span class="preprocessor">#define TCD0_CCC_vect_num  81</span>
<a name="l06901"></a><a class="code" href="iox128a1_8h.html#aa465b14c5ddbce45ea423c99c5f32f9f">06901</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD0_CCC_vect      _VECTOR(81)  </span><span class="comment">/* Compare or Capture C Interrupt */</span>
<a name="l06902"></a><a class="code" href="iox128a1_8h.html#a4c18460ad5c271e2340d0a8f1dd39c9e">06902</a> <span class="preprocessor">#define TCD0_CCD_vect_num  82</span>
<a name="l06903"></a><a class="code" href="iox128a1_8h.html#ac27307b4c6144e70cbc854d64c288e16">06903</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD0_CCD_vect      _VECTOR(82)  </span><span class="comment">/* Compare or Capture D Interrupt */</span>
<a name="l06904"></a>06904 
<a name="l06905"></a>06905 <span class="comment">/* TCD1 interrupt vectors */</span>
<a name="l06906"></a><a class="code" href="iox128a1_8h.html#a60ba35523c8b320a7be5ebb7b3049c47">06906</a> <span class="preprocessor">#define TCD1_OVF_vect_num  83</span>
<a name="l06907"></a><a class="code" href="iox128a1_8h.html#ad5811a8806c53c6cb3e780c7c6b4bfb0">06907</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD1_OVF_vect      _VECTOR(83)  </span><span class="comment">/* Overflow Interrupt */</span>
<a name="l06908"></a><a class="code" href="iox128a1_8h.html#a96d96e34ff9cf57303a13fbf6400c8f9">06908</a> <span class="preprocessor">#define TCD1_ERR_vect_num  84</span>
<a name="l06909"></a><a class="code" href="iox128a1_8h.html#abe3c05423ceb38d0d01f34f8721e5c51">06909</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD1_ERR_vect      _VECTOR(84)  </span><span class="comment">/* Error Interrupt */</span>
<a name="l06910"></a><a class="code" href="iox128a1_8h.html#a84634e792148450054c56ae097c7ddf7">06910</a> <span class="preprocessor">#define TCD1_CCA_vect_num  85</span>
<a name="l06911"></a><a class="code" href="iox128a1_8h.html#a11c9f3a78cca9edeb3c0842738cd1fd5">06911</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD1_CCA_vect      _VECTOR(85)  </span><span class="comment">/* Compare or Capture A Interrupt */</span>
<a name="l06912"></a><a class="code" href="iox128a1_8h.html#ae20fffeaf273b16c824e282d77c085ae">06912</a> <span class="preprocessor">#define TCD1_CCB_vect_num  86</span>
<a name="l06913"></a><a class="code" href="iox128a1_8h.html#ac26d10fc6a5a8cea810705ff63da286d">06913</a> <span class="preprocessor"></span><span class="preprocessor">#define TCD1_CCB_vect      _VECTOR(86)  </span><span class="comment">/* Compare or Capture B Interrupt */</span>
<a name="l06914"></a>06914 
<a name="l06915"></a>06915 <span class="comment">/* SPID interrupt vectors */</span>
<a name="l06916"></a><a class="code" href="iox128a1_8h.html#a31bfd62170082cc343b27b14bbf76b80">06916</a> <span class="preprocessor">#define SPID_INT_vect_num  87</span>
<a name="l06917"></a><a class="code" href="iox128a1_8h.html#a4724f71302b75cac464363dc918dd752">06917</a> <span class="preprocessor"></span><span class="preprocessor">#define SPID_INT_vect      _VECTOR(87)  </span><span class="comment">/* SPI Interrupt */</span>
<a name="l06918"></a>06918 
<a name="l06919"></a>06919 <span class="comment">/* USARTD0 interrupt vectors */</span>
<a name="l06920"></a><a class="code" href="iox128a1_8h.html#aa11c5c03591382be702951d8776461f9">06920</a> <span class="preprocessor">#define USARTD0_RXC_vect_num  88</span>
<a name="l06921"></a><a class="code" href="iox128a1_8h.html#a5eb06b82c321cb5441620333fa5f0dc6">06921</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTD0_RXC_vect      _VECTOR(88)  </span><span class="comment">/* Reception Complete Interrupt */</span>
<a name="l06922"></a><a class="code" href="iox128a1_8h.html#a6193451bd3a626535020a213c1215652">06922</a> <span class="preprocessor">#define USARTD0_DRE_vect_num  89</span>
<a name="l06923"></a><a class="code" href="iox128a1_8h.html#a43be1b28b198c201e5a2e53ad7ce777d">06923</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTD0_DRE_vect      _VECTOR(89)  </span><span class="comment">/* Data Register Empty Interrupt */</span>
<a name="l06924"></a><a class="code" href="iox128a1_8h.html#a680228f56ed53bbb89ccaeef4f4b6bc0">06924</a> <span class="preprocessor">#define USARTD0_TXC_vect_num  90</span>
<a name="l06925"></a><a class="code" href="iox128a1_8h.html#a68c4f1ba63954178c4a128505ef476a8">06925</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTD0_TXC_vect      _VECTOR(90)  </span><span class="comment">/* Transmission Complete Interrupt */</span>
<a name="l06926"></a>06926 
<a name="l06927"></a>06927 <span class="comment">/* USARTD1 interrupt vectors */</span>
<a name="l06928"></a><a class="code" href="iox128a1_8h.html#a112a6ca9a6556fda9844a9e48d3c03fc">06928</a> <span class="preprocessor">#define USARTD1_RXC_vect_num  91</span>
<a name="l06929"></a><a class="code" href="iox128a1_8h.html#ae60e6c49efd42976ed237cc1e8e17806">06929</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTD1_RXC_vect      _VECTOR(91)  </span><span class="comment">/* Reception Complete Interrupt */</span>
<a name="l06930"></a><a class="code" href="iox128a1_8h.html#a2ebe5fb4819fa87cf225775ef7fee327">06930</a> <span class="preprocessor">#define USARTD1_DRE_vect_num  92</span>
<a name="l06931"></a><a class="code" href="iox128a1_8h.html#a07f049c2cfa3159825d0930c670913e0">06931</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTD1_DRE_vect      _VECTOR(92)  </span><span class="comment">/* Data Register Empty Interrupt */</span>
<a name="l06932"></a><a class="code" href="iox128a1_8h.html#a8cde391c1fc3f9c17034eff85719a3ac">06932</a> <span class="preprocessor">#define USARTD1_TXC_vect_num  93</span>
<a name="l06933"></a><a class="code" href="iox128a1_8h.html#a120b5751ede9c4aac8d47331215f0177">06933</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTD1_TXC_vect      _VECTOR(93)  </span><span class="comment">/* Transmission Complete Interrupt */</span>
<a name="l06934"></a>06934 
<a name="l06935"></a>06935 <span class="comment">/* PORTQ interrupt vectors */</span>
<a name="l06936"></a><a class="code" href="iox128a1_8h.html#ad03032d4dc47eb424c79dbac30e36399">06936</a> <span class="preprocessor">#define PORTQ_INT0_vect_num  94</span>
<a name="l06937"></a><a class="code" href="iox128a1_8h.html#ac886809e098bb2a2f2eb2b386ad1faa3">06937</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTQ_INT0_vect      _VECTOR(94)  </span><span class="comment">/* External Interrupt 0 */</span>
<a name="l06938"></a><a class="code" href="iox128a1_8h.html#a3140661a03b47151ad1de20fdefb289c">06938</a> <span class="preprocessor">#define PORTQ_INT1_vect_num  95</span>
<a name="l06939"></a><a class="code" href="iox128a1_8h.html#af9f69b368b7f23ad9fc35796df037117">06939</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTQ_INT1_vect      _VECTOR(95)  </span><span class="comment">/* External Interrupt 1 */</span>
<a name="l06940"></a>06940 
<a name="l06941"></a>06941 <span class="comment">/* PORTH interrupt vectors */</span>
<a name="l06942"></a><a class="code" href="iox128a1_8h.html#a2a040acb17c96bc7dd0bd69a842fad8a">06942</a> <span class="preprocessor">#define PORTH_INT0_vect_num  96</span>
<a name="l06943"></a><a class="code" href="iox128a1_8h.html#af9933902ea272aa4b7c8e011671bdb19">06943</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTH_INT0_vect      _VECTOR(96)  </span><span class="comment">/* External Interrupt 0 */</span>
<a name="l06944"></a><a class="code" href="iox128a1_8h.html#a69153ab35dee585aa16205f2384ba753">06944</a> <span class="preprocessor">#define PORTH_INT1_vect_num  97</span>
<a name="l06945"></a><a class="code" href="iox128a1_8h.html#ae61fb376f5828e805a68df27b12d6e44">06945</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTH_INT1_vect      _VECTOR(97)  </span><span class="comment">/* External Interrupt 1 */</span>
<a name="l06946"></a>06946 
<a name="l06947"></a>06947 <span class="comment">/* PORTJ interrupt vectors */</span>
<a name="l06948"></a><a class="code" href="iox128a1_8h.html#a63f16d0b6c8fc7f5025833f762967316">06948</a> <span class="preprocessor">#define PORTJ_INT0_vect_num  98</span>
<a name="l06949"></a><a class="code" href="iox128a1_8h.html#a9be8ab9241f75f5d1bf63ff9217ea2d9">06949</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTJ_INT0_vect      _VECTOR(98)  </span><span class="comment">/* External Interrupt 0 */</span>
<a name="l06950"></a><a class="code" href="iox128a1_8h.html#a2bcade86e08382dd272daaea52557a5f">06950</a> <span class="preprocessor">#define PORTJ_INT1_vect_num  99</span>
<a name="l06951"></a><a class="code" href="iox128a1_8h.html#a6db27308b562ec4839aad6c8e04f2dba">06951</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTJ_INT1_vect      _VECTOR(99)  </span><span class="comment">/* External Interrupt 1 */</span>
<a name="l06952"></a>06952 
<a name="l06953"></a>06953 <span class="comment">/* PORTK interrupt vectors */</span>
<a name="l06954"></a><a class="code" href="iox128a1_8h.html#a2e407c5894c8c878abed58204053eaaa">06954</a> <span class="preprocessor">#define PORTK_INT0_vect_num  100</span>
<a name="l06955"></a><a class="code" href="iox128a1_8h.html#a7e55ce59f79f2fb506ba48cd3b6f1fee">06955</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTK_INT0_vect      _VECTOR(100)  </span><span class="comment">/* External Interrupt 0 */</span>
<a name="l06956"></a><a class="code" href="iox128a1_8h.html#ab4f4e5c54d38a56675cfdaee2fe3531a">06956</a> <span class="preprocessor">#define PORTK_INT1_vect_num  101</span>
<a name="l06957"></a><a class="code" href="iox128a1_8h.html#a31954e42a6ad375040920ecccaefb1b7">06957</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTK_INT1_vect      _VECTOR(101)  </span><span class="comment">/* External Interrupt 1 */</span>
<a name="l06958"></a>06958 
<a name="l06959"></a>06959 <span class="comment">/* PORTF interrupt vectors */</span>
<a name="l06960"></a><a class="code" href="iox128a1_8h.html#acfcb69accefae2b6fdf123e767650a8c">06960</a> <span class="preprocessor">#define PORTF_INT0_vect_num  104</span>
<a name="l06961"></a><a class="code" href="iox128a1_8h.html#ac91b77180ba0ebd6fea3b42dd7d0534d">06961</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTF_INT0_vect      _VECTOR(104)  </span><span class="comment">/* External Interrupt 0 */</span>
<a name="l06962"></a><a class="code" href="iox128a1_8h.html#a1a1f595bf1210597c351c59a72397efb">06962</a> <span class="preprocessor">#define PORTF_INT1_vect_num  105</span>
<a name="l06963"></a><a class="code" href="iox128a1_8h.html#a143ab8ece27c98c3bf5c8b147d698e10">06963</a> <span class="preprocessor"></span><span class="preprocessor">#define PORTF_INT1_vect      _VECTOR(105)  </span><span class="comment">/* External Interrupt 1 */</span>
<a name="l06964"></a>06964 
<a name="l06965"></a>06965 <span class="comment">/* TWIF interrupt vectors */</span>
<a name="l06966"></a><a class="code" href="iox128a1_8h.html#aaf167172290a87b5ae9720c2767b2a39">06966</a> <span class="preprocessor">#define TWIF_TWIS_vect_num  106</span>
<a name="l06967"></a><a class="code" href="iox128a1_8h.html#aa20614092706d53769b470063f6ea0b4">06967</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIF_TWIS_vect      _VECTOR(106)  </span><span class="comment">/* TWI Slave Interrupt */</span>
<a name="l06968"></a><a class="code" href="iox128a1_8h.html#ad51616185ed026927ddc6fd5ba049590">06968</a> <span class="preprocessor">#define TWIF_TWIM_vect_num  107</span>
<a name="l06969"></a><a class="code" href="iox128a1_8h.html#a6a12d8ac46fc93a2fd1d832ea5222c4b">06969</a> <span class="preprocessor"></span><span class="preprocessor">#define TWIF_TWIM_vect      _VECTOR(107)  </span><span class="comment">/* TWI Master Interrupt */</span>
<a name="l06970"></a>06970 
<a name="l06971"></a>06971 <span class="comment">/* TCF0 interrupt vectors */</span>
<a name="l06972"></a><a class="code" href="iox128a1_8h.html#ad31f701c719ab664af526701ed14016d">06972</a> <span class="preprocessor">#define TCF0_OVF_vect_num  108</span>
<a name="l06973"></a><a class="code" href="iox128a1_8h.html#a5ba934e06079d5402a7c1cc32621df63">06973</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF0_OVF_vect      _VECTOR(108)  </span><span class="comment">/* Overflow Interrupt */</span>
<a name="l06974"></a><a class="code" href="iox128a1_8h.html#a8fdc7ca39ffa5a7c576302594d14c316">06974</a> <span class="preprocessor">#define TCF0_ERR_vect_num  109</span>
<a name="l06975"></a><a class="code" href="iox128a1_8h.html#aeb2605e6c607a1dbe44accf6e1a4843d">06975</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF0_ERR_vect      _VECTOR(109)  </span><span class="comment">/* Error Interrupt */</span>
<a name="l06976"></a><a class="code" href="iox128a1_8h.html#a49ccee2fbee5c2170040a6d76c653858">06976</a> <span class="preprocessor">#define TCF0_CCA_vect_num  110</span>
<a name="l06977"></a><a class="code" href="iox128a1_8h.html#aab8db8576a492ed7b50c4e194ea6c7fd">06977</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF0_CCA_vect      _VECTOR(110)  </span><span class="comment">/* Compare or Capture A Interrupt */</span>
<a name="l06978"></a><a class="code" href="iox128a1_8h.html#ad346a330edb44005f8a5925db5126255">06978</a> <span class="preprocessor">#define TCF0_CCB_vect_num  111</span>
<a name="l06979"></a><a class="code" href="iox128a1_8h.html#ab0690109207323bf56750a0806ebf39b">06979</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF0_CCB_vect      _VECTOR(111)  </span><span class="comment">/* Compare or Capture B Interrupt */</span>
<a name="l06980"></a><a class="code" href="iox128a1_8h.html#a3818cea25e8fd7de2950531df8102723">06980</a> <span class="preprocessor">#define TCF0_CCC_vect_num  112</span>
<a name="l06981"></a><a class="code" href="iox128a1_8h.html#a893baca6bd291f084b3438958ea52d80">06981</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF0_CCC_vect      _VECTOR(112)  </span><span class="comment">/* Compare or Capture C Interrupt */</span>
<a name="l06982"></a><a class="code" href="iox128a1_8h.html#a2342a9d95a3667cabc77de1ebcea4384">06982</a> <span class="preprocessor">#define TCF0_CCD_vect_num  113</span>
<a name="l06983"></a><a class="code" href="iox128a1_8h.html#a4fc530500684776f6ab706514e5f45a6">06983</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF0_CCD_vect      _VECTOR(113)  </span><span class="comment">/* Compare or Capture D Interrupt */</span>
<a name="l06984"></a>06984 
<a name="l06985"></a>06985 <span class="comment">/* TCF1 interrupt vectors */</span>
<a name="l06986"></a><a class="code" href="iox128a1_8h.html#a38db61c75f1707030afcec2319b455f1">06986</a> <span class="preprocessor">#define TCF1_OVF_vect_num  114</span>
<a name="l06987"></a><a class="code" href="iox128a1_8h.html#a4abd4aaa8ad47afed841dd25c69e5807">06987</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF1_OVF_vect      _VECTOR(114)  </span><span class="comment">/* Overflow Interrupt */</span>
<a name="l06988"></a><a class="code" href="iox128a1_8h.html#a48b35bac85da32dd1834d5c4efa13872">06988</a> <span class="preprocessor">#define TCF1_ERR_vect_num  115</span>
<a name="l06989"></a><a class="code" href="iox128a1_8h.html#ab9e25933aab4253dfdc667c6b3db8e19">06989</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF1_ERR_vect      _VECTOR(115)  </span><span class="comment">/* Error Interrupt */</span>
<a name="l06990"></a><a class="code" href="iox128a1_8h.html#ac4d10642c05642a804023bcc12adfde9">06990</a> <span class="preprocessor">#define TCF1_CCA_vect_num  116</span>
<a name="l06991"></a><a class="code" href="iox128a1_8h.html#a132b8d328e69264aeb8203a93575119a">06991</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF1_CCA_vect      _VECTOR(116)  </span><span class="comment">/* Compare or Capture A Interrupt */</span>
<a name="l06992"></a><a class="code" href="iox128a1_8h.html#af2d17043683be5c1562374060092c8d0">06992</a> <span class="preprocessor">#define TCF1_CCB_vect_num  117</span>
<a name="l06993"></a><a class="code" href="iox128a1_8h.html#a92487bb54584428151496120dac920fe">06993</a> <span class="preprocessor"></span><span class="preprocessor">#define TCF1_CCB_vect      _VECTOR(117)  </span><span class="comment">/* Compare or Capture B Interrupt */</span>
<a name="l06994"></a>06994 
<a name="l06995"></a>06995 <span class="comment">/* SPIF interrupt vectors */</span>
<a name="l06996"></a><a class="code" href="iox128a1_8h.html#aea7b700f9a15b7de1d26b09bf40018dc">06996</a> <span class="preprocessor">#define SPIF_INT_vect_num  118</span>
<a name="l06997"></a><a class="code" href="iox128a1_8h.html#a1f9be9997cd81e9bc7078c628df8b014">06997</a> <span class="preprocessor"></span><span class="preprocessor">#define SPIF_INT_vect      _VECTOR(118)  </span><span class="comment">/* SPI Interrupt */</span>
<a name="l06998"></a>06998 
<a name="l06999"></a>06999 <span class="comment">/* USARTF0 interrupt vectors */</span>
<a name="l07000"></a><a class="code" href="iox128a1_8h.html#afa40a3a41dc1c95cf6e57eb175854236">07000</a> <span class="preprocessor">#define USARTF0_RXC_vect_num  119</span>
<a name="l07001"></a><a class="code" href="iox128a1_8h.html#a97bd0bf2ad2184b7eec81aedf89b38df">07001</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTF0_RXC_vect      _VECTOR(119)  </span><span class="comment">/* Reception Complete Interrupt */</span>
<a name="l07002"></a><a class="code" href="iox128a1_8h.html#ac7bca412c29a023502c3545476dbc65d">07002</a> <span class="preprocessor">#define USARTF0_DRE_vect_num  120</span>
<a name="l07003"></a><a class="code" href="iox128a1_8h.html#a41b01f5901d74190f42a2fa07a597e01">07003</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTF0_DRE_vect      _VECTOR(120)  </span><span class="comment">/* Data Register Empty Interrupt */</span>
<a name="l07004"></a><a class="code" href="iox128a1_8h.html#abf3dd9230d43bbbf72565cd1be14c7e0">07004</a> <span class="preprocessor">#define USARTF0_TXC_vect_num  121</span>
<a name="l07005"></a><a class="code" href="iox128a1_8h.html#a07122bb0f2e347b5c300570455a8972a">07005</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTF0_TXC_vect      _VECTOR(121)  </span><span class="comment">/* Transmission Complete Interrupt */</span>
<a name="l07006"></a>07006 
<a name="l07007"></a>07007 <span class="comment">/* USARTF1 interrupt vectors */</span>
<a name="l07008"></a><a class="code" href="iox128a1_8h.html#a31b21f49812cec6d4f3ec877ed5001d8">07008</a> <span class="preprocessor">#define USARTF1_RXC_vect_num  122</span>
<a name="l07009"></a><a class="code" href="iox128a1_8h.html#a043716f0f53dfed15349e4064b2f1df5">07009</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTF1_RXC_vect      _VECTOR(122)  </span><span class="comment">/* Reception Complete Interrupt */</span>
<a name="l07010"></a><a class="code" href="iox128a1_8h.html#afbbe9a2ffbde0b7a253fa901438afe52">07010</a> <span class="preprocessor">#define USARTF1_DRE_vect_num  123</span>
<a name="l07011"></a><a class="code" href="iox128a1_8h.html#a4224533c6df24c0c7632de639c59b40d">07011</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTF1_DRE_vect      _VECTOR(123)  </span><span class="comment">/* Data Register Empty Interrupt */</span>
<a name="l07012"></a><a class="code" href="iox128a1_8h.html#ad77f1c9a1489c9f0fb27bfc0141bab0f">07012</a> <span class="preprocessor">#define USARTF1_TXC_vect_num  124</span>
<a name="l07013"></a><a class="code" href="iox128a1_8h.html#a1e40b657785218c899861f5f713ab445">07013</a> <span class="preprocessor"></span><span class="preprocessor">#define USARTF1_TXC_vect      _VECTOR(124)  </span><span class="comment">/* Transmission Complete Interrupt */</span>
<a name="l07014"></a>07014 
<a name="l07015"></a>07015 
<a name="l07016"></a><a class="code" href="iox128a1_8h.html#a0a5f2a1032a84d9f541026869b4b7827">07016</a> <span class="preprocessor">#define _VECTOR_SIZE 4 </span><span class="comment">/* Size of individual vector. */</span>
<a name="l07017"></a><a class="code" href="iox128a1_8h.html#ac44cd2f091a6e899e93db1bb75bbcd40">07017</a> <span class="preprocessor">#define _VECTORS_SIZE (125 * _VECTOR_SIZE)</span>
<a name="l07018"></a>07018 <span class="preprocessor"></span>
<a name="l07019"></a>07019 
<a name="l07020"></a>07020 <span class="comment">/* ========== Constants ========== */</span>
<a name="l07021"></a>07021 
<a name="l07022"></a><a class="code" href="iox128a1_8h.html#a450b7e435e46bbf8f61e7c3de6530e50">07022</a> <span class="preprocessor">#define PROGMEM_START     (0x0000)</span>
<a name="l07023"></a><a class="code" href="iox128a1_8h.html#a417273bfdc3786b851ab3c7b4aa09f15">07023</a> <span class="preprocessor"></span><span class="preprocessor">#define PROGMEM_SIZE      (139264)</span>
<a name="l07024"></a><a class="code" href="iox128a1_8h.html#a8065ac6473b720ad36464596fc0f5f1a">07024</a> <span class="preprocessor"></span><span class="preprocessor">#define PROGMEM_PAGE_SIZE (512)</span>
<a name="l07025"></a><a class="code" href="iox128a1_8h.html#a5f93ffdce1ff9bb3160b1fd6b6513943">07025</a> <span class="preprocessor"></span><span class="preprocessor">#define PROGMEM_END       (PROGMEM_START + PROGMEM_SIZE - 1)</span>
<a name="l07026"></a>07026 <span class="preprocessor"></span>
<a name="l07027"></a><a class="code" href="iox128a1_8h.html#ab4b722000a454b4c28c49cbe8a7b36c7">07027</a> <span class="preprocessor">#define APP_SECTION_START     (0x0000)</span>
<a name="l07028"></a><a class="code" href="iox128a1_8h.html#a6ed0ca7dc32e4cdad4e92ebf278ccf87">07028</a> <span class="preprocessor"></span><span class="preprocessor">#define APP_SECTION_SIZE      (131072)</span>
<a name="l07029"></a><a class="code" href="iox128a1_8h.html#a0cd5f8d6f4686bd3a6c45c4fc10cd4ad">07029</a> <span class="preprocessor"></span><span class="preprocessor">#define APP_SECTION_PAGE_SIZE (512)</span>
<a name="l07030"></a><a class="code" href="iox128a1_8h.html#a2e0baceba4d6ceeb83b25c2ce7aa381b">07030</a> <span class="preprocessor"></span><span class="preprocessor">#define APP_SECTION_END       (APP_SECTION_START + APP_SECTION_SIZE - 1)</span>
<a name="l07031"></a>07031 <span class="preprocessor"></span>
<a name="l07032"></a><a class="code" href="iox128a1_8h.html#a27572df1c5b94bceb04b1d5932c18181">07032</a> <span class="preprocessor">#define APPTABLE_SECTION_START     (0x1E000)</span>
<a name="l07033"></a><a class="code" href="iox128a1_8h.html#a86f3d3a8a0cc54c9b77292405f23a082">07033</a> <span class="preprocessor"></span><span class="preprocessor">#define APPTABLE_SECTION_SIZE      (8192)</span>
<a name="l07034"></a><a class="code" href="iox128a1_8h.html#a577d427d38dade5f469daa21b0c7c66f">07034</a> <span class="preprocessor"></span><span class="preprocessor">#define APPTABLE_SECTION_PAGE_SIZE (512)</span>
<a name="l07035"></a><a class="code" href="iox128a1_8h.html#aaee2134212b25584abc89be3b98992d0">07035</a> <span class="preprocessor"></span><span class="preprocessor">#define APPTABLE_SECTION_END       (APPTABLE_SECTION_START + APPTABLE_SECTION_SIZE - 1)</span>
<a name="l07036"></a>07036 <span class="preprocessor"></span>
<a name="l07037"></a><a class="code" href="iox128a1_8h.html#a3c49682842dee9fc7dd3e34d21ca8b5b">07037</a> <span class="preprocessor">#define BOOT_SECTION_START     (0x20000)</span>
<a name="l07038"></a><a class="code" href="iox128a1_8h.html#a67f1e2df664978a9b21d15c03336238a">07038</a> <span class="preprocessor"></span><span class="preprocessor">#define BOOT_SECTION_SIZE      (8192)</span>
<a name="l07039"></a><a class="code" href="iox128a1_8h.html#abefa60a86671ff255d1012c1a50b2cfe">07039</a> <span class="preprocessor"></span><span class="preprocessor">#define BOOT_SECTION_PAGE_SIZE (512)</span>
<a name="l07040"></a><a class="code" href="iox128a1_8h.html#a4d9f253f726c24dd2cfacd76046a2cf9">07040</a> <span class="preprocessor"></span><span class="preprocessor">#define BOOT_SECTION_END       (BOOT_SECTION_START + BOOT_SECTION_SIZE - 1)</span>
<a name="l07041"></a>07041 <span class="preprocessor"></span>
<a name="l07042"></a><a class="code" href="iox128a1_8h.html#a08d074f57c8aa21295ed82d7d22aabb7">07042</a> <span class="preprocessor">#define DATAMEM_START     (0x0000)</span>
<a name="l07043"></a><a class="code" href="iox128a1_8h.html#a0fae83b57b26af29cb1f83a8f30f497c">07043</a> <span class="preprocessor"></span><span class="preprocessor">#define DATAMEM_SIZE      (16777216)</span>
<a name="l07044"></a><a class="code" href="iox128a1_8h.html#ad7f4ed7fe7a3463b180436fa9984b664">07044</a> <span class="preprocessor"></span><span class="preprocessor">#define DATAMEM_PAGE_SIZE (0)</span>
<a name="l07045"></a><a class="code" href="iox128a1_8h.html#a430688d85a35ab437ca7f6d4c6e65ea4">07045</a> <span class="preprocessor"></span><span class="preprocessor">#define DATAMEM_END       (DATAMEM_START + DATAMEM_SIZE - 1)</span>
<a name="l07046"></a>07046 <span class="preprocessor"></span>
<a name="l07047"></a><a class="code" href="iox128a1_8h.html#a8b9fe5f6406fae4ca793d215105e3d88">07047</a> <span class="preprocessor">#define IO_START     (0x0000)</span>
<a name="l07048"></a><a class="code" href="iox128a1_8h.html#ad2a9cf487b471119a07cba3db4bdf7d2">07048</a> <span class="preprocessor"></span><span class="preprocessor">#define IO_SIZE      (4096)</span>
<a name="l07049"></a><a class="code" href="iox128a1_8h.html#a8ae0ffce916f93b86364cb3be7709f0a">07049</a> <span class="preprocessor"></span><span class="preprocessor">#define IO_PAGE_SIZE (0)</span>
<a name="l07050"></a><a class="code" href="iox128a1_8h.html#a26f8c82c8655be09a32309b71bf65dcf">07050</a> <span class="preprocessor"></span><span class="preprocessor">#define IO_END       (IO_START + IO_SIZE - 1)</span>
<a name="l07051"></a>07051 <span class="preprocessor"></span>
<a name="l07052"></a><a class="code" href="iox128a1_8h.html#abaff93789675d0750ebf02fb708902c1">07052</a> <span class="preprocessor">#define MAPPED_EEPROM_START     (0x1000)</span>
<a name="l07053"></a><a class="code" href="iox128a1_8h.html#a18613502e7c26873b4a728e78e9be4d3">07053</a> <span class="preprocessor"></span><span class="preprocessor">#define MAPPED_EEPROM_SIZE      (2048)</span>
<a name="l07054"></a><a class="code" href="iox128a1_8h.html#a75d8257a7afd6481e56d639e4078b9d7">07054</a> <span class="preprocessor"></span><span class="preprocessor">#define MAPPED_EEPROM_PAGE_SIZE (0)</span>
<a name="l07055"></a><a class="code" href="iox128a1_8h.html#a47890b6854f2a8d61d265b8bea94e42a">07055</a> <span class="preprocessor"></span><span class="preprocessor">#define MAPPED_EEPROM_END       (MAPPED_EEPROM_START + MAPPED_EEPROM_SIZE - 1)</span>
<a name="l07056"></a>07056 <span class="preprocessor"></span>
<a name="l07057"></a><a class="code" href="iox128a1_8h.html#a74efe9fd00936718e2c14ffec81ae59c">07057</a> <span class="preprocessor">#define INTERNAL_SRAM_START     (0x2000)</span>
<a name="l07058"></a><a class="code" href="iox128a1_8h.html#ade3a32120fbd261d295a616d775b59cb">07058</a> <span class="preprocessor"></span><span class="preprocessor">#define INTERNAL_SRAM_SIZE      (8192)</span>
<a name="l07059"></a><a class="code" href="iox128a1_8h.html#a4f7dd5b264362d0c4660fd747bebb825">07059</a> <span class="preprocessor"></span><span class="preprocessor">#define INTERNAL_SRAM_PAGE_SIZE (0)</span>
<a name="l07060"></a><a class="code" href="iox128a1_8h.html#a39a69b1794aae9f157112de4720a34fa">07060</a> <span class="preprocessor"></span><span class="preprocessor">#define INTERNAL_SRAM_END       (INTERNAL_SRAM_START + INTERNAL_SRAM_SIZE - 1)</span>
<a name="l07061"></a>07061 <span class="preprocessor"></span>
<a name="l07062"></a><a class="code" href="iox128a1_8h.html#aa30a976fa476308fe7e1e71d18f8473f">07062</a> <span class="preprocessor">#define EXTERNAL_SRAM_START     (0x4000)</span>
<a name="l07063"></a><a class="code" href="iox128a1_8h.html#a1a823f3b202d67c5b14ac161e82d166f">07063</a> <span class="preprocessor"></span><span class="preprocessor">#define EXTERNAL_SRAM_SIZE      (16760832)</span>
<a name="l07064"></a><a class="code" href="iox128a1_8h.html#ae6706285e1d1ebf56d1070eb936e243b">07064</a> <span class="preprocessor"></span><span class="preprocessor">#define EXTERNAL_SRAM_PAGE_SIZE (0)</span>
<a name="l07065"></a><a class="code" href="iox128a1_8h.html#a35a59977236a4ed17c4056ee3bafae52">07065</a> <span class="preprocessor"></span><span class="preprocessor">#define EXTERNAL_SRAM_END       (EXTERNAL_SRAM_START + EXTERNAL_SRAM_SIZE - 1)</span>
<a name="l07066"></a>07066 <span class="preprocessor"></span>
<a name="l07067"></a><a class="code" href="iox128a1_8h.html#a19220ff77b3f420a71eddcfcb2534a52">07067</a> <span class="preprocessor">#define EEPROM_START     (0x0000)</span>
<a name="l07068"></a><a class="code" href="iox128a1_8h.html#ae3ef7bba113f663df6996f286b632a3f">07068</a> <span class="preprocessor"></span><span class="preprocessor">#define EEPROM_SIZE      (2048)</span>
<a name="l07069"></a><a class="code" href="iox128a1_8h.html#addfda15f5f3ec6f8f325f48be50c548a">07069</a> <span class="preprocessor"></span><span class="preprocessor">#define EEPROM_PAGE_SIZE (32)</span>
<a name="l07070"></a><a class="code" href="iox128a1_8h.html#adf9145e295206c9240dd45639b3257d8">07070</a> <span class="preprocessor"></span><span class="preprocessor">#define EEPROM_END       (EEPROM_START + EEPROM_SIZE - 1)</span>
<a name="l07071"></a>07071 <span class="preprocessor"></span>
<a name="l07072"></a><a class="code" href="iox128a1_8h.html#a5be50cc97ef10a228b75ccb2ae006f42">07072</a> <span class="preprocessor">#define FUSE_START     (0x0000)</span>
<a name="l07073"></a><a class="code" href="iox128a1_8h.html#ad7922b358d7aa131e42a3cdac756ab10">07073</a> <span class="preprocessor"></span><span class="preprocessor">#define FUSE_SIZE      (6)</span>
<a name="l07074"></a><a class="code" href="iox128a1_8h.html#aef78a2aa3bf3e09e20d4935f77e735dd">07074</a> <span class="preprocessor"></span><span class="preprocessor">#define FUSE_PAGE_SIZE (0)</span>
<a name="l07075"></a><a class="code" href="iox128a1_8h.html#a3e1eb15de3276bd1906b30dbc15b77f4">07075</a> <span class="preprocessor"></span><span class="preprocessor">#define FUSE_END       (FUSE_START + FUSE_SIZE - 1)</span>
<a name="l07076"></a>07076 <span class="preprocessor"></span>
<a name="l07077"></a><a class="code" href="iox128a1_8h.html#a5de367d5d0a7459eeb0368a20c24c573">07077</a> <span class="preprocessor">#define LOCKBIT_START     (0x0000)</span>
<a name="l07078"></a><a class="code" href="iox128a1_8h.html#a85316dd822e44bbe3bd916c803da3ede">07078</a> <span class="preprocessor"></span><span class="preprocessor">#define LOCKBIT_SIZE      (1)</span>
<a name="l07079"></a><a class="code" href="iox128a1_8h.html#ae14c0f00587f23170f0ed88f75597b61">07079</a> <span class="preprocessor"></span><span class="preprocessor">#define LOCKBIT_PAGE_SIZE (0)</span>
<a name="l07080"></a><a class="code" href="iox128a1_8h.html#a2907ba991512fb8ea7285355036b0962">07080</a> <span class="preprocessor"></span><span class="preprocessor">#define LOCKBIT_END       (LOCKBIT_START + LOCKBIT_SIZE - 1)</span>
<a name="l07081"></a>07081 <span class="preprocessor"></span>
<a name="l07082"></a><a class="code" href="iox128a1_8h.html#ac48c57991dbde758ea7fcb5372a6c666">07082</a> <span class="preprocessor">#define SIGNATURES_START     (0x0000)</span>
<a name="l07083"></a><a class="code" href="iox128a1_8h.html#a8c0ce4b658c261f90fddd017ae47f503">07083</a> <span class="preprocessor"></span><span class="preprocessor">#define SIGNATURES_SIZE      (3)</span>
<a name="l07084"></a><a class="code" href="iox128a1_8h.html#a021f116ec65dfd053fcbb9332c4643e9">07084</a> <span class="preprocessor"></span><span class="preprocessor">#define SIGNATURES_PAGE_SIZE (0)</span>
<a name="l07085"></a><a class="code" href="iox128a1_8h.html#ac9b976f78a0dac8a6996cbb31571044f">07085</a> <span class="preprocessor"></span><span class="preprocessor">#define SIGNATURES_END       (SIGNATURES_START + SIGNATURES_SIZE - 1)</span>
<a name="l07086"></a>07086 <span class="preprocessor"></span>
<a name="l07087"></a><a class="code" href="iox128a1_8h.html#a5883296b24aed42e97980b1eac3479b3">07087</a> <span class="preprocessor">#define USER_SIGNATURES_START     (0x0000)</span>
<a name="l07088"></a><a class="code" href="iox128a1_8h.html#a77a3bb8032472c66f2bb3ea1456c86ce">07088</a> <span class="preprocessor"></span><span class="preprocessor">#define USER_SIGNATURES_SIZE      (512)</span>
<a name="l07089"></a><a class="code" href="iox128a1_8h.html#a72b0baffb1edbb381e9e6027da4928cc">07089</a> <span class="preprocessor"></span><span class="preprocessor">#define USER_SIGNATURES_PAGE_SIZE (0)</span>
<a name="l07090"></a><a class="code" href="iox128a1_8h.html#ad2c85dc976ea9bea508b3678e155cc25">07090</a> <span class="preprocessor"></span><span class="preprocessor">#define USER_SIGNATURES_END       (USER_SIGNATURES_START + USER_SIGNATURES_SIZE - 1)</span>
<a name="l07091"></a>07091 <span class="preprocessor"></span>
<a name="l07092"></a><a class="code" href="iox128a1_8h.html#aea55e6b9eaea565e41f3376f4be25761">07092</a> <span class="preprocessor">#define PROD_SIGNATURES_START     (0x0000)</span>
<a name="l07093"></a><a class="code" href="iox128a1_8h.html#aa84c15943d2e984a8a8be1a76870828e">07093</a> <span class="preprocessor"></span><span class="preprocessor">#define PROD_SIGNATURES_SIZE      (52)</span>
<a name="l07094"></a><a class="code" href="iox128a1_8h.html#abfea8d7c9e8654700a2df9b63ee740c5">07094</a> <span class="preprocessor"></span><span class="preprocessor">#define PROD_SIGNATURES_PAGE_SIZE (0)</span>
<a name="l07095"></a><a class="code" href="iox128a1_8h.html#a7ad291d55b8a632e92091a330280cb7b">07095</a> <span class="preprocessor"></span><span class="preprocessor">#define PROD_SIGNATURES_END       (PROD_SIGNATURES_START + PROD_SIGNATURES_SIZE - 1)</span>
<a name="l07096"></a>07096 <span class="preprocessor"></span>
<a name="l07097"></a><a class="code" href="iox128a1_8h.html#a3ad792d7e0a6287cf7a69e3b7a27e75a">07097</a> <span class="preprocessor">#define FLASHEND     PROGMEM_END</span>
<a name="l07098"></a><a class="code" href="iox128a1_8h.html#a65251700a94ed648b0449a82093db857">07098</a> <span class="preprocessor"></span><span class="preprocessor">#define SPM_PAGESIZE PROGMEM_PAGE_SIZE</span>
<a name="l07099"></a><a class="code" href="iox128a1_8h.html#ac4624426dad58e7c577a617298446364">07099</a> <span class="preprocessor"></span><span class="preprocessor">#define RAMSTART     INTERNAL_SRAM_START</span>
<a name="l07100"></a><a class="code" href="iox128a1_8h.html#a885bcb8ad2d288a04e8befbb7103b134">07100</a> <span class="preprocessor"></span><span class="preprocessor">#define RAMSIZE      INTERNAL_SRAM_SIZE</span>
<a name="l07101"></a><a class="code" href="iox128a1_8h.html#a4c78844b4f96303aa43de64d92844d23">07101</a> <span class="preprocessor"></span><span class="preprocessor">#define RAMEND       INTERNAL_SRAM_END</span>
<a name="l07102"></a><a class="code" href="iox128a1_8h.html#a5b5e2d8fdcda2171c009313156ffce4d">07102</a> <span class="preprocessor"></span><span class="preprocessor">#define XRAMSTART    EXTERNAL_SRAM_START</span>
<a name="l07103"></a><a class="code" href="iox128a1_8h.html#a7f3d14ade2ef8ab131ae4d5f3100dfc6">07103</a> <span class="preprocessor"></span><span class="preprocessor">#define XRAMSIZE     EXTERNAL_SRAM_SIZE</span>
<a name="l07104"></a><a class="code" href="iox128a1_8h.html#abe39c6d68fe98509908a5915c52985ec">07104</a> <span class="preprocessor"></span><span class="preprocessor">#define XRAMEND      EXTERNAL_SRAM_END</span>
<a name="l07105"></a><a class="code" href="iox128a1_8h.html#af3977527a946231b3dd9f1b8cb1084a4">07105</a> <span class="preprocessor"></span><span class="preprocessor">#define E2END        EEPROM_END</span>
<a name="l07106"></a><a class="code" href="iox128a1_8h.html#a0f16eb41bdf379145a71f610857de310">07106</a> <span class="preprocessor"></span><span class="preprocessor">#define E2PAGESIZE   EEPROM_PAGE_SIZE</span>
<a name="l07107"></a>07107 <span class="preprocessor"></span>
<a name="l07108"></a>07108 
<a name="l07109"></a>07109 <span class="comment">/* ========== Fuses ========== */</span>
<a name="l07110"></a><a class="code" href="iox128a1_8h.html#af471b65bcba12474206641108dab56c5">07110</a> <span class="preprocessor">#define FUSE_MEMORY_SIZE 6</span>
<a name="l07111"></a>07111 <span class="preprocessor"></span>
<a name="l07112"></a>07112 <span class="comment">/* Fuse Byte 0 */</span>
<a name="l07113"></a><a class="code" href="iox128a1_8h.html#a8246f2c9a42de23406e9904d599c405a">07113</a> <span class="preprocessor">#define FUSE_JTAGUSERID0  (unsigned char)~_BV(0)  </span><span class="comment">/* JTAG User ID Bit 0 */</span>
<a name="l07114"></a><a class="code" href="iox128a1_8h.html#a28503f855bb2743f7b83a5808703bae8">07114</a> <span class="preprocessor">#define FUSE_JTAGUSERID1  (unsigned char)~_BV(1)  </span><span class="comment">/* JTAG User ID Bit 1 */</span>
<a name="l07115"></a><a class="code" href="iox128a1_8h.html#a7530e467b5947506669de6ed84db556d">07115</a> <span class="preprocessor">#define FUSE_JTAGUSERID2  (unsigned char)~_BV(2)  </span><span class="comment">/* JTAG User ID Bit 2 */</span>
<a name="l07116"></a><a class="code" href="iox128a1_8h.html#ad9ffa7746eac1da00ce1be8167b4ea87">07116</a> <span class="preprocessor">#define FUSE_JTAGUSERID3  (unsigned char)~_BV(3)  </span><span class="comment">/* JTAG User ID Bit 3 */</span>
<a name="l07117"></a><a class="code" href="iox128a1_8h.html#a9f3ef6a3632339fec71bf49c3ee2eb45">07117</a> <span class="preprocessor">#define FUSE_JTAGUSERID4  (unsigned char)~_BV(4)  </span><span class="comment">/* JTAG User ID Bit 4 */</span>
<a name="l07118"></a><a class="code" href="iox128a1_8h.html#ac1f2677dd696a6837cb4c4d10678832e">07118</a> <span class="preprocessor">#define FUSE_JTAGUSERID5  (unsigned char)~_BV(5)  </span><span class="comment">/* JTAG User ID Bit 5 */</span>
<a name="l07119"></a><a class="code" href="iox128a1_8h.html#a2fb09bbd60a0ac5df8f00faff2eae4ed">07119</a> <span class="preprocessor">#define FUSE_JTAGUSERID6  (unsigned char)~_BV(6)  </span><span class="comment">/* JTAG User ID Bit 6 */</span>
<a name="l07120"></a><a class="code" href="iox128a1_8h.html#a0b64ded415791769f5dcfd7b116d316e">07120</a> <span class="preprocessor">#define FUSE_JTAGUSERID7  (unsigned char)~_BV(7)  </span><span class="comment">/* JTAG User ID Bit 7 */</span>
<a name="l07121"></a><a class="code" href="iox128a1_8h.html#a7d866abd0253087355ba378a8ad9255f">07121</a> <span class="preprocessor">#define FUSE0_DEFAULT  (0xFF)</span>
<a name="l07122"></a>07122 <span class="preprocessor"></span>
<a name="l07123"></a>07123 <span class="comment">/* Fuse Byte 1 */</span>
<a name="l07124"></a><a class="code" href="iox128a1_8h.html#ae6b07f22f4a96f72b02b4faa9df96538">07124</a> <span class="preprocessor">#define FUSE_WDP0  (unsigned char)~_BV(0)  </span><span class="comment">/* Watchdog Timeout Period Bit 0 */</span>
<a name="l07125"></a><a class="code" href="iox128a1_8h.html#ab23c852efe8a6580b9ac23f1794a1cf1">07125</a> <span class="preprocessor">#define FUSE_WDP1  (unsigned char)~_BV(1)  </span><span class="comment">/* Watchdog Timeout Period Bit 1 */</span>
<a name="l07126"></a><a class="code" href="iox128a1_8h.html#a5efea9a3f7e85ac771c4556e43527ff7">07126</a> <span class="preprocessor">#define FUSE_WDP2  (unsigned char)~_BV(2)  </span><span class="comment">/* Watchdog Timeout Period Bit 2 */</span>
<a name="l07127"></a><a class="code" href="iox128a1_8h.html#a145c8adee47b2de536223036e8931cd3">07127</a> <span class="preprocessor">#define FUSE_WDP3  (unsigned char)~_BV(3)  </span><span class="comment">/* Watchdog Timeout Period Bit 3 */</span>
<a name="l07128"></a><a class="code" href="iox128a1_8h.html#a08e0e0c4262604a825a53a399b739c1f">07128</a> <span class="preprocessor">#define FUSE_WDWP0  (unsigned char)~_BV(4)  </span><span class="comment">/* Watchdog Window Timeout Period Bit 0 */</span>
<a name="l07129"></a><a class="code" href="iox128a1_8h.html#a49c84c53cf144c8e1e9cfc2ae6d6c0e9">07129</a> <span class="preprocessor">#define FUSE_WDWP1  (unsigned char)~_BV(5)  </span><span class="comment">/* Watchdog Window Timeout Period Bit 1 */</span>
<a name="l07130"></a><a class="code" href="iox128a1_8h.html#a6ad12045340d9758777f4c6b885609d9">07130</a> <span class="preprocessor">#define FUSE_WDWP2  (unsigned char)~_BV(6)  </span><span class="comment">/* Watchdog Window Timeout Period Bit 2 */</span>
<a name="l07131"></a><a class="code" href="iox128a1_8h.html#af445ecdbe5a60d101ac97c93cc8905dc">07131</a> <span class="preprocessor">#define FUSE_WDWP3  (unsigned char)~_BV(7)  </span><span class="comment">/* Watchdog Window Timeout Period Bit 3 */</span>
<a name="l07132"></a><a class="code" href="iox128a1_8h.html#a6fb3c1b9c870c46ec4dd8eed796e0c3c">07132</a> <span class="preprocessor">#define FUSE1_DEFAULT  (0xFF)</span>
<a name="l07133"></a>07133 <span class="preprocessor"></span>
<a name="l07134"></a>07134 <span class="comment">/* Fuse Byte 2 */</span>
<a name="l07135"></a><a class="code" href="iox128a1_8h.html#ac58fb3393ca311534adba2f42ee6c1d6">07135</a> <span class="preprocessor">#define FUSE_BODPD0  (unsigned char)~_BV(0)  </span><span class="comment">/* BOD Operation in Power-Down Mode Bit 0 */</span>
<a name="l07136"></a><a class="code" href="iox128a1_8h.html#a0ec036acb70451038d003bc4264bbbe9">07136</a> <span class="preprocessor">#define FUSE_BODPD1  (unsigned char)~_BV(1)  </span><span class="comment">/* BOD Operation in Power-Down Mode Bit 1 */</span>
<a name="l07137"></a><a class="code" href="iox128a1_8h.html#aeb0a23ebd0d416ca1027279fd4ce0558">07137</a> <span class="preprocessor">#define FUSE_BODACT0  (unsigned char)~_BV(2)  </span><span class="comment">/* BOD Operation in Active Mode Bit 0 */</span>
<a name="l07138"></a><a class="code" href="iox128a1_8h.html#aef1380465a3b8c10673069f51b4f2305">07138</a> <span class="preprocessor">#define FUSE_BODACT1  (unsigned char)~_BV(3)  </span><span class="comment">/* BOD Operation in Active Mode Bit 1 */</span>
<a name="l07139"></a><a class="code" href="iox128a1_8h.html#a25d59da73afd062b5776e6e570317bb6">07139</a> <span class="preprocessor">#define FUSE_BOOTRST  (unsigned char)~_BV(6)  </span><span class="comment">/* Boot Loader Section Reset Vector */</span>
<a name="l07140"></a><a class="code" href="iox128a1_8h.html#aabe219bff3348d6f76709ebed8595846">07140</a> <span class="preprocessor">#define FUSE_DVSDON  (unsigned char)~_BV(7)  </span><span class="comment">/* Spike Detector Enable */</span>
<a name="l07141"></a><a class="code" href="iox128a1_8h.html#a14112ace1934514b2bcc93672f4faa7d">07141</a> <span class="preprocessor">#define FUSE2_DEFAULT  (0xFF)</span>
<a name="l07142"></a>07142 <span class="preprocessor"></span>
<a name="l07143"></a>07143 <span class="comment">/* Fuse Byte 3 Reserved */</span>
<a name="l07144"></a>07144 
<a name="l07145"></a>07145 <span class="comment">/* Fuse Byte 4 */</span>
<a name="l07146"></a><a class="code" href="iox128a1_8h.html#a0c38bcf338d742d03e9a0a7d9498623a">07146</a> <span class="preprocessor">#define FUSE_JTAGEN  (unsigned char)~_BV(0)  </span><span class="comment">/* JTAG Interface Enable */</span>
<a name="l07147"></a><a class="code" href="iox128a1_8h.html#afe3da31062476fe19f8a34524a5752e0">07147</a> <span class="preprocessor">#define FUSE_WDLOCK  (unsigned char)~_BV(1)  </span><span class="comment">/* Watchdog Timer Lock */</span>
<a name="l07148"></a><a class="code" href="iox128a1_8h.html#a8e8af193808ea9a089313182fcd304e2">07148</a> <span class="preprocessor">#define FUSE_SUT0  (unsigned char)~_BV(2)  </span><span class="comment">/* Start-up Time Bit 0 */</span>
<a name="l07149"></a><a class="code" href="iox128a1_8h.html#ab12a450fde1443ecb1e9c9491f838b03">07149</a> <span class="preprocessor">#define FUSE_SUT1  (unsigned char)~_BV(3)  </span><span class="comment">/* Start-up Time Bit 1 */</span>
<a name="l07150"></a><a class="code" href="iox128a1_8h.html#a2582965cb3a4fc372dcba6f09aeca74f">07150</a> <span class="preprocessor">#define FUSE4_DEFAULT  (0xFF)</span>
<a name="l07151"></a>07151 <span class="preprocessor"></span>
<a name="l07152"></a>07152 <span class="comment">/* Fuse Byte 5 */</span>
<a name="l07153"></a><a class="code" href="iox128a1_8h.html#a94b0d362b1a3d2c740ff35932adff54b">07153</a> <span class="preprocessor">#define FUSE_BODLVL0  (unsigned char)~_BV(0)  </span><span class="comment">/* Brown Out Detection Voltage Level Bit 0 */</span>
<a name="l07154"></a><a class="code" href="iox128a1_8h.html#a9fc8a29893f79c828e1c956eba28ef2d">07154</a> <span class="preprocessor">#define FUSE_BODLVL1  (unsigned char)~_BV(1)  </span><span class="comment">/* Brown Out Detection Voltage Level Bit 1 */</span>
<a name="l07155"></a><a class="code" href="iox128a1_8h.html#a7cf23712371184cbae02cca357dce908">07155</a> <span class="preprocessor">#define FUSE_BODLVL2  (unsigned char)~_BV(2)  </span><span class="comment">/* Brown Out Detection Voltage Level Bit 2 */</span>
<a name="l07156"></a><a class="code" href="iox128a1_8h.html#ada96daf7b6748676a8a66bb4143c9055">07156</a> <span class="preprocessor">#define FUSE_EESAVE  (unsigned char)~_BV(3)  </span><span class="comment">/* Preserve EEPROM Through Chip Erase */</span>
<a name="l07157"></a><a class="code" href="iox128a1_8h.html#a3c23fd4e10c1ddc96abfb62234f20798">07157</a> <span class="preprocessor">#define FUSE5_DEFAULT  (0xFF)</span>
<a name="l07158"></a>07158 <span class="preprocessor"></span>
<a name="l07159"></a>07159 
<a name="l07160"></a>07160 <span class="comment">/* ========== Lock Bits ========== */</span>
<a name="l07161"></a><a class="code" href="iox128a1_8h.html#a19f55501bc96d40af3ecbe95d8585ad4">07161</a> <span class="preprocessor">#define __LOCK_BITS_EXIST</span>
<a name="l07162"></a><a class="code" href="iox128a1_8h.html#acb5eaab0d5d9e77a5b8035b85acf55ad">07162</a> <span class="preprocessor"></span><span class="preprocessor">#define __BOOT_LOCK_APPLICATION_TABLE_BITS_EXIST</span>
<a name="l07163"></a><a class="code" href="iox128a1_8h.html#a7a52d6f8b08d1dfee672a8fce6edd282">07163</a> <span class="preprocessor"></span><span class="preprocessor">#define __BOOT_LOCK_APPLICATION_BITS_EXIST</span>
<a name="l07164"></a><a class="code" href="iox128a1_8h.html#ad8a2c8cb5f72c50b878f8e53087d6474">07164</a> <span class="preprocessor"></span><span class="preprocessor">#define __BOOT_LOCK_BOOT_BITS_EXIST</span>
<a name="l07165"></a>07165 <span class="preprocessor"></span>
<a name="l07166"></a>07166 
<a name="l07167"></a>07167 <span class="comment">/* ========== Signature ========== */</span>
<a name="l07168"></a><a class="code" href="iox128a1_8h.html#a88ab9649b8863bbb2ee54943510fc200">07168</a> <span class="preprocessor">#define SIGNATURE_0 0x1E</span>
<a name="l07169"></a><a class="code" href="iox128a1_8h.html#a0724d8ecae4b807a1ffd70d67f572306">07169</a> <span class="preprocessor"></span><span class="preprocessor">#define SIGNATURE_1 0x97</span>
<a name="l07170"></a><a class="code" href="iox128a1_8h.html#a0c3e35552663c733732b9224710c4425">07170</a> <span class="preprocessor"></span><span class="preprocessor">#define SIGNATURE_2 0x4C</span>
<a name="l07171"></a>07171 <span class="preprocessor"></span>
<a name="l07172"></a>07172 
<a name="l07173"></a>07173 <span class="preprocessor">#endif </span><span class="comment">/* _AVR_ATxmega128A1_H_ */</span>
<a name="l07174"></a>07174 
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated on Wed Feb 16 2011 16:56:02 for GyroGlove by&#160;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.3 </small></address>
</body>
</html>
