Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu Oct 20 17:45:06 2022
| Host         : yuumi running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_control_sets -verbose -file fpga_top_wrapper_control_sets_placed.rpt
| Design       : fpga_top_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |            9 |
| No           | No                    | Yes                    |               2 |            2 |
| No           | Yes                   | No                     |               5 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              88 |           22 |
| Yes          | Yes                   | No                     |               6 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------+---------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                    Enable Signal                   |                        Set/Reset Signal                       | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+----------------------------------------------------+---------------------------------------------------------------+------------------+----------------+--------------+
|  fpga_top_i/processing_system7_0/inst/FCLK_CLK0 |                                                    | fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/u_CHECKER/O_FPGA_OUT |                1 |              1 |         1.00 |
|  fpga_top_i/processing_system7_0/inst/FCLK_CLK0 |                                                    | fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP[0]_i_2_n_0   |                2 |              2 |         1.00 |
|  fpga_top_i/processing_system7_0/inst/FCLK_CLK0 |                                                    | fpga_top_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                |                3 |              4 |         1.33 |
|  fpga_top_i/processing_system7_0/inst/FCLK_CLK0 | fpga_top_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en      | fpga_top_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear          |                1 |              6 |         6.00 |
| ~fpga_top_i/processing_system7_0/inst/FCLK_CLK0 |                                                    |                                                               |                3 |              6 |         2.00 |
|  fpga_top_i/processing_system7_0/inst/FCLK_CLK0 |                                                    |                                                               |                7 |             17 |         2.43 |
|  fpga_top_i/processing_system7_0/inst/FCLK_CLK0 | fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR      | fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP[0]_i_2_n_0   |                5 |             20 |         4.00 |
|  fpga_top_i/processing_system7_0/inst/FCLK_CLK0 | fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/ADDR_PAST | fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP[0]_i_2_n_0   |                5 |             20 |         4.00 |
|  fpga_top_i/processing_system7_0/inst/FCLK_CLK0 | fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_PAST  | fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP[0]_i_2_n_0   |                6 |             24 |         4.00 |
|  fpga_top_i/processing_system7_0/inst/FCLK_CLK0 | fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/RPT_RES   | fpga_top_i/LOGIC_TOP_0/inst/u_LOGIC_PROC/CLK_REP[0]_i_2_n_0   |                6 |             24 |         4.00 |
+-------------------------------------------------+----------------------------------------------------+---------------------------------------------------------------+------------------+----------------+--------------+


