INFO-FLOW: Workspace C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7 opened at Sat Aug 01 17:57:04 +0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.119 sec.
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.172 sec.
Command     ap_source done; 0.172 sec.
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.196 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.351 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_schedule -enable_dsp_full_reg=0 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_schedule -enable_dsp_full_reg=0
Execute       config_schedule -enable_dsp_full_reg=0 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute         get_clock_period -default -name=default 
Execute         config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     config_schedule -relax_ii_for_timing=false 
Execute     config_schedule -verbose=false 
Execute     config_bind -effort=medium 
Command   open_solution done; 1.639 sec.
Execute   set_part xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.138 sec.
Execute   create_clock -period 10 -name default 
Execute   config_sdx -target none 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     get_config_compile -pipeline_loops 
Execute     get_config_compile -name_max_length 
Execute     get_config_schedule -enable_dsp_full_reg 
Execute     get_config_rtl -register_reset_num 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_interface -m_axi_addr64 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute     set_clock_uncertainty default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_optimization_level 2 -vivado_phys_opt place -vivado_report_level 0 
Execute     get_config_export -vivado_impl_strategy 
Execute   config_schedule -effort medium -relax_ii_for_timing=0 
Execute   config_bind -effort medium 
Execute   source ./hls_proj/solution7/directives.tcl 
Execute     set_directive_expression_balance music/music_label6 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
Execute     set_directive_expression_balance reverse_bits/reverse_bits_label14 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
Execute     set_directive_expression_balance music/music_label15 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
Execute     set_directive_expression_balance music/music_label16 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
Execute     set_directive_dataflow func_pack 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'DATAFLOW' 
Execute     set_directive_inline qrf_vm 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'INLINE' 
Execute     set_directive_inline qrf_mm 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
Execute     set_directive_inline qrf_magnitude/Function_qrf_magnitude_real/Function_qrf_magnitude_real 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
Execute     set_directive_inline qrf_magnitude/Function_qrf_magnitude_complex/Function_qrf_magnitude_complex 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
Execute     set_directive_inline qrf_givens/Function_qrf_givens_real/Function_qrf_givens_real 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
Execute     set_directive_inline qrf_givens/Function_qrf_givens_complex/Function_qrf_givens_complex 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
Execute     set_directive_inline qrf_basic 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
Execute     set_directive_expression_balance qrf_givens/Function_qrf_givens_real/Function_qrf_givens_real 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
Execute     set_directive_expression_balance qrf_givens/Function_qrf_givens_complex/Function_qrf_givens_complex 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
Execute     set_directive_expression_balance qrf_magnitude/Function_qrf_magnitude_complex/Function_qrf_magnitude_complex 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
Execute     set_directive_expression_balance qrf_magnitude/Function_qrf_magnitude_real/Function_qrf_magnitude_real 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
Execute     set_directive_expression_balance qrf_mm 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
Execute     set_directive_expression_balance qrf_vm 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
Execute     set_directive_dataflow qrf_basic 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'DATAFLOW' 
Execute     set_directive_dataflow qrf_alt 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'DATAFLOW' 
Command   ap_source done; 0.103 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'src/music.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling src/music.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted src/music.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "src/music.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E src/music.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.pp.0.cpp
Command       clang done; 1.761 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.588 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.pp.0.cpp"  -o "C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.pp.0.cpp -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/useless.bc
Command       clang done; 4.599 sec.
INFO-FLOW: Done: GCC PP time: 7.9 seconds per iteration
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'DATAFLOW' 
Execute       source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'INLINE' 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'EXPRESSION_BALANCE' balance=positionBooleanCmd 
INFO-FLOW: Setting directive 'DATAFLOW' 
INFO-FLOW: Setting directive 'DATAFLOW' 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.pp.0.cpp std=gnu++98 -directive=C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.516 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.pp.0.cpp std=gnu++98 -directive=C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/all.directive.json -quiet -fix-errors C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.671 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/xilinx-dataflow-lawyer.music.pp.0.cpp.diag.yml C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/xilinx-dataflow-lawyer.music.pp.0.cpp.out.log 2> C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/xilinx-dataflow-lawyer.music.pp.0.cpp.err.log 
Command       ap_eval done; 0.891 sec.
Execute       source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: src/music.cpp:273:2
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:451:7
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:566:5
Execute       send_msg_by_id WARNING @200-471@%s%s 3 src/music.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file src/music.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/tidy-3.1.music.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/tidy-3.1.music.pp.0.cpp.out.log 2> C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/tidy-3.1.music.pp.0.cpp.err.log 
Command         ap_eval done; 3.089 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/xilinx-legacy-rewriter.music.pp.0.cpp.out.log 2> C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/xilinx-legacy-rewriter.music.pp.0.cpp.err.log 
Command         ap_eval done; 0.943 sec.
Command       tidy_31 done; 4.148 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 7.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 3.019 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.bc
Command       clang done; 4.815 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.g.bc -hls-opt -except-internalize music -LC:/Xilinx/Vivado/2019.1/win64/lib -lhlsm -lhlsmc++ -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/a.g 
Command       llvm-ld done; 2.012 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 185.164 ; gain = 94.348
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 185.164 ; gain = 94.348
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/a.pp.bc -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.294 sec.
Execute         llvm-ld C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2019.1/win64/lib -lfloatconversion -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.378 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top music -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/a.g.0.bc -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'reverse_bits' into 'bit_reverse' (src/music.cpp:138).
INFO: [XFORM 203-603] Inlining function 'bit_reverse' into 'fft_streaming' (src/music.cpp:272).
Command         transform done; 6.56 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:39 . Memory (MB): peak = 214.535 ; gain = 123.719
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/a.g.1.bc -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.336 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/a.g.2.prechk.bc -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.183 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:39 . Memory (MB): peak = 245.453 ; gain = 154.637
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/a.g.1.bc to C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/a.o.1.bc -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'P_sm.data' (src/music.cpp:282).
INFO: [HLS 200-489] Unrolling loop 'stage_loop' (src/music.cpp:274) in function 'fft_streaming' completely with a factor of 9.
INFO: [XFORM 203-101] Partitioning array 'Stage_R' (src/music.cpp:268) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Stage_I' (src/music.cpp:268) in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop upper bound from 1024 to 1 for loop 'dft_loop' in function 'fft_stage'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'dft_loop' in function 'fft_stage'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (src/music.cpp:137) to a process function for dataflow in function 'fft_streaming'.
WARNING: [XFORM 203-713] All the elements of global array 'Stage_R[0]'  should be updated in process function 'fft_streaming_Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Stage_I[0]'  should be updated in process function 'fft_streaming_Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Stage_R[1]' should be updated in process function 'fft_stage.118', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Stage_I[1]' should be updated in process function 'fft_stage.118', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Stage_R[2]' should be updated in process function 'fft_stage.119', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Stage_I[2]' should be updated in process function 'fft_stage.119', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Stage_R[3]' should be updated in process function 'fft_stage.120', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Stage_I[3]' should be updated in process function 'fft_stage.120', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Stage_R[4]' should be updated in process function 'fft_stage.121', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Stage_I[4]' should be updated in process function 'fft_stage.121', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Stage_R[5]' should be updated in process function 'fft_stage.122', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Stage_I[5]' should be updated in process function 'fft_stage.122', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Stage_R[6]' should be updated in process function 'fft_stage.123', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Stage_I[6]' should be updated in process function 'fft_stage.123', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Stage_R[7]' should be updated in process function 'fft_stage.124', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Stage_I[7]' should be updated in process function 'fft_stage.124', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Stage_R[8]' should be updated in process function 'fft_stage.125', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Stage_I[8]' should be updated in process function 'fft_stage.125', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Stage_R[9]' should be updated in process function 'fft_stage.126', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'Stage_I[9]' should be updated in process function 'fft_stage.126', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'OUT_R' should be updated in process function 'fft_stage', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'OUT_I' should be updated in process function 'fft_stage', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_streaming', detected/extracted 11 process function(s): 
	 'fft_streaming_Loop_1_proc'
	 'fft_stage.118'
	 'fft_stage.119'
	 'fft_stage.120'
	 'fft_stage.121'
	 'fft_stage.122'
	 'fft_stage.123'
	 'fft_stage.124'
	 'fft_stage.125'
	 'fft_stage.126'
	 'fft_stage'.
Command         transform done; 0.914 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/a.o.1.tmp.bc -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/a.o.2.bc -f -phase presyn 
WARNING: [XFORM 203-561] Updating loop upper bound from 1024 to 2 for loop 'dft_loop' in function 'fft_stage.126'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2 for loop 'dft_loop' in function 'fft_stage.126'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1024 to 4 for loop 'dft_loop' in function 'fft_stage.125'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 4 for loop 'dft_loop' in function 'fft_stage.125'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1024 to 8 for loop 'dft_loop' in function 'fft_stage.124'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 8 for loop 'dft_loop' in function 'fft_stage.124'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1024 to 16 for loop 'dft_loop' in function 'fft_stage.123'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'dft_loop' in function 'fft_stage.123'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1024 to 32 for loop 'dft_loop' in function 'fft_stage.122'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 32 for loop 'dft_loop' in function 'fft_stage.122'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1024 to 64 for loop 'dft_loop' in function 'fft_stage.121'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 64 for loop 'dft_loop' in function 'fft_stage.121'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1024 to 128 for loop 'dft_loop' in function 'fft_stage.120'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 128 for loop 'dft_loop' in function 'fft_stage.120'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1024 to 256 for loop 'dft_loop' in function 'fft_stage.119'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 256 for loop 'dft_loop' in function 'fft_stage.119'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1024 to 512 for loop 'dft_loop' in function 'fft_stage.118'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 512 for loop 'dft_loop' in function 'fft_stage.118'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'butterfly_loop' in function 'fft_stage'.
Command         transform done; 0.832 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:41 . Memory (MB): peak = 311.141 ; gain = 220.324
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/a.o.2.bc -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'butterfly_loop' (src/music.cpp:181:36) in function 'fft_stage.126'.
INFO: [XFORM 203-541] Flattening a loop nest 'butterfly_loop' (src/music.cpp:181:36) in function 'fft_stage.125'.
INFO: [XFORM 203-541] Flattening a loop nest 'butterfly_loop' (src/music.cpp:181:36) in function 'fft_stage.124'.
INFO: [XFORM 203-541] Flattening a loop nest 'butterfly_loop' (src/music.cpp:181:36) in function 'fft_stage.123'.
INFO: [XFORM 203-541] Flattening a loop nest 'butterfly_loop' (src/music.cpp:181:36) in function 'fft_stage.122'.
INFO: [XFORM 203-541] Flattening a loop nest 'butterfly_loop' (src/music.cpp:181:36) in function 'fft_stage.121'.
INFO: [XFORM 203-541] Flattening a loop nest 'butterfly_loop' (src/music.cpp:181:36) in function 'fft_stage.120'.
INFO: [XFORM 203-541] Flattening a loop nest 'butterfly_loop' (src/music.cpp:181:36) in function 'fft_stage.119'.
INFO: [XFORM 203-541] Flattening a loop nest 'butterfly_loop' (src/music.cpp:181:36) in function 'fft_stage.118'.
WARNING: [XFORM 203-631] Renaming function 'fft_streaming_Loop_1_proc' to 'fft_streaming_Loop_1' (src/music.cpp:268)
Command         transform done; 1.308 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:42 . Memory (MB): peak = 427.395 ; gain = 336.578
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 11.872 sec.
Command     elaborate done; 39.665 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'music' ...
Execute       ap_set_top_model music 
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.118' to 'fft_stage_118'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.119' to 'fft_stage_119'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.120' to 'fft_stage_120'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.121' to 'fft_stage_121'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.122' to 'fft_stage_122'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.123' to 'fft_stage_123'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.124' to 'fft_stage_124'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.125' to 'fft_stage_125'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.126' to 'fft_stage_126'.
Execute       get_model_list music -filter all-wo-channel -topdown 
Execute       preproc_iomode -model music 
Execute       preproc_iomode -model fft_streaming 
Execute       preproc_iomode -model fft_stage 
Execute       preproc_iomode -model fft_stage.126 
Execute       preproc_iomode -model fft_stage.125 
Execute       preproc_iomode -model fft_stage.124 
Execute       preproc_iomode -model fft_stage.123 
Execute       preproc_iomode -model fft_stage.122 
Execute       preproc_iomode -model fft_stage.121 
Execute       preproc_iomode -model fft_stage.120 
Execute       preproc_iomode -model fft_stage.119 
Execute       preproc_iomode -model fft_stage.118 
Execute       preproc_iomode -model fft_streaming_Loop_1 
Execute       get_model_list music -filter all-wo-channel 
INFO-FLOW: Model list for configure: fft_streaming_Loop_1 fft_stage.118 fft_stage.119 fft_stage.120 fft_stage.121 fft_stage.122 fft_stage.123 fft_stage.124 fft_stage.125 fft_stage.126 fft_stage fft_streaming music
INFO-FLOW: Configuring Module : fft_streaming_Loop_1 ...
Execute       set_default_model fft_streaming_Loop_1 
Execute       apply_spec_resource_limit fft_streaming_Loop_1 
INFO-FLOW: Configuring Module : fft_stage.118 ...
Execute       set_default_model fft_stage.118 
Execute       apply_spec_resource_limit fft_stage.118 
INFO-FLOW: Configuring Module : fft_stage.119 ...
Execute       set_default_model fft_stage.119 
Execute       apply_spec_resource_limit fft_stage.119 
INFO-FLOW: Configuring Module : fft_stage.120 ...
Execute       set_default_model fft_stage.120 
Execute       apply_spec_resource_limit fft_stage.120 
INFO-FLOW: Configuring Module : fft_stage.121 ...
Execute       set_default_model fft_stage.121 
Execute       apply_spec_resource_limit fft_stage.121 
INFO-FLOW: Configuring Module : fft_stage.122 ...
Execute       set_default_model fft_stage.122 
Execute       apply_spec_resource_limit fft_stage.122 
INFO-FLOW: Configuring Module : fft_stage.123 ...
Execute       set_default_model fft_stage.123 
Execute       apply_spec_resource_limit fft_stage.123 
INFO-FLOW: Configuring Module : fft_stage.124 ...
Execute       set_default_model fft_stage.124 
Execute       apply_spec_resource_limit fft_stage.124 
INFO-FLOW: Configuring Module : fft_stage.125 ...
Execute       set_default_model fft_stage.125 
Execute       apply_spec_resource_limit fft_stage.125 
INFO-FLOW: Configuring Module : fft_stage.126 ...
Execute       set_default_model fft_stage.126 
Execute       apply_spec_resource_limit fft_stage.126 
INFO-FLOW: Configuring Module : fft_stage ...
Execute       set_default_model fft_stage 
Execute       apply_spec_resource_limit fft_stage 
INFO-FLOW: Configuring Module : fft_streaming ...
Execute       set_default_model fft_streaming 
Execute       apply_spec_resource_limit fft_streaming 
INFO-FLOW: Configuring Module : music ...
Execute       set_default_model music 
Execute       apply_spec_resource_limit music 
INFO-FLOW: Model list for preprocess: fft_streaming_Loop_1 fft_stage.118 fft_stage.119 fft_stage.120 fft_stage.121 fft_stage.122 fft_stage.123 fft_stage.124 fft_stage.125 fft_stage.126 fft_stage fft_streaming music
INFO-FLOW: Preprocessing Module: fft_streaming_Loop_1 ...
Execute       set_default_model fft_streaming_Loop_1 
Execute       cdfg_preprocess -model fft_streaming_Loop_1 
Execute       rtl_gen_preprocess fft_streaming_Loop_1 
INFO-FLOW: Preprocessing Module: fft_stage.118 ...
Execute       set_default_model fft_stage.118 
Execute       cdfg_preprocess -model fft_stage.118 
Execute       rtl_gen_preprocess fft_stage.118 
INFO-FLOW: Preprocessing Module: fft_stage.119 ...
Execute       set_default_model fft_stage.119 
Execute       cdfg_preprocess -model fft_stage.119 
Execute       rtl_gen_preprocess fft_stage.119 
INFO-FLOW: Preprocessing Module: fft_stage.120 ...
Execute       set_default_model fft_stage.120 
Execute       cdfg_preprocess -model fft_stage.120 
Execute       rtl_gen_preprocess fft_stage.120 
INFO-FLOW: Preprocessing Module: fft_stage.121 ...
Execute       set_default_model fft_stage.121 
Execute       cdfg_preprocess -model fft_stage.121 
Execute       rtl_gen_preprocess fft_stage.121 
INFO-FLOW: Preprocessing Module: fft_stage.122 ...
Execute       set_default_model fft_stage.122 
Execute       cdfg_preprocess -model fft_stage.122 
Execute       rtl_gen_preprocess fft_stage.122 
INFO-FLOW: Preprocessing Module: fft_stage.123 ...
Execute       set_default_model fft_stage.123 
Execute       cdfg_preprocess -model fft_stage.123 
Execute       rtl_gen_preprocess fft_stage.123 
INFO-FLOW: Preprocessing Module: fft_stage.124 ...
Execute       set_default_model fft_stage.124 
Execute       cdfg_preprocess -model fft_stage.124 
Execute       rtl_gen_preprocess fft_stage.124 
INFO-FLOW: Preprocessing Module: fft_stage.125 ...
Execute       set_default_model fft_stage.125 
Execute       cdfg_preprocess -model fft_stage.125 
Execute       rtl_gen_preprocess fft_stage.125 
INFO-FLOW: Preprocessing Module: fft_stage.126 ...
Execute       set_default_model fft_stage.126 
Execute       cdfg_preprocess -model fft_stage.126 
Execute       rtl_gen_preprocess fft_stage.126 
INFO-FLOW: Preprocessing Module: fft_stage ...
Execute       set_default_model fft_stage 
Execute       cdfg_preprocess -model fft_stage 
Execute       rtl_gen_preprocess fft_stage 
INFO-FLOW: Preprocessing Module: fft_streaming ...
Execute       set_default_model fft_streaming 
Execute       cdfg_preprocess -model fft_streaming 
Execute       rtl_gen_preprocess fft_streaming 
INFO-FLOW: Preprocessing Module: music ...
Execute       set_default_model music 
Execute       cdfg_preprocess -model music 
Execute       rtl_gen_preprocess music 
INFO-FLOW: Model list for synthesis: fft_streaming_Loop_1 fft_stage.118 fft_stage.119 fft_stage.120 fft_stage.121 fft_stage.122 fft_stage.123 fft_stage.124 fft_stage.125 fft_stage.126 fft_stage fft_streaming music
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_streaming_Loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_streaming_Loop_1 
Execute       schedule -model fft_streaming_Loop_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.49 seconds; current allocated memory: 368.925 MB.
Execute       syn_report -verbosereport -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_streaming_Loop_1.verbose.sched.rpt 
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
Execute       db_write -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_streaming_Loop_1.sched.adb -f 
INFO-FLOW: Finish scheduling fft_streaming_Loop_1.
Execute       set_default_model fft_streaming_Loop_1 
Execute       bind -model fft_streaming_Loop_1 
BIND OPTION: effort=medium
BIND OPTION: model=fft_streaming_Loop_1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 369.096 MB.
Execute       syn_report -verbosereport -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_streaming_Loop_1.verbose.bind.rpt 
Execute       db_write -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_streaming_Loop_1.bind.adb -f 
INFO-FLOW: Finish binding fft_streaming_Loop_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.118 
Execute       schedule -model fft_stage.118 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'butterfly_loop_dft_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 18.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.101 sec.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 369.281 MB.
Execute       syn_report -verbosereport -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_118.verbose.sched.rpt 
Execute       db_write -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_118.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.118.
Execute       set_default_model fft_stage.118 
Execute       bind -model fft_stage.118 
BIND OPTION: effort=medium
BIND OPTION: model=fft_stage.118
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 369.535 MB.
Execute       syn_report -verbosereport -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_118.verbose.bind.rpt 
Execute       db_write -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_118.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.118.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.119 
Execute       schedule -model fft_stage.119 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'butterfly_loop_dft_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 18.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.123 sec.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 369.737 MB.
Execute       syn_report -verbosereport -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_119.verbose.sched.rpt 
Execute       db_write -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_119.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.119.
Execute       set_default_model fft_stage.119 
Execute       bind -model fft_stage.119 
BIND OPTION: effort=medium
BIND OPTION: model=fft_stage.119
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 370.060 MB.
Execute       syn_report -verbosereport -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_119.verbose.bind.rpt 
Execute       db_write -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_119.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.119.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.120 
Execute       schedule -model fft_stage.120 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'butterfly_loop_dft_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 18.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.122 sec.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 370.246 MB.
Execute       syn_report -verbosereport -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_120.verbose.sched.rpt 
Execute       db_write -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_120.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.120.
Execute       set_default_model fft_stage.120 
Execute       bind -model fft_stage.120 
BIND OPTION: effort=medium
BIND OPTION: model=fft_stage.120
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.336 sec.
INFO: [HLS 200-111]  Elapsed time: 0.519 seconds; current allocated memory: 370.570 MB.
Execute       syn_report -verbosereport -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_120.verbose.bind.rpt 
Execute       db_write -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_120.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.120.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.121 
Execute       schedule -model fft_stage.121 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'butterfly_loop_dft_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 18.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.121 sec.
INFO: [HLS 200-111]  Elapsed time: 0.362 seconds; current allocated memory: 370.808 MB.
Execute       syn_report -verbosereport -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_121.verbose.sched.rpt 
Execute       db_write -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_121.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.121.
Execute       set_default_model fft_stage.121 
Execute       bind -model fft_stage.121 
BIND OPTION: effort=medium
BIND OPTION: model=fft_stage.121
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 371.131 MB.
Execute       syn_report -verbosereport -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_121.verbose.bind.rpt 
Execute       db_write -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_121.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.121.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.122 
Execute       schedule -model fft_stage.122 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'butterfly_loop_dft_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 18.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.121 sec.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 371.317 MB.
Execute       syn_report -verbosereport -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_122.verbose.sched.rpt 
Execute       db_write -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_122.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.122.
Execute       set_default_model fft_stage.122 
Execute       bind -model fft_stage.122 
BIND OPTION: effort=medium
BIND OPTION: model=fft_stage.122
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 371.640 MB.
Execute       syn_report -verbosereport -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_122.verbose.bind.rpt 
Execute       db_write -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_122.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.122.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.123 
Execute       schedule -model fft_stage.123 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'butterfly_loop_dft_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 18.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.125 sec.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 371.842 MB.
Execute       syn_report -verbosereport -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_123.verbose.sched.rpt 
Execute       db_write -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_123.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.123.
Execute       set_default_model fft_stage.123 
Execute       bind -model fft_stage.123 
BIND OPTION: effort=medium
BIND OPTION: model=fft_stage.123
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 372.165 MB.
Execute       syn_report -verbosereport -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_123.verbose.bind.rpt 
Execute       db_write -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_123.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.123.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.124 
Execute       schedule -model fft_stage.124 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'butterfly_loop_dft_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 18.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.121 sec.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 372.388 MB.
Execute       syn_report -verbosereport -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_124.verbose.sched.rpt 
Execute       db_write -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_124.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.124.
Execute       set_default_model fft_stage.124 
Execute       bind -model fft_stage.124 
BIND OPTION: effort=medium
BIND OPTION: model=fft_stage.124
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 372.711 MB.
Execute       syn_report -verbosereport -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_124.verbose.bind.rpt 
Execute       db_write -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_124.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.124.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.125 
Execute       schedule -model fft_stage.125 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'butterfly_loop_dft_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 18.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.124 sec.
INFO: [HLS 200-111]  Elapsed time: 2.489 seconds; current allocated memory: 372.913 MB.
Execute       syn_report -verbosereport -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_125.verbose.sched.rpt 
Execute       db_write -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_125.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.125.
Execute       set_default_model fft_stage.125 
Execute       bind -model fft_stage.125 
BIND OPTION: effort=medium
BIND OPTION: model=fft_stage.125
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 373.237 MB.
Execute       syn_report -verbosereport -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_125.verbose.bind.rpt 
Execute       db_write -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_125.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.125.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage.126 
Execute       schedule -model fft_stage.126 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'butterfly_loop_dft_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 18.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.127 sec.
INFO: [HLS 200-111]  Elapsed time: 0.392 seconds; current allocated memory: 373.437 MB.
Execute       syn_report -verbosereport -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_126.verbose.sched.rpt 
Execute       db_write -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_126.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.126.
Execute       set_default_model fft_stage.126 
Execute       bind -model fft_stage.126 
BIND OPTION: effort=medium
BIND OPTION: model=fft_stage.126
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 373.757 MB.
Execute       syn_report -verbosereport -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_126.verbose.bind.rpt 
Execute       db_write -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_126.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.126.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_stage 
Execute       schedule -model fft_stage 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'butterfly_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 18.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.117 sec.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 373.950 MB.
Execute       syn_report -verbosereport -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage.verbose.sched.rpt 
Execute       db_write -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage.sched.adb -f 
INFO-FLOW: Finish scheduling fft_stage.
Execute       set_default_model fft_stage 
Execute       bind -model fft_stage 
BIND OPTION: effort=medium
BIND OPTION: model=fft_stage
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 374.215 MB.
Execute       syn_report -verbosereport -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage.verbose.bind.rpt 
Execute       db_write -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage.bind.adb -f 
INFO-FLOW: Finish binding fft_stage.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_streaming 
Execute       schedule -model fft_streaming 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 374.328 MB.
Execute       syn_report -verbosereport -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_streaming.verbose.sched.rpt 
Execute       db_write -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_streaming.sched.adb -f 
INFO-FLOW: Finish scheduling fft_streaming.
Execute       set_default_model fft_streaming 
Execute       bind -model fft_streaming 
BIND OPTION: effort=medium
BIND OPTION: model=fft_streaming
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.941 sec.
INFO: [HLS 200-111]  Elapsed time: 1.058 seconds; current allocated memory: 374.667 MB.
Execute       syn_report -verbosereport -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_streaming.verbose.bind.rpt 
Command       syn_report done; 0.365 sec.
Execute       db_write -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_streaming.bind.adb -f 
INFO-FLOW: Finish binding fft_streaming.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'music' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model music 
Execute       schedule -model music 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.589 seconds; current allocated memory: 375.077 MB.
Execute       syn_report -verbosereport -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.verbose.sched.rpt 
Execute       db_write -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.sched.adb -f 
INFO-FLOW: Finish scheduling music.
Execute       set_default_model music 
Execute       bind -model music 
BIND OPTION: effort=medium
BIND OPTION: model=music
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.238 sec.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 375.531 MB.
Execute       syn_report -verbosereport -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.verbose.bind.rpt 
Command       syn_report done; 0.472 sec.
Execute       db_write -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.bind.adb -f 
INFO-FLOW: Finish binding music.
Execute       get_model_list music -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess fft_streaming_Loop_1 
Execute       rtl_gen_preprocess fft_stage.118 
Execute       rtl_gen_preprocess fft_stage.119 
Execute       rtl_gen_preprocess fft_stage.120 
Execute       rtl_gen_preprocess fft_stage.121 
Execute       rtl_gen_preprocess fft_stage.122 
Execute       rtl_gen_preprocess fft_stage.123 
Execute       rtl_gen_preprocess fft_stage.124 
Execute       rtl_gen_preprocess fft_stage.125 
Execute       rtl_gen_preprocess fft_stage.126 
Execute       rtl_gen_preprocess fft_stage 
Execute       rtl_gen_preprocess fft_streaming 
Execute       rtl_gen_preprocess music 
INFO-FLOW: Model list for RTL generation: fft_streaming_Loop_1 fft_stage.118 fft_stage.119 fft_stage.120 fft_stage.121 fft_stage.122 fft_stage.123 fft_stage.124 fft_stage.125 fft_stage.126 fft_stage fft_streaming music
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_streaming_Loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_streaming_Loop_1 -vendor xilinx -mg_file C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_streaming_Loop_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_streaming_Loop_1'.
INFO: [HLS 200-111]  Elapsed time: 0.674 seconds; current allocated memory: 375.916 MB.
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_streaming_Loop_1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/systemc/fft_streaming_Loop_1 -synmodules fft_streaming_Loop_1 fft_stage.118 fft_stage.119 fft_stage.120 fft_stage.121 fft_stage.122 fft_stage.123 fft_stage.124 fft_stage.125 fft_stage.126 fft_stage fft_streaming music 
Execute       gen_rtl fft_streaming_Loop_1 -style xilinx -f -lang vhdl -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/vhdl/fft_streaming_Loop_1 
Execute       gen_rtl fft_streaming_Loop_1 -style xilinx -f -lang vlog -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/verilog/fft_streaming_Loop_1 
Execute       syn_report -csynth -model fft_streaming_Loop_1 -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/report/fft_streaming_Loop_1_csynth.rpt 
Execute       syn_report -rtlxml -model fft_streaming_Loop_1 -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/report/fft_streaming_Loop_1_csynth.xml 
Execute       syn_report -verbosereport -model fft_streaming_Loop_1 -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_streaming_Loop_1.verbose.rpt 
Execute       db_write -model fft_streaming_Loop_1 -f -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_streaming_Loop_1.adb 
Execute       gen_tb_info fft_streaming_Loop_1 -p C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_streaming_Loop_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_stage.118 -vendor xilinx -mg_file C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_118.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'music_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'music_faddfsub_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_fsub_32ns_32ns_32_5_full_dsp_1' to 'music_fsub_32ns_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_fadd_32ns_32ns_32_5_full_dsp_1' to 'music_fadd_32ns_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'music_fmul_32ns_32ns_32_4_max_dsp_1' to 'music_fmul_32ns_3eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'music_fadd_32ns_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_faddfsub_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fmul_32ns_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fsub_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_118'.
Command       create_rtl_model done; 0.128 sec.
INFO: [HLS 200-111]  Elapsed time: 0.431 seconds; current allocated memory: 376.564 MB.
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.118 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/systemc/fft_stage_118 -synmodules fft_streaming_Loop_1 fft_stage.118 fft_stage.119 fft_stage.120 fft_stage.121 fft_stage.122 fft_stage.123 fft_stage.124 fft_stage.125 fft_stage.126 fft_stage fft_streaming music 
Execute       gen_rtl fft_stage.118 -style xilinx -f -lang vhdl -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/vhdl/fft_stage_118 
Execute       gen_rtl fft_stage.118 -style xilinx -f -lang vlog -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/verilog/fft_stage_118 
Execute       syn_report -csynth -model fft_stage.118 -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/report/fft_stage_118_csynth.rpt 
Execute       syn_report -rtlxml -model fft_stage.118 -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/report/fft_stage_118_csynth.xml 
Execute       syn_report -verbosereport -model fft_stage.118 -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_118.verbose.rpt 
Execute       db_write -model fft_stage.118 -f -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_118.adb 
Execute       gen_tb_info fft_stage.118 -p C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_118 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_stage.119 -vendor xilinx -mg_file C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_119.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'fft_stage_119_W_real42' to 'fft_stage_119_W_rfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fft_stage_119_W_imag33' to 'fft_stage_119_W_ig8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'music_fadd_32ns_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_faddfsub_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fmul_32ns_3eOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fsub_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_119'.
Command       create_rtl_model done; 0.113 sec.
INFO: [HLS 200-111]  Elapsed time: 0.549 seconds; current allocated memory: 377.378 MB.
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.119 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/systemc/fft_stage_119 -synmodules fft_streaming_Loop_1 fft_stage.118 fft_stage.119 fft_stage.120 fft_stage.121 fft_stage.122 fft_stage.123 fft_stage.124 fft_stage.125 fft_stage.126 fft_stage fft_streaming music 
Execute       gen_rtl fft_stage.119 -style xilinx -f -lang vhdl -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/vhdl/fft_stage_119 
Execute       gen_rtl fft_stage.119 -style xilinx -f -lang vlog -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/verilog/fft_stage_119 
Execute       syn_report -csynth -model fft_stage.119 -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/report/fft_stage_119_csynth.rpt 
Execute       syn_report -rtlxml -model fft_stage.119 -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/report/fft_stage_119_csynth.xml 
Execute       syn_report -verbosereport -model fft_stage.119 -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_119.verbose.rpt 
Command       syn_report done; 0.112 sec.
Execute       db_write -model fft_stage.119 -f -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_119.adb 
Execute       gen_tb_info fft_stage.119 -p C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_119 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_stage.120 -vendor xilinx -mg_file C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_120.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'fft_stage_120_W_real41' to 'fft_stage_120_W_rhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fft_stage_120_W_imag32' to 'fft_stage_120_W_iibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'music_fadd_32ns_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_faddfsub_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fmul_32ns_3eOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fsub_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_120'.
Command       create_rtl_model done; 0.125 sec.
INFO: [HLS 200-111]  Elapsed time: 0.611 seconds; current allocated memory: 378.126 MB.
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.120 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/systemc/fft_stage_120 -synmodules fft_streaming_Loop_1 fft_stage.118 fft_stage.119 fft_stage.120 fft_stage.121 fft_stage.122 fft_stage.123 fft_stage.124 fft_stage.125 fft_stage.126 fft_stage fft_streaming music 
Execute       gen_rtl fft_stage.120 -style xilinx -f -lang vhdl -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/vhdl/fft_stage_120 
Execute       gen_rtl fft_stage.120 -style xilinx -f -lang vlog -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/verilog/fft_stage_120 
Execute       syn_report -csynth -model fft_stage.120 -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/report/fft_stage_120_csynth.rpt 
Execute       syn_report -rtlxml -model fft_stage.120 -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/report/fft_stage_120_csynth.xml 
Execute       syn_report -verbosereport -model fft_stage.120 -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_120.verbose.rpt 
Command       syn_report done; 0.114 sec.
Execute       db_write -model fft_stage.120 -f -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_120.adb 
Execute       gen_tb_info fft_stage.120 -p C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_120 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_stage.121 -vendor xilinx -mg_file C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_121.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'fft_stage_121_W_real40' to 'fft_stage_121_W_rjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fft_stage_121_W_imag31' to 'fft_stage_121_W_ikbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'music_fadd_32ns_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_faddfsub_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fmul_32ns_3eOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fsub_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_121'.
Command       create_rtl_model done; 0.117 sec.
INFO: [HLS 200-111]  Elapsed time: 0.636 seconds; current allocated memory: 378.940 MB.
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.121 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/systemc/fft_stage_121 -synmodules fft_streaming_Loop_1 fft_stage.118 fft_stage.119 fft_stage.120 fft_stage.121 fft_stage.122 fft_stage.123 fft_stage.124 fft_stage.125 fft_stage.126 fft_stage fft_streaming music 
Execute       gen_rtl fft_stage.121 -style xilinx -f -lang vhdl -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/vhdl/fft_stage_121 
Execute       gen_rtl fft_stage.121 -style xilinx -f -lang vlog -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/verilog/fft_stage_121 
Execute       syn_report -csynth -model fft_stage.121 -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/report/fft_stage_121_csynth.rpt 
Execute       syn_report -rtlxml -model fft_stage.121 -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/report/fft_stage_121_csynth.xml 
Execute       syn_report -verbosereport -model fft_stage.121 -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_121.verbose.rpt 
Command       syn_report done; 0.113 sec.
Execute       db_write -model fft_stage.121 -f -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_121.adb 
Execute       gen_tb_info fft_stage.121 -p C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_121 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_stage.122 -vendor xilinx -mg_file C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_122.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'fft_stage_122_W_real39' to 'fft_stage_122_W_rlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fft_stage_122_W_imag30' to 'fft_stage_122_W_imb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'music_fadd_32ns_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_faddfsub_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fmul_32ns_3eOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fsub_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_122'.
Command       create_rtl_model done; 0.117 sec.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 379.687 MB.
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.122 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/systemc/fft_stage_122 -synmodules fft_streaming_Loop_1 fft_stage.118 fft_stage.119 fft_stage.120 fft_stage.121 fft_stage.122 fft_stage.123 fft_stage.124 fft_stage.125 fft_stage.126 fft_stage fft_streaming music 
Execute       gen_rtl fft_stage.122 -style xilinx -f -lang vhdl -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/vhdl/fft_stage_122 
Execute       gen_rtl fft_stage.122 -style xilinx -f -lang vlog -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/verilog/fft_stage_122 
Execute       syn_report -csynth -model fft_stage.122 -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/report/fft_stage_122_csynth.rpt 
Execute       syn_report -rtlxml -model fft_stage.122 -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/report/fft_stage_122_csynth.xml 
Execute       syn_report -verbosereport -model fft_stage.122 -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_122.verbose.rpt 
Command       syn_report done; 0.112 sec.
Execute       db_write -model fft_stage.122 -f -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_122.adb 
Execute       gen_tb_info fft_stage.122 -p C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_122 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_stage.123 -vendor xilinx -mg_file C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_123.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'fft_stage_123_W_real38' to 'fft_stage_123_W_rncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fft_stage_123_W_imag29' to 'fft_stage_123_W_iocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'music_fadd_32ns_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_faddfsub_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fmul_32ns_3eOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fsub_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_123'.
Command       create_rtl_model done; 0.118 sec.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 380.485 MB.
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.123 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/systemc/fft_stage_123 -synmodules fft_streaming_Loop_1 fft_stage.118 fft_stage.119 fft_stage.120 fft_stage.121 fft_stage.122 fft_stage.123 fft_stage.124 fft_stage.125 fft_stage.126 fft_stage fft_streaming music 
Execute       gen_rtl fft_stage.123 -style xilinx -f -lang vhdl -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/vhdl/fft_stage_123 
Execute       gen_rtl fft_stage.123 -style xilinx -f -lang vlog -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/verilog/fft_stage_123 
Execute       syn_report -csynth -model fft_stage.123 -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/report/fft_stage_123_csynth.rpt 
Execute       syn_report -rtlxml -model fft_stage.123 -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/report/fft_stage_123_csynth.xml 
Execute       syn_report -verbosereport -model fft_stage.123 -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_123.verbose.rpt 
Command       syn_report done; 0.11 sec.
Execute       db_write -model fft_stage.123 -f -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_123.adb 
Execute       gen_tb_info fft_stage.123 -p C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_123 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_stage.124 -vendor xilinx -mg_file C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_124.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'fft_stage_124_W_real37' to 'fft_stage_124_W_rpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fft_stage_124_W_imag28' to 'fft_stage_124_W_iqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'music_fadd_32ns_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_faddfsub_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fmul_32ns_3eOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fsub_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_124'.
Command       create_rtl_model done; 0.119 sec.
INFO: [HLS 200-111]  Elapsed time: 0.626 seconds; current allocated memory: 381.247 MB.
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.124 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/systemc/fft_stage_124 -synmodules fft_streaming_Loop_1 fft_stage.118 fft_stage.119 fft_stage.120 fft_stage.121 fft_stage.122 fft_stage.123 fft_stage.124 fft_stage.125 fft_stage.126 fft_stage fft_streaming music 
Execute       gen_rtl fft_stage.124 -style xilinx -f -lang vhdl -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/vhdl/fft_stage_124 
Execute       gen_rtl fft_stage.124 -style xilinx -f -lang vlog -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/verilog/fft_stage_124 
Execute       syn_report -csynth -model fft_stage.124 -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/report/fft_stage_124_csynth.rpt 
Execute       syn_report -rtlxml -model fft_stage.124 -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/report/fft_stage_124_csynth.xml 
Execute       syn_report -verbosereport -model fft_stage.124 -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_124.verbose.rpt 
Command       syn_report done; 0.113 sec.
Execute       db_write -model fft_stage.124 -f -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_124.adb 
Command       db_write done; 0.101 sec.
Execute       gen_tb_info fft_stage.124 -p C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_124 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_stage.125 -vendor xilinx -mg_file C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_125.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'fft_stage_125_W_real36' to 'fft_stage_125_W_rrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fft_stage_125_W_imag27' to 'fft_stage_125_W_isc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'music_fadd_32ns_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_faddfsub_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fmul_32ns_3eOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fsub_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_125'.
Command       create_rtl_model done; 0.121 sec.
INFO: [HLS 200-111]  Elapsed time: 0.656 seconds; current allocated memory: 382.045 MB.
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.125 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/systemc/fft_stage_125 -synmodules fft_streaming_Loop_1 fft_stage.118 fft_stage.119 fft_stage.120 fft_stage.121 fft_stage.122 fft_stage.123 fft_stage.124 fft_stage.125 fft_stage.126 fft_stage fft_streaming music 
Execute       gen_rtl fft_stage.125 -style xilinx -f -lang vhdl -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/vhdl/fft_stage_125 
Execute       gen_rtl fft_stage.125 -style xilinx -f -lang vlog -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/verilog/fft_stage_125 
Execute       syn_report -csynth -model fft_stage.125 -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/report/fft_stage_125_csynth.rpt 
Execute       syn_report -rtlxml -model fft_stage.125 -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/report/fft_stage_125_csynth.xml 
Execute       syn_report -verbosereport -model fft_stage.125 -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_125.verbose.rpt 
Command       syn_report done; 0.11 sec.
Execute       db_write -model fft_stage.125 -f -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_125.adb 
Command       db_write done; 0.102 sec.
Execute       gen_tb_info fft_stage.125 -p C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_125 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_stage.126 -vendor xilinx -mg_file C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_126.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'fft_stage_126_W_real' to 'fft_stage_126_W_rtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fft_stage_126_W_imag' to 'fft_stage_126_W_iudo' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'music_fadd_32ns_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_faddfsub_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fmul_32ns_3eOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fsub_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_126'.
Command       create_rtl_model done; 0.124 sec.
INFO: [HLS 200-111]  Elapsed time: 0.635 seconds; current allocated memory: 382.798 MB.
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage.126 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/systemc/fft_stage_126 -synmodules fft_streaming_Loop_1 fft_stage.118 fft_stage.119 fft_stage.120 fft_stage.121 fft_stage.122 fft_stage.123 fft_stage.124 fft_stage.125 fft_stage.126 fft_stage fft_streaming music 
Execute       gen_rtl fft_stage.126 -style xilinx -f -lang vhdl -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/vhdl/fft_stage_126 
Execute       gen_rtl fft_stage.126 -style xilinx -f -lang vlog -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/verilog/fft_stage_126 
Execute       syn_report -csynth -model fft_stage.126 -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/report/fft_stage_126_csynth.rpt 
Execute       syn_report -rtlxml -model fft_stage.126 -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/report/fft_stage_126_csynth.xml 
Execute       syn_report -verbosereport -model fft_stage.126 -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_126.verbose.rpt 
Command       syn_report done; 0.109 sec.
Execute       db_write -model fft_stage.126 -f -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_126.adb 
Command       db_write done; 0.105 sec.
Execute       gen_tb_info fft_stage.126 -p C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_126 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_stage -vendor xilinx -mg_file C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'music_fadd_32ns_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_faddfsub_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fmul_32ns_3eOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'music_fsub_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage'.
INFO: [HLS 200-111]  Elapsed time: 0.622 seconds; current allocated memory: 383.509 MB.
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_stage -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/systemc/fft_stage -synmodules fft_streaming_Loop_1 fft_stage.118 fft_stage.119 fft_stage.120 fft_stage.121 fft_stage.122 fft_stage.123 fft_stage.124 fft_stage.125 fft_stage.126 fft_stage fft_streaming music 
Execute       gen_rtl fft_stage -style xilinx -f -lang vhdl -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/vhdl/fft_stage 
Execute       gen_rtl fft_stage -style xilinx -f -lang vlog -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/verilog/fft_stage 
Execute       syn_report -csynth -model fft_stage -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/report/fft_stage_csynth.rpt 
Execute       syn_report -rtlxml -model fft_stage -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/report/fft_stage_csynth.xml 
Execute       syn_report -verbosereport -model fft_stage -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage.verbose.rpt 
Execute       db_write -model fft_stage -f -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage.adb 
Execute       gen_tb_info fft_stage -p C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fft_streaming -vendor xilinx -mg_file C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_streaming.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'fft_streaming_Stage_R_0' to 'fft_streaming_Stavdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fft_streaming_Stage_R_1' to 'fft_streaming_StawdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fft_streaming_Stage_R_2' to 'fft_streaming_StaxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fft_streaming_Stage_R_3' to 'fft_streaming_Stayd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fft_streaming_Stage_R_4' to 'fft_streaming_Stazec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fft_streaming_Stage_R_5' to 'fft_streaming_StaAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fft_streaming_Stage_R_6' to 'fft_streaming_StaBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fft_streaming_Stage_R_7' to 'fft_streaming_StaCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fft_streaming_Stage_R_8' to 'fft_streaming_StaDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fft_streaming_Stage_R_9' to 'fft_streaming_StaEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fft_streaming_Stage_I_0' to 'fft_streaming_StaFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fft_streaming_Stage_I_1' to 'fft_streaming_StaGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fft_streaming_Stage_I_2' to 'fft_streaming_StaHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fft_streaming_Stage_I_3' to 'fft_streaming_StaIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fft_streaming_Stage_I_4' to 'fft_streaming_StaJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fft_streaming_Stage_I_5' to 'fft_streaming_StaKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fft_streaming_Stage_I_6' to 'fft_streaming_StaLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fft_streaming_Stage_I_7' to 'fft_streaming_StaMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fft_streaming_Stage_I_8' to 'fft_streaming_StaNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fft_streaming_Stage_I_9' to 'fft_streaming_StaOgC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_streaming'.
Command       create_rtl_model done; 0.696 sec.
INFO: [HLS 200-111]  Elapsed time: 1.162 seconds; current allocated memory: 386.764 MB.
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_streaming -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/systemc/fft_streaming -synmodules fft_streaming_Loop_1 fft_stage.118 fft_stage.119 fft_stage.120 fft_stage.121 fft_stage.122 fft_stage.123 fft_stage.124 fft_stage.125 fft_stage.126 fft_stage fft_streaming music 
Execute       gen_rtl fft_streaming -style xilinx -f -lang vhdl -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/vhdl/fft_streaming 
Execute       gen_rtl fft_streaming -style xilinx -f -lang vlog -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/verilog/fft_streaming 
Execute       syn_report -csynth -model fft_streaming -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/report/fft_streaming_csynth.rpt 
Command       syn_report done; 0.107 sec.
Execute       syn_report -rtlxml -model fft_streaming -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/report/fft_streaming_csynth.xml 
Execute       syn_report -verbosereport -model fft_streaming -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_streaming.verbose.rpt 
Command       syn_report done; 0.408 sec.
Execute       db_write -model fft_streaming -f -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_streaming.adb 
Command       db_write done; 0.134 sec.
Execute       gen_tb_info fft_streaming -p C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_streaming 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'music' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model music -vendor xilinx -mg_file C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'music/data' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'music/data_re' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'music/data_im' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'music/P_sm_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'music/P_sm_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'music/P_sm_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'music' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'data_re' and 'data_im' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'music'.
Command       create_rtl_model done; 0.207 sec.
INFO: [HLS 200-111]  Elapsed time: 1.141 seconds; current allocated memory: 388.554 MB.
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute       gen_rtl music -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/systemc/music -synmodules fft_streaming_Loop_1 fft_stage.118 fft_stage.119 fft_stage.120 fft_stage.121 fft_stage.122 fft_stage.123 fft_stage.124 fft_stage.125 fft_stage.126 fft_stage fft_streaming music 
Execute       gen_rtl music -istop -style xilinx -f -lang vhdl -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/vhdl/music 
Execute       gen_rtl music -istop -style xilinx -f -lang vlog -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/verilog/music 
Execute       syn_report -csynth -model music -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/report/music_csynth.rpt 
Execute       syn_report -rtlxml -model music -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/syn/report/music_csynth.xml 
Execute       syn_report -verbosereport -model music -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.verbose.rpt 
Command       syn_report done; 0.525 sec.
Execute       db_write -model music -f -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.adb 
Command       db_write done; 0.148 sec.
Execute       gen_tb_info music -p C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music 
Execute       export_constraint_db -f -tool general -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.constraint.tcl 
Execute       syn_report -designview -model music -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.design.xml 
Command       syn_report done; 0.522 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model music -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model music -o C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks music 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain music 
INFO-FLOW: Model list for RTL component generation: fft_streaming_Loop_1 fft_stage.118 fft_stage.119 fft_stage.120 fft_stage.121 fft_stage.122 fft_stage.123 fft_stage.124 fft_stage.125 fft_stage.126 fft_stage fft_streaming music
INFO-FLOW: Handling components in module [fft_streaming_Loop_1] ... 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_streaming_Loop_1.compgen.tcl 
INFO-FLOW: Handling components in module [fft_stage_118] ... 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_118.compgen.tcl 
INFO-FLOW: Found component music_faddfsub_32bkb.
INFO-FLOW: Append model music_faddfsub_32bkb
INFO-FLOW: Found component music_fsub_32ns_3cud.
INFO-FLOW: Append model music_fsub_32ns_3cud
INFO-FLOW: Found component music_fadd_32ns_3dEe.
INFO-FLOW: Append model music_fadd_32ns_3dEe
INFO-FLOW: Found component music_fmul_32ns_3eOg.
INFO-FLOW: Append model music_fmul_32ns_3eOg
INFO-FLOW: Handling components in module [fft_stage_119] ... 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_119.compgen.tcl 
INFO-FLOW: Found component fft_stage_119_W_rfYi.
INFO-FLOW: Append model fft_stage_119_W_rfYi
INFO-FLOW: Found component fft_stage_119_W_ig8j.
INFO-FLOW: Append model fft_stage_119_W_ig8j
INFO-FLOW: Handling components in module [fft_stage_120] ... 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_120.compgen.tcl 
INFO-FLOW: Handling components in module [fft_stage_121] ... 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_121.compgen.tcl 
INFO-FLOW: Handling components in module [fft_stage_122] ... 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_122.compgen.tcl 
INFO-FLOW: Handling components in module [fft_stage_123] ... 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_123.compgen.tcl 
INFO-FLOW: Handling components in module [fft_stage_124] ... 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_124.compgen.tcl 
INFO-FLOW: Handling components in module [fft_stage_125] ... 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_125.compgen.tcl 
INFO-FLOW: Handling components in module [fft_stage_126] ... 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_126.compgen.tcl 
INFO-FLOW: Handling components in module [fft_stage] ... 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage.compgen.tcl 
INFO-FLOW: Handling components in module [fft_streaming] ... 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_streaming.compgen.tcl 
INFO-FLOW: Handling components in module [music] ... 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.compgen.tcl 
INFO-FLOW: Found component music_temp_array.
INFO-FLOW: Append model music_temp_array
INFO-FLOW: Found component music_FFT_Buffer_re.
INFO-FLOW: Append model music_FFT_Buffer_re
INFO-FLOW: Found component music_FFT_out_re.
INFO-FLOW: Append model music_FFT_out_re
INFO-FLOW: Found component music_AXILiteS_s_axi.
INFO-FLOW: Append model music_AXILiteS_s_axi
INFO-FLOW: Found component music_data_m_axi.
INFO-FLOW: Append model music_data_m_axi
INFO-FLOW: Append model fft_streaming_Loop_1
INFO-FLOW: Append model fft_stage_118
INFO-FLOW: Append model fft_stage_119
INFO-FLOW: Append model fft_stage_120
INFO-FLOW: Append model fft_stage_121
INFO-FLOW: Append model fft_stage_122
INFO-FLOW: Append model fft_stage_123
INFO-FLOW: Append model fft_stage_124
INFO-FLOW: Append model fft_stage_125
INFO-FLOW: Append model fft_stage_126
INFO-FLOW: Append model fft_stage
INFO-FLOW: Append model fft_streaming
INFO-FLOW: Append model music
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: music_faddfsub_32bkb music_fsub_32ns_3cud music_fadd_32ns_3dEe music_fmul_32ns_3eOg fft_stage_119_W_rfYi fft_stage_119_W_ig8j music_temp_array music_FFT_Buffer_re music_FFT_out_re music_AXILiteS_s_axi music_data_m_axi fft_streaming_Loop_1 fft_stage_118 fft_stage_119 fft_stage_120 fft_stage_121 fft_stage_122 fft_stage_123 fft_stage_124 fft_stage_125 fft_stage_126 fft_stage fft_streaming music
INFO-FLOW: To file: write model music_faddfsub_32bkb
INFO-FLOW: To file: write model music_fsub_32ns_3cud
INFO-FLOW: To file: write model music_fadd_32ns_3dEe
INFO-FLOW: To file: write model music_fmul_32ns_3eOg
INFO-FLOW: To file: write model fft_stage_119_W_rfYi
INFO-FLOW: To file: write model fft_stage_119_W_ig8j
INFO-FLOW: To file: write model music_temp_array
INFO-FLOW: To file: write model music_FFT_Buffer_re
INFO-FLOW: To file: write model music_FFT_out_re
INFO-FLOW: To file: write model music_AXILiteS_s_axi
INFO-FLOW: To file: write model music_data_m_axi
INFO-FLOW: To file: write model fft_streaming_Loop_1
INFO-FLOW: To file: write model fft_stage_118
INFO-FLOW: To file: write model fft_stage_119
INFO-FLOW: To file: write model fft_stage_120
INFO-FLOW: To file: write model fft_stage_121
INFO-FLOW: To file: write model fft_stage_122
INFO-FLOW: To file: write model fft_stage_123
INFO-FLOW: To file: write model fft_stage_124
INFO-FLOW: To file: write model fft_stage_125
INFO-FLOW: To file: write model fft_stage_126
INFO-FLOW: To file: write model fft_stage
INFO-FLOW: To file: write model fft_streaming
INFO-FLOW: To file: write model music
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.108 sec.
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.158 sec.
Command       ap_source done; 0.159 sec.
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/global.setting.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/global.setting.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_streaming_Loop_1.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_118.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.338 sec.
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_119.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'fft_stage_119_W_rfYi_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'fft_stage_119_W_ig8j_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.204 sec.
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_120.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_121.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_122.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_123.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_124.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_125.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_126.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_streaming.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'fft_streaming_Stavdy_memcore_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'fft_streaming_StawdI_memcore_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.163 sec.
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'music_temp_array_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'music_FFT_Buffer_re_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'music_FFT_out_re_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./AXILiteS.slave.tcl 
Execute         is_m_axi_addr64 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.317 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.106 sec.
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.16 sec.
Command       ap_source done; 0.16 sec.
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=music xml_exists=0
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.tbgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/global.setting.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_streaming_Loop_1.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_118.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.128 sec.
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_119.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_120.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_121.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_122.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_123.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_124.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_125.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_126.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_streaming.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.112 sec.
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/global.setting.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_streaming_Loop_1.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_118.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_119.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_120.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_121.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_122.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_123.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_124.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_125.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_126.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_streaming.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/global.setting.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_streaming_Loop_1.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_118.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_119.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_120.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_121.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_122.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_123.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_124.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_125.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_126.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage.compgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_streaming.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.constraint.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=7
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=24 #gSsdmPorts=8
Execute       source C:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/global.setting.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.tbgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.compgen.dataonly.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.compgen.dataonly.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.tbgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.tbgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.tbgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.tbgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.tbgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.compgen.dataonly.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.constraint.tcl 
Execute       sc_get_clocks music 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/impl/misc/music_ap_fadd_3_full_dsp_32_ip.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/impl/misc/music_ap_faddfsub_3_full_dsp_32_ip.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/impl/misc/music_ap_fmul_2_max_dsp_32_ip.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/impl/misc/music_ap_fsub_3_full_dsp_32_ip.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_streaming_Loop_1.tbgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_118.tbgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_119.tbgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_120.tbgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_121.tbgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_122.tbgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_123.tbgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_124.tbgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_125.tbgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_126.tbgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage.tbgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_streaming.tbgen.tcl 
Execute       source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:27 ; elapsed = 00:01:08 . Memory (MB): peak = 476.871 ; gain = 386.055
INFO: [VHDL 208-304] Generating VHDL RTL for music.
INFO: [VLOG 209-307] Generating Verilog RTL for music.
Command     autosyn done; 26.287 sec.
Command   csynth_design done; 65.965 sec.
Command ap_source done; 67.906 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7 opened at Sat Aug 01 17:58:34 +0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.118 sec.
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.171 sec.
Command     ap_source done; 0.171 sec.
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.245 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.402 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute         get_clock_period -default -name=default 
Execute         config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=0 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_schedule -verbose=0 
Execute     config_bind -effort=medium 
Command   open_solution done; 1.668 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_sdx -target 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.112 sec.
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.165 sec.
Command     ap_source done; 0.166 sec.
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.16 sec.
Command     ap_source done; 0.16 sec.
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=music xml_exists=1
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.tbgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/global.setting.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_streaming_Loop_1.compgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_118.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command     ap_source done; 0.134 sec.
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_119.compgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_120.compgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_121.compgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_122.compgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_123.compgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_124.compgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_125.compgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_126.compgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage.compgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_streaming.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command     ap_source done; 0.116 sec.
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/global.setting.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_streaming_Loop_1.compgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_118.compgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_119.compgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_120.compgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_121.compgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_122.compgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_123.compgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_124.compgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_125.compgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_126.compgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage.compgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_streaming.compgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/global.setting.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_streaming_Loop_1.compgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_118.compgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_119.compgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_120.compgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_121.compgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_122.compgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_123.compgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_124.compgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_125.compgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage_126.compgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_stage.compgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/fft_streaming.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.compgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.constraint.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD:       copying IP vlog from C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=8
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.compgen.dataonly.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.compgen.dataonly.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.tbgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.tbgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.tbgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.tbgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.tbgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=music
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.tbgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.tbgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=music
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.rtl_wrap.cfg.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.tbgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.tbgen.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/global.setting.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.constraint.tcl 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/music.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.107 sec.
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.161 sec.
Command     ap_source done; 0.161 sec.
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/impl/ip/pack.bat
Command   export_design done; 33.498 sec.
Command ap_source done; 35.184 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7 opened at Sat Aug 01 19:16:20 +0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.118 sec.
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.17 sec.
Command     ap_source done; 0.17 sec.
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.214 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.369 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute         get_clock_period -default -name=default 
Execute         config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=0 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_schedule -verbose=0 
Execute     config_bind -effort=medium 
Command   open_solution done; 1.649 sec.
Execute   csim_design -clean -quiet 
Execute     source C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/src/main.cpp 
Execute     is_xip C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/src/main.cpp 
Execute     is_encrypted C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/src/music.cpp 
Execute     is_xip C:/Z/DOA_Estimation_Based_on_MUSIC_HLS/src/music.cpp 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 1.187 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 20.774 sec.
Command ap_source done; 22.438 sec.
Execute cleanup_all 
