
*** Running vivado
    with args -log Exp9reloj.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Exp9reloj.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Exp9reloj.tcl -notrace
Command: synth_design -top Exp9reloj -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8057 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1239.977 ; gain = 84.992 ; free physical = 1220 ; free virtual = 11834
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Exp9reloj' [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Exp9-reloj.srcs/sources_1/new/Exp9-reloj.sv:23]
INFO: [Synth 8-638] synthesizing module 'pb_debouncer' [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Reusables/pb_debouncer.sv:23]
	Parameter N bound to: 15 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Reusables/pb_debouncer.sv:65]
INFO: [Synth 8-256] done synthesizing module 'pb_debouncer' (1#1) [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Reusables/pb_debouncer.sv:23]
INFO: [Synth 8-638] synthesizing module 'counter_nbit' [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Reusables/counter_nbit.sv:4]
	Parameter n bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_nbit' (2#1) [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Reusables/counter_nbit.sv:4]
INFO: [Synth 8-638] synthesizing module 'modpm' [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Exp9-reloj.srcs/sources_1/new/modopm.sv:22]
	Parameter hrs24 bound to: 2'b00 
	Parameter doce bound to: 6'b001100 
INFO: [Synth 8-256] done synthesizing module 'modpm' (3#1) [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Exp9-reloj.srcs/sources_1/new/modopm.sv:22]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Reusables/clk_divider.sv:23]
	Parameter COUNTER_MAX bound to: 49999999 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (4#1) [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Reusables/clk_divider.sv:23]
INFO: [Synth 8-638] synthesizing module 'clk_divider__parameterized0' [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Reusables/clk_divider.sv:23]
	Parameter COUNTER_MAX bound to: 24999999 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider__parameterized0' (4#1) [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Reusables/clk_divider.sv:23]
INFO: [Synth 8-638] synthesizing module 'clk_divider__parameterized1' [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Reusables/clk_divider.sv:23]
	Parameter COUNTER_MAX bound to: 2499999 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider__parameterized1' (4#1) [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Reusables/clk_divider.sv:23]
INFO: [Synth 8-638] synthesizing module 'btn_repeater' [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Exp9-reloj.srcs/sources_1/new/btn_repeater.sv:23]
	Parameter COUNTERMAX bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'counter_nbit__parameterized0' [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Reusables/counter_nbit.sv:4]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_nbit__parameterized0' (4#1) [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Reusables/counter_nbit.sv:4]
INFO: [Synth 8-256] done synthesizing module 'btn_repeater' (5#1) [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Exp9-reloj.srcs/sources_1/new/btn_repeater.sv:23]
INFO: [Synth 8-638] synthesizing module 'unsigned_to_bcd' [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Reusables/unsigned_to_bcd.sv:22]
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_SHIFT bound to: 2 - type: integer 
	Parameter S_ADD3 bound to: 4 - type: integer 
	Parameter COUNTER_MAX bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'unsigned_to_bcd' (6#1) [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Reusables/unsigned_to_bcd.sv:22]
INFO: [Synth 8-638] synthesizing module 'drv_7seg' [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Reusables/drv_7seg.sv:23]
INFO: [Synth 8-638] synthesizing module 'clk_divider__parameterized2' [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Reusables/clk_divider.sv:23]
	Parameter COUNTER_MAX bound to: 100000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider__parameterized2' (6#1) [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Reusables/clk_divider.sv:23]
INFO: [Synth 8-638] synthesizing module 'counter_nbit__parameterized1' [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Reusables/counter_nbit.sv:4]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_nbit__parameterized1' (6#1) [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Reusables/counter_nbit.sv:4]
INFO: [Synth 8-638] synthesizing module 'bch_7seg' [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Reusables/bch_7seg.sv:23]
INFO: [Synth 8-256] done synthesizing module 'bch_7seg' (7#1) [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Reusables/bch_7seg.sv:23]
INFO: [Synth 8-256] done synthesizing module 'drv_7seg' (8#1) [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Reusables/drv_7seg.sv:23]
INFO: [Synth 8-256] done synthesizing module 'Exp9reloj' (9#1) [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Exp9-reloj.srcs/sources_1/new/Exp9-reloj.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1282.508 ; gain = 127.523 ; free physical = 1265 ; free virtual = 11881
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1282.508 ; gain = 127.523 ; free physical = 1264 ; free virtual = 11880
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Reusables/Nexys4DDR.xdc]
Finished Parsing XDC File [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Reusables/Nexys4DDR.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Reusables/Nexys4DDR.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Exp9reloj_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Exp9reloj_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1623.766 ; gain = 0.000 ; free physical = 898 ; free virtual = 11545
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:52 ; elapsed = 00:01:14 . Memory (MB): peak = 1623.766 ; gain = 468.781 ; free physical = 1054 ; free virtual = 11702
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:52 ; elapsed = 00:01:14 . Memory (MB): peak = 1623.766 ; gain = 468.781 ; free physical = 1054 ; free virtual = 11702
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:01:14 . Memory (MB): peak = 1623.766 ; gain = 468.781 ; free physical = 1055 ; free virtual = 11704
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "PB_cnt0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element PB_cnt_reg was removed.  [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Reusables/pb_debouncer.sv:108]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Reusables/counter_nbit.sv:11]
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "idle" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcd_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "counter_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:53 ; elapsed = 00:01:15 . Memory (MB): peak = 1623.766 ; gain = 468.781 ; free physical = 1059 ; free virtual = 11707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 7     
	   2 Input      4 Bit       Adders := 24    
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 10    
	                6 Bit    Registers := 6     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pb_debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module counter_nbit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module modpm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
Module clk_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_divider__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_divider__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module counter_nbit__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module unsigned_to_bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module clk_divider__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module counter_nbit__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module drv_7seg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clkdiv_seconds/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkdiv_seconds/clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_div_puntitos/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_div_puntitos/clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_div_converter/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_div_converter/clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element btn_reset_db_/PB_negedge_reg was removed.  [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Reusables/pb_debouncer.sv:106]
WARNING: [Synth 8-6014] Unused sequential element btn_reset_db_/PB_posedge_reg was removed.  [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Reusables/pb_debouncer.sv:107]
WARNING: [Synth 8-6014] Unused sequential element btn_r/PB_negedge_reg was removed.  [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Reusables/pb_debouncer.sv:106]
WARNING: [Synth 8-6014] Unused sequential element btn_l/PB_negedge_reg was removed.  [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Reusables/pb_debouncer.sv:106]
WARNING: [Synth 8-6014] Unused sequential element btn_c/PB_negedge_reg was removed.  [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Reusables/pb_debouncer.sv:106]
WARNING: [Synth 8-6014] Unused sequential element btn_c/PB_posedge_reg was removed.  [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Reusables/pb_debouncer.sv:107]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv_bcd_seconds/bcd_reg' and it is trimmed from '32' to '8' bits. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Reusables/unsigned_to_bcd.sv:130]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv_bcd_minutes/bcd_reg' and it is trimmed from '32' to '8' bits. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Reusables/unsigned_to_bcd.sv:130]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv_bcd_hours/bcd_reg' and it is trimmed from '32' to '8' bits. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Reusables/unsigned_to_bcd.sv:130]
INFO: [Synth 8-5545] ROM "_7segdrv/divider/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "_7segdrv/divider/clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkdiv_seconds/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkdiv_seconds/clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_div_puntitos/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_div_puntitos/clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_div_converter/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_div_converter/clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element btn_reset_db_/PB_cnt_reg was removed.  [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Reusables/pb_debouncer.sv:108]
WARNING: [Synth 8-6014] Unused sequential element btn_r/PB_cnt_reg was removed.  [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Reusables/pb_debouncer.sv:108]
WARNING: [Synth 8-6014] Unused sequential element btn_l/PB_cnt_reg was removed.  [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Reusables/pb_debouncer.sv:108]
WARNING: [Synth 8-6014] Unused sequential element btn_c/PB_cnt_reg was removed.  [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Reusables/pb_debouncer.sv:108]
WARNING: [Synth 8-6014] Unused sequential element seconds/count_reg was removed.  [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Reusables/counter_nbit.sv:11]
WARNING: [Synth 8-6014] Unused sequential element minutes/count_reg was removed.  [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Reusables/counter_nbit.sv:11]
WARNING: [Synth 8-6014] Unused sequential element hours/count_reg was removed.  [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Reusables/counter_nbit.sv:11]
WARNING: [Synth 8-3917] design Exp9reloj has port D7S[7] driven by constant 1
WARNING: [Synth 8-3332] Sequential element (conv_bcd_seconds/shift_reg[31]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_seconds/shift_reg[30]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_seconds/shift_reg[29]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_seconds/shift_reg[28]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_seconds/shift_reg[27]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_seconds/shift_reg[26]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_seconds/shift_reg[25]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_seconds/shift_reg[24]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_seconds/shift_reg[23]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_seconds/shift_reg[22]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_seconds/shift_reg[21]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_seconds/shift_reg[20]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_seconds/shift_reg[19]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_seconds/shift_reg[18]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_seconds/shift_reg[17]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_seconds/shift_reg[16]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_seconds/shift_reg[15]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_seconds/shift_reg[14]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_seconds/shift_reg[13]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_seconds/shift_reg[12]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_seconds/shift_reg[11]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_seconds/shift_reg[10]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_seconds/shift_reg[9]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_seconds/shift_reg[8]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_minutes/shift_reg[31]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_minutes/shift_reg[30]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_minutes/shift_reg[29]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_minutes/shift_reg[28]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_minutes/shift_reg[27]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_minutes/shift_reg[26]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_minutes/shift_reg[25]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_minutes/shift_reg[24]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_minutes/shift_reg[23]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_minutes/shift_reg[22]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_minutes/shift_reg[21]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_minutes/shift_reg[20]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_minutes/shift_reg[19]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_minutes/shift_reg[18]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_minutes/shift_reg[17]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_minutes/shift_reg[16]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_minutes/shift_reg[15]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_minutes/shift_reg[14]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_minutes/shift_reg[13]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_minutes/shift_reg[12]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_minutes/shift_reg[11]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_minutes/shift_reg[10]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_minutes/shift_reg[9]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_minutes/shift_reg[8]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_hours/shift_reg[31]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_hours/shift_reg[30]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_hours/shift_reg[29]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_hours/shift_reg[28]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_hours/shift_reg[27]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_hours/shift_reg[26]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_hours/shift_reg[25]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_hours/shift_reg[24]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_hours/shift_reg[23]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_hours/shift_reg[22]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_hours/shift_reg[21]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_hours/shift_reg[20]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_hours/shift_reg[19]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_hours/shift_reg[18]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_hours/shift_reg[17]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_hours/shift_reg[16]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_hours/shift_reg[15]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_hours/shift_reg[14]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_hours/shift_reg[13]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_hours/shift_reg[12]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_hours/shift_reg[11]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_hours/shift_reg[10]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_hours/shift_reg[9]) is unused and will be removed from module Exp9reloj.
WARNING: [Synth 8-3332] Sequential element (conv_bcd_hours/shift_reg[8]) is unused and will be removed from module Exp9reloj.
INFO: [Synth 8-3886] merging instance 'btn_c/button_state_reg[1]' (FDR) to 'btn_c/PB_state_reg'
INFO: [Synth 8-3886] merging instance 'btn_l/button_state_reg[1]' (FDR) to 'btn_l/PB_state_reg'
INFO: [Synth 8-3886] merging instance 'btn_r/button_state_reg[1]' (FDR) to 'btn_r/PB_state_reg'
INFO: [Synth 8-3886] merging instance 'btn_reset_db_/button_state_reg[1]' (FDR) to 'btn_reset_db_/PB_state_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:20 . Memory (MB): peak = 1623.766 ; gain = 468.781 ; free physical = 1043 ; free virtual = 11694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+----------------------------+---------------+----------------+
|Module Name | RTL Object                 | Depth x Width | Implemented As | 
+------------+----------------------------+---------------+----------------+
|bch_7seg    | out_7seg                   | 32x7          | LUT            | 
|Exp9reloj   | _7segdrv/bch_conv/out_7seg | 32x7          | LUT            | 
+------------+----------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:35 . Memory (MB): peak = 1623.766 ; gain = 468.781 ; free physical = 891 ; free virtual = 11549
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:36 . Memory (MB): peak = 1623.766 ; gain = 468.781 ; free physical = 868 ; free virtual = 11525
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:09 ; elapsed = 00:01:37 . Memory (MB): peak = 1623.766 ; gain = 468.781 ; free physical = 863 ; free virtual = 11521
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:10 ; elapsed = 00:01:37 . Memory (MB): peak = 1623.766 ; gain = 468.781 ; free physical = 882 ; free virtual = 11540
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:10 ; elapsed = 00:01:37 . Memory (MB): peak = 1623.766 ; gain = 468.781 ; free physical = 882 ; free virtual = 11540
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:10 ; elapsed = 00:01:38 . Memory (MB): peak = 1623.766 ; gain = 468.781 ; free physical = 882 ; free virtual = 11540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:10 ; elapsed = 00:01:38 . Memory (MB): peak = 1623.766 ; gain = 468.781 ; free physical = 882 ; free virtual = 11540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:10 ; elapsed = 00:01:38 . Memory (MB): peak = 1623.766 ; gain = 468.781 ; free physical = 882 ; free virtual = 11540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:10 ; elapsed = 00:01:38 . Memory (MB): peak = 1623.766 ; gain = 468.781 ; free physical = 882 ; free virtual = 11540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    48|
|3     |LUT1   |    16|
|4     |LUT2   |    28|
|5     |LUT3   |    23|
|6     |LUT4   |    70|
|7     |LUT5   |   134|
|8     |LUT6   |    61|
|9     |FDCE   |    22|
|10    |FDRE   |   288|
|11    |IBUF   |     6|
|12    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+-------------------------------+------+
|      |Instance            |Module                         |Cells |
+------+--------------------+-------------------------------+------+
|1     |top                 |                               |   714|
|2     |  _7segdrv          |drv_7seg                       |    85|
|3     |    counter_an      |counter_nbit__parameterized1   |    33|
|4     |    divider         |clk_divider__parameterized2    |    52|
|5     |  btn_c             |pb_debouncer                   |    31|
|6     |  btn_l             |pb_debouncer_0                 |    35|
|7     |  btn_r             |pb_debouncer_1                 |    35|
|8     |  btn_reset_db_     |pb_debouncer_2                 |    33|
|9     |  clk_div_converter |clk_divider__parameterized1    |    82|
|10    |  clk_div_puntitos  |clk_divider__parameterized0    |    82|
|11    |  clkdiv_seconds    |clk_divider                    |    82|
|12    |  conv_bcd_hours    |unsigned_to_bcd                |    60|
|13    |  conv_bcd_minutes  |unsigned_to_bcd_3              |    52|
|14    |  conv_bcd_seconds  |unsigned_to_bcd_4              |    52|
|15    |  hours             |counter_nbit                   |    22|
|16    |  left_repeater     |btn_repeater                   |     5|
|17    |    main_counter    |counter_nbit__parameterized0_8 |     5|
|18    |  minutes           |counter_nbit_5                 |    15|
|19    |  right_repeater    |btn_repeater_6                 |     5|
|20    |    main_counter    |counter_nbit__parameterized0   |     5|
|21    |  seconds           |counter_nbit_7                 |    14|
+------+--------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:10 ; elapsed = 00:01:38 . Memory (MB): peak = 1623.766 ; gain = 468.781 ; free physical = 882 ; free virtual = 11540
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 91 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:00:59 . Memory (MB): peak = 1623.766 ; gain = 127.523 ; free physical = 935 ; free virtual = 11593
Synthesis Optimization Complete : Time (s): cpu = 00:01:10 ; elapsed = 00:01:38 . Memory (MB): peak = 1623.773 ; gain = 468.781 ; free physical = 935 ; free virtual = 11593
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 91 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:14 ; elapsed = 00:01:41 . Memory (MB): peak = 1623.773 ; gain = 482.168 ; free physical = 928 ; free virtual = 11586
INFO: [Common 17-1381] The checkpoint '/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp9-reloj/Exp9-reloj.runs/synth_1/Exp9reloj.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Exp9reloj_utilization_synth.rpt -pb Exp9reloj_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1647.777 ; gain = 0.000 ; free physical = 927 ; free virtual = 11586
INFO: [Common 17-206] Exiting Vivado at Mon Aug 20 02:29:55 2018...
