{"vcs1":{"timestamp_begin":1675718089.698774719, "rt":0.32, "ut":0.11, "st":0.10}}
{"vcselab":{"timestamp_begin":1675718090.052052503, "rt":0.30, "ut":0.15, "st":0.04}}
{"link":{"timestamp_begin":1675718090.377421560, "rt":0.24, "ut":0.10, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1675718089.498955715}
{"VCS_COMP_START_TIME": 1675718089.498955715}
{"VCS_COMP_END_TIME": 1675718090.661533017}
{"VCS_USER_OPTIONS": "-sverilog -nc hw2prob3.sv"}
{"vcs1": {"peak_mem": 337112}}
{"stitch_vcselab": {"peak_mem": 222552}}
