Info: Starting: Create HDL design files for synthesis
Info: qsys-generate F:\Git\Sonar\FPGA\PhasedArrayController\FIR.qsys --synthesis=VERILOG --output-directory=F:\Git\Sonar\FPGA\PhasedArrayController\FIR\synthesis --family="MAX 10" --part=10M16SCE144I7G
Progress: Loading PhasedArrayController/FIR.qsys
Progress: Reading input file
Progress: Adding fir_compiler_ii_0 [altera_fir_compiler_ii 17.0]
Progress: Parameterizing module fir_compiler_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: FIR.fir_compiler_ii_0: PhysChanIn 1, PhysChanOut 1, ChansPerPhyIn 1, ChansPerPhyOut 1, OutputFullBitWidth 21, Bankcount 1, CoefBitWidth 8
Info: FIR: Generating FIR "FIR" for QUARTUS_SYNTH
Info: fir_compiler_ii_0: PhysChanIn 1, PhysChanOut 1, ChansPerPhyIn 1, ChansPerPhyOut 1, OutputFullBitWidth 21, Bankcount 1, Latency 17, CoefBitWidth 8
Info: fir_compiler_ii_0: "FIR" instantiated altera_fir_compiler_ii "fir_compiler_ii_0"
Info: FIR: Done "FIR" with 2 modules, 13 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
