{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1744224396642 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1744224396642 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_module EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"top_module\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1744224396686 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1744224396738 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1744224396738 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1744224397117 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1744224397123 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744224397298 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744224397298 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744224397298 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744224397298 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744224397298 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744224397298 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744224397298 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744224397298 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744224397298 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1744224397298 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 0 { 0 ""} 0 24223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744224397307 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 0 { 0 ""} 0 24225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744224397307 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 0 { 0 ""} 0 24227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744224397307 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 0 { 0 ""} 0 24229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744224397307 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 0 { 0 ""} 0 24231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744224397307 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1744224397307 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1744224397309 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1744224398110 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "672 " "The Timing Analyzer is analyzing 672 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1744224399445 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1744224399455 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|demultiplexor:demultiplexor\|out_valid " "Node: MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|demultiplexor:demultiplexor\|out_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|MODIFY_RADIX2:MODIFY_RADIX2\|Im_o2\[13\] MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|demultiplexor:demultiplexor\|out_valid " "Latch MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|MODIFY_RADIX2:MODIFY_RADIX2\|Im_o2\[13\] is being clocked by MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|demultiplexor:demultiplexor\|out_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744224399507 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1744224399507 "|top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|demultiplexor:demultiplexor\|out_valid " "Node: MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|demultiplexor:demultiplexor\|out_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|RADIX:RADIX\|Im_o2\[13\] MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|demultiplexor:demultiplexor\|out_valid " "Latch MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|RADIX:RADIX\|Im_o2\[13\] is being clocked by MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|demultiplexor:demultiplexor\|out_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744224399508 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1744224399508 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|Inter_stage6:Inter_stage_6\|demultiplexor:demultiplexor\|out_valid " "Node: MODIFY_FFT:MODIFY_FFT\|Inter_stage6:Inter_stage_6\|demultiplexor:demultiplexor\|out_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MODIFY_FFT:MODIFY_FFT\|Inter_stage6:Inter_stage_6\|RADIX:RADIX\|Im_o2\[13\] MODIFY_FFT:MODIFY_FFT\|Inter_stage6:Inter_stage_6\|demultiplexor:demultiplexor\|out_valid " "Latch MODIFY_FFT:MODIFY_FFT\|Inter_stage6:Inter_stage_6\|RADIX:RADIX\|Im_o2\[13\] is being clocked by MODIFY_FFT:MODIFY_FFT\|Inter_stage6:Inter_stage_6\|demultiplexor:demultiplexor\|out_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744224399508 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1744224399508 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|out_valid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|Inter_stage5:Inter_stage_5\|demultiplexor:demultiplexor\|out_valid " "Node: MODIFY_FFT:MODIFY_FFT\|Inter_stage5:Inter_stage_5\|demultiplexor:demultiplexor\|out_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MODIFY_FFT:MODIFY_FFT\|Inter_stage5:Inter_stage_5\|RADIX:RADIX\|Im_o2\[13\] MODIFY_FFT:MODIFY_FFT\|Inter_stage5:Inter_stage_5\|demultiplexor:demultiplexor\|out_valid " "Latch MODIFY_FFT:MODIFY_FFT\|Inter_stage5:Inter_stage_5\|RADIX:RADIX\|Im_o2\[13\] is being clocked by MODIFY_FFT:MODIFY_FFT\|Inter_stage5:Inter_stage_5\|demultiplexor:demultiplexor\|out_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744224399508 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1744224399508 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|out_valid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|Inter_stage4:Inter_stage_4\|demultiplexor:demultiplexor\|out_valid " "Node: MODIFY_FFT:MODIFY_FFT\|Inter_stage4:Inter_stage_4\|demultiplexor:demultiplexor\|out_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MODIFY_FFT:MODIFY_FFT\|Inter_stage4:Inter_stage_4\|RADIX:RADIX\|Im_o2\[13\] MODIFY_FFT:MODIFY_FFT\|Inter_stage4:Inter_stage_4\|demultiplexor:demultiplexor\|out_valid " "Latch MODIFY_FFT:MODIFY_FFT\|Inter_stage4:Inter_stage_4\|RADIX:RADIX\|Im_o2\[13\] is being clocked by MODIFY_FFT:MODIFY_FFT\|Inter_stage4:Inter_stage_4\|demultiplexor:demultiplexor\|out_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744224399508 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1744224399508 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|out_valid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|demultiplexor:demultiplexor\|out_valid " "Node: MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|demultiplexor:demultiplexor\|out_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|RADIX:RADIX\|Im_o2\[13\] MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|demultiplexor:demultiplexor\|out_valid " "Latch MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|RADIX:RADIX\|Im_o2\[13\] is being clocked by MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|demultiplexor:demultiplexor\|out_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744224399508 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1744224399508 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|out_valid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|demultiplexor:demultiplexor\|out_valid " "Node: MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|demultiplexor:demultiplexor\|out_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|RADIX:RADIX\|Re_o2\[16\] MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|demultiplexor:demultiplexor\|out_valid " "Latch MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|RADIX:RADIX\|Re_o2\[16\] is being clocked by MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|demultiplexor:demultiplexor\|out_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744224399508 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1744224399508 "|top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|out_valid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|First_stage:First_stage\|first_demultiplexor:demultiplexor\|out_valid " "Node: MODIFY_FFT:MODIFY_FFT\|First_stage:First_stage\|first_demultiplexor:demultiplexor\|out_valid was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MODIFY_FFT:MODIFY_FFT\|First_stage:First_stage\|First_RADIX:RADIX\|Im_o2\[13\] MODIFY_FFT:MODIFY_FFT\|First_stage:First_stage\|first_demultiplexor:demultiplexor\|out_valid " "Latch MODIFY_FFT:MODIFY_FFT\|First_stage:First_stage\|First_RADIX:RADIX\|Im_o2\[13\] is being clocked by MODIFY_FFT:MODIFY_FFT\|First_stage:First_stage\|first_demultiplexor:demultiplexor\|out_valid" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744224399508 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1744224399508 "|top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|out_valid"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1744224399569 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1744224399569 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1744224399570 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1744224399570 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1744224399570 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000          CLK " "   5.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1744224399570 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1744224399570 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1744224399984 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|demultiplexor:demultiplexor\|out_valid " "Destination node MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|demultiplexor:demultiplexor\|out_valid" {  } { { "../demultiplexor.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/demultiplexor.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 0 { 0 ""} 0 2047 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744224399984 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|demultiplexor:demultiplexor\|out_valid " "Destination node MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|demultiplexor:demultiplexor\|out_valid" {  } { { "../demultiplexor.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/demultiplexor.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 0 { 0 ""} 0 2398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744224399984 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|Inter_stage6:Inter_stage_6\|demultiplexor:demultiplexor\|out_valid " "Destination node MODIFY_FFT:MODIFY_FFT\|Inter_stage6:Inter_stage_6\|demultiplexor:demultiplexor\|out_valid" {  } { { "../demultiplexor.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/demultiplexor.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 0 { 0 ""} 0 2748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744224399984 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|Inter_stage5:Inter_stage_5\|demultiplexor:demultiplexor\|out_valid " "Destination node MODIFY_FFT:MODIFY_FFT\|Inter_stage5:Inter_stage_5\|demultiplexor:demultiplexor\|out_valid" {  } { { "../demultiplexor.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/demultiplexor.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 0 { 0 ""} 0 3098 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744224399984 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|Inter_stage4:Inter_stage_4\|demultiplexor:demultiplexor\|out_valid " "Destination node MODIFY_FFT:MODIFY_FFT\|Inter_stage4:Inter_stage_4\|demultiplexor:demultiplexor\|out_valid" {  } { { "../demultiplexor.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/demultiplexor.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 0 { 0 ""} 0 3447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744224399984 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|demultiplexor:demultiplexor\|out_valid " "Destination node MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|demultiplexor:demultiplexor\|out_valid" {  } { { "../demultiplexor.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/demultiplexor.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 0 { 0 ""} 0 3788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744224399984 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|demultiplexor:demultiplexor\|out_valid " "Destination node MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|demultiplexor:demultiplexor\|out_valid" {  } { { "../demultiplexor.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/demultiplexor.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 0 { 0 ""} 0 1471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744224399984 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|First_stage:First_stage\|first_demultiplexor:demultiplexor\|out_valid " "Destination node MODIFY_FFT:MODIFY_FFT\|First_stage:First_stage\|first_demultiplexor:demultiplexor\|out_valid" {  } { { "../first_demultiplexor.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/first_demultiplexor.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 0 { 0 ""} 0 1778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744224399984 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1744224399984 ""}  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/top_module.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 0 { 0 ""} 0 24218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1744224399984 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|demultiplexor:demultiplexor\|out_valid  " "Automatically promoted node MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|demultiplexor:demultiplexor\|out_valid " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1744224399984 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|multiplexor:multiplexor\|Re_o\[0\]~0 " "Destination node MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|multiplexor:multiplexor\|Re_o\[0\]~0" {  } { { "../multiplexor.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 0 { 0 ""} 0 12313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744224399984 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|multiplexor:multiplexor\|state~8 " "Destination node MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|multiplexor:multiplexor\|state~8" {  } { { "../multiplexor.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 0 { 0 ""} 0 12846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744224399984 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|multiplexor:multiplexor\|out_valid " "Destination node MODIFY_FFT:MODIFY_FFT\|Inter_stage3:Inter_stage_3\|multiplexor:multiplexor\|out_valid" {  } { { "../multiplexor.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 0 { 0 ""} 0 3615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744224399984 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1744224399984 ""}  } { { "../demultiplexor.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/demultiplexor.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 0 { 0 ""} 0 3788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1744224399984 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MODIFY_FFT:MODIFY_FFT\|Inter_stage4:Inter_stage_4\|demultiplexor:demultiplexor\|out_valid  " "Automatically promoted node MODIFY_FFT:MODIFY_FFT\|Inter_stage4:Inter_stage_4\|demultiplexor:demultiplexor\|out_valid " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1744224399984 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|Inter_stage4:Inter_stage_4\|multiplexor:multiplexor\|Im_o\[0\]~0 " "Destination node MODIFY_FFT:MODIFY_FFT\|Inter_stage4:Inter_stage_4\|multiplexor:multiplexor\|Im_o\[0\]~0" {  } { { "../multiplexor.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 0 { 0 ""} 0 12051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744224399984 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|Inter_stage4:Inter_stage_4\|multiplexor:multiplexor\|state~8 " "Destination node MODIFY_FFT:MODIFY_FFT\|Inter_stage4:Inter_stage_4\|multiplexor:multiplexor\|state~8" {  } { { "../multiplexor.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 0 { 0 ""} 0 12081 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744224399984 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|Inter_stage4:Inter_stage_4\|multiplexor:multiplexor\|out_valid " "Destination node MODIFY_FFT:MODIFY_FFT\|Inter_stage4:Inter_stage_4\|multiplexor:multiplexor\|out_valid" {  } { { "../multiplexor.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 0 { 0 ""} 0 3274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744224399984 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1744224399984 ""}  } { { "../demultiplexor.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/demultiplexor.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 0 { 0 ""} 0 3447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1744224399984 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MODIFY_FFT:MODIFY_FFT\|Inter_stage5:Inter_stage_5\|demultiplexor:demultiplexor\|out_valid  " "Automatically promoted node MODIFY_FFT:MODIFY_FFT\|Inter_stage5:Inter_stage_5\|demultiplexor:demultiplexor\|out_valid " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1744224399984 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|Inter_stage5:Inter_stage_5\|multiplexor:multiplexor\|Re_o\[0\]~0 " "Destination node MODIFY_FFT:MODIFY_FFT\|Inter_stage5:Inter_stage_5\|multiplexor:multiplexor\|Re_o\[0\]~0" {  } { { "../multiplexor.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 0 { 0 ""} 0 11476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744224399984 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|Inter_stage5:Inter_stage_5\|multiplexor:multiplexor\|state~8 " "Destination node MODIFY_FFT:MODIFY_FFT\|Inter_stage5:Inter_stage_5\|multiplexor:multiplexor\|state~8" {  } { { "../multiplexor.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 0 { 0 ""} 0 12026 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744224399984 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|Inter_stage5:Inter_stage_5\|multiplexor:multiplexor\|out_valid " "Destination node MODIFY_FFT:MODIFY_FFT\|Inter_stage5:Inter_stage_5\|multiplexor:multiplexor\|out_valid" {  } { { "../multiplexor.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 0 { 0 ""} 0 2925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744224399984 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1744224399984 ""}  } { { "../demultiplexor.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/demultiplexor.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 0 { 0 ""} 0 3098 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1744224399984 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MODIFY_FFT:MODIFY_FFT\|Inter_stage6:Inter_stage_6\|demultiplexor:demultiplexor\|out_valid  " "Automatically promoted node MODIFY_FFT:MODIFY_FFT\|Inter_stage6:Inter_stage_6\|demultiplexor:demultiplexor\|out_valid " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1744224399984 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|Inter_stage6:Inter_stage_6\|multiplexor:multiplexor\|Im_o\[0\]~0 " "Destination node MODIFY_FFT:MODIFY_FFT\|Inter_stage6:Inter_stage_6\|multiplexor:multiplexor\|Im_o\[0\]~0" {  } { { "../multiplexor.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 0 { 0 ""} 0 11369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744224399984 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|Inter_stage6:Inter_stage_6\|multiplexor:multiplexor\|state~8 " "Destination node MODIFY_FFT:MODIFY_FFT\|Inter_stage6:Inter_stage_6\|multiplexor:multiplexor\|state~8" {  } { { "../multiplexor.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 0 { 0 ""} 0 11403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744224399984 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|Inter_stage6:Inter_stage_6\|multiplexor:multiplexor\|out_valid " "Destination node MODIFY_FFT:MODIFY_FFT\|Inter_stage6:Inter_stage_6\|multiplexor:multiplexor\|out_valid" {  } { { "../multiplexor.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 0 { 0 ""} 0 2575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744224399984 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1744224399984 ""}  } { { "../demultiplexor.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/demultiplexor.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 0 { 0 ""} 0 2748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1744224399984 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|demultiplexor:demultiplexor\|out_valid  " "Automatically promoted node MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|demultiplexor:demultiplexor\|out_valid " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1744224399984 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|multiplexor:multiplexor\|Re_o\[0\]~0 " "Destination node MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|multiplexor:multiplexor\|Re_o\[0\]~0" {  } { { "../multiplexor.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 0 { 0 ""} 0 10457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744224399984 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|multiplexor:multiplexor\|state~8 " "Destination node MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|multiplexor:multiplexor\|state~8" {  } { { "../multiplexor.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 0 { 0 ""} 0 11337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744224399984 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|multiplexor:multiplexor\|out_valid " "Destination node MODIFY_FFT:MODIFY_FFT\|Inter_stage7:Inter_stage_7\|multiplexor:multiplexor\|out_valid" {  } { { "../multiplexor.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 0 { 0 ""} 0 2225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744224399984 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1744224399984 ""}  } { { "../demultiplexor.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/demultiplexor.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 0 { 0 ""} 0 2398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1744224399984 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|demultiplexor:demultiplexor\|out_valid  " "Automatically promoted node MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|demultiplexor:demultiplexor\|out_valid " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1744224399985 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|multiplexor:multiplexor\|out_valid " "Destination node MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|multiplexor:multiplexor\|out_valid" {  } { { "../multiplexor.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 0 { 0 ""} 0 1996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744224399985 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|multiplexor:multiplexor\|Im_o\[8\]~0 " "Destination node MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|multiplexor:multiplexor\|Im_o\[8\]~0" {  } { { "../multiplexor.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 0 { 0 ""} 0 10415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744224399985 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|multiplexor:multiplexor\|state~8 " "Destination node MODIFY_FFT:MODIFY_FFT\|Final_stage:Final_stage\|multiplexor:multiplexor\|state~8" {  } { { "../multiplexor.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 0 { 0 ""} 0 10839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744224399985 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1744224399985 ""}  } { { "../demultiplexor.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/demultiplexor.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 0 { 0 ""} 0 2047 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1744224399985 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MODIFY_FFT:MODIFY_FFT\|First_stage:First_stage\|first_demultiplexor:demultiplexor\|out_valid  " "Automatically promoted node MODIFY_FFT:MODIFY_FFT\|First_stage:First_stage\|first_demultiplexor:demultiplexor\|out_valid " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1744224399985 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|First_stage:First_stage\|multiplexor:multiplexor\|Re_o\[8\]~0 " "Destination node MODIFY_FFT:MODIFY_FFT\|First_stage:First_stage\|multiplexor:multiplexor\|Re_o\[8\]~0" {  } { { "../multiplexor.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 0 { 0 ""} 0 13072 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744224399985 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|First_stage:First_stage\|multiplexor:multiplexor\|state~8 " "Destination node MODIFY_FFT:MODIFY_FFT\|First_stage:First_stage\|multiplexor:multiplexor\|state~8" {  } { { "../multiplexor.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 0 { 0 ""} 0 13604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744224399985 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|First_stage:First_stage\|multiplexor:multiplexor\|out_valid " "Destination node MODIFY_FFT:MODIFY_FFT\|First_stage:First_stage\|multiplexor:multiplexor\|out_valid" {  } { { "../multiplexor.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 0 { 0 ""} 0 1601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744224399985 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1744224399985 ""}  } { { "../first_demultiplexor.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/first_demultiplexor.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 0 { 0 ""} 0 1778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1744224399985 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|demultiplexor:demultiplexor\|out_valid  " "Automatically promoted node MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|demultiplexor:demultiplexor\|out_valid " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1744224399985 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|multiplexor:multiplexor\|Im_o\[0\]~0 " "Destination node MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|multiplexor:multiplexor\|Im_o\[0\]~0" {  } { { "../multiplexor.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 0 { 0 ""} 0 12886 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744224399985 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|multiplexor:multiplexor\|state~8 " "Destination node MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|multiplexor:multiplexor\|state~8" {  } { { "../multiplexor.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 0 { 0 ""} 0 12920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744224399985 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|multiplexor:multiplexor\|out_valid " "Destination node MODIFY_FFT:MODIFY_FFT\|Inter_stage2:Inter_stage_2\|multiplexor:multiplexor\|out_valid" {  } { { "../multiplexor.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 0 { 0 ""} 0 3944 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1744224399985 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1744224399985 ""}  } { { "../demultiplexor.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/demultiplexor.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 0 { 0 ""} 0 1471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1744224399985 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1744224400660 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1744224400668 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1744224400668 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1744224400679 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1744224400695 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1744224400709 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1744224401050 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "28 Block RAM " "Packed 28 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1744224401057 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "1128 Embedded multiplier block " "Packed 1128 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1744224401057 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "703 " "Created 703 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1744224401057 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1744224401057 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744224401915 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1744224401925 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1744224404078 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744224405289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1744224405358 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1744224416422 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744224416422 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1744224417658 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X34_Y24 X45_Y36 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36" {  } { { "loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36"} { { 12 { 0 ""} 34 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1744224422650 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1744224422650 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1744224426658 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1744224426658 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744224426663 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.43 " "Total time spent on timing analysis during the Fitter is 4.43 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1744224426902 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1744224426965 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1744224427564 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1744224427567 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1744224428162 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744224429376 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "3 Cyclone IV E " "3 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK 3.3-V LVTTL Y2 " "Pin CLK uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { CLK } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/top_module.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1744224430818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RST_N 3.3-V LVTTL M23 " "Pin RST_N uses I/O standard 3.3-V LVTTL at M23" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { RST_N } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RST_N" } } } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/top_module.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1744224430818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data_in 3.3-V LVTTL G12 " "Pin data_in uses I/O standard 3.3-V LVTTL at G12" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { data_in } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_in" } } } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/top_module.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1744224430818 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1744224430818 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/output_files/top_module.fit.smsg " "Generated suppressed messages file D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/output_files/top_module.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1744224431231 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5809 " "Peak virtual memory: 5809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744224432250 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 09 21:47:12 2025 " "Processing ended: Wed Apr 09 21:47:12 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744224432250 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744224432250 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744224432250 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1744224432250 ""}
