============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.13 - v14.10-s027_1
  Generated on:           Oct 10 2023  03:31:42 pm
  Module:                 vehicleControl
  Technology library:     NanGate_15nm_OCL revision 1.0
  Operating conditions:   worst_low (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

        Pin              Type      Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
_turnState_reg[0]/CLK                             0             0 R 
_turnState_reg[0]/Q     DFFSNQ_X1       3  0.8    3   +13      13 F 
g379/I                                                 +0      13   
g379/ZN                 INV_X1          2  2.0    4    +3      17 R 
g377/A1                                                +0      17   
g377/ZN                 NAND2_X1        2  1.6    5    +4      21 F 
g375/A1                                                +0      21   
g375/ZN                 OAI22_X1        1  1.0    6    +4      25 R 
g372/B                                                 +0      25   
g372/ZN                 AOI21_X1        1  0.8    4    +4      29 F 
g369/A1                                                +0      29   
g369/ZN                 NOR2_X1         1  0.6    3    +3      32 R 
_turnState_reg[0]/D     DFFSNQ_X1                      +0      32   
_turnState_reg[0]/CLK   setup                     0    +8      40 R 
--------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : _turnState_reg[0]/CLK
End-point    : _turnState_reg[0]/D
