CAPI=2:

name: ::intgen:1.0
description: Wishbone interrupt generator for testing processors

filesets:
  core:
   files: [ intgen.v ]
   file_type: verilogSource

targets:
  default:
    description: Contains default verilog files
    filesets: [ core ]
