[14:52:59.596] <TB2>     INFO: *** Welcome to pxar ***
[14:52:59.596] <TB2>     INFO: *** Today: 2016/08/29
[14:52:59.603] <TB2>     INFO: *** Version: b2a7-dirty
[14:52:59.603] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters_C15.dat
[14:52:59.604] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:52:59.604] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//defaultMaskFile.dat
[14:52:59.604] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//trimParameters_C15.dat
[14:52:59.684] <TB2>     INFO:         clk: 4
[14:52:59.684] <TB2>     INFO:         ctr: 4
[14:52:59.684] <TB2>     INFO:         sda: 19
[14:52:59.684] <TB2>     INFO:         tin: 9
[14:52:59.684] <TB2>     INFO:         level: 15
[14:52:59.684] <TB2>     INFO:         triggerdelay: 0
[14:52:59.684] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:52:59.684] <TB2>     INFO: Log level: DEBUG
[14:52:59.694] <TB2>     INFO: Found DTB DTB_WWXLHF
[14:52:59.702] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[14:52:59.705] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[14:52:59.708] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[14:53:01.268] <TB2>     INFO: DUT info: 
[14:53:01.268] <TB2>     INFO: The DUT currently contains the following objects:
[14:53:01.268] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:53:01.268] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[14:53:01.268] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[14:53:01.268] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:53:01.268] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:53:01.268] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:53:01.268] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:53:01.268] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:53:01.268] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:53:01.269] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:53:01.269] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:53:01.269] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:53:01.269] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:53:01.269] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:53:01.269] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:53:01.269] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:53:01.269] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:53:01.269] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:53:01.269] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:53:01.269] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:53:01.269] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:53:01.269] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:53:01.269] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:53:01.269] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:53:01.269] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:53:01.269] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:53:01.269] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:53:01.269] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:53:01.269] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:53:01.270] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:53:01.271] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:53:01.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:53:01.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:53:01.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:53:01.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:53:01.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:53:01.282] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30896128
[14:53:01.282] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x10c56f0
[14:53:01.282] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1039770
[14:53:01.282] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f3e79d94010
[14:53:01.282] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f3e7ffff510
[14:53:01.282] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30961664 fPxarMemory = 0x7f3e79d94010
[14:53:01.283] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 366.6mA
[14:53:01.284] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 459.8mA
[14:53:01.285] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.3 C
[14:53:01.285] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:53:01.685] <TB2>     INFO: enter 'restricted' command line mode
[14:53:01.685] <TB2>     INFO: enter test to run
[14:53:01.685] <TB2>     INFO:   test: FPIXTest no parameter change
[14:53:01.685] <TB2>     INFO:   running: fpixtest
[14:53:01.686] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:53:01.689] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:53:01.689] <TB2>     INFO: ######################################################################
[14:53:01.689] <TB2>     INFO: PixTestFPIXTest::doTest()
[14:53:01.689] <TB2>     INFO: ######################################################################
[14:53:01.692] <TB2>     INFO: ######################################################################
[14:53:01.692] <TB2>     INFO: PixTestPretest::doTest()
[14:53:01.692] <TB2>     INFO: ######################################################################
[14:53:01.695] <TB2>     INFO:    ----------------------------------------------------------------------
[14:53:01.695] <TB2>     INFO:    PixTestPretest::programROC() 
[14:53:01.695] <TB2>     INFO:    ----------------------------------------------------------------------
[14:53:19.712] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:53:19.712] <TB2>     INFO: IA differences per ROC:  16.9 18.5 19.3 16.1 18.5 19.3 18.5 17.7 17.7 17.7 17.7 18.5 20.1 19.3 20.1 16.9
[14:53:19.779] <TB2>     INFO:    ----------------------------------------------------------------------
[14:53:19.779] <TB2>     INFO:    PixTestPretest::checkIdig() 
[14:53:19.779] <TB2>     INFO:    ----------------------------------------------------------------------
[14:53:21.032] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[14:53:21.534] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[14:53:22.036] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[14:53:22.537] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[14:53:23.039] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 1.6 mA
[14:53:23.540] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[14:53:24.042] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[14:53:24.544] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.6 mA
[14:53:25.046] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[14:53:25.548] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[14:53:26.049] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[14:53:26.551] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[14:53:27.053] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[14:53:27.554] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[14:53:28.056] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[14:53:28.558] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[14:53:28.811] <TB2>     INFO: Idig [mA/ROC]: 1.6 2.4 2.4 2.4 1.6 2.4 2.4 1.6 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 
[14:53:28.811] <TB2>     INFO: Test took 9035 ms.
[14:53:28.811] <TB2>     INFO: PixTestPretest::checkIdig() done.
[14:53:28.841] <TB2>     INFO:    ----------------------------------------------------------------------
[14:53:28.841] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:53:28.841] <TB2>     INFO:    ----------------------------------------------------------------------
[14:53:28.944] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 67.0312 mA
[14:53:29.045] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 21.3688 mA
[14:53:29.146] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  94 Ia 25.3687 mA
[14:53:29.247] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  87 Ia 24.5687 mA
[14:53:29.347] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  85 Ia 23.7688 mA
[14:53:29.448] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  86 Ia 23.7688 mA
[14:53:29.550] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  87 Ia 24.5687 mA
[14:53:29.651] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  85 Ia 23.7688 mA
[14:53:29.751] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  86 Ia 24.5687 mA
[14:53:29.853] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  84 Ia 23.7688 mA
[14:53:29.953] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  85 Ia 23.7688 mA
[14:53:30.054] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  86 Ia 23.7688 mA
[14:53:30.155] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  87 Ia 24.5687 mA
[14:53:30.257] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 22.9688 mA
[14:53:30.357] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  84 Ia 25.3687 mA
[14:53:30.458] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  77 Ia 22.9688 mA
[14:53:30.558] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  83 Ia 24.5687 mA
[14:53:30.659] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  81 Ia 24.5687 mA
[14:53:30.760] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  79 Ia 23.7688 mA
[14:53:30.861] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  80 Ia 24.5687 mA
[14:53:30.961] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  78 Ia 23.7688 mA
[14:53:31.062] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  79 Ia 23.7688 mA
[14:53:31.163] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  80 Ia 24.5687 mA
[14:53:31.264] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  78 Ia 22.9688 mA
[14:53:31.365] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  84 Ia 25.3687 mA
[14:53:31.466] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 24.5687 mA
[14:53:31.567] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  76 Ia 23.7688 mA
[14:53:31.667] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  77 Ia 23.7688 mA
[14:53:31.768] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  78 Ia 23.7688 mA
[14:53:31.869] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  79 Ia 24.5687 mA
[14:53:31.969] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  77 Ia 23.7688 mA
[14:53:32.070] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  78 Ia 24.5687 mA
[14:53:32.171] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  76 Ia 23.7688 mA
[14:53:32.272] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  77 Ia 24.5687 mA
[14:53:32.372] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  75 Ia 22.9688 mA
[14:53:32.473] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  81 Ia 25.3687 mA
[14:53:32.574] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  74 Ia 22.9688 mA
[14:53:32.675] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 21.3688 mA
[14:53:32.776] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  94 Ia 24.5687 mA
[14:53:32.877] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  92 Ia 24.5687 mA
[14:53:32.977] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  90 Ia 23.7688 mA
[14:53:33.078] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  91 Ia 23.7688 mA
[14:53:33.185] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  92 Ia 24.5687 mA
[14:53:33.288] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  90 Ia 23.7688 mA
[14:53:33.388] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  91 Ia 23.7688 mA
[14:53:33.489] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  92 Ia 23.7688 mA
[14:53:33.589] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  93 Ia 24.5687 mA
[14:53:33.691] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  91 Ia 23.7688 mA
[14:53:33.792] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  92 Ia 24.5687 mA
[14:53:33.893] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.7688 mA
[14:53:33.993] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  79 Ia 24.5687 mA
[14:53:34.095] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  77 Ia 22.9688 mA
[14:53:34.195] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  83 Ia 24.5687 mA
[14:53:34.296] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  81 Ia 24.5687 mA
[14:53:34.397] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  79 Ia 23.7688 mA
[14:53:34.498] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  80 Ia 24.5687 mA
[14:53:34.598] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  78 Ia 23.7688 mA
[14:53:34.699] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  79 Ia 23.7688 mA
[14:53:34.800] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  80 Ia 24.5687 mA
[14:53:34.900] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  78 Ia 23.7688 mA
[14:53:34.001] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  79 Ia 23.7688 mA
[14:53:35.102] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 24.5687 mA
[14:53:35.203] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  76 Ia 22.9688 mA
[14:53:35.304] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  82 Ia 25.3687 mA
[14:53:35.404] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  75 Ia 22.9688 mA
[14:53:35.505] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  81 Ia 24.5687 mA
[14:53:35.605] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  79 Ia 23.7688 mA
[14:53:35.706] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  80 Ia 24.5687 mA
[14:53:35.807] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  78 Ia 23.7688 mA
[14:53:35.908] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  79 Ia 24.5687 mA
[14:53:36.009] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  77 Ia 23.7688 mA
[14:53:36.110] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  78 Ia 23.7688 mA
[14:53:36.211] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  79 Ia 23.7688 mA
[14:53:36.312] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.7688 mA
[14:53:36.413] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  79 Ia 23.7688 mA
[14:53:36.513] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  80 Ia 24.5687 mA
[14:53:36.614] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  78 Ia 22.9688 mA
[14:53:36.715] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  84 Ia 24.5687 mA
[14:53:36.816] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  82 Ia 24.5687 mA
[14:53:36.916] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  80 Ia 24.5687 mA
[14:53:37.017] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  78 Ia 22.9688 mA
[14:53:37.118] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  84 Ia 24.5687 mA
[14:53:37.218] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  82 Ia 24.5687 mA
[14:53:37.320] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  80 Ia 23.7688 mA
[14:53:37.420] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  81 Ia 24.5687 mA
[14:53:37.522] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 22.1688 mA
[14:53:37.623] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  89 Ia 24.5687 mA
[14:53:37.723] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  87 Ia 24.5687 mA
[14:53:37.824] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  85 Ia 24.5687 mA
[14:53:37.925] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  83 Ia 23.7688 mA
[14:53:38.026] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  84 Ia 24.5687 mA
[14:53:38.127] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  82 Ia 23.7688 mA
[14:53:38.228] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  83 Ia 23.7688 mA
[14:53:38.329] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  84 Ia 24.5687 mA
[14:53:38.430] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  82 Ia 23.7688 mA
[14:53:38.531] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  83 Ia 23.7688 mA
[14:53:38.632] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  84 Ia 23.7688 mA
[14:53:38.733] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 22.9688 mA
[14:53:38.834] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  84 Ia 24.5687 mA
[14:53:38.935] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  82 Ia 23.7688 mA
[14:53:39.036] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  83 Ia 24.5687 mA
[14:53:39.137] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  81 Ia 23.7688 mA
[14:53:39.238] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  82 Ia 23.7688 mA
[14:53:39.339] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  83 Ia 24.5687 mA
[14:53:39.439] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  81 Ia 23.7688 mA
[14:53:39.540] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  82 Ia 24.5687 mA
[14:53:39.641] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  80 Ia 23.7688 mA
[14:53:39.742] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  81 Ia 23.7688 mA
[14:53:39.843] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  82 Ia 24.5687 mA
[14:53:39.945] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 22.1688 mA
[14:53:40.046] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  89 Ia 24.5687 mA
[14:53:40.150] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  87 Ia 24.5687 mA
[14:53:40.251] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  85 Ia 24.5687 mA
[14:53:40.352] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  83 Ia 24.5687 mA
[14:53:40.452] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  81 Ia 23.7688 mA
[14:53:40.553] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  82 Ia 23.7688 mA
[14:53:40.654] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  83 Ia 24.5687 mA
[14:53:40.755] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  81 Ia 23.7688 mA
[14:53:40.856] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  82 Ia 23.7688 mA
[14:53:40.956] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  83 Ia 23.7688 mA
[14:53:41.057] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  84 Ia 24.5687 mA
[14:53:41.158] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 22.9688 mA
[14:53:41.259] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  84 Ia 24.5687 mA
[14:53:41.360] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  82 Ia 23.7688 mA
[14:53:41.460] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  83 Ia 24.5687 mA
[14:53:41.561] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  81 Ia 23.7688 mA
[14:53:41.662] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  82 Ia 23.7688 mA
[14:53:41.762] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  83 Ia 24.5687 mA
[14:53:41.863] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  81 Ia 23.7688 mA
[14:53:41.964] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  82 Ia 23.7688 mA
[14:53:42.064] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  83 Ia 24.5687 mA
[14:53:42.165] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  81 Ia 23.7688 mA
[14:53:42.266] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  82 Ia 23.7688 mA
[14:53:42.368] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 22.9688 mA
[14:53:42.469] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  84 Ia 24.5687 mA
[14:53:42.571] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  82 Ia 23.7688 mA
[14:53:42.672] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  83 Ia 24.5687 mA
[14:53:42.772] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  81 Ia 24.5687 mA
[14:53:42.873] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  79 Ia 22.9688 mA
[14:53:42.974] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  85 Ia 24.5687 mA
[14:53:43.074] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  83 Ia 24.5687 mA
[14:53:43.175] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  81 Ia 23.7688 mA
[14:53:43.276] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  82 Ia 24.5687 mA
[14:53:43.376] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  80 Ia 23.7688 mA
[14:53:43.478] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  81 Ia 24.5687 mA
[14:53:43.580] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 24.5687 mA
[14:53:43.680] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  76 Ia 23.7688 mA
[14:53:43.781] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  77 Ia 24.5687 mA
[14:53:43.883] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  75 Ia 23.7688 mA
[14:53:43.983] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  76 Ia 23.7688 mA
[14:53:44.084] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  77 Ia 24.5687 mA
[14:53:44.184] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  75 Ia 23.7688 mA
[14:53:44.285] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  76 Ia 23.7688 mA
[14:53:44.386] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  77 Ia 24.5687 mA
[14:53:44.487] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  75 Ia 23.7688 mA
[14:53:44.587] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  76 Ia 23.7688 mA
[14:53:44.688] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  77 Ia 23.7688 mA
[14:53:44.790] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.7688 mA
[14:53:44.890] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  79 Ia 23.7688 mA
[14:53:44.991] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  80 Ia 24.5687 mA
[14:53:45.091] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  78 Ia 23.7688 mA
[14:53:45.192] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  79 Ia 24.5687 mA
[14:53:45.293] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  77 Ia 22.9688 mA
[14:53:45.393] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  83 Ia 24.5687 mA
[14:53:45.494] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  81 Ia 24.5687 mA
[14:53:45.595] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  79 Ia 23.7688 mA
[14:53:45.696] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  80 Ia 24.5687 mA
[14:53:45.797] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  78 Ia 23.7688 mA
[14:53:45.897] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  79 Ia 23.7688 mA
[14:53:45.999] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 24.5687 mA
[14:53:46.100] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  76 Ia 23.7688 mA
[14:53:46.201] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  77 Ia 24.5687 mA
[14:53:46.301] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  75 Ia 24.5687 mA
[14:53:46.402] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  73 Ia 22.9688 mA
[14:53:46.502] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  79 Ia 24.5687 mA
[14:53:46.603] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  77 Ia 24.5687 mA
[14:53:46.704] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  75 Ia 23.7688 mA
[14:53:46.804] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  76 Ia 23.7688 mA
[14:53:46.905] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  77 Ia 24.5687 mA
[14:53:47.005] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  75 Ia 23.7688 mA
[14:53:47.106] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  76 Ia 23.7688 mA
[14:53:47.208] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 21.3688 mA
[14:53:47.308] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  94 Ia 25.3687 mA
[14:53:47.409] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  87 Ia 24.5687 mA
[14:53:47.510] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  85 Ia 23.7688 mA
[14:53:47.610] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  86 Ia 23.7688 mA
[14:53:47.710] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  87 Ia 23.7688 mA
[14:53:47.811] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  88 Ia 24.5687 mA
[14:53:47.917] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  86 Ia 23.7688 mA
[14:53:48.018] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  87 Ia 24.5687 mA
[14:53:48.119] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  85 Ia 23.7688 mA
[14:53:48.219] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  86 Ia 23.7688 mA
[14:53:48.320] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  87 Ia 23.7688 mA
[14:53:48.347] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  87
[14:53:48.347] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  84
[14:53:48.347] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  74
[14:53:48.347] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  92
[14:53:48.347] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  79
[14:53:48.348] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  79
[14:53:48.348] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  81
[14:53:48.348] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  84
[14:53:48.348] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  82
[14:53:48.348] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  84
[14:53:48.348] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  82
[14:53:48.348] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  81
[14:53:48.348] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  77
[14:53:48.348] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  79
[14:53:48.349] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  76
[14:53:48.349] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  87
[14:53:50.177] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 385.9 mA = 24.1188 mA/ROC
[14:53:50.177] <TB2>     INFO: i(loss) [mA/ROC]:     20.1  20.9  19.3  19.3  19.3  19.3  20.1  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3
[14:53:50.213] <TB2>     INFO:    ----------------------------------------------------------------------
[14:53:50.213] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[14:53:50.213] <TB2>     INFO:    ----------------------------------------------------------------------
[14:53:50.348] <TB2>     INFO: Expecting 231680 events.
[14:53:58.422] <TB2>     INFO: 231680 events read in total (7356ms).
[14:53:58.577] <TB2>     INFO: Test took 8361ms.
[14:53:58.779] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 93 and Delta(CalDel) = 63
[14:53:58.783] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 92 and Delta(CalDel) = 58
[14:53:58.786] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 86 and Delta(CalDel) = 58
[14:53:58.790] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 84 and Delta(CalDel) = 59
[14:53:58.793] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 96 and Delta(CalDel) = 58
[14:53:58.797] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 92 and Delta(CalDel) = 60
[14:53:58.800] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 95 and Delta(CalDel) = 60
[14:53:58.804] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 94 and Delta(CalDel) = 59
[14:53:58.807] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 85 and Delta(CalDel) = 66
[14:53:58.811] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 72 and Delta(CalDel) = 60
[14:53:58.814] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 95 and Delta(CalDel) = 59
[14:53:58.818] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 81 and Delta(CalDel) = 58
[14:53:58.821] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 87 and Delta(CalDel) = 61
[14:53:58.825] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 95 and Delta(CalDel) = 60
[14:53:58.828] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 92 and Delta(CalDel) = 61
[14:53:58.832] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 99 and Delta(CalDel) = 58
[14:53:58.872] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:53:58.909] <TB2>     INFO:    ----------------------------------------------------------------------
[14:53:58.909] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:53:58.909] <TB2>     INFO:    ----------------------------------------------------------------------
[14:53:59.045] <TB2>     INFO: Expecting 231680 events.
[14:54:07.239] <TB2>     INFO: 231680 events read in total (7479ms).
[14:54:07.244] <TB2>     INFO: Test took 8330ms.
[14:54:07.267] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 32
[14:54:07.581] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 28.5
[14:54:07.585] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 29.5
[14:54:07.588] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 29
[14:54:07.592] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 29.5
[14:54:07.595] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 30.5
[14:54:07.599] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30.5
[14:54:07.602] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 29.5
[14:54:07.606] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 161 +/- 32.5
[14:54:07.609] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 30.5
[14:54:07.613] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 110 +/- 30.5
[14:54:07.616] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 29.5
[14:54:07.620] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 121 +/- 30.5
[14:54:07.623] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 124 +/- 29.5
[14:54:07.627] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31.5
[14:54:07.631] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 120 +/- 28.5
[14:54:07.666] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:54:07.666] <TB2>     INFO: CalDel:      138   125   129   119   125   125   127   123   161   125   110   129   121   124   144   120
[14:54:07.666] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[14:54:07.670] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters_C0.dat
[14:54:07.670] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters_C1.dat
[14:54:07.670] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters_C2.dat
[14:54:07.671] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters_C3.dat
[14:54:07.671] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters_C4.dat
[14:54:07.671] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters_C5.dat
[14:54:07.671] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters_C6.dat
[14:54:07.671] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters_C7.dat
[14:54:07.671] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters_C8.dat
[14:54:07.672] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters_C9.dat
[14:54:07.672] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters_C10.dat
[14:54:07.672] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters_C11.dat
[14:54:07.672] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters_C12.dat
[14:54:07.672] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters_C13.dat
[14:54:07.672] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters_C14.dat
[14:54:07.673] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters_C15.dat
[14:54:07.673] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:54:07.673] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:54:07.673] <TB2>     INFO: PixTestPretest::doTest() done, duration: 65 seconds
[14:54:07.673] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:54:07.760] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:54:07.760] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:54:07.760] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:54:07.760] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:54:07.763] <TB2>     INFO: ######################################################################
[14:54:07.763] <TB2>     INFO: PixTestTiming::doTest()
[14:54:07.763] <TB2>     INFO: ######################################################################
[14:54:07.763] <TB2>     INFO:    ----------------------------------------------------------------------
[14:54:07.763] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[14:54:07.763] <TB2>     INFO:    ----------------------------------------------------------------------
[14:54:07.764] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:54:09.093] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:54:11.366] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:54:13.641] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:54:15.914] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:54:18.188] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:54:20.464] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:54:22.740] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:54:25.012] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:54:26.531] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:54:28.804] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:54:31.077] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:54:33.354] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:54:35.626] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:54:37.899] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:54:40.175] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:54:42.462] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:54:43.982] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:54:45.501] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:54:47.040] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:54:48.560] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:54:50.080] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:54:51.599] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:54:53.120] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:54:54.640] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:54:56.161] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:54:57.685] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:54:59.207] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:55:00.736] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:55:02.259] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:55:03.781] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:55:05.304] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:55:06.825] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:55:08.534] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:55:10.055] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:55:11.577] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:55:13.098] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:55:14.618] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:55:16.139] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:55:17.660] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:55:19.181] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:55:22.017] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:55:24.290] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:55:26.564] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:55:28.837] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:55:31.111] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:55:33.384] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:55:35.659] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:55:37.933] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:55:39.454] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:55:41.735] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:55:44.008] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:55:46.283] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:55:48.555] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:55:50.827] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:55:53.101] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:55:55.374] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:55:57.647] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:55:59.919] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:56:02.192] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:56:04.466] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:56:06.739] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:56:09.012] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:56:11.285] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:56:13.558] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:56:15.831] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:56:18.108] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:56:20.383] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:56:22.655] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:56:24.931] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:56:27.205] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:56:29.479] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:56:31.752] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:56:34.025] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:56:36.299] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:56:38.571] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:56:40.844] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:56:43.117] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:56:45.393] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:56:47.665] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:56:49.938] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:56:56.157] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:56:57.676] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:56:59.195] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:57:00.716] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:57:02.238] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:57:03.757] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:57:05.281] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:57:06.801] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:57:08.321] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:57:09.843] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:57:11.368] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:57:12.895] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:57:14.417] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:57:15.943] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:57:17.464] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:57:18.988] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:57:20.514] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:57:22.035] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:57:23.555] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:57:25.079] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:57:26.603] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:57:28.143] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:57:29.665] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:57:31.186] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:57:33.459] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:57:35.732] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:57:38.021] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:57:40.298] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:57:42.571] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:57:44.846] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:57:47.120] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:57:49.392] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:57:51.666] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:57:53.938] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:57:56.212] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:57:58.484] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:58:00.758] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:58:03.031] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:58:05.304] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:58:07.584] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:58:09.858] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:58:12.131] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:58:14.410] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:58:16.683] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:58:18.957] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:58:21.229] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:58:23.503] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:58:26.161] <TB2>     INFO: TBM Phase Settings: 240
[14:58:26.161] <TB2>     INFO: 400MHz Phase: 4
[14:58:26.161] <TB2>     INFO: 160MHz Phase: 7
[14:58:26.161] <TB2>     INFO: Functional Phase Area: 5
[14:58:26.164] <TB2>     INFO: Test took 258401 ms.
[14:58:26.164] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:58:26.164] <TB2>     INFO:    ----------------------------------------------------------------------
[14:58:26.164] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[14:58:26.164] <TB2>     INFO:    ----------------------------------------------------------------------
[14:58:26.165] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:58:27.305] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:58:31.081] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:58:34.856] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:58:38.632] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:58:42.407] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:58:46.182] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:58:49.958] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:58:53.739] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:58:55.258] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:58:56.778] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:58:58.298] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:58:59.818] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:59:01.345] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:59:02.866] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:59:04.388] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:59:05.909] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:59:07.429] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:59:08.948] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:59:11.221] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:59:13.494] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:59:15.768] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:59:18.052] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:59:20.326] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:59:21.846] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:59:23.365] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:59:24.885] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:59:27.160] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:59:29.432] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:59:31.707] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:59:33.981] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:59:36.254] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:59:37.774] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:59:39.293] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:59:40.813] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:59:43.086] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:59:45.359] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:59:47.633] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:59:49.906] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:59:52.179] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:59:53.699] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:59:55.218] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:59:56.739] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:59:59.013] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[15:00:01.289] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[15:00:03.563] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[15:00:05.836] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[15:00:08.109] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[15:00:09.629] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[15:00:11.149] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[15:00:12.668] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[15:00:14.941] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[15:00:17.214] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[15:00:19.488] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[15:00:21.761] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[15:00:24.035] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[15:00:25.554] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[15:00:27.073] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[15:00:28.593] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[15:00:30.113] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[15:00:31.632] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[15:00:33.154] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[15:00:34.674] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[15:00:36.194] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[15:00:38.096] <TB2>     INFO: ROC Delay Settings: 228
[15:00:38.096] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[15:00:38.096] <TB2>     INFO: ROC Port 0 Delay: 4
[15:00:38.096] <TB2>     INFO: ROC Port 1 Delay: 4
[15:00:38.096] <TB2>     INFO: Functional ROC Area: 5
[15:00:38.099] <TB2>     INFO: Test took 131935 ms.
[15:00:38.099] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[15:00:38.099] <TB2>     INFO:    ----------------------------------------------------------------------
[15:00:38.099] <TB2>     INFO:    PixTestTiming::TimingTest()
[15:00:38.099] <TB2>     INFO:    ----------------------------------------------------------------------
[15:00:39.238] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4609 4609 4608 4609 4608 4608 4609 4609 e062 c000 a101 8000 4609 4609 460b 4609 4609 4609 4609 4609 e062 c000 
[15:00:39.239] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 4609 4608 4608 4608 4609 4609 4609 4609 e022 c000 a102 8040 460b 460b 4609 4608 460b 460b 460b 460b e022 c000 
[15:00:39.239] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4608 4608 4609 4608 460b 4608 4608 4608 e022 c000 a103 80b1 4609 4609 4608 4609 4609 4609 4609 4609 e022 c000 
[15:00:39.239] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[15:00:53.403] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:00:53.403] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[15:01:07.432] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:01:07.432] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[15:01:21.376] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:01:21.376] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[15:01:35.401] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:01:35.401] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[15:01:49.422] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:01:49.422] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[15:02:03.472] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:02:03.473] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[15:02:17.491] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:02:17.491] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[15:02:31.459] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:02:31.459] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[15:02:45.411] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:02:45.411] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[15:02:59.457] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:02:59.841] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:02:59.854] <TB2>     INFO: Decoding statistics:
[15:02:59.854] <TB2>     INFO:   General information:
[15:02:59.854] <TB2>     INFO: 	 16bit words read:         240000000
[15:02:59.854] <TB2>     INFO: 	 valid events total:       20000000
[15:02:59.854] <TB2>     INFO: 	 empty events:             20000000
[15:02:59.854] <TB2>     INFO: 	 valid events with pixels: 0
[15:02:59.854] <TB2>     INFO: 	 valid pixel hits:         0
[15:02:59.854] <TB2>     INFO:   Event errors: 	           0
[15:02:59.854] <TB2>     INFO: 	 start marker:             0
[15:02:59.854] <TB2>     INFO: 	 stop marker:              0
[15:02:59.854] <TB2>     INFO: 	 overflow:                 0
[15:02:59.854] <TB2>     INFO: 	 invalid 5bit words:       0
[15:02:59.854] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[15:02:59.854] <TB2>     INFO:   TBM errors: 		           0
[15:02:59.854] <TB2>     INFO: 	 flawed TBM headers:       0
[15:02:59.854] <TB2>     INFO: 	 flawed TBM trailers:      0
[15:02:59.854] <TB2>     INFO: 	 event ID mismatches:      0
[15:02:59.854] <TB2>     INFO:   ROC errors: 		           0
[15:02:59.854] <TB2>     INFO: 	 missing ROC header(s):    0
[15:02:59.854] <TB2>     INFO: 	 misplaced readback start: 0
[15:02:59.854] <TB2>     INFO:   Pixel decoding errors:	   0
[15:02:59.854] <TB2>     INFO: 	 pixel data incomplete:    0
[15:02:59.854] <TB2>     INFO: 	 pixel address:            0
[15:02:59.854] <TB2>     INFO: 	 pulse height fill bit:    0
[15:02:59.854] <TB2>     INFO: 	 buffer corruption:        0
[15:02:59.854] <TB2>     INFO:    ----------------------------------------------------------------------
[15:02:59.854] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[15:02:59.854] <TB2>     INFO:    ----------------------------------------------------------------------
[15:02:59.854] <TB2>     INFO:    ----------------------------------------------------------------------
[15:02:59.854] <TB2>     INFO:    Read back bit status: 1
[15:02:59.854] <TB2>     INFO:    ----------------------------------------------------------------------
[15:02:59.854] <TB2>     INFO:    ----------------------------------------------------------------------
[15:02:59.854] <TB2>     INFO:    Timings are good!
[15:02:59.854] <TB2>     INFO:    ----------------------------------------------------------------------
[15:02:59.854] <TB2>     INFO: Test took 141755 ms.
[15:02:59.854] <TB2>     INFO: PixTestTiming::TimingTest() done.
[15:02:59.855] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:02:59.855] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:02:59.855] <TB2>     INFO: PixTestTiming::doTest took 532095 ms.
[15:02:59.855] <TB2>     INFO: PixTestTiming::doTest() done
[15:02:59.855] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[15:02:59.855] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[15:02:59.855] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[15:02:59.855] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[15:02:59.855] <TB2>     INFO: Write out ROCDelayScan3_V0
[15:02:59.856] <TB2>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[15:02:59.856] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[15:03:00.209] <TB2>     INFO: ######################################################################
[15:03:00.209] <TB2>     INFO: PixTestAlive::doTest()
[15:03:00.209] <TB2>     INFO: ######################################################################
[15:03:00.212] <TB2>     INFO:    ----------------------------------------------------------------------
[15:03:00.212] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:03:00.212] <TB2>     INFO:    ----------------------------------------------------------------------
[15:03:00.213] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:03:00.557] <TB2>     INFO: Expecting 41600 events.
[15:03:04.659] <TB2>     INFO: 41600 events read in total (3387ms).
[15:03:04.660] <TB2>     INFO: Test took 4447ms.
[15:03:04.668] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:03:04.668] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[15:03:04.668] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:03:05.043] <TB2>     INFO: PixTestAlive::aliveTest() done
[15:03:05.043] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:03:05.043] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:03:05.046] <TB2>     INFO:    ----------------------------------------------------------------------
[15:03:05.046] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:03:05.046] <TB2>     INFO:    ----------------------------------------------------------------------
[15:03:05.047] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:03:05.390] <TB2>     INFO: Expecting 41600 events.
[15:03:08.364] <TB2>     INFO: 41600 events read in total (2259ms).
[15:03:08.364] <TB2>     INFO: Test took 3317ms.
[15:03:08.364] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:03:08.364] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[15:03:08.364] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[15:03:08.364] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[15:03:08.772] <TB2>     INFO: PixTestAlive::maskTest() done
[15:03:08.772] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:03:08.775] <TB2>     INFO:    ----------------------------------------------------------------------
[15:03:08.775] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:03:08.775] <TB2>     INFO:    ----------------------------------------------------------------------
[15:03:08.776] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:03:09.122] <TB2>     INFO: Expecting 41600 events.
[15:03:13.171] <TB2>     INFO: 41600 events read in total (3334ms).
[15:03:13.172] <TB2>     INFO: Test took 4396ms.
[15:03:13.180] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:03:13.180] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[15:03:13.180] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[15:03:13.557] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[15:03:13.557] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:03:13.557] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[15:03:13.557] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[15:03:13.565] <TB2>     INFO: ######################################################################
[15:03:13.565] <TB2>     INFO: PixTestTrim::doTest()
[15:03:13.565] <TB2>     INFO: ######################################################################
[15:03:13.568] <TB2>     INFO:    ----------------------------------------------------------------------
[15:03:13.568] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[15:03:13.568] <TB2>     INFO:    ----------------------------------------------------------------------
[15:03:13.645] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[15:03:13.645] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:03:13.659] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:03:13.659] <TB2>     INFO:     run 1 of 1
[15:03:13.659] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:03:14.010] <TB2>     INFO: Expecting 5025280 events.
[15:03:59.133] <TB2>     INFO: 1417936 events read in total (44408ms).
[15:04:42.796] <TB2>     INFO: 2821048 events read in total (88071ms).
[15:05:26.968] <TB2>     INFO: 4238592 events read in total (132244ms).
[15:05:50.639] <TB2>     INFO: 5025280 events read in total (155914ms).
[15:05:50.678] <TB2>     INFO: Test took 157019ms.
[15:05:50.733] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:05:50.840] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:05:52.211] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:05:53.620] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:05:54.984] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:05:56.367] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:05:57.726] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:05:59.142] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:06:00.532] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:06:01.903] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:06:03.242] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:06:04.588] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:06:06.015] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:06:07.383] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:06:08.847] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:06:10.307] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:06:11.704] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:06:13.103] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 233349120
[15:06:13.106] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.1511 minThrLimit = 88.1092 minThrNLimit = 108.548 -> result = 88.1511 -> 88
[15:06:13.106] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.2332 minThrLimit = 97.2143 minThrNLimit = 120.306 -> result = 97.2332 -> 97
[15:06:13.107] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.8737 minThrLimit = 92.7708 minThrNLimit = 112.469 -> result = 92.8737 -> 92
[15:06:13.107] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.7128 minThrLimit = 98.7121 minThrNLimit = 117.269 -> result = 98.7128 -> 98
[15:06:13.108] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.3383 minThrLimit = 93.3243 minThrNLimit = 113.592 -> result = 93.3383 -> 93
[15:06:13.108] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.184 minThrLimit = 96.1811 minThrNLimit = 119.587 -> result = 96.184 -> 96
[15:06:13.108] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.0768 minThrLimit = 97.0501 minThrNLimit = 116.449 -> result = 97.0768 -> 97
[15:06:13.109] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.7415 minThrLimit = 92.7318 minThrNLimit = 114.438 -> result = 92.7415 -> 92
[15:06:13.109] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.0622 minThrLimit = 86.9793 minThrNLimit = 105.979 -> result = 87.0622 -> 87
[15:06:13.110] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.5811 minThrLimit = 93.5481 minThrNLimit = 111.341 -> result = 93.5811 -> 93
[15:06:13.110] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.929 minThrLimit = 98.9257 minThrNLimit = 121.303 -> result = 98.929 -> 98
[15:06:13.110] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.9634 minThrLimit = 84.9625 minThrNLimit = 107.33 -> result = 84.9634 -> 84
[15:06:13.111] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.656 minThrLimit = 105.62 minThrNLimit = 130.577 -> result = 105.656 -> 105
[15:06:13.111] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.853 minThrLimit = 101.802 minThrNLimit = 125.796 -> result = 101.853 -> 101
[15:06:13.112] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.0852 minThrLimit = 93.0538 minThrNLimit = 113.829 -> result = 93.0852 -> 93
[15:06:13.112] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.578 minThrLimit = 90.4924 minThrNLimit = 113.761 -> result = 90.578 -> 90
[15:06:13.112] <TB2>     INFO: ROC 0 VthrComp = 88
[15:06:13.112] <TB2>     INFO: ROC 1 VthrComp = 97
[15:06:13.112] <TB2>     INFO: ROC 2 VthrComp = 92
[15:06:13.112] <TB2>     INFO: ROC 3 VthrComp = 98
[15:06:13.112] <TB2>     INFO: ROC 4 VthrComp = 93
[15:06:13.113] <TB2>     INFO: ROC 5 VthrComp = 96
[15:06:13.113] <TB2>     INFO: ROC 6 VthrComp = 97
[15:06:13.113] <TB2>     INFO: ROC 7 VthrComp = 92
[15:06:13.113] <TB2>     INFO: ROC 8 VthrComp = 87
[15:06:13.113] <TB2>     INFO: ROC 9 VthrComp = 93
[15:06:13.113] <TB2>     INFO: ROC 10 VthrComp = 98
[15:06:13.113] <TB2>     INFO: ROC 11 VthrComp = 84
[15:06:13.113] <TB2>     INFO: ROC 12 VthrComp = 105
[15:06:13.113] <TB2>     INFO: ROC 13 VthrComp = 101
[15:06:13.113] <TB2>     INFO: ROC 14 VthrComp = 93
[15:06:13.113] <TB2>     INFO: ROC 15 VthrComp = 90
[15:06:13.113] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[15:06:13.113] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:06:13.127] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:06:13.127] <TB2>     INFO:     run 1 of 1
[15:06:13.127] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:06:13.470] <TB2>     INFO: Expecting 5025280 events.
[15:06:48.923] <TB2>     INFO: 888376 events read in total (34738ms).
[15:07:23.202] <TB2>     INFO: 1774864 events read in total (69017ms).
[15:07:58.021] <TB2>     INFO: 2660624 events read in total (103836ms).
[15:08:32.857] <TB2>     INFO: 3536752 events read in total (138672ms).
[15:09:07.516] <TB2>     INFO: 4408552 events read in total (173331ms).
[15:09:31.723] <TB2>     INFO: 5025280 events read in total (197538ms).
[15:09:31.791] <TB2>     INFO: Test took 198665ms.
[15:09:31.964] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:09:32.330] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:09:33.974] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:09:35.637] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:09:37.302] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:09:38.984] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:09:40.620] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:09:42.188] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:09:43.767] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:09:45.332] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:09:46.937] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:09:48.530] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:09:50.134] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:09:51.683] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:09:53.270] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:09:54.845] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:09:56.424] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:09:57.989] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 382156800
[15:09:57.992] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 57.228 for pixel 20/46 mean/min/max = 45.4903/33.7251/57.2555
[15:09:57.992] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 59.6198 for pixel 32/1 mean/min/max = 45.3013/30.8148/59.7878
[15:09:57.993] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 61.7887 for pixel 9/8 mean/min/max = 47.3426/32.6501/62.035
[15:09:57.993] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 58.5112 for pixel 1/7 mean/min/max = 45.5859/32.6048/58.567
[15:09:57.993] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.7577 for pixel 4/54 mean/min/max = 45.0141/33.2092/56.819
[15:09:57.994] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.8439 for pixel 10/15 mean/min/max = 44.8878/31.9117/57.864
[15:09:57.994] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 58.2599 for pixel 32/0 mean/min/max = 45.1692/31.8212/58.5171
[15:09:57.994] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 56.7256 for pixel 12/79 mean/min/max = 45.5093/34.0627/56.9558
[15:09:57.995] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 57.7039 for pixel 8/0 mean/min/max = 44.5836/31.355/57.8123
[15:09:57.995] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 58.3629 for pixel 18/9 mean/min/max = 45.9274/33.4724/58.3823
[15:09:57.995] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 61.2142 for pixel 5/0 mean/min/max = 46.6983/32.1808/61.2158
[15:09:57.996] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 54.4655 for pixel 42/25 mean/min/max = 43.9414/33.2483/54.6345
[15:09:57.996] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 59.6999 for pixel 18/32 mean/min/max = 47.0611/34.4182/59.7041
[15:09:57.996] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 57.6659 for pixel 3/36 mean/min/max = 45.1144/32.4475/57.7812
[15:09:57.997] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 56.9068 for pixel 27/13 mean/min/max = 45.0379/33.1274/56.9484
[15:09:57.997] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.9118 for pixel 7/8 mean/min/max = 45.5596/34.0463/57.0729
[15:09:57.997] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:58.129] <TB2>     INFO: Expecting 411648 events.
[15:10:05.710] <TB2>     INFO: 411648 events read in total (6866ms).
[15:10:05.716] <TB2>     INFO: Expecting 411648 events.
[15:10:13.235] <TB2>     INFO: 411648 events read in total (6855ms).
[15:10:13.243] <TB2>     INFO: Expecting 411648 events.
[15:10:20.703] <TB2>     INFO: 411648 events read in total (6797ms).
[15:10:20.714] <TB2>     INFO: Expecting 411648 events.
[15:10:28.296] <TB2>     INFO: 411648 events read in total (6920ms).
[15:10:28.309] <TB2>     INFO: Expecting 411648 events.
[15:10:35.699] <TB2>     INFO: 411648 events read in total (6735ms).
[15:10:35.715] <TB2>     INFO: Expecting 411648 events.
[15:10:43.115] <TB2>     INFO: 411648 events read in total (6742ms).
[15:10:43.133] <TB2>     INFO: Expecting 411648 events.
[15:10:50.522] <TB2>     INFO: 411648 events read in total (6732ms).
[15:10:50.543] <TB2>     INFO: Expecting 411648 events.
[15:10:57.918] <TB2>     INFO: 411648 events read in total (6723ms).
[15:10:57.942] <TB2>     INFO: Expecting 411648 events.
[15:11:05.511] <TB2>     INFO: 411648 events read in total (6918ms).
[15:11:05.535] <TB2>     INFO: Expecting 411648 events.
[15:11:13.084] <TB2>     INFO: 411648 events read in total (6899ms).
[15:11:13.111] <TB2>     INFO: Expecting 411648 events.
[15:11:20.610] <TB2>     INFO: 411648 events read in total (6851ms).
[15:11:20.640] <TB2>     INFO: Expecting 411648 events.
[15:11:28.166] <TB2>     INFO: 411648 events read in total (6882ms).
[15:11:28.200] <TB2>     INFO: Expecting 411648 events.
[15:11:35.817] <TB2>     INFO: 411648 events read in total (6980ms).
[15:11:35.853] <TB2>     INFO: Expecting 411648 events.
[15:11:43.437] <TB2>     INFO: 411648 events read in total (6949ms).
[15:11:43.474] <TB2>     INFO: Expecting 411648 events.
[15:11:51.002] <TB2>     INFO: 411648 events read in total (6894ms).
[15:11:51.043] <TB2>     INFO: Expecting 411648 events.
[15:11:58.583] <TB2>     INFO: 411648 events read in total (6909ms).
[15:11:58.624] <TB2>     INFO: Test took 120627ms.
[15:11:59.118] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9563 < 35 for itrim+1 = 97; old thr = 34.409 ... break
[15:11:59.150] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3715 < 35 for itrim = 108; old thr = 34.4516 ... break
[15:11:59.181] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1387 < 35 for itrim = 107; old thr = 34.6042 ... break
[15:11:59.218] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6939 < 35 for itrim = 114; old thr = 33.9765 ... break
[15:11:59.252] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.2216 < 35 for itrim+1 = 98; old thr = 34.9819 ... break
[15:11:59.286] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4817 < 35 for itrim+1 = 98; old thr = 34.9452 ... break
[15:11:59.325] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2057 < 35 for itrim = 104; old thr = 34.5464 ... break
[15:11:59.355] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0921 < 35 for itrim = 92; old thr = 34.6388 ... break
[15:11:59.382] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.0819 < 35 for itrim+1 = 91; old thr = 34.9458 ... break
[15:11:59.411] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.084 < 35 for itrim+1 = 103; old thr = 34.9381 ... break
[15:11:59.439] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.042 < 35 for itrim = 105; old thr = 34.0155 ... break
[15:11:59.482] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0855 < 35 for itrim = 92; old thr = 33.627 ... break
[15:11:59.520] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1055 < 35 for itrim = 103; old thr = 34.3387 ... break
[15:11:59.555] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4314 < 35 for itrim+1 = 103; old thr = 34.6004 ... break
[15:11:59.594] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0222 < 35 for itrim = 109; old thr = 33.8455 ... break
[15:11:59.634] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3364 < 35 for itrim = 97; old thr = 34.393 ... break
[15:11:59.713] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[15:11:59.724] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:11:59.724] <TB2>     INFO:     run 1 of 1
[15:11:59.724] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:12:00.066] <TB2>     INFO: Expecting 5025280 events.
[15:12:35.244] <TB2>     INFO: 870920 events read in total (34463ms).
[15:13:09.788] <TB2>     INFO: 1740520 events read in total (69007ms).
[15:13:44.142] <TB2>     INFO: 2609824 events read in total (103361ms).
[15:14:18.428] <TB2>     INFO: 3468184 events read in total (137647ms).
[15:14:52.623] <TB2>     INFO: 4322616 events read in total (171842ms).
[15:15:21.002] <TB2>     INFO: 5025280 events read in total (200221ms).
[15:15:21.078] <TB2>     INFO: Test took 201354ms.
[15:15:21.264] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:15:21.633] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:15:23.169] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:15:24.728] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:15:26.293] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:15:27.859] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:15:29.478] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:15:31.054] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:15:32.658] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:15:34.255] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:15:35.872] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:15:37.493] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:15:39.101] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:15:40.645] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:15:42.248] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:15:43.832] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:15:45.433] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:15:47.021] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 421834752
[15:15:47.022] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 10.258059 .. 59.507163
[15:15:47.096] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 0 .. 69 (-1/-1) hits flags = 528 (plus default)
[15:15:47.107] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:15:47.107] <TB2>     INFO:     run 1 of 1
[15:15:47.107] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:15:47.449] <TB2>     INFO: Expecting 2329600 events.
[15:16:26.574] <TB2>     INFO: 1088920 events read in total (38410ms).
[15:17:04.452] <TB2>     INFO: 2165480 events read in total (76288ms).
[15:17:10.633] <TB2>     INFO: 2329600 events read in total (82469ms).
[15:17:10.653] <TB2>     INFO: Test took 83546ms.
[15:17:10.706] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:17:10.822] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:17:11.912] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:17:13.003] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:17:14.089] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:17:15.180] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:17:16.269] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:17:17.363] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:17:18.450] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:17:19.539] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:17:20.626] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:17:21.712] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:17:22.802] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:17:23.895] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:17:24.983] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:17:26.075] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:17:27.162] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:17:28.272] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 366362624
[15:17:28.352] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 18.194725 .. 48.965025
[15:17:28.427] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 8 .. 58 (-1/-1) hits flags = 528 (plus default)
[15:17:28.437] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:17:28.437] <TB2>     INFO:     run 1 of 1
[15:17:28.437] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:17:28.779] <TB2>     INFO: Expecting 1697280 events.
[15:18:07.893] <TB2>     INFO: 1109328 events read in total (38399ms).
[15:18:28.979] <TB2>     INFO: 1697280 events read in total (59485ms).
[15:18:28.994] <TB2>     INFO: Test took 60557ms.
[15:18:29.032] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:18:29.113] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:18:30.104] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:18:31.094] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:18:32.088] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:18:33.080] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:18:34.075] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:18:35.072] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:18:36.064] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:18:37.058] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:18:38.050] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:18:39.041] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:18:40.036] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:18:41.035] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:18:42.028] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:18:43.022] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:18:44.014] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:18:45.015] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 409071616
[15:18:45.097] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 23.422529 .. 46.270501
[15:18:45.173] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 13 .. 56 (-1/-1) hits flags = 528 (plus default)
[15:18:45.183] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:18:45.183] <TB2>     INFO:     run 1 of 1
[15:18:45.183] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:18:45.525] <TB2>     INFO: Expecting 1464320 events.
[15:19:24.443] <TB2>     INFO: 1085192 events read in total (38203ms).
[15:19:38.351] <TB2>     INFO: 1464320 events read in total (52111ms).
[15:19:38.365] <TB2>     INFO: Test took 53182ms.
[15:19:38.403] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:19:38.480] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:19:39.501] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:19:40.516] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:19:41.528] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:19:42.546] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:19:43.569] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:19:44.594] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:19:45.612] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:19:46.631] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:19:47.661] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:19:48.681] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:19:49.696] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:19:50.714] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:19:51.730] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:19:52.752] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:19:53.767] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:19:54.796] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 416366592
[15:19:54.878] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 26.087650 .. 45.489346
[15:19:54.953] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 16 .. 55 (-1/-1) hits flags = 528 (plus default)
[15:19:54.963] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:19:54.963] <TB2>     INFO:     run 1 of 1
[15:19:54.963] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:19:55.310] <TB2>     INFO: Expecting 1331200 events.
[15:20:33.823] <TB2>     INFO: 1067848 events read in total (37798ms).
[15:20:43.752] <TB2>     INFO: 1331200 events read in total (47727ms).
[15:20:43.764] <TB2>     INFO: Test took 48801ms.
[15:20:43.797] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:20:43.871] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:20:44.879] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:20:45.880] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:20:46.882] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:20:47.881] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:20:48.887] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:20:49.902] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:20:50.920] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:20:51.935] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:20:52.937] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:20:53.939] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:20:54.941] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:20:55.943] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:20:56.950] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:20:57.962] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:20:58.982] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:21:00.007] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 422760448
[15:21:00.089] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[15:21:00.089] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[15:21:00.100] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:21:00.101] <TB2>     INFO:     run 1 of 1
[15:21:00.101] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:21:00.443] <TB2>     INFO: Expecting 1364480 events.
[15:21:40.134] <TB2>     INFO: 1075120 events read in total (38974ms).
[15:21:50.686] <TB2>     INFO: 1364480 events read in total (49526ms).
[15:21:50.699] <TB2>     INFO: Test took 50598ms.
[15:21:50.732] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:21:50.808] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:21:51.774] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:21:52.740] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:21:53.701] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:21:54.661] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:21:55.626] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:21:56.591] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:21:57.554] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:21:58.519] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:21:59.475] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:22:00.431] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:22:01.391] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:22:02.354] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:22:03.315] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:22:04.279] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:22:05.243] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:22:06.212] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 424566784
[15:22:06.262] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C0.dat
[15:22:06.262] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C1.dat
[15:22:06.262] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C2.dat
[15:22:06.263] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C3.dat
[15:22:06.263] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C4.dat
[15:22:06.263] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C5.dat
[15:22:06.263] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C6.dat
[15:22:06.263] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C7.dat
[15:22:06.263] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C8.dat
[15:22:06.263] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C9.dat
[15:22:06.263] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C10.dat
[15:22:06.263] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C11.dat
[15:22:06.264] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C12.dat
[15:22:06.264] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C13.dat
[15:22:06.264] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C14.dat
[15:22:06.264] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C15.dat
[15:22:06.264] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//trimParameters35_C0.dat
[15:22:06.271] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//trimParameters35_C1.dat
[15:22:06.278] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//trimParameters35_C2.dat
[15:22:06.285] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//trimParameters35_C3.dat
[15:22:06.292] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//trimParameters35_C4.dat
[15:22:06.299] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//trimParameters35_C5.dat
[15:22:06.306] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//trimParameters35_C6.dat
[15:22:06.313] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//trimParameters35_C7.dat
[15:22:06.319] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//trimParameters35_C8.dat
[15:22:06.326] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//trimParameters35_C9.dat
[15:22:06.333] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//trimParameters35_C10.dat
[15:22:06.340] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//trimParameters35_C11.dat
[15:22:06.347] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//trimParameters35_C12.dat
[15:22:06.354] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//trimParameters35_C13.dat
[15:22:06.360] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//trimParameters35_C14.dat
[15:22:06.367] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//trimParameters35_C15.dat
[15:22:06.374] <TB2>     INFO: PixTestTrim::trimTest() done
[15:22:06.374] <TB2>     INFO: vtrim:      97 108 107 114  98  98 104  92  91 103 105  92 103 103 109  97 
[15:22:06.374] <TB2>     INFO: vthrcomp:   88  97  92  98  93  96  97  92  87  93  98  84 105 101  93  90 
[15:22:06.374] <TB2>     INFO: vcal mean:  34.94  34.95  34.96  34.95  34.96  34.93  34.95  34.97  34.90  34.96  34.94  34.94  34.98  34.93  34.93  34.95 
[15:22:06.374] <TB2>     INFO: vcal RMS:    0.83   0.92   0.87   0.88   0.83   0.84   0.86   0.79   0.88   0.86   0.88   0.77   0.83   0.84   0.84   0.77 
[15:22:06.374] <TB2>     INFO: bits mean:   9.42   9.62   9.21   9.66   9.74   9.65   9.45   8.88   9.94   9.55   9.13  10.08   8.99   9.72   9.82   8.95 
[15:22:06.374] <TB2>     INFO: bits RMS:    2.51   2.71   2.63   2.62   2.49   2.75   2.83   2.68   2.63   2.47   2.77   2.38   2.51   2.64   2.47   2.71 
[15:22:06.384] <TB2>     INFO:    ----------------------------------------------------------------------
[15:22:06.384] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[15:22:06.384] <TB2>     INFO:    ----------------------------------------------------------------------
[15:22:06.386] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[15:22:06.386] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[15:22:06.398] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:22:06.398] <TB2>     INFO:     run 1 of 1
[15:22:06.398] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:22:06.746] <TB2>     INFO: Expecting 4160000 events.
[15:22:53.670] <TB2>     INFO: 1161620 events read in total (46209ms).
[15:23:39.640] <TB2>     INFO: 2311305 events read in total (92180ms).
[15:24:24.178] <TB2>     INFO: 3448760 events read in total (136717ms).
[15:24:52.944] <TB2>     INFO: 4160000 events read in total (165483ms).
[15:24:52.997] <TB2>     INFO: Test took 166599ms.
[15:24:53.117] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:24:53.361] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:24:55.222] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:24:57.145] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:24:59.055] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:25:00.952] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:25:02.862] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:25:04.757] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:25:06.647] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:25:08.556] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:25:10.451] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:25:12.352] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:25:14.240] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:25:16.156] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:25:18.016] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:25:19.896] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:25:21.772] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:25:23.624] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 442228736
[15:25:23.625] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[15:25:23.699] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[15:25:23.699] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[15:25:23.709] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:25:23.709] <TB2>     INFO:     run 1 of 1
[15:25:23.709] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:25:24.058] <TB2>     INFO: Expecting 4160000 events.
[15:26:09.796] <TB2>     INFO: 1114880 events read in total (45023ms).
[15:26:54.790] <TB2>     INFO: 2220595 events read in total (90017ms).
[15:27:39.716] <TB2>     INFO: 3314250 events read in total (134943ms).
[15:28:14.185] <TB2>     INFO: 4160000 events read in total (169412ms).
[15:28:14.246] <TB2>     INFO: Test took 170537ms.
[15:28:14.378] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:28:14.653] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:28:16.577] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:28:18.435] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:28:20.322] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:28:22.244] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:28:24.125] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:28:25.990] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:28:27.899] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:28:29.818] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:28:31.744] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:28:33.634] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:28:35.537] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:28:37.418] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:28:39.315] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:28:41.192] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:28:43.107] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:28:45.015] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 420507648
[15:28:45.016] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[15:28:45.091] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[15:28:45.091] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 185 (-1/-1) hits flags = 528 (plus default)
[15:28:45.102] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:28:45.102] <TB2>     INFO:     run 1 of 1
[15:28:45.102] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:28:45.450] <TB2>     INFO: Expecting 3868800 events.
[15:29:32.181] <TB2>     INFO: 1155040 events read in total (46016ms).
[15:30:17.799] <TB2>     INFO: 2297435 events read in total (91634ms).
[15:31:03.307] <TB2>     INFO: 3427680 events read in total (137143ms).
[15:31:20.802] <TB2>     INFO: 3868800 events read in total (154637ms).
[15:31:20.849] <TB2>     INFO: Test took 155747ms.
[15:31:20.962] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:31:21.197] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:31:23.063] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:31:24.866] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:31:26.694] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:31:28.563] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:31:30.378] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:31:32.190] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:31:34.017] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:31:35.881] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:31:37.753] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:31:39.565] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:31:41.384] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:31:43.211] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:31:45.018] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:31:46.833] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:31:48.664] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:31:50.510] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 420601856
[15:31:50.511] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[15:31:50.584] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[15:31:50.584] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 184 (-1/-1) hits flags = 528 (plus default)
[15:31:50.594] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:31:50.594] <TB2>     INFO:     run 1 of 1
[15:31:50.594] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:31:50.938] <TB2>     INFO: Expecting 3848000 events.
[15:32:36.880] <TB2>     INFO: 1157120 events read in total (45228ms).
[15:33:22.647] <TB2>     INFO: 2301465 events read in total (90995ms).
[15:34:08.149] <TB2>     INFO: 3434180 events read in total (136497ms).
[15:34:24.815] <TB2>     INFO: 3848000 events read in total (153163ms).
[15:34:24.862] <TB2>     INFO: Test took 154268ms.
[15:34:24.973] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:34:25.212] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:34:27.066] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:34:28.868] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:34:30.765] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:34:32.642] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:34:34.510] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:34:36.359] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:34:38.237] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:34:40.141] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:34:42.075] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:34:43.950] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:34:45.824] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:34:47.717] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:34:49.595] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:34:51.477] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:34:53.388] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:34:55.299] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 420601856
[15:34:55.299] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[15:34:55.372] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[15:34:55.372] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 185 (-1/-1) hits flags = 528 (plus default)
[15:34:55.383] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:34:55.383] <TB2>     INFO:     run 1 of 1
[15:34:55.383] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:34:55.725] <TB2>     INFO: Expecting 3868800 events.
[15:35:42.354] <TB2>     INFO: 1153400 events read in total (45914ms).
[15:36:28.386] <TB2>     INFO: 2294235 events read in total (91946ms).
[15:37:14.007] <TB2>     INFO: 3423990 events read in total (137567ms).
[15:37:31.824] <TB2>     INFO: 3868800 events read in total (155384ms).
[15:37:31.869] <TB2>     INFO: Test took 156486ms.
[15:37:31.989] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:37:32.222] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:37:34.087] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:37:35.911] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:37:37.771] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:37:39.757] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:37:41.713] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:37:43.599] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:37:45.486] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:37:47.401] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:37:49.341] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:37:51.203] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:37:53.089] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:37:54.987] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:37:56.852] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:37:58.720] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:38:00.626] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:38:02.538] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 420601856
[15:38:02.539] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.92453, thr difference RMS: 1.52089
[15:38:02.540] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.34257, thr difference RMS: 2.04658
[15:38:02.540] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.362, thr difference RMS: 1.71546
[15:38:02.540] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 10.6787, thr difference RMS: 1.31023
[15:38:02.540] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.44816, thr difference RMS: 1.75646
[15:38:02.540] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.90121, thr difference RMS: 1.76886
[15:38:02.541] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.40699, thr difference RMS: 1.33097
[15:38:02.541] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.64016, thr difference RMS: 1.55207
[15:38:02.541] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.38303, thr difference RMS: 1.55071
[15:38:02.541] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.837, thr difference RMS: 1.63352
[15:38:02.541] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 10.2178, thr difference RMS: 1.50413
[15:38:02.542] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.07858, thr difference RMS: 1.31381
[15:38:02.542] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 11.0518, thr difference RMS: 1.23865
[15:38:02.542] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 10.5862, thr difference RMS: 1.49145
[15:38:02.542] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.08954, thr difference RMS: 1.57995
[15:38:02.542] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.5083, thr difference RMS: 1.56903
[15:38:02.543] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.92539, thr difference RMS: 1.51752
[15:38:02.543] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.36197, thr difference RMS: 2.02129
[15:38:02.543] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.47483, thr difference RMS: 1.70475
[15:38:02.543] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 10.4717, thr difference RMS: 1.28087
[15:38:02.543] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.45635, thr difference RMS: 1.75894
[15:38:02.544] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.89264, thr difference RMS: 1.73789
[15:38:02.544] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.39719, thr difference RMS: 1.32427
[15:38:02.544] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.56599, thr difference RMS: 1.53981
[15:38:02.544] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.48376, thr difference RMS: 1.54527
[15:38:02.544] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.82335, thr difference RMS: 1.62218
[15:38:02.545] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 10.2117, thr difference RMS: 1.48037
[15:38:02.545] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.0253, thr difference RMS: 1.31662
[15:38:02.545] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 11.2098, thr difference RMS: 1.23661
[15:38:02.545] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 10.5627, thr difference RMS: 1.44301
[15:38:02.545] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.09268, thr difference RMS: 1.56497
[15:38:02.546] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.50258, thr difference RMS: 1.58862
[15:38:02.546] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.97098, thr difference RMS: 1.49162
[15:38:02.546] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.45563, thr difference RMS: 2.03258
[15:38:02.546] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.63212, thr difference RMS: 1.73539
[15:38:02.546] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 10.4788, thr difference RMS: 1.26484
[15:38:02.547] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.59917, thr difference RMS: 1.74171
[15:38:02.547] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.93561, thr difference RMS: 1.73827
[15:38:02.547] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.40981, thr difference RMS: 1.30885
[15:38:02.547] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.49655, thr difference RMS: 1.52887
[15:38:02.547] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.6783, thr difference RMS: 1.54562
[15:38:02.548] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.88518, thr difference RMS: 1.64179
[15:38:02.548] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 10.3234, thr difference RMS: 1.49779
[15:38:02.548] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.14664, thr difference RMS: 1.28298
[15:38:02.548] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 11.4708, thr difference RMS: 1.21148
[15:38:02.549] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 10.7262, thr difference RMS: 1.46372
[15:38:02.549] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.28222, thr difference RMS: 1.5652
[15:38:02.549] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.63769, thr difference RMS: 1.55855
[15:38:02.549] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.04863, thr difference RMS: 1.47896
[15:38:02.549] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.49326, thr difference RMS: 2.06736
[15:38:02.550] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.72989, thr difference RMS: 1.73028
[15:38:02.550] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 10.4859, thr difference RMS: 1.30522
[15:38:02.550] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.71349, thr difference RMS: 1.76186
[15:38:02.550] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.94153, thr difference RMS: 1.75952
[15:38:02.550] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.52683, thr difference RMS: 1.33304
[15:38:02.551] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.47382, thr difference RMS: 1.52948
[15:38:02.551] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.80204, thr difference RMS: 1.52973
[15:38:02.551] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.85293, thr difference RMS: 1.63272
[15:38:02.551] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 10.3796, thr difference RMS: 1.51826
[15:38:02.551] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.19353, thr difference RMS: 1.29778
[15:38:02.552] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 11.719, thr difference RMS: 1.20382
[15:38:02.552] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 10.8788, thr difference RMS: 1.46563
[15:38:02.552] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.26465, thr difference RMS: 1.55323
[15:38:02.552] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.66782, thr difference RMS: 1.55291
[15:38:02.654] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[15:38:02.657] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2089 seconds
[15:38:02.657] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[15:38:03.363] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[15:38:03.363] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[15:38:03.365] <TB2>     INFO: ######################################################################
[15:38:03.365] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[15:38:03.365] <TB2>     INFO: ######################################################################
[15:38:03.366] <TB2>     INFO:    ----------------------------------------------------------------------
[15:38:03.366] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[15:38:03.366] <TB2>     INFO:    ----------------------------------------------------------------------
[15:38:03.366] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[15:38:03.377] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[15:38:03.377] <TB2>     INFO:     run 1 of 1
[15:38:03.377] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:38:03.726] <TB2>     INFO: Expecting 59072000 events.
[15:38:32.554] <TB2>     INFO: 1072200 events read in total (28113ms).
[15:39:00.304] <TB2>     INFO: 2140800 events read in total (55863ms).
[15:39:28.119] <TB2>     INFO: 3209200 events read in total (83678ms).
[15:39:56.485] <TB2>     INFO: 4281800 events read in total (112044ms).
[15:40:24.065] <TB2>     INFO: 5350200 events read in total (139624ms).
[15:40:51.775] <TB2>     INFO: 6419400 events read in total (167334ms).
[15:41:20.006] <TB2>     INFO: 7491400 events read in total (195565ms).
[15:41:48.057] <TB2>     INFO: 8560200 events read in total (223616ms).
[15:42:16.160] <TB2>     INFO: 9630200 events read in total (251719ms).
[15:42:44.023] <TB2>     INFO: 10701400 events read in total (279582ms).
[15:43:12.063] <TB2>     INFO: 11769800 events read in total (307622ms).
[15:43:40.137] <TB2>     INFO: 12840200 events read in total (335696ms).
[15:44:08.356] <TB2>     INFO: 13911400 events read in total (363915ms).
[15:44:36.558] <TB2>     INFO: 14980000 events read in total (392117ms).
[15:45:04.421] <TB2>     INFO: 16051200 events read in total (419980ms).
[15:45:32.441] <TB2>     INFO: 17121000 events read in total (448000ms).
[15:46:00.684] <TB2>     INFO: 18189800 events read in total (476243ms).
[15:46:28.914] <TB2>     INFO: 19262200 events read in total (504473ms).
[15:46:57.158] <TB2>     INFO: 20331200 events read in total (532717ms).
[15:47:25.056] <TB2>     INFO: 21400000 events read in total (560615ms).
[15:47:52.987] <TB2>     INFO: 22472600 events read in total (588546ms).
[15:48:21.088] <TB2>     INFO: 23541200 events read in total (616647ms).
[15:48:51.828] <TB2>     INFO: 24611200 events read in total (647387ms).
[15:49:19.852] <TB2>     INFO: 25682200 events read in total (675411ms).
[15:49:47.836] <TB2>     INFO: 26750600 events read in total (703395ms).
[15:50:15.729] <TB2>     INFO: 27820400 events read in total (731288ms).
[15:50:43.671] <TB2>     INFO: 28891000 events read in total (759230ms).
[15:51:11.944] <TB2>     INFO: 29959600 events read in total (787503ms).
[15:51:41.086] <TB2>     INFO: 31029800 events read in total (816645ms).
[15:52:55.842] <TB2>     INFO: 32101000 events read in total (891404ms).
[15:53:23.948] <TB2>     INFO: 33169400 events read in total (919507ms).
[15:53:52.765] <TB2>     INFO: 34240400 events read in total (948324ms).
[15:54:20.901] <TB2>     INFO: 35310600 events read in total (976460ms).
[15:54:49.012] <TB2>     INFO: 36379000 events read in total (1004571ms).
[15:55:17.226] <TB2>     INFO: 37449400 events read in total (1032785ms).
[15:55:45.472] <TB2>     INFO: 38519600 events read in total (1061031ms).
[15:56:13.595] <TB2>     INFO: 39588200 events read in total (1089154ms).
[15:56:41.515] <TB2>     INFO: 40658800 events read in total (1117074ms).
[15:57:09.673] <TB2>     INFO: 41728800 events read in total (1145232ms).
[15:57:37.794] <TB2>     INFO: 42797000 events read in total (1173353ms).
[15:58:05.714] <TB2>     INFO: 43866600 events read in total (1201273ms).
[15:58:33.704] <TB2>     INFO: 44937200 events read in total (1229263ms).
[15:59:01.221] <TB2>     INFO: 46005200 events read in total (1256780ms).
[15:59:29.316] <TB2>     INFO: 47073800 events read in total (1284875ms).
[15:59:57.475] <TB2>     INFO: 48145200 events read in total (1313034ms).
[16:00:25.666] <TB2>     INFO: 49213400 events read in total (1341225ms).
[16:00:53.829] <TB2>     INFO: 50281200 events read in total (1369388ms).
[16:01:21.993] <TB2>     INFO: 51350600 events read in total (1397552ms).
[16:01:50.287] <TB2>     INFO: 52420600 events read in total (1425846ms).
[16:02:17.515] <TB2>     INFO: 53488000 events read in total (1453074ms).
[16:02:45.074] <TB2>     INFO: 54555800 events read in total (1480633ms).
[16:03:13.243] <TB2>     INFO: 55627200 events read in total (1508803ms).
[16:03:41.381] <TB2>     INFO: 56696000 events read in total (1536940ms).
[16:04:09.439] <TB2>     INFO: 57763600 events read in total (1564998ms).
[16:04:37.494] <TB2>     INFO: 58833000 events read in total (1593053ms).
[16:04:44.065] <TB2>     INFO: 59072000 events read in total (1599624ms).
[16:04:44.109] <TB2>     INFO: Test took 1600732ms.
[16:04:44.242] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:04:48.254] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:04:48.254] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:04:49.660] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:04:49.660] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:04:50.835] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:04:50.835] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:04:52.004] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:04:52.004] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:04:53.167] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:04:53.167] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:04:54.325] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:04:54.325] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:04:55.487] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:04:55.487] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:04:56.658] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:04:56.658] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:04:57.825] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:04:57.826] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:04:58.989] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:04:58.989] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:05:00.159] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:05:00.159] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:05:01.331] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:05:01.331] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:05:02.479] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:05:02.479] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:05:03.647] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:05:03.648] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:05:04.800] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:05:04.800] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:05:05.971] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:05:05.971] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[16:05:07.326] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 379699200
[16:05:07.372] <TB2>     INFO: PixTestScurves::scurves() done 
[16:05:07.372] <TB2>     INFO: Vcal mean:  35.10  35.10  35.13  35.11  35.09  35.07  35.14  35.10  35.08  35.12  35.05  35.10  35.08  35.04  35.05  35.09 
[16:05:07.372] <TB2>     INFO: Vcal RMS:    0.68   0.80   0.76   0.75   0.70   0.71   0.74   0.66   0.74   0.74   0.74   0.64   0.70   0.72   0.74   0.62 
[16:05:07.373] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[16:05:07.499] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[16:05:07.499] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[16:05:07.499] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[16:05:07.499] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[16:05:07.499] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[16:05:07.503] <TB2>     INFO: ######################################################################
[16:05:07.503] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[16:05:07.503] <TB2>     INFO: ######################################################################
[16:05:07.598] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:05:07.940] <TB2>     INFO: Expecting 41600 events.
[16:05:12.024] <TB2>     INFO: 41600 events read in total (3365ms).
[16:05:12.025] <TB2>     INFO: Test took 4427ms.
[16:05:12.032] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:05:12.032] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[16:05:12.032] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:05:12.060] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[16:05:12.060] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[16:05:12.060] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[16:05:12.060] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[16:05:12.380] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:05:12.723] <TB2>     INFO: Expecting 41600 events.
[16:05:16.889] <TB2>     INFO: 41600 events read in total (3451ms).
[16:05:16.889] <TB2>     INFO: Test took 4509ms.
[16:05:16.897] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:05:16.897] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[16:05:16.897] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[16:05:16.902] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.002
[16:05:16.902] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[16:05:16.902] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.088
[16:05:16.902] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[16:05:16.902] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.568
[16:05:16.902] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 183
[16:05:16.902] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.541
[16:05:16.902] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[16:05:16.903] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.557
[16:05:16.903] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 189
[16:05:16.903] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 195.596
[16:05:16.903] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 196
[16:05:16.903] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.84
[16:05:16.903] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 186
[16:05:16.903] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.803
[16:05:16.903] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 191
[16:05:16.903] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.242
[16:05:16.903] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 183
[16:05:16.903] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.131
[16:05:16.903] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 187
[16:05:16.903] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.302
[16:05:16.904] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 174
[16:05:16.904] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.022
[16:05:16.904] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [12 ,5] phvalue 181
[16:05:16.904] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.445
[16:05:16.904] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[16:05:16.904] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.504
[16:05:16.904] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 178
[16:05:16.904] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.496
[16:05:16.904] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[16:05:16.904] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.021
[16:05:16.904] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,5] phvalue 177
[16:05:16.904] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[16:05:16.904] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[16:05:16.904] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[16:05:16.990] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:05:17.333] <TB2>     INFO: Expecting 41600 events.
[16:05:21.503] <TB2>     INFO: 41600 events read in total (3455ms).
[16:05:21.504] <TB2>     INFO: Test took 4514ms.
[16:05:21.512] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:05:21.512] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[16:05:21.512] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[16:05:21.516] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[16:05:21.517] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 58minph_roc = 10
[16:05:21.517] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 90.1883
[16:05:21.517] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 91
[16:05:21.517] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.0648
[16:05:21.517] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 85
[16:05:21.517] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.31
[16:05:21.517] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 74
[16:05:21.517] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.9766
[16:05:21.518] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 66
[16:05:21.518] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.7867
[16:05:21.518] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 85
[16:05:21.518] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 94.1649
[16:05:21.518] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 94
[16:05:21.518] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.2647
[16:05:21.518] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [16 ,12] phvalue 80
[16:05:21.518] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 98.7167
[16:05:21.518] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,9] phvalue 99
[16:05:21.518] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.2711
[16:05:21.518] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 76
[16:05:21.519] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.7266
[16:05:21.519] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,44] phvalue 79
[16:05:21.519] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.4208
[16:05:21.519] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,7] phvalue 63
[16:05:21.519] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.7908
[16:05:21.519] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 78
[16:05:21.519] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.6939
[16:05:21.519] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,9] phvalue 71
[16:05:21.519] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.8405
[16:05:21.519] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 75
[16:05:21.519] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.1043
[16:05:21.519] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,67] phvalue 76
[16:05:21.520] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.0347
[16:05:21.520] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 72
[16:05:21.521] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 0 0
[16:05:21.921] <TB2>     INFO: Expecting 2560 events.
[16:05:22.879] <TB2>     INFO: 2560 events read in total (243ms).
[16:05:22.879] <TB2>     INFO: Test took 1358ms.
[16:05:22.880] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:05:22.880] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 1 1
[16:05:23.387] <TB2>     INFO: Expecting 2560 events.
[16:05:24.345] <TB2>     INFO: 2560 events read in total (243ms).
[16:05:24.345] <TB2>     INFO: Test took 1465ms.
[16:05:24.346] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:05:24.346] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 2 2
[16:05:24.853] <TB2>     INFO: Expecting 2560 events.
[16:05:25.811] <TB2>     INFO: 2560 events read in total (243ms).
[16:05:25.811] <TB2>     INFO: Test took 1465ms.
[16:05:25.811] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:05:25.811] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 3 3
[16:05:26.319] <TB2>     INFO: Expecting 2560 events.
[16:05:27.275] <TB2>     INFO: 2560 events read in total (242ms).
[16:05:27.275] <TB2>     INFO: Test took 1464ms.
[16:05:27.276] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:05:27.276] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 4 4
[16:05:27.783] <TB2>     INFO: Expecting 2560 events.
[16:05:28.740] <TB2>     INFO: 2560 events read in total (243ms).
[16:05:28.741] <TB2>     INFO: Test took 1465ms.
[16:05:28.741] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:05:28.741] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 5 5
[16:05:29.248] <TB2>     INFO: Expecting 2560 events.
[16:05:30.207] <TB2>     INFO: 2560 events read in total (244ms).
[16:05:30.207] <TB2>     INFO: Test took 1466ms.
[16:05:30.207] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:05:30.207] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 16, 12, 6 6
[16:05:30.715] <TB2>     INFO: Expecting 2560 events.
[16:05:31.673] <TB2>     INFO: 2560 events read in total (244ms).
[16:05:31.673] <TB2>     INFO: Test took 1466ms.
[16:05:31.673] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:05:31.673] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 9, 7 7
[16:05:32.181] <TB2>     INFO: Expecting 2560 events.
[16:05:33.139] <TB2>     INFO: 2560 events read in total (243ms).
[16:05:33.140] <TB2>     INFO: Test took 1467ms.
[16:05:33.140] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:05:33.140] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 8 8
[16:05:33.647] <TB2>     INFO: Expecting 2560 events.
[16:05:34.604] <TB2>     INFO: 2560 events read in total (242ms).
[16:05:34.605] <TB2>     INFO: Test took 1465ms.
[16:05:34.605] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:05:34.605] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 44, 9 9
[16:05:35.113] <TB2>     INFO: Expecting 2560 events.
[16:05:36.071] <TB2>     INFO: 2560 events read in total (243ms).
[16:05:36.072] <TB2>     INFO: Test took 1467ms.
[16:05:36.072] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:05:36.072] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 7, 10 10
[16:05:36.579] <TB2>     INFO: Expecting 2560 events.
[16:05:37.537] <TB2>     INFO: 2560 events read in total (243ms).
[16:05:37.537] <TB2>     INFO: Test took 1465ms.
[16:05:37.537] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:05:37.537] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 11 11
[16:05:38.045] <TB2>     INFO: Expecting 2560 events.
[16:05:39.004] <TB2>     INFO: 2560 events read in total (244ms).
[16:05:39.005] <TB2>     INFO: Test took 1468ms.
[16:05:39.005] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:05:39.005] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 9, 12 12
[16:05:39.512] <TB2>     INFO: Expecting 2560 events.
[16:05:40.470] <TB2>     INFO: 2560 events read in total (243ms).
[16:05:40.470] <TB2>     INFO: Test took 1465ms.
[16:05:40.470] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:05:40.471] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 13 13
[16:05:40.978] <TB2>     INFO: Expecting 2560 events.
[16:05:41.936] <TB2>     INFO: 2560 events read in total (243ms).
[16:05:41.936] <TB2>     INFO: Test took 1465ms.
[16:05:41.936] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:05:41.937] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 67, 14 14
[16:05:42.444] <TB2>     INFO: Expecting 2560 events.
[16:05:43.404] <TB2>     INFO: 2560 events read in total (245ms).
[16:05:43.405] <TB2>     INFO: Test took 1468ms.
[16:05:43.405] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:05:43.405] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 15 15
[16:05:43.912] <TB2>     INFO: Expecting 2560 events.
[16:05:44.870] <TB2>     INFO: 2560 events read in total (243ms).
[16:05:44.870] <TB2>     INFO: Test took 1465ms.
[16:05:44.870] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:05:44.870] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[16:05:44.870] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[16:05:44.870] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[16:05:44.870] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[16:05:44.870] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[16:05:44.870] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC5
[16:05:44.870] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC6
[16:05:44.870] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC7
[16:05:44.870] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC8
[16:05:44.870] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[16:05:44.870] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[16:05:44.870] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[16:05:44.870] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC12
[16:05:44.870] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[16:05:44.870] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC14
[16:05:44.871] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[16:05:44.874] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:05:45.379] <TB2>     INFO: Expecting 655360 events.
[16:05:57.111] <TB2>     INFO: 655360 events read in total (11017ms).
[16:05:57.122] <TB2>     INFO: Expecting 655360 events.
[16:06:08.684] <TB2>     INFO: 655360 events read in total (11003ms).
[16:06:08.701] <TB2>     INFO: Expecting 655360 events.
[16:06:20.410] <TB2>     INFO: 655360 events read in total (11158ms).
[16:06:20.429] <TB2>     INFO: Expecting 655360 events.
[16:06:32.011] <TB2>     INFO: 655360 events read in total (11027ms).
[16:06:32.034] <TB2>     INFO: Expecting 655360 events.
[16:06:43.685] <TB2>     INFO: 655360 events read in total (11100ms).
[16:06:43.714] <TB2>     INFO: Expecting 655360 events.
[16:06:55.249] <TB2>     INFO: 655360 events read in total (10991ms).
[16:06:55.282] <TB2>     INFO: Expecting 655360 events.
[16:07:06.839] <TB2>     INFO: 655360 events read in total (11017ms).
[16:07:06.875] <TB2>     INFO: Expecting 655360 events.
[16:07:18.498] <TB2>     INFO: 655360 events read in total (11089ms).
[16:07:18.540] <TB2>     INFO: Expecting 655360 events.
[16:07:30.077] <TB2>     INFO: 655360 events read in total (11010ms).
[16:07:30.123] <TB2>     INFO: Expecting 655360 events.
[16:07:41.766] <TB2>     INFO: 655360 events read in total (11116ms).
[16:07:41.814] <TB2>     INFO: Expecting 655360 events.
[16:07:53.082] <TB2>     INFO: 655360 events read in total (10741ms).
[16:07:53.135] <TB2>     INFO: Expecting 655360 events.
[16:08:04.413] <TB2>     INFO: 655360 events read in total (10752ms).
[16:08:04.472] <TB2>     INFO: Expecting 655360 events.
[16:08:16.076] <TB2>     INFO: 655360 events read in total (11077ms).
[16:08:16.138] <TB2>     INFO: Expecting 655360 events.
[16:08:27.793] <TB2>     INFO: 655360 events read in total (11129ms).
[16:08:27.859] <TB2>     INFO: Expecting 655360 events.
[16:08:39.612] <TB2>     INFO: 655360 events read in total (11227ms).
[16:08:39.682] <TB2>     INFO: Expecting 655360 events.
[16:08:51.287] <TB2>     INFO: 655360 events read in total (11078ms).
[16:08:51.363] <TB2>     INFO: Test took 186489ms.
[16:08:51.456] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:08:51.764] <TB2>     INFO: Expecting 655360 events.
[16:09:03.609] <TB2>     INFO: 655360 events read in total (11130ms).
[16:09:03.621] <TB2>     INFO: Expecting 655360 events.
[16:09:15.262] <TB2>     INFO: 655360 events read in total (11085ms).
[16:09:15.278] <TB2>     INFO: Expecting 655360 events.
[16:09:26.854] <TB2>     INFO: 655360 events read in total (11020ms).
[16:09:26.873] <TB2>     INFO: Expecting 655360 events.
[16:09:38.463] <TB2>     INFO: 655360 events read in total (11034ms).
[16:09:38.488] <TB2>     INFO: Expecting 655360 events.
[16:09:50.052] <TB2>     INFO: 655360 events read in total (11012ms).
[16:09:50.081] <TB2>     INFO: Expecting 655360 events.
[16:10:01.704] <TB2>     INFO: 655360 events read in total (11076ms).
[16:10:01.736] <TB2>     INFO: Expecting 655360 events.
[16:10:13.332] <TB2>     INFO: 655360 events read in total (11056ms).
[16:10:13.368] <TB2>     INFO: Expecting 655360 events.
[16:10:25.021] <TB2>     INFO: 655360 events read in total (11115ms).
[16:10:25.060] <TB2>     INFO: Expecting 655360 events.
[16:10:36.774] <TB2>     INFO: 655360 events read in total (11175ms).
[16:10:36.820] <TB2>     INFO: Expecting 655360 events.
[16:10:48.525] <TB2>     INFO: 655360 events read in total (11179ms).
[16:10:48.576] <TB2>     INFO: Expecting 655360 events.
[16:11:00.325] <TB2>     INFO: 655360 events read in total (11222ms).
[16:11:00.377] <TB2>     INFO: Expecting 655360 events.
[16:11:12.032] <TB2>     INFO: 655360 events read in total (11129ms).
[16:11:12.089] <TB2>     INFO: Expecting 655360 events.
[16:11:23.749] <TB2>     INFO: 655360 events read in total (11133ms).
[16:11:23.810] <TB2>     INFO: Expecting 655360 events.
[16:11:35.436] <TB2>     INFO: 655360 events read in total (11099ms).
[16:11:35.501] <TB2>     INFO: Expecting 655360 events.
[16:11:47.116] <TB2>     INFO: 655360 events read in total (11088ms).
[16:11:47.188] <TB2>     INFO: Expecting 655360 events.
[16:11:58.818] <TB2>     INFO: 655360 events read in total (11104ms).
[16:11:58.891] <TB2>     INFO: Test took 187435ms.
[16:11:59.139] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:11:59.140] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[16:11:59.140] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:11:59.140] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[16:11:59.140] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:11:59.141] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[16:11:59.141] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:11:59.141] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[16:11:59.141] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:11:59.142] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[16:11:59.142] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:11:59.142] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[16:11:59.142] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:11:59.142] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[16:11:59.142] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:11:59.143] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[16:11:59.143] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:11:59.143] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[16:11:59.143] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:11:59.144] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[16:11:59.144] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:11:59.144] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[16:11:59.144] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:11:59.144] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[16:11:59.144] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:11:59.145] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[16:11:59.145] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:11:59.145] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[16:11:59.145] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:11:59.145] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[16:11:59.145] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:11:59.146] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[16:11:59.146] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:11:59.153] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:11:59.161] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:11:59.169] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:11:59.176] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[16:11:59.183] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[16:11:59.190] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[16:11:59.197] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[16:11:59.204] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:11:59.212] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:11:59.219] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:11:59.226] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:11:59.233] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:11:59.240] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:11:59.247] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:11:59.254] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:11:59.262] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:11:59.268] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:11:59.276] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:11:59.283] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:11:59.290] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:11:59.297] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:11:59.304] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:11:59.312] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:11:59.319] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[16:11:59.326] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[16:11:59.333] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[16:11:59.340] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[16:11:59.348] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[16:11:59.376] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C0.dat
[16:11:59.376] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C1.dat
[16:11:59.376] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C2.dat
[16:11:59.376] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C3.dat
[16:11:59.377] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C4.dat
[16:11:59.377] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C5.dat
[16:11:59.377] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C6.dat
[16:11:59.377] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C7.dat
[16:11:59.377] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C8.dat
[16:11:59.377] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C9.dat
[16:11:59.377] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C10.dat
[16:11:59.377] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C11.dat
[16:11:59.377] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C12.dat
[16:11:59.377] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C13.dat
[16:11:59.378] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C14.dat
[16:11:59.378] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//dacParameters35_C15.dat
[16:11:59.723] <TB2>     INFO: Expecting 41600 events.
[16:12:03.566] <TB2>     INFO: 41600 events read in total (3129ms).
[16:12:03.566] <TB2>     INFO: Test took 4186ms.
[16:12:04.209] <TB2>     INFO: Expecting 41600 events.
[16:12:08.064] <TB2>     INFO: 41600 events read in total (3140ms).
[16:12:08.065] <TB2>     INFO: Test took 4198ms.
[16:12:08.712] <TB2>     INFO: Expecting 41600 events.
[16:12:12.577] <TB2>     INFO: 41600 events read in total (3150ms).
[16:12:12.578] <TB2>     INFO: Test took 4209ms.
[16:12:12.881] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:12:13.012] <TB2>     INFO: Expecting 2560 events.
[16:12:13.971] <TB2>     INFO: 2560 events read in total (244ms).
[16:12:13.971] <TB2>     INFO: Test took 1090ms.
[16:12:13.973] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:12:14.480] <TB2>     INFO: Expecting 2560 events.
[16:12:15.439] <TB2>     INFO: 2560 events read in total (244ms).
[16:12:15.440] <TB2>     INFO: Test took 1467ms.
[16:12:15.442] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:12:15.948] <TB2>     INFO: Expecting 2560 events.
[16:12:16.907] <TB2>     INFO: 2560 events read in total (244ms).
[16:12:16.908] <TB2>     INFO: Test took 1466ms.
[16:12:16.910] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:12:17.416] <TB2>     INFO: Expecting 2560 events.
[16:12:18.375] <TB2>     INFO: 2560 events read in total (244ms).
[16:12:18.375] <TB2>     INFO: Test took 1465ms.
[16:12:18.377] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:12:18.887] <TB2>     INFO: Expecting 2560 events.
[16:12:19.846] <TB2>     INFO: 2560 events read in total (245ms).
[16:12:19.847] <TB2>     INFO: Test took 1470ms.
[16:12:19.849] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:12:20.355] <TB2>     INFO: Expecting 2560 events.
[16:12:21.315] <TB2>     INFO: 2560 events read in total (245ms).
[16:12:21.315] <TB2>     INFO: Test took 1466ms.
[16:12:21.317] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:12:21.824] <TB2>     INFO: Expecting 2560 events.
[16:12:22.781] <TB2>     INFO: 2560 events read in total (242ms).
[16:12:22.781] <TB2>     INFO: Test took 1464ms.
[16:12:22.783] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:12:23.290] <TB2>     INFO: Expecting 2560 events.
[16:12:24.247] <TB2>     INFO: 2560 events read in total (242ms).
[16:12:24.248] <TB2>     INFO: Test took 1465ms.
[16:12:24.250] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:12:24.756] <TB2>     INFO: Expecting 2560 events.
[16:12:25.715] <TB2>     INFO: 2560 events read in total (245ms).
[16:12:25.716] <TB2>     INFO: Test took 1466ms.
[16:12:25.718] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:12:26.224] <TB2>     INFO: Expecting 2560 events.
[16:12:27.183] <TB2>     INFO: 2560 events read in total (244ms).
[16:12:27.183] <TB2>     INFO: Test took 1465ms.
[16:12:27.185] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:12:27.692] <TB2>     INFO: Expecting 2560 events.
[16:12:28.652] <TB2>     INFO: 2560 events read in total (245ms).
[16:12:28.652] <TB2>     INFO: Test took 1467ms.
[16:12:28.655] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:12:29.160] <TB2>     INFO: Expecting 2560 events.
[16:12:30.121] <TB2>     INFO: 2560 events read in total (246ms).
[16:12:30.121] <TB2>     INFO: Test took 1466ms.
[16:12:30.123] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:12:30.629] <TB2>     INFO: Expecting 2560 events.
[16:12:31.588] <TB2>     INFO: 2560 events read in total (244ms).
[16:12:31.588] <TB2>     INFO: Test took 1465ms.
[16:12:31.590] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:12:32.096] <TB2>     INFO: Expecting 2560 events.
[16:12:33.054] <TB2>     INFO: 2560 events read in total (243ms).
[16:12:33.055] <TB2>     INFO: Test took 1465ms.
[16:12:33.057] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:12:33.563] <TB2>     INFO: Expecting 2560 events.
[16:12:34.523] <TB2>     INFO: 2560 events read in total (245ms).
[16:12:34.524] <TB2>     INFO: Test took 1467ms.
[16:12:34.525] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:12:35.032] <TB2>     INFO: Expecting 2560 events.
[16:12:35.990] <TB2>     INFO: 2560 events read in total (243ms).
[16:12:35.990] <TB2>     INFO: Test took 1465ms.
[16:12:35.992] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:12:36.499] <TB2>     INFO: Expecting 2560 events.
[16:12:37.459] <TB2>     INFO: 2560 events read in total (243ms).
[16:12:37.459] <TB2>     INFO: Test took 1467ms.
[16:12:37.461] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:12:37.967] <TB2>     INFO: Expecting 2560 events.
[16:12:38.927] <TB2>     INFO: 2560 events read in total (245ms).
[16:12:38.927] <TB2>     INFO: Test took 1466ms.
[16:12:38.929] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:12:39.436] <TB2>     INFO: Expecting 2560 events.
[16:12:40.394] <TB2>     INFO: 2560 events read in total (243ms).
[16:12:40.395] <TB2>     INFO: Test took 1466ms.
[16:12:40.397] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:12:40.903] <TB2>     INFO: Expecting 2560 events.
[16:12:41.860] <TB2>     INFO: 2560 events read in total (242ms).
[16:12:41.861] <TB2>     INFO: Test took 1464ms.
[16:12:41.862] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:12:42.369] <TB2>     INFO: Expecting 2560 events.
[16:12:43.326] <TB2>     INFO: 2560 events read in total (242ms).
[16:12:43.326] <TB2>     INFO: Test took 1464ms.
[16:12:43.328] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:12:43.834] <TB2>     INFO: Expecting 2560 events.
[16:12:44.794] <TB2>     INFO: 2560 events read in total (245ms).
[16:12:44.794] <TB2>     INFO: Test took 1466ms.
[16:12:44.796] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:12:45.302] <TB2>     INFO: Expecting 2560 events.
[16:12:46.259] <TB2>     INFO: 2560 events read in total (242ms).
[16:12:46.260] <TB2>     INFO: Test took 1464ms.
[16:12:46.262] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:12:46.768] <TB2>     INFO: Expecting 2560 events.
[16:12:47.724] <TB2>     INFO: 2560 events read in total (241ms).
[16:12:47.725] <TB2>     INFO: Test took 1463ms.
[16:12:47.726] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:12:48.233] <TB2>     INFO: Expecting 2560 events.
[16:12:49.190] <TB2>     INFO: 2560 events read in total (242ms).
[16:12:49.191] <TB2>     INFO: Test took 1465ms.
[16:12:49.192] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:12:49.699] <TB2>     INFO: Expecting 2560 events.
[16:12:50.655] <TB2>     INFO: 2560 events read in total (241ms).
[16:12:50.655] <TB2>     INFO: Test took 1463ms.
[16:12:50.657] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:12:51.164] <TB2>     INFO: Expecting 2560 events.
[16:12:52.121] <TB2>     INFO: 2560 events read in total (242ms).
[16:12:52.122] <TB2>     INFO: Test took 1465ms.
[16:12:52.124] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:12:52.630] <TB2>     INFO: Expecting 2560 events.
[16:12:53.589] <TB2>     INFO: 2560 events read in total (245ms).
[16:12:53.590] <TB2>     INFO: Test took 1467ms.
[16:12:53.592] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:12:54.098] <TB2>     INFO: Expecting 2560 events.
[16:12:55.054] <TB2>     INFO: 2560 events read in total (241ms).
[16:12:55.055] <TB2>     INFO: Test took 1463ms.
[16:12:55.057] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:12:55.563] <TB2>     INFO: Expecting 2560 events.
[16:12:56.520] <TB2>     INFO: 2560 events read in total (242ms).
[16:12:56.520] <TB2>     INFO: Test took 1464ms.
[16:12:56.521] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:12:57.028] <TB2>     INFO: Expecting 2560 events.
[16:12:57.986] <TB2>     INFO: 2560 events read in total (243ms).
[16:12:57.986] <TB2>     INFO: Test took 1465ms.
[16:12:57.988] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:12:58.494] <TB2>     INFO: Expecting 2560 events.
[16:12:59.452] <TB2>     INFO: 2560 events read in total (243ms).
[16:12:59.452] <TB2>     INFO: Test took 1464ms.
[16:13:00.457] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[16:13:00.457] <TB2>     INFO: PH scale (per ROC):    74  75  78  68  76  78  75  67  76  75  74  82  69  75  78  80
[16:13:00.457] <TB2>     INFO: PH offset (per ROC):  163 166 176 187 166 160 172 160 175 173 186 167 180 174 173 176
[16:13:00.630] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[16:13:00.660] <TB2>     INFO: ######################################################################
[16:13:00.660] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[16:13:00.660] <TB2>     INFO: ######################################################################
[16:13:00.660] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[16:13:00.673] <TB2>     INFO: scanning low vcal = 10
[16:13:01.016] <TB2>     INFO: Expecting 41600 events.
[16:13:04.715] <TB2>     INFO: 41600 events read in total (2984ms).
[16:13:04.715] <TB2>     INFO: Test took 4041ms.
[16:13:04.717] <TB2>     INFO: scanning low vcal = 20
[16:13:05.224] <TB2>     INFO: Expecting 41600 events.
[16:13:08.926] <TB2>     INFO: 41600 events read in total (2987ms).
[16:13:08.927] <TB2>     INFO: Test took 4210ms.
[16:13:08.928] <TB2>     INFO: scanning low vcal = 30
[16:13:09.434] <TB2>     INFO: Expecting 41600 events.
[16:13:13.142] <TB2>     INFO: 41600 events read in total (2993ms).
[16:13:13.142] <TB2>     INFO: Test took 4214ms.
[16:13:13.144] <TB2>     INFO: scanning low vcal = 40
[16:13:13.646] <TB2>     INFO: Expecting 41600 events.
[16:13:17.843] <TB2>     INFO: 41600 events read in total (3482ms).
[16:13:17.843] <TB2>     INFO: Test took 4699ms.
[16:13:17.846] <TB2>     INFO: scanning low vcal = 50
[16:13:18.266] <TB2>     INFO: Expecting 41600 events.
[16:13:22.554] <TB2>     INFO: 41600 events read in total (3573ms).
[16:13:22.555] <TB2>     INFO: Test took 4709ms.
[16:13:22.558] <TB2>     INFO: scanning low vcal = 60
[16:13:22.977] <TB2>     INFO: Expecting 41600 events.
[16:13:27.261] <TB2>     INFO: 41600 events read in total (3569ms).
[16:13:27.262] <TB2>     INFO: Test took 4704ms.
[16:13:27.265] <TB2>     INFO: scanning low vcal = 70
[16:13:27.683] <TB2>     INFO: Expecting 41600 events.
[16:13:31.941] <TB2>     INFO: 41600 events read in total (3544ms).
[16:13:31.941] <TB2>     INFO: Test took 4676ms.
[16:13:31.944] <TB2>     INFO: scanning low vcal = 80
[16:13:32.364] <TB2>     INFO: Expecting 41600 events.
[16:13:36.660] <TB2>     INFO: 41600 events read in total (3581ms).
[16:13:36.660] <TB2>     INFO: Test took 4716ms.
[16:13:36.663] <TB2>     INFO: scanning low vcal = 90
[16:13:37.082] <TB2>     INFO: Expecting 41600 events.
[16:13:41.351] <TB2>     INFO: 41600 events read in total (3554ms).
[16:13:41.351] <TB2>     INFO: Test took 4687ms.
[16:13:41.355] <TB2>     INFO: scanning low vcal = 100
[16:13:41.772] <TB2>     INFO: Expecting 41600 events.
[16:13:46.163] <TB2>     INFO: 41600 events read in total (3676ms).
[16:13:46.163] <TB2>     INFO: Test took 4808ms.
[16:13:46.166] <TB2>     INFO: scanning low vcal = 110
[16:13:46.585] <TB2>     INFO: Expecting 41600 events.
[16:13:50.848] <TB2>     INFO: 41600 events read in total (3548ms).
[16:13:50.849] <TB2>     INFO: Test took 4683ms.
[16:13:50.851] <TB2>     INFO: scanning low vcal = 120
[16:13:51.268] <TB2>     INFO: Expecting 41600 events.
[16:13:55.520] <TB2>     INFO: 41600 events read in total (3537ms).
[16:13:55.521] <TB2>     INFO: Test took 4670ms.
[16:13:55.524] <TB2>     INFO: scanning low vcal = 130
[16:13:55.940] <TB2>     INFO: Expecting 41600 events.
[16:14:00.179] <TB2>     INFO: 41600 events read in total (3524ms).
[16:14:00.180] <TB2>     INFO: Test took 4656ms.
[16:14:00.183] <TB2>     INFO: scanning low vcal = 140
[16:14:00.598] <TB2>     INFO: Expecting 41600 events.
[16:14:04.830] <TB2>     INFO: 41600 events read in total (3517ms).
[16:14:04.831] <TB2>     INFO: Test took 4648ms.
[16:14:04.834] <TB2>     INFO: scanning low vcal = 150
[16:14:05.251] <TB2>     INFO: Expecting 41600 events.
[16:14:09.492] <TB2>     INFO: 41600 events read in total (3526ms).
[16:14:09.492] <TB2>     INFO: Test took 4658ms.
[16:14:09.495] <TB2>     INFO: scanning low vcal = 160
[16:14:09.912] <TB2>     INFO: Expecting 41600 events.
[16:14:14.183] <TB2>     INFO: 41600 events read in total (3557ms).
[16:14:14.184] <TB2>     INFO: Test took 4689ms.
[16:14:14.187] <TB2>     INFO: scanning low vcal = 170
[16:14:14.603] <TB2>     INFO: Expecting 41600 events.
[16:14:18.849] <TB2>     INFO: 41600 events read in total (3531ms).
[16:14:18.850] <TB2>     INFO: Test took 4663ms.
[16:14:18.855] <TB2>     INFO: scanning low vcal = 180
[16:14:19.267] <TB2>     INFO: Expecting 41600 events.
[16:14:23.532] <TB2>     INFO: 41600 events read in total (3550ms).
[16:14:23.533] <TB2>     INFO: Test took 4678ms.
[16:14:23.535] <TB2>     INFO: scanning low vcal = 190
[16:14:23.953] <TB2>     INFO: Expecting 41600 events.
[16:14:28.204] <TB2>     INFO: 41600 events read in total (3536ms).
[16:14:28.205] <TB2>     INFO: Test took 4670ms.
[16:14:28.207] <TB2>     INFO: scanning low vcal = 200
[16:14:28.625] <TB2>     INFO: Expecting 41600 events.
[16:14:32.882] <TB2>     INFO: 41600 events read in total (3542ms).
[16:14:32.882] <TB2>     INFO: Test took 4674ms.
[16:14:32.885] <TB2>     INFO: scanning low vcal = 210
[16:14:33.301] <TB2>     INFO: Expecting 41600 events.
[16:14:37.576] <TB2>     INFO: 41600 events read in total (3560ms).
[16:14:37.577] <TB2>     INFO: Test took 4692ms.
[16:14:37.580] <TB2>     INFO: scanning low vcal = 220
[16:14:37.997] <TB2>     INFO: Expecting 41600 events.
[16:14:42.232] <TB2>     INFO: 41600 events read in total (3520ms).
[16:14:42.233] <TB2>     INFO: Test took 4653ms.
[16:14:42.236] <TB2>     INFO: scanning low vcal = 230
[16:14:42.655] <TB2>     INFO: Expecting 41600 events.
[16:14:46.902] <TB2>     INFO: 41600 events read in total (3532ms).
[16:14:46.903] <TB2>     INFO: Test took 4667ms.
[16:14:46.906] <TB2>     INFO: scanning low vcal = 240
[16:14:47.323] <TB2>     INFO: Expecting 41600 events.
[16:14:51.574] <TB2>     INFO: 41600 events read in total (3535ms).
[16:14:51.574] <TB2>     INFO: Test took 4668ms.
[16:14:51.577] <TB2>     INFO: scanning low vcal = 250
[16:14:51.992] <TB2>     INFO: Expecting 41600 events.
[16:14:56.233] <TB2>     INFO: 41600 events read in total (3526ms).
[16:14:56.234] <TB2>     INFO: Test took 4657ms.
[16:14:56.239] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[16:14:56.654] <TB2>     INFO: Expecting 41600 events.
[16:15:00.896] <TB2>     INFO: 41600 events read in total (3528ms).
[16:15:00.897] <TB2>     INFO: Test took 4658ms.
[16:15:00.900] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[16:15:01.318] <TB2>     INFO: Expecting 41600 events.
[16:15:05.572] <TB2>     INFO: 41600 events read in total (3540ms).
[16:15:05.573] <TB2>     INFO: Test took 4673ms.
[16:15:05.576] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[16:15:05.989] <TB2>     INFO: Expecting 41600 events.
[16:15:10.249] <TB2>     INFO: 41600 events read in total (3545ms).
[16:15:10.249] <TB2>     INFO: Test took 4673ms.
[16:15:10.253] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[16:15:10.668] <TB2>     INFO: Expecting 41600 events.
[16:15:14.917] <TB2>     INFO: 41600 events read in total (3534ms).
[16:15:14.918] <TB2>     INFO: Test took 4665ms.
[16:15:14.921] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[16:15:15.338] <TB2>     INFO: Expecting 41600 events.
[16:15:19.576] <TB2>     INFO: 41600 events read in total (3523ms).
[16:15:19.576] <TB2>     INFO: Test took 4655ms.
[16:15:20.121] <TB2>     INFO: PixTestGainPedestal::measure() done 
[16:15:20.143] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[16:15:20.143] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[16:15:20.143] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[16:15:20.144] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[16:15:20.144] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[16:15:20.144] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[16:15:20.144] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[16:15:20.144] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[16:15:20.144] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[16:15:20.145] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[16:15:20.145] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[16:15:20.145] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[16:15:20.145] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[16:15:20.145] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[16:15:20.145] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[16:15:20.146] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[16:15:57.283] <TB2>     INFO: PixTestGainPedestal::fit() done
[16:15:57.283] <TB2>     INFO: non-linearity mean:  0.953 0.946 0.958 0.948 0.954 0.952 0.963 0.949 0.956 0.960 0.959 0.955 0.953 0.951 0.947 0.961
[16:15:57.283] <TB2>     INFO: non-linearity RMS:   0.007 0.008 0.005 0.008 0.006 0.006 0.005 0.007 0.007 0.007 0.006 0.006 0.007 0.006 0.007 0.004
[16:15:57.283] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[16:15:57.305] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[16:15:57.328] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[16:15:57.350] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[16:15:57.372] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[16:15:57.394] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[16:15:57.416] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[16:15:57.439] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[16:15:57.461] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[16:15:57.483] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[16:15:57.505] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[16:15:57.527] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[16:15:57.550] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[16:15:57.572] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[16:15:57.594] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[16:15:57.616] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-18_FPIXTest-17C-Nebraska-160829-1450-150V_2016-08-29_14h50m_1472500248//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[16:15:57.639] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[16:15:57.639] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[16:15:57.646] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[16:15:57.646] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[16:15:57.649] <TB2>     INFO: ######################################################################
[16:15:57.649] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[16:15:57.649] <TB2>     INFO: ######################################################################
[16:15:57.651] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[16:15:57.661] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:15:57.662] <TB2>     INFO:     run 1 of 1
[16:15:57.662] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:15:58.004] <TB2>     INFO: Expecting 3120000 events.
[16:16:48.955] <TB2>     INFO: 1306120 events read in total (50236ms).
[16:17:39.388] <TB2>     INFO: 2611865 events read in total (100669ms).
[16:17:59.158] <TB2>     INFO: 3120000 events read in total (120440ms).
[16:17:59.196] <TB2>     INFO: Test took 121534ms.
[16:17:59.267] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:17:59.400] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:18:00.859] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:18:02.367] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:18:03.778] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:18:05.238] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:18:06.671] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:18:08.161] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:18:09.644] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:18:11.081] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:18:12.486] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:18:13.894] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:18:15.379] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:18:16.771] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:18:18.261] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:18:19.766] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:18:21.183] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:18:22.600] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 326385664
[16:18:22.742] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[16:18:22.742] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.1998, RMS = 1.86806
[16:18:22.742] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:18:22.749] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[16:18:22.749] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.3298, RMS = 1.78878
[16:18:22.749] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:18:22.750] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[16:18:22.751] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.0859, RMS = 1.19268
[16:18:22.751] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[16:18:22.751] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[16:18:22.751] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.1363, RMS = 1.18277
[16:18:22.751] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[16:18:22.752] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[16:18:22.752] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.1853, RMS = 1.34925
[16:18:22.752] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:18:22.752] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[16:18:22.752] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.0055, RMS = 2.00392
[16:18:22.752] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[16:18:22.753] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[16:18:22.753] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.5234, RMS = 1.92214
[16:18:22.753] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[16:18:22.753] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[16:18:22.753] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.2685, RMS = 2.17653
[16:18:22.753] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[16:18:22.754] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[16:18:22.754] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.7801, RMS = 0.858063
[16:18:22.754] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:18:22.754] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[16:18:22.754] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.5792, RMS = 0.874985
[16:18:22.754] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:18:22.755] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[16:18:22.755] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.0911, RMS = 1.41511
[16:18:22.755] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[16:18:22.756] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[16:18:22.756] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.6219, RMS = 1.32622
[16:18:22.756] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[16:18:22.757] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[16:18:22.757] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.7057, RMS = 1.57482
[16:18:22.757] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[16:18:22.757] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[16:18:22.757] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.5986, RMS = 1.88887
[16:18:22.757] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[16:18:22.758] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[16:18:22.758] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.9103, RMS = 0.900498
[16:18:22.758] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:18:22.758] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[16:18:22.758] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.3763, RMS = 1.13135
[16:18:22.758] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:18:22.759] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[16:18:22.759] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.3493, RMS = 1.39058
[16:18:22.759] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:18:22.759] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[16:18:22.759] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.8302, RMS = 2.13884
[16:18:22.759] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:18:22.760] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[16:18:22.761] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.9536, RMS = 0.995387
[16:18:22.761] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:18:22.761] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[16:18:22.761] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.2306, RMS = 1.24795
[16:18:22.761] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:18:22.762] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[16:18:22.762] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.493, RMS = 1.58521
[16:18:22.762] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[16:18:22.762] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[16:18:22.762] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.4446, RMS = 1.35365
[16:18:22.762] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[16:18:22.763] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[16:18:22.763] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.7731, RMS = 1.57128
[16:18:22.763] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:18:22.763] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[16:18:22.763] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.7304, RMS = 2.52075
[16:18:22.763] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[16:18:22.764] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[16:18:22.764] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.8151, RMS = 1.41836
[16:18:22.764] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[16:18:22.764] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[16:18:22.764] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.9653, RMS = 1.96691
[16:18:22.764] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[16:18:22.766] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[16:18:22.766] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.3023, RMS = 1.869
[16:18:22.766] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[16:18:22.766] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[16:18:22.766] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.6381, RMS = 1.50988
[16:18:22.766] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[16:18:22.767] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[16:18:22.767] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.7464, RMS = 0.957432
[16:18:22.767] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:18:22.767] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[16:18:22.767] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.5607, RMS = 1.34062
[16:18:22.767] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:18:22.768] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[16:18:22.768] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.6241, RMS = 0.857542
[16:18:22.768] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:18:22.768] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[16:18:22.768] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.196, RMS = 1.32012
[16:18:22.768] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:18:22.771] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 145 seconds
[16:18:22.771] <TB2>     INFO: number of dead bumps (per ROC):     0    5    0    0    0    0    0    0    1    0    0    0    0    0    0    0
[16:18:22.771] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[16:18:23.329] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[16:18:23.329] <TB2>     INFO: enter test to run
[16:18:23.329] <TB2>     INFO:   test:  no parameter change
[16:18:23.330] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 387.5mA
[16:18:23.330] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 461.4mA
[16:18:23.330] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.3 C
[16:18:23.330] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[16:18:24.697] <TB2>    QUIET: Connection to board 141 closed.
[16:18:24.727] <TB2>     INFO: pXar: this is the end, my friend
[16:18:24.727] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
