
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/abhishekjagushte/Labs/COA/ass2/traces/603.bwaves_s-1740B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Stream Prefetcher with degree = 2 and distance = 16
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000001 cycles: 3642288 heartbeat IPC: 2.74553 cumulative IPC: 2.74553 (Simulation time: 0 hr 0 min 18 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 7284434 heartbeat IPC: 2.74563 cumulative IPC: 2.74558 (Simulation time: 0 hr 0 min 36 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 9105488 (Simulation time: 0 hr 0 min 45 sec) 

Heartbeat CPU 0 instructions: 30000003 cycles: 19030350 heartbeat IPC: 0.85136 cumulative IPC: 0.503786 (Simulation time: 0 hr 1 min 10 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 38836264 heartbeat IPC: 0.5049 cumulative IPC: 0.504528 (Simulation time: 0 hr 2 min 1 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 58700925 heartbeat IPC: 0.503407 cumulative IPC: 0.504079 (Simulation time: 0 hr 2 min 53 sec) 
Finished CPU 0 instructions: 25000000 cycles: 49595437 cumulative IPC: 0.504079 (Simulation time: 0 hr 2 min 53 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.504079 instructions: 25000000 cycles: 49595437
cpu0_DTLB TOTAL     ACCESS:    7998738  HIT:    7969592  MISS:      29146
cpu0_DTLB LOAD      ACCESS:    7439631  HIT:    7415303  MISS:      24328
cpu0_DTLB RFO       ACCESS:     559107  HIT:     554289  MISS:       4818
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 73.322 cycles
cpu0_ITLB TOTAL     ACCESS:    2222633  HIT:    2222633  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2222633  HIT:    2222633  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      29146  HIT:      21722  MISS:       7424
cpu0_STLB LOAD      ACCESS:      24328  HIT:      17094  MISS:       7234
cpu0_STLB RFO       ACCESS:       4818  HIT:       4628  MISS:        190
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 251.757 cycles
cpu0_L1D TOTAL     ACCESS:    8209555  HIT:    7709297  MISS:     500258
cpu0_L1D LOAD      ACCESS:    6824855  HIT:    6337221  MISS:     487634
cpu0_L1D RFO       ACCESS:    1377276  HIT:    1365095  MISS:      12181
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       7424  HIT:       6981  MISS:        443
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 560.025 cycles
cpu0_L2C TOTAL     ACCESS:     754242  HIT:     236588  MISS:     517654
cpu0_L2C LOAD      ACCESS:     487634  HIT:     207770  MISS:     279864
cpu0_L2C RFO       ACCESS:      12181  HIT:          0  MISS:      12181
cpu0_L2C PREFETCH  ACCESS:     241616  HIT:      16024  MISS:     225592
cpu0_L2C WRITEBACK ACCESS:      12368  HIT:      12368  MISS:          0
cpu0_L2C TRANSLATION ACCESS:        443  HIT:        426  MISS:         17
cpu0_L2C PREFETCH  REQUESTED:     374661  ISSUED:     366120  USEFUL:     188074  USELESS:      38696
cpu0_L2C AVERAGE MISS LATENCY: 943.004 cycles
LLC TOTAL     ACCESS:     628916  HIT:      98378  MISS:     530538
LLC LOAD      ACCESS:     278417  HIT:      62600  MISS:     215817
LLC RFO       ACCESS:      12181  HIT:          0  MISS:      12181
LLC PREFETCH  ACCESS:     326096  HIT:      23574  MISS:     302522
LLC WRITEBACK ACCESS:      12205  HIT:      12203  MISS:          2
LLC TRANSLATION ACCESS:         17  HIT:          1  MISS:         16
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1374.54 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      35986  ROW_BUFFER_MISS:     494550
 DBUS AVG_CONGESTED_CYCLE:     3.9861
 WQ ROW_BUFFER_HIT:       2424  ROW_BUFFER_MISS:      10025  FULL:          0


CPU 0 Branch Prediction Accuracy: 62.4635% MPKI: 9.3696 Average ROB Occupancy at Mispredict: 289.398
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.3696
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

