xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> run
xmsim: *E,ERRSEV (./testcases/runtime_assertions_inst.sv,19): (time 0 FS).
tb.u_DUT.u_I
In tb.u_DUT.u_I S=1; must not be 1 or 2
xmsim: *N,INFSEV (./testbench/tb.sv,5): (time 0 FS).
tb.l_tb_initial
Simulation started.
Simulation complete via $finish(1) at time 0 FS + 0
./testbench/tb.sv:6     $finish;
xcelium> exit
FAILURE
