// Seed: 538754132
module module_0;
  wire id_1, id_2, id_3;
  module_2 modCall_1 ();
  assign id_1 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2;
  always begin : LABEL_0
    id_1 = 1;
  end
  assign id_2 = id_2 == id_2;
  assign id_3 = -1;
  assign id_2 = (id_3);
  uwire   id_4 = id_2;
  supply0 id_5 = 1;
  assign id_2 = 1'b0;
  wire id_6;
  always begin : LABEL_0$display
    ;
  end
endmodule
