Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Thu Jun 28 18:31:41 2018
| Host         : sam-xubuntu running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_control_sets -verbose -file axi_stream_wrapper_control_sets_placed.rpt
| Design       : axi_stream_wrapper
| Device       : xc7z010
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |     9 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      5 |            1 |
|      6 |            1 |
|      8 |            1 |
|    16+ |           11 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             544 |          221 |
| Yes          | No                    | Yes                    |               4 |            1 |
| Yes          | Yes                   | No                     |             142 |           56 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+---------------------------------+----------------------------------+------------------+----------------+
|   Clock Signal  |          Enable Signal          |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-----------------+---------------------------------+----------------------------------+------------------+----------------+
|  ACLK_IBUF_BUFG | AES/INST_CNT/SEL_IN             | AES/INST_KEY_SCHEDULE/SR[0]      |                1 |              4 |
|  ACLK_IBUF_BUFG |                                 |                                  |                2 |              5 |
|  ACLK_IBUF_BUFG | AES/E[0]                        | FSM_onehot_state[5]_i_1_n_0      |                2 |              6 |
|  ACLK_IBUF_BUFG | AES/INST_KEY_REG/E[0]           | AES/INST_KEY_SCHEDULE/SR[0]      |                1 |              8 |
|  ACLK_IBUF_BUFG | M_AXIS_TDATA[31]_i_1_n_0        |                                  |               15 |             32 |
|  ACLK_IBUF_BUFG | ip_key_buf[0][31]_i_1_n_0       |                                  |               10 |             32 |
|  ACLK_IBUF_BUFG | ip_key_buf[1][31]_i_1_n_0       |                                  |               12 |             32 |
|  ACLK_IBUF_BUFG | ip_key_buf[2][31]_i_1_n_0       |                                  |               17 |             32 |
|  ACLK_IBUF_BUFG | ip_key_buf[3][31]_i_1_n_0       |                                  |               13 |             32 |
|  ACLK_IBUF_BUFG | ip_plaintext_buf[0][31]_i_1_n_0 |                                  |               10 |             32 |
|  ACLK_IBUF_BUFG | ip_plaintext_buf[1][31]_i_1_n_0 |                                  |               18 |             32 |
|  ACLK_IBUF_BUFG | ip_plaintext_buf[2][31]_i_1_n_0 |                                  |               14 |             32 |
|  ACLK_IBUF_BUFG | ip_plaintext_buf[3][31]_i_1_n_0 |                                  |                8 |             32 |
|  ACLK_IBUF_BUFG | AES/ip_ciphertext_buf_reg[0][0] | AES/ip_ciphertext_buf_reg[3][31] |               53 |            128 |
|  ACLK_IBUF_BUFG | AES/INST_KEY_REG/E[0]           |                                  |              104 |            256 |
+-----------------+---------------------------------+----------------------------------+------------------+----------------+


