	component nios_sys is
		port (
			clk_clk                           : in  std_logic                    := 'X'; -- clk
			reset_reset_n                     : in  std_logic                    := 'X'; -- reset_n
			button_external_connection_export : in  std_logic                    := 'X'; -- export
			leds_external_connection_export   : out std_logic_vector(7 downto 0)         -- export
		);
	end component nios_sys;

