 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 50
        -max_paths 50
Design : mul_int8
Version: U-2022.12-SP7-3
Date   : Wed Mar 12 13:44:34 2025
****************************************

Operating Conditions: NCCOM   Library: tcbn65lptc
Wire Load Model Mode: segmented

  Startpoint: b[0] (input port)
  Endpoint: o[0] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U23/ZN (INVD0)                           0.02       0.02 r
  U38/ZN (NR2D0)                           0.02       0.04 f
  o[0] (out)                               0.00       0.04 f
  data arrival time                                   0.04
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.00       0.00 f
  U35/ZN (ND2D0)                           0.02       0.02 r
  U37/ZN (AOI21D0)                         0.02       0.04 f
  o[1] (out)                               0.00       0.04 f
  data arrival time                                   0.04
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  b[1] (in)                                0.00       0.00 f
  U35/ZN (ND2D0)                           0.02       0.02 r
  U37/ZN (AOI21D0)                         0.02       0.04 f
  o[1] (out)                               0.00       0.04 f
  data arrival time                                   0.04
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: o[0] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  b[0] (in)                                0.00       0.00 r
  U23/ZN (INVD0)                           0.02       0.02 f
  U38/ZN (NR2D0)                           0.03       0.04 r
  o[0] (out)                               0.00       0.04 r
  data arrival time                                   0.04
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U36/ZN (ND2D0)                           0.02       0.02 r
  U37/ZN (AOI21D0)                         0.03       0.04 f
  o[1] (out)                               0.00       0.04 f
  data arrival time                                   0.04
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[1] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[1] (in)                                0.00       0.00 f
  U36/ZN (ND2D0)                           0.02       0.02 r
  U37/ZN (AOI21D0)                         0.03       0.04 f
  o[1] (out)                               0.00       0.04 f
  data arrival time                                   0.04
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  a[0] (in)                                0.00       0.00 r
  U35/ZN (ND2D0)                           0.02       0.02 f
  U37/ZN (AOI21D0)                         0.03       0.05 r
  o[1] (out)                               0.00       0.05 r
  data arrival time                                   0.05
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  b[1] (in)                                0.00       0.00 r
  U35/ZN (ND2D0)                           0.02       0.02 f
  U37/ZN (AOI21D0)                         0.03       0.05 r
  o[1] (out)                               0.00       0.05 r
  data arrival time                                   0.05
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: o[0] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.00       0.00 f
  U12/ZN (INVD0)                           0.03       0.03 r
  U38/ZN (NR2D0)                           0.02       0.06 f
  o[0] (out)                               0.00       0.06 f
  data arrival time                                   0.06
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: o[0] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  a[0] (in)                                0.00       0.00 r
  U12/ZN (INVD0)                           0.02       0.02 f
  U38/ZN (NR2D0)                           0.03       0.06 r
  o[0] (out)                               0.00       0.06 r
  data arrival time                                   0.06
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  b[0] (in)                                0.00       0.00 r
  U36/ZN (ND2D0)                           0.02       0.02 f
  U37/ZN (AOI21D0)                         0.04       0.06 r
  o[1] (out)                               0.00       0.06 r
  data arrival time                                   0.06
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[1] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  a[1] (in)                                0.00       0.00 r
  U36/ZN (ND2D0)                           0.02       0.02 f
  U37/ZN (AOI21D0)                         0.04       0.06 r
  o[1] (out)                               0.00       0.06 r
  data arrival time                                   0.06
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.00       0.00 f
  U25/Z (AN4D0)                            0.05       0.05 f
  U37/ZN (AOI21D0)                         0.04       0.09 r
  o[1] (out)                               0.00       0.09 r
  data arrival time                                   0.09
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U25/Z (AN4D0)                            0.05       0.05 f
  U37/ZN (AOI21D0)                         0.04       0.09 r
  o[1] (out)                               0.00       0.09 r
  data arrival time                                   0.09
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.00       0.00 f
  U25/Z (AN4D0)                            0.05       0.05 f
  U37/ZN (AOI21D0)                         0.04       0.09 r
  o[1] (out)                               0.00       0.09 r
  data arrival time                                   0.09
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  b[1] (in)                                0.00       0.00 f
  U25/Z (AN4D0)                            0.05       0.05 f
  U37/ZN (AOI21D0)                         0.04       0.09 r
  o[1] (out)                               0.00       0.09 r
  data arrival time                                   0.09
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U25/Z (AN4D0)                            0.05       0.05 f
  U37/ZN (AOI21D0)                         0.04       0.09 r
  o[1] (out)                               0.00       0.09 r
  data arrival time                                   0.09
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[1] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[1] (in)                                0.00       0.00 f
  U25/Z (AN4D0)                            0.06       0.06 f
  U37/ZN (AOI21D0)                         0.04       0.09 r
  o[1] (out)                               0.00       0.09 r
  data arrival time                                   0.09
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  b[1] (in)                                0.00       0.00 f
  U25/Z (AN4D0)                            0.05       0.05 f
  U37/ZN (AOI21D0)                         0.04       0.10 r
  o[1] (out)                               0.00       0.10 r
  data arrival time                                   0.10
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.00       0.00 f
  U25/Z (AN4D0)                            0.05       0.05 f
  U37/ZN (AOI21D0)                         0.05       0.10 r
  o[1] (out)                               0.00       0.10 r
  data arrival time                                   0.10
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U25/Z (AN4D0)                            0.05       0.05 f
  U37/ZN (AOI21D0)                         0.05       0.10 r
  o[1] (out)                               0.00       0.10 r
  data arrival time                                   0.10
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[1] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[1] (in)                                0.00       0.00 f
  U25/Z (AN4D0)                            0.06       0.06 f
  U37/ZN (AOI21D0)                         0.04       0.10 r
  o[1] (out)                               0.00       0.10 r
  data arrival time                                   0.10
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  b[1] (in)                                0.00       0.00 f
  U25/Z (AN4D0)                            0.05       0.05 f
  U37/ZN (AOI21D0)                         0.05       0.10 r
  o[1] (out)                               0.00       0.10 r
  data arrival time                                   0.10
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[1] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[1] (in)                                0.00       0.00 f
  U25/Z (AN4D0)                            0.06       0.06 f
  U37/ZN (AOI21D0)                         0.05       0.10 r
  o[1] (out)                               0.00       0.10 r
  data arrival time                                   0.10
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: o[2] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.00       0.00 f
  U25/Z (AN4D0)                            0.05       0.05 f
  U34/S (FA1D0)                            0.08       0.13 f
  o[2] (out)                               0.00       0.13 f
  data arrival time                                   0.13
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: o[2] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.00       0.00 f
  U25/Z (AN4D0)                            0.05       0.05 f
  U34/S (FA1D0)                            0.08       0.13 f
  o[2] (out)                               0.00       0.13 f
  data arrival time                                   0.13
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  a[0] (in)                                0.00       0.00 r
  U25/Z (AN4D0)                            0.10       0.10 r
  U37/ZN (AOI21D0)                         0.03       0.13 f
  o[1] (out)                               0.00       0.13 f
  data arrival time                                   0.13
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  a[0] (in)                                0.00       0.00 r
  U25/Z (AN4D0)                            0.10       0.10 r
  U37/ZN (AOI21D0)                         0.03       0.13 f
  o[1] (out)                               0.00       0.13 f
  data arrival time                                   0.13
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: o[2] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U25/Z (AN4D0)                            0.05       0.05 f
  U34/S (FA1D0)                            0.08       0.13 f
  o[2] (out)                               0.00       0.13 f
  data arrival time                                   0.13
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: o[2] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  b[0] (in)                                0.00       0.00 f
  U25/Z (AN4D0)                            0.05       0.05 f
  U34/S (FA1D0)                            0.08       0.13 f
  o[2] (out)                               0.00       0.13 f
  data arrival time                                   0.13
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  a[0] (in)                                0.00       0.00 r
  U25/Z (AN4D0)                            0.10       0.10 r
  U37/ZN (AOI21D0)                         0.03       0.13 f
  o[1] (out)                               0.00       0.13 f
  data arrival time                                   0.13
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: o[2] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  b[1] (in)                                0.00       0.00 f
  U25/Z (AN4D0)                            0.05       0.05 f
  U34/S (FA1D0)                            0.08       0.13 f
  o[2] (out)                               0.00       0.13 f
  data arrival time                                   0.13
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: o[2] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  b[1] (in)                                0.00       0.00 f
  U25/Z (AN4D0)                            0.05       0.05 f
  U34/S (FA1D0)                            0.08       0.13 f
  o[2] (out)                               0.00       0.13 f
  data arrival time                                   0.13
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  b[0] (in)                                0.00       0.00 r
  U25/Z (AN4D0)                            0.11       0.11 r
  U37/ZN (AOI21D0)                         0.03       0.13 f
  o[1] (out)                               0.00       0.13 f
  data arrival time                                   0.13
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  b[0] (in)                                0.00       0.00 r
  U25/Z (AN4D0)                            0.11       0.11 r
  U37/ZN (AOI21D0)                         0.03       0.13 f
  o[1] (out)                               0.00       0.13 f
  data arrival time                                   0.13
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[1] (input port)
  Endpoint: o[2] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[1] (in)                                0.00       0.00 f
  U25/Z (AN4D0)                            0.06       0.06 f
  U34/S (FA1D0)                            0.08       0.13 f
  o[2] (out)                               0.00       0.13 f
  data arrival time                                   0.13
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[1] (input port)
  Endpoint: o[2] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[1] (in)                                0.00       0.00 f
  U25/Z (AN4D0)                            0.06       0.06 f
  U34/S (FA1D0)                            0.08       0.14 f
  o[2] (out)                               0.00       0.14 f
  data arrival time                                   0.14
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  b[0] (in)                                0.00       0.00 r
  U25/Z (AN4D0)                            0.11       0.11 r
  U37/ZN (AOI21D0)                         0.03       0.14 f
  o[1] (out)                               0.00       0.14 f
  data arrival time                                   0.14
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  b[1] (in)                                0.00       0.00 r
  U25/Z (AN4D0)                            0.11       0.11 r
  U37/ZN (AOI21D0)                         0.03       0.14 f
  o[1] (out)                               0.00       0.14 f
  data arrival time                                   0.14
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  b[1] (in)                                0.00       0.00 r
  U25/Z (AN4D0)                            0.11       0.11 r
  U37/ZN (AOI21D0)                         0.03       0.14 f
  o[1] (out)                               0.00       0.14 f
  data arrival time                                   0.14
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[1] (input port)
  Endpoint: o[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  b[1] (in)                                0.00       0.00 r
  U25/Z (AN4D0)                            0.11       0.11 r
  U37/ZN (AOI21D0)                         0.03       0.14 f
  o[1] (out)                               0.00       0.14 f
  data arrival time                                   0.14
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[1] (input port)
  Endpoint: o[4] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[1] (in)                                0.00       0.00 f
  U26/ZN (ND2D0)                           0.03       0.03 r
  U32/ZN (AOI21D0)                         0.03       0.06 f
  U51/S (FA1D0)                            0.08       0.14 f
  o[4] (out)                               0.00       0.14 f
  data arrival time                                   0.14
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[1] (input port)
  Endpoint: o[4] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[1] (in)                                0.00       0.00 f
  U26/ZN (ND2D0)                           0.03       0.03 r
  U32/ZN (AOI21D0)                         0.03       0.06 f
  U51/S (FA1D0)                            0.08       0.14 f
  o[4] (out)                               0.00       0.14 f
  data arrival time                                   0.14
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[1] (input port)
  Endpoint: o[4] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[1] (in)                                0.00       0.00 f
  U26/ZN (ND2D0)                           0.03       0.03 r
  U32/ZN (AOI21D0)                         0.03       0.06 f
  U51/S (FA1D0)                            0.08       0.14 f
  o[4] (out)                               0.00       0.14 f
  data arrival time                                   0.14
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[1] (input port)
  Endpoint: o[4] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[1] (in)                                0.00       0.00 f
  U26/ZN (ND2D0)                           0.03       0.03 r
  U32/ZN (AOI21D0)                         0.03       0.06 f
  U51/S (FA1D0)                            0.08       0.14 f
  o[4] (out)                               0.00       0.14 f
  data arrival time                                   0.14
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[2] (input port)
  Endpoint: o[4] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  b[2] (in)                                0.00       0.00 f
  U26/ZN (ND2D0)                           0.03       0.03 r
  U32/ZN (AOI21D0)                         0.03       0.06 f
  U51/S (FA1D0)                            0.08       0.14 f
  o[4] (out)                               0.00       0.14 f
  data arrival time                                   0.14
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[2] (input port)
  Endpoint: o[4] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  b[2] (in)                                0.00       0.00 f
  U26/ZN (ND2D0)                           0.03       0.03 r
  U32/ZN (AOI21D0)                         0.03       0.06 f
  U51/S (FA1D0)                            0.08       0.14 f
  o[4] (out)                               0.00       0.14 f
  data arrival time                                   0.14
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[2] (input port)
  Endpoint: o[4] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  b[2] (in)                                0.00       0.00 f
  U26/ZN (ND2D0)                           0.03       0.03 r
  U32/ZN (AOI21D0)                         0.03       0.06 f
  U51/S (FA1D0)                            0.08       0.14 f
  o[4] (out)                               0.00       0.14 f
  data arrival time                                   0.14
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[2] (input port)
  Endpoint: o[4] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  b[2] (in)                                0.00       0.00 f
  U26/ZN (ND2D0)                           0.03       0.03 r
  U32/ZN (AOI21D0)                         0.03       0.06 f
  U51/S (FA1D0)                            0.08       0.14 f
  o[4] (out)                               0.00       0.14 f
  data arrival time                                   0.14
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[1] (input port)
  Endpoint: o[4] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul_int8           ZeroWireload          tcbn65lptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[1] (in)                                0.00       0.00 f
  U26/ZN (ND2D0)                           0.03       0.03 r
  U32/ZN (AOI21D0)                         0.03       0.06 f
  U51/S (FA1D0)                            0.08       0.14 f
  o[4] (out)                               0.00       0.14 f
  data arrival time                                   0.14
  -----------------------------------------------------------
  (Path is unconstrained)


1
