<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/impl/gwsynthesis/project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138B</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Oct 27 19:59:09 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.85V -40C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.95V 100C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>21038</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>13707</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>75</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>75</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>2</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk50</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk50 </td>
</tr>
<tr>
<td>PLL/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td>clk50_ibuf/I</td>
<td>clk50</td>
<td>PLL/CLKOUT0 </td>
</tr>
<tr>
<td>PLL/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>clk50_ibuf/I</td>
<td>clk50</td>
<td>PLL/CLKOUT1 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk50</td>
<td>50.000(MHz)</td>
<td>156.449(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>PLL/CLKOUT0.default_gen_clk</td>
<td>50.000(MHz)</td>
<td>50.920(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>PLL/CLKOUT1.default_gen_clk</td>
<td>100.000(MHz)</td>
<td>2016.128(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk50</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk50</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL/CLKOUT1.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL/CLKOUT1.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.120</td>
<td>main_gw5ddrphy_dly_sel_storage_1_s0/Q</td>
<td>DQS_1/HOLD</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
<td>5.000</td>
<td>-0.270</td>
<td>7.871</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.622</td>
<td>main_gw5ddrphy_dly_sel_storage_2_s0/Q</td>
<td>DQS_2/HOLD</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
<td>5.000</td>
<td>-0.270</td>
<td>7.373</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.128</td>
<td>main_gw5ddrphy_stop1_s0/Q</td>
<td>DHCE/CEN</td>
<td>clk50:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
<td>5.000</td>
<td>1.418</td>
<td>5.492</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.115</td>
<td>main_gw5ddrphy_dly_sel_storage_0_s0/Q</td>
<td>DQS/HOLD</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
<td>5.000</td>
<td>-0.260</td>
<td>6.856</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.502</td>
<td>main_gw5ddrphy_dly_sel_storage_3_s0/Q</td>
<td>DQS_3/HOLD</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
<td>5.000</td>
<td>-0.270</td>
<td>6.253</td>
</tr>
<tr>
<td>6</td>
<td>0.361</td>
<td>main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_8_s0/Q</td>
<td>main_basesoc_sdram_bankmachine7_trascon_count_0_s3/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.047</td>
<td>19.219</td>
</tr>
<tr>
<td>7</td>
<td>1.136</td>
<td>main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_8_s0/Q</td>
<td>main_basesoc_sdram_bankmachine7_trascon_ready_s0/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.047</td>
<td>18.444</td>
</tr>
<tr>
<td>8</td>
<td>1.276</td>
<td>VexRiscv/memory_to_writeBack_MEMORY_ENABLE_s0/Q</td>
<td>VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_5_s0/CE</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.008</td>
<td>18.405</td>
</tr>
<tr>
<td>9</td>
<td>1.276</td>
<td>VexRiscv/memory_to_writeBack_MEMORY_ENABLE_s0/Q</td>
<td>VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_6_s0/CE</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.008</td>
<td>18.405</td>
</tr>
<tr>
<td>10</td>
<td>1.276</td>
<td>VexRiscv/memory_to_writeBack_MEMORY_ENABLE_s0/Q</td>
<td>VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_22_s0/CE</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.008</td>
<td>18.405</td>
</tr>
<tr>
<td>11</td>
<td>1.478</td>
<td>VexRiscv/memory_to_writeBack_MEMORY_ENABLE_s0/Q</td>
<td>VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_16_s0/CE</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.017</td>
<td>18.194</td>
</tr>
<tr>
<td>12</td>
<td>1.603</td>
<td>main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_8_s0/Q</td>
<td>main_basesoc_sdram_bankmachine3_trascon_ready_s0/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.043</td>
<td>17.981</td>
</tr>
<tr>
<td>13</td>
<td>1.642</td>
<td>main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_8_s0/Q</td>
<td>main_basesoc_sdram_bankmachine3_trascon_count_1_s4/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.043</td>
<td>18.251</td>
</tr>
<tr>
<td>14</td>
<td>1.699</td>
<td>VexRiscv/memory_to_writeBack_MEMORY_ENABLE_s0/Q</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_14_s0/CE</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.017</td>
<td>17.973</td>
</tr>
<tr>
<td>15</td>
<td>1.772</td>
<td>VexRiscv/memory_to_writeBack_MEMORY_ENABLE_s0/Q</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_15_s0/CE</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.017</td>
<td>17.900</td>
</tr>
<tr>
<td>16</td>
<td>1.772</td>
<td>VexRiscv/memory_to_writeBack_MEMORY_ENABLE_s0/Q</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_16_s0/CE</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.017</td>
<td>17.900</td>
</tr>
<tr>
<td>17</td>
<td>1.778</td>
<td>VexRiscv/memory_to_writeBack_MEMORY_ENABLE_s0/Q</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_21_s0/CE</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.041</td>
<td>17.870</td>
</tr>
<tr>
<td>18</td>
<td>1.994</td>
<td>main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_8_s0/Q</td>
<td>main_basesoc_sdram_bankmachine7_trccon_count_0_s3/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.064</td>
<td>17.569</td>
</tr>
<tr>
<td>19</td>
<td>1.994</td>
<td>main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_8_s0/Q</td>
<td>main_basesoc_sdram_bankmachine7_trccon_ready_s0/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.064</td>
<td>17.569</td>
</tr>
<tr>
<td>20</td>
<td>2.053</td>
<td>main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_8_s0/Q</td>
<td>main_basesoc_sdram_bankmachine3_trccon_count_0_s3/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.031</td>
<td>17.544</td>
</tr>
<tr>
<td>21</td>
<td>2.062</td>
<td>main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_8_s0/Q</td>
<td>main_basesoc_sdram_bankmachine3_trccon_ready_s0/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.021</td>
<td>17.544</td>
</tr>
<tr>
<td>22</td>
<td>2.072</td>
<td>main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_8_s0/Q</td>
<td>main_basesoc_sdram_bankmachine3_trascon_count_0_s3/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.014</td>
<td>17.541</td>
</tr>
<tr>
<td>23</td>
<td>2.115</td>
<td>VexRiscv/memory_to_writeBack_MEMORY_ENABLE_s0/Q</td>
<td>VexRiscv/CsrPlugin_mtvec_base_18_s0/CE</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.031</td>
<td>17.543</td>
</tr>
<tr>
<td>24</td>
<td>2.453</td>
<td>VexRiscv/memory_to_writeBack_MEMORY_ENABLE_s0/Q</td>
<td>VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_13_s0/CE</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.041</td>
<td>17.195</td>
</tr>
<tr>
<td>25</td>
<td>2.453</td>
<td>VexRiscv/memory_to_writeBack_MEMORY_ENABLE_s0/Q</td>
<td>VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_15_s0/CE</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.041</td>
<td>17.195</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.019</td>
<td>storage_1_storage_1_0_0_s/DO[0]</td>
<td>storage_1_dat1_0_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>2</td>
<td>0.019</td>
<td>storage_1_storage_1_0_0_s/DO[1]</td>
<td>storage_1_dat1_1_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>3</td>
<td>0.019</td>
<td>storage_1_storage_1_0_0_s/DO[2]</td>
<td>storage_1_dat1_2_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>4</td>
<td>0.019</td>
<td>storage_1_storage_1_0_0_s/DO[3]</td>
<td>storage_1_dat1_3_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>5</td>
<td>0.019</td>
<td>storage_1_storage_1_0_1_s/DO[0]</td>
<td>storage_1_dat1_4_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>6</td>
<td>0.019</td>
<td>storage_1_storage_1_0_1_s/DO[1]</td>
<td>storage_1_dat1_5_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>7</td>
<td>0.019</td>
<td>storage_1_storage_1_0_1_s/DO[2]</td>
<td>storage_1_dat1_6_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>8</td>
<td>0.019</td>
<td>storage_1_storage_1_0_1_s/DO[3]</td>
<td>storage_1_dat1_7_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>9</td>
<td>0.019</td>
<td>storage_storage_0_0_s/DO[0]</td>
<td>storage_dat1_0_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>10</td>
<td>0.019</td>
<td>storage_storage_0_0_s/DO[1]</td>
<td>storage_dat1_1_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>11</td>
<td>0.019</td>
<td>storage_storage_0_0_s/DO[2]</td>
<td>storage_dat1_2_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>12</td>
<td>0.019</td>
<td>storage_storage_0_0_s/DO[3]</td>
<td>storage_dat1_3_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>13</td>
<td>0.019</td>
<td>storage_storage_0_1_s/DO[0]</td>
<td>storage_dat1_4_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>14</td>
<td>0.019</td>
<td>storage_storage_0_1_s/DO[1]</td>
<td>storage_dat1_5_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>15</td>
<td>0.019</td>
<td>storage_storage_0_1_s/DO[2]</td>
<td>storage_dat1_6_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>16</td>
<td>0.019</td>
<td>storage_storage_0_1_s/DO[3]</td>
<td>storage_dat1_7_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>17</td>
<td>0.019</td>
<td>storage_9_storage_9_0_0_s/DO[1]</td>
<td>main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_0_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>18</td>
<td>0.019</td>
<td>storage_9_storage_9_0_0_s/DO[2]</td>
<td>main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_1_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>19</td>
<td>0.019</td>
<td>storage_9_storage_9_0_0_s/DO[3]</td>
<td>main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_2_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>20</td>
<td>0.019</td>
<td>storage_9_storage_9_0_1_s/DO[0]</td>
<td>main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_3_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>21</td>
<td>0.019</td>
<td>storage_9_storage_9_0_1_s/DO[1]</td>
<td>main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_4_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>22</td>
<td>0.019</td>
<td>storage_9_storage_9_0_1_s/DO[2]</td>
<td>main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_5_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>23</td>
<td>0.019</td>
<td>storage_9_storage_9_0_1_s/DO[3]</td>
<td>main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_6_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>24</td>
<td>0.019</td>
<td>storage_9_storage_9_0_2_s/DO[0]</td>
<td>main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_7_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>25</td>
<td>0.019</td>
<td>storage_9_storage_9_0_2_s/DO[1]</td>
<td>main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_8_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.403</td>
<td>DFFP_3/Q</td>
<td>DQS_2/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
<td>5.000</td>
<td>-0.270</td>
<td>6.151</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.295</td>
<td>DFFP_3/Q</td>
<td>DQS_1/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
<td>5.000</td>
<td>-0.270</td>
<td>6.043</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.285</td>
<td>DFFP_3/Q</td>
<td>DQS_3/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
<td>5.000</td>
<td>-0.270</td>
<td>6.032</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.285</td>
<td>DFFP_3/Q</td>
<td>DQS/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
<td>5.000</td>
<td>-0.270</td>
<td>6.032</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.957</td>
<td>DFFP_3/Q</td>
<td>OSER4_19/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
<td>5.000</td>
<td>-0.270</td>
<td>6.040</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.706</td>
<td>DFFP_3/Q</td>
<td>OSER4_24/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
<td>5.000</td>
<td>-0.270</td>
<td>5.789</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.706</td>
<td>DFFP_3/Q</td>
<td>OSER4_11/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
<td>5.000</td>
<td>-0.270</td>
<td>5.789</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.696</td>
<td>DFFP_3/Q</td>
<td>OSER4_21/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
<td>5.000</td>
<td>-0.270</td>
<td>5.780</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.696</td>
<td>DFFP_3/Q</td>
<td>OSER4_4/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
<td>5.000</td>
<td>-0.270</td>
<td>5.780</td>
</tr>
<tr>
<td>10</td>
<td>3.995</td>
<td>DFFP_3/Q</td>
<td>DQS_2/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.669</td>
<td>6.151</td>
</tr>
<tr>
<td>11</td>
<td>4.103</td>
<td>DFFP_3/Q</td>
<td>DQS_1/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.669</td>
<td>6.043</td>
</tr>
<tr>
<td>12</td>
<td>4.113</td>
<td>DFFP_3/Q</td>
<td>DQS_3/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.669</td>
<td>6.032</td>
</tr>
<tr>
<td>13</td>
<td>4.113</td>
<td>DFFP_3/Q</td>
<td>DQS/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.669</td>
<td>6.032</td>
</tr>
<tr>
<td>14</td>
<td>4.441</td>
<td>DFFP_3/Q</td>
<td>OSER4_19/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.669</td>
<td>6.040</td>
</tr>
<tr>
<td>15</td>
<td>4.692</td>
<td>DFFP_3/Q</td>
<td>OSER4_24/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.669</td>
<td>5.789</td>
</tr>
<tr>
<td>16</td>
<td>4.692</td>
<td>DFFP_3/Q</td>
<td>OSER4_11/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.669</td>
<td>5.789</td>
</tr>
<tr>
<td>17</td>
<td>4.701</td>
<td>DFFP_3/Q</td>
<td>OSER4_21/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-0.669</td>
<td>5.780</td>
</tr>
<tr>
<td>18</td>
<td>13.262</td>
<td>DFFP_3/Q</td>
<td>DQS_2/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.089</td>
<td>6.151</td>
</tr>
<tr>
<td>19</td>
<td>13.360</td>
<td>DFFP_3/Q</td>
<td>DQS_3/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.110</td>
<td>6.032</td>
</tr>
<tr>
<td>20</td>
<td>13.369</td>
<td>DFFP_3/Q</td>
<td>DQS_1/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.091</td>
<td>6.043</td>
</tr>
<tr>
<td>21</td>
<td>13.369</td>
<td>DFFP_3/Q</td>
<td>DQS/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.100</td>
<td>6.032</td>
</tr>
<tr>
<td>22</td>
<td>13.709</td>
<td>DFFP_3/Q</td>
<td>OSER4_19/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.098</td>
<td>6.040</td>
</tr>
<tr>
<td>23</td>
<td>14.001</td>
<td>DFFP_3/Q</td>
<td>OSER4_24/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.057</td>
<td>5.789</td>
</tr>
<tr>
<td>24</td>
<td>14.001</td>
<td>DFFP_3/Q</td>
<td>OSER4_11/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.057</td>
<td>5.789</td>
</tr>
<tr>
<td>25</td>
<td>14.005</td>
<td>DFFP_3/Q</td>
<td>OSER4_21/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>0.062</td>
<td>5.780</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.487</td>
<td>main_gw5ddrphy_reset1_s0/Q</td>
<td>DFFP_3/PRESET</td>
<td>clk50:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.514</td>
<td>1.874</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.487</td>
<td>main_gw5ddrphy_reset1_s0/Q</td>
<td>DFFP_2/PRESET</td>
<td>clk50:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.514</td>
<td>1.874</td>
</tr>
<tr>
<td>3</td>
<td>2.165</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_29/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.827</td>
<td>3.179</td>
</tr>
<tr>
<td>4</td>
<td>2.166</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_31/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.827</td>
<td>3.180</td>
</tr>
<tr>
<td>5</td>
<td>2.171</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_33/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.827</td>
<td>3.185</td>
</tr>
<tr>
<td>6</td>
<td>2.171</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_13/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.827</td>
<td>3.185</td>
</tr>
<tr>
<td>7</td>
<td>2.172</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_16/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.827</td>
<td>3.186</td>
</tr>
<tr>
<td>8</td>
<td>2.174</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_19/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.827</td>
<td>3.188</td>
</tr>
<tr>
<td>9</td>
<td>2.533</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_29/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.459</td>
<td>3.179</td>
</tr>
<tr>
<td>10</td>
<td>2.534</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_31/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.459</td>
<td>3.180</td>
</tr>
<tr>
<td>11</td>
<td>2.539</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_33/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.459</td>
<td>3.185</td>
</tr>
<tr>
<td>12</td>
<td>2.539</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_13/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.459</td>
<td>3.185</td>
</tr>
<tr>
<td>13</td>
<td>2.540</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_16/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.459</td>
<td>3.186</td>
</tr>
<tr>
<td>14</td>
<td>2.542</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_19/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.459</td>
<td>3.188</td>
</tr>
<tr>
<td>15</td>
<td>3.042</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_19/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>3.188</td>
</tr>
<tr>
<td>16</td>
<td>3.045</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_29/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.019</td>
<td>3.179</td>
</tr>
<tr>
<td>17</td>
<td>3.046</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_31/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.019</td>
<td>3.180</td>
</tr>
<tr>
<td>18</td>
<td>3.046</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_33/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.014</td>
<td>3.185</td>
</tr>
<tr>
<td>19</td>
<td>3.051</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_13/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.019</td>
<td>3.185</td>
</tr>
<tr>
<td>20</td>
<td>3.057</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_16/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.024</td>
<td>3.186</td>
</tr>
<tr>
<td>21</td>
<td>6.824</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_29/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
<td>-5.000</td>
<td>-1.169</td>
<td>3.179</td>
</tr>
<tr>
<td>22</td>
<td>6.825</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_31/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
<td>-5.000</td>
<td>-1.169</td>
<td>3.180</td>
</tr>
<tr>
<td>23</td>
<td>6.830</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_33/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
<td>-5.000</td>
<td>-1.169</td>
<td>3.185</td>
</tr>
<tr>
<td>24</td>
<td>6.830</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_13/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
<td>-5.000</td>
<td>-1.169</td>
<td>3.185</td>
</tr>
<tr>
<td>25</td>
<td>6.831</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_16/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
<td>-5.000</td>
<td>-1.169</td>
<td>3.186</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.563</td>
<td>7.813</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk50</td>
<td>main_crg_por_count_1_s2</td>
</tr>
<tr>
<td>2</td>
<td>7.563</td>
<td>7.813</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk50</td>
<td>main_crg_por_count_3_s2</td>
</tr>
<tr>
<td>3</td>
<td>7.563</td>
<td>7.813</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk50</td>
<td>main_crg_por_count_5_s2</td>
</tr>
<tr>
<td>4</td>
<td>7.563</td>
<td>7.813</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk50</td>
<td>main_crg_por_count_6_s2</td>
</tr>
<tr>
<td>5</td>
<td>7.563</td>
<td>7.813</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk50</td>
<td>main_crg_por_count_4_s2</td>
</tr>
<tr>
<td>6</td>
<td>7.563</td>
<td>7.813</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk50</td>
<td>main_crg_por_count_2_s2</td>
</tr>
<tr>
<td>7</td>
<td>7.565</td>
<td>7.815</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk50</td>
<td>main_crg_por_count_0_s2</td>
</tr>
<tr>
<td>8</td>
<td>7.565</td>
<td>7.815</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk50</td>
<td>builder_multiregimpl1_regs1_s0</td>
</tr>
<tr>
<td>9</td>
<td>7.565</td>
<td>7.815</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk50</td>
<td>builder_multiregimpl1_regs0_s0</td>
</tr>
<tr>
<td>10</td>
<td>7.566</td>
<td>7.816</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk50</td>
<td>main_crg_por_count_6_s2</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.120</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.996</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_gw5ddrphy_dly_sel_storage_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.246</td>
<td>2.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C56[1][A]</td>
<td>main_gw5ddrphy_dly_sel_storage_1_s0/CLK</td>
</tr>
<tr>
<td>7.628</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R47C56[1][A]</td>
<td style=" font-weight:bold;">main_gw5ddrphy_dly_sel_storage_1_s0/Q</td>
</tr>
<tr>
<td>9.429</td>
<td>1.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C47[2][A]</td>
<td>n25561_s0/I0</td>
</tr>
<tr>
<td>9.937</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C47[2][A]</td>
<td style=" background: #97FFFF;">n25561_s0/F</td>
</tr>
<tr>
<td>15.117</td>
<td>5.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td style=" font-weight:bold;">DQS_1/HOLD</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>9.556</td>
<td>4.556</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>9.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>9.742</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>12.515</td>
<td>2.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R100C0</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>12.480</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DQS_1</td>
</tr>
<tr>
<td>11.996</td>
<td>-0.484</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R100C0</td>
<td>DQS_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.270</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.689, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.507, 6.448%; route: 6.981, 88.693%; tC2Q: 0.382, 4.859%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 6.286%; route: 2.773, 93.714%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.622</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.996</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_gw5ddrphy_dly_sel_storage_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.246</td>
<td>2.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C56[0][A]</td>
<td>main_gw5ddrphy_dly_sel_storage_2_s0/CLK</td>
</tr>
<tr>
<td>7.628</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R47C56[0][A]</td>
<td style=" font-weight:bold;">main_gw5ddrphy_dly_sel_storage_2_s0/Q</td>
</tr>
<tr>
<td>9.428</td>
<td>1.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C47[0][A]</td>
<td>n25656_s0/I0</td>
</tr>
<tr>
<td>9.936</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C47[0][A]</td>
<td style=" background: #97FFFF;">n25656_s0/F</td>
</tr>
<tr>
<td>14.618</td>
<td>4.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R91C0</td>
<td style=" font-weight:bold;">DQS_2/HOLD</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>9.556</td>
<td>4.556</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>9.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>9.742</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>12.515</td>
<td>2.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R91C0</td>
<td>DQS_2/FCLK</td>
</tr>
<tr>
<td>12.480</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DQS_2</td>
</tr>
<tr>
<td>11.996</td>
<td>-0.484</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R91C0</td>
<td>DQS_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.270</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.689, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.507, 6.884%; route: 6.483, 87.928%; tC2Q: 0.382, 5.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 6.286%; route: 2.773, 93.714%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.128</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.339</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_gw5ddrphy_stop1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DHCE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>5.974</td>
<td>5.292</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C46[2][A]</td>
<td>main_gw5ddrphy_stop1_s0/CLK</td>
</tr>
<tr>
<td>6.357</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R51C46[2][A]</td>
<td style=" font-weight:bold;">main_gw5ddrphy_stop1_s0/Q</td>
</tr>
<tr>
<td>11.467</td>
<td>5.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td style=" font-weight:bold;">DHCE/CEN</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>9.556</td>
<td>4.556</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>9.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>9.521</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DHCE</td>
</tr>
<tr>
<td>9.339</td>
<td>-0.182</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>-</td>
<td>DHCE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.418</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.424%; route: 5.292, 88.576%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.110, 93.036%; tC2Q: 0.382, 6.964%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.115</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.996</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_gw5ddrphy_dly_sel_storage_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.255</td>
<td>2.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C65[2][B]</td>
<td>main_gw5ddrphy_dly_sel_storage_0_s0/CLK</td>
</tr>
<tr>
<td>7.638</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R47C65[2][B]</td>
<td style=" font-weight:bold;">main_gw5ddrphy_dly_sel_storage_0_s0/Q</td>
</tr>
<tr>
<td>10.073</td>
<td>2.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C47[3][B]</td>
<td>n25466_s0/I0</td>
</tr>
<tr>
<td>10.529</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C47[3][B]</td>
<td style=" background: #97FFFF;">n25466_s0/F</td>
</tr>
<tr>
<td>14.111</td>
<td>3.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td style=" font-weight:bold;">DQS/HOLD</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>9.556</td>
<td>4.556</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>9.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>9.742</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>12.515</td>
<td>2.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R73C0</td>
<td>DQS/FCLK</td>
</tr>
<tr>
<td>12.480</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DQS</td>
</tr>
<tr>
<td>11.996</td>
<td>-0.484</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R73C0</td>
<td>DQS</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.260</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.699, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.456, 6.655%; route: 6.018, 87.767%; tC2Q: 0.382, 5.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 6.286%; route: 2.773, 93.714%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.996</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_gw5ddrphy_dly_sel_storage_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.246</td>
<td>2.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C72[2][B]</td>
<td>main_gw5ddrphy_dly_sel_storage_3_s0/CLK</td>
</tr>
<tr>
<td>7.628</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R47C72[2][B]</td>
<td style=" font-weight:bold;">main_gw5ddrphy_dly_sel_storage_3_s0/Q</td>
</tr>
<tr>
<td>9.846</td>
<td>2.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C47[0][A]</td>
<td>n25751_s0/I0</td>
</tr>
<tr>
<td>10.134</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C47[0][A]</td>
<td style=" background: #97FFFF;">n25751_s0/F</td>
</tr>
<tr>
<td>13.498</td>
<td>3.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C0</td>
<td style=" font-weight:bold;">DQS_3/HOLD</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>9.556</td>
<td>4.556</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>9.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>9.742</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>12.515</td>
<td>2.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C0</td>
<td>DQS_3/FCLK</td>
</tr>
<tr>
<td>12.480</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DQS_3</td>
</tr>
<tr>
<td>11.996</td>
<td>-0.484</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C0</td>
<td>DQS_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.270</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.689, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.289, 4.618%; route: 5.581, 89.264%; tC2Q: 0.382, 6.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 6.286%; route: 2.773, 93.714%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.526</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.888</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_basesoc_sdram_bankmachine7_trascon_count_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.308</td>
<td>2.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C91[0][B]</td>
<td>main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_8_s0/CLK</td>
</tr>
<tr>
<td>7.675</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R59C91[0][B]</td>
<td style=" font-weight:bold;">main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_8_s0/Q</td>
</tr>
<tr>
<td>11.725</td>
<td>4.050</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C57[0][B]</td>
<td>n7931_s0/I1</td>
</tr>
<tr>
<td>12.325</td>
<td>0.600</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C57[0][B]</td>
<td style=" background: #97FFFF;">n7931_s0/COUT</td>
</tr>
<tr>
<td>12.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C57[1][A]</td>
<td>n7932_s0/CIN</td>
</tr>
<tr>
<td>12.375</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C57[1][A]</td>
<td style=" background: #97FFFF;">n7932_s0/COUT</td>
</tr>
<tr>
<td>12.375</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C57[1][B]</td>
<td>n7933_s0/CIN</td>
</tr>
<tr>
<td>12.425</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C57[1][B]</td>
<td style=" background: #97FFFF;">n7933_s0/COUT</td>
</tr>
<tr>
<td>12.425</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C57[2][A]</td>
<td>n7934_s0/CIN</td>
</tr>
<tr>
<td>12.475</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C57[2][A]</td>
<td style=" background: #97FFFF;">n7934_s0/COUT</td>
</tr>
<tr>
<td>12.475</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C57[2][B]</td>
<td>n7935_s0/CIN</td>
</tr>
<tr>
<td>12.525</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C57[2][B]</td>
<td style=" background: #97FFFF;">n7935_s0/COUT</td>
</tr>
<tr>
<td>12.525</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[0][A]</td>
<td>n7936_s0/CIN</td>
</tr>
<tr>
<td>12.575</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[0][A]</td>
<td style=" background: #97FFFF;">n7936_s0/COUT</td>
</tr>
<tr>
<td>12.575</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[0][B]</td>
<td>n7937_s0/CIN</td>
</tr>
<tr>
<td>12.625</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[0][B]</td>
<td style=" background: #97FFFF;">n7937_s0/COUT</td>
</tr>
<tr>
<td>12.625</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[1][A]</td>
<td>n7938_s0/CIN</td>
</tr>
<tr>
<td>12.675</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[1][A]</td>
<td style=" background: #97FFFF;">n7938_s0/COUT</td>
</tr>
<tr>
<td>12.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[1][B]</td>
<td>n7939_s0/CIN</td>
</tr>
<tr>
<td>12.725</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[1][B]</td>
<td style=" background: #97FFFF;">n7939_s0/COUT</td>
</tr>
<tr>
<td>12.725</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[2][A]</td>
<td>n7940_s0/CIN</td>
</tr>
<tr>
<td>12.775</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[2][A]</td>
<td style=" background: #97FFFF;">n7940_s0/COUT</td>
</tr>
<tr>
<td>12.775</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[2][B]</td>
<td>n7941_s0/CIN</td>
</tr>
<tr>
<td>12.825</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[2][B]</td>
<td style=" background: #97FFFF;">n7941_s0/COUT</td>
</tr>
<tr>
<td>12.825</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C59[0][A]</td>
<td>n7942_s0/CIN</td>
</tr>
<tr>
<td>12.875</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C59[0][A]</td>
<td style=" background: #97FFFF;">n7942_s0/COUT</td>
</tr>
<tr>
<td>12.875</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C59[0][B]</td>
<td>n7943_s0/CIN</td>
</tr>
<tr>
<td>12.925</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C59[0][B]</td>
<td style=" background: #97FFFF;">n7943_s0/COUT</td>
</tr>
<tr>
<td>12.925</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C59[1][A]</td>
<td>n7944_s0/CIN</td>
</tr>
<tr>
<td>12.975</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R61C59[1][A]</td>
<td style=" background: #97FFFF;">n7944_s0/COUT</td>
</tr>
<tr>
<td>14.686</td>
<td>1.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C79[1][B]</td>
<td>main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_s8/I0</td>
</tr>
<tr>
<td>15.254</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C79[1][B]</td>
<td style=" background: #97FFFF;">main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_s8/F</td>
</tr>
<tr>
<td>16.024</td>
<td>0.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C79[1][A]</td>
<td>main_basesoc_sdram_trrdcon_valid_s14/I3</td>
</tr>
<tr>
<td>16.591</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C79[1][A]</td>
<td style=" background: #97FFFF;">main_basesoc_sdram_trrdcon_valid_s14/F</td>
</tr>
<tr>
<td>17.598</td>
<td>1.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C74[2][A]</td>
<td>main_basesoc_sdram_trrdcon_valid_s6/I0</td>
</tr>
<tr>
<td>18.165</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C74[2][A]</td>
<td style=" background: #97FFFF;">main_basesoc_sdram_trrdcon_valid_s6/F</td>
</tr>
<tr>
<td>18.168</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C74[0][B]</td>
<td>main_basesoc_sdram_trrdcon_valid_s1/I2</td>
</tr>
<tr>
<td>18.675</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R50C74[0][B]</td>
<td style=" background: #97FFFF;">main_basesoc_sdram_trrdcon_valid_s1/F</td>
</tr>
<tr>
<td>20.081</td>
<td>1.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C81[1][A]</td>
<td>main_basesoc_sdram_choose_cmd_ce_s1/I0</td>
</tr>
<tr>
<td>20.660</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R47C81[1][A]</td>
<td style=" background: #97FFFF;">main_basesoc_sdram_choose_cmd_ce_s1/F</td>
</tr>
<tr>
<td>23.499</td>
<td>2.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C71[3][A]</td>
<td>n31077_s0/I0</td>
</tr>
<tr>
<td>24.073</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R54C71[3][A]</td>
<td style=" background: #97FFFF;">n31077_s0/F</td>
</tr>
<tr>
<td>26.526</td>
<td>2.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C78[2][A]</td>
<td style=" font-weight:bold;">main_basesoc_sdram_bankmachine7_trascon_count_0_s3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.260</td>
<td>2.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C78[2][A]</td>
<td>main_basesoc_sdram_bankmachine7_trascon_count_0_s3/CLK</td>
</tr>
<tr>
<td>26.888</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C78[2][A]</td>
<td>main_basesoc_sdram_bankmachine7_trascon_count_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.047</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.751, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.612, 24.000%; route: 14.239, 74.088%; tC2Q: 0.368, 1.912%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.704, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.136</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.751</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.888</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_basesoc_sdram_bankmachine7_trascon_ready_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.308</td>
<td>2.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C91[0][B]</td>
<td>main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_8_s0/CLK</td>
</tr>
<tr>
<td>7.675</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R59C91[0][B]</td>
<td style=" font-weight:bold;">main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_8_s0/Q</td>
</tr>
<tr>
<td>11.725</td>
<td>4.050</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C57[0][B]</td>
<td>n7931_s0/I1</td>
</tr>
<tr>
<td>12.325</td>
<td>0.600</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C57[0][B]</td>
<td style=" background: #97FFFF;">n7931_s0/COUT</td>
</tr>
<tr>
<td>12.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C57[1][A]</td>
<td>n7932_s0/CIN</td>
</tr>
<tr>
<td>12.375</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C57[1][A]</td>
<td style=" background: #97FFFF;">n7932_s0/COUT</td>
</tr>
<tr>
<td>12.375</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C57[1][B]</td>
<td>n7933_s0/CIN</td>
</tr>
<tr>
<td>12.425</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C57[1][B]</td>
<td style=" background: #97FFFF;">n7933_s0/COUT</td>
</tr>
<tr>
<td>12.425</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C57[2][A]</td>
<td>n7934_s0/CIN</td>
</tr>
<tr>
<td>12.475</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C57[2][A]</td>
<td style=" background: #97FFFF;">n7934_s0/COUT</td>
</tr>
<tr>
<td>12.475</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C57[2][B]</td>
<td>n7935_s0/CIN</td>
</tr>
<tr>
<td>12.525</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C57[2][B]</td>
<td style=" background: #97FFFF;">n7935_s0/COUT</td>
</tr>
<tr>
<td>12.525</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[0][A]</td>
<td>n7936_s0/CIN</td>
</tr>
<tr>
<td>12.575</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[0][A]</td>
<td style=" background: #97FFFF;">n7936_s0/COUT</td>
</tr>
<tr>
<td>12.575</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[0][B]</td>
<td>n7937_s0/CIN</td>
</tr>
<tr>
<td>12.625</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[0][B]</td>
<td style=" background: #97FFFF;">n7937_s0/COUT</td>
</tr>
<tr>
<td>12.625</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[1][A]</td>
<td>n7938_s0/CIN</td>
</tr>
<tr>
<td>12.675</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[1][A]</td>
<td style=" background: #97FFFF;">n7938_s0/COUT</td>
</tr>
<tr>
<td>12.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[1][B]</td>
<td>n7939_s0/CIN</td>
</tr>
<tr>
<td>12.725</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[1][B]</td>
<td style=" background: #97FFFF;">n7939_s0/COUT</td>
</tr>
<tr>
<td>12.725</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[2][A]</td>
<td>n7940_s0/CIN</td>
</tr>
<tr>
<td>12.775</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[2][A]</td>
<td style=" background: #97FFFF;">n7940_s0/COUT</td>
</tr>
<tr>
<td>12.775</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[2][B]</td>
<td>n7941_s0/CIN</td>
</tr>
<tr>
<td>12.825</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[2][B]</td>
<td style=" background: #97FFFF;">n7941_s0/COUT</td>
</tr>
<tr>
<td>12.825</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C59[0][A]</td>
<td>n7942_s0/CIN</td>
</tr>
<tr>
<td>12.875</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C59[0][A]</td>
<td style=" background: #97FFFF;">n7942_s0/COUT</td>
</tr>
<tr>
<td>12.875</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C59[0][B]</td>
<td>n7943_s0/CIN</td>
</tr>
<tr>
<td>12.925</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C59[0][B]</td>
<td style=" background: #97FFFF;">n7943_s0/COUT</td>
</tr>
<tr>
<td>12.925</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C59[1][A]</td>
<td>n7944_s0/CIN</td>
</tr>
<tr>
<td>12.975</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R61C59[1][A]</td>
<td style=" background: #97FFFF;">n7944_s0/COUT</td>
</tr>
<tr>
<td>14.686</td>
<td>1.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C79[1][B]</td>
<td>main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_s8/I0</td>
</tr>
<tr>
<td>15.254</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C79[1][B]</td>
<td style=" background: #97FFFF;">main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_s8/F</td>
</tr>
<tr>
<td>16.024</td>
<td>0.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C79[1][A]</td>
<td>main_basesoc_sdram_trrdcon_valid_s14/I3</td>
</tr>
<tr>
<td>16.591</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C79[1][A]</td>
<td style=" background: #97FFFF;">main_basesoc_sdram_trrdcon_valid_s14/F</td>
</tr>
<tr>
<td>17.598</td>
<td>1.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C74[2][A]</td>
<td>main_basesoc_sdram_trrdcon_valid_s6/I0</td>
</tr>
<tr>
<td>18.165</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C74[2][A]</td>
<td style=" background: #97FFFF;">main_basesoc_sdram_trrdcon_valid_s6/F</td>
</tr>
<tr>
<td>18.168</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C74[0][B]</td>
<td>main_basesoc_sdram_trrdcon_valid_s1/I2</td>
</tr>
<tr>
<td>18.675</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R50C74[0][B]</td>
<td style=" background: #97FFFF;">main_basesoc_sdram_trrdcon_valid_s1/F</td>
</tr>
<tr>
<td>20.081</td>
<td>1.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C81[1][A]</td>
<td>main_basesoc_sdram_choose_cmd_ce_s1/I0</td>
</tr>
<tr>
<td>20.660</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R47C81[1][A]</td>
<td style=" background: #97FFFF;">main_basesoc_sdram_choose_cmd_ce_s1/F</td>
</tr>
<tr>
<td>23.499</td>
<td>2.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C71[3][A]</td>
<td>n31077_s0/I0</td>
</tr>
<tr>
<td>24.073</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R54C71[3][A]</td>
<td style=" background: #97FFFF;">n31077_s0/F</td>
</tr>
<tr>
<td>25.751</td>
<td>1.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C76[1][B]</td>
<td style=" font-weight:bold;">main_basesoc_sdram_bankmachine7_trascon_ready_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.260</td>
<td>2.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C76[1][B]</td>
<td>main_basesoc_sdram_bankmachine7_trascon_ready_s0/CLK</td>
</tr>
<tr>
<td>26.888</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C76[1][B]</td>
<td>main_basesoc_sdram_bankmachine7_trascon_ready_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.047</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.751, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.612, 25.008%; route: 13.464, 72.999%; tC2Q: 0.368, 1.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.704, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.276</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.909</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/memory_to_writeBack_MEMORY_ENABLE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.228</td>
<td>2.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C102[1][A]</td>
<td>VexRiscv/memory_to_writeBack_MEMORY_ENABLE_s0/CLK</td>
</tr>
<tr>
<td>7.611</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R60C102[1][A]</td>
<td style=" font-weight:bold;">VexRiscv/memory_to_writeBack_MEMORY_ENABLE_s0/Q</td>
</tr>
<tr>
<td>9.216</td>
<td>1.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C107[1][A]</td>
<td>VexRiscv/memory_to_writeBack_INSTRUCTION_29_s4/I1</td>
</tr>
<tr>
<td>9.723</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C107[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/memory_to_writeBack_INSTRUCTION_29_s4/F</td>
</tr>
<tr>
<td>10.686</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C105[3][A]</td>
<td>VexRiscv/memory_to_writeBack_INSTRUCTION_29_s2/I3</td>
</tr>
<tr>
<td>11.142</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>154</td>
<td>R57C105[3][A]</td>
<td style=" background: #97FFFF;">VexRiscv/memory_to_writeBack_INSTRUCTION_29_s2/F</td>
</tr>
<tr>
<td>12.384</td>
<td>1.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C116[1][B]</td>
<td>VexRiscv/n19216_s2/I3</td>
</tr>
<tr>
<td>12.963</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>293</td>
<td>R63C116[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/n19216_s2/F</td>
</tr>
<tr>
<td>14.201</td>
<td>1.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C106[2][B]</td>
<td>VexRiscv/decode_to_execute_PC_31_s2/I1</td>
</tr>
<tr>
<td>14.768</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>R58C106[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_to_execute_PC_31_s2/F</td>
</tr>
<tr>
<td>19.959</td>
<td>5.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C112[1][B]</td>
<td>VexRiscv/n24474_s0/I3</td>
</tr>
<tr>
<td>20.527</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R65C112[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/n24474_s0/F</td>
</tr>
<tr>
<td>25.633</td>
<td>5.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C129[0][A]</td>
<td style=" font-weight:bold;">VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.221</td>
<td>2.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C129[0][A]</td>
<td>VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_5_s0/CLK</td>
</tr>
<tr>
<td>26.909</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C129[0][A]</td>
<td>VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.672, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.678, 14.548%; route: 15.345, 83.374%; tC2Q: 0.382, 2.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.664, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.276</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.909</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/memory_to_writeBack_MEMORY_ENABLE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.228</td>
<td>2.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C102[1][A]</td>
<td>VexRiscv/memory_to_writeBack_MEMORY_ENABLE_s0/CLK</td>
</tr>
<tr>
<td>7.611</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R60C102[1][A]</td>
<td style=" font-weight:bold;">VexRiscv/memory_to_writeBack_MEMORY_ENABLE_s0/Q</td>
</tr>
<tr>
<td>9.216</td>
<td>1.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C107[1][A]</td>
<td>VexRiscv/memory_to_writeBack_INSTRUCTION_29_s4/I1</td>
</tr>
<tr>
<td>9.723</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C107[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/memory_to_writeBack_INSTRUCTION_29_s4/F</td>
</tr>
<tr>
<td>10.686</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C105[3][A]</td>
<td>VexRiscv/memory_to_writeBack_INSTRUCTION_29_s2/I3</td>
</tr>
<tr>
<td>11.142</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>154</td>
<td>R57C105[3][A]</td>
<td style=" background: #97FFFF;">VexRiscv/memory_to_writeBack_INSTRUCTION_29_s2/F</td>
</tr>
<tr>
<td>12.384</td>
<td>1.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C116[1][B]</td>
<td>VexRiscv/n19216_s2/I3</td>
</tr>
<tr>
<td>12.963</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>293</td>
<td>R63C116[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/n19216_s2/F</td>
</tr>
<tr>
<td>14.201</td>
<td>1.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C106[2][B]</td>
<td>VexRiscv/decode_to_execute_PC_31_s2/I1</td>
</tr>
<tr>
<td>14.768</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>R58C106[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_to_execute_PC_31_s2/F</td>
</tr>
<tr>
<td>19.959</td>
<td>5.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C112[1][B]</td>
<td>VexRiscv/n24474_s0/I3</td>
</tr>
<tr>
<td>20.527</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R65C112[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/n24474_s0/F</td>
</tr>
<tr>
<td>25.633</td>
<td>5.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C129[2][B]</td>
<td style=" font-weight:bold;">VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.221</td>
<td>2.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C129[2][B]</td>
<td>VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_6_s0/CLK</td>
</tr>
<tr>
<td>26.909</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C129[2][B]</td>
<td>VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.672, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.678, 14.548%; route: 15.345, 83.374%; tC2Q: 0.382, 2.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.664, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.276</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.909</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/memory_to_writeBack_MEMORY_ENABLE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.228</td>
<td>2.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C102[1][A]</td>
<td>VexRiscv/memory_to_writeBack_MEMORY_ENABLE_s0/CLK</td>
</tr>
<tr>
<td>7.611</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R60C102[1][A]</td>
<td style=" font-weight:bold;">VexRiscv/memory_to_writeBack_MEMORY_ENABLE_s0/Q</td>
</tr>
<tr>
<td>9.216</td>
<td>1.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C107[1][A]</td>
<td>VexRiscv/memory_to_writeBack_INSTRUCTION_29_s4/I1</td>
</tr>
<tr>
<td>9.723</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C107[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/memory_to_writeBack_INSTRUCTION_29_s4/F</td>
</tr>
<tr>
<td>10.686</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C105[3][A]</td>
<td>VexRiscv/memory_to_writeBack_INSTRUCTION_29_s2/I3</td>
</tr>
<tr>
<td>11.142</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>154</td>
<td>R57C105[3][A]</td>
<td style=" background: #97FFFF;">VexRiscv/memory_to_writeBack_INSTRUCTION_29_s2/F</td>
</tr>
<tr>
<td>12.384</td>
<td>1.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C116[1][B]</td>
<td>VexRiscv/n19216_s2/I3</td>
</tr>
<tr>
<td>12.963</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>293</td>
<td>R63C116[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/n19216_s2/F</td>
</tr>
<tr>
<td>14.201</td>
<td>1.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C106[2][B]</td>
<td>VexRiscv/decode_to_execute_PC_31_s2/I1</td>
</tr>
<tr>
<td>14.768</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>R58C106[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_to_execute_PC_31_s2/F</td>
</tr>
<tr>
<td>19.959</td>
<td>5.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C112[1][B]</td>
<td>VexRiscv/n24474_s0/I3</td>
</tr>
<tr>
<td>20.527</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R65C112[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/n24474_s0/F</td>
</tr>
<tr>
<td>25.633</td>
<td>5.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C129[0][B]</td>
<td style=" font-weight:bold;">VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_22_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.221</td>
<td>2.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C129[0][B]</td>
<td>VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_22_s0/CLK</td>
</tr>
<tr>
<td>26.909</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C129[0][B]</td>
<td>VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.672, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.678, 14.548%; route: 15.345, 83.374%; tC2Q: 0.382, 2.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.664, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.478</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.900</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/memory_to_writeBack_MEMORY_ENABLE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.228</td>
<td>2.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C102[1][A]</td>
<td>VexRiscv/memory_to_writeBack_MEMORY_ENABLE_s0/CLK</td>
</tr>
<tr>
<td>7.611</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R60C102[1][A]</td>
<td style=" font-weight:bold;">VexRiscv/memory_to_writeBack_MEMORY_ENABLE_s0/Q</td>
</tr>
<tr>
<td>9.216</td>
<td>1.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C107[1][A]</td>
<td>VexRiscv/memory_to_writeBack_INSTRUCTION_29_s4/I1</td>
</tr>
<tr>
<td>9.723</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C107[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/memory_to_writeBack_INSTRUCTION_29_s4/F</td>
</tr>
<tr>
<td>10.686</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C105[3][A]</td>
<td>VexRiscv/memory_to_writeBack_INSTRUCTION_29_s2/I3</td>
</tr>
<tr>
<td>11.142</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>154</td>
<td>R57C105[3][A]</td>
<td style=" background: #97FFFF;">VexRiscv/memory_to_writeBack_INSTRUCTION_29_s2/F</td>
</tr>
<tr>
<td>12.384</td>
<td>1.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C116[1][B]</td>
<td>VexRiscv/n19216_s2/I3</td>
</tr>
<tr>
<td>12.963</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>293</td>
<td>R63C116[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/n19216_s2/F</td>
</tr>
<tr>
<td>14.201</td>
<td>1.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C106[2][B]</td>
<td>VexRiscv/decode_to_execute_PC_31_s2/I1</td>
</tr>
<tr>
<td>14.768</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>R58C106[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_to_execute_PC_31_s2/F</td>
</tr>
<tr>
<td>19.959</td>
<td>5.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C112[1][B]</td>
<td>VexRiscv/n24474_s0/I3</td>
</tr>
<tr>
<td>20.527</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R65C112[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/n24474_s0/F</td>
</tr>
<tr>
<td>25.422</td>
<td>4.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C128[2][B]</td>
<td style=" font-weight:bold;">VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.211</td>
<td>2.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C128[2][B]</td>
<td>VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_16_s0/CLK</td>
</tr>
<tr>
<td>26.900</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C128[2][B]</td>
<td>VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.672, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.678, 14.717%; route: 15.134, 83.181%; tC2Q: 0.382, 2.102%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.655, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.603</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_basesoc_sdram_bankmachine3_trascon_ready_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.308</td>
<td>2.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C91[0][B]</td>
<td>main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_8_s0/CLK</td>
</tr>
<tr>
<td>7.675</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R59C91[0][B]</td>
<td style=" font-weight:bold;">main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_8_s0/Q</td>
</tr>
<tr>
<td>11.725</td>
<td>4.050</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C57[0][B]</td>
<td>n7931_s0/I1</td>
</tr>
<tr>
<td>12.325</td>
<td>0.600</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C57[0][B]</td>
<td style=" background: #97FFFF;">n7931_s0/COUT</td>
</tr>
<tr>
<td>12.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C57[1][A]</td>
<td>n7932_s0/CIN</td>
</tr>
<tr>
<td>12.375</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C57[1][A]</td>
<td style=" background: #97FFFF;">n7932_s0/COUT</td>
</tr>
<tr>
<td>12.375</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C57[1][B]</td>
<td>n7933_s0/CIN</td>
</tr>
<tr>
<td>12.425</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C57[1][B]</td>
<td style=" background: #97FFFF;">n7933_s0/COUT</td>
</tr>
<tr>
<td>12.425</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C57[2][A]</td>
<td>n7934_s0/CIN</td>
</tr>
<tr>
<td>12.475</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C57[2][A]</td>
<td style=" background: #97FFFF;">n7934_s0/COUT</td>
</tr>
<tr>
<td>12.475</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C57[2][B]</td>
<td>n7935_s0/CIN</td>
</tr>
<tr>
<td>12.525</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C57[2][B]</td>
<td style=" background: #97FFFF;">n7935_s0/COUT</td>
</tr>
<tr>
<td>12.525</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[0][A]</td>
<td>n7936_s0/CIN</td>
</tr>
<tr>
<td>12.575</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[0][A]</td>
<td style=" background: #97FFFF;">n7936_s0/COUT</td>
</tr>
<tr>
<td>12.575</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[0][B]</td>
<td>n7937_s0/CIN</td>
</tr>
<tr>
<td>12.625</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[0][B]</td>
<td style=" background: #97FFFF;">n7937_s0/COUT</td>
</tr>
<tr>
<td>12.625</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[1][A]</td>
<td>n7938_s0/CIN</td>
</tr>
<tr>
<td>12.675</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[1][A]</td>
<td style=" background: #97FFFF;">n7938_s0/COUT</td>
</tr>
<tr>
<td>12.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[1][B]</td>
<td>n7939_s0/CIN</td>
</tr>
<tr>
<td>12.725</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[1][B]</td>
<td style=" background: #97FFFF;">n7939_s0/COUT</td>
</tr>
<tr>
<td>12.725</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[2][A]</td>
<td>n7940_s0/CIN</td>
</tr>
<tr>
<td>12.775</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[2][A]</td>
<td style=" background: #97FFFF;">n7940_s0/COUT</td>
</tr>
<tr>
<td>12.775</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[2][B]</td>
<td>n7941_s0/CIN</td>
</tr>
<tr>
<td>12.825</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[2][B]</td>
<td style=" background: #97FFFF;">n7941_s0/COUT</td>
</tr>
<tr>
<td>12.825</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C59[0][A]</td>
<td>n7942_s0/CIN</td>
</tr>
<tr>
<td>12.875</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C59[0][A]</td>
<td style=" background: #97FFFF;">n7942_s0/COUT</td>
</tr>
<tr>
<td>12.875</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C59[0][B]</td>
<td>n7943_s0/CIN</td>
</tr>
<tr>
<td>12.925</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C59[0][B]</td>
<td style=" background: #97FFFF;">n7943_s0/COUT</td>
</tr>
<tr>
<td>12.925</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C59[1][A]</td>
<td>n7944_s0/CIN</td>
</tr>
<tr>
<td>12.975</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R61C59[1][A]</td>
<td style=" background: #97FFFF;">n7944_s0/COUT</td>
</tr>
<tr>
<td>14.686</td>
<td>1.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C79[1][B]</td>
<td>main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_s8/I0</td>
</tr>
<tr>
<td>15.254</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C79[1][B]</td>
<td style=" background: #97FFFF;">main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_s8/F</td>
</tr>
<tr>
<td>16.024</td>
<td>0.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C79[1][A]</td>
<td>main_basesoc_sdram_trrdcon_valid_s14/I3</td>
</tr>
<tr>
<td>16.591</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C79[1][A]</td>
<td style=" background: #97FFFF;">main_basesoc_sdram_trrdcon_valid_s14/F</td>
</tr>
<tr>
<td>17.598</td>
<td>1.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C74[2][A]</td>
<td>main_basesoc_sdram_trrdcon_valid_s6/I0</td>
</tr>
<tr>
<td>18.165</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C74[2][A]</td>
<td style=" background: #97FFFF;">main_basesoc_sdram_trrdcon_valid_s6/F</td>
</tr>
<tr>
<td>18.168</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C74[0][B]</td>
<td>main_basesoc_sdram_trrdcon_valid_s1/I2</td>
</tr>
<tr>
<td>18.675</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R50C74[0][B]</td>
<td style=" background: #97FFFF;">main_basesoc_sdram_trrdcon_valid_s1/F</td>
</tr>
<tr>
<td>21.601</td>
<td>2.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C84[0][B]</td>
<td>n31049_s2/I0</td>
</tr>
<tr>
<td>22.180</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C84[0][B]</td>
<td style=" background: #97FFFF;">n31049_s2/F</td>
</tr>
<tr>
<td>23.746</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C90[1][B]</td>
<td>n31049_s0/I1</td>
</tr>
<tr>
<td>24.314</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R60C90[1][B]</td>
<td style=" background: #97FFFF;">n31049_s0/F</td>
</tr>
<tr>
<td>25.289</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C90[0][A]</td>
<td style=" font-weight:bold;">main_basesoc_sdram_bankmachine3_trascon_ready_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.264</td>
<td>2.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C90[0][A]</td>
<td>main_basesoc_sdram_bankmachine3_trascon_ready_s0/CLK</td>
</tr>
<tr>
<td>26.892</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C90[0][A]</td>
<td>main_basesoc_sdram_bankmachine3_trascon_ready_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.043</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.751, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.606, 25.617%; route: 13.008, 72.339%; tC2Q: 0.368, 2.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.708, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.642</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_basesoc_sdram_bankmachine3_trascon_count_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.308</td>
<td>2.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C91[0][B]</td>
<td>main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_8_s0/CLK</td>
</tr>
<tr>
<td>7.675</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R59C91[0][B]</td>
<td style=" font-weight:bold;">main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_8_s0/Q</td>
</tr>
<tr>
<td>11.725</td>
<td>4.050</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C57[0][B]</td>
<td>n7931_s0/I1</td>
</tr>
<tr>
<td>12.325</td>
<td>0.600</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C57[0][B]</td>
<td style=" background: #97FFFF;">n7931_s0/COUT</td>
</tr>
<tr>
<td>12.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C57[1][A]</td>
<td>n7932_s0/CIN</td>
</tr>
<tr>
<td>12.375</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C57[1][A]</td>
<td style=" background: #97FFFF;">n7932_s0/COUT</td>
</tr>
<tr>
<td>12.375</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C57[1][B]</td>
<td>n7933_s0/CIN</td>
</tr>
<tr>
<td>12.425</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C57[1][B]</td>
<td style=" background: #97FFFF;">n7933_s0/COUT</td>
</tr>
<tr>
<td>12.425</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C57[2][A]</td>
<td>n7934_s0/CIN</td>
</tr>
<tr>
<td>12.475</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C57[2][A]</td>
<td style=" background: #97FFFF;">n7934_s0/COUT</td>
</tr>
<tr>
<td>12.475</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C57[2][B]</td>
<td>n7935_s0/CIN</td>
</tr>
<tr>
<td>12.525</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C57[2][B]</td>
<td style=" background: #97FFFF;">n7935_s0/COUT</td>
</tr>
<tr>
<td>12.525</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[0][A]</td>
<td>n7936_s0/CIN</td>
</tr>
<tr>
<td>12.575</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[0][A]</td>
<td style=" background: #97FFFF;">n7936_s0/COUT</td>
</tr>
<tr>
<td>12.575</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[0][B]</td>
<td>n7937_s0/CIN</td>
</tr>
<tr>
<td>12.625</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[0][B]</td>
<td style=" background: #97FFFF;">n7937_s0/COUT</td>
</tr>
<tr>
<td>12.625</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[1][A]</td>
<td>n7938_s0/CIN</td>
</tr>
<tr>
<td>12.675</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[1][A]</td>
<td style=" background: #97FFFF;">n7938_s0/COUT</td>
</tr>
<tr>
<td>12.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[1][B]</td>
<td>n7939_s0/CIN</td>
</tr>
<tr>
<td>12.725</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[1][B]</td>
<td style=" background: #97FFFF;">n7939_s0/COUT</td>
</tr>
<tr>
<td>12.725</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[2][A]</td>
<td>n7940_s0/CIN</td>
</tr>
<tr>
<td>12.775</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[2][A]</td>
<td style=" background: #97FFFF;">n7940_s0/COUT</td>
</tr>
<tr>
<td>12.775</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[2][B]</td>
<td>n7941_s0/CIN</td>
</tr>
<tr>
<td>12.825</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[2][B]</td>
<td style=" background: #97FFFF;">n7941_s0/COUT</td>
</tr>
<tr>
<td>12.825</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C59[0][A]</td>
<td>n7942_s0/CIN</td>
</tr>
<tr>
<td>12.875</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C59[0][A]</td>
<td style=" background: #97FFFF;">n7942_s0/COUT</td>
</tr>
<tr>
<td>12.875</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C59[0][B]</td>
<td>n7943_s0/CIN</td>
</tr>
<tr>
<td>12.925</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C59[0][B]</td>
<td style=" background: #97FFFF;">n7943_s0/COUT</td>
</tr>
<tr>
<td>12.925</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C59[1][A]</td>
<td>n7944_s0/CIN</td>
</tr>
<tr>
<td>12.975</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R61C59[1][A]</td>
<td style=" background: #97FFFF;">n7944_s0/COUT</td>
</tr>
<tr>
<td>14.686</td>
<td>1.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C79[1][B]</td>
<td>main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_s8/I0</td>
</tr>
<tr>
<td>15.254</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C79[1][B]</td>
<td style=" background: #97FFFF;">main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_s8/F</td>
</tr>
<tr>
<td>16.024</td>
<td>0.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C79[1][A]</td>
<td>main_basesoc_sdram_trrdcon_valid_s14/I3</td>
</tr>
<tr>
<td>16.591</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C79[1][A]</td>
<td style=" background: #97FFFF;">main_basesoc_sdram_trrdcon_valid_s14/F</td>
</tr>
<tr>
<td>17.598</td>
<td>1.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C74[2][A]</td>
<td>main_basesoc_sdram_trrdcon_valid_s6/I0</td>
</tr>
<tr>
<td>18.165</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C74[2][A]</td>
<td style=" background: #97FFFF;">main_basesoc_sdram_trrdcon_valid_s6/F</td>
</tr>
<tr>
<td>18.168</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C74[0][B]</td>
<td>main_basesoc_sdram_trrdcon_valid_s1/I2</td>
</tr>
<tr>
<td>18.675</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R50C74[0][B]</td>
<td style=" background: #97FFFF;">main_basesoc_sdram_trrdcon_valid_s1/F</td>
</tr>
<tr>
<td>21.601</td>
<td>2.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C84[0][B]</td>
<td>n31049_s2/I0</td>
</tr>
<tr>
<td>22.180</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C84[0][B]</td>
<td style=" background: #97FFFF;">n31049_s2/F</td>
</tr>
<tr>
<td>24.689</td>
<td>2.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C90[1][A]</td>
<td>n18164_s4/I1</td>
</tr>
<tr>
<td>25.268</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C90[1][A]</td>
<td style=" background: #97FFFF;">n18164_s4/F</td>
</tr>
<tr>
<td>25.270</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C90[1][B]</td>
<td>n18164_s5/I2</td>
</tr>
<tr>
<td>25.559</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C90[1][B]</td>
<td style=" background: #97FFFF;">n18164_s5/F</td>
</tr>
<tr>
<td>25.559</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C90[1][B]</td>
<td style=" font-weight:bold;">main_basesoc_sdram_bankmachine3_trascon_count_1_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.264</td>
<td>2.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C90[1][B]</td>
<td>main_basesoc_sdram_bankmachine3_trascon_count_1_s4/CLK</td>
</tr>
<tr>
<td>27.201</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C90[1][B]</td>
<td>main_basesoc_sdram_bankmachine3_trascon_count_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.043</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.751, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.906, 26.882%; route: 12.977, 71.105%; tC2Q: 0.368, 2.014%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.708, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.699</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.900</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/memory_to_writeBack_MEMORY_ENABLE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.228</td>
<td>2.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C102[1][A]</td>
<td>VexRiscv/memory_to_writeBack_MEMORY_ENABLE_s0/CLK</td>
</tr>
<tr>
<td>7.611</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R60C102[1][A]</td>
<td style=" font-weight:bold;">VexRiscv/memory_to_writeBack_MEMORY_ENABLE_s0/Q</td>
</tr>
<tr>
<td>9.216</td>
<td>1.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C107[1][A]</td>
<td>VexRiscv/memory_to_writeBack_INSTRUCTION_29_s4/I1</td>
</tr>
<tr>
<td>9.723</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C107[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/memory_to_writeBack_INSTRUCTION_29_s4/F</td>
</tr>
<tr>
<td>10.686</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C105[3][A]</td>
<td>VexRiscv/memory_to_writeBack_INSTRUCTION_29_s2/I3</td>
</tr>
<tr>
<td>11.142</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>154</td>
<td>R57C105[3][A]</td>
<td style=" background: #97FFFF;">VexRiscv/memory_to_writeBack_INSTRUCTION_29_s2/F</td>
</tr>
<tr>
<td>12.384</td>
<td>1.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C116[1][B]</td>
<td>VexRiscv/n19216_s2/I3</td>
</tr>
<tr>
<td>12.963</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>293</td>
<td>R63C116[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/n19216_s2/F</td>
</tr>
<tr>
<td>14.201</td>
<td>1.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C106[2][B]</td>
<td>VexRiscv/decode_to_execute_PC_31_s2/I1</td>
</tr>
<tr>
<td>14.768</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>R58C106[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_to_execute_PC_31_s2/F</td>
</tr>
<tr>
<td>15.892</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C107[2][B]</td>
<td>VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s3/I3</td>
</tr>
<tr>
<td>16.459</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R48C107[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>17.898</td>
<td>1.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C105[1][A]</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_inc_s4/I0</td>
</tr>
<tr>
<td>18.477</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C105[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/IBusCachedPlugin_fetchPc_inc_s4/F</td>
</tr>
<tr>
<td>18.899</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C102[3][B]</td>
<td>VexRiscv/when_Fetcher_l160_s0/I1</td>
</tr>
<tr>
<td>19.473</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R59C102[3][B]</td>
<td style=" background: #97FFFF;">VexRiscv/when_Fetcher_l160_s0/F</td>
</tr>
<tr>
<td>25.201</td>
<td>5.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C128[1][A]</td>
<td style=" font-weight:bold;">VexRiscv/IBusCachedPlugin_fetchPc_pcReg_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.211</td>
<td>2.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C128[1][A]</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_14_s0/CLK</td>
</tr>
<tr>
<td>26.900</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C128[1][A]</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.672, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.830, 21.310%; route: 13.760, 76.561%; tC2Q: 0.382, 2.128%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.655, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.128</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.900</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/memory_to_writeBack_MEMORY_ENABLE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.228</td>
<td>2.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C102[1][A]</td>
<td>VexRiscv/memory_to_writeBack_MEMORY_ENABLE_s0/CLK</td>
</tr>
<tr>
<td>7.611</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R60C102[1][A]</td>
<td style=" font-weight:bold;">VexRiscv/memory_to_writeBack_MEMORY_ENABLE_s0/Q</td>
</tr>
<tr>
<td>9.216</td>
<td>1.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C107[1][A]</td>
<td>VexRiscv/memory_to_writeBack_INSTRUCTION_29_s4/I1</td>
</tr>
<tr>
<td>9.723</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C107[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/memory_to_writeBack_INSTRUCTION_29_s4/F</td>
</tr>
<tr>
<td>10.686</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C105[3][A]</td>
<td>VexRiscv/memory_to_writeBack_INSTRUCTION_29_s2/I3</td>
</tr>
<tr>
<td>11.142</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>154</td>
<td>R57C105[3][A]</td>
<td style=" background: #97FFFF;">VexRiscv/memory_to_writeBack_INSTRUCTION_29_s2/F</td>
</tr>
<tr>
<td>12.384</td>
<td>1.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C116[1][B]</td>
<td>VexRiscv/n19216_s2/I3</td>
</tr>
<tr>
<td>12.963</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>293</td>
<td>R63C116[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/n19216_s2/F</td>
</tr>
<tr>
<td>14.201</td>
<td>1.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C106[2][B]</td>
<td>VexRiscv/decode_to_execute_PC_31_s2/I1</td>
</tr>
<tr>
<td>14.768</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>R58C106[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_to_execute_PC_31_s2/F</td>
</tr>
<tr>
<td>15.892</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C107[2][B]</td>
<td>VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s3/I3</td>
</tr>
<tr>
<td>16.459</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R48C107[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>17.898</td>
<td>1.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C105[1][A]</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_inc_s4/I0</td>
</tr>
<tr>
<td>18.477</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C105[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/IBusCachedPlugin_fetchPc_inc_s4/F</td>
</tr>
<tr>
<td>18.899</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C102[3][B]</td>
<td>VexRiscv/when_Fetcher_l160_s0/I1</td>
</tr>
<tr>
<td>19.473</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R59C102[3][B]</td>
<td style=" background: #97FFFF;">VexRiscv/when_Fetcher_l160_s0/F</td>
</tr>
<tr>
<td>25.128</td>
<td>5.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C132[0][A]</td>
<td style=" font-weight:bold;">VexRiscv/IBusCachedPlugin_fetchPc_pcReg_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.211</td>
<td>2.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C132[0][A]</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_15_s0/CLK</td>
</tr>
<tr>
<td>26.900</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C132[0][A]</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.672, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.830, 21.397%; route: 13.688, 76.466%; tC2Q: 0.382, 2.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.655, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.128</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.900</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/memory_to_writeBack_MEMORY_ENABLE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.228</td>
<td>2.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C102[1][A]</td>
<td>VexRiscv/memory_to_writeBack_MEMORY_ENABLE_s0/CLK</td>
</tr>
<tr>
<td>7.611</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R60C102[1][A]</td>
<td style=" font-weight:bold;">VexRiscv/memory_to_writeBack_MEMORY_ENABLE_s0/Q</td>
</tr>
<tr>
<td>9.216</td>
<td>1.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C107[1][A]</td>
<td>VexRiscv/memory_to_writeBack_INSTRUCTION_29_s4/I1</td>
</tr>
<tr>
<td>9.723</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C107[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/memory_to_writeBack_INSTRUCTION_29_s4/F</td>
</tr>
<tr>
<td>10.686</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C105[3][A]</td>
<td>VexRiscv/memory_to_writeBack_INSTRUCTION_29_s2/I3</td>
</tr>
<tr>
<td>11.142</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>154</td>
<td>R57C105[3][A]</td>
<td style=" background: #97FFFF;">VexRiscv/memory_to_writeBack_INSTRUCTION_29_s2/F</td>
</tr>
<tr>
<td>12.384</td>
<td>1.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C116[1][B]</td>
<td>VexRiscv/n19216_s2/I3</td>
</tr>
<tr>
<td>12.963</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>293</td>
<td>R63C116[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/n19216_s2/F</td>
</tr>
<tr>
<td>14.201</td>
<td>1.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C106[2][B]</td>
<td>VexRiscv/decode_to_execute_PC_31_s2/I1</td>
</tr>
<tr>
<td>14.768</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>R58C106[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_to_execute_PC_31_s2/F</td>
</tr>
<tr>
<td>15.892</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C107[2][B]</td>
<td>VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s3/I3</td>
</tr>
<tr>
<td>16.459</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R48C107[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>17.898</td>
<td>1.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C105[1][A]</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_inc_s4/I0</td>
</tr>
<tr>
<td>18.477</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C105[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/IBusCachedPlugin_fetchPc_inc_s4/F</td>
</tr>
<tr>
<td>18.899</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C102[3][B]</td>
<td>VexRiscv/when_Fetcher_l160_s0/I1</td>
</tr>
<tr>
<td>19.473</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R59C102[3][B]</td>
<td style=" background: #97FFFF;">VexRiscv/when_Fetcher_l160_s0/F</td>
</tr>
<tr>
<td>25.128</td>
<td>5.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C132[2][A]</td>
<td style=" font-weight:bold;">VexRiscv/IBusCachedPlugin_fetchPc_pcReg_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.211</td>
<td>2.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C132[2][A]</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_16_s0/CLK</td>
</tr>
<tr>
<td>26.900</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C132[2][A]</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.672, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.830, 21.397%; route: 13.688, 76.466%; tC2Q: 0.382, 2.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.655, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/memory_to_writeBack_MEMORY_ENABLE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.228</td>
<td>2.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C102[1][A]</td>
<td>VexRiscv/memory_to_writeBack_MEMORY_ENABLE_s0/CLK</td>
</tr>
<tr>
<td>7.611</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R60C102[1][A]</td>
<td style=" font-weight:bold;">VexRiscv/memory_to_writeBack_MEMORY_ENABLE_s0/Q</td>
</tr>
<tr>
<td>9.216</td>
<td>1.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C107[1][A]</td>
<td>VexRiscv/memory_to_writeBack_INSTRUCTION_29_s4/I1</td>
</tr>
<tr>
<td>9.723</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C107[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/memory_to_writeBack_INSTRUCTION_29_s4/F</td>
</tr>
<tr>
<td>10.686</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C105[3][A]</td>
<td>VexRiscv/memory_to_writeBack_INSTRUCTION_29_s2/I3</td>
</tr>
<tr>
<td>11.142</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>154</td>
<td>R57C105[3][A]</td>
<td style=" background: #97FFFF;">VexRiscv/memory_to_writeBack_INSTRUCTION_29_s2/F</td>
</tr>
<tr>
<td>12.384</td>
<td>1.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C116[1][B]</td>
<td>VexRiscv/n19216_s2/I3</td>
</tr>
<tr>
<td>12.963</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>293</td>
<td>R63C116[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/n19216_s2/F</td>
</tr>
<tr>
<td>14.201</td>
<td>1.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C106[2][B]</td>
<td>VexRiscv/decode_to_execute_PC_31_s2/I1</td>
</tr>
<tr>
<td>14.768</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>R58C106[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_to_execute_PC_31_s2/F</td>
</tr>
<tr>
<td>15.892</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C107[2][B]</td>
<td>VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s3/I3</td>
</tr>
<tr>
<td>16.459</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R48C107[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>17.898</td>
<td>1.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C105[1][A]</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_inc_s4/I0</td>
</tr>
<tr>
<td>18.477</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C105[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/IBusCachedPlugin_fetchPc_inc_s4/F</td>
</tr>
<tr>
<td>18.899</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C102[3][B]</td>
<td>VexRiscv/when_Fetcher_l160_s0/I1</td>
</tr>
<tr>
<td>19.473</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R59C102[3][B]</td>
<td style=" background: #97FFFF;">VexRiscv/when_Fetcher_l160_s0/F</td>
</tr>
<tr>
<td>25.098</td>
<td>5.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C131[0][A]</td>
<td style=" font-weight:bold;">VexRiscv/IBusCachedPlugin_fetchPc_pcReg_21_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.188</td>
<td>2.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C131[0][A]</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_21_s0/CLK</td>
</tr>
<tr>
<td>26.876</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C131[0][A]</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.672, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.830, 21.433%; route: 13.658, 76.427%; tC2Q: 0.382, 2.140%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.994</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.876</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_basesoc_sdram_bankmachine7_trccon_count_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.308</td>
<td>2.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C91[0][B]</td>
<td>main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_8_s0/CLK</td>
</tr>
<tr>
<td>7.675</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R59C91[0][B]</td>
<td style=" font-weight:bold;">main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_8_s0/Q</td>
</tr>
<tr>
<td>11.725</td>
<td>4.050</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C57[0][B]</td>
<td>n7931_s0/I1</td>
</tr>
<tr>
<td>12.325</td>
<td>0.600</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C57[0][B]</td>
<td style=" background: #97FFFF;">n7931_s0/COUT</td>
</tr>
<tr>
<td>12.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C57[1][A]</td>
<td>n7932_s0/CIN</td>
</tr>
<tr>
<td>12.375</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C57[1][A]</td>
<td style=" background: #97FFFF;">n7932_s0/COUT</td>
</tr>
<tr>
<td>12.375</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C57[1][B]</td>
<td>n7933_s0/CIN</td>
</tr>
<tr>
<td>12.425</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C57[1][B]</td>
<td style=" background: #97FFFF;">n7933_s0/COUT</td>
</tr>
<tr>
<td>12.425</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C57[2][A]</td>
<td>n7934_s0/CIN</td>
</tr>
<tr>
<td>12.475</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C57[2][A]</td>
<td style=" background: #97FFFF;">n7934_s0/COUT</td>
</tr>
<tr>
<td>12.475</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C57[2][B]</td>
<td>n7935_s0/CIN</td>
</tr>
<tr>
<td>12.525</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C57[2][B]</td>
<td style=" background: #97FFFF;">n7935_s0/COUT</td>
</tr>
<tr>
<td>12.525</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[0][A]</td>
<td>n7936_s0/CIN</td>
</tr>
<tr>
<td>12.575</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[0][A]</td>
<td style=" background: #97FFFF;">n7936_s0/COUT</td>
</tr>
<tr>
<td>12.575</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[0][B]</td>
<td>n7937_s0/CIN</td>
</tr>
<tr>
<td>12.625</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[0][B]</td>
<td style=" background: #97FFFF;">n7937_s0/COUT</td>
</tr>
<tr>
<td>12.625</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[1][A]</td>
<td>n7938_s0/CIN</td>
</tr>
<tr>
<td>12.675</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[1][A]</td>
<td style=" background: #97FFFF;">n7938_s0/COUT</td>
</tr>
<tr>
<td>12.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[1][B]</td>
<td>n7939_s0/CIN</td>
</tr>
<tr>
<td>12.725</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[1][B]</td>
<td style=" background: #97FFFF;">n7939_s0/COUT</td>
</tr>
<tr>
<td>12.725</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[2][A]</td>
<td>n7940_s0/CIN</td>
</tr>
<tr>
<td>12.775</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[2][A]</td>
<td style=" background: #97FFFF;">n7940_s0/COUT</td>
</tr>
<tr>
<td>12.775</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[2][B]</td>
<td>n7941_s0/CIN</td>
</tr>
<tr>
<td>12.825</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[2][B]</td>
<td style=" background: #97FFFF;">n7941_s0/COUT</td>
</tr>
<tr>
<td>12.825</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C59[0][A]</td>
<td>n7942_s0/CIN</td>
</tr>
<tr>
<td>12.875</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C59[0][A]</td>
<td style=" background: #97FFFF;">n7942_s0/COUT</td>
</tr>
<tr>
<td>12.875</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C59[0][B]</td>
<td>n7943_s0/CIN</td>
</tr>
<tr>
<td>12.925</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C59[0][B]</td>
<td style=" background: #97FFFF;">n7943_s0/COUT</td>
</tr>
<tr>
<td>12.925</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C59[1][A]</td>
<td>n7944_s0/CIN</td>
</tr>
<tr>
<td>12.975</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R61C59[1][A]</td>
<td style=" background: #97FFFF;">n7944_s0/COUT</td>
</tr>
<tr>
<td>14.686</td>
<td>1.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C79[1][B]</td>
<td>main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_s8/I0</td>
</tr>
<tr>
<td>15.254</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C79[1][B]</td>
<td style=" background: #97FFFF;">main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_s8/F</td>
</tr>
<tr>
<td>16.024</td>
<td>0.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C79[1][A]</td>
<td>main_basesoc_sdram_trrdcon_valid_s14/I3</td>
</tr>
<tr>
<td>16.591</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C79[1][A]</td>
<td style=" background: #97FFFF;">main_basesoc_sdram_trrdcon_valid_s14/F</td>
</tr>
<tr>
<td>17.598</td>
<td>1.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C74[2][A]</td>
<td>main_basesoc_sdram_trrdcon_valid_s6/I0</td>
</tr>
<tr>
<td>18.165</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C74[2][A]</td>
<td style=" background: #97FFFF;">main_basesoc_sdram_trrdcon_valid_s6/F</td>
</tr>
<tr>
<td>18.168</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C74[0][B]</td>
<td>main_basesoc_sdram_trrdcon_valid_s1/I2</td>
</tr>
<tr>
<td>18.675</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R50C74[0][B]</td>
<td style=" background: #97FFFF;">main_basesoc_sdram_trrdcon_valid_s1/F</td>
</tr>
<tr>
<td>20.081</td>
<td>1.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C81[1][A]</td>
<td>main_basesoc_sdram_choose_cmd_ce_s1/I0</td>
</tr>
<tr>
<td>20.660</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R47C81[1][A]</td>
<td style=" background: #97FFFF;">main_basesoc_sdram_choose_cmd_ce_s1/F</td>
</tr>
<tr>
<td>23.499</td>
<td>2.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C71[3][A]</td>
<td>n31077_s0/I0</td>
</tr>
<tr>
<td>24.073</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R54C71[3][A]</td>
<td style=" background: #97FFFF;">n31077_s0/F</td>
</tr>
<tr>
<td>24.876</td>
<td>0.804</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C71[1][A]</td>
<td style=" font-weight:bold;">main_basesoc_sdram_bankmachine7_trccon_count_0_s3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.243</td>
<td>2.687</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C71[1][A]</td>
<td>main_basesoc_sdram_bankmachine7_trccon_count_0_s3/CLK</td>
</tr>
<tr>
<td>26.871</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C71[1][A]</td>
<td>main_basesoc_sdram_bankmachine7_trccon_count_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.064</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.751, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.612, 26.254%; route: 12.589, 71.654%; tC2Q: 0.368, 2.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.687, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.994</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.876</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_basesoc_sdram_bankmachine7_trccon_ready_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.308</td>
<td>2.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C91[0][B]</td>
<td>main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_8_s0/CLK</td>
</tr>
<tr>
<td>7.675</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R59C91[0][B]</td>
<td style=" font-weight:bold;">main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_8_s0/Q</td>
</tr>
<tr>
<td>11.725</td>
<td>4.050</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C57[0][B]</td>
<td>n7931_s0/I1</td>
</tr>
<tr>
<td>12.325</td>
<td>0.600</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C57[0][B]</td>
<td style=" background: #97FFFF;">n7931_s0/COUT</td>
</tr>
<tr>
<td>12.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C57[1][A]</td>
<td>n7932_s0/CIN</td>
</tr>
<tr>
<td>12.375</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C57[1][A]</td>
<td style=" background: #97FFFF;">n7932_s0/COUT</td>
</tr>
<tr>
<td>12.375</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C57[1][B]</td>
<td>n7933_s0/CIN</td>
</tr>
<tr>
<td>12.425</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C57[1][B]</td>
<td style=" background: #97FFFF;">n7933_s0/COUT</td>
</tr>
<tr>
<td>12.425</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C57[2][A]</td>
<td>n7934_s0/CIN</td>
</tr>
<tr>
<td>12.475</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C57[2][A]</td>
<td style=" background: #97FFFF;">n7934_s0/COUT</td>
</tr>
<tr>
<td>12.475</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C57[2][B]</td>
<td>n7935_s0/CIN</td>
</tr>
<tr>
<td>12.525</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C57[2][B]</td>
<td style=" background: #97FFFF;">n7935_s0/COUT</td>
</tr>
<tr>
<td>12.525</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[0][A]</td>
<td>n7936_s0/CIN</td>
</tr>
<tr>
<td>12.575</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[0][A]</td>
<td style=" background: #97FFFF;">n7936_s0/COUT</td>
</tr>
<tr>
<td>12.575</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[0][B]</td>
<td>n7937_s0/CIN</td>
</tr>
<tr>
<td>12.625</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[0][B]</td>
<td style=" background: #97FFFF;">n7937_s0/COUT</td>
</tr>
<tr>
<td>12.625</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[1][A]</td>
<td>n7938_s0/CIN</td>
</tr>
<tr>
<td>12.675</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[1][A]</td>
<td style=" background: #97FFFF;">n7938_s0/COUT</td>
</tr>
<tr>
<td>12.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[1][B]</td>
<td>n7939_s0/CIN</td>
</tr>
<tr>
<td>12.725</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[1][B]</td>
<td style=" background: #97FFFF;">n7939_s0/COUT</td>
</tr>
<tr>
<td>12.725</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[2][A]</td>
<td>n7940_s0/CIN</td>
</tr>
<tr>
<td>12.775</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[2][A]</td>
<td style=" background: #97FFFF;">n7940_s0/COUT</td>
</tr>
<tr>
<td>12.775</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[2][B]</td>
<td>n7941_s0/CIN</td>
</tr>
<tr>
<td>12.825</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[2][B]</td>
<td style=" background: #97FFFF;">n7941_s0/COUT</td>
</tr>
<tr>
<td>12.825</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C59[0][A]</td>
<td>n7942_s0/CIN</td>
</tr>
<tr>
<td>12.875</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C59[0][A]</td>
<td style=" background: #97FFFF;">n7942_s0/COUT</td>
</tr>
<tr>
<td>12.875</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C59[0][B]</td>
<td>n7943_s0/CIN</td>
</tr>
<tr>
<td>12.925</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C59[0][B]</td>
<td style=" background: #97FFFF;">n7943_s0/COUT</td>
</tr>
<tr>
<td>12.925</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C59[1][A]</td>
<td>n7944_s0/CIN</td>
</tr>
<tr>
<td>12.975</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R61C59[1][A]</td>
<td style=" background: #97FFFF;">n7944_s0/COUT</td>
</tr>
<tr>
<td>14.686</td>
<td>1.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C79[1][B]</td>
<td>main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_s8/I0</td>
</tr>
<tr>
<td>15.254</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C79[1][B]</td>
<td style=" background: #97FFFF;">main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_s8/F</td>
</tr>
<tr>
<td>16.024</td>
<td>0.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C79[1][A]</td>
<td>main_basesoc_sdram_trrdcon_valid_s14/I3</td>
</tr>
<tr>
<td>16.591</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C79[1][A]</td>
<td style=" background: #97FFFF;">main_basesoc_sdram_trrdcon_valid_s14/F</td>
</tr>
<tr>
<td>17.598</td>
<td>1.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C74[2][A]</td>
<td>main_basesoc_sdram_trrdcon_valid_s6/I0</td>
</tr>
<tr>
<td>18.165</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C74[2][A]</td>
<td style=" background: #97FFFF;">main_basesoc_sdram_trrdcon_valid_s6/F</td>
</tr>
<tr>
<td>18.168</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C74[0][B]</td>
<td>main_basesoc_sdram_trrdcon_valid_s1/I2</td>
</tr>
<tr>
<td>18.675</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R50C74[0][B]</td>
<td style=" background: #97FFFF;">main_basesoc_sdram_trrdcon_valid_s1/F</td>
</tr>
<tr>
<td>20.081</td>
<td>1.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C81[1][A]</td>
<td>main_basesoc_sdram_choose_cmd_ce_s1/I0</td>
</tr>
<tr>
<td>20.660</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R47C81[1][A]</td>
<td style=" background: #97FFFF;">main_basesoc_sdram_choose_cmd_ce_s1/F</td>
</tr>
<tr>
<td>23.499</td>
<td>2.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C71[3][A]</td>
<td>n31077_s0/I0</td>
</tr>
<tr>
<td>24.073</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R54C71[3][A]</td>
<td style=" background: #97FFFF;">n31077_s0/F</td>
</tr>
<tr>
<td>24.876</td>
<td>0.804</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C71[2][A]</td>
<td style=" font-weight:bold;">main_basesoc_sdram_bankmachine7_trccon_ready_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.243</td>
<td>2.687</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C71[2][A]</td>
<td>main_basesoc_sdram_bankmachine7_trccon_ready_s0/CLK</td>
</tr>
<tr>
<td>26.871</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C71[2][A]</td>
<td>main_basesoc_sdram_bankmachine7_trccon_ready_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.064</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.751, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.612, 26.254%; route: 12.589, 71.654%; tC2Q: 0.368, 2.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.687, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.904</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_basesoc_sdram_bankmachine3_trccon_count_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.308</td>
<td>2.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C91[0][B]</td>
<td>main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_8_s0/CLK</td>
</tr>
<tr>
<td>7.675</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R59C91[0][B]</td>
<td style=" font-weight:bold;">main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_8_s0/Q</td>
</tr>
<tr>
<td>11.725</td>
<td>4.050</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C57[0][B]</td>
<td>n7931_s0/I1</td>
</tr>
<tr>
<td>12.325</td>
<td>0.600</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C57[0][B]</td>
<td style=" background: #97FFFF;">n7931_s0/COUT</td>
</tr>
<tr>
<td>12.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C57[1][A]</td>
<td>n7932_s0/CIN</td>
</tr>
<tr>
<td>12.375</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C57[1][A]</td>
<td style=" background: #97FFFF;">n7932_s0/COUT</td>
</tr>
<tr>
<td>12.375</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C57[1][B]</td>
<td>n7933_s0/CIN</td>
</tr>
<tr>
<td>12.425</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C57[1][B]</td>
<td style=" background: #97FFFF;">n7933_s0/COUT</td>
</tr>
<tr>
<td>12.425</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C57[2][A]</td>
<td>n7934_s0/CIN</td>
</tr>
<tr>
<td>12.475</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C57[2][A]</td>
<td style=" background: #97FFFF;">n7934_s0/COUT</td>
</tr>
<tr>
<td>12.475</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C57[2][B]</td>
<td>n7935_s0/CIN</td>
</tr>
<tr>
<td>12.525</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C57[2][B]</td>
<td style=" background: #97FFFF;">n7935_s0/COUT</td>
</tr>
<tr>
<td>12.525</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[0][A]</td>
<td>n7936_s0/CIN</td>
</tr>
<tr>
<td>12.575</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[0][A]</td>
<td style=" background: #97FFFF;">n7936_s0/COUT</td>
</tr>
<tr>
<td>12.575</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[0][B]</td>
<td>n7937_s0/CIN</td>
</tr>
<tr>
<td>12.625</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[0][B]</td>
<td style=" background: #97FFFF;">n7937_s0/COUT</td>
</tr>
<tr>
<td>12.625</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[1][A]</td>
<td>n7938_s0/CIN</td>
</tr>
<tr>
<td>12.675</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[1][A]</td>
<td style=" background: #97FFFF;">n7938_s0/COUT</td>
</tr>
<tr>
<td>12.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[1][B]</td>
<td>n7939_s0/CIN</td>
</tr>
<tr>
<td>12.725</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[1][B]</td>
<td style=" background: #97FFFF;">n7939_s0/COUT</td>
</tr>
<tr>
<td>12.725</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[2][A]</td>
<td>n7940_s0/CIN</td>
</tr>
<tr>
<td>12.775</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[2][A]</td>
<td style=" background: #97FFFF;">n7940_s0/COUT</td>
</tr>
<tr>
<td>12.775</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[2][B]</td>
<td>n7941_s0/CIN</td>
</tr>
<tr>
<td>12.825</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[2][B]</td>
<td style=" background: #97FFFF;">n7941_s0/COUT</td>
</tr>
<tr>
<td>12.825</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C59[0][A]</td>
<td>n7942_s0/CIN</td>
</tr>
<tr>
<td>12.875</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C59[0][A]</td>
<td style=" background: #97FFFF;">n7942_s0/COUT</td>
</tr>
<tr>
<td>12.875</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C59[0][B]</td>
<td>n7943_s0/CIN</td>
</tr>
<tr>
<td>12.925</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C59[0][B]</td>
<td style=" background: #97FFFF;">n7943_s0/COUT</td>
</tr>
<tr>
<td>12.925</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C59[1][A]</td>
<td>n7944_s0/CIN</td>
</tr>
<tr>
<td>12.975</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R61C59[1][A]</td>
<td style=" background: #97FFFF;">n7944_s0/COUT</td>
</tr>
<tr>
<td>14.686</td>
<td>1.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C79[1][B]</td>
<td>main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_s8/I0</td>
</tr>
<tr>
<td>15.254</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C79[1][B]</td>
<td style=" background: #97FFFF;">main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_s8/F</td>
</tr>
<tr>
<td>16.024</td>
<td>0.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C79[1][A]</td>
<td>main_basesoc_sdram_trrdcon_valid_s14/I3</td>
</tr>
<tr>
<td>16.591</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C79[1][A]</td>
<td style=" background: #97FFFF;">main_basesoc_sdram_trrdcon_valid_s14/F</td>
</tr>
<tr>
<td>17.598</td>
<td>1.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C74[2][A]</td>
<td>main_basesoc_sdram_trrdcon_valid_s6/I0</td>
</tr>
<tr>
<td>18.165</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C74[2][A]</td>
<td style=" background: #97FFFF;">main_basesoc_sdram_trrdcon_valid_s6/F</td>
</tr>
<tr>
<td>18.168</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C74[0][B]</td>
<td>main_basesoc_sdram_trrdcon_valid_s1/I2</td>
</tr>
<tr>
<td>18.675</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R50C74[0][B]</td>
<td style=" background: #97FFFF;">main_basesoc_sdram_trrdcon_valid_s1/F</td>
</tr>
<tr>
<td>21.601</td>
<td>2.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C84[0][B]</td>
<td>n31049_s2/I0</td>
</tr>
<tr>
<td>22.180</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C84[0][B]</td>
<td style=" background: #97FFFF;">n31049_s2/F</td>
</tr>
<tr>
<td>23.746</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C90[1][B]</td>
<td>n31049_s0/I1</td>
</tr>
<tr>
<td>24.314</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R60C90[1][B]</td>
<td style=" background: #97FFFF;">n31049_s0/F</td>
</tr>
<tr>
<td>24.851</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C88[1][A]</td>
<td style=" font-weight:bold;">main_basesoc_sdram_bankmachine3_trccon_count_0_s3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.277</td>
<td>2.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C88[1][A]</td>
<td>main_basesoc_sdram_bankmachine3_trccon_count_0_s3/CLK</td>
</tr>
<tr>
<td>26.904</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C88[1][A]</td>
<td>main_basesoc_sdram_bankmachine3_trccon_count_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.751, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.606, 26.256%; route: 12.570, 71.649%; tC2Q: 0.368, 2.095%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.721, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_basesoc_sdram_bankmachine3_trccon_ready_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.308</td>
<td>2.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C91[0][B]</td>
<td>main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_8_s0/CLK</td>
</tr>
<tr>
<td>7.675</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R59C91[0][B]</td>
<td style=" font-weight:bold;">main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_8_s0/Q</td>
</tr>
<tr>
<td>11.725</td>
<td>4.050</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C57[0][B]</td>
<td>n7931_s0/I1</td>
</tr>
<tr>
<td>12.325</td>
<td>0.600</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C57[0][B]</td>
<td style=" background: #97FFFF;">n7931_s0/COUT</td>
</tr>
<tr>
<td>12.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C57[1][A]</td>
<td>n7932_s0/CIN</td>
</tr>
<tr>
<td>12.375</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C57[1][A]</td>
<td style=" background: #97FFFF;">n7932_s0/COUT</td>
</tr>
<tr>
<td>12.375</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C57[1][B]</td>
<td>n7933_s0/CIN</td>
</tr>
<tr>
<td>12.425</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C57[1][B]</td>
<td style=" background: #97FFFF;">n7933_s0/COUT</td>
</tr>
<tr>
<td>12.425</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C57[2][A]</td>
<td>n7934_s0/CIN</td>
</tr>
<tr>
<td>12.475</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C57[2][A]</td>
<td style=" background: #97FFFF;">n7934_s0/COUT</td>
</tr>
<tr>
<td>12.475</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C57[2][B]</td>
<td>n7935_s0/CIN</td>
</tr>
<tr>
<td>12.525</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C57[2][B]</td>
<td style=" background: #97FFFF;">n7935_s0/COUT</td>
</tr>
<tr>
<td>12.525</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[0][A]</td>
<td>n7936_s0/CIN</td>
</tr>
<tr>
<td>12.575</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[0][A]</td>
<td style=" background: #97FFFF;">n7936_s0/COUT</td>
</tr>
<tr>
<td>12.575</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[0][B]</td>
<td>n7937_s0/CIN</td>
</tr>
<tr>
<td>12.625</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[0][B]</td>
<td style=" background: #97FFFF;">n7937_s0/COUT</td>
</tr>
<tr>
<td>12.625</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[1][A]</td>
<td>n7938_s0/CIN</td>
</tr>
<tr>
<td>12.675</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[1][A]</td>
<td style=" background: #97FFFF;">n7938_s0/COUT</td>
</tr>
<tr>
<td>12.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[1][B]</td>
<td>n7939_s0/CIN</td>
</tr>
<tr>
<td>12.725</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[1][B]</td>
<td style=" background: #97FFFF;">n7939_s0/COUT</td>
</tr>
<tr>
<td>12.725</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[2][A]</td>
<td>n7940_s0/CIN</td>
</tr>
<tr>
<td>12.775</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[2][A]</td>
<td style=" background: #97FFFF;">n7940_s0/COUT</td>
</tr>
<tr>
<td>12.775</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[2][B]</td>
<td>n7941_s0/CIN</td>
</tr>
<tr>
<td>12.825</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[2][B]</td>
<td style=" background: #97FFFF;">n7941_s0/COUT</td>
</tr>
<tr>
<td>12.825</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C59[0][A]</td>
<td>n7942_s0/CIN</td>
</tr>
<tr>
<td>12.875</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C59[0][A]</td>
<td style=" background: #97FFFF;">n7942_s0/COUT</td>
</tr>
<tr>
<td>12.875</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C59[0][B]</td>
<td>n7943_s0/CIN</td>
</tr>
<tr>
<td>12.925</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C59[0][B]</td>
<td style=" background: #97FFFF;">n7943_s0/COUT</td>
</tr>
<tr>
<td>12.925</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C59[1][A]</td>
<td>n7944_s0/CIN</td>
</tr>
<tr>
<td>12.975</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R61C59[1][A]</td>
<td style=" background: #97FFFF;">n7944_s0/COUT</td>
</tr>
<tr>
<td>14.686</td>
<td>1.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C79[1][B]</td>
<td>main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_s8/I0</td>
</tr>
<tr>
<td>15.254</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C79[1][B]</td>
<td style=" background: #97FFFF;">main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_s8/F</td>
</tr>
<tr>
<td>16.024</td>
<td>0.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C79[1][A]</td>
<td>main_basesoc_sdram_trrdcon_valid_s14/I3</td>
</tr>
<tr>
<td>16.591</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C79[1][A]</td>
<td style=" background: #97FFFF;">main_basesoc_sdram_trrdcon_valid_s14/F</td>
</tr>
<tr>
<td>17.598</td>
<td>1.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C74[2][A]</td>
<td>main_basesoc_sdram_trrdcon_valid_s6/I0</td>
</tr>
<tr>
<td>18.165</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C74[2][A]</td>
<td style=" background: #97FFFF;">main_basesoc_sdram_trrdcon_valid_s6/F</td>
</tr>
<tr>
<td>18.168</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C74[0][B]</td>
<td>main_basesoc_sdram_trrdcon_valid_s1/I2</td>
</tr>
<tr>
<td>18.675</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R50C74[0][B]</td>
<td style=" background: #97FFFF;">main_basesoc_sdram_trrdcon_valid_s1/F</td>
</tr>
<tr>
<td>21.601</td>
<td>2.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C84[0][B]</td>
<td>n31049_s2/I0</td>
</tr>
<tr>
<td>22.180</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C84[0][B]</td>
<td style=" background: #97FFFF;">n31049_s2/F</td>
</tr>
<tr>
<td>23.746</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C90[1][B]</td>
<td>n31049_s0/I1</td>
</tr>
<tr>
<td>24.314</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R60C90[1][B]</td>
<td style=" background: #97FFFF;">n31049_s0/F</td>
</tr>
<tr>
<td>24.851</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C89[2][B]</td>
<td style=" font-weight:bold;">main_basesoc_sdram_bankmachine3_trccon_ready_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.286</td>
<td>2.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C89[2][B]</td>
<td>main_basesoc_sdram_bankmachine3_trccon_ready_s0/CLK</td>
</tr>
<tr>
<td>26.914</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C89[2][B]</td>
<td>main_basesoc_sdram_bankmachine3_trccon_ready_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.751, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.606, 26.256%; route: 12.570, 71.649%; tC2Q: 0.368, 2.095%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.730, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.849</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.921</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_basesoc_sdram_bankmachine3_trascon_count_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.308</td>
<td>2.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C91[0][B]</td>
<td>main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_8_s0/CLK</td>
</tr>
<tr>
<td>7.675</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R59C91[0][B]</td>
<td style=" font-weight:bold;">main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr_8_s0/Q</td>
</tr>
<tr>
<td>11.725</td>
<td>4.050</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C57[0][B]</td>
<td>n7931_s0/I1</td>
</tr>
<tr>
<td>12.325</td>
<td>0.600</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C57[0][B]</td>
<td style=" background: #97FFFF;">n7931_s0/COUT</td>
</tr>
<tr>
<td>12.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R61C57[1][A]</td>
<td>n7932_s0/CIN</td>
</tr>
<tr>
<td>12.375</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C57[1][A]</td>
<td style=" background: #97FFFF;">n7932_s0/COUT</td>
</tr>
<tr>
<td>12.375</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C57[1][B]</td>
<td>n7933_s0/CIN</td>
</tr>
<tr>
<td>12.425</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C57[1][B]</td>
<td style=" background: #97FFFF;">n7933_s0/COUT</td>
</tr>
<tr>
<td>12.425</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C57[2][A]</td>
<td>n7934_s0/CIN</td>
</tr>
<tr>
<td>12.475</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C57[2][A]</td>
<td style=" background: #97FFFF;">n7934_s0/COUT</td>
</tr>
<tr>
<td>12.475</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C57[2][B]</td>
<td>n7935_s0/CIN</td>
</tr>
<tr>
<td>12.525</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C57[2][B]</td>
<td style=" background: #97FFFF;">n7935_s0/COUT</td>
</tr>
<tr>
<td>12.525</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[0][A]</td>
<td>n7936_s0/CIN</td>
</tr>
<tr>
<td>12.575</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[0][A]</td>
<td style=" background: #97FFFF;">n7936_s0/COUT</td>
</tr>
<tr>
<td>12.575</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[0][B]</td>
<td>n7937_s0/CIN</td>
</tr>
<tr>
<td>12.625</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[0][B]</td>
<td style=" background: #97FFFF;">n7937_s0/COUT</td>
</tr>
<tr>
<td>12.625</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[1][A]</td>
<td>n7938_s0/CIN</td>
</tr>
<tr>
<td>12.675</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[1][A]</td>
<td style=" background: #97FFFF;">n7938_s0/COUT</td>
</tr>
<tr>
<td>12.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[1][B]</td>
<td>n7939_s0/CIN</td>
</tr>
<tr>
<td>12.725</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[1][B]</td>
<td style=" background: #97FFFF;">n7939_s0/COUT</td>
</tr>
<tr>
<td>12.725</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[2][A]</td>
<td>n7940_s0/CIN</td>
</tr>
<tr>
<td>12.775</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[2][A]</td>
<td style=" background: #97FFFF;">n7940_s0/COUT</td>
</tr>
<tr>
<td>12.775</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C58[2][B]</td>
<td>n7941_s0/CIN</td>
</tr>
<tr>
<td>12.825</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C58[2][B]</td>
<td style=" background: #97FFFF;">n7941_s0/COUT</td>
</tr>
<tr>
<td>12.825</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C59[0][A]</td>
<td>n7942_s0/CIN</td>
</tr>
<tr>
<td>12.875</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C59[0][A]</td>
<td style=" background: #97FFFF;">n7942_s0/COUT</td>
</tr>
<tr>
<td>12.875</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C59[0][B]</td>
<td>n7943_s0/CIN</td>
</tr>
<tr>
<td>12.925</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C59[0][B]</td>
<td style=" background: #97FFFF;">n7943_s0/COUT</td>
</tr>
<tr>
<td>12.925</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R61C59[1][A]</td>
<td>n7944_s0/CIN</td>
</tr>
<tr>
<td>12.975</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R61C59[1][A]</td>
<td style=" background: #97FFFF;">n7944_s0/COUT</td>
</tr>
<tr>
<td>14.686</td>
<td>1.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C79[1][B]</td>
<td>main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_s8/I0</td>
</tr>
<tr>
<td>15.254</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C79[1][B]</td>
<td style=" background: #97FFFF;">main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready_s8/F</td>
</tr>
<tr>
<td>16.024</td>
<td>0.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C79[1][A]</td>
<td>main_basesoc_sdram_trrdcon_valid_s14/I3</td>
</tr>
<tr>
<td>16.591</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R52C79[1][A]</td>
<td style=" background: #97FFFF;">main_basesoc_sdram_trrdcon_valid_s14/F</td>
</tr>
<tr>
<td>17.598</td>
<td>1.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C74[2][A]</td>
<td>main_basesoc_sdram_trrdcon_valid_s6/I0</td>
</tr>
<tr>
<td>18.165</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C74[2][A]</td>
<td style=" background: #97FFFF;">main_basesoc_sdram_trrdcon_valid_s6/F</td>
</tr>
<tr>
<td>18.168</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C74[0][B]</td>
<td>main_basesoc_sdram_trrdcon_valid_s1/I2</td>
</tr>
<tr>
<td>18.675</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R50C74[0][B]</td>
<td style=" background: #97FFFF;">main_basesoc_sdram_trrdcon_valid_s1/F</td>
</tr>
<tr>
<td>21.601</td>
<td>2.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C84[0][B]</td>
<td>n31049_s2/I0</td>
</tr>
<tr>
<td>22.180</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C84[0][B]</td>
<td style=" background: #97FFFF;">n31049_s2/F</td>
</tr>
<tr>
<td>23.746</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C90[1][B]</td>
<td>n31049_s0/I1</td>
</tr>
<tr>
<td>24.314</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R60C90[1][B]</td>
<td style=" background: #97FFFF;">n31049_s0/F</td>
</tr>
<tr>
<td>24.849</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C90[1][A]</td>
<td style=" font-weight:bold;">main_basesoc_sdram_bankmachine3_trascon_count_0_s3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.293</td>
<td>2.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C90[1][A]</td>
<td>main_basesoc_sdram_bankmachine3_trascon_count_0_s3/CLK</td>
</tr>
<tr>
<td>26.921</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C90[1][A]</td>
<td>main_basesoc_sdram_bankmachine3_trascon_count_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.751, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.606, 26.260%; route: 12.568, 71.645%; tC2Q: 0.368, 2.095%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.737, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.115</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.886</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/memory_to_writeBack_MEMORY_ENABLE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/CsrPlugin_mtvec_base_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.228</td>
<td>2.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C102[1][A]</td>
<td>VexRiscv/memory_to_writeBack_MEMORY_ENABLE_s0/CLK</td>
</tr>
<tr>
<td>7.611</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R60C102[1][A]</td>
<td style=" font-weight:bold;">VexRiscv/memory_to_writeBack_MEMORY_ENABLE_s0/Q</td>
</tr>
<tr>
<td>9.216</td>
<td>1.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C107[1][A]</td>
<td>VexRiscv/memory_to_writeBack_INSTRUCTION_29_s4/I1</td>
</tr>
<tr>
<td>9.723</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C107[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/memory_to_writeBack_INSTRUCTION_29_s4/F</td>
</tr>
<tr>
<td>10.686</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C105[3][A]</td>
<td>VexRiscv/memory_to_writeBack_INSTRUCTION_29_s2/I3</td>
</tr>
<tr>
<td>11.142</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>154</td>
<td>R57C105[3][A]</td>
<td style=" background: #97FFFF;">VexRiscv/memory_to_writeBack_INSTRUCTION_29_s2/F</td>
</tr>
<tr>
<td>12.384</td>
<td>1.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C116[1][B]</td>
<td>VexRiscv/n19216_s2/I3</td>
</tr>
<tr>
<td>12.963</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>293</td>
<td>R63C116[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/n19216_s2/F</td>
</tr>
<tr>
<td>14.201</td>
<td>1.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C106[2][B]</td>
<td>VexRiscv/decode_to_execute_PC_31_s2/I1</td>
</tr>
<tr>
<td>14.768</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>R58C106[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_to_execute_PC_31_s2/F</td>
</tr>
<tr>
<td>18.787</td>
<td>4.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C110[2][B]</td>
<td>VexRiscv/n24846_s0/I3</td>
</tr>
<tr>
<td>19.366</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R59C110[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/n24846_s0/F</td>
</tr>
<tr>
<td>24.771</td>
<td>5.405</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C132[2][B]</td>
<td style=" font-weight:bold;">VexRiscv/CsrPlugin_mtvec_base_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.197</td>
<td>2.641</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C132[2][B]</td>
<td>VexRiscv/CsrPlugin_mtvec_base_18_s0/CLK</td>
</tr>
<tr>
<td>26.886</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C132[2][B]</td>
<td>VexRiscv/CsrPlugin_mtvec_base_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.672, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.689, 15.327%; route: 14.471, 82.493%; tC2Q: 0.382, 2.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.641, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/memory_to_writeBack_MEMORY_ENABLE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.228</td>
<td>2.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C102[1][A]</td>
<td>VexRiscv/memory_to_writeBack_MEMORY_ENABLE_s0/CLK</td>
</tr>
<tr>
<td>7.611</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R60C102[1][A]</td>
<td style=" font-weight:bold;">VexRiscv/memory_to_writeBack_MEMORY_ENABLE_s0/Q</td>
</tr>
<tr>
<td>9.216</td>
<td>1.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C107[1][A]</td>
<td>VexRiscv/memory_to_writeBack_INSTRUCTION_29_s4/I1</td>
</tr>
<tr>
<td>9.723</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C107[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/memory_to_writeBack_INSTRUCTION_29_s4/F</td>
</tr>
<tr>
<td>10.686</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C105[3][A]</td>
<td>VexRiscv/memory_to_writeBack_INSTRUCTION_29_s2/I3</td>
</tr>
<tr>
<td>11.142</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>154</td>
<td>R57C105[3][A]</td>
<td style=" background: #97FFFF;">VexRiscv/memory_to_writeBack_INSTRUCTION_29_s2/F</td>
</tr>
<tr>
<td>12.384</td>
<td>1.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C116[1][B]</td>
<td>VexRiscv/n19216_s2/I3</td>
</tr>
<tr>
<td>12.963</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>293</td>
<td>R63C116[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/n19216_s2/F</td>
</tr>
<tr>
<td>14.201</td>
<td>1.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C106[2][B]</td>
<td>VexRiscv/decode_to_execute_PC_31_s2/I1</td>
</tr>
<tr>
<td>14.768</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>R58C106[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_to_execute_PC_31_s2/F</td>
</tr>
<tr>
<td>19.959</td>
<td>5.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C112[1][B]</td>
<td>VexRiscv/n24474_s0/I3</td>
</tr>
<tr>
<td>20.527</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R65C112[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/n24474_s0/F</td>
</tr>
<tr>
<td>24.423</td>
<td>3.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C127[1][B]</td>
<td style=" font-weight:bold;">VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.188</td>
<td>2.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C127[1][B]</td>
<td>VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_13_s0/CLK</td>
</tr>
<tr>
<td>26.876</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C127[1][B]</td>
<td>VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.672, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.678, 15.571%; route: 14.135, 82.204%; tC2Q: 0.382, 2.224%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/memory_to_writeBack_MEMORY_ENABLE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.228</td>
<td>2.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C102[1][A]</td>
<td>VexRiscv/memory_to_writeBack_MEMORY_ENABLE_s0/CLK</td>
</tr>
<tr>
<td>7.611</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R60C102[1][A]</td>
<td style=" font-weight:bold;">VexRiscv/memory_to_writeBack_MEMORY_ENABLE_s0/Q</td>
</tr>
<tr>
<td>9.216</td>
<td>1.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C107[1][A]</td>
<td>VexRiscv/memory_to_writeBack_INSTRUCTION_29_s4/I1</td>
</tr>
<tr>
<td>9.723</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C107[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/memory_to_writeBack_INSTRUCTION_29_s4/F</td>
</tr>
<tr>
<td>10.686</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C105[3][A]</td>
<td>VexRiscv/memory_to_writeBack_INSTRUCTION_29_s2/I3</td>
</tr>
<tr>
<td>11.142</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>154</td>
<td>R57C105[3][A]</td>
<td style=" background: #97FFFF;">VexRiscv/memory_to_writeBack_INSTRUCTION_29_s2/F</td>
</tr>
<tr>
<td>12.384</td>
<td>1.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C116[1][B]</td>
<td>VexRiscv/n19216_s2/I3</td>
</tr>
<tr>
<td>12.963</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>293</td>
<td>R63C116[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/n19216_s2/F</td>
</tr>
<tr>
<td>14.201</td>
<td>1.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C106[2][B]</td>
<td>VexRiscv/decode_to_execute_PC_31_s2/I1</td>
</tr>
<tr>
<td>14.768</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>175</td>
<td>R58C106[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_to_execute_PC_31_s2/F</td>
</tr>
<tr>
<td>19.959</td>
<td>5.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C112[1][B]</td>
<td>VexRiscv/n24474_s0/I3</td>
</tr>
<tr>
<td>20.527</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R65C112[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/n24474_s0/F</td>
</tr>
<tr>
<td>24.423</td>
<td>3.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C127[1][A]</td>
<td style=" font-weight:bold;">VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.188</td>
<td>2.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C127[1][A]</td>
<td>VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_15_s0/CLK</td>
</tr>
<tr>
<td>26.876</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C127[1][A]</td>
<td>VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.672, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.678, 15.571%; route: 14.135, 82.204%; tC2Q: 0.382, 2.224%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.631, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.798</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_1_storage_1_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_1_dat1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.797</td>
<td>1.241</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R53C88</td>
<td>storage_1_storage_1_0_0_s/CLK</td>
</tr>
<tr>
<td>5.817</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R53C88</td>
<td style=" font-weight:bold;">storage_1_storage_1_0_0_s/DO[0]</td>
</tr>
<tr>
<td>5.817</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C88[0][A]</td>
<td style=" font-weight:bold;">storage_1_dat1_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.797</td>
<td>1.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C88[0][A]</td>
<td>storage_1_dat1_0_s0/CLK</td>
</tr>
<tr>
<td>5.798</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C88[0][A]</td>
<td>storage_1_dat1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.241, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.241, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.798</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_1_storage_1_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_1_dat1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.797</td>
<td>1.241</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R53C88</td>
<td>storage_1_storage_1_0_0_s/CLK</td>
</tr>
<tr>
<td>5.817</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R53C88</td>
<td style=" font-weight:bold;">storage_1_storage_1_0_0_s/DO[1]</td>
</tr>
<tr>
<td>5.817</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C88[0][B]</td>
<td style=" font-weight:bold;">storage_1_dat1_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.797</td>
<td>1.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C88[0][B]</td>
<td>storage_1_dat1_1_s0/CLK</td>
</tr>
<tr>
<td>5.798</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C88[0][B]</td>
<td>storage_1_dat1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.241, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.241, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.798</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_1_storage_1_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_1_dat1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.797</td>
<td>1.241</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R53C88</td>
<td>storage_1_storage_1_0_0_s/CLK</td>
</tr>
<tr>
<td>5.817</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R53C88</td>
<td style=" font-weight:bold;">storage_1_storage_1_0_0_s/DO[2]</td>
</tr>
<tr>
<td>5.817</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C88[1][A]</td>
<td style=" font-weight:bold;">storage_1_dat1_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.797</td>
<td>1.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C88[1][A]</td>
<td>storage_1_dat1_2_s0/CLK</td>
</tr>
<tr>
<td>5.798</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C88[1][A]</td>
<td>storage_1_dat1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.241, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.241, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.798</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_1_storage_1_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_1_dat1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.797</td>
<td>1.241</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R53C88</td>
<td>storage_1_storage_1_0_0_s/CLK</td>
</tr>
<tr>
<td>5.817</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R53C88</td>
<td style=" font-weight:bold;">storage_1_storage_1_0_0_s/DO[3]</td>
</tr>
<tr>
<td>5.817</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C88[1][B]</td>
<td style=" font-weight:bold;">storage_1_dat1_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.797</td>
<td>1.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C88[1][B]</td>
<td>storage_1_dat1_3_s0/CLK</td>
</tr>
<tr>
<td>5.798</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C88[1][B]</td>
<td>storage_1_dat1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.241, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.241, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.792</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_1_storage_1_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_1_dat1_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.790</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R52C87</td>
<td>storage_1_storage_1_0_1_s/CLK</td>
</tr>
<tr>
<td>5.810</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R52C87</td>
<td style=" font-weight:bold;">storage_1_storage_1_0_1_s/DO[0]</td>
</tr>
<tr>
<td>5.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C87[0][A]</td>
<td style=" font-weight:bold;">storage_1_dat1_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.790</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C87[0][A]</td>
<td>storage_1_dat1_4_s0/CLK</td>
</tr>
<tr>
<td>5.792</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C87[0][A]</td>
<td>storage_1_dat1_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.792</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_1_storage_1_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_1_dat1_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.790</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R52C87</td>
<td>storage_1_storage_1_0_1_s/CLK</td>
</tr>
<tr>
<td>5.810</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R52C87</td>
<td style=" font-weight:bold;">storage_1_storage_1_0_1_s/DO[1]</td>
</tr>
<tr>
<td>5.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C87[0][B]</td>
<td style=" font-weight:bold;">storage_1_dat1_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.790</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C87[0][B]</td>
<td>storage_1_dat1_5_s0/CLK</td>
</tr>
<tr>
<td>5.792</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C87[0][B]</td>
<td>storage_1_dat1_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.792</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_1_storage_1_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_1_dat1_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.790</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R52C87</td>
<td>storage_1_storage_1_0_1_s/CLK</td>
</tr>
<tr>
<td>5.810</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R52C87</td>
<td style=" font-weight:bold;">storage_1_storage_1_0_1_s/DO[2]</td>
</tr>
<tr>
<td>5.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C87[1][A]</td>
<td style=" font-weight:bold;">storage_1_dat1_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.790</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C87[1][A]</td>
<td>storage_1_dat1_6_s0/CLK</td>
</tr>
<tr>
<td>5.792</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C87[1][A]</td>
<td>storage_1_dat1_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.792</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_1_storage_1_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_1_dat1_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.790</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R52C87</td>
<td>storage_1_storage_1_0_1_s/CLK</td>
</tr>
<tr>
<td>5.810</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R52C87</td>
<td style=" font-weight:bold;">storage_1_storage_1_0_1_s/DO[3]</td>
</tr>
<tr>
<td>5.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C87[1][B]</td>
<td style=" font-weight:bold;">storage_1_dat1_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.790</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C87[1][B]</td>
<td>storage_1_dat1_7_s0/CLK</td>
</tr>
<tr>
<td>5.792</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C87[1][B]</td>
<td>storage_1_dat1_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_storage_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_dat1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.803</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R45C88</td>
<td>storage_storage_0_0_s/CLK</td>
</tr>
<tr>
<td>5.823</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C88</td>
<td style=" font-weight:bold;">storage_storage_0_0_s/DO[0]</td>
</tr>
<tr>
<td>5.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C88[0][A]</td>
<td style=" font-weight:bold;">storage_dat1_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.803</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C88[0][A]</td>
<td>storage_dat1_0_s0/CLK</td>
</tr>
<tr>
<td>5.804</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C88[0][A]</td>
<td>storage_dat1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.246, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.246, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_storage_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_dat1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.803</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R45C88</td>
<td>storage_storage_0_0_s/CLK</td>
</tr>
<tr>
<td>5.823</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C88</td>
<td style=" font-weight:bold;">storage_storage_0_0_s/DO[1]</td>
</tr>
<tr>
<td>5.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C88[0][B]</td>
<td style=" font-weight:bold;">storage_dat1_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.803</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C88[0][B]</td>
<td>storage_dat1_1_s0/CLK</td>
</tr>
<tr>
<td>5.804</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C88[0][B]</td>
<td>storage_dat1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.246, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.246, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_storage_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_dat1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.803</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R45C88</td>
<td>storage_storage_0_0_s/CLK</td>
</tr>
<tr>
<td>5.823</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C88</td>
<td style=" font-weight:bold;">storage_storage_0_0_s/DO[2]</td>
</tr>
<tr>
<td>5.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C88[1][A]</td>
<td style=" font-weight:bold;">storage_dat1_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.803</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C88[1][A]</td>
<td>storage_dat1_2_s0/CLK</td>
</tr>
<tr>
<td>5.804</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C88[1][A]</td>
<td>storage_dat1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.246, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.246, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.804</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_storage_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_dat1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.803</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R45C88</td>
<td>storage_storage_0_0_s/CLK</td>
</tr>
<tr>
<td>5.823</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C88</td>
<td style=" font-weight:bold;">storage_storage_0_0_s/DO[3]</td>
</tr>
<tr>
<td>5.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C88[1][B]</td>
<td style=" font-weight:bold;">storage_dat1_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.803</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C88[1][B]</td>
<td>storage_dat1_3_s0/CLK</td>
</tr>
<tr>
<td>5.804</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C88[1][B]</td>
<td>storage_dat1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.246, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.246, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.791</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_storage_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_dat1_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.790</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R47C88</td>
<td>storage_storage_0_1_s/CLK</td>
</tr>
<tr>
<td>5.810</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R47C88</td>
<td style=" font-weight:bold;">storage_storage_0_1_s/DO[0]</td>
</tr>
<tr>
<td>5.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C88[0][A]</td>
<td style=" font-weight:bold;">storage_dat1_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.790</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C88[0][A]</td>
<td>storage_dat1_4_s0/CLK</td>
</tr>
<tr>
<td>5.791</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C88[0][A]</td>
<td>storage_dat1_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.791</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_storage_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_dat1_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.790</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R47C88</td>
<td>storage_storage_0_1_s/CLK</td>
</tr>
<tr>
<td>5.810</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R47C88</td>
<td style=" font-weight:bold;">storage_storage_0_1_s/DO[1]</td>
</tr>
<tr>
<td>5.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C88[0][B]</td>
<td style=" font-weight:bold;">storage_dat1_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.790</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C88[0][B]</td>
<td>storage_dat1_5_s0/CLK</td>
</tr>
<tr>
<td>5.791</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C88[0][B]</td>
<td>storage_dat1_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.791</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_storage_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_dat1_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.790</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R47C88</td>
<td>storage_storage_0_1_s/CLK</td>
</tr>
<tr>
<td>5.810</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R47C88</td>
<td style=" font-weight:bold;">storage_storage_0_1_s/DO[2]</td>
</tr>
<tr>
<td>5.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C88[1][A]</td>
<td style=" font-weight:bold;">storage_dat1_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.790</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C88[1][A]</td>
<td>storage_dat1_6_s0/CLK</td>
</tr>
<tr>
<td>5.791</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C88[1][A]</td>
<td>storage_dat1_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.791</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_storage_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_dat1_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.790</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R47C88</td>
<td>storage_storage_0_1_s/CLK</td>
</tr>
<tr>
<td>5.810</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R47C88</td>
<td style=" font-weight:bold;">storage_storage_0_1_s/DO[3]</td>
</tr>
<tr>
<td>5.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C88[1][B]</td>
<td style=" font-weight:bold;">storage_dat1_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.790</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C88[1][B]</td>
<td>storage_dat1_7_s0/CLK</td>
</tr>
<tr>
<td>5.791</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C88[1][B]</td>
<td>storage_dat1_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_9_storage_9_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.817</td>
<td>1.261</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R60C68</td>
<td>storage_9_storage_9_0_0_s/CLK</td>
</tr>
<tr>
<td>5.837</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R60C68</td>
<td style=" font-weight:bold;">storage_9_storage_9_0_0_s/DO[1]</td>
</tr>
<tr>
<td>5.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C68[0][B]</td>
<td style=" font-weight:bold;">main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.817</td>
<td>1.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C68[0][B]</td>
<td>main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_0_s0/CLK</td>
</tr>
<tr>
<td>5.819</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C68[0][B]</td>
<td>main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.261, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_9_storage_9_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.817</td>
<td>1.261</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R60C68</td>
<td>storage_9_storage_9_0_0_s/CLK</td>
</tr>
<tr>
<td>5.837</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R60C68</td>
<td style=" font-weight:bold;">storage_9_storage_9_0_0_s/DO[2]</td>
</tr>
<tr>
<td>5.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C68[1][A]</td>
<td style=" font-weight:bold;">main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.817</td>
<td>1.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C68[1][A]</td>
<td>main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_1_s0/CLK</td>
</tr>
<tr>
<td>5.819</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C68[1][A]</td>
<td>main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.261, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_9_storage_9_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.817</td>
<td>1.261</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R60C68</td>
<td>storage_9_storage_9_0_0_s/CLK</td>
</tr>
<tr>
<td>5.837</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R60C68</td>
<td style=" font-weight:bold;">storage_9_storage_9_0_0_s/DO[3]</td>
</tr>
<tr>
<td>5.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C68[1][B]</td>
<td style=" font-weight:bold;">main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.817</td>
<td>1.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C68[1][B]</td>
<td>main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_2_s0/CLK</td>
</tr>
<tr>
<td>5.819</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C68[1][B]</td>
<td>main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.261, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_9_storage_9_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.814</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R59C67</td>
<td>storage_9_storage_9_0_1_s/CLK</td>
</tr>
<tr>
<td>5.834</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R59C67</td>
<td style=" font-weight:bold;">storage_9_storage_9_0_1_s/DO[0]</td>
</tr>
<tr>
<td>5.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C67[0][A]</td>
<td style=" font-weight:bold;">main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.814</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C67[0][A]</td>
<td>main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_3_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C67[0][A]</td>
<td>main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_9_storage_9_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.814</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R59C67</td>
<td>storage_9_storage_9_0_1_s/CLK</td>
</tr>
<tr>
<td>5.834</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R59C67</td>
<td style=" font-weight:bold;">storage_9_storage_9_0_1_s/DO[1]</td>
</tr>
<tr>
<td>5.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C67[0][B]</td>
<td style=" font-weight:bold;">main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.814</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C67[0][B]</td>
<td>main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_4_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C67[0][B]</td>
<td>main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_9_storage_9_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.814</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R59C67</td>
<td>storage_9_storage_9_0_1_s/CLK</td>
</tr>
<tr>
<td>5.834</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R59C67</td>
<td style=" font-weight:bold;">storage_9_storage_9_0_1_s/DO[2]</td>
</tr>
<tr>
<td>5.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C67[1][A]</td>
<td style=" font-weight:bold;">main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.814</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C67[1][A]</td>
<td>main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_5_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C67[1][A]</td>
<td>main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_9_storage_9_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.814</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R59C67</td>
<td>storage_9_storage_9_0_1_s/CLK</td>
</tr>
<tr>
<td>5.834</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R59C67</td>
<td style=" font-weight:bold;">storage_9_storage_9_0_1_s/DO[3]</td>
</tr>
<tr>
<td>5.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C67[1][B]</td>
<td style=" font-weight:bold;">main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.814</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C67[1][B]</td>
<td>main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_6_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C67[1][B]</td>
<td>main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.258, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.832</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.814</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_9_storage_9_0_2_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.812</td>
<td>1.256</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R60C67</td>
<td>storage_9_storage_9_0_2_s/CLK</td>
</tr>
<tr>
<td>5.832</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R60C67</td>
<td style=" font-weight:bold;">storage_9_storage_9_0_2_s/DO[0]</td>
</tr>
<tr>
<td>5.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C67[0][A]</td>
<td style=" font-weight:bold;">main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.812</td>
<td>1.256</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C67[0][A]</td>
<td>main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_7_s0/CLK</td>
</tr>
<tr>
<td>5.814</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C67[0][A]</td>
<td>main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.256, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.256, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.832</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.814</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_9_storage_9_0_2_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.812</td>
<td>1.256</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R60C67</td>
<td>storage_9_storage_9_0_2_s/CLK</td>
</tr>
<tr>
<td>5.832</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R60C67</td>
<td style=" font-weight:bold;">storage_9_storage_9_0_2_s/DO[1]</td>
</tr>
<tr>
<td>5.832</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C67[0][B]</td>
<td style=" font-weight:bold;">main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.812</td>
<td>1.256</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C67[0][B]</td>
<td>main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_8_s0/CLK</td>
</tr>
<tr>
<td>5.814</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C67[0][B]</td>
<td>main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.256, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.256, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.396</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.993</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.246</td>
<td>2.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>7.613</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1694</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>13.396</td>
<td>5.783</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R91C0</td>
<td style=" font-weight:bold;">DQS_2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>9.556</td>
<td>4.556</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>9.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>9.742</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>12.515</td>
<td>2.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R91C0</td>
<td>DQS_2/FCLK</td>
</tr>
<tr>
<td>12.480</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DQS_2</td>
</tr>
<tr>
<td>11.993</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R91C0</td>
<td>DQS_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.270</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.689, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.783, 94.025%; tC2Q: 0.368, 5.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 6.286%; route: 2.773, 93.714%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.295</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.993</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.246</td>
<td>2.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>7.613</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1694</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>13.288</td>
<td>5.675</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R100C0</td>
<td style=" font-weight:bold;">DQS_1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>9.556</td>
<td>4.556</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>9.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>9.742</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>12.515</td>
<td>2.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R100C0</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>12.480</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DQS_1</td>
</tr>
<tr>
<td>11.993</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R100C0</td>
<td>DQS_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.270</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.689, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.675, 93.918%; tC2Q: 0.368, 6.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 6.286%; route: 2.773, 93.714%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.285</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.993</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.246</td>
<td>2.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>7.613</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1694</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>13.278</td>
<td>5.665</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R64C0</td>
<td style=" font-weight:bold;">DQS_3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>9.556</td>
<td>4.556</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>9.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>9.742</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>12.515</td>
<td>2.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C0</td>
<td>DQS_3/FCLK</td>
</tr>
<tr>
<td>12.480</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DQS_3</td>
</tr>
<tr>
<td>11.993</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C0</td>
<td>DQS_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.270</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.689, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.665, 93.908%; tC2Q: 0.368, 6.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 6.286%; route: 2.773, 93.714%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.285</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.993</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.246</td>
<td>2.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>7.613</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1694</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>13.278</td>
<td>5.665</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R73C0</td>
<td style=" font-weight:bold;">DQS/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>9.556</td>
<td>4.556</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>9.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>9.742</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>12.515</td>
<td>2.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R73C0</td>
<td>DQS/FCLK</td>
</tr>
<tr>
<td>12.480</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DQS</td>
</tr>
<tr>
<td>11.993</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R73C0</td>
<td>DQS</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.270</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.689, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.665, 93.908%; tC2Q: 0.368, 6.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 6.286%; route: 2.773, 93.714%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_19</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.246</td>
<td>2.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>7.613</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1694</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>13.286</td>
<td>5.673</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">OSER4_19/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>9.556</td>
<td>4.556</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>9.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>9.742</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>12.515</td>
<td>2.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL47[A]</td>
<td>OSER4_19/FCLK</td>
</tr>
<tr>
<td>12.480</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_19</td>
</tr>
<tr>
<td>12.329</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL47[A]</td>
<td>OSER4_19</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.270</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.689, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.673, 93.916%; tC2Q: 0.368, 6.084%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 6.286%; route: 2.773, 93.714%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_24</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.246</td>
<td>2.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>7.613</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1694</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>13.035</td>
<td>5.422</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL38[A]</td>
<td style=" font-weight:bold;">OSER4_24/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>9.556</td>
<td>4.556</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>9.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>9.742</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>12.515</td>
<td>2.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL38[A]</td>
<td>OSER4_24/FCLK</td>
</tr>
<tr>
<td>12.480</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_24</td>
</tr>
<tr>
<td>12.329</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL38[A]</td>
<td>OSER4_24</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.270</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.689, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.422, 93.652%; tC2Q: 0.368, 6.348%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 6.286%; route: 2.773, 93.714%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.246</td>
<td>2.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>7.613</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1694</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>13.035</td>
<td>5.422</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">OSER4_11/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>9.556</td>
<td>4.556</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>9.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>9.742</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>12.515</td>
<td>2.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL20[A]</td>
<td>OSER4_11/FCLK</td>
</tr>
<tr>
<td>12.480</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_11</td>
</tr>
<tr>
<td>12.329</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>OSER4_11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.270</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.689, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.422, 93.652%; tC2Q: 0.368, 6.348%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 6.286%; route: 2.773, 93.714%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.696</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.026</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_21</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.246</td>
<td>2.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>7.613</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1694</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>13.026</td>
<td>5.412</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL40[A]</td>
<td style=" font-weight:bold;">OSER4_21/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>9.556</td>
<td>4.556</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>9.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>9.742</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>12.515</td>
<td>2.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL40[A]</td>
<td>OSER4_21/FCLK</td>
</tr>
<tr>
<td>12.480</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_21</td>
</tr>
<tr>
<td>12.329</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL40[A]</td>
<td>OSER4_21</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.270</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.689, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.412, 93.642%; tC2Q: 0.368, 6.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 6.286%; route: 2.773, 93.714%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.696</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.026</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.246</td>
<td>2.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>7.613</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1694</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>13.026</td>
<td>5.412</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL22[A]</td>
<td style=" font-weight:bold;">OSER4_4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>9.556</td>
<td>4.556</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>9.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>9.742</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>12.515</td>
<td>2.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL22[A]</td>
<td>OSER4_4/FCLK</td>
</tr>
<tr>
<td>12.480</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_4</td>
</tr>
<tr>
<td>12.329</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL22[A]</td>
<td>OSER4_4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.270</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.689, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.412, 93.642%; tC2Q: 0.368, 6.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 6.286%; route: 2.773, 93.714%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.995</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.396</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.246</td>
<td>2.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>7.613</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1694</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>13.396</td>
<td>5.783</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R91C0</td>
<td style=" font-weight:bold;">DQS_2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>14.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>14.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>14.738</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>17.915</td>
<td>3.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R91C0</td>
<td>DQS_2/FCLK</td>
</tr>
<tr>
<td>17.880</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DQS_2</td>
</tr>
<tr>
<td>17.391</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R91C0</td>
<td>DQS_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.669</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.689, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.783, 94.025%; tC2Q: 0.368, 5.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 5.418%; route: 3.177, 94.582%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.246</td>
<td>2.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>7.613</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1694</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>13.288</td>
<td>5.675</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R100C0</td>
<td style=" font-weight:bold;">DQS_1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>14.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>14.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>14.738</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>17.915</td>
<td>3.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>17.880</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DQS_1</td>
</tr>
<tr>
<td>17.391</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R100C0</td>
<td>DQS_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.669</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.689, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.675, 93.918%; tC2Q: 0.368, 6.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 5.418%; route: 3.177, 94.582%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.113</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.246</td>
<td>2.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>7.613</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1694</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>13.278</td>
<td>5.665</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R64C0</td>
<td style=" font-weight:bold;">DQS_3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>14.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>14.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>14.738</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>17.915</td>
<td>3.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C0</td>
<td>DQS_3/FCLK</td>
</tr>
<tr>
<td>17.880</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DQS_3</td>
</tr>
<tr>
<td>17.391</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C0</td>
<td>DQS_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.669</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.689, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.665, 93.908%; tC2Q: 0.368, 6.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 5.418%; route: 3.177, 94.582%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.113</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.246</td>
<td>2.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>7.613</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1694</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>13.278</td>
<td>5.665</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R73C0</td>
<td style=" font-weight:bold;">DQS/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>14.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>14.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>14.738</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>17.915</td>
<td>3.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td>DQS/FCLK</td>
</tr>
<tr>
<td>17.880</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DQS</td>
</tr>
<tr>
<td>17.391</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R73C0</td>
<td>DQS</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.669</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.689, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.665, 93.908%; tC2Q: 0.368, 6.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 5.418%; route: 3.177, 94.582%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.441</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_19</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.246</td>
<td>2.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>7.613</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1694</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>13.286</td>
<td>5.673</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">OSER4_19/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>14.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>14.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>14.738</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>17.915</td>
<td>3.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td>OSER4_19/FCLK</td>
</tr>
<tr>
<td>17.880</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_19</td>
</tr>
<tr>
<td>17.727</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL47[A]</td>
<td>OSER4_19</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.669</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.689, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.673, 93.916%; tC2Q: 0.368, 6.084%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 5.418%; route: 3.177, 94.582%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.692</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_24</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.246</td>
<td>2.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>7.613</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1694</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>13.035</td>
<td>5.422</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL38[A]</td>
<td style=" font-weight:bold;">OSER4_24/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>14.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>14.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>14.738</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>17.915</td>
<td>3.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL38[A]</td>
<td>OSER4_24/FCLK</td>
</tr>
<tr>
<td>17.880</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_24</td>
</tr>
<tr>
<td>17.727</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL38[A]</td>
<td>OSER4_24</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.669</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.689, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.422, 93.652%; tC2Q: 0.368, 6.348%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 5.418%; route: 3.177, 94.582%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.692</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.246</td>
<td>2.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>7.613</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1694</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>13.035</td>
<td>5.422</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">OSER4_11/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>14.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>14.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>14.738</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>17.915</td>
<td>3.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>OSER4_11/FCLK</td>
</tr>
<tr>
<td>17.880</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_11</td>
</tr>
<tr>
<td>17.727</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>OSER4_11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.669</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.689, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.422, 93.652%; tC2Q: 0.368, 6.348%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 5.418%; route: 3.177, 94.582%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.701</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.026</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_21</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.246</td>
<td>2.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>7.613</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1694</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>13.026</td>
<td>5.412</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL40[A]</td>
<td style=" font-weight:bold;">OSER4_21/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>14.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>14.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>14.738</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>17.915</td>
<td>3.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL40[A]</td>
<td>OSER4_21/FCLK</td>
</tr>
<tr>
<td>17.880</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_21</td>
</tr>
<tr>
<td>17.727</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL40[A]</td>
<td>OSER4_21</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.669</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.689, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.412, 93.642%; tC2Q: 0.368, 6.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 5.418%; route: 3.177, 94.582%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.262</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.396</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.658</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.246</td>
<td>2.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>7.613</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1694</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>13.396</td>
<td>5.783</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R91C0</td>
<td style=" font-weight:bold;">DQS_2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.156</td>
<td>2.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R91C0</td>
<td>DQS_2/PCLK</td>
</tr>
<tr>
<td>26.658</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R91C0</td>
<td>DQS_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.089</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.689, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.783, 94.025%; tC2Q: 0.368, 5.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.600, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.246</td>
<td>2.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>7.613</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1694</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>13.278</td>
<td>5.665</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R64C0</td>
<td style=" font-weight:bold;">DQS_3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.136</td>
<td>2.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C0</td>
<td>DQS_3/PCLK</td>
</tr>
<tr>
<td>26.638</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C0</td>
<td>DQS_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.110</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.689, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.665, 93.908%; tC2Q: 0.368, 6.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.580, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.657</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.246</td>
<td>2.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>7.613</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1694</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>13.288</td>
<td>5.675</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R100C0</td>
<td style=" font-weight:bold;">DQS_1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.155</td>
<td>2.598</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td>DQS_1/PCLK</td>
</tr>
<tr>
<td>26.657</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R100C0</td>
<td>DQS_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.091</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.689, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.675, 93.918%; tC2Q: 0.368, 6.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.598, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.246</td>
<td>2.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>7.613</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1694</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>13.278</td>
<td>5.665</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R73C0</td>
<td style=" font-weight:bold;">DQS/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.145</td>
<td>2.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td>DQS/PCLK</td>
</tr>
<tr>
<td>26.647</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R73C0</td>
<td>DQS</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.100</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.689, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.665, 93.908%; tC2Q: 0.368, 6.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.589, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_19</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.246</td>
<td>2.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>7.613</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1694</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>13.286</td>
<td>5.673</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">OSER4_19/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.148</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td>OSER4_19/PCLK</td>
</tr>
<tr>
<td>26.995</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL47[A]</td>
<td>OSER4_19</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.098</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.689, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.673, 93.916%; tC2Q: 0.368, 6.084%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.591, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.036</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_24</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.246</td>
<td>2.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>7.613</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1694</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>13.035</td>
<td>5.422</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL38[A]</td>
<td style=" font-weight:bold;">OSER4_24/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.189</td>
<td>2.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL38[A]</td>
<td>OSER4_24/PCLK</td>
</tr>
<tr>
<td>27.036</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL38[A]</td>
<td>OSER4_24</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.057</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.689, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.422, 93.652%; tC2Q: 0.368, 6.348%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.632, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.036</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.246</td>
<td>2.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>7.613</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1694</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>13.035</td>
<td>5.422</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">OSER4_11/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.189</td>
<td>2.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>OSER4_11/PCLK</td>
</tr>
<tr>
<td>27.036</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>OSER4_11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.057</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.689, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.422, 93.652%; tC2Q: 0.368, 6.348%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.632, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.026</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.031</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_21</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.246</td>
<td>2.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>7.613</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>1694</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>13.026</td>
<td>5.412</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL40[A]</td>
<td style=" font-weight:bold;">OSER4_21/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.184</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL40[A]</td>
<td>OSER4_21/PCLK</td>
</tr>
<tr>
<td>27.031</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL40[A]</td>
<td>OSER4_21</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.062</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.689, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.412, 93.642%; tC2Q: 0.368, 6.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.628, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.487</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.636</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_gw5ddrphy_reset1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>3.276</td>
<td>2.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C46[3][A]</td>
<td>main_gw5ddrphy_reset1_s0/CLK</td>
</tr>
<tr>
<td>3.456</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R52C46[3][A]</td>
<td style=" font-weight:bold;">main_gw5ddrphy_reset1_s0/Q</td>
</tr>
<tr>
<td>4.306</td>
<td>0.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[1][B]</td>
<td>n26841_s0/I0</td>
</tr>
<tr>
<td>4.623</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R47C66[1][B]</td>
<td style=" background: #97FFFF;">n26841_s0/F</td>
</tr>
<tr>
<td>5.150</td>
<td>0.526</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.790</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>5.825</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DFFP_3</td>
</tr>
<tr>
<td>5.636</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.514</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.621%; route: 2.600, 79.379%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.317, 16.945%; route: 1.376, 73.449%; tC2Q: 0.180, 9.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.487</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.636</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_gw5ddrphy_reset1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DFFP_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOR103[B]</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>3.276</td>
<td>2.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C46[3][A]</td>
<td>main_gw5ddrphy_reset1_s0/CLK</td>
</tr>
<tr>
<td>3.456</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R52C46[3][A]</td>
<td style=" font-weight:bold;">main_gw5ddrphy_reset1_s0/Q</td>
</tr>
<tr>
<td>4.306</td>
<td>0.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[1][B]</td>
<td>n26841_s0/I0</td>
</tr>
<tr>
<td>4.623</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R47C66[1][B]</td>
<td style=" background: #97FFFF;">n26841_s0/F</td>
</tr>
<tr>
<td>5.150</td>
<td>0.526</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][B]</td>
<td style=" font-weight:bold;">DFFP_2/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.790</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][B]</td>
<td>DFFP_2/CLK</td>
</tr>
<tr>
<td>5.825</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DFFP_2</td>
</tr>
<tr>
<td>5.636</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C66[0][B]</td>
<td>DFFP_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.514</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.621%; route: 2.600, 79.379%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.317, 16.945%; route: 1.376, 73.449%; tC2Q: 0.180, 9.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.165</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.805</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_29</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.790</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>5.970</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1694</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>8.969</td>
<td>2.999</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL85[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_29/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>4.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>4.712</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>6.249</td>
<td>1.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R91C0</td>
<td>DQS_2/FCLK</td>
</tr>
<tr>
<td>6.617</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R91C0</td>
<td>DQS_2/DQSW270</td>
</tr>
<tr>
<td>6.617</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL85[A]</td>
<td>OSER4_MEM_29/TCLK</td>
</tr>
<tr>
<td>6.652</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_29</td>
</tr>
<tr>
<td>6.805</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL85[A]</td>
<td>OSER4_MEM_29</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.827</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.999, 94.339%; tC2Q: 0.180, 5.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 25.434%; route: 1.536, 74.566%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.166</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.805</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_31</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.790</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>5.970</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1694</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>8.970</td>
<td>3.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL67[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_31/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>4.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>4.712</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>6.249</td>
<td>1.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C0</td>
<td>DQS_3/FCLK</td>
</tr>
<tr>
<td>6.617</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R64C0</td>
<td>DQS_3/DQSW270</td>
</tr>
<tr>
<td>6.617</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL67[A]</td>
<td>OSER4_MEM_31/TCLK</td>
</tr>
<tr>
<td>6.652</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_31</td>
</tr>
<tr>
<td>6.805</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL67[A]</td>
<td>OSER4_MEM_31</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.827</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.000, 94.340%; tC2Q: 0.180, 5.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 25.434%; route: 1.536, 74.566%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.171</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.975</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.805</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_33</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.790</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>5.970</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1694</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>8.975</td>
<td>3.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL67[B]</td>
<td style=" font-weight:bold;">OSER4_MEM_33/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>4.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>4.712</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>6.249</td>
<td>1.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C0</td>
<td>DQS_3/FCLK</td>
</tr>
<tr>
<td>6.617</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R64C0</td>
<td>DQS_3/DQSW270</td>
</tr>
<tr>
<td>6.617</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL67[B]</td>
<td>OSER4_MEM_33/TCLK</td>
</tr>
<tr>
<td>6.652</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_33</td>
</tr>
<tr>
<td>6.805</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL67[B]</td>
<td>OSER4_MEM_33</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.827</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.005, 94.349%; tC2Q: 0.180, 5.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 25.434%; route: 1.536, 74.566%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.171</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.975</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.805</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_13</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.790</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>5.970</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1694</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>8.975</td>
<td>3.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL103[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_13/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>4.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>4.712</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>6.249</td>
<td>1.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>6.617</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R100C0</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>6.617</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL103[A]</td>
<td>OSER4_MEM_13/TCLK</td>
</tr>
<tr>
<td>6.652</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_13</td>
</tr>
<tr>
<td>6.805</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL103[A]</td>
<td>OSER4_MEM_13</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.827</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.005, 94.349%; tC2Q: 0.180, 5.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 25.434%; route: 1.536, 74.566%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.172</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.805</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_16</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.790</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>5.970</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1694</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>8.976</td>
<td>3.006</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL101[B]</td>
<td style=" font-weight:bold;">OSER4_MEM_16/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>4.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>4.712</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>6.249</td>
<td>1.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>6.617</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R100C0</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>6.617</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL101[B]</td>
<td>OSER4_MEM_16/TCLK</td>
</tr>
<tr>
<td>6.652</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_16</td>
</tr>
<tr>
<td>6.805</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL101[B]</td>
<td>OSER4_MEM_16</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.827</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.006, 94.351%; tC2Q: 0.180, 5.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 25.434%; route: 1.536, 74.566%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.805</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_19</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.790</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>5.970</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1694</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>8.978</td>
<td>3.008</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL105[B]</td>
<td style=" font-weight:bold;">OSER4_MEM_19/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>4.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>4.712</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>6.249</td>
<td>1.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>6.617</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R100C0</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>6.617</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL105[B]</td>
<td>OSER4_MEM_19/TCLK</td>
</tr>
<tr>
<td>6.652</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_19</td>
</tr>
<tr>
<td>6.805</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL105[B]</td>
<td>OSER4_MEM_19</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.827</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.008, 94.354%; tC2Q: 0.180, 5.646%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 25.434%; route: 1.536, 74.566%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.437</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_29</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.790</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>5.970</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1694</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>8.969</td>
<td>2.999</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL85[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_29/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>4.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>4.712</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>6.249</td>
<td>1.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL85[A]</td>
<td>OSER4_MEM_29/FCLK</td>
</tr>
<tr>
<td>6.284</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_29</td>
</tr>
<tr>
<td>6.437</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL85[A]</td>
<td>OSER4_MEM_29</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.459</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.999, 94.339%; tC2Q: 0.180, 5.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 9.218%; route: 1.536, 90.782%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.437</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_31</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.790</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>5.970</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1694</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>8.970</td>
<td>3.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL67[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_31/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>4.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>4.712</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>6.249</td>
<td>1.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL67[A]</td>
<td>OSER4_MEM_31/FCLK</td>
</tr>
<tr>
<td>6.284</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_31</td>
</tr>
<tr>
<td>6.437</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL67[A]</td>
<td>OSER4_MEM_31</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.459</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.000, 94.340%; tC2Q: 0.180, 5.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 9.218%; route: 1.536, 90.782%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.975</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.437</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_33</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.790</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>5.970</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1694</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>8.975</td>
<td>3.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL67[B]</td>
<td style=" font-weight:bold;">OSER4_MEM_33/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>4.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>4.712</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>6.249</td>
<td>1.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL67[B]</td>
<td>OSER4_MEM_33/FCLK</td>
</tr>
<tr>
<td>6.284</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_33</td>
</tr>
<tr>
<td>6.437</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL67[B]</td>
<td>OSER4_MEM_33</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.459</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.005, 94.349%; tC2Q: 0.180, 5.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 9.218%; route: 1.536, 90.782%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.975</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.437</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_13</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.790</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>5.970</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1694</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>8.975</td>
<td>3.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL103[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_13/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>4.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>4.712</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>6.249</td>
<td>1.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL103[A]</td>
<td>OSER4_MEM_13/FCLK</td>
</tr>
<tr>
<td>6.284</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_13</td>
</tr>
<tr>
<td>6.437</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL103[A]</td>
<td>OSER4_MEM_13</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.459</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.005, 94.349%; tC2Q: 0.180, 5.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 9.218%; route: 1.536, 90.782%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.437</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_16</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.790</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>5.970</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1694</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>8.976</td>
<td>3.006</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL101[B]</td>
<td style=" font-weight:bold;">OSER4_MEM_16/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>4.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>4.712</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>6.249</td>
<td>1.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL101[B]</td>
<td>OSER4_MEM_16/FCLK</td>
</tr>
<tr>
<td>6.284</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_16</td>
</tr>
<tr>
<td>6.437</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL101[B]</td>
<td>OSER4_MEM_16</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.459</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.006, 94.351%; tC2Q: 0.180, 5.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 9.218%; route: 1.536, 90.782%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.437</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_19</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.790</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>5.970</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1694</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>8.978</td>
<td>3.008</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL105[B]</td>
<td style=" font-weight:bold;">OSER4_MEM_19/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>4.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>4.712</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>6.249</td>
<td>1.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL105[B]</td>
<td>OSER4_MEM_19/FCLK</td>
</tr>
<tr>
<td>6.284</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_19</td>
</tr>
<tr>
<td>6.437</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL105[B]</td>
<td>OSER4_MEM_19</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.459</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.008, 94.354%; tC2Q: 0.180, 5.646%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 9.218%; route: 1.536, 90.782%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.042</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.936</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_19</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.790</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>5.970</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1694</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>8.978</td>
<td>3.008</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL105[B]</td>
<td style=" font-weight:bold;">OSER4_MEM_19/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.783</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL105[B]</td>
<td>OSER4_MEM_19/PCLK</td>
</tr>
<tr>
<td>5.936</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL105[B]</td>
<td>OSER4_MEM_19</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.008, 94.354%; tC2Q: 0.180, 5.646%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.227, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.924</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_29</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.790</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>5.970</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1694</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>8.969</td>
<td>2.999</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL85[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_29/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.771</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL85[A]</td>
<td>OSER4_MEM_29/PCLK</td>
</tr>
<tr>
<td>5.924</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL85[A]</td>
<td>OSER4_MEM_29</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.999, 94.339%; tC2Q: 0.180, 5.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.215, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.924</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_31</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.790</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>5.970</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1694</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>8.970</td>
<td>3.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL67[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_31/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.771</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL67[A]</td>
<td>OSER4_MEM_31/PCLK</td>
</tr>
<tr>
<td>5.924</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL67[A]</td>
<td>OSER4_MEM_31</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.000, 94.340%; tC2Q: 0.180, 5.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.215, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.975</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.929</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_33</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.790</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>5.970</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1694</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>8.975</td>
<td>3.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL67[B]</td>
<td style=" font-weight:bold;">OSER4_MEM_33/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.776</td>
<td>1.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL67[B]</td>
<td>OSER4_MEM_33/PCLK</td>
</tr>
<tr>
<td>5.929</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL67[B]</td>
<td>OSER4_MEM_33</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.005, 94.349%; tC2Q: 0.180, 5.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.220, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.975</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.924</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_13</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.790</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>5.970</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1694</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>8.975</td>
<td>3.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL103[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_13/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.771</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL103[A]</td>
<td>OSER4_MEM_13/PCLK</td>
</tr>
<tr>
<td>5.924</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL103[A]</td>
<td>OSER4_MEM_13</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.005, 94.349%; tC2Q: 0.180, 5.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.215, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.057</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.919</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_16</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.790</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>5.970</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1694</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>8.976</td>
<td>3.006</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL101[B]</td>
<td style=" font-weight:bold;">OSER4_MEM_16/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.766</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL101[B]</td>
<td>OSER4_MEM_16/PCLK</td>
</tr>
<tr>
<td>5.919</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL101[B]</td>
<td>OSER4_MEM_16</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.006, 94.351%; tC2Q: 0.180, 5.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.210, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.824</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_29</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.790</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>5.970</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1694</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>8.969</td>
<td>2.999</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL85[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_29/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.000</td>
<td>-5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>-0.444</td>
<td>4.556</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>-0.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>-0.282</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>1.570</td>
<td>1.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R91C0</td>
<td>DQS_2/FCLK</td>
</tr>
<tr>
<td>1.959</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R91C0</td>
<td>DQS_2/DQSW270</td>
</tr>
<tr>
<td>1.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL85[A]</td>
<td>OSER4_MEM_29/TCLK</td>
</tr>
<tr>
<td>1.994</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_29</td>
</tr>
<tr>
<td>2.145</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL85[A]</td>
<td>OSER4_MEM_29</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.169</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.999, 94.339%; tC2Q: 0.180, 5.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 22.931%; route: 1.852, 77.069%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_31</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.790</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>5.970</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1694</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>8.970</td>
<td>3.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL67[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_31/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.000</td>
<td>-5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>-0.444</td>
<td>4.556</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>-0.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>-0.282</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>1.570</td>
<td>1.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C0</td>
<td>DQS_3/FCLK</td>
</tr>
<tr>
<td>1.959</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R64C0</td>
<td>DQS_3/DQSW270</td>
</tr>
<tr>
<td>1.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL67[A]</td>
<td>OSER4_MEM_31/TCLK</td>
</tr>
<tr>
<td>1.994</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_31</td>
</tr>
<tr>
<td>2.145</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL67[A]</td>
<td>OSER4_MEM_31</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.169</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.000, 94.340%; tC2Q: 0.180, 5.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 22.931%; route: 1.852, 77.069%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.830</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.975</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_33</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.790</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>5.970</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1694</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>8.975</td>
<td>3.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL67[B]</td>
<td style=" font-weight:bold;">OSER4_MEM_33/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.000</td>
<td>-5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>-0.444</td>
<td>4.556</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>-0.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>-0.282</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>1.570</td>
<td>1.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C0</td>
<td>DQS_3/FCLK</td>
</tr>
<tr>
<td>1.959</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R64C0</td>
<td>DQS_3/DQSW270</td>
</tr>
<tr>
<td>1.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL67[B]</td>
<td>OSER4_MEM_33/TCLK</td>
</tr>
<tr>
<td>1.994</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_33</td>
</tr>
<tr>
<td>2.145</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL67[B]</td>
<td>OSER4_MEM_33</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.169</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.005, 94.349%; tC2Q: 0.180, 5.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 22.931%; route: 1.852, 77.069%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.830</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.975</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_13</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.790</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>5.970</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1694</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>8.975</td>
<td>3.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL103[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_13/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.000</td>
<td>-5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>-0.444</td>
<td>4.556</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>-0.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>-0.282</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>1.570</td>
<td>1.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R100C0</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>1.959</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R100C0</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>1.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL103[A]</td>
<td>OSER4_MEM_13/TCLK</td>
</tr>
<tr>
<td>1.994</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_13</td>
</tr>
<tr>
<td>2.145</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL103[A]</td>
<td>OSER4_MEM_13</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.169</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.005, 94.349%; tC2Q: 0.180, 5.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 22.931%; route: 1.852, 77.069%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.831</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_16</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>3973</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.790</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C66[0][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>5.970</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1694</td>
<td>R47C66[0][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>8.976</td>
<td>3.006</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL101[B]</td>
<td style=" font-weight:bold;">OSER4_MEM_16/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.000</td>
<td>-5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>-0.444</td>
<td>4.556</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT1</td>
</tr>
<tr>
<td>-0.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCE/CLKIN</td>
</tr>
<tr>
<td>-0.282</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>103</td>
<td>-</td>
<td>DHCE/CLKOUT</td>
</tr>
<tr>
<td>1.570</td>
<td>1.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R100C0</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>1.959</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R100C0</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>1.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL101[B]</td>
<td>OSER4_MEM_16/TCLK</td>
</tr>
<tr>
<td>1.994</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_16</td>
</tr>
<tr>
<td>2.145</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL101[B]</td>
<td>OSER4_MEM_16</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.169</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.006, 94.351%; tC2Q: 0.180, 5.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 22.931%; route: 1.852, 77.069%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.563</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.813</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>main_crg_por_count_1_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>15.471</td>
<td>4.783</td>
<td>tNET</td>
<td>FF</td>
<td>main_crg_por_count_1_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>23.284</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>main_crg_por_count_1_s2/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.563</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.813</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>main_crg_por_count_3_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>15.471</td>
<td>4.783</td>
<td>tNET</td>
<td>FF</td>
<td>main_crg_por_count_3_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>23.284</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>main_crg_por_count_3_s2/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.563</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.813</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>main_crg_por_count_5_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>15.471</td>
<td>4.783</td>
<td>tNET</td>
<td>FF</td>
<td>main_crg_por_count_5_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>23.284</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>main_crg_por_count_5_s2/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.563</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.813</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>main_crg_por_count_6_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>15.471</td>
<td>4.783</td>
<td>tNET</td>
<td>FF</td>
<td>main_crg_por_count_6_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>23.284</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>main_crg_por_count_6_s2/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.563</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.813</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>main_crg_por_count_4_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>15.471</td>
<td>4.783</td>
<td>tNET</td>
<td>FF</td>
<td>main_crg_por_count_4_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>23.284</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>main_crg_por_count_4_s2/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.563</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.813</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>main_crg_por_count_2_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>15.471</td>
<td>4.783</td>
<td>tNET</td>
<td>FF</td>
<td>main_crg_por_count_2_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>23.284</td>
<td>2.608</td>
<td>tNET</td>
<td>RR</td>
<td>main_crg_por_count_2_s2/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.565</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.815</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>main_crg_por_count_0_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>15.456</td>
<td>4.768</td>
<td>tNET</td>
<td>FF</td>
<td>main_crg_por_count_0_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>23.271</td>
<td>2.595</td>
<td>tNET</td>
<td>RR</td>
<td>main_crg_por_count_0_s2/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.565</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.815</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>builder_multiregimpl1_regs1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>15.459</td>
<td>4.772</td>
<td>tNET</td>
<td>FF</td>
<td>builder_multiregimpl1_regs1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>23.274</td>
<td>2.599</td>
<td>tNET</td>
<td>RR</td>
<td>builder_multiregimpl1_regs1_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.565</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.815</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>builder_multiregimpl1_regs0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>15.459</td>
<td>4.772</td>
<td>tNET</td>
<td>FF</td>
<td>builder_multiregimpl1_regs0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>23.274</td>
<td>2.599</td>
<td>tNET</td>
<td>RR</td>
<td>builder_multiregimpl1_regs0_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.566</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.816</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>main_crg_por_count_6_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>5.989</td>
<td>5.307</td>
<td>tNET</td>
<td>RR</td>
<td>main_crg_por_count_6_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>13.806</td>
<td>3.128</td>
<td>tNET</td>
<td>FF</td>
<td>main_crg_por_count_6_s2/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3973</td>
<td>main_crg_clkout0</td>
<td>-3.121</td>
<td>2.759</td>
</tr>
<tr>
<td>1694</td>
<td>sys_rst</td>
<td>-1.403</td>
<td>6.437</td>
</tr>
<tr>
<td>882</td>
<td>main_basesoc_sdram_storage[0]</td>
<td>9.991</td>
<td>5.631</td>
</tr>
<tr>
<td>293</td>
<td>n19216_6</td>
<td>1.276</td>
<td>7.316</td>
</tr>
<tr>
<td>257</td>
<td>builder_new_master_rdata_valid13</td>
<td>9.875</td>
<td>4.880</td>
</tr>
<tr>
<td>256</td>
<td>main_gw5ddrphy_rddata_en_tappeddelayline12</td>
<td>13.436</td>
<td>5.642</td>
</tr>
<tr>
<td>175</td>
<td>decode_to_execute_PC_31_6</td>
<td>1.276</td>
<td>6.146</td>
</tr>
<tr>
<td>172</td>
<td>builder_rhs_array_muxed0[0]</td>
<td>4.541</td>
<td>5.115</td>
</tr>
<tr>
<td>154</td>
<td>memory_to_writeBack_INSTRUCTION_29_6</td>
<td>1.276</td>
<td>5.778</td>
</tr>
<tr>
<td>148</td>
<td>main_gw5ddrphy_wrdata_en_tappeddelayline3</td>
<td>9.326</td>
<td>6.179</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R49C65</td>
<td>77.78%</td>
</tr>
<tr>
<td>R48C96</td>
<td>75.00%</td>
</tr>
<tr>
<td>R49C67</td>
<td>75.00%</td>
</tr>
<tr>
<td>R49C71</td>
<td>75.00%</td>
</tr>
<tr>
<td>R49C97</td>
<td>75.00%</td>
</tr>
<tr>
<td>R57C119</td>
<td>75.00%</td>
</tr>
<tr>
<td>R58C87</td>
<td>75.00%</td>
</tr>
<tr>
<td>R49C74</td>
<td>73.61%</td>
</tr>
<tr>
<td>R56C121</td>
<td>73.61%</td>
</tr>
<tr>
<td>R54C115</td>
<td>73.61%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk50 -period 20.0 [get_ports {clk50}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
