<dec f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='755' type='bool llvm::PPCTargetLowering::SelectAddressEVXRegReg(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; Index, llvm::SelectionDAG &amp; DAG) const'/>
<doc f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='753'>/// SelectAddressEVXRegReg - Given the specified addressed, check to see if
    /// it can be more efficiently represented as [r+imm].</doc>
<def f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='2429' ll='2443' type='bool llvm::PPCTargetLowering::SelectAddressEVXRegReg(llvm::SDValue N, llvm::SDValue &amp; Base, llvm::SDValue &amp; Index, llvm::SelectionDAG &amp; DAG) const'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='2477' u='c' c='_ZNK4llvm17PPCTargetLowering19SelectAddressRegRegENS_7SDValueERS1_S2_RNS_12SelectionDAGENS_10MaybeAlignE'/>
<doc f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='2427'>/// SelectAddressEVXRegReg - Given the specified address, check to see if it can
/// be represented as an indexed [r+r] operation.</doc>
