

================================================================
== Vitis HLS Report for 'deAes_return_Pipeline_addRoundKey_label0'
================================================================
* Date:           Fri Jun 17 13:15:27 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  40.00 ns|  1.588 ns|    10.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.720 us|  0.720 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- addRoundKey_label0  |       16|       16|         4|          4|          1|     4|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 4, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_5 = alloca i32 1"   --->   Operation 7 'alloca' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %i_5"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZL17convertToIntArrayPcPA4_i.exit"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = load i3 %i_5" [src/aes.cpp:174]   --->   Operation 10 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.58ns)   --->   "%icmp_ln174 = icmp_eq  i3 %i, i3 4" [src/aes.cpp:174]   --->   Operation 12 'icmp' 'icmp_ln174' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.67ns)   --->   "%add_ln174 = add i3 %i, i3 1" [src/aes.cpp:174]   --->   Operation 14 'add' 'add_ln174' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %icmp_ln174, void %.split22, void %_ZL11addRoundKeyPA4_iiPi.exit.preheader.exitStub" [src/aes.cpp:174]   --->   Operation 15 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_5_cast95 = zext i3 %i" [src/aes.cpp:174]   --->   Operation 16 'zext' 'i_5_cast95' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%cArray_addr_1 = getelementptr i32 %cArray, i64 0, i64 %i_5_cast95" [src/aes.cpp:179]   --->   Operation 17 'getelementptr' 'cArray_addr_1' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.12ns)   --->   "%xor_ln179_5 = xor i3 %i, i3 4" [src/aes.cpp:179]   --->   Operation 18 'xor' 'xor_ln179_5' <Predicate = (!icmp_ln174)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln179_3 = zext i3 %xor_ln179_5" [src/aes.cpp:179]   --->   Operation 19 'zext' 'zext_ln179_3' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%cArray_addr_2 = getelementptr i32 %cArray, i64 0, i64 %zext_ln179_3" [src/aes.cpp:179]   --->   Operation 20 'getelementptr' 'cArray_addr_2' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 5, i3 %i" [src/aes.cpp:176]   --->   Operation 21 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i6 %or_ln" [src/aes.cpp:176]   --->   Operation 22 'zext' 'zext_ln176' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%w_addr = getelementptr i32 %w, i64 0, i64 %zext_ln176" [src/aes.cpp:176]   --->   Operation 23 'getelementptr' 'w_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.23ns)   --->   "%w_load = load i6 %w_addr" [src/aes.cpp:176]   --->   Operation 24 'load' 'w_load' <Predicate = (!icmp_ln174)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_1 : Operation 25 [2/2] (0.67ns)   --->   "%cArray_load = load i4 %cArray_addr_1" [src/aes.cpp:179]   --->   Operation 25 'load' 'cArray_load' <Predicate = (!icmp_ln174)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 26 [2/2] (0.67ns)   --->   "%cArray_load_1 = load i4 %cArray_addr_2" [src/aes.cpp:179]   --->   Operation 26 'load' 'cArray_load_1' <Predicate = (!icmp_ln174)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln174 = store i3 %add_ln174, i3 %i_5" [src/aes.cpp:174]   --->   Operation 27 'store' 'store_ln174' <Predicate = (!icmp_ln174)> <Delay = 0.42>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = (icmp_ln174)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.58>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 1, i3 %i" [src/aes.cpp:179]   --->   Operation 28 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%cArray_addr_4 = getelementptr i32 %cArray, i64 0, i64 %tmp_s" [src/aes.cpp:179]   --->   Operation 29 'getelementptr' 'cArray_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln179 = sext i3 %xor_ln179_5" [src/aes.cpp:179]   --->   Operation 30 'sext' 'sext_ln179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln179_4 = zext i4 %sext_ln179" [src/aes.cpp:179]   --->   Operation 31 'zext' 'zext_ln179_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%cArray_addr_5 = getelementptr i32 %cArray, i64 0, i64 %zext_ln179_4" [src/aes.cpp:179]   --->   Operation 32 'getelementptr' 'cArray_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/2] (1.23ns)   --->   "%w_load = load i6 %w_addr" [src/aes.cpp:176]   --->   Operation 33 'load' 'w_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty_123 = trunc i32 %w_load" [src/aes.cpp:176]   --->   Operation 34 'trunc' 'empty_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load, i32 24, i32 31" [src/aes.cpp:95]   --->   Operation 35 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i8 %lshr_ln" [src/aes.cpp:95]   --->   Operation 36 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load, i32 16, i32 23" [src/aes.cpp:97]   --->   Operation 37 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i8 %lshr_ln3" [src/aes.cpp:99]   --->   Operation 38 'zext' 'zext_ln99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w_load, i32 8, i32 15" [src/aes.cpp:99]   --->   Operation 39 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/2] (0.67ns)   --->   "%cArray_load = load i4 %cArray_addr_1" [src/aes.cpp:179]   --->   Operation 40 'load' 'cArray_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 41 [1/1] (0.35ns)   --->   "%xor_ln179 = xor i32 %cArray_load, i32 %zext_ln95" [src/aes.cpp:179]   --->   Operation 41 'xor' 'xor_ln179' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/2] (0.67ns)   --->   "%cArray_load_1 = load i4 %cArray_addr_2" [src/aes.cpp:179]   --->   Operation 42 'load' 'cArray_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 43 [1/1] (0.35ns)   --->   "%xor_ln179_1 = xor i32 %cArray_load_1, i32 %zext_ln99" [src/aes.cpp:179]   --->   Operation 43 'xor' 'xor_ln179_1' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [2/2] (0.67ns)   --->   "%cArray_load_2 = load i4 %cArray_addr_4" [src/aes.cpp:179]   --->   Operation 44 'load' 'cArray_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 45 [2/2] (0.67ns)   --->   "%cArray_load_3 = load i4 %cArray_addr_5" [src/aes.cpp:179]   --->   Operation 45 'load' 'cArray_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 1.02>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i8 %lshr_ln4" [src/aes.cpp:101]   --->   Operation 46 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i8 %empty_123" [src/aes.cpp:179]   --->   Operation 47 'zext' 'zext_ln179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.67ns)   --->   "%store_ln179 = store i32 %xor_ln179, i4 %cArray_addr_1" [src/aes.cpp:179]   --->   Operation 48 'store' 'store_ln179' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 49 [1/1] (0.67ns)   --->   "%store_ln179 = store i32 %xor_ln179_1, i4 %cArray_addr_2" [src/aes.cpp:179]   --->   Operation 49 'store' 'store_ln179' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 50 [1/2] (0.67ns)   --->   "%cArray_load_2 = load i4 %cArray_addr_4" [src/aes.cpp:179]   --->   Operation 50 'load' 'cArray_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 51 [1/1] (0.35ns)   --->   "%xor_ln179_2 = xor i32 %cArray_load_2, i32 %zext_ln101" [src/aes.cpp:179]   --->   Operation 51 'xor' 'xor_ln179_2' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/2] (0.67ns)   --->   "%cArray_load_3 = load i4 %cArray_addr_5" [src/aes.cpp:179]   --->   Operation 52 'load' 'cArray_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 53 [1/1] (0.35ns)   --->   "%xor_ln179_3 = xor i32 %cArray_load_3, i32 %zext_ln179" [src/aes.cpp:179]   --->   Operation 53 'xor' 'xor_ln179_3' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 0.67>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln173 = specloopname void @_ssdm_op_SpecLoopName, void @empty_62" [src/aes.cpp:173]   --->   Operation 54 'specloopname' 'specloopname_ln173' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.67ns)   --->   "%store_ln179 = store i32 %xor_ln179_2, i4 %cArray_addr_4" [src/aes.cpp:179]   --->   Operation 55 'store' 'store_ln179' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 56 [1/1] (0.67ns)   --->   "%store_ln179 = store i32 %xor_ln179_3, i4 %cArray_addr_5" [src/aes.cpp:179]   --->   Operation 56 'store' 'store_ln179' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZL17convertToIntArrayPcPA4_i.exit"   --->   Operation 57 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40ns, clock uncertainty: 10.8ns.

 <State 1>: 1.24ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('i', src/aes.cpp:174) on local variable 'i' [7]  (0 ns)
	'getelementptr' operation ('w_addr', src/aes.cpp:176) [27]  (0 ns)
	'load' operation ('num', src/aes.cpp:176) on array 'w' [28]  (1.24 ns)

 <State 2>: 1.59ns
The critical path consists of the following:
	'load' operation ('num', src/aes.cpp:176) on array 'w' [28]  (1.24 ns)
	'xor' operation ('xor_ln179', src/aes.cpp:179) [38]  (0.351 ns)

 <State 3>: 1.03ns
The critical path consists of the following:
	'load' operation ('cArray_load_2', src/aes.cpp:179) on array 'cArray' [43]  (0.677 ns)
	'xor' operation ('xor_ln179_2', src/aes.cpp:179) [44]  (0.351 ns)

 <State 4>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln179', src/aes.cpp:179) of variable 'xor_ln179_2', src/aes.cpp:179 on array 'cArray' [45]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
