<?xml version="1.0" encoding="UTF-8"?>
<module name="vsl: group8 memory_array_write_test schematic vl: hspice hspiceD schematic spice veriloga">
    <scope name="Instance">
        <forward>
            <mapping dst="xi30" src="I30"/>
            <mapping dst="v27" src="V27"/>
            <mapping dst="v11" src="V11"/>
            <mapping dst="xi1" src="I1"/>
            <mapping dst="xi2" src="I2"/>
            <mapping dst="xi3" src="I3"/>
            <mapping dst="v25" src="V25"/>
            <mapping dst="v12" src="V12"/>
            <mapping dst="v31" src="V31"/>
            <mapping dst="v10" src="V10"/>
            <mapping dst="xi5" src="I5"/>
            <mapping dst="xi4" src="I4"/>
            <mapping dst="xi6" src="I6"/>
            <mapping dst="xi7" src="I7"/>
            <mapping dst="xi9" src="I9"/>
            <mapping dst="xi8" src="I8"/>
        </forward>
        <reverse>
            <mapping dst="I30" src="xi30"/>
            <mapping dst="I9" src="xi9"/>
            <mapping dst="V11" src="v11"/>
            <mapping dst="V12" src="v12"/>
            <mapping dst="V10" src="v10"/>
            <mapping dst="I1" src="xi1"/>
            <mapping dst="V31" src="v31"/>
            <mapping dst="I2" src="xi2"/>
            <mapping dst="I3" src="xi3"/>
            <mapping dst="I5" src="xi5"/>
            <mapping dst="V25" src="v25"/>
            <mapping dst="V27" src="v27"/>
            <mapping dst="I6" src="xi6"/>
            <mapping dst="I7" src="xi7"/>
            <mapping dst="I4" src="xi4"/>
            <mapping dst="I8" src="xi8"/>
        </reverse>
    </scope>
    <scope name="Net">
        <forward>
            <mapping dst="w5" src="W5"/>
            <mapping dst="w3" src="W3"/>
            <mapping dst="w4" src="W4"/>
            <mapping dst="w2" src="W2"/>
            <mapping dst="w1" src="W1"/>
            <mapping dst="w6" src="W6"/>
            <mapping dst="blbar" src="BLbar"/>
            <mapping dst="bl" src="BL"/>
        </forward>
        <reverse>
            <mapping dst="W6" src="w6"/>
            <mapping dst="BLbar" src="blbar"/>
            <mapping dst="W4" src="w4"/>
            <mapping dst="W5" src="w5"/>
            <mapping dst="W2" src="w2"/>
            <mapping dst="W1" src="w1"/>
            <mapping dst="W3" src="w3"/>
            <mapping dst="BL" src="bl"/>
        </reverse>
    </scope>
    <scope name="Terminal">
        <forward>
            <mapping dst="blbar" src="BLbar"/>
            <mapping dst="bl" src="BL"/>
        </forward>
        <reverse>
            <mapping dst="BLbar" src="blbar"/>
            <mapping dst="BL" src="bl"/>
        </reverse>
    </scope>
    <scope name="simInfo">
        <forward>
            <mapping dst="BL BLbar" src="&lt;unmappedTermOrder&gt;"/>
            <mapping dst="bl blbar" src="&lt;termOrder&gt;"/>
        </forward>
        <reverse>
            <mapping dst="&lt;unmappedTermOrder&gt;" src="BL BLbar"/>
            <mapping dst="&lt;termOrder&gt;" src="bl blbar"/>
        </reverse>
    </scope>
    <master_instances>
        <instance_header master="precharge_logic">
            <instance name="I30"/>
        </instance_header>
        <instance_header master="sram_6t">
            <instance name="I1"/>
            <instance name="I2"/>
            <instance name="I3"/>
            <instance name="I4"/>
            <instance name="I5"/>
            <instance name="I6"/>
            <instance name="I7"/>
            <instance name="I8"/>
        </instance_header>
        <instance_header master="static_row_decoder_3by8">
            <instance name="I9"/>
        </instance_header>
        <instance_header master="vdc">
            <instance name="V10"/>
            <instance name="V11"/>
            <instance name="V12"/>
            <instance name="V25"/>
        </instance_header>
        <instance_header master="vpulse">
            <instance name="V27"/>
            <instance name="V31"/>
        </instance_header>
    </master_instances>
</module>
