/*
 * TBM Register definitions for XRAM_CTRL 
 *
 * Copyright (c) 2021 Xilinx Inc.
 *
 * Autogenerated by xregtbm.py 2021-03-01.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
 * THE SOFTWARE.
 */

#define R_XRAM_CTRL_XRAM_ERR_CTRL	0x0
#define   XRAM_CTRL_XRAM_ERR_CTRL_UE_RES_WIDTH	1
#define   XRAM_CTRL_XRAM_ERR_CTRL_UE_RES_SHIFT	3
#define   XRAM_CTRL_XRAM_ERR_CTRL_UE_RES_MASK	0x8U
#define   XRAM_CTRL_XRAM_ERR_CTRL_PWR_ERR_RES_WIDTH	1
#define   XRAM_CTRL_XRAM_ERR_CTRL_PWR_ERR_RES_SHIFT	2
#define   XRAM_CTRL_XRAM_ERR_CTRL_PWR_ERR_RES_MASK	0x4U
#define   XRAM_CTRL_XRAM_ERR_CTRL_PZ_ERR_RES_WIDTH	1
#define   XRAM_CTRL_XRAM_ERR_CTRL_PZ_ERR_RES_SHIFT	1
#define   XRAM_CTRL_XRAM_ERR_CTRL_PZ_ERR_RES_MASK	0x2U
#define   XRAM_CTRL_XRAM_ERR_CTRL_APB_ERR_RES_WIDTH	1
#define   XRAM_CTRL_XRAM_ERR_CTRL_APB_ERR_RES_SHIFT	0
#define   XRAM_CTRL_XRAM_ERR_CTRL_APB_ERR_RES_MASK	0x1U

#define R_XRAM_CTRL_XRAM_ISR	0x4
#define   XRAM_CTRL_XRAM_ISR_UE_RMW_WIDTH	1
#define   XRAM_CTRL_XRAM_ISR_UE_RMW_SHIFT	10
#define   XRAM_CTRL_XRAM_ISR_UE_RMW_MASK	0x400U
#define   XRAM_CTRL_XRAM_ISR_FIX_BURST_WR_WIDTH	1
#define   XRAM_CTRL_XRAM_ISR_FIX_BURST_WR_SHIFT	9
#define   XRAM_CTRL_XRAM_ISR_FIX_BURST_WR_MASK	0x200U
#define   XRAM_CTRL_XRAM_ISR_FIX_BURST_RD_WIDTH	1
#define   XRAM_CTRL_XRAM_ISR_FIX_BURST_RD_SHIFT	8
#define   XRAM_CTRL_XRAM_ISR_FIX_BURST_RD_MASK	0x100U
#define   XRAM_CTRL_XRAM_ISR_ECC_UE_WIDTH	1
#define   XRAM_CTRL_XRAM_ISR_ECC_UE_SHIFT	7
#define   XRAM_CTRL_XRAM_ISR_ECC_UE_MASK	0x80U
#define   XRAM_CTRL_XRAM_ISR_ECC_CE_WIDTH	1
#define   XRAM_CTRL_XRAM_ISR_ECC_CE_SHIFT	6
#define   XRAM_CTRL_XRAM_ISR_ECC_CE_MASK	0x40U
#define   XRAM_CTRL_XRAM_ISR_LOCK_ERR_WR_WIDTH	1
#define   XRAM_CTRL_XRAM_ISR_LOCK_ERR_WR_SHIFT	5
#define   XRAM_CTRL_XRAM_ISR_LOCK_ERR_WR_MASK	0x20U
#define   XRAM_CTRL_XRAM_ISR_LOCK_ERR_RD_WIDTH	1
#define   XRAM_CTRL_XRAM_ISR_LOCK_ERR_RD_SHIFT	4
#define   XRAM_CTRL_XRAM_ISR_LOCK_ERR_RD_MASK	0x10U
#define   XRAM_CTRL_XRAM_ISR_INV_XRAM_WR_WIDTH	1
#define   XRAM_CTRL_XRAM_ISR_INV_XRAM_WR_SHIFT	3
#define   XRAM_CTRL_XRAM_ISR_INV_XRAM_WR_MASK	0x8U
#define   XRAM_CTRL_XRAM_ISR_INV_XRAM_RD_WIDTH	1
#define   XRAM_CTRL_XRAM_ISR_INV_XRAM_RD_SHIFT	2
#define   XRAM_CTRL_XRAM_ISR_INV_XRAM_RD_MASK	0x4U
#define   XRAM_CTRL_XRAM_ISR_PWR_DWN_WIDTH	1
#define   XRAM_CTRL_XRAM_ISR_PWR_DWN_SHIFT	1
#define   XRAM_CTRL_XRAM_ISR_PWR_DWN_MASK	0x2U
#define   XRAM_CTRL_XRAM_ISR_INV_APB_WIDTH	1
#define   XRAM_CTRL_XRAM_ISR_INV_APB_SHIFT	0
#define   XRAM_CTRL_XRAM_ISR_INV_APB_MASK	0x1U

#define R_XRAM_CTRL_XRAM_IMR	0x8
#define   XRAM_CTRL_XRAM_IMR_UE_RMW_WIDTH	1
#define   XRAM_CTRL_XRAM_IMR_UE_RMW_SHIFT	10
#define   XRAM_CTRL_XRAM_IMR_UE_RMW_MASK	0x400U
#define   XRAM_CTRL_XRAM_IMR_FIX_BURST_WR_WIDTH	1
#define   XRAM_CTRL_XRAM_IMR_FIX_BURST_WR_SHIFT	9
#define   XRAM_CTRL_XRAM_IMR_FIX_BURST_WR_MASK	0x200U
#define   XRAM_CTRL_XRAM_IMR_FIX_BURST_RD_WIDTH	1
#define   XRAM_CTRL_XRAM_IMR_FIX_BURST_RD_SHIFT	8
#define   XRAM_CTRL_XRAM_IMR_FIX_BURST_RD_MASK	0x100U
#define   XRAM_CTRL_XRAM_IMR_ECC_UE_WIDTH	1
#define   XRAM_CTRL_XRAM_IMR_ECC_UE_SHIFT	7
#define   XRAM_CTRL_XRAM_IMR_ECC_UE_MASK	0x80U
#define   XRAM_CTRL_XRAM_IMR_ECC_CE_WIDTH	1
#define   XRAM_CTRL_XRAM_IMR_ECC_CE_SHIFT	6
#define   XRAM_CTRL_XRAM_IMR_ECC_CE_MASK	0x40U
#define   XRAM_CTRL_XRAM_IMR_LOCK_ERR_WR_WIDTH	1
#define   XRAM_CTRL_XRAM_IMR_LOCK_ERR_WR_SHIFT	5
#define   XRAM_CTRL_XRAM_IMR_LOCK_ERR_WR_MASK	0x20U
#define   XRAM_CTRL_XRAM_IMR_LOCK_ERR_RD_WIDTH	1
#define   XRAM_CTRL_XRAM_IMR_LOCK_ERR_RD_SHIFT	4
#define   XRAM_CTRL_XRAM_IMR_LOCK_ERR_RD_MASK	0x10U
#define   XRAM_CTRL_XRAM_IMR_INV_XRAM_WR_WIDTH	1
#define   XRAM_CTRL_XRAM_IMR_INV_XRAM_WR_SHIFT	3
#define   XRAM_CTRL_XRAM_IMR_INV_XRAM_WR_MASK	0x8U
#define   XRAM_CTRL_XRAM_IMR_INV_XRAM_RD_WIDTH	1
#define   XRAM_CTRL_XRAM_IMR_INV_XRAM_RD_SHIFT	2
#define   XRAM_CTRL_XRAM_IMR_INV_XRAM_RD_MASK	0x4U
#define   XRAM_CTRL_XRAM_IMR_PWR_DWN_WIDTH	1
#define   XRAM_CTRL_XRAM_IMR_PWR_DWN_SHIFT	1
#define   XRAM_CTRL_XRAM_IMR_PWR_DWN_MASK	0x2U
#define   XRAM_CTRL_XRAM_IMR_INV_APB_WIDTH	1
#define   XRAM_CTRL_XRAM_IMR_INV_APB_SHIFT	0
#define   XRAM_CTRL_XRAM_IMR_INV_APB_MASK	0x1U

#define R_XRAM_CTRL_XRAM_IEN	0xc
#define   XRAM_CTRL_XRAM_IEN_UE_RMW_WIDTH	1
#define   XRAM_CTRL_XRAM_IEN_UE_RMW_SHIFT	10
#define   XRAM_CTRL_XRAM_IEN_UE_RMW_MASK	0x400U
#define   XRAM_CTRL_XRAM_IEN_FIX_BURST_WR_WIDTH	1
#define   XRAM_CTRL_XRAM_IEN_FIX_BURST_WR_SHIFT	9
#define   XRAM_CTRL_XRAM_IEN_FIX_BURST_WR_MASK	0x200U
#define   XRAM_CTRL_XRAM_IEN_FIX_BURST_RD_WIDTH	1
#define   XRAM_CTRL_XRAM_IEN_FIX_BURST_RD_SHIFT	8
#define   XRAM_CTRL_XRAM_IEN_FIX_BURST_RD_MASK	0x100U
#define   XRAM_CTRL_XRAM_IEN_ECC_UE_WIDTH	1
#define   XRAM_CTRL_XRAM_IEN_ECC_UE_SHIFT	7
#define   XRAM_CTRL_XRAM_IEN_ECC_UE_MASK	0x80U
#define   XRAM_CTRL_XRAM_IEN_ECC_CE_WIDTH	1
#define   XRAM_CTRL_XRAM_IEN_ECC_CE_SHIFT	6
#define   XRAM_CTRL_XRAM_IEN_ECC_CE_MASK	0x40U
#define   XRAM_CTRL_XRAM_IEN_LOCK_ERR_WR_WIDTH	1
#define   XRAM_CTRL_XRAM_IEN_LOCK_ERR_WR_SHIFT	5
#define   XRAM_CTRL_XRAM_IEN_LOCK_ERR_WR_MASK	0x20U
#define   XRAM_CTRL_XRAM_IEN_LOCK_ERR_RD_WIDTH	1
#define   XRAM_CTRL_XRAM_IEN_LOCK_ERR_RD_SHIFT	4
#define   XRAM_CTRL_XRAM_IEN_LOCK_ERR_RD_MASK	0x10U
#define   XRAM_CTRL_XRAM_IEN_INV_XRAM_WR_WIDTH	1
#define   XRAM_CTRL_XRAM_IEN_INV_XRAM_WR_SHIFT	3
#define   XRAM_CTRL_XRAM_IEN_INV_XRAM_WR_MASK	0x8U
#define   XRAM_CTRL_XRAM_IEN_INV_XRAM_RD_WIDTH	1
#define   XRAM_CTRL_XRAM_IEN_INV_XRAM_RD_SHIFT	2
#define   XRAM_CTRL_XRAM_IEN_INV_XRAM_RD_MASK	0x4U
#define   XRAM_CTRL_XRAM_IEN_PWR_DWN_WIDTH	1
#define   XRAM_CTRL_XRAM_IEN_PWR_DWN_SHIFT	1
#define   XRAM_CTRL_XRAM_IEN_PWR_DWN_MASK	0x2U
#define   XRAM_CTRL_XRAM_IEN_INV_APB_WIDTH	1
#define   XRAM_CTRL_XRAM_IEN_INV_APB_SHIFT	0
#define   XRAM_CTRL_XRAM_IEN_INV_APB_MASK	0x1U

#define R_XRAM_CTRL_XRAM_IDS	0x10
#define   XRAM_CTRL_XRAM_IDS_UE_RMW_WIDTH	1
#define   XRAM_CTRL_XRAM_IDS_UE_RMW_SHIFT	10
#define   XRAM_CTRL_XRAM_IDS_UE_RMW_MASK	0x400U
#define   XRAM_CTRL_XRAM_IDS_FIX_BURST_WR_WIDTH	1
#define   XRAM_CTRL_XRAM_IDS_FIX_BURST_WR_SHIFT	9
#define   XRAM_CTRL_XRAM_IDS_FIX_BURST_WR_MASK	0x200U
#define   XRAM_CTRL_XRAM_IDS_FIX_BURST_RD_WIDTH	1
#define   XRAM_CTRL_XRAM_IDS_FIX_BURST_RD_SHIFT	8
#define   XRAM_CTRL_XRAM_IDS_FIX_BURST_RD_MASK	0x100U
#define   XRAM_CTRL_XRAM_IDS_ECC_UE_WIDTH	1
#define   XRAM_CTRL_XRAM_IDS_ECC_UE_SHIFT	7
#define   XRAM_CTRL_XRAM_IDS_ECC_UE_MASK	0x80U
#define   XRAM_CTRL_XRAM_IDS_ECC_CE_WIDTH	1
#define   XRAM_CTRL_XRAM_IDS_ECC_CE_SHIFT	6
#define   XRAM_CTRL_XRAM_IDS_ECC_CE_MASK	0x40U
#define   XRAM_CTRL_XRAM_IDS_LOCK_ERR_WR_WIDTH	1
#define   XRAM_CTRL_XRAM_IDS_LOCK_ERR_WR_SHIFT	5
#define   XRAM_CTRL_XRAM_IDS_LOCK_ERR_WR_MASK	0x20U
#define   XRAM_CTRL_XRAM_IDS_LOCK_ERR_RD_WIDTH	1
#define   XRAM_CTRL_XRAM_IDS_LOCK_ERR_RD_SHIFT	4
#define   XRAM_CTRL_XRAM_IDS_LOCK_ERR_RD_MASK	0x10U
#define   XRAM_CTRL_XRAM_IDS_INV_XRAM_WR_WIDTH	1
#define   XRAM_CTRL_XRAM_IDS_INV_XRAM_WR_SHIFT	3
#define   XRAM_CTRL_XRAM_IDS_INV_XRAM_WR_MASK	0x8U
#define   XRAM_CTRL_XRAM_IDS_INV_XRAM_RD_WIDTH	1
#define   XRAM_CTRL_XRAM_IDS_INV_XRAM_RD_SHIFT	2
#define   XRAM_CTRL_XRAM_IDS_INV_XRAM_RD_MASK	0x4U
#define   XRAM_CTRL_XRAM_IDS_PWR_DWN_WIDTH	1
#define   XRAM_CTRL_XRAM_IDS_PWR_DWN_SHIFT	1
#define   XRAM_CTRL_XRAM_IDS_PWR_DWN_MASK	0x2U
#define   XRAM_CTRL_XRAM_IDS_INV_APB_WIDTH	1
#define   XRAM_CTRL_XRAM_IDS_INV_APB_SHIFT	0
#define   XRAM_CTRL_XRAM_IDS_INV_APB_MASK	0x1U

#define R_XRAM_CTRL_XRAM_ECC_CNTL	0x14
#define   XRAM_CTRL_XRAM_ECC_CNTL_FI_MODE_WIDTH	1
#define   XRAM_CTRL_XRAM_ECC_CNTL_FI_MODE_SHIFT	2
#define   XRAM_CTRL_XRAM_ECC_CNTL_FI_MODE_MASK	0x4U
#define   XRAM_CTRL_XRAM_ECC_CNTL_DET_ONLY_WIDTH	1
#define   XRAM_CTRL_XRAM_ECC_CNTL_DET_ONLY_SHIFT	1
#define   XRAM_CTRL_XRAM_ECC_CNTL_DET_ONLY_MASK	0x2U
#define   XRAM_CTRL_XRAM_ECC_CNTL_ECC_ON_OFF_WIDTH	1
#define   XRAM_CTRL_XRAM_ECC_CNTL_ECC_ON_OFF_SHIFT	0
#define   XRAM_CTRL_XRAM_ECC_CNTL_ECC_ON_OFF_MASK	0x1U

#define R_XRAM_CTRL_XRAM_CLR_EXE	0x18
#define   XRAM_CTRL_XRAM_CLR_EXE_MON_7_WIDTH	1
#define   XRAM_CTRL_XRAM_CLR_EXE_MON_7_SHIFT	7
#define   XRAM_CTRL_XRAM_CLR_EXE_MON_7_MASK	0x80U
#define   XRAM_CTRL_XRAM_CLR_EXE_MON_6_WIDTH	1
#define   XRAM_CTRL_XRAM_CLR_EXE_MON_6_SHIFT	6
#define   XRAM_CTRL_XRAM_CLR_EXE_MON_6_MASK	0x40U
#define   XRAM_CTRL_XRAM_CLR_EXE_MON_5_WIDTH	1
#define   XRAM_CTRL_XRAM_CLR_EXE_MON_5_SHIFT	5
#define   XRAM_CTRL_XRAM_CLR_EXE_MON_5_MASK	0x20U
#define   XRAM_CTRL_XRAM_CLR_EXE_MON_4_WIDTH	1
#define   XRAM_CTRL_XRAM_CLR_EXE_MON_4_SHIFT	4
#define   XRAM_CTRL_XRAM_CLR_EXE_MON_4_MASK	0x10U
#define   XRAM_CTRL_XRAM_CLR_EXE_MON_3_WIDTH	1
#define   XRAM_CTRL_XRAM_CLR_EXE_MON_3_SHIFT	3
#define   XRAM_CTRL_XRAM_CLR_EXE_MON_3_MASK	0x8U
#define   XRAM_CTRL_XRAM_CLR_EXE_MON_2_WIDTH	1
#define   XRAM_CTRL_XRAM_CLR_EXE_MON_2_SHIFT	2
#define   XRAM_CTRL_XRAM_CLR_EXE_MON_2_MASK	0x4U
#define   XRAM_CTRL_XRAM_CLR_EXE_MON_1_WIDTH	1
#define   XRAM_CTRL_XRAM_CLR_EXE_MON_1_SHIFT	1
#define   XRAM_CTRL_XRAM_CLR_EXE_MON_1_MASK	0x2U
#define   XRAM_CTRL_XRAM_CLR_EXE_MON_0_WIDTH	1
#define   XRAM_CTRL_XRAM_CLR_EXE_MON_0_SHIFT	0
#define   XRAM_CTRL_XRAM_CLR_EXE_MON_0_MASK	0x1U

#define R_XRAM_CTRL_XRAM_CE_FFA	0x1c
#define   XRAM_CTRL_XRAM_CE_FFA_ADDR_WIDTH	20
#define   XRAM_CTRL_XRAM_CE_FFA_ADDR_SHIFT	0
#define   XRAM_CTRL_XRAM_CE_FFA_ADDR_MASK	0xfffffU

#define R_XRAM_CTRL_XRAM_CE_FFD0	0x20
#define   XRAM_CTRL_XRAM_CE_FFD0_DATA_WIDTH	32
#define   XRAM_CTRL_XRAM_CE_FFD0_DATA_SHIFT	0
#define   XRAM_CTRL_XRAM_CE_FFD0_DATA_MASK	0xffffffffU

#define R_XRAM_CTRL_XRAM_CE_FFD1	0x24
#define   XRAM_CTRL_XRAM_CE_FFD1_DATA_WIDTH	32
#define   XRAM_CTRL_XRAM_CE_FFD1_DATA_SHIFT	0
#define   XRAM_CTRL_XRAM_CE_FFD1_DATA_MASK	0xffffffffU

#define R_XRAM_CTRL_XRAM_CE_FFD2	0x28
#define   XRAM_CTRL_XRAM_CE_FFD2_DATA_WIDTH	32
#define   XRAM_CTRL_XRAM_CE_FFD2_DATA_SHIFT	0
#define   XRAM_CTRL_XRAM_CE_FFD2_DATA_MASK	0xffffffffU

#define R_XRAM_CTRL_XRAM_CE_FFD3	0x2c
#define   XRAM_CTRL_XRAM_CE_FFD3_DATA_WIDTH	32
#define   XRAM_CTRL_XRAM_CE_FFD3_DATA_SHIFT	0
#define   XRAM_CTRL_XRAM_CE_FFD3_DATA_MASK	0xffffffffU

#define R_XRAM_CTRL_XRAM_CE_FFE	0x30
#define   XRAM_CTRL_XRAM_CE_FFE_SYNDROME_WIDTH	16
#define   XRAM_CTRL_XRAM_CE_FFE_SYNDROME_SHIFT	0
#define   XRAM_CTRL_XRAM_CE_FFE_SYNDROME_MASK	0xffffU

#define R_XRAM_CTRL_XRAM_UE_FFA	0x34
#define   XRAM_CTRL_XRAM_UE_FFA_ADDR_WIDTH	20
#define   XRAM_CTRL_XRAM_UE_FFA_ADDR_SHIFT	0
#define   XRAM_CTRL_XRAM_UE_FFA_ADDR_MASK	0xfffffU

#define R_XRAM_CTRL_XRAM_UE_FFD0	0x38
#define   XRAM_CTRL_XRAM_UE_FFD0_DATA_WIDTH	32
#define   XRAM_CTRL_XRAM_UE_FFD0_DATA_SHIFT	0
#define   XRAM_CTRL_XRAM_UE_FFD0_DATA_MASK	0xffffffffU

#define R_XRAM_CTRL_XRAM_UE_FFD1	0x3c
#define   XRAM_CTRL_XRAM_UE_FFD1_DATA_WIDTH	32
#define   XRAM_CTRL_XRAM_UE_FFD1_DATA_SHIFT	0
#define   XRAM_CTRL_XRAM_UE_FFD1_DATA_MASK	0xffffffffU

#define R_XRAM_CTRL_XRAM_UE_FFD2	0x40
#define   XRAM_CTRL_XRAM_UE_FFD2_DATA_WIDTH	32
#define   XRAM_CTRL_XRAM_UE_FFD2_DATA_SHIFT	0
#define   XRAM_CTRL_XRAM_UE_FFD2_DATA_MASK	0xffffffffU

#define R_XRAM_CTRL_XRAM_UE_FFD3	0x44
#define   XRAM_CTRL_XRAM_UE_FFD3_DATA_WIDTH	32
#define   XRAM_CTRL_XRAM_UE_FFD3_DATA_SHIFT	0
#define   XRAM_CTRL_XRAM_UE_FFD3_DATA_MASK	0xffffffffU

#define R_XRAM_CTRL_XRAM_UE_FFE	0x48
#define   XRAM_CTRL_XRAM_UE_FFE_SYNDROME_WIDTH	16
#define   XRAM_CTRL_XRAM_UE_FFE_SYNDROME_SHIFT	0
#define   XRAM_CTRL_XRAM_UE_FFE_SYNDROME_MASK	0xffffU

#define R_XRAM_CTRL_XRAM_FI_D0	0x4c
#define   XRAM_CTRL_XRAM_FI_D0_DATA_WIDTH	32
#define   XRAM_CTRL_XRAM_FI_D0_DATA_SHIFT	0
#define   XRAM_CTRL_XRAM_FI_D0_DATA_MASK	0xffffffffU

#define R_XRAM_CTRL_XRAM_FI_D1	0x50
#define   XRAM_CTRL_XRAM_FI_D1_DATA_WIDTH	32
#define   XRAM_CTRL_XRAM_FI_D1_DATA_SHIFT	0
#define   XRAM_CTRL_XRAM_FI_D1_DATA_MASK	0xffffffffU

#define R_XRAM_CTRL_XRAM_FI_D2	0x54
#define   XRAM_CTRL_XRAM_FI_D2_DATA_WIDTH	32
#define   XRAM_CTRL_XRAM_FI_D2_DATA_SHIFT	0
#define   XRAM_CTRL_XRAM_FI_D2_DATA_MASK	0xffffffffU

#define R_XRAM_CTRL_XRAM_FI_D3	0x58
#define   XRAM_CTRL_XRAM_FI_D3_DATA_WIDTH	32
#define   XRAM_CTRL_XRAM_FI_D3_DATA_SHIFT	0
#define   XRAM_CTRL_XRAM_FI_D3_DATA_MASK	0xffffffffU

#define R_XRAM_CTRL_XRAM_FI_SY	0x5c
#define   XRAM_CTRL_XRAM_FI_SY_DATA_WIDTH	16
#define   XRAM_CTRL_XRAM_FI_SY_DATA_SHIFT	0
#define   XRAM_CTRL_XRAM_FI_SY_DATA_MASK	0xffffU

#define R_XRAM_CTRL_XRAM_CE_CNT	0x6c
#define   XRAM_CTRL_XRAM_CE_CNT_COUNT_WIDTH	16
#define   XRAM_CTRL_XRAM_CE_CNT_COUNT_SHIFT	0
#define   XRAM_CTRL_XRAM_CE_CNT_COUNT_MASK	0xffffU

#define R_XRAM_CTRL_XRAM_RMW_UE_FFA	0x70
#define   XRAM_CTRL_XRAM_RMW_UE_FFA_ADDR_WIDTH	20
#define   XRAM_CTRL_XRAM_RMW_UE_FFA_ADDR_SHIFT	0
#define   XRAM_CTRL_XRAM_RMW_UE_FFA_ADDR_MASK	0xfffffU

#define R_XRAM_CTRL_XRAM_FI_CNTR	0x74
#define   XRAM_CTRL_XRAM_FI_CNTR_COUNT_WIDTH	24
#define   XRAM_CTRL_XRAM_FI_CNTR_COUNT_SHIFT	0
#define   XRAM_CTRL_XRAM_FI_CNTR_COUNT_MASK	0xffffffU

#define R_XRAM_CTRL_XRAM_DBG_SYN_TOMEM	0x78
#define   XRAM_CTRL_XRAM_DBG_SYN_TOMEM_DATA_WIDTH	32
#define   XRAM_CTRL_XRAM_DBG_SYN_TOMEM_DATA_SHIFT	0
#define   XRAM_CTRL_XRAM_DBG_SYN_TOMEM_DATA_MASK	0xffffffffU

#define R_XRAM_CTRL_XRAM_DBG_SYN_FROMEM	0x7c
#define   XRAM_CTRL_XRAM_DBG_SYN_FROMEM_DATA_WIDTH	32
#define   XRAM_CTRL_XRAM_DBG_SYN_FROMEM_DATA_SHIFT	0
#define   XRAM_CTRL_XRAM_DBG_SYN_FROMEM_DATA_MASK	0xffffffffU

#define R_XRAM_CTRL_XRAM_IMP	0x80
#define   XRAM_CTRL_XRAM_IMP_SIZE_WIDTH	4
#define   XRAM_CTRL_XRAM_IMP_SIZE_SHIFT	0
#define   XRAM_CTRL_XRAM_IMP_SIZE_MASK	0xfU

#define R_XRAM_CTRL_XRAM_PRDY_DBG	0x84
#define   XRAM_CTRL_XRAM_PRDY_DBG_ISLAND3_WIDTH	4
#define   XRAM_CTRL_XRAM_PRDY_DBG_ISLAND3_SHIFT	12
#define   XRAM_CTRL_XRAM_PRDY_DBG_ISLAND3_MASK	0xf000U
#define   XRAM_CTRL_XRAM_PRDY_DBG_ISLAND2_WIDTH	4
#define   XRAM_CTRL_XRAM_PRDY_DBG_ISLAND2_SHIFT	8
#define   XRAM_CTRL_XRAM_PRDY_DBG_ISLAND2_MASK	0xf00U
#define   XRAM_CTRL_XRAM_PRDY_DBG_ISLAND1_WIDTH	4
#define   XRAM_CTRL_XRAM_PRDY_DBG_ISLAND1_SHIFT	4
#define   XRAM_CTRL_XRAM_PRDY_DBG_ISLAND1_MASK	0xf0U
#define   XRAM_CTRL_XRAM_PRDY_DBG_ISLAND0_WIDTH	4
#define   XRAM_CTRL_XRAM_PRDY_DBG_ISLAND0_SHIFT	0
#define   XRAM_CTRL_XRAM_PRDY_DBG_ISLAND0_MASK	0xfU

#define R_XRAM_CTRL_XRAM_SAFETY_CHK	0xff8
#define   XRAM_CTRL_XRAM_SAFETY_CHK_VAL_WIDTH	32
#define   XRAM_CTRL_XRAM_SAFETY_CHK_VAL_SHIFT	0
#define   XRAM_CTRL_XRAM_SAFETY_CHK_VAL_MASK	0xffffffffU

#define R_XRAM_CTRL_XRAM_ECO_1	0xffc
#define   XRAM_CTRL_XRAM_ECO_1_VAL_WIDTH	32
#define   XRAM_CTRL_XRAM_ECO_1_VAL_SHIFT	0
#define   XRAM_CTRL_XRAM_ECO_1_VAL_MASK	0xffffffffU

#define R_XRAM_CTRL_XRAM_ECO_2	0x1000
#define   XRAM_CTRL_XRAM_ECO_2_VAL_WIDTH	32
#define   XRAM_CTRL_XRAM_ECO_2_VAL_SHIFT	0
#define   XRAM_CTRL_XRAM_ECO_2_VAL_MASK	0xffffffffU

