Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Oct 16 18:19:35 2019
| Host         : compute.eees.dei.unibo.it running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xczu9eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |  1305 |
| Unused register locations in slices containing registers |  1003 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           29 |
|      2 |           68 |
|      3 |           92 |
|      4 |           59 |
|      5 |           25 |
|      6 |           44 |
|      7 |           53 |
|      8 |          439 |
|      9 |           11 |
|     10 |           23 |
|     11 |            3 |
|     12 |           32 |
|     13 |            2 |
|     15 |           20 |
|    16+ |          405 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           12046 |         2494 |
| No           | No                    | Yes                    |              84 |           21 |
| No           | Yes                   | No                     |            1917 |          672 |
| Yes          | No                    | No                     |           17529 |         3197 |
| Yes          | No                    | Yes                    |             120 |           20 |
| Yes          | Yes                   | No                     |            9689 |         1774 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                Clock Signal                |                                                                                                                                     Enable Signal                                                                                                                                     |                                                                                                                         Set/Reset Signal                                                                                                                        | Slice Load Count | Bel Load Count |
+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_1[0]                                                                                                    |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_3[0]                                                                                                                                                                 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                                                   | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[1]_i_1_n_0                                                              |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[1]_i_1_n_0                                                                                                                                           |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_3[0]                                                                                                                                                                 | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                             | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_1[0]                                                                                                    |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                             | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_1[0]                                                                                                    |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                         |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                  |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                  |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                  |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                  |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[1]_i_1_n_0                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0][0]                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                                                   | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[1]_i_1_n_0                                                              |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/SR[0]                                                                                                                                                                |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                                                                         |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                  |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                  |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                  |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_3[0]                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                      |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                  |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                      |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_ctrl_s_axi_U/int_ier9_out                                                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_1[0]                                                                                                                        | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_0[0]                                                                                                                        | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                                   | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/SR[0]                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                        | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/SR[0]                                                                                                                                                                                |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0][0]                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_3[0]                                                                                                                                                                 | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_1[0]                                                                                                    |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                           |                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_1[0]                                                                                                                        | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_0[0]                                                                                                                        | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                        | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0][0]                                                                                                                                                            |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                  |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/state                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                 |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                       | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                         |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                               | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                  |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                  |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                                                                                              | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                     |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_AB_reg_slice.payld_o_reg[0]                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                      |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/p_0_in2_out[0]                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                      |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_AB_reg_slice.payld_o_reg[0]                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                      |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_AB_reg_slice.payld_o_reg[0]                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                      |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/fifo_rreq/pout[2]_i_1__12_n_2                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                                                 |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/rs_rdata/indvar3_reg_4665_reg[1][0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                 |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                 |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pout[2]_i_1_n_2                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/fifo_rreq/pout[2]_i_1__1_n_2                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                 |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/fifo_resp_to_user/pout[2]_i_1__11_n_2                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/b_sreg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                               | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                       | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                                                                         |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                 |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/areset                                                                                                                                                                                |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/areset                                                                                                                                                                                |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pout[2]_i_1__9_n_2                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                                                 |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/fifo_wreq/pout[2]_i_1__10_n_2                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_wreq/pout[2]_i_1__6_n_2                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp_to_user/pout[2]_i_1__7_n_2                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pout[2]_i_1__5_n_2                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pout[2]_i_1__2_n_2                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/fifo_rreq/pout[2]_i_1__4_n_2                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                  |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                       | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                                                |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                 |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                                                 |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                                                |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                  |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/state                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/state                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/b_sreg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                               | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/state                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/state                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/areset                                                                                                                                                                                |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                 |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                  |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/areset                                                                                                                                                                                |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp/push                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                                  | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                     |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp/pout[3]_i_1__1_n_2                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[3].srl_nx1/shift                                                                                                                                                   |                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/buff_wdata/dout_valid_reg_0[0]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/is_zero_r_reg_1[0]                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                     |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_2                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.mesg_reg[3]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                 |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg_2[0]                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                     |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                             |                                                                                                                                                                                                                                                                 |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                             |                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                              | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                                                                                                            |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                             |                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                             |                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                              | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                                                                                                            |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/fifo_resp/pout[3]_i_1__2_n_2                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_3[0]                                                                                                                                                                 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/fifo_wreq/ap_rst_n_0[0]                                                                                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                                  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                                  | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                                                                                                                                                   |                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/fifo_rctl/full_n_reg_3                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                              |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                     |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                 |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                              |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                 |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                  |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__3_n_2                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[24][0]                                                                                                                                                                                    | design_1_i/batch_align2D_0/inst/ap_CS_fsm_state28                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                     |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[28]_0                                                                                                                                                                                     | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[25]                                                                                                                                                                 |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                  |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/areset_r_reg                                                                                                                                          |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                  |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg                                                                                                         |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                     |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1_n_2                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp/wreq_handling_reg_1[0]                                                                                                                                                                                | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                           |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state_reg[m_valid_i]_0[0]                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                  |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                            |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                            |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/b_sreg/E[0]                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                  |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/state_reg[m_valid_i]_0[0]                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                  |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state_reg[m_valid_i]_0[0]                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                  |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/state_reg[m_valid_i]_0[0]                                                                                                                                                                                             | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                  |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                            |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/state_reg[m_valid_i]_0[0]                                                                                                                                                                                             | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                  |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                4 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/b_sreg/E[0]                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                  |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/E[0]                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                  |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                3 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[m_valid_i]_0[0]                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                  |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/E[0]                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                  |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                4 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/state_reg[m_valid_i]_0[0]                                                                                                                                                                                             | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                  |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                     |                5 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__7_n_2                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                            |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/state_reg[m_valid_i]_0[0]                                                                                                                                                                                             | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                  |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__12_n_2                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_ctrl_s_axi_U/waddr                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                      |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.next_loop                                                                                                                                                                         | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                                                          |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                      |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                4 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                          | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp/wreq_handling_reg_2[0]                                                                                                                                                          |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                            |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/rst_ps8_0_99M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/SEQ/seq_clr                                                                                                                                                                                                                         |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                      |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                      |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                                                | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                                                            |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                           | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_3[0]                                                                                                                                                    |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                            |                6 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                                         |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.next_loop                                                                                                                                                                             | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                                                              |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                        |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                 |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U143/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                       |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/ap_CS_fsm_state2                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                 |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_1_fu_4906/ap_CS_fsm_state2                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                 |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/batch_align2D_fdiv_32ns_32ns_32_8_1_U383/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                         |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                        |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0[0]                                                                                                                                             |                                                                                                                                                                                                                                                                 |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/batch_align2D_fdiv_32ns_32ns_32_8_1_U14/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                        |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                 |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                                 |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U144/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                       |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_param_s_axi_U/waddr                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                 |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/batch_align2D_fdiv_32ns_32ns_32_8_1_U13/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                        |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/batch_align2D_fdiv_32ns_32ns_32_8_1_U12/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                        |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0[0]                                                                                                                                             |                                                                                                                                                                                                                                                                 |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/batch_align2D_fdiv_32ns_32ns_32_8_1_U11/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                        |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U140/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                       |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                 |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                       |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U141/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                       |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_1_fu_4906/batch_align2D_fdiv_32ns_32ns_32_8_1_U265/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                       |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/batch_align2D_fdiv_32ns_32ns_32_8_1_U388/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                         |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_1_fu_4906/batch_align2D_fdiv_32ns_32ns_32_8_1_U264/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                       |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                 |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_1_fu_4906/batch_align2D_fdiv_32ns_32ns_32_8_1_U266/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                       |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_1_fu_4906/batch_align2D_fdiv_32ns_32ns_32_8_1_U263/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                       |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_1_fu_4906/batch_align2D_fdiv_32ns_32ns_32_8_1_U261/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                       |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_1_fu_4906/batch_align2D_fdiv_32ns_32ns_32_8_1_U262/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                       |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/batch_align2D_fdiv_32ns_32ns_32_8_1_U386/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                         |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/batch_align2D_fdiv_32ns_32ns_32_8_1_U385/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                         |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/ap_CS_fsm_state2                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                 |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/batch_align2D_fdiv_32ns_32ns_32_8_1_U384/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                         |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U142/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                       |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/ap_CS_fsm_state2                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                 |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                                 |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/batch_align2D_fdiv_32ns_32ns_32_8_1_U387/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                         |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_119[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_145[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_150[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_15[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_140[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_149[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_146[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_147[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_116[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_117[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_288[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_148[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_118[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_14[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_133[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_132[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_131[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_115[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_130[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_134[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_135[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_136[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_137[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_13[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_138[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_129[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_139[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_144[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_128[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_127[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_126[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_125[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_124[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_123[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_122[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_141[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_142[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_121[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_120[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_143[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_12[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_323[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_313[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_314[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_315[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_316[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_317[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_318[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_319[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_32[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_320[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_321[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_325[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_326[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_324[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_312[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_322[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_211[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_210[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_21[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_209[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_208[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_207[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_206[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_205[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_204[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_203[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_202[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_201[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_30[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_289[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_29[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_290[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_291[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_292[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_293[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_294[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_295[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_296[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_297[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_298[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_299[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_3[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_200[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_300[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_301[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_302[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_303[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_304[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_305[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_306[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_307[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_308[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_309[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_31[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_310[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_311[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_164[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_176[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_175[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_174[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_173[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_172[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_171[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_170[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_17[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_169[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_168[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_167[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_166[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_165[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_177[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_163[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_162[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_161[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_160[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_16[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_159[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_158[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_157[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_156[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_155[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_154[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_153[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_152[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_189[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_20[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_2[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_199[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_198[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_197[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_196[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_195[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_194[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_193[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_192[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_191[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_190[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_19[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_151[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_188[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_187[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_186[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_185[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_184[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_183[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_182[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_181[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_180[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_18[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_179[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_178[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_59[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_50[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_51[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_52[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_53[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_54[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_55[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_56[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_57[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_58[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_5[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_6[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_60[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_61[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_62[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/push                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.last_split                                                                                                                                                                    | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ap_rst_n_0[0]                                                                                                                                                        |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[11]_2                                                                                                                                                                                | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[11]_0                                                                                                                                                          |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1_n_2                                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_4[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_387[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_388[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_389[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_39[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_390[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                      |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_391[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_392[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_393[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_63[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_40[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_41[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_42[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_43[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_44[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_45[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_46[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_47[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_48[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_49[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_88[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_95[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_76[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_77[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_94[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_93[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_92[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_78[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_91[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_90[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_9[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_89[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_96[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_79[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_8[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_80[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_87[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_86[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_81[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_85[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_84[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_82[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_83[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_69[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_64[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_65[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_66[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__4_n_2                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_67[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/div_t_reg_25406_pp1_iter1_reg_reg[0][0]                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp1_iter2_reg_1[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp1_iter2_reg_0[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp1_iter2_reg[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_68[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_386[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_7[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_70[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_99[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_98[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_97[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_71[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_72[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_73[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_74[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_75[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_339[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_33[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_330[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_331[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_332[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_333[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_334[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_335[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_336[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_337[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_338[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_329[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_34[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_340[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_341[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_342[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_343[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_344[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_345[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_346[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_347[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_348[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9][0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_113[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_112[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_111[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_110[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_11[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_109[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_108[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_107[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_106[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_105[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_104[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_349[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_0[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_1[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_101[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_10[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_100[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_103[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_102[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_327[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_328[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_376[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_367[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_368[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_369[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_37[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_370[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_371[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_372[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_373[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                      |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_374[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_375[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_366[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_377[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_378[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_379[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_38[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_380[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_381[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_382[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_383[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_384[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_385[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                               |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                               |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_35[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_350[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_351[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_352[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_353[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_354[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_355[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_356[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_357[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_114[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_358[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_359[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_36[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_360[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_361[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_362[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_363[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_364[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_365[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_227[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_215[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_216[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_217[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_218[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_219[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_22[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_220[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_221[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_222[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_223[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_224[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_225[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_226[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_214[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_228[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_229[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_23[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_230[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_231[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_232[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_233[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_234[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_235[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_236[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_237[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_238[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/buff_wdata/dout_valid_reg_0[0]                                                                                                                                                                                  | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/bus_equal_gen.fifo_burst/SR[0]                                                                                                                                                            |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1__1_n_2                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__2_n_2                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1__3_n_2                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                                 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_1[0]                                                                                                                                                    |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_287[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                           | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_2                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/bus_equal_gen.WVALID_Dummy_reg_1[0]                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[11]_2                                                                                                                                                                            | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[11]_0                                                                                                                                                      |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.last_split                                                                                                                                                                | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ap_rst_n_0[0]                                                                                                                                                    |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/push                                                                                                                                                                                   |                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_286[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/bus_equal_gen.WVALID_Dummy_reg_1[0]                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                           | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                  |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                  |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                  |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                  |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                      |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                           | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_212[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_213[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_274[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_263[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_264[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_265[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_266[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_267[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_268[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_269[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_27[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_270[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_271[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_272[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_273[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_24[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_275[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_276[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_277[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_278[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_279[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_28[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_280[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_281[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_282[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_283[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_284[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_285[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_261[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_239[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_240[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_241[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_242[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_243[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_244[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_245[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_246[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_247[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_248[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_249[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_25[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_250[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_251[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_253[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_254[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_255[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_256[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_252[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_257[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_258[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_259[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_262[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_260[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[9]_26[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                 |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                 |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/indvar1_reg_4632_reg[2][0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                 |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                5 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter0_reg[0]                                                                                                                                                                        | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/SR[0]                                                                                                                                                                           |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                 |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                        |                5 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp/wreq_handling_reg_5[0]                                                                                                                                                                                | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp/SR[0]                                                                                                                                                                           |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                                                   |                                                                                                                                                                                                                                                                 |                5 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg[0]                                                                                                                                                                   | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_2[0]                                                                                                                                                    |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_1                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                                | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                                                                                                                    |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                                                   |                                                                                                                                                                                                                                                                 |                5 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp/wreq_handling_reg_0                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                               |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                               |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                               |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[16]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                 |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                               |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/buff_wdata/indvar6_reg_46760                                                                                                                                                                                    | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/fifo_resp_to_user/I_BREADY4604_out                                                                                                                                                        |                2 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                4 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                3 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                     | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                  | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                      | design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                           |                                                                                                                                                                                                                                                                 |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_valid                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                      | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                     | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                  | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                               |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                                                  | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                                      |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                               |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                           |                                                                                                                                                                                                                                                                 |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                      | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                      | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                      | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                      | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                6 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                                              | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                                  |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                4 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                5 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_fadd_32ns_32ns_32_4_full_dsp_1_U495/ce_r                                                                                                                                                                                                | design_1_i/batch_align2D_0/inst/batch_align2D_fadd_32ns_32ns_32_4_full_dsp_1_U495/batch_align2D_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_2 |                3 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                6 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_1_fu_4906/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U251/batch_align2D_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT    |                3 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_1_fu_4906/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U252/batch_align2D_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT    |                3 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_1_fu_4906/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U253/batch_align2D_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT    |                4 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_1_fu_4906/batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1_U254/batch_align2D_ap_fsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT            |                3 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                6 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U129/batch_align2D_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT    |                3 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U130/batch_align2D_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT    |                6 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U131/batch_align2D_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT    |                3 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1_U132/batch_align2D_ap_fsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT            |                5 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U1/batch_align2D_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT      |                4 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U2/batch_align2D_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT      |                5 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U3/batch_align2D_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT      |                5 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1_U4/batch_align2D_ap_fsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT              |                6 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U373/batch_align2D_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT      |                4 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |                5 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1_U376/batch_align2D_ap_fsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT              |                5 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U375/batch_align2D_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT      |                4 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U374/batch_align2D_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT      |                4 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                                 |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                                 |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                 |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                                 |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_param_s_axi_U/p_0_in0                                                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_param_s_axi_U/int_img_w[15]_i_1_n_2                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                                 |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                                           |                                                                                                                                                                                                                                                                 |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                 |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                                 |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                                 |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                4 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/ap_NS_fsm[2]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |                4 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][9][userdata][7]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                                 |                5 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_1_fu_4906/ap_NS_fsm[2]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                4 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/ap_NS_fsm[2]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                4 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][9][userdata][7]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                                 |                4 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/ap_NS_fsm[2]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                4 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                5 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                8 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                8 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                8 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/rs_rdata/state_reg[0]_1                                                                                                                                                                                            | design_1_i/batch_align2D_0/inst/ap_CS_fsm_state8                                                                                                                                                                                                                |                5 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/rs_rdata/indvar_next_reg_197820                                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |                3 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                8 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |               12 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U142/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                              |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_1_fu_4906/batch_align2D_fdiv_32ns_32ns_32_8_1_U265/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                              |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/batch_align2D_fdiv_32ns_32ns_32_8_1_U383/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                                |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/batch_align2D_fdiv_32ns_32ns_32_8_1_U384/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                                |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/batch_align2D_fdiv_32ns_32ns_32_8_1_U388/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                                |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                               |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U139/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                              |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                               |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/batch_align2D_fdiv_32ns_32ns_32_8_1_U13/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                               |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U144/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                              |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U143/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                              |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/batch_align2D_fdiv_32ns_32ns_32_8_1_U386/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                                |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U140/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                              |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/batch_align2D_fdiv_32ns_32ns_32_8_1_U11/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                               |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/batch_align2D_fdiv_32ns_32ns_32_8_1_U12/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                               |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_fdiv_32ns_32ns_32_8_1_U141/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                              |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_1_fu_4906/batch_align2D_fdiv_32ns_32ns_32_8_1_U266/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                              |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/batch_align2D_fdiv_32ns_32ns_32_8_1_U14/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                               |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_1_fu_4906/batch_align2D_fdiv_32ns_32ns_32_8_1_U261/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                              |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_1_fu_4906/batch_align2D_fdiv_32ns_32ns_32_8_1_U262/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                              |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/batch_align2D_fdiv_32ns_32ns_32_8_1_U385/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                                |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_1_fu_4906/batch_align2D_fdiv_32ns_32ns_32_8_1_U263/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                              |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/batch_align2D_fdiv_32ns_32ns_32_8_1_U387/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                                |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_1_fu_4906/batch_align2D_fdiv_32ns_32ns_32_8_1_U264/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                              |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter0_reg[0]                                                                                                                                                                        | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[15][0]                                                                                                                                                            |                4 |             23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/batch_align2D_sitofp_32s_32_3_1_U18/batch_align2D_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/flt_all_zero                                                     |                4 |             23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_1_fu_4906/batch_align2D_sitofp_32s_32_3_1_U268/batch_align2D_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/flt_all_zero                                                    |                4 |             23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_1_fu_4906/batch_align2D_sitofp_32s_32_3_1_U267/batch_align2D_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/flt_all_zero                                                    |                4 |             23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/batch_align2D_sitofp_32s_32_3_1_U390/batch_align2D_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/flt_all_zero                                                      |                4 |             23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_sitofp_32ns_32_3_1_U496/ce_r                                                                                                                                                                                                            | design_1_i/batch_align2D_0/inst/batch_align2D_sitofp_32ns_32_3_1_U496/batch_align2D_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_2.CC/SR[0]                                                                                          |                4 |             23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/batch_align2D_sitofp_32s_32_3_1_U389/batch_align2D_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/flt_all_zero                                                      |                4 |             23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/batch_align2D_sitofp_32s_32_3_1_U17/batch_align2D_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/flt_all_zero                                                     |                4 |             23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_sitofp_32s_32_3_1_U145/batch_align2D_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/flt_all_zero                                                    |                4 |             23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/batch_align2D_sitofp_32s_32_3_1_U146/batch_align2D_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/flt_all_zero                                                    |                4 |             23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[11]_2                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |                8 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |               10 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                     | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                6 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                     | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                7 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                     | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                6 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                7 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                              | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                5 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                     | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                7 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                8 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                              | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                6 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[11]_2                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                8 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                     | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                8 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                6 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                              | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                6 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                     | design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                8 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                8 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                 |                3 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                                 |                5 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                 |                3 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                                 |                6 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                                 |                8 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                 |                3 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                                 |                7 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                 |                3 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                                               | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                        |                9 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/reg_10830                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               13 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/rs_rdata/tmp_68_reg_26236_reg[0]_0[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |               22 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/rs_rdata/tmp_68_reg_26236_reg[0]_1[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |               23 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/rs_rdata/tmp_68_reg_26236_reg[0]_2[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |               23 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/reg_10590                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               12 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/reg_10760                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               20 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/reg_10710                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_1_fu_4906/ap_CS_fsm_state18                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_1_fu_4906/ap_CS_fsm_state14                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                7 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[24]_3[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |               26 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[24]_0[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |               22 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_1_fu_4906/ap_CS_fsm_state28                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[24]_1[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |               24 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[24]_2[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |               22 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/rs_rdata/tmp_68_reg_26236_reg[0][0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                 |               20 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[33]_rep[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                 |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_1_fu_4906/reg_10410                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |               22 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_1_fu_4906/reg_10310                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               13 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_1_fu_4906/reg_11000                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_1_fu_4906/ap_CS_fsm_state22                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_1_fu_4906/reg_10530                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               20 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_1_fu_4906/reg_10650                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_1_fu_4906/reg_10710                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               13 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_1_fu_4906/reg_10760                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_1_fu_4906/reg_10830                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_1_fu_4906/reg_10590                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/buff_wdata/dout_valid_reg_0[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/ap_CS_fsm_state28                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/reg_10650                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[49]_0[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |               25 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/ap_CS_fsm_state18                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                6 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/ap_CS_fsm_state14                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/ap_CS_fsm_state16                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/ap_CS_fsm_state22                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |               22 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/reg_11000                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               22 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/reg_10310                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               13 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_1_fu_4906/ap_CS_fsm_state16                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_ctrl_s_axi_U/int_ref_patch_with_border_ptr[63]_i_1_n_2                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/reg_10410                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               13 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/reg_10530                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                             |               20 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/reg_10650                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/reg_10710                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/reg_10760                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/reg_10830                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/reg_10590                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/reg_10710                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/reg_10760                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/ap_CS_fsm_state36                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                 |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_ctrl_s_axi_U/int_ref_patch_with_border_ptr[31]_i_1_n_2                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                             |               23 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/reg_10830                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_ctrl_s_axi_U/int_pyr_data_ptr[63]_i_1_n_2                                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                             |               20 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/ap_CS_fsm_state28                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |               12 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                             |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/reg_10590                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_ctrl_s_axi_U/int_pyr_data_ptr[31]_i_1_n_2                                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                             |               20 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_ctrl_s_axi_U/int_inv_out[63]_i_1_n_2                                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_ctrl_s_axi_U/int_inv_out[31]_i_1_n_2                                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                             |               21 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                             |               21 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                             |               20 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_ctrl_s_axi_U/int_cur_px_estimate_ptr[63]_i_1_n_2                                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_ctrl_s_axi_U/int_cur_px_estimate_ptr[31]_i_1_n_2                                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_ctrl_s_axi_U/ar_hs                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/reg_10650                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                 |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/ap_CS_fsm_state18                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/ap_CS_fsm_state14                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/ap_CS_fsm_state28                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/ap_CS_fsm_state16                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/ap_CS_fsm_state18                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/ap_CS_fsm_state14                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/ap_CS_fsm_state16                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_param_s_axi_U/int_n_iter[31]_i_1_n_2                                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_param_s_axi_U/ar_hs                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                 |               23 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/ap_CS_fsm_state22                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |               20 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_param_s_axi_U/p_0_in[2]                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               23 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_param_s_axi_U/p_0_in[4]                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               22 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_param_s_axi_U/p_0_in[5]                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/ap_CS_fsm_state22                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/reg_11000                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_param_s_axi_U/p_0_in[3]                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               25 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/reg_10530                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/reg_10310                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/reg_10530                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/reg_10410                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               12 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/reg_10410                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/reg_10310                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/reg_11000                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |               22 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                6 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                9 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                7 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                8 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                6 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                                                 |                6 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                 |                9 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                 |                6 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |               13 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                 |                9 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                                                 |                5 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                 |               13 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                 |               13 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                 |                5 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                 |               12 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                 |               12 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_1                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |               13 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                             |                                                                                                                                                                                                                                                                 |               12 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_2                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |               11 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_1                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |               11 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                             |                                                                                                                                                                                                                                                                 |                9 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_2                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |               10 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                9 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                 |                5 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                 |                6 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                9 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                 |                6 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                 |                6 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                9 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                8 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/patches_addr_read_reg_254190                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                6 |             39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_sitofp_32ns_32_3_1_U496/ce_r                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |               12 |             39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                9 |             40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               12 |             40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                7 |             41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                8 |             41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                8 |             41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               12 |             41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                8 |             41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                 |                9 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               15 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                 |               14 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               11 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                 |               11 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               10 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               10 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                 |               10 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                 |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                 |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                 |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                 |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               10 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                5 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp/E[0]                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                9 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               12 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_2[0]                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               11 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp/wreq_handling_reg_5[0]                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               13 |             53 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg[0]                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               12 |             53 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/rs_rdata/pyr_addr_read_reg_197870                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |               15 |             56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |               11 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp/wreq_handling_reg_1[0]                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               14 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               12 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |               14 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |               14 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/ap_NS_fsm1591_out                                                                                                                                                                                        |                                                                                                                                                                                                                                                                 |               11 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_3[0]                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               18 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                 |                5 |             63 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               12 |             63 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/ap_CS_fsm_state26                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |               19 |             63 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/ap_CS_fsm_state26                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |               14 |             63 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/ap_CS_fsm_state26                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |               16 |             63 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_1_fu_4906/ap_CS_fsm_state26                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |               17 |             63 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |                5 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |                5 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/ap_NS_fsm1594_out                                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |               17 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |               17 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/reg_10080                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |               33 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/ap_CS_fsm_state30                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |               23 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_1_fu_4906/ap_CS_fsm_state5                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                 |               23 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_1_fu_4906/ap_CS_fsm_state30                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |               23 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_1_fu_4906/reg_10900                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               29 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_1_fu_4906/reg_10080                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               30 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/rs_rreq/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |               17 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |               17 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/ap_CS_fsm_state5                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                 |               24 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[30][0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |               18 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/ap_CS_fsm_state30                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |               23 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/reg_10900                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               37 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/reg_10080                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               25 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |               22 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |               26 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/reg_10900                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |               36 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/reg_10080                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               35 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/reg_10900                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               32 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/ap_CS_fsm_state30                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |               25 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/ap_CS_fsm_state5                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                 |               24 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg_0                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                5 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/ap_CS_fsm_state5                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                 |               22 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_0                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                6 |             65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               18 |             65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               15 |             65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg_1[0]                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               13 |             65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp/wreq_handling_reg                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                6 |             65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               14 |             66 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.next_loop                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               14 |             66 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.next_loop                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               12 |             66 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               12 |             66 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                                 |               24 |             67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                5 |             67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                                 |               22 |             67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                                 |               27 |             67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                                 |               22 |             67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/fifo_rreq/pop0                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                5 |             68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               14 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                 |               10 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                 |               11 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                                                 |               13 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                 |               14 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                 |               11 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |               11 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |               15 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                 |               16 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                 |               15 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                                                 |               14 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |               13 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |               12 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                 |               14 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |               15 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                 |               12 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                 |               16 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                                                 |               10 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                                                 |               12 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                                                 |               11 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                 |               12 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               14 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |               14 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               14 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               17 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |               17 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               19 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |               13 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               13 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |               16 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                 |               12 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                 |               12 |             71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                 |               12 |             71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                 |               17 |             71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                 |               18 |             71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                 |                6 |             73 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/fifo_rreq/pop0                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                6 |             74 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               18 |             78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |               11 |             87 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               27 |             89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               27 |             89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               27 |             89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               30 |             89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/ap_CS_fsm_state37                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                 |               25 |             94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |               11 |             94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |               12 |            121 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |               13 |            121 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |               12 |            121 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |               13 |            121 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |               12 |            121 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |               12 |            121 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |               12 |            121 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |               11 |            121 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               22 |            130 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                 |               27 |            131 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq                                                                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               29 |            131 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |               27 |            131 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp/next_wreq                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               31 |            132 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               26 |            140 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               28 |            140 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |               14 |            141 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |               14 |            141 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |               13 |            141 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                 |                9 |            144 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                 |                9 |            144 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                 |                9 |            144 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                 |                9 |            144 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                 |                9 |            144 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                 |                9 |            144 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                 |                9 |            144 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                 |                9 |            144 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                 |                9 |            144 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                 |                9 |            144 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                 |               19 |            145 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                 |               19 |            145 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |               14 |            146 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |               14 |            151 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_fadd_32ns_32ns_32_4_full_dsp_1_U495/ce_r                                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |               31 |            152 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |               14 |            154 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |               15 |            154 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |               15 |            154 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |               15 |            154 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_2[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |               36 |            156 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/ap_CS_fsm_state11                                                                                                                                                                                                  | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/ap_NS_fsm10_out                                                                                                                                                                              |               52 |            175 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/ap_CS_fsm_state11                                                                                                                                                                                                    | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/ap_NS_fsm10_out                                                                                                                                                                                |               53 |            175 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/ap_CS_fsm_state11                                                                                                                                                                                                  | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/ap_NS_fsm10_out                                                                                                                                                                              |               62 |            175 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_1_fu_4906/ap_CS_fsm_state11                                                                                                                                                                                                  | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_1_fu_4906/ap_NS_fsm10_out                                                                                                                                                                              |               57 |            175 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                 |               11 |            176 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                 |               11 |            176 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                 |               11 |            176 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                 |               11 |            176 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                 |               11 |            176 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_3_fu_4698/grp_compute_inverse_hess_3_fu_4698_ap_ready                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               46 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                 |               12 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                 |               12 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                 |               12 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_fu_5010/grp_compute_inverse_hess_fu_5010_ap_ready                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               51 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                 |               12 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_1_fu_4906/grp_compute_inverse_hess_1_fu_4906_ap_ready                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               56 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/grp_compute_inverse_hess_2_fu_4802_ap_ready                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               39 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_ctrl_s_axi_U/E[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |               77 |            252 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |              194 |            434 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/grp_compute_inverse_hess_2_fu_4802/ap_CS_fsm_reg[29]_0[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                 |              172 |            800 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/fifo_resp_to_user/I_BREADY4604_out                                                                                                                                                                              |                                                                                                                                                                                                                                                                 |             1039 |           3200 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |             2494 |          12748 |
+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


