# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../arm_control.srcs/sources_1/new/pwm_generator.v" \
"../../../../arm_control.srcs/sources_1/bd/us_arm_control/hdl/us_arm_control_wrapper.v" \
"../../../../arm_control.srcs/sources_1/new/us_sensor.v" \
"../../../../arm_control.srcs/sim_1/new/us_arm_control_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
