read -sv run_verilog_mid/adder_32b_10_94_3d57f14679382b5be4b2b277210ebb99.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_94_3d57f14679382b5be4b2b277210ebb99_yosys.v
