[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 3259304 heartbeat IPC: 3.068 cumulative IPC: 3.068 (Simulation time: 00 hr 00 min 20 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 3259304 cumulative IPC: 3.068 (Simulation time: 00 hr 00 min 20 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 3259304 cumulative IPC: 3.068 (Simulation time: 00 hr 00 min 20 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 60642774 heartbeat IPC: 0.1743 cumulative IPC: 0.1743 (Simulation time: 00 hr 04 min 11 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 117847926 heartbeat IPC: 0.1748 cumulative IPC: 0.1745 (Simulation time: 00 hr 08 min 00 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 175946978 heartbeat IPC: 0.1721 cumulative IPC: 0.1737 (Simulation time: 00 hr 11 min 51 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 233249018 heartbeat IPC: 0.1745 cumulative IPC: 0.1739 (Simulation time: 00 hr 15 min 40 sec)
Simulation finished CPU 0 instructions: 50000001 cycles: 287400909 cumulative IPC: 0.174 (Simulation time: 00 hr 19 min 30 sec)
Simulation complete CPU 0 instructions: 50000001 cycles: 287400909 cumulative IPC: 0.174 (Simulation time: 00 hr 19 min 30 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs 605.mcf_s-1536B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.174 instructions: 50000001 cycles: 287400909
CPU 0 Branch Prediction Accuracy: 99.97% MPKI: 0.04406 Average ROB Occupancy at Mispredict: 176.4
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.04406
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu0->cpu0_STLB TOTAL        ACCESS:    1310351 HIT:     188915 MISS:    1121436 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1310351 HIT:     188915 MISS:    1121436 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 211.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    4765193 HIT:    2224899 MISS:    2540294 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    2387998 HIT:     962566 MISS:    1425432 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     144470 HIT:      83724 MISS:      60746 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1114487 HIT:    1114486 MISS:          1 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:    1118238 HIT:      64123 MISS:    1054115 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 210.3 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   11298699 HIT:   11298699 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   11298699 HIT:   11298699 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13500842 HIT:    8159925 MISS:    5340917 MSHR_MERGE:    1690193
cpu0->cpu0_L1D LOAD         ACCESS:   10006251 HIT:    5928421 MISS:    4077830 MSHR_MERGE:    1689832
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    2217254 HIT:    2072665 MISS:     144589 MSHR_MERGE:        102
cpu0->cpu0_L1D TRANSLATION  ACCESS:    1277337 HIT:     158839 MISS:    1118498 MSHR_MERGE:        259
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 155.2 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10124877 HIT:   10124877 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   10124877 HIT:   10124877 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12174631 HIT:    8825605 MISS:    3349026 MSHR_MERGE:    2038675
cpu0->cpu0_DTLB LOAD         ACCESS:   12174631 HIT:    8825605 MISS:    3349026 MSHR_MERGE:    2038675
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 186.6 cycles
cpu0->LLC TOTAL        ACCESS:    3649247 HIT:    1555622 MISS:    2093625 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1425432 HIT:     148429 MISS:    1277003 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      60746 HIT:      60737 MISS:          9 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:    1108954 HIT:    1108954 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:    1054115 HIT:     237502 MISS:     816613 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 236 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1445
  ROW_BUFFER_MISS:    2092181
  AVG DBUS CONGESTED CYCLE: 6.061
Channel 0 WQ ROW_BUFFER_HIT:     339253
  ROW_BUFFER_MISS:     768980
  FULL:          0
Channel 0 REFRESHES ISSUED:      23950
