This template is a part of the article [My First project in Chisel](https://learn-fpga-easily.com/my-first-project-using-chisel) on my blog learn-fpga-easily

The branch named "Chisel" is an upgrade of this tutorial where we use chisel instead of verilog for the design. The upgraded version of the article is : [[how to] From Chisel to Bitstream](https://learn-fpga-easily.com/how-to-from-chisel-to-bitstream/)