FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"GND\G";
2"ECAL_ACTIVE_ECL_N";
3"GT";
4"EXT_PED_IN";
5"ECAL_ACTIVE_ECL_P";
6"ECAL_ACTIVE";
7"UN$1$LEDL$I3$A";
8"VCC\G";
9"VCC\G";
10"VEE\G";
11"GND\G";
12"VCC\G";
13"EXT_PED_OUT";
14"GND\G";
15"VTT\G";
%"MC10H124"
"1","(-2875,3025)","0","ecl","I1";
;
CDS_LMAN_SYM_OUTLINE"-175,375,175,-200"
CDS_LIB"ecl";
"COMMON"9;
"GND"11;
"VCC"12;
"VEE"10;
"D_OUT* \B"0;
"C_OUT* \B"0;
"B_OUT* \B"0;
"A_OUT* \B"2;
"D_OUT"0;
"C_OUT"0;
"B_OUT"0;
"A_OUT"5;
"D_IN"0;
"C_IN"0;
"B_IN"0;
"A_IN"6;
%"INPORT"
"1","(-3900,3275)","0","standard","I10";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"6;
%"INPORT"
"1","(-2400,3175)","0","standard","I11";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"3;
%"INPORT"
"1","(-2450,3100)","0","standard","I12";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"4;
%"OUTPORT"
"1","(-175,3150)","0","standard","I13";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"13;
%"CSMD0603"
"1","(-3100,2625)","0","capacitors","I14";
;
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
PART_NAME"CSMD0603"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
TOL"10%";
"B<0>"11;
"A<0>"12;
%"CSMD0603"
"1","(-2625,2625)","0","capacitors","I15";
;
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
PART_NAME"CSMD0603"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
TOL"10%";
"B<0>"10;
"A<0>"11;
%"CSMD0603"
"1","(-1325,3575)","0","capacitors","I16";
;
VALUE"0.1UF"
PART_NAME"CSMD0603"
VOLTAGE"50V"
PACKTYPE"0603"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%";
"B<0>"8;
"A<0>"14;
%"RSMD0805"
"1","(-1775,1775)","1","resistors","I17";
;
$LOCATION"?"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"15;
"B<0>"4;
%"MC10H104"
"1","(-1350,3025)","0","ecl","I2";
;
CDS_LMAN_SYM_OUTLINE"-125,325,125,-200"
CDS_LIB"ecl";
"VEE"8;
"GND2"14;
"GND1"14;
"Q4* \B"0;
"Q4"0;
"Q3"0;
"Q2"13;
"Q1"13;
"B4"0;
"B3"0;
"B2"4;
"B1"3;
"A4"0;
"A3"0;
"A2"2;
"A1"5;
%"LED_L"
"1","(-3225,3700)","0","misc","I3";
;
NEEDS_NO_SIZE"TRUE"
ABBREV"LED"
TITLE"LED"
CDS_LIB"misc";
"A\NAC"7;
"B\NAC"1;
%"RSMD0805"
"1","(-3225,3500)","1","resistors","I4";
;
$LOCATION"?"
VALUE"100"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"6;
"B<0>"7;
%"RSMD0805"
"1","(-1850,2250)","1","resistors","I5";
;
$LOCATION"?"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"15;
"B<0>"2;
%"RSMD0805"
"1","(-1825,2075)","1","resistors","I6";
;
$LOCATION"?"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"15;
"B<0>"5;
END.
