/* $NoKeywords:$ */
/**
 * @file
 *
 * ApcbCustomizedDefinitions.h
 *
 * AGESA PSP Customization Block Data Intializer
 *
 * @xrefitem bom "File Content Label" "Release Content"
 * @e project: AGESA
 * @e sub-project: ApcbGenerator
 * @e \$Revision: 192403 $ @e \$Date: 2012-12-12 15:46:25 -0600 (Wed, 12 Dec 2012) $
 *
 **/
/*****************************************************************************
*
 * 
 * Copyright 2016 - 2019 CHENGDU HAIGUANG IC DESIGN CO., LTD. All Rights Reserved.
 * 
 * HYGON is granting you permission to use this software (the Materials)
 * pursuant to the terms and conditions of your Software License Agreement
 * with HYGON.  This header does *NOT* give you permission to use the Materials
 * or any rights under HYGON's intellectual property.  Your use of any portion
 * of these Materials shall constitute your acceptance of those terms and
 * conditions.  If you do not agree to the terms and conditions of the Software
 * License Agreement, please do not use any portion of these Materials.
 * 
 * CONFIDENTIALITY:  The Materials and all other information, identified as
 * confidential and provided to you by HYGON shall be kept confidential in
 * accordance with the terms and conditions of the Software License Agreement.
 * 
 * LIMITATION OF LIABILITY: THE MATERIALS AND ANY OTHER RELATED INFORMATION
 * PROVIDED TO YOU BY HYGON ARE PROVIDED "AS IS" WITHOUT ANY EXPRESS OR IMPLIED
 * WARRANTY OF ANY KIND, INCLUDING BUT NOT LIMITED TO WARRANTIES OF
 * MERCHANTABILITY, NONINFRINGEMENT, TITLE, FITNESS FOR ANY PARTICULAR PURPOSE,
 * OR WARRANTIES ARISING FROM CONDUCT, COURSE OF DEALING, OR USAGE OF TRADE.
 * IN NO EVENT SHALL HYGON OR ITS LICENSORS BE LIABLE FOR ANY DAMAGES WHATSOEVER
 * (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS
 * INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF HYGON'S NEGLIGENCE,
 * GROSS NEGLIGENCE, THE USE OF OR INABILITY TO USE THE MATERIALS OR ANY OTHER
 * RELATED INFORMATION PROVIDED TO YOU BY HYGON, EVEN IF HYGON HAS BEEN ADVISED OF
 * THE POSSIBILITY OF SUCH DAMAGES.  BECAUSE SOME JURISDICTIONS PROHIBIT THE
 * EXCLUSION OR LIMITATION OF LIABILITY FOR CONSEQUENTIAL OR INCIDENTAL DAMAGES,
 * THE ABOVE LIMITATION MAY NOT APPLY TO YOU.
 * 
 * HYGON does not assume any responsibility for any errors which may appear in
 * the Materials or any other related information provided to you by HYGON, or
 * result from use of the Materials or any related information.
 * 
 * You agree that you will not reverse engineer or decompile the Materials.
 * 
 * NO SUPPORT OBLIGATION: HYGON is not obligated to furnish, support, or make any
 * further information, software, technical information, know-how, or show-how
 * available to you.  Additionally, HYGON retains the right to modify the
 * Materials at any time, without notice, and is not obligated to provide such
 * modified Materials to you.
 * 
 * AMD GRANT HYGON DECLARATION: ADVANCED MICRO DEVICES, INC.(AMD) granted HYGON has
 * the right to redistribute HYGON's Agesa version to BIOS Vendors and HYGON has
 * the right to make the modified version available for use with HYGON's PRODUCT.
* ***************************************************************************
*
*/
//
// OEM CUSTOMIZABLE DEFINITIONS. Any changes must be done here...
//

#ifndef _APCB_CUSTOMIZED_DEFINITIONS_H_
#define _APCB_CUSTOMIZED_DEFINITIONS_H_

#define MCT_BOTTOM_IO_VALUE 0x80
#define DF_PCI_MMIO_SIZE    0x8000000
#define AmdABLDebug_SUPPORT 0
#define AmdABLDebug_Select  1

#define BLDCFG_FAMILY_ALL                         AMD_FAMILY_17_ALL
#define BLDCFG_FAMILY_APCB                        AMD_F17_ALL_APCB

#define BLDCFG_EXTERNAL_PARAMS_DEF_ENABLED        TRUE
#define BLDCFG_EXTERNAL_PARAMS_ENABLED            FALSE
#define BLDCFG_INTERNAL_PARAMS_DEF_ENABLED        TRUE
#define BLDCFG_INTERNAL_PARAMS_ENABLED            FALSE


#define BLDCFG_BOTTOM_IO                          MCT_BOTTOM_IO_VALUE
#define BLDCFG_MEM_HOLE_REMAPPING                 TRUE
#define BLDCFG_MEM_LIMIT_1TB                      TRUE
#define BLDCFG_TIMING_MODE_SELECT                 TIMING_MODE_AUTO
#define BLDCFG_MEMORY_CLOCK_SELECT                DDR2400_FREQUENCY
#define BLDCFG_MEMORY_ENABLE_CHIPSELECT_INTERLEAVING    TRUE
#define BLDCFG_MEMORY_CHANNEL_INTERLEAVING        FALSE
#define BLDCFG_ENABLE_ECC_FEATURE                 TRUE
#define BLDCFG_MEMORY_POWER_DOWN                  TRUE
#define BLDCFG_PARITY_CONTROL                     TRUE
#define BLDCFG_BANK_SWIZZLE                       TRUE
#define BLDCFG_ENABLE_MEM_CLR                     FALSE
#define BLDCFG_UMA_MODE                           UMA_AUTO
#define BLDCFG_UMA_SIZE                           0
#define BLDCFG_MEMORY_RESTORE_CONTROL             FALSE
#define BLDCFG_SAVE_MEMORY_CONTEXT_CONTROL        TRUE
#define BLDCFG_IS_CAPSULE_MODE                    TRUE
#define BLDCFG_FORCE_TRAIN_MODE                   FORCE_TRAIN_AUTO
#define BLDCFG_DIMM_TYPE_TECHNOLGY                DDR4_TECHNOLOGY
#define BLDCFG_AMP_MODE_ENABLE                    TRUE
#define BLDCFG_DRAM_DOUBLE_REFRESH_RATE           FALSE
#define BLDCFG_PMU_TRAINING_MODE                  PMU_TRAIN_1D_2D
#define BLDCFG_ECC_REDIRECTION                    FALSE
#define BLDCFG_SCRUB_DRAM_RATE                    0
#define BLDCFG_SCRUB_L2_RATE                      0
#define BLDCFG_SCRUB_L3_RATE                      0
#define BLDCFG_SCRUB_IC_RATE                      0
#define BLDCFG_SCRUB_DC_RATE                      0
#define BLDCFG_ECC_SYNC_FLOOD                     0
#define BLDCFG_ECC_SYMBOL_SIZE                    1
#define BLDCFG_DQS_TRAINING_CONTROL               TRUE
#define BLDCFG_UMA_ABOVE_4GB                      TRUE
#define BLDCFG_UMA_BUFFER_ALIGNMENT               UMA_4MB_ALIGNED
#define BLDCFG_MEMORY_ALL_CLOCKS_ON               TRUE
#define BLDCFG_MEMORY_BUS_FREQUENCY_LIMIT         DDR3200_FREQUENCY
#define BLDCFG_POWER_DOWN_MODE                    POWER_DOWN_BY_CHANNEL
#define BLDCFG_IGNORE_SPD_CHECKSUM                TRUE
#define BLDCFG_MEMORY_MODE_UNGANGED               TRUE
#define BLDCFG_MEMORY_QUAD_RANK_CAPABLE           TRUE
#define BLDCFG_MEMORY_RDIMM_CAPABLE               TRUE
#define BLDCFG_MEMORY_LRDIMM_CAPABLE              TRUE
#define BLDCFG_MEMORY_UDIMM_CAPABLE               TRUE
#define BLDCFG_MEMORY_SODIMM_CAPABLE              TRUE
#define BLDCFG_DRAM_DOUBLE_REFRESH_RATE_ENABLE    FALSE
#define BLDCFG_MEMORY_DDR4_CAPABLE                TRUE
#define BLDCFG_MEMORY_DDR3_CAPABLE                FALSE
#define BLDCFG_MEMORY_LPDDR3_CAPABLE              FALSE
#define BLDCFG_ZQ_RESET_CONTROL_ENABLE            TRUE
#define BLDCFG_BANK_SWAP_GROUP_ENABLE             TRUE
#define BLDCFG_ODT_CMD_THROT_ENABLE               TRUE
#define BLDCFG_SW_CMD_THROT_ENABLE                0
#define BLDCFG_FORCE_POWER_DOWN_THROT_ENABLE      0
#define BLDCFG_ODT_CMD_THROT_CYCLE                87
#define BLDCFG_SW_CMD_THROT_CYCLE                 0
#define BLDCFG_DIMM_SENSOR_CONFIGURATION          0x408
#define BLDCFG_DIMM_SENSOR_UPPER                  80
#define BLDCFG_DIMM_SENSOR_LOWER                  10
#define BLDCFG_DIMM_SENSOR_CRITICAL               95
#define BLDCFG_DIMM_SENSOR_RESOLUTION             1
#define BLDCFG_AUTO_REF_FINE_GRAN_MODE            0
#define BLDCFG_ENABLE_MEMPSTATE                   TRUE
#define BLDCFG_ENABLE_DDRROUTEBALANCEDTEE         FALSE
#define BLDCFG_MEM_NVDIMM_POWER_SOURCE            1
#define BLDCFG_MEM_DATA_POISON                    TRUE
#define BLDCFG_MEM_DATA_SCRAMBLE                  TRUE
//
// MBIST Items
// MBIST SubTestType: 0-Basic Test, 1 - Single Chipselect, 2- Multi Chipselect
//                    3 - AddressLine Test, 4- All Test
//
#define BLDCFG_MEM_MBIST_TEST_ENABLE              TRUE
#define BLDCFG_MEM_MBIST_SUBTEST_TYPE             0
#define BLDCFG_MEM_MBIST_AGGRESOR_ON              FALSE
#define BLDCFG_MEM_MBIST_HALT_ON_ERROR            TRUE
#define BLDCFG_MEM_MBIST_CPU_VREF_RANGE           0
#define BLDCFG_MEM_MBIST_DRAM_VREF_RANGE          0
//#define BLDCFG_MEM_MBIST_PER_BIT_SLAVE_DIE_REPORT 0
#define BLDCFG_MEM_MBIST_PER_BIT_SLAVE_DIE_REPORT 1

#define BLDCFG_MEM_TSME_ENABLE                    FALSE

#define BLDCFG_MEM_CLK_MAP            { MEMCLK_DIS_MAP(ANY_SOCKET, ANY_CHANNEL, 0x00, 0x01, 0x02, 0x03, 0x00, 0x00, 0x00, 0x00)} // MemClkDisMap
#define BLDCFG_CKE_TRI_MAP            { CKE_TRI_MAP(ANY_SOCKET, ANY_CHANNEL, 0x00, 0x01, 0x02, 0x03) }                           // CkeTriMap
#define BLDCFG_ODT_TRI_MAP            { ODT_TRI_MAP(ANY_SOCKET, ANY_CHANNEL, 0x00, 0x01, 0x02, 0x03) }                           // OdtTriMap
#define BLDCFG_CS_TRI_MAP             { CS_TRI_MAP(ANY_SOCKET, ANY_CHANNEL, 0x00, 0x01, 0x02, 0x03, 0x00, 0x00, 0x00, 0x00) }    // CsTriMap
//#define BLDCFG_NUM_DIMMS_SUPPORTED    { NUMBER_OF_DIMMS_SUPPORTED(ANY_SOCKET, ANY_CHANNEL, 1) }                                  // NumberDimmSupported
#define BLDCFG_NUM_DIMMS_SUPPORTED    { NUMBER_OF_DIMMS_SUPPORTED(ANY_SOCKET, ANY_CHANNEL, 2) }                                  // NumberDimmSupported
#define BLDCFG_NUM_SOLDERED_DOWN_DIMM_SUPPORTED      { 0, 0, 0, 0, 0, 0 }                                                        // NumberSolderedDownDimmsSupported
#define BLDCFG_NUM_CS_SUPPORTED       { 0, 0, 0, 0, 0, 0 }                                                                       // NumberChipSelectsSupported

#define BLDCFG_NUM_CHNL_SUPPORTED     { NUMBER_OF_CHANNELS_SUPPORTED(ANY_SOCKET, 2) }                                            // NumberChannelsSupported
#define BLDCFG_BUS_SPEED_OVERRIDE     { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 }                                                  // OverrideBusSpeed
#define BLDCFG_DRAM_TECH_OVERRIDE     { 0, 0, 0, 0, 0, 0, 0, 0, 0 }                                                              // DramTechnology
#define BLDCFG_SOLDRD_DOWN_DIMM_TYPE  { 0, 0, 0, 0, 0, 0 }                                                                       // SolderedDownSoDimmType
#define BLDCFG_MEM_POWER_POLICY_OVERRIDE  { 0, 0, 0, 0, 0, 0 }                                                                   // MemoryPowerPolicyOverride
#define BLDCFG_NUM_MOTHERBOARD_LAYERS { 0, 0, 0, 0, 0, 0 }                                                                        // MotherboardLayers



#define BLDCFG_MEMORY_QUADRANK_TYPE               QUADRANK_UNBUFFERED
#define BLDCFG_MEMORY_ENABLE_NODE_INTERLEAVING    FALSE

#define BLDCFG_ONLINE_SPARE                       FALSE
#define BLDCFG_USE_BURST_MODE                     FALSE
#define BLDCFG_HEAP_DRAM_ADDRESS                  0xB0000ul
#define BLDCFG_1GB_ALIGN                          FALSE
#define BLDCFG_UMA_ALIGNMENT                      UMA_4MB_ALIGNED
#define BLDCFG_DIMM_TYPE_PACKAGE                  UDIMM_PACKAGE

//
// Please Review the below SMBUS Address, based off your schematics and comment out lines which doesnt belongs
// to the project for which this fie is being customized
//

#define BLDCF_SPD_CH_A_DIMM0_ADDRESS      0xA0
#define BLDCF_SPD_CH_A_DIMM1_ADDRESS      0xA2

#define BLDCF_SPD_CH_B_DIMM0_ADDRESS      0xA4
#define BLDCF_SPD_CH_B_DIMM1_ADDRESS      0xA6

#define BLDCF_SPD_CH_C_DIMM0_ADDRESS      0xA8
#define BLDCF_SPD_CH_C_DIMM1_ADDRESS      0xAA

#define BLDCF_SPD_CH_D_DIMM0_ADDRESS      0xAC
#define BLDCF_SPD_CH_D_DIMM1_ADDRESS      0xAE

#define BLDCF_SPD_CH_E_DIMM0_ADDRESS      0xA0
#define BLDCF_SPD_CH_E_DIMM1_ADDRESS      0xA2

#define BLDCF_SPD_CH_F_DIMM0_ADDRESS      0xA4
#define BLDCF_SPD_CH_F_DIMM1_ADDRESS      0xA6

#define BLDCF_SPD_CH_G_DIMM0_ADDRESS      0xA8
#define BLDCF_SPD_CH_G_DIMM1_ADDRESS      0xAA

#define BLDCF_SPD_CH_H_DIMM0_ADDRESS      0xAC
#define BLDCF_SPD_CH_H_DIMM1_ADDRESS      0xAE


//#define BLDCFG_I2C_MUX_ADRRESS            0x94
#define BLDCFG_I2C_MUX_ADRRESS            0xFF
#define BLDCF_I2C_CHANNEL_1               1
#define BLDCF_I2C_CHANNEL_2               2
#define BLDCF_I2C_CHANNEL_3               3
#define BLDCF_I2C_CHANNEL_4               4

#define BLDCFG_CCX_MIN_SEV_ASID                5
#define BLDCFG_PSP_ENABLE_DEBUG_MODE           0
#define BLDCFG_DF_GMI_ENCRYPT                  3
#define BLDCFG_DF_XGMI_ENCRYPT                 3
#define BLDCFG_DF_SAVE_RESTORE_MEM_ENCRYPT     3
#define BLDCFG_DF_SYS_STORAGE_AT_TOM           3
#define BLDCFG_DF_PROBE_FILTER_ENABLE          3
#define BLDCFG_DF_BOTTOM_IO                    MCT_BOTTOM_IO_VALUE  //Default 0xF0
#define BLDCFG_DF_MEM_INTERLEAVING             7
#define BLDCFG_DF_DRAM_INTLV_SIZE              7
#define BLDCFG_DF_CHAN_INTLV_HASH_EN           3
#define BLDCFG_DF_PCI_MMIO_SIZE                DF_PCI_MMIO_SIZE //Default 0x8000000 //128 buses
#define BLDCFG_DF_CAKE_CRC_THRESH_PERF_BOUNDS  100  // 0.001%
#define BLDCFG_DF_MEM_CLEAR                    3
#define BLDCFG_DF_BUS_NUM_ASSIGN_STRATEGY      0x0

//
// GNB Specific Configurations
//
#define BLDCFG_BMC_SOCKET_INFO              0x0F
#define BLDCFG_BMC_START_LANE               0x80
#define BLDCFG_BMC_END_LANE                 0x80
#define BLDCFG_BMC_BMC_DEVICE               0
#define BLDCFG_BMC_FUNCTION                 0
//
// UART Enable Disable through SOC UART/ LPC-SUPER IO 
// 0 - LPC UART, 1 - SOC UART0
//
#define BLDCFG_FCH_CONSOLE_OUT_ENABLE       AmdABLDebug_SUPPORT
#define BLDCFG_FCH_CONSOLE_OUT_SERIAL_PORT  AmdABLDebug_Select

//#define BLDCFG_CONOUTCTRL_BREAKPOINT          FALSE
//#define BLDCFG_CONOUTCTRL_BREAKPOINT_ALLDIE   FALSE

#define BLDCFG_MEM_INTERNAL_SPD_EN   TRUE
#define BLDCFG_MEM_INTERNAL_SPD_DIS  FALSE
#define SPD_DATA_PAGE_0  { \
    0x23, 0x12, 0x0C, 0x01, 0x85, 0x29, 0x00, 0x08, 0x00, 0x60, 0x00, 0x03, 0x08, 0x0B, 0x80, 0x00, \
    0x00, 0x00, 0x06, 0x0D, 0xF8, 0x3F, 0x00, 0x00, 0x6E, 0x6E, 0x6E, 0x11, 0x00, 0x6E, 0xF0, 0x0A, \
    0x20, 0x08, 0x00, 0x05, 0x00, 0x60, 0x18, 0x28, 0x28, 0x00, 0x78, 0x00, 0x14, 0x3C, 0x00, 0x00, \
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x16, 0x16, 0x15, 0x16, \
    0x03, 0x16, 0x03, 0x16, 0x03, 0x16, 0x03, 0x16, 0x0D, 0x16, 0x16, 0x16, 0x16, 0x16, 0x00, 0x00, \
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, \
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, \
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x9C, 0x00, 0x00, 0x00, 0x00, 0x00, 0xE7, 0x00, 0x75, 0x16, \
    0x11, 0x11, 0x41, 0x19, 0x00, 0x86, 0x32, 0xA0, 0x01, 0x65, 0x05, 0x00, 0x00, 0x00, 0x00, 0x00, \
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, \
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, \
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, \
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, \
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, \
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, \
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x7B, 0xE4, \
}

#define SPD_DATA_PAGE_1  { \
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, \
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, \
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, \
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, \
    0x80, 0xCE, 0x02, 0x18, 0x30, 0x40, 0x0F, 0xD6, 0x84, 0x4D, 0x33, 0x39, 0x33, 0x41, 0x34, 0x4B, \
    0x34, 0x30, 0x43, 0x42, 0x32, 0x2D, 0x43, 0x54, 0x44, 0x20, 0x20, 0x20, 0x20, 0x00, 0x80, 0xCE, \
    0x00, 0x53, 0x30, 0x31, 0x4B, 0x41, 0x31, 0x30, 0x05, 0x00, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, \
    0x01, 0x01, 0x01, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xDD, 0x00, 0x00, \
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, \
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, \
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, \
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, \
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, \
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, \
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, \
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 \
}
#define RDIMM_INFO(SpdValid, SocketNumber, ChannelNumber, DimmNumber)  { SpdValid, TRUE, 0, FALSE, 0, 0, \
                                                                         { 0, 0, 0, 0 }, DDR4_TECHNOLOGY, \
                                                                         RDIMM_PACKAGE, SocketNumber, ChannelNumber, \
                                                                         DimmNumber, 0, SPD_DATA_PAGE_0 }

#define UDIMM_INFO(SpdValid, SocketNumber, ChannelNumber, DimmNumber)  { SpdValid, TRUE, 0, FALSE, 0, 0, \
                                                                         { 0, 0, 0, 0 }, DDR4_TECHNOLOGY, \
                                                                         UDIMM_PACKAGE, SocketNumber, ChannelNumber, \
                                                                         DimmNumber, 0, SPD_DATA_PAGE_0 }

#define SODIMM_INFO(SpdValid, SocketNumber, ChannelNumber, DimmNumber)  { SpdValid, TRUE, 0, FALSE, 0, 0, \
                                                                          { 0, 0, 0, 0 }, DDR4_TECHNOLOGY, \
                                                                          SODIMM_PACKAGE, SocketNumber, ChannelNumber, \
                                                                          DimmNumber, 0, SPD_DATA_PAGE_0 }

#define BLDCFG_MEM_SUPPORT_1SPC_AND_2SPC_MIXED_MODE_EN    TRUE
#define BLDCFG_MEM_SUPPORT_1SPC_AND_2SPC_MIXED_MODE_DIS   FALSE

#endif   //ifndef  _APCB_CUSTOMIZED_DEFINITIONS_H_
