// Seed: 2197276884
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output tri0 id_4;
  inout supply1 id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1 <= id_1#(
      .id_3(-1'b0),
      .id_2(1),
      .id_2(1)
  );
  assign module_1._id_0 = 0;
  assign id_3 = -1;
  assign id_3 = -1'h0;
endmodule
module module_1 #(
    parameter id_0 = 32'd76
) (
    input wand _id_0[id_0 : id_0]
);
  logic id_2;
  ;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
