/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [12:0] celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  reg [3:0] celloutsig_0_1z;
  wire [16:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  reg [14:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [14:0] celloutsig_0_6z;
  reg [11:0] celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [12:0] celloutsig_1_15z;
  wire [10:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [15:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  reg [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [23:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = ~(celloutsig_1_0z | celloutsig_1_0z);
  assign celloutsig_0_5z = celloutsig_0_0z[5] | celloutsig_0_1z[1];
  assign celloutsig_0_3z = celloutsig_0_1z[0] ^ celloutsig_0_1z[2];
  assign celloutsig_0_22z = celloutsig_0_6z[8] ^ celloutsig_0_10z[6];
  assign celloutsig_1_6z = celloutsig_1_4z[3] ^ celloutsig_1_5z;
  assign celloutsig_1_7z = celloutsig_1_3z[5] ^ celloutsig_1_0z;
  assign celloutsig_0_11z = celloutsig_0_10z[5:3] & { in_data[3:2], celloutsig_0_3z };
  assign celloutsig_0_4z = { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z } / { 1'h1, celloutsig_0_1z, in_data[0] };
  assign celloutsig_1_10z = { celloutsig_1_4z[3:1], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_8z } == { celloutsig_1_9z[20:17], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_1_5z = { celloutsig_1_3z[8:7], celloutsig_1_2z, celloutsig_1_1z } >= { in_data[124:121], celloutsig_1_4z };
  assign celloutsig_1_8z = ! { celloutsig_1_4z[3:2], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_13z = ! celloutsig_1_2z[5:2];
  assign celloutsig_1_0z = ! in_data[135:128];
  assign celloutsig_1_1z = ! { in_data[137:135], celloutsig_1_0z };
  assign celloutsig_1_11z = in_data[104] & ~(celloutsig_1_5z);
  assign celloutsig_1_17z = celloutsig_1_3z[3] & ~(celloutsig_1_16z[4]);
  assign celloutsig_1_19z = { celloutsig_1_9z[20], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_5z } % { 1'h1, celloutsig_1_2z[5], celloutsig_1_17z, celloutsig_1_10z };
  assign celloutsig_0_21z = { celloutsig_0_0z[11:1], celloutsig_0_4z } % { 1'h1, celloutsig_0_6z[10:0], celloutsig_0_9z[4], celloutsig_0_5z, celloutsig_0_11z };
  assign celloutsig_0_0z = in_data[19] ? { in_data[29:20], 1'h1, in_data[18:17] } : in_data[62:50];
  assign celloutsig_1_18z = celloutsig_1_1z ? { celloutsig_1_9z[21:9], celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_0z } : { celloutsig_1_9z[23:9], celloutsig_1_7z };
  assign celloutsig_0_10z = celloutsig_0_9z[4] ? celloutsig_0_2z[9:0] : { celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_9z = celloutsig_0_8z[7:2] | celloutsig_0_4z;
  assign celloutsig_1_9z = { celloutsig_1_4z[5:3], celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_3z } >> { celloutsig_1_3z[5:3], celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_3z = { in_data[128:121], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } >> in_data[119:109];
  assign celloutsig_0_6z = in_data[60:46] >>> { celloutsig_0_0z[8:6], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_1_15z = { celloutsig_1_9z[11:5], celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_7z } - { in_data[131:121], celloutsig_1_12z, celloutsig_1_8z };
  assign celloutsig_1_16z = { celloutsig_1_15z[9], celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_11z } - { celloutsig_1_15z[9:0], celloutsig_1_10z };
  assign celloutsig_1_2z = { in_data[133:129], celloutsig_1_0z, celloutsig_1_1z } - in_data[168:162];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_8z = 12'h000;
    else if (!clkin_data[0]) celloutsig_0_8z = celloutsig_0_6z[11:0];
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_1z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_1z = celloutsig_0_0z[9:6];
  always_latch
    if (clkin_data[64]) celloutsig_1_4z = 6'h00;
    else if (clkin_data[32]) celloutsig_1_4z = in_data[102:97];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_2z = 15'h0000;
    else if (clkin_data[0]) celloutsig_0_2z = { in_data[33:23], celloutsig_0_1z };
  assign celloutsig_1_14z = ~((in_data[157] & celloutsig_1_4z[0]) | (celloutsig_1_10z & celloutsig_1_9z[20]));
  assign { out_data[143:128], out_data[99:96], out_data[48:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
