$comment
	File created using the following command:
		vcd file Assignment7.msim.vcd -direction
$end
$date
	Sun Jun 02 23:09:42 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Assignment7_vlg_vec_tst $end
$var reg 5 ! HNhi_address [4:0] $end
$var reg 1 " HNhi_CLOCK $end
$var reg 8 # HNhi_data [7:0] $end
$var reg 1 $ HNhi_WREN $end
$var wire 1 % HNhi_q [7] $end
$var wire 1 & HNhi_q [6] $end
$var wire 1 ' HNhi_q [5] $end
$var wire 1 ( HNhi_q [4] $end
$var wire 1 ) HNhi_q [3] $end
$var wire 1 * HNhi_q [2] $end
$var wire 1 + HNhi_q [1] $end
$var wire 1 , HNhi_q [0] $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 4 HNhi_WREN~input_o $end
$var wire 1 5 HNhi_CLOCK~input_o $end
$var wire 1 6 HNhi_CLOCK~inputCLKENA0_outclk $end
$var wire 1 7 HNhi_data[4]~input_o $end
$var wire 1 8 HNhi_address[0]~input_o $end
$var wire 1 9 HNhi_address[1]~input_o $end
$var wire 1 : HNhi_address[2]~input_o $end
$var wire 1 ; HNhi_address[3]~input_o $end
$var wire 1 < HNhi_address[4]~input_o $end
$var wire 1 = HNhi_data[5]~input_o $end
$var wire 1 > HNhi_data[6]~input_o $end
$var wire 1 ? HNhi_data[7]~input_o $end
$var wire 1 @ HNhi_data[0]~input_o $end
$var wire 1 A HNhi_data[1]~input_o $end
$var wire 1 B HNhi_data[2]~input_o $end
$var wire 1 C HNhi_data[3]~input_o $end
$var wire 1 D inst1|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 E inst1|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 F inst1|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 G inst1|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 H inst|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 I inst|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 J inst|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 K inst|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 L inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19] $end
$var wire 1 M inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18] $end
$var wire 1 N inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 O inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 P inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 Q inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 R inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 S inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 T inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 U inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 V inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 W inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 X inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 Y inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 Z inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 [ inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 \ inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 ] inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 ^ inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 _ inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0"
b0 #
0$
0,
0+
0*
0)
0(
0'
0&
0%
0-
1.
x/
10
11
12
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0G
0F
0E
0D
0K
0J
0I
0H
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
$end
#10000
b1 !
b1 #
1@
18
#12500
1"
15
16
#20000
b11 !
b11 #
b10 !
b10 #
0@
1A
08
19
#25000
0"
05
06
#30000
b11 !
b11 #
1@
18
#37500
1"
15
16
1_
1[
1G
1K
1,
1(
#40000
b111 !
b111 #
b101 !
b101 #
b100 !
b100 #
0@
0A
1B
08
09
1:
#50000
0"
b101 !
b101 #
05
1@
18
06
#60000
b111 !
b111 #
b110 !
b110 #
0@
1A
08
19
#62500
1"
15
16
1^
1Z
1F
1J
1+
1'
#70000
b111 !
b111 #
1@
18
#75000
0"
05
06
#80000
b1111 !
b1111 #
b1011 !
b1011 #
b1001 !
b1001 #
b1000 !
b1000 #
0@
0A
0B
1C
08
09
0:
1;
#87500
1"
15
16
0_
1]
0[
1Y
0G
1E
0K
1I
1*
0,
1&
0(
#90000
b1001 !
b1001 #
1@
18
#100000
b1011 !
b1011 #
0"
b1010 !
b1010 #
0@
1A
08
19
05
06
#110000
b1011 !
b1011 #
1@
18
#112500
1"
15
16
0^
0]
1\
0Z
0Y
1X
0F
0E
1D
0J
0I
1H
1)
0*
0+
1%
0&
0'
#120000
b1111 !
b1111 #
b1101 !
b1101 #
b1100 !
b1100 #
0@
0A
1B
08
09
1:
#125000
0"
05
06
#130000
b1101 !
b1101 #
1@
18
#137500
1"
15
16
0\
0X
0D
0H
0)
0%
#140000
b1111 !
b1111 #
b1110 !
b1110 #
0@
1A
08
19
#150000
0"
b1111 !
b1111 #
05
1@
18
06
#160000
b11111 !
b11111 #
b10111 !
b10111 #
b10011 !
b10011 #
b10001 !
b10001 #
b10000 !
b10000 #
0@
0A
0B
0C
17
08
09
0:
0;
1<
#162500
1"
15
16
#170000
b10001 !
b10001 #
1@
18
#175000
0"
05
06
#180000
b10011 !
b10011 #
b10010 !
b10010 #
0@
1A
08
19
#187500
1"
15
16
#190000
b10011 !
b10011 #
1@
18
#200000
