============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = F:/ARMChina/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Illyasvial Von Einzb
   Run Date =   Thu Jul  4 20:34:55 2024

   Run on =     LAPTOP-4S5LNBPI
============================================================
RUN-1002 : start command "open_project SD-SDRAM-ISP-HDMI.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../import/ddr3-al_ip/SOFTFIFO.v
HDL-1007 : analyze verilog file ../../import/ddr3-al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(92)
HDL-1007 : analyze verilog file ../../al_ip/PLL_hdmi.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL_hdmi.v(70)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/SerializerN_1_lvds.enc.vhd
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v(216)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v(208)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v(207)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v(216)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v(209)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v(211)
HDL-1007 : analyze verilog file ../../import/hdmi_top/hdmi_top.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/video_driver.v
HDL-1007 : analyze verilog file ../../import/sd_bmp_hdmi.v
HDL-1007 : undeclared symbol 'rd_vsync', assumed default net type 'wire' in ../../import/sd_bmp_hdmi.v(200)
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_ctrl_top.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_init.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_read.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_write.v
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../import/hdmi-rtl/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../import/hdmi-rtl/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_cmd.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_cmd.v' in ../../import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_controller.v
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_ctrl.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_ctrl.v' in ../../import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_data.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_data.v' in ../../import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_top.v
HDL-1007 : analyze verilog file ../../import/read_rawdata.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_include.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_debayer_h.v
RUN-1001 : Project manager successfully analyzed 32 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SD-SDRAM-ISP-HDMI_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc -ip SOFTFIFO ../../import/ddr3-al_ip/SOFTFIFO.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 9663676416000"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 49946174685184"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 17514876633088"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 9663676416000"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../sd_HDMI.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 8 trigger nets, 8 data nets.
KIT-1004 : Chipwatcher code = 0101000110101001
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/ARMChina/cw/ -file SD-SDRAM-ISP-HDMI_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file F:/ARMChina/cw\bus_det.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\bus_top.sv
HDL-1007 : analyze verilog file F:/ARMChina/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\cwc_top.sv
HDL-1007 : analyze verilog file F:/ARMChina/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\register.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\tap.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\trigger.sv
HDL-1007 : analyze verilog file SD-SDRAM-ISP-HDMI_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in SD-SDRAM-ISP-HDMI_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000}) in F:/ARMChina/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=58) in F:/ARMChina/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=58) in F:/ARMChina/cw\register.v(21)
HDL-1007 : elaborate module tap in F:/ARMChina/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000}) in F:/ARMChina/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000}) in F:/ARMChina/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in F:/ARMChina/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "sd_bmp_hdmi"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=58)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=58)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model sd_bmp_hdmi
SYN-1032 : 8152/19 useful/useless nets, 5798/14 useful/useless insts
SYN-1016 : Merged 28 instances.
SYN-1032 : 7973/8 useful/useless nets, 6067/8 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 7957/16 useful/useless nets, 6055/12 useful/useless insts
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 252 better
SYN-1014 : Optimize round 2
SYN-1032 : 7809/15 useful/useless nets, 5907/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 12 IOs to PADs
RUN-1002 : start command "update_pll_param -module sd_bmp_hdmi"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 10 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 8119/2 useful/useless nets, 6218/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 28888, tnet num: 8119, tinst num: 6217, tnode num: 36724, tedge num: 49385.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8119 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 129 (4.02), #lev = 6 (2.34)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 125 (4.13), #lev = 6 (2.31)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 370 instances into 125 LUTs, name keeping = 79%.
SYN-1001 : Packing model "sd_bmp_hdmi" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 81 adder to BLE ...
SYN-4008 : Packed 81 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.373253s wall, 1.109375s user + 0.015625s system = 1.125000s CPU (81.9%)

RUN-1004 : used memory is 203 MB, reserved memory is 177 MB, peak memory is 250 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.308756s wall, 1.953125s user + 0.078125s system = 2.031250s CPU (88.0%)

RUN-1004 : used memory is 203 MB, reserved memory is 177 MB, peak memory is 250 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (271 clock/control pins, 1 other pins).
SYN-4016 : Net u_clk_wiz_1/clk0_out driven by BUFG (58 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (133 clock/control pins, 0 other pins).
SYN-4027 : Net u_ddr3_top/clk_sdram is clkc1 of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw is clkc3 of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_sd_ctrl_top/u_sd_read/clk_ref_180deg is clkc4 of pll u_clk_wiz_0/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_clk_wiz_0/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_hdmi_top/debayer_h/pclk is clkc1 of pll u_clk_wiz_1/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_clk_wiz_1/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_clk_wiz_1/pll_inst.
SYN-4024 : Net "u_sd_ctrl_top/u_sd_init/div_clk" drives clk pins.
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_clk_wiz_1/clk0_out as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/clk_sdram as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/debayer_h/pclk as clock net
SYN-4025 : Tag rtl::Net u_sd_ctrl_top/u_sd_init/div_clk as clock net
SYN-4025 : Tag rtl::Net u_sd_ctrl_top/u_sd_read/clk_ref_180deg as clock net
SYN-4026 : Tagged 9 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_sd_ctrl_top/u_sd_init/div_clk to drive 101 clock pins.
PHY-1001 : Populate physical database on model sd_bmp_hdmi.
RUN-1001 : There are total 5702 instances
RUN-0007 : 1947 luts, 2424 seqs, 800 mslices, 435 lslices, 71 pads, 16 brams, 0 dsps
RUN-1001 : There are total 7603 nets
RUN-1001 : 5405 nets have 2 pins
RUN-1001 : 1598 nets have [3 - 5] pins
RUN-1001 : 380 nets have [6 - 10] pins
RUN-1001 : 165 nets have [11 - 20] pins
RUN-1001 : 42 nets have [21 - 99] pins
RUN-1001 : 13 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     123     
RUN-1001 :   No   |  No   |  Yes  |    1787     
RUN-1001 :   No   |  Yes  |  No   |     64      
RUN-1001 :   Yes  |  No   |  No   |     19      
RUN-1001 :   Yes  |  No   |  Yes  |     431     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    9    |  22   |     14     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 44
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5700 instances, 1947 luts, 2424 seqs, 1235 slices, 288 macros(1235 instances: 800 mslices 435 lslices)
PHY-3001 : Huge net u_hdmi_top/sys_rst_n with 1492 pins
PHY-0007 : Cell area utilization is 22%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 27766, tnet num: 7601, tinst num: 5700, tnode num: 35503, tedge num: 48271.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7601 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.806632s wall, 0.640625s user + 0.062500s system = 0.703125s CPU (87.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.80941e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 5700.
PHY-3001 : End clustering;  0.000045s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.11512e+06, overlap = 40
PHY-3002 : Step(2): len = 917733, overlap = 34.25
PHY-3002 : Step(3): len = 551847, overlap = 50.625
PHY-3002 : Step(4): len = 475206, overlap = 44.25
PHY-3002 : Step(5): len = 380239, overlap = 67.0938
PHY-3002 : Step(6): len = 333109, overlap = 90.4062
PHY-3002 : Step(7): len = 296928, overlap = 109.906
PHY-3002 : Step(8): len = 264585, overlap = 133.938
PHY-3002 : Step(9): len = 243682, overlap = 155.344
PHY-3002 : Step(10): len = 224892, overlap = 166.125
PHY-3002 : Step(11): len = 210696, overlap = 181.281
PHY-3002 : Step(12): len = 198960, overlap = 185.562
PHY-3002 : Step(13): len = 184098, overlap = 200.438
PHY-3002 : Step(14): len = 173652, overlap = 209.156
PHY-3002 : Step(15): len = 166477, overlap = 219.625
PHY-3002 : Step(16): len = 156476, overlap = 230.281
PHY-3002 : Step(17): len = 150384, overlap = 242.344
PHY-3002 : Step(18): len = 146304, overlap = 257.312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.26329e-05
PHY-3002 : Step(19): len = 149550, overlap = 221.5
PHY-3002 : Step(20): len = 160998, overlap = 180.938
PHY-3002 : Step(21): len = 166203, overlap = 163.875
PHY-3002 : Step(22): len = 164954, overlap = 150.219
PHY-3002 : Step(23): len = 165249, overlap = 127.469
PHY-3002 : Step(24): len = 159962, overlap = 123.875
PHY-3002 : Step(25): len = 158161, overlap = 118.938
PHY-3002 : Step(26): len = 156080, overlap = 113.844
PHY-3002 : Step(27): len = 153453, overlap = 113.781
PHY-3002 : Step(28): len = 150554, overlap = 122.219
PHY-3002 : Step(29): len = 146589, overlap = 122.25
PHY-3002 : Step(30): len = 145533, overlap = 121.938
PHY-3002 : Step(31): len = 144409, overlap = 120.312
PHY-3002 : Step(32): len = 142680, overlap = 136.781
PHY-3002 : Step(33): len = 141250, overlap = 141.125
PHY-3002 : Step(34): len = 141004, overlap = 142.156
PHY-3002 : Step(35): len = 138655, overlap = 153.906
PHY-3002 : Step(36): len = 138589, overlap = 151.688
PHY-3002 : Step(37): len = 137128, overlap = 165.406
PHY-3002 : Step(38): len = 136747, overlap = 174.656
PHY-3002 : Step(39): len = 135098, overlap = 169.75
PHY-3002 : Step(40): len = 134376, overlap = 171.594
PHY-3002 : Step(41): len = 132722, overlap = 181.188
PHY-3002 : Step(42): len = 132231, overlap = 183.094
PHY-3002 : Step(43): len = 129674, overlap = 177.656
PHY-3002 : Step(44): len = 129379, overlap = 173.062
PHY-3002 : Step(45): len = 128207, overlap = 171.812
PHY-3002 : Step(46): len = 127387, overlap = 173.875
PHY-3002 : Step(47): len = 125354, overlap = 178.125
PHY-3002 : Step(48): len = 125178, overlap = 169.188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.52658e-05
PHY-3002 : Step(49): len = 125654, overlap = 167.406
PHY-3002 : Step(50): len = 125800, overlap = 167.906
PHY-3002 : Step(51): len = 126382, overlap = 168.969
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.05317e-05
PHY-3002 : Step(52): len = 127822, overlap = 162.062
PHY-3002 : Step(53): len = 128241, overlap = 164.25
PHY-3002 : Step(54): len = 129491, overlap = 159.188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.29267e-05
PHY-3002 : Step(55): len = 129555, overlap = 159.562
PHY-3002 : Step(56): len = 129587, overlap = 161.906
PHY-3002 : Step(57): len = 130780, overlap = 157.281
PHY-3002 : Step(58): len = 131360, overlap = 153.75
PHY-3002 : Step(59): len = 133729, overlap = 142.156
PHY-3002 : Step(60): len = 136078, overlap = 132.906
PHY-3002 : Step(61): len = 136580, overlap = 130.469
PHY-3002 : Step(62): len = 136724, overlap = 131.531
PHY-3002 : Step(63): len = 136369, overlap = 131.188
PHY-3002 : Step(64): len = 136197, overlap = 131.094
PHY-3002 : Step(65): len = 136086, overlap = 130.719
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000165853
PHY-3002 : Step(66): len = 136390, overlap = 133
PHY-3002 : Step(67): len = 136414, overlap = 131.188
PHY-3002 : Step(68): len = 136540, overlap = 129.594
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000274224
PHY-3002 : Step(69): len = 136732, overlap = 123.062
PHY-3002 : Step(70): len = 137079, overlap = 122.625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.030233s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (103.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7601 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.158700s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (68.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.55385e-06
PHY-3002 : Step(71): len = 137648, overlap = 233.812
PHY-3002 : Step(72): len = 137606, overlap = 237.906
PHY-3002 : Step(73): len = 132033, overlap = 244.469
PHY-3002 : Step(74): len = 131950, overlap = 245.25
PHY-3002 : Step(75): len = 128574, overlap = 244.594
PHY-3002 : Step(76): len = 128544, overlap = 244.625
PHY-3002 : Step(77): len = 126964, overlap = 250.375
PHY-3002 : Step(78): len = 126811, overlap = 252.656
PHY-3002 : Step(79): len = 126451, overlap = 253.531
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.1077e-06
PHY-3002 : Step(80): len = 126516, overlap = 251.719
PHY-3002 : Step(81): len = 126575, overlap = 251.375
PHY-3002 : Step(82): len = 127424, overlap = 249.438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.42154e-05
PHY-3002 : Step(83): len = 129560, overlap = 242.906
PHY-3002 : Step(84): len = 130142, overlap = 243.188
PHY-3002 : Step(85): len = 132645, overlap = 233.469
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.84308e-05
PHY-3002 : Step(86): len = 135767, overlap = 220.312
PHY-3002 : Step(87): len = 136307, overlap = 215.188
PHY-3002 : Step(88): len = 147055, overlap = 178.688
PHY-3002 : Step(89): len = 144546, overlap = 176.094
PHY-3002 : Step(90): len = 144442, overlap = 176.594
PHY-3002 : Step(91): len = 141505, overlap = 173.156
PHY-3002 : Step(92): len = 141138, overlap = 170.25
PHY-3002 : Step(93): len = 141145, overlap = 169.688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.68616e-05
PHY-3002 : Step(94): len = 144586, overlap = 155.062
PHY-3002 : Step(95): len = 144933, overlap = 156.531
PHY-3002 : Step(96): len = 148189, overlap = 149.188
PHY-3002 : Step(97): len = 149681, overlap = 140.5
PHY-3002 : Step(98): len = 150914, overlap = 134.812
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000113723
PHY-3002 : Step(99): len = 151812, overlap = 125.25
PHY-3002 : Step(100): len = 152052, overlap = 124
PHY-3002 : Step(101): len = 155507, overlap = 96.3125
PHY-3002 : Step(102): len = 154810, overlap = 99.2188
PHY-3002 : Step(103): len = 154770, overlap = 99.625
PHY-3002 : Step(104): len = 153413, overlap = 104.625
PHY-3002 : Step(105): len = 151954, overlap = 96.5625
PHY-3002 : Step(106): len = 151954, overlap = 96.5625
PHY-3002 : Step(107): len = 151203, overlap = 95.6875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000227446
PHY-3002 : Step(108): len = 152735, overlap = 96.7188
PHY-3002 : Step(109): len = 152735, overlap = 96.7188
PHY-3002 : Step(110): len = 152482, overlap = 97.0938
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000454893
PHY-3002 : Step(111): len = 154326, overlap = 93.9688
PHY-3002 : Step(112): len = 154553, overlap = 94.1562
PHY-3002 : Step(113): len = 155699, overlap = 92.3438
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7601 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.153728s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (91.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.31207e-05
PHY-3002 : Step(114): len = 159930, overlap = 237.25
PHY-3002 : Step(115): len = 160439, overlap = 231.312
PHY-3002 : Step(116): len = 157008, overlap = 228.219
PHY-3002 : Step(117): len = 156748, overlap = 228.219
PHY-3002 : Step(118): len = 154780, overlap = 227.938
PHY-3002 : Step(119): len = 151253, overlap = 220.562
PHY-3002 : Step(120): len = 150785, overlap = 219.844
PHY-3002 : Step(121): len = 148886, overlap = 219.594
PHY-3002 : Step(122): len = 147656, overlap = 214.219
PHY-3002 : Step(123): len = 147323, overlap = 214.406
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.62414e-05
PHY-3002 : Step(124): len = 149077, overlap = 207
PHY-3002 : Step(125): len = 149319, overlap = 203.5
PHY-3002 : Step(126): len = 152167, overlap = 195.375
PHY-3002 : Step(127): len = 150574, overlap = 189.875
PHY-3002 : Step(128): len = 150574, overlap = 189.875
PHY-3002 : Step(129): len = 150347, overlap = 188.281
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.24827e-05
PHY-3002 : Step(130): len = 156339, overlap = 179.625
PHY-3002 : Step(131): len = 156339, overlap = 179.625
PHY-3002 : Step(132): len = 155483, overlap = 180.562
PHY-3002 : Step(133): len = 155483, overlap = 180.562
PHY-3002 : Step(134): len = 156377, overlap = 165
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000184965
PHY-3002 : Step(135): len = 161939, overlap = 146.531
PHY-3002 : Step(136): len = 164464, overlap = 137.938
PHY-3002 : Step(137): len = 167339, overlap = 129.438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000369931
PHY-3002 : Step(138): len = 167012, overlap = 128.094
PHY-3002 : Step(139): len = 167143, overlap = 125.031
PHY-3002 : Step(140): len = 168534, overlap = 115.25
PHY-3002 : Step(141): len = 169506, overlap = 109.938
PHY-3002 : Step(142): len = 169403, overlap = 109.5
PHY-3002 : Step(143): len = 168566, overlap = 112.375
PHY-3002 : Step(144): len = 168005, overlap = 111.375
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 27766, tnet num: 7601, tinst num: 5700, tnode num: 35503, tedge num: 48271.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 332.22 peak overflow 3.53
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7603.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 193336, over cnt = 915(2%), over = 3659, worst = 21
PHY-1001 : End global iterations;  0.378347s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (70.2%)

PHY-1001 : Congestion index: top1 = 50.67, top5 = 40.59, top10 = 34.26, top15 = 29.94.
PHY-1001 : End incremental global routing;  0.492484s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (66.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7601 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.189157s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (90.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.787081s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (77.4%)

OPT-1001 : Current memory(MB): used = 305, reserve = 271, peak = 305.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5833/7603.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 193336, over cnt = 915(2%), over = 3659, worst = 21
PHY-1002 : len = 211464, over cnt = 667(1%), over = 1984, worst = 20
PHY-1002 : len = 226992, over cnt = 361(1%), over = 883, worst = 14
PHY-1002 : len = 235912, over cnt = 105(0%), over = 289, worst = 11
PHY-1002 : len = 239472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.498739s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (62.7%)

PHY-1001 : Congestion index: top1 = 46.01, top5 = 39.23, top10 = 34.52, top15 = 31.21.
OPT-1001 : End congestion update;  0.604824s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (62.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7601 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.142149s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (76.9%)

OPT-0007 : Start: WNS 999170 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.747201s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (64.8%)

OPT-1001 : Current memory(MB): used = 310, reserve = 277, peak = 310.
OPT-1001 : End physical optimization;  2.327873s wall, 1.593750s user + 0.046875s system = 1.640625s CPU (70.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1947 LUT to BLE ...
SYN-4008 : Packed 1947 LUT and 1197 SEQ to BLE.
SYN-4003 : Packing 1227 remaining SEQ's ...
SYN-4005 : Packed 673 SEQ with LUT/SLICE
SYN-4006 : 335 single LUT's are left
SYN-4006 : 554 single SEQ's are left
SYN-4011 : Packing model "sd_bmp_hdmi" (AL_USER_NORMAL) with 2501/3992 primitive instances ...
PHY-3001 : End packing;  0.223483s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (90.9%)

PHY-1001 : Populate physical database on model sd_bmp_hdmi.
RUN-1001 : There are total 2673 instances
RUN-1001 : 1288 mslices, 1289 lslices, 71 pads, 16 brams, 0 dsps
RUN-1001 : There are total 6505 nets
RUN-1001 : 4325 nets have 2 pins
RUN-1001 : 1566 nets have [3 - 5] pins
RUN-1001 : 402 nets have [6 - 10] pins
RUN-1001 : 154 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : design contains 2671 instances, 2577 slices, 288 macros(1235 instances: 800 mslices 435 lslices)
PHY-3001 : Cell area utilization is 32%
PHY-3001 : After packing: Len = 171347, Over = 166
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 23425, tnet num: 6503, tinst num: 2671, tnode num: 28863, tedge num: 43161.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6503 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.808213s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (88.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.3009e-05
PHY-3002 : Step(145): len = 168668, overlap = 168.5
PHY-3002 : Step(146): len = 167988, overlap = 170
PHY-3002 : Step(147): len = 165733, overlap = 167.25
PHY-3002 : Step(148): len = 163150, overlap = 169
PHY-3002 : Step(149): len = 161480, overlap = 175.75
PHY-3002 : Step(150): len = 159680, overlap = 177
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.60179e-05
PHY-3002 : Step(151): len = 160796, overlap = 168.25
PHY-3002 : Step(152): len = 161496, overlap = 168.75
PHY-3002 : Step(153): len = 163942, overlap = 163.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.20358e-05
PHY-3002 : Step(154): len = 169009, overlap = 154.25
PHY-3002 : Step(155): len = 171727, overlap = 145.75
PHY-3002 : Step(156): len = 176666, overlap = 141.75
PHY-3002 : Step(157): len = 176866, overlap = 137.5
PHY-3002 : Step(158): len = 177054, overlap = 134.75
PHY-3002 : Step(159): len = 176642, overlap = 133.5
PHY-3002 : Step(160): len = 176473, overlap = 129.25
PHY-3002 : Step(161): len = 176506, overlap = 129.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000184072
PHY-3002 : Step(162): len = 180767, overlap = 129.75
PHY-3002 : Step(163): len = 182772, overlap = 131
PHY-3002 : Step(164): len = 184940, overlap = 124.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000368143
PHY-3002 : Step(165): len = 187475, overlap = 113
PHY-3002 : Step(166): len = 189861, overlap = 109
PHY-3002 : Step(167): len = 191869, overlap = 103.5
PHY-3002 : Step(168): len = 192627, overlap = 101.75
PHY-3002 : Step(169): len = 192372, overlap = 100.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.775665s wall, 0.156250s user + 0.171875s system = 0.328125s CPU (42.3%)

PHY-3001 : Trial Legalized: Len = 230744
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6503 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.129694s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (36.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00040754
PHY-3002 : Step(170): len = 217111, overlap = 9
PHY-3002 : Step(171): len = 207494, overlap = 26
PHY-3002 : Step(172): len = 204163, overlap = 34.25
PHY-3002 : Step(173): len = 202316, overlap = 39.25
PHY-3002 : Step(174): len = 200693, overlap = 44
PHY-3002 : Step(175): len = 200043, overlap = 44.5
PHY-3002 : Step(176): len = 199679, overlap = 46
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00081508
PHY-3002 : Step(177): len = 200290, overlap = 46.25
PHY-3002 : Step(178): len = 200476, overlap = 47
PHY-3002 : Step(179): len = 200681, overlap = 45.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00163016
PHY-3002 : Step(180): len = 201111, overlap = 45.5
PHY-3002 : Step(181): len = 201351, overlap = 45.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007651s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 212798, Over = 0
PHY-3001 : Spreading special nets. 37 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.021017s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (74.3%)

PHY-3001 : 51 instances has been re-located, deltaX = 11, deltaY = 38, maxDist = 2.
PHY-3001 : Final: Len = 214160, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 23425, tnet num: 6503, tinst num: 2672, tnode num: 28863, tedge num: 43161.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 177/6505.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 251360, over cnt = 721(2%), over = 1134, worst = 7
PHY-1002 : len = 255848, over cnt = 389(1%), over = 552, worst = 6
PHY-1002 : len = 260016, over cnt = 148(0%), over = 204, worst = 5
PHY-1002 : len = 262440, over cnt = 14(0%), over = 16, worst = 2
PHY-1002 : len = 262696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.728347s wall, 0.312500s user + 0.031250s system = 0.343750s CPU (47.2%)

PHY-1001 : Congestion index: top1 = 37.11, top5 = 31.96, top10 = 29.13, top15 = 27.14.
PHY-1001 : End incremental global routing;  0.862959s wall, 0.437500s user + 0.031250s system = 0.468750s CPU (54.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6503 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.173912s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (80.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.138843s wall, 0.671875s user + 0.031250s system = 0.703125s CPU (61.7%)

OPT-1001 : Current memory(MB): used = 318, reserve = 285, peak = 318.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5720/6505.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 262696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030870s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (101.2%)

PHY-1001 : Congestion index: top1 = 37.11, top5 = 31.96, top10 = 29.13, top15 = 27.14.
OPT-1001 : End congestion update;  0.143252s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (98.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6503 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.124705s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (75.2%)

OPT-0007 : Start: WNS 998995 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.268150s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (87.4%)

OPT-1001 : Current memory(MB): used = 319, reserve = 287, peak = 319.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6503 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.122647s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (76.4%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5720/6505.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 262696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.033335s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (93.7%)

PHY-1001 : Congestion index: top1 = 37.11, top5 = 31.96, top10 = 29.13, top15 = 27.14.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6503 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.122756s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (89.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 998995 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 36.689655
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  2.603173s wall, 1.890625s user + 0.031250s system = 1.921875s CPU (73.8%)

RUN-1003 : finish command "place" in  15.853201s wall, 10.093750s user + 2.500000s system = 12.593750s CPU (79.4%)

RUN-1004 : used memory is 302 MB, reserved memory is 270 MB, peak memory is 320 MB
RUN-1002 : start command "export_db SD-SDRAM-ISP-HDMI_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 2674 instances
RUN-1001 : 1288 mslices, 1289 lslices, 71 pads, 16 brams, 0 dsps
RUN-1001 : There are total 6505 nets
RUN-1001 : 4325 nets have 2 pins
RUN-1001 : 1566 nets have [3 - 5] pins
RUN-1001 : 402 nets have [6 - 10] pins
RUN-1001 : 154 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 23425, tnet num: 6503, tinst num: 2672, tnode num: 28863, tedge num: 43161.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1288 mslices, 1289 lslices, 71 pads, 16 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6503 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 250176, over cnt = 734(2%), over = 1146, worst = 7
PHY-1002 : len = 254776, over cnt = 397(1%), over = 556, worst = 6
PHY-1002 : len = 259664, over cnt = 120(0%), over = 163, worst = 4
PHY-1002 : len = 261848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.671563s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (53.5%)

PHY-1001 : Congestion index: top1 = 37.52, top5 = 32.14, top10 = 29.21, top15 = 27.20.
PHY-1001 : End global routing;  0.805511s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (60.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 351, reserve = 320, peak = 354.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : net u_hdmi_top/debayer_h/pclk will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 604, reserve = 577, peak = 604.
PHY-1001 : End build detailed router design. 3.534623s wall, 2.843750s user + 0.046875s system = 2.890625s CPU (81.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 86480, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 3.399828s wall, 2.296875s user + 0.000000s system = 2.296875s CPU (67.6%)

PHY-1001 : Current memory(MB): used = 637, reserve = 611, peak = 637.
PHY-1001 : End phase 1; 3.405958s wall, 2.296875s user + 0.000000s system = 2.296875s CPU (67.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 85% nets.
PHY-1022 : len = 676816, over cnt = 183(0%), over = 183, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 626, reserve = 613, peak = 638.
PHY-1001 : End initial routed; 7.083345s wall, 4.171875s user + 0.046875s system = 4.218750s CPU (59.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5544(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.045240s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (82.2%)

PHY-1001 : Current memory(MB): used = 633, reserve = 620, peak = 638.
PHY-1001 : End phase 2; 8.128779s wall, 5.031250s user + 0.046875s system = 5.078125s CPU (62.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 676816, over cnt = 183(0%), over = 183, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.029910s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (52.2%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 674936, over cnt = 61(0%), over = 61, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.120347s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (64.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 674664, over cnt = 14(0%), over = 14, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.084668s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (18.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 674472, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.063815s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (24.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5544(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.067583s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (76.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 50 feed throughs used by 43 nets
PHY-1001 : End commit to database; 0.617108s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (86.1%)

PHY-1001 : Current memory(MB): used = 663, reserve = 650, peak = 663.
PHY-1001 : End phase 3; 2.177455s wall, 1.593750s user + 0.015625s system = 1.609375s CPU (73.9%)

PHY-1003 : Routed, final wirelength = 674472
PHY-1001 : Current memory(MB): used = 665, reserve = 652, peak = 665.
PHY-1001 : End export database. 0.022471s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  17.523062s wall, 11.937500s user + 0.125000s system = 12.062500s CPU (68.8%)

RUN-1003 : finish command "route" in  19.261230s wall, 13.187500s user + 0.125000s system = 13.312500s CPU (69.1%)

RUN-1004 : used memory is 664 MB, reserved memory is 651 MB, peak memory is 665 MB
RUN-1002 : start command "report_area -io_info -file SD-SDRAM-ISP-HDMI_phy.area"
RUN-1001 : standard
***Report Model: sd_bmp_hdmi Device: EG4S20BG256***

IO Statistics
#IO                        12
  #input                    5
  #output                   7
  #inout                    0

Utilization Statistics
#lut                     4480   out of  19600   22.86%
#reg                     2439   out of  19600   12.44%
#le                      5034
  #lut only              2595   out of   5034   51.55%
  #reg only               554   out of   5034   11.01%
  #lut&reg               1885   out of   5034   37.45%
#dsp                        0   out of     29    0.00%
#bram                      14   out of     64   21.88%
  #bram9k                  14
  #fifo9k                   0
#bram32k                    2   out of     16   12.50%
#pad                       16   out of    188    8.51%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                                    Type               DriverType         Driver                                          Fanout
#1        u_hdmi_top/debayer_h/pclk                   GCLK               pll                u_clk_wiz_1/pll_inst.clkc1                      835
#2        u_clk_wiz_0/clk0_buf                        GCLK               pll                u_clk_wiz_0/pll_inst.clkc0                      178
#3        u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw    GCLK               pll                u_clk_wiz_0/pll_inst.clkc3                      158
#4        config_inst_syn_9                           GCLK               config             config_inst.jtck                                80
#5        u_sd_ctrl_top/u_sd_init/div_clk             GCLK               lslice             u_sd_ctrl_top/u_sd_init/div_clk_reg_syn_9.q0    60
#6        sys_clk_dup_1                               GCLK               io                 sys_clk_syn_2.di                                56
#7        u_clk_wiz_1/clk0_buf                        GCLK               pll                u_clk_wiz_1/pll_inst.clkc0                      36
#8        u_sd_ctrl_top/u_sd_read/clk_ref_180deg      GCLK               pll                u_clk_wiz_0/pll_inst.clkc4                      25
#9        u_ddr3_top/clk_sdram                        GCLK               pll                u_clk_wiz_0/pll_inst.clkc1                      0


Detailed IO Report

        Name           Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
       sd_miso           INPUT        D14        LVCMOS33          N/A          PULLUP      NONE    
   switch_video[1]       INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
   switch_video[0]       INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       sys_clk           INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      sys_rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
       sd_clk           OUTPUT        F15        LVCMOS33           8            NONE       NONE    
        sd_cs           OUTPUT        F13        LVCMOS33           8            NONE       NONE    
       sd_mosi          OUTPUT        F14        LVCMOS33           8            NONE       NONE    
     tmds_clk_p         OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
    tmds_clk_p(n)       OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[2]       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[2](n)     OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[1]       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[1](n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[0]       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[0](n)     OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
       dq[23]            INPUT        S31        LVCMOS25           8           PULLUP      NONE    
       dq[22]            INPUT        S32        LVCMOS25           8           PULLUP      NONE    
       dq[21]            INPUT        S35        LVCMOS25           8           PULLUP      NONE    
       dq[20]            INPUT        S36        LVCMOS25           8           PULLUP      NONE    
       dq[19]            INPUT        S37        LVCMOS25           8           PULLUP      NONE    
       dq[18]            INPUT        S38        LVCMOS25           8           PULLUP      NONE    
       dq[17]            INPUT        S41        LVCMOS25           8           PULLUP      NONE    
       dq[16]            INPUT        S42        LVCMOS25           8           PULLUP      NONE    
       dq[31]            INPUT        S48        LVCMOS25           8           PULLUP      NONE    
       dq[30]            INPUT        S49        LVCMOS25           8           PULLUP      NONE    
       dq[29]            INPUT        S52        LVCMOS25           8           PULLUP      NONE    
       dq[28]            INPUT        S53        LVCMOS25           8           PULLUP      NONE    
       dq[27]            INPUT        S54        LVCMOS25           8           PULLUP      NONE    
       dq[26]            INPUT        S55        LVCMOS25           8           PULLUP      NONE    
       dq[25]            INPUT        S58        LVCMOS25           8           PULLUP      NONE    
       dq[24]            INPUT        S59        LVCMOS25           8           PULLUP      NONE    
         dm0            OUTPUT        S14        LVCMOS25           8            NONE       NONE    
         cke            OUTPUT        S18        LVCMOS25           8            NONE       OREG    
        we_n            OUTPUT        S19        LVCMOS25           8            NONE       OREG    
        cas_n           OUTPUT        S20        LVCMOS25           8            NONE       OREG    
        ras_n           OUTPUT        S21        LVCMOS25           8            NONE       OREG    
        cs_n            OUTPUT        S22        LVCMOS25           8            NONE       OREG    
       addr[9]          OUTPUT        S23        LVCMOS25           8            NONE       OREG    
       addr[8]          OUTPUT        S24        LVCMOS25           8            NONE       OREG    
       addr[7]          OUTPUT        S25        LVCMOS25           8            NONE       OREG    
       addr[6]          OUTPUT        S26        LVCMOS25           8            NONE       OREG    
       addr[5]          OUTPUT        S27        LVCMOS25           8            NONE       OREG    
       addr[4]          OUTPUT        S28        LVCMOS25           8            NONE       OREG    
         dm2            OUTPUT        S29        LVCMOS25           8            NONE       NONE    
         dm3            OUTPUT        S61        LVCMOS25           8            NONE       NONE    
       addr[3]          OUTPUT        S64        LVCMOS25           8            NONE       OREG    
       addr[2]          OUTPUT        S65        LVCMOS25           8            NONE       OREG    
       addr[1]          OUTPUT        S66        LVCMOS25           8            NONE       OREG    
       addr[0]          OUTPUT        S67        LVCMOS25           8            NONE       OREG    
      addr[10]          OUTPUT        S68        LVCMOS25           8            NONE       OREG    
        ba[0]           OUTPUT        S69        LVCMOS25           8            NONE       OREG    
        ba[1]           OUTPUT        S70        LVCMOS25           8            NONE       OREG    
         clk            OUTPUT        S73        LVCMOS25           8            NONE       NONE    
         dm1            OUTPUT        S76        LVCMOS25           8            NONE       NONE    
        dq[0]            INOUT         S1        LVCMOS25           8           PULLUP      IREG    
        dq[6]            INOUT        S11        LVCMOS25           8           PULLUP      IREG    
        dq[7]            INOUT        S12        LVCMOS25           8           PULLUP      IREG    
        dq[1]            INOUT         S2        LVCMOS25           8           PULLUP      IREG    
        dq[2]            INOUT         S5        LVCMOS25           8           PULLUP      IREG    
        dq[3]            INOUT         S6        LVCMOS25           8           PULLUP      IREG    
        dq[4]            INOUT         S7        LVCMOS25           8           PULLUP      IREG    
        dq[8]            INOUT        S78        LVCMOS25           8           PULLUP      IREG    
        dq[9]            INOUT        S79        LVCMOS25           8           PULLUP      IREG    
        dq[5]            INOUT         S8        LVCMOS25           8           PULLUP      IREG    
       dq[10]            INOUT        S82        LVCMOS25           8           PULLUP      IREG    
       dq[11]            INOUT        S83        LVCMOS25           8           PULLUP      IREG    
       dq[12]            INOUT        S84        LVCMOS25           8           PULLUP      IREG    
       dq[13]            INOUT        S85        LVCMOS25           8           PULLUP      IREG    
       dq[14]            INOUT        S88        LVCMOS25           8           PULLUP      IREG    
       dq[15]            INOUT        S89        LVCMOS25           8           PULLUP      IREG    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |sd_bmp_hdmi                                |5034   |3245    |1235    |2443    |16      |0       |
|  u_clk_wiz_0                       |PLL                                        |0      |0       |0       |0       |0       |0       |
|  u_clk_wiz_1                       |PLL_hdmi                                   |0      |0       |0       |0       |0       |0       |
|  u_ddr3_top                        |ddr3_top1                                  |576    |377     |100     |331     |2       |0       |
|    physica_sdram                   |SDRAM                                      |0      |0       |0       |0       |0       |0       |
|    u_sdram_controller              |sdram_controller                           |218    |164     |40      |84      |0       |0       |
|      u_sdram_cmd                   |sdram_cmd                                  |49     |49      |0       |18      |0       |0       |
|      u_sdram_ctrl                  |sdram_ctrl                                 |157    |111     |40      |54      |0       |0       |
|      u_sdram_data                  |sdram_data                                 |12     |4       |0       |12      |0       |0       |
|    u_sdram_fifo_ctrl               |sdram_fifo_ctrl                            |358    |213     |60      |247     |2       |0       |
|      rdfifo                        |SOFTFIFO                                   |129    |83      |18      |103     |1       |0       |
|        ram_inst                    |ram_infer_SOFTFIFO                         |3      |2       |0       |3       |1       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |39     |27      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |32     |29      |0       |32      |0       |0       |
|      wrfifo                        |SOFTFIFO                                   |141    |66      |18      |113     |1       |0       |
|        ram_inst                    |ram_infer_SOFTFIFO                         |17     |2       |0       |16      |1       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |37     |16      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |36     |23      |0       |36      |0       |0       |
|  u_hdmi_top                        |hdmi_top1                                  |3396   |2137    |918     |1510    |12      |0       |
|    debayer_h                       |isp_demosaic                               |2892   |1762    |803     |1302    |12      |0       |
|      linebuffer                    |shift_register                             |51     |35      |16      |13      |12      |0       |
|        gen_ram_inst[0]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[1]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[2]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[3]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[4]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[5]$u_ram       |simple_dp_ram                              |7      |7       |0       |1       |2       |0       |
|    u3_hdmi_tx                      |hdmi_tx                                    |355    |287     |54      |180     |0       |0       |
|      Inst_DVITransmitter           |DVITransmitter                             |355    |287     |54      |180     |0       |0       |
|        Inst_TMDSEncoder_blue       |TMDSEncoder                                |108    |90      |18      |47      |0       |0       |
|        Inst_TMDSEncoder_green      |TMDSEncoder                                |99     |80      |18      |45      |0       |0       |
|        Inst_TMDSEncoder_red        |TMDSEncoder                                |99     |81      |18      |39      |0       |0       |
|        Inst_blue_serializer_10_1   |Serial_N_1_lvds_dat                        |18     |16      |0       |18      |0       |0       |
|        Inst_clk_serializer_10_1    |Serial_N_1_lvds                            |6      |3       |0       |6       |0       |0       |
|        Inst_green_serializer_10_1  |Serial_N_1_lvds_dat                        |12     |8       |0       |12      |0       |0       |
|        Inst_red_serializer_10_1    |Serial_N_1_lvds_dat                        |13     |9       |0       |13      |0       |0       |
|    u_video_driver                  |video_driver                               |149    |88      |61      |28      |0       |0       |
|  u_sd_ctrl_top                     |sd_ctrl_top                                |344    |269     |49      |216     |0       |0       |
|    u_sd_init                       |sd_init                                    |201    |155     |32      |113     |0       |0       |
|    u_sd_read                       |sd_read                                    |143    |114     |17      |103     |0       |0       |
|  u_sd_read_photo                   |read_rawdata                               |346    |242     |97      |159     |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                             |368    |216     |71      |221     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                    |368    |216     |71      |221     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                |134    |72      |0       |119     |0       |0       |
|        reg_inst                    |register                                   |131    |69      |0       |116     |0       |0       |
|        tap_inst                    |tap                                        |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger                                    |234    |144     |71      |102     |0       |0       |
|        bus_inst                    |bus_top                                    |20     |10      |6       |12      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                    |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                    |3      |2       |0       |3       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det                                    |16     |7       |6       |8       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                   |117    |84      |33      |54      |0       |0       |
+-------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       4312  
    #2          2       1046  
    #3          3       267   
    #4          4       253   
    #5        5-10      453   
    #6        11-50     142   
    #7       51-100      4    
    #8       101-500     4    
    #9        >500       1    
  Average     2.39            

RUN-1002 : start command "export_db SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 23425, tnet num: 6503, tinst num: 2672, tnode num: 28863, tedge num: 43161.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file SD-SDRAM-ISP-HDMI_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 6503 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 9 (9 unconstrainted).
TMR-5009 WARNING: No clock constraint on 9 clock net(s): 
		config_inst_syn_10
		sys_clk_dup_1
		u_clk_wiz_1/clk0_out
		u_ddr3_top/clk_sdram
		u_ddr3_top/u_sdram_fifo_ctrl/clk_ref
		u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw
		u_hdmi_top/debayer_h/pclk
		u_sd_ctrl_top/u_sd_init/div_clk_syn_4
		u_sd_ctrl_top/u_sd_read/clk_ref_180deg
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_clk_wiz_0/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_clk_wiz_1/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in SD-SDRAM-ISP-HDMI_phy.timing, timing summary in SD-SDRAM-ISP-HDMI_phy.tsm.
RUN-1002 : start command "export_bid SD-SDRAM-ISP-HDMI_inst.bid"
PRG-1000 : <!-- HMAC is: 0ede4ca29d746be7116faaf597415356a32fdcb83b7a1f12fba36f9bc997c572 -->
RUN-1002 : start command "bitgen -bit SD-SDRAM-ISP-HDMI.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 2672
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6505, pip num: 51729
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 50
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 2182 valid insts, and 159931 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110011110101000110101001
BIT-1004 : PLL setting string = 0110
BIT-1004 : Generate bits file SD-SDRAM-ISP-HDMI.bit.
RUN-1003 : finish command "bitgen -bit SD-SDRAM-ISP-HDMI.bit" in  4.793253s wall, 19.531250s user + 0.312500s system = 19.843750s CPU (414.0%)

RUN-1004 : used memory is 658 MB, reserved memory is 642 MB, peak memory is 845 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240704_203455.log"
