#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f258c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f25a50 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1f182d0 .functor NOT 1, L_0x1f753d0, C4<0>, C4<0>, C4<0>;
L_0x1f751b0 .functor XOR 2, L_0x1f75050, L_0x1f75110, C4<00>, C4<00>;
L_0x1f752c0 .functor XOR 2, L_0x1f751b0, L_0x1f75220, C4<00>, C4<00>;
v0x1f70590_0 .net *"_ivl_10", 1 0, L_0x1f75220;  1 drivers
v0x1f70690_0 .net *"_ivl_12", 1 0, L_0x1f752c0;  1 drivers
v0x1f70770_0 .net *"_ivl_2", 1 0, L_0x1f738b0;  1 drivers
v0x1f70830_0 .net *"_ivl_4", 1 0, L_0x1f75050;  1 drivers
v0x1f70910_0 .net *"_ivl_6", 1 0, L_0x1f75110;  1 drivers
v0x1f70a40_0 .net *"_ivl_8", 1 0, L_0x1f751b0;  1 drivers
v0x1f70b20_0 .net "a", 0 0, v0x1f6d260_0;  1 drivers
v0x1f70bc0_0 .net "b", 0 0, v0x1f6d300_0;  1 drivers
v0x1f70c60_0 .net "c", 0 0, v0x1f6d3a0_0;  1 drivers
v0x1f70d00_0 .var "clk", 0 0;
v0x1f70da0_0 .net "d", 0 0, v0x1f6d4e0_0;  1 drivers
v0x1f70e40_0 .net "out_pos_dut", 0 0, L_0x1f74da0;  1 drivers
v0x1f70ee0_0 .net "out_pos_ref", 0 0, L_0x1f72410;  1 drivers
v0x1f70f80_0 .net "out_sop_dut", 0 0, L_0x1f73060;  1 drivers
v0x1f71020_0 .net "out_sop_ref", 0 0, L_0x1f47a10;  1 drivers
v0x1f710c0_0 .var/2u "stats1", 223 0;
v0x1f71160_0 .var/2u "strobe", 0 0;
v0x1f71200_0 .net "tb_match", 0 0, L_0x1f753d0;  1 drivers
v0x1f712d0_0 .net "tb_mismatch", 0 0, L_0x1f182d0;  1 drivers
v0x1f71370_0 .net "wavedrom_enable", 0 0, v0x1f6d7b0_0;  1 drivers
v0x1f71440_0 .net "wavedrom_title", 511 0, v0x1f6d850_0;  1 drivers
L_0x1f738b0 .concat [ 1 1 0 0], L_0x1f72410, L_0x1f47a10;
L_0x1f75050 .concat [ 1 1 0 0], L_0x1f72410, L_0x1f47a10;
L_0x1f75110 .concat [ 1 1 0 0], L_0x1f74da0, L_0x1f73060;
L_0x1f75220 .concat [ 1 1 0 0], L_0x1f72410, L_0x1f47a10;
L_0x1f753d0 .cmp/eeq 2, L_0x1f738b0, L_0x1f752c0;
S_0x1f25be0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1f25a50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1f186b0 .functor AND 1, v0x1f6d3a0_0, v0x1f6d4e0_0, C4<1>, C4<1>;
L_0x1f18a90 .functor NOT 1, v0x1f6d260_0, C4<0>, C4<0>, C4<0>;
L_0x1f18e70 .functor NOT 1, v0x1f6d300_0, C4<0>, C4<0>, C4<0>;
L_0x1f190f0 .functor AND 1, L_0x1f18a90, L_0x1f18e70, C4<1>, C4<1>;
L_0x1f304e0 .functor AND 1, L_0x1f190f0, v0x1f6d3a0_0, C4<1>, C4<1>;
L_0x1f47a10 .functor OR 1, L_0x1f186b0, L_0x1f304e0, C4<0>, C4<0>;
L_0x1f71890 .functor NOT 1, v0x1f6d300_0, C4<0>, C4<0>, C4<0>;
L_0x1f71900 .functor OR 1, L_0x1f71890, v0x1f6d4e0_0, C4<0>, C4<0>;
L_0x1f71a10 .functor AND 1, v0x1f6d3a0_0, L_0x1f71900, C4<1>, C4<1>;
L_0x1f71ad0 .functor NOT 1, v0x1f6d260_0, C4<0>, C4<0>, C4<0>;
L_0x1f71ba0 .functor OR 1, L_0x1f71ad0, v0x1f6d300_0, C4<0>, C4<0>;
L_0x1f71c10 .functor AND 1, L_0x1f71a10, L_0x1f71ba0, C4<1>, C4<1>;
L_0x1f71d90 .functor NOT 1, v0x1f6d300_0, C4<0>, C4<0>, C4<0>;
L_0x1f71e00 .functor OR 1, L_0x1f71d90, v0x1f6d4e0_0, C4<0>, C4<0>;
L_0x1f71d20 .functor AND 1, v0x1f6d3a0_0, L_0x1f71e00, C4<1>, C4<1>;
L_0x1f71f90 .functor NOT 1, v0x1f6d260_0, C4<0>, C4<0>, C4<0>;
L_0x1f72090 .functor OR 1, L_0x1f71f90, v0x1f6d4e0_0, C4<0>, C4<0>;
L_0x1f72150 .functor AND 1, L_0x1f71d20, L_0x1f72090, C4<1>, C4<1>;
L_0x1f72300 .functor XNOR 1, L_0x1f71c10, L_0x1f72150, C4<0>, C4<0>;
v0x1f17c00_0 .net *"_ivl_0", 0 0, L_0x1f186b0;  1 drivers
v0x1f18000_0 .net *"_ivl_12", 0 0, L_0x1f71890;  1 drivers
v0x1f183e0_0 .net *"_ivl_14", 0 0, L_0x1f71900;  1 drivers
v0x1f187c0_0 .net *"_ivl_16", 0 0, L_0x1f71a10;  1 drivers
v0x1f18ba0_0 .net *"_ivl_18", 0 0, L_0x1f71ad0;  1 drivers
v0x1f18f80_0 .net *"_ivl_2", 0 0, L_0x1f18a90;  1 drivers
v0x1f19200_0 .net *"_ivl_20", 0 0, L_0x1f71ba0;  1 drivers
v0x1f6b7d0_0 .net *"_ivl_24", 0 0, L_0x1f71d90;  1 drivers
v0x1f6b8b0_0 .net *"_ivl_26", 0 0, L_0x1f71e00;  1 drivers
v0x1f6b990_0 .net *"_ivl_28", 0 0, L_0x1f71d20;  1 drivers
v0x1f6ba70_0 .net *"_ivl_30", 0 0, L_0x1f71f90;  1 drivers
v0x1f6bb50_0 .net *"_ivl_32", 0 0, L_0x1f72090;  1 drivers
v0x1f6bc30_0 .net *"_ivl_36", 0 0, L_0x1f72300;  1 drivers
L_0x7ff3a2d40018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1f6bcf0_0 .net *"_ivl_38", 0 0, L_0x7ff3a2d40018;  1 drivers
v0x1f6bdd0_0 .net *"_ivl_4", 0 0, L_0x1f18e70;  1 drivers
v0x1f6beb0_0 .net *"_ivl_6", 0 0, L_0x1f190f0;  1 drivers
v0x1f6bf90_0 .net *"_ivl_8", 0 0, L_0x1f304e0;  1 drivers
v0x1f6c070_0 .net "a", 0 0, v0x1f6d260_0;  alias, 1 drivers
v0x1f6c130_0 .net "b", 0 0, v0x1f6d300_0;  alias, 1 drivers
v0x1f6c1f0_0 .net "c", 0 0, v0x1f6d3a0_0;  alias, 1 drivers
v0x1f6c2b0_0 .net "d", 0 0, v0x1f6d4e0_0;  alias, 1 drivers
v0x1f6c370_0 .net "out_pos", 0 0, L_0x1f72410;  alias, 1 drivers
v0x1f6c430_0 .net "out_sop", 0 0, L_0x1f47a10;  alias, 1 drivers
v0x1f6c4f0_0 .net "pos0", 0 0, L_0x1f71c10;  1 drivers
v0x1f6c5b0_0 .net "pos1", 0 0, L_0x1f72150;  1 drivers
L_0x1f72410 .functor MUXZ 1, L_0x7ff3a2d40018, L_0x1f71c10, L_0x1f72300, C4<>;
S_0x1f6c730 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1f25a50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1f6d260_0 .var "a", 0 0;
v0x1f6d300_0 .var "b", 0 0;
v0x1f6d3a0_0 .var "c", 0 0;
v0x1f6d440_0 .net "clk", 0 0, v0x1f70d00_0;  1 drivers
v0x1f6d4e0_0 .var "d", 0 0;
v0x1f6d5d0_0 .var/2u "fail", 0 0;
v0x1f6d670_0 .var/2u "fail1", 0 0;
v0x1f6d710_0 .net "tb_match", 0 0, L_0x1f753d0;  alias, 1 drivers
v0x1f6d7b0_0 .var "wavedrom_enable", 0 0;
v0x1f6d850_0 .var "wavedrom_title", 511 0;
E_0x1f24230/0 .event negedge, v0x1f6d440_0;
E_0x1f24230/1 .event posedge, v0x1f6d440_0;
E_0x1f24230 .event/or E_0x1f24230/0, E_0x1f24230/1;
S_0x1f6ca60 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1f6c730;
 .timescale -12 -12;
v0x1f6cca0_0 .var/2s "i", 31 0;
E_0x1f240d0 .event posedge, v0x1f6d440_0;
S_0x1f6cda0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1f6c730;
 .timescale -12 -12;
v0x1f6cfa0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1f6d080 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1f6c730;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1f6da30 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1f25a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1f725c0 .functor OR 1, v0x1f6d300_0, v0x1f6d3a0_0, C4<0>, C4<0>;
L_0x1f72870 .functor OR 1, L_0x1f725c0, v0x1f6d4e0_0, C4<0>, C4<0>;
L_0x1f72a60 .functor AND 1, v0x1f6d260_0, L_0x1f72870, C4<1>, C4<1>;
L_0x1f72b20 .functor NOT 1, v0x1f6d260_0, C4<0>, C4<0>, C4<0>;
L_0x1f72cd0 .functor AND 1, v0x1f6d300_0, v0x1f6d3a0_0, C4<1>, C4<1>;
L_0x1f72d40 .functor AND 1, L_0x1f72cd0, v0x1f6d4e0_0, C4<1>, C4<1>;
L_0x1f72e40 .functor NOT 1, L_0x1f72d40, C4<0>, C4<0>, C4<0>;
L_0x1f72f00 .functor AND 1, L_0x1f72b20, L_0x1f72e40, C4<1>, C4<1>;
L_0x1f73060 .functor OR 1, L_0x1f72a60, L_0x1f72f00, C4<0>, C4<0>;
L_0x1f731c0 .functor NOT 1, v0x1f6d300_0, C4<0>, C4<0>, C4<0>;
L_0x1f73290 .functor OR 1, v0x1f6d260_0, L_0x1f731c0, C4<0>, C4<0>;
L_0x1f73300 .functor NOT 1, v0x1f6d3a0_0, C4<0>, C4<0>, C4<0>;
L_0x1f733e0 .functor OR 1, L_0x1f73290, L_0x1f73300, C4<0>, C4<0>;
L_0x1f734f0 .functor NOT 1, v0x1f6d4e0_0, C4<0>, C4<0>, C4<0>;
L_0x1f73370 .functor OR 1, L_0x1f733e0, L_0x1f734f0, C4<0>, C4<0>;
L_0x1f73680 .functor NOT 1, v0x1f6d260_0, C4<0>, C4<0>, C4<0>;
L_0x1f73780 .functor OR 1, L_0x1f73680, v0x1f6d300_0, C4<0>, C4<0>;
L_0x1f73840 .functor NOT 1, v0x1f6d3a0_0, C4<0>, C4<0>, C4<0>;
L_0x1f73950 .functor OR 1, L_0x1f73780, L_0x1f73840, C4<0>, C4<0>;
L_0x1f73a60 .functor NOT 1, v0x1f6d4e0_0, C4<0>, C4<0>, C4<0>;
L_0x1f73b80 .functor OR 1, L_0x1f73950, L_0x1f73a60, C4<0>, C4<0>;
L_0x1f73c90 .functor AND 1, L_0x1f73370, L_0x1f73b80, C4<1>, C4<1>;
L_0x1f73e60 .functor NOT 1, v0x1f6d260_0, C4<0>, C4<0>, C4<0>;
L_0x1f73ed0 .functor NOT 1, v0x1f6d300_0, C4<0>, C4<0>, C4<0>;
L_0x1f74010 .functor OR 1, L_0x1f73e60, L_0x1f73ed0, C4<0>, C4<0>;
L_0x1f74120 .functor OR 1, L_0x1f74010, v0x1f6d3a0_0, C4<0>, C4<0>;
L_0x1f742c0 .functor NOT 1, v0x1f6d4e0_0, C4<0>, C4<0>, C4<0>;
L_0x1f74330 .functor OR 1, L_0x1f74120, L_0x1f742c0, C4<0>, C4<0>;
L_0x1f74530 .functor AND 1, L_0x1f73c90, L_0x1f74330, C4<1>, C4<1>;
L_0x1f74640 .functor NOT 1, v0x1f6d260_0, C4<0>, C4<0>, C4<0>;
L_0x1f747b0 .functor NOT 1, v0x1f6d300_0, C4<0>, C4<0>, C4<0>;
L_0x1f74820 .functor OR 1, L_0x1f74640, L_0x1f747b0, C4<0>, C4<0>;
L_0x1f74a40 .functor NOT 1, v0x1f6d3a0_0, C4<0>, C4<0>, C4<0>;
L_0x1f74ab0 .functor OR 1, L_0x1f74820, L_0x1f74a40, C4<0>, C4<0>;
L_0x1f74ce0 .functor OR 1, L_0x1f74ab0, v0x1f6d4e0_0, C4<0>, C4<0>;
L_0x1f74da0 .functor AND 1, L_0x1f74530, L_0x1f74ce0, C4<1>, C4<1>;
v0x1f6dbf0_0 .net *"_ivl_0", 0 0, L_0x1f725c0;  1 drivers
v0x1f6dcd0_0 .net *"_ivl_10", 0 0, L_0x1f72d40;  1 drivers
v0x1f6ddb0_0 .net *"_ivl_12", 0 0, L_0x1f72e40;  1 drivers
v0x1f6dea0_0 .net *"_ivl_14", 0 0, L_0x1f72f00;  1 drivers
v0x1f6df80_0 .net *"_ivl_18", 0 0, L_0x1f731c0;  1 drivers
v0x1f6e0b0_0 .net *"_ivl_2", 0 0, L_0x1f72870;  1 drivers
v0x1f6e190_0 .net *"_ivl_20", 0 0, L_0x1f73290;  1 drivers
v0x1f6e270_0 .net *"_ivl_22", 0 0, L_0x1f73300;  1 drivers
v0x1f6e350_0 .net *"_ivl_24", 0 0, L_0x1f733e0;  1 drivers
v0x1f6e4c0_0 .net *"_ivl_26", 0 0, L_0x1f734f0;  1 drivers
v0x1f6e5a0_0 .net *"_ivl_28", 0 0, L_0x1f73370;  1 drivers
v0x1f6e680_0 .net *"_ivl_30", 0 0, L_0x1f73680;  1 drivers
v0x1f6e760_0 .net *"_ivl_32", 0 0, L_0x1f73780;  1 drivers
v0x1f6e840_0 .net *"_ivl_34", 0 0, L_0x1f73840;  1 drivers
v0x1f6e920_0 .net *"_ivl_36", 0 0, L_0x1f73950;  1 drivers
v0x1f6ea00_0 .net *"_ivl_38", 0 0, L_0x1f73a60;  1 drivers
v0x1f6eae0_0 .net *"_ivl_4", 0 0, L_0x1f72a60;  1 drivers
v0x1f6ecd0_0 .net *"_ivl_40", 0 0, L_0x1f73b80;  1 drivers
v0x1f6edb0_0 .net *"_ivl_42", 0 0, L_0x1f73c90;  1 drivers
v0x1f6ee90_0 .net *"_ivl_44", 0 0, L_0x1f73e60;  1 drivers
v0x1f6ef70_0 .net *"_ivl_46", 0 0, L_0x1f73ed0;  1 drivers
v0x1f6f050_0 .net *"_ivl_48", 0 0, L_0x1f74010;  1 drivers
v0x1f6f130_0 .net *"_ivl_50", 0 0, L_0x1f74120;  1 drivers
v0x1f6f210_0 .net *"_ivl_52", 0 0, L_0x1f742c0;  1 drivers
v0x1f6f2f0_0 .net *"_ivl_54", 0 0, L_0x1f74330;  1 drivers
v0x1f6f3d0_0 .net *"_ivl_56", 0 0, L_0x1f74530;  1 drivers
v0x1f6f4b0_0 .net *"_ivl_58", 0 0, L_0x1f74640;  1 drivers
v0x1f6f590_0 .net *"_ivl_6", 0 0, L_0x1f72b20;  1 drivers
v0x1f6f670_0 .net *"_ivl_60", 0 0, L_0x1f747b0;  1 drivers
v0x1f6f750_0 .net *"_ivl_62", 0 0, L_0x1f74820;  1 drivers
v0x1f6f830_0 .net *"_ivl_64", 0 0, L_0x1f74a40;  1 drivers
v0x1f6f910_0 .net *"_ivl_66", 0 0, L_0x1f74ab0;  1 drivers
v0x1f6f9f0_0 .net *"_ivl_68", 0 0, L_0x1f74ce0;  1 drivers
v0x1f6fce0_0 .net *"_ivl_8", 0 0, L_0x1f72cd0;  1 drivers
v0x1f6fdc0_0 .net "a", 0 0, v0x1f6d260_0;  alias, 1 drivers
v0x1f6fe60_0 .net "b", 0 0, v0x1f6d300_0;  alias, 1 drivers
v0x1f6ff50_0 .net "c", 0 0, v0x1f6d3a0_0;  alias, 1 drivers
v0x1f70040_0 .net "d", 0 0, v0x1f6d4e0_0;  alias, 1 drivers
v0x1f70130_0 .net "out_pos", 0 0, L_0x1f74da0;  alias, 1 drivers
v0x1f701f0_0 .net "out_sop", 0 0, L_0x1f73060;  alias, 1 drivers
S_0x1f70370 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1f25a50;
 .timescale -12 -12;
E_0x1f0d9f0 .event anyedge, v0x1f71160_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f71160_0;
    %nor/r;
    %assign/vec4 v0x1f71160_0, 0;
    %wait E_0x1f0d9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f6c730;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f6d5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f6d670_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1f6c730;
T_4 ;
    %wait E_0x1f24230;
    %load/vec4 v0x1f6d710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f6d5d0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1f6c730;
T_5 ;
    %wait E_0x1f240d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f6d4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f6d3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f6d300_0, 0;
    %assign/vec4 v0x1f6d260_0, 0;
    %wait E_0x1f240d0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f6d4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f6d3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f6d300_0, 0;
    %assign/vec4 v0x1f6d260_0, 0;
    %wait E_0x1f240d0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f6d4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f6d3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f6d300_0, 0;
    %assign/vec4 v0x1f6d260_0, 0;
    %wait E_0x1f240d0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f6d4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f6d3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f6d300_0, 0;
    %assign/vec4 v0x1f6d260_0, 0;
    %wait E_0x1f240d0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f6d4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f6d3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f6d300_0, 0;
    %assign/vec4 v0x1f6d260_0, 0;
    %wait E_0x1f240d0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f6d4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f6d3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f6d300_0, 0;
    %assign/vec4 v0x1f6d260_0, 0;
    %wait E_0x1f240d0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f6d4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f6d3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f6d300_0, 0;
    %assign/vec4 v0x1f6d260_0, 0;
    %wait E_0x1f240d0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f6d4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f6d3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f6d300_0, 0;
    %assign/vec4 v0x1f6d260_0, 0;
    %wait E_0x1f240d0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f6d4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f6d3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f6d300_0, 0;
    %assign/vec4 v0x1f6d260_0, 0;
    %wait E_0x1f240d0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f6d4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f6d3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f6d300_0, 0;
    %assign/vec4 v0x1f6d260_0, 0;
    %wait E_0x1f240d0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f6d4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f6d3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f6d300_0, 0;
    %assign/vec4 v0x1f6d260_0, 0;
    %wait E_0x1f240d0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f6d4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f6d3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f6d300_0, 0;
    %assign/vec4 v0x1f6d260_0, 0;
    %wait E_0x1f240d0;
    %load/vec4 v0x1f6d5d0_0;
    %store/vec4 v0x1f6d670_0, 0, 1;
    %fork t_1, S_0x1f6ca60;
    %jmp t_0;
    .scope S_0x1f6ca60;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f6cca0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1f6cca0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1f240d0;
    %load/vec4 v0x1f6cca0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1f6d4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f6d3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f6d300_0, 0;
    %assign/vec4 v0x1f6d260_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f6cca0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1f6cca0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1f6c730;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f24230;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1f6d4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f6d3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f6d300_0, 0;
    %assign/vec4 v0x1f6d260_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1f6d5d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1f6d670_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1f25a50;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f70d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f71160_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1f25a50;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f70d00_0;
    %inv;
    %store/vec4 v0x1f70d00_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1f25a50;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f6d440_0, v0x1f712d0_0, v0x1f70b20_0, v0x1f70bc0_0, v0x1f70c60_0, v0x1f70da0_0, v0x1f71020_0, v0x1f70f80_0, v0x1f70ee0_0, v0x1f70e40_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1f25a50;
T_9 ;
    %load/vec4 v0x1f710c0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1f710c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f710c0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1f710c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1f710c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f710c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1f710c0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f710c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f710c0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f710c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1f25a50;
T_10 ;
    %wait E_0x1f24230;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f710c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f710c0_0, 4, 32;
    %load/vec4 v0x1f71200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1f710c0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f710c0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f710c0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f710c0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1f71020_0;
    %load/vec4 v0x1f71020_0;
    %load/vec4 v0x1f70f80_0;
    %xor;
    %load/vec4 v0x1f71020_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1f710c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f710c0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1f710c0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f710c0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1f70ee0_0;
    %load/vec4 v0x1f70ee0_0;
    %load/vec4 v0x1f70e40_0;
    %xor;
    %load/vec4 v0x1f70ee0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1f710c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f710c0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1f710c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f710c0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/ece241_2013_q2/iter0/response16/top_module.sv";
