ISim log file
Running: C:\Users\Monday\Downloads\finalproject\final\FFinal_Test_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/Monday/Downloads/finalproject/final/FFinal_Test_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/Monday/Downloads/finalproject/final/final.v" Line 27.  For instance uut/T1/, width 8 of formal port instruction is not equal to width 1 of actual signal a.
WARNING: File "C:/Users/Monday/Downloads/finalproject/final/final.v" Line 27.  For instance uut/T1/, width 8 of formal port Read_Address is not equal to width 1 of actual signal b.
WARNING: File "C:/Users/Monday/Downloads/finalproject/final/final.v" Line 27.  For instance uut/T2/, width 8 of formal port instruction is not equal to width 1 of actual signal a.
WARNING: File "C:/Users/Monday/Downloads/finalproject/final/final.v" Line 27.  For instance uut/T2/, width 8 of formal port PCOutput is not equal to width 1 of actual signal b.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
