ARM GAS  /tmp/ccyPoKEM.s 			page 1


   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"tim.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_TIM_PWM_MspInit
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_TIM_PWM_MspInit:
  25              	.LVL0:
  26              	.LFB41:
  27              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /**
   2:Core/Src/tim.c ****   ******************************************************************************
   3:Core/Src/tim.c ****   * @file    tim.c
   4:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   5:Core/Src/tim.c ****   *          of the TIM instances.
   6:Core/Src/tim.c ****   ******************************************************************************
   7:Core/Src/tim.c ****   * @attention
   8:Core/Src/tim.c ****   *
   9:Core/Src/tim.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/tim.c ****   * All rights reserved.</center></h2>
  11:Core/Src/tim.c ****   *
  12:Core/Src/tim.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/tim.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/tim.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/tim.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** 
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM3 init function */
  30:Core/Src/tim.c **** void MX_TIM3_Init(void)
  31:Core/Src/tim.c **** {
ARM GAS  /tmp/ccyPoKEM.s 			page 2


  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  38:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
  43:Core/Src/tim.c ****   htim3.Instance = TIM3;
  44:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
  45:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  46:Core/Src/tim.c ****   htim3.Init.Period = 65535;
  47:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  48:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  49:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
  50:Core/Src/tim.c ****   {
  51:Core/Src/tim.c ****     Error_Handler();
  52:Core/Src/tim.c ****   }
  53:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  54:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  55:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
  56:Core/Src/tim.c ****   {
  57:Core/Src/tim.c ****     Error_Handler();
  58:Core/Src/tim.c ****   }
  59:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  60:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  61:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  62:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  63:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  64:Core/Src/tim.c ****   {
  65:Core/Src/tim.c ****     Error_Handler();
  66:Core/Src/tim.c ****   }
  67:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
  68:Core/Src/tim.c **** 
  69:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
  70:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim3);
  71:Core/Src/tim.c **** 
  72:Core/Src/tim.c **** }
  73:Core/Src/tim.c **** 
  74:Core/Src/tim.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
  75:Core/Src/tim.c **** {
  28              		.loc 1 75 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33              		.loc 1 75 1 is_stmt 0 view .LVU1
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  76:Core/Src/tim.c **** 
  77:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM3)
  37              		.loc 1 77 3 is_stmt 1 view .LVU2
  38              		.loc 1 77 19 is_stmt 0 view .LVU3
ARM GAS  /tmp/ccyPoKEM.s 			page 3


  39 0002 0268     		ldr	r2, [r0]
  40              		.loc 1 77 5 view .LVU4
  41 0004 074B     		ldr	r3, .L4
  42 0006 9A42     		cmp	r2, r3
  43 0008 01D0     		beq	.L3
  44              	.L1:
  78:Core/Src/tim.c ****   {
  79:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
  80:Core/Src/tim.c **** 
  81:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
  82:Core/Src/tim.c ****     /* TIM3 clock enable */
  83:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
  84:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
  85:Core/Src/tim.c **** 
  86:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
  87:Core/Src/tim.c ****   }
  88:Core/Src/tim.c **** }
  45              		.loc 1 88 1 view .LVU5
  46 000a 02B0     		add	sp, sp, #8
  47              		@ sp needed
  48 000c 7047     		bx	lr
  49              	.L3:
  83:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
  50              		.loc 1 83 5 is_stmt 1 view .LVU6
  51              	.LBB2:
  83:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
  52              		.loc 1 83 5 view .LVU7
  83:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
  53              		.loc 1 83 5 view .LVU8
  54 000e 064A     		ldr	r2, .L4+4
  55 0010 D169     		ldr	r1, [r2, #28]
  56 0012 0223     		movs	r3, #2
  57 0014 1943     		orrs	r1, r3
  58 0016 D161     		str	r1, [r2, #28]
  83:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
  59              		.loc 1 83 5 view .LVU9
  60 0018 D269     		ldr	r2, [r2, #28]
  61 001a 1340     		ands	r3, r2
  62 001c 0193     		str	r3, [sp, #4]
  83:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
  63              		.loc 1 83 5 view .LVU10
  64 001e 019B     		ldr	r3, [sp, #4]
  65              	.LBE2:
  83:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
  66              		.loc 1 83 5 view .LVU11
  67              		.loc 1 88 1 is_stmt 0 view .LVU12
  68 0020 F3E7     		b	.L1
  69              	.L5:
  70 0022 C046     		.align	2
  71              	.L4:
  72 0024 00040040 		.word	1073742848
  73 0028 00100240 		.word	1073876992
  74              		.cfi_endproc
  75              	.LFE41:
  77              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
  78              		.align	1
  79              		.global	HAL_TIM_MspPostInit
ARM GAS  /tmp/ccyPoKEM.s 			page 4


  80              		.syntax unified
  81              		.code	16
  82              		.thumb_func
  83              		.fpu softvfp
  85              	HAL_TIM_MspPostInit:
  86              	.LVL1:
  87              	.LFB42:
  89:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
  90:Core/Src/tim.c **** {
  88              		.loc 1 90 1 is_stmt 1 view -0
  89              		.cfi_startproc
  90              		@ args = 0, pretend = 0, frame = 24
  91              		@ frame_needed = 0, uses_anonymous_args = 0
  92              		.loc 1 90 1 is_stmt 0 view .LVU14
  93 0000 10B5     		push	{r4, lr}
  94              	.LCFI1:
  95              		.cfi_def_cfa_offset 8
  96              		.cfi_offset 4, -8
  97              		.cfi_offset 14, -4
  98 0002 86B0     		sub	sp, sp, #24
  99              	.LCFI2:
 100              		.cfi_def_cfa_offset 32
 101 0004 0400     		movs	r4, r0
  91:Core/Src/tim.c **** 
  92:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 102              		.loc 1 92 3 is_stmt 1 view .LVU15
 103              		.loc 1 92 20 is_stmt 0 view .LVU16
 104 0006 1422     		movs	r2, #20
 105 0008 0021     		movs	r1, #0
 106 000a 01A8     		add	r0, sp, #4
 107              	.LVL2:
 108              		.loc 1 92 20 view .LVU17
 109 000c FFF7FEFF 		bl	memset
 110              	.LVL3:
  93:Core/Src/tim.c ****   if(timHandle->Instance==TIM3)
 111              		.loc 1 93 3 is_stmt 1 view .LVU18
 112              		.loc 1 93 15 is_stmt 0 view .LVU19
 113 0010 2268     		ldr	r2, [r4]
 114              		.loc 1 93 5 view .LVU20
 115 0012 0F4B     		ldr	r3, .L9
 116 0014 9A42     		cmp	r2, r3
 117 0016 01D0     		beq	.L8
 118              	.L6:
  94:Core/Src/tim.c ****   {
  95:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
  96:Core/Src/tim.c **** 
  97:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 0 */
  98:Core/Src/tim.c **** 
  99:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 100:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 101:Core/Src/tim.c ****     PA6     ------> TIM3_CH1
 102:Core/Src/tim.c ****     */
 103:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 104:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 105:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 106:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 107:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
ARM GAS  /tmp/ccyPoKEM.s 			page 5


 108:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 109:Core/Src/tim.c **** 
 110:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 111:Core/Src/tim.c **** 
 112:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 113:Core/Src/tim.c ****   }
 114:Core/Src/tim.c **** 
 115:Core/Src/tim.c **** }
 119              		.loc 1 115 1 view .LVU21
 120 0018 06B0     		add	sp, sp, #24
 121              		@ sp needed
 122              	.LVL4:
 123              		.loc 1 115 1 view .LVU22
 124 001a 10BD     		pop	{r4, pc}
 125              	.LVL5:
 126              	.L8:
  99:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 127              		.loc 1 99 5 is_stmt 1 view .LVU23
 128              	.LBB3:
  99:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 129              		.loc 1 99 5 view .LVU24
  99:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 130              		.loc 1 99 5 view .LVU25
 131 001c 0D4A     		ldr	r2, .L9+4
 132 001e 5169     		ldr	r1, [r2, #20]
 133 0020 8020     		movs	r0, #128
 134 0022 8002     		lsls	r0, r0, #10
 135 0024 0143     		orrs	r1, r0
 136 0026 5161     		str	r1, [r2, #20]
  99:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 137              		.loc 1 99 5 view .LVU26
 138 0028 5369     		ldr	r3, [r2, #20]
 139 002a 0340     		ands	r3, r0
 140 002c 0093     		str	r3, [sp]
  99:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 141              		.loc 1 99 5 view .LVU27
 142 002e 009B     		ldr	r3, [sp]
 143              	.LBE3:
  99:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 144              		.loc 1 99 5 view .LVU28
 103:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 145              		.loc 1 103 5 view .LVU29
 103:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 146              		.loc 1 103 25 is_stmt 0 view .LVU30
 147 0030 4023     		movs	r3, #64
 148 0032 0193     		str	r3, [sp, #4]
 104:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 149              		.loc 1 104 5 is_stmt 1 view .LVU31
 104:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 150              		.loc 1 104 26 is_stmt 0 view .LVU32
 151 0034 3E3B     		subs	r3, r3, #62
 152 0036 0293     		str	r3, [sp, #8]
 105:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 153              		.loc 1 105 5 is_stmt 1 view .LVU33
 105:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 154              		.loc 1 105 26 is_stmt 0 view .LVU34
 155 0038 0023     		movs	r3, #0
ARM GAS  /tmp/ccyPoKEM.s 			page 6


 156 003a 0393     		str	r3, [sp, #12]
 106:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 157              		.loc 1 106 5 is_stmt 1 view .LVU35
 106:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 158              		.loc 1 106 27 is_stmt 0 view .LVU36
 159 003c 0493     		str	r3, [sp, #16]
 107:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 160              		.loc 1 107 5 is_stmt 1 view .LVU37
 107:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 161              		.loc 1 107 31 is_stmt 0 view .LVU38
 162 003e 0133     		adds	r3, r3, #1
 163 0040 0593     		str	r3, [sp, #20]
 108:Core/Src/tim.c **** 
 164              		.loc 1 108 5 is_stmt 1 view .LVU39
 165 0042 9020     		movs	r0, #144
 166 0044 01A9     		add	r1, sp, #4
 167 0046 C005     		lsls	r0, r0, #23
 168 0048 FFF7FEFF 		bl	HAL_GPIO_Init
 169              	.LVL6:
 170              		.loc 1 115 1 is_stmt 0 view .LVU40
 171 004c E4E7     		b	.L6
 172              	.L10:
 173 004e C046     		.align	2
 174              	.L9:
 175 0050 00040040 		.word	1073742848
 176 0054 00100240 		.word	1073876992
 177              		.cfi_endproc
 178              	.LFE42:
 180              		.section	.text.MX_TIM3_Init,"ax",%progbits
 181              		.align	1
 182              		.global	MX_TIM3_Init
 183              		.syntax unified
 184              		.code	16
 185              		.thumb_func
 186              		.fpu softvfp
 188              	MX_TIM3_Init:
 189              	.LFB40:
  31:Core/Src/tim.c **** 
 190              		.loc 1 31 1 is_stmt 1 view -0
 191              		.cfi_startproc
 192              		@ args = 0, pretend = 0, frame = 40
 193              		@ frame_needed = 0, uses_anonymous_args = 0
 194 0000 00B5     		push	{lr}
 195              	.LCFI3:
 196              		.cfi_def_cfa_offset 4
 197              		.cfi_offset 14, -4
 198 0002 8BB0     		sub	sp, sp, #44
 199              	.LCFI4:
 200              		.cfi_def_cfa_offset 48
  37:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 201              		.loc 1 37 3 view .LVU42
  37:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 202              		.loc 1 37 27 is_stmt 0 view .LVU43
 203 0004 0822     		movs	r2, #8
 204 0006 0021     		movs	r1, #0
 205 0008 08A8     		add	r0, sp, #32
 206 000a FFF7FEFF 		bl	memset
ARM GAS  /tmp/ccyPoKEM.s 			page 7


 207              	.LVL7:
  38:Core/Src/tim.c **** 
 208              		.loc 1 38 3 is_stmt 1 view .LVU44
  38:Core/Src/tim.c **** 
 209              		.loc 1 38 22 is_stmt 0 view .LVU45
 210 000e 1C22     		movs	r2, #28
 211 0010 0021     		movs	r1, #0
 212 0012 01A8     		add	r0, sp, #4
 213 0014 FFF7FEFF 		bl	memset
 214              	.LVL8:
  43:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 215              		.loc 1 43 3 is_stmt 1 view .LVU46
  43:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 216              		.loc 1 43 18 is_stmt 0 view .LVU47
 217 0018 1848     		ldr	r0, .L18
 218 001a 194B     		ldr	r3, .L18+4
 219 001c 0360     		str	r3, [r0]
  44:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 220              		.loc 1 44 3 is_stmt 1 view .LVU48
  44:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 221              		.loc 1 44 24 is_stmt 0 view .LVU49
 222 001e 0023     		movs	r3, #0
 223 0020 4360     		str	r3, [r0, #4]
  45:Core/Src/tim.c ****   htim3.Init.Period = 65535;
 224              		.loc 1 45 3 is_stmt 1 view .LVU50
  45:Core/Src/tim.c ****   htim3.Init.Period = 65535;
 225              		.loc 1 45 26 is_stmt 0 view .LVU51
 226 0022 8360     		str	r3, [r0, #8]
  46:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 227              		.loc 1 46 3 is_stmt 1 view .LVU52
  46:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 228              		.loc 1 46 21 is_stmt 0 view .LVU53
 229 0024 174A     		ldr	r2, .L18+8
 230 0026 C260     		str	r2, [r0, #12]
  47:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 231              		.loc 1 47 3 is_stmt 1 view .LVU54
  47:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 232              		.loc 1 47 28 is_stmt 0 view .LVU55
 233 0028 0361     		str	r3, [r0, #16]
  48:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 234              		.loc 1 48 3 is_stmt 1 view .LVU56
  48:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 235              		.loc 1 48 32 is_stmt 0 view .LVU57
 236 002a 8361     		str	r3, [r0, #24]
  49:Core/Src/tim.c ****   {
 237              		.loc 1 49 3 is_stmt 1 view .LVU58
  49:Core/Src/tim.c ****   {
 238              		.loc 1 49 7 is_stmt 0 view .LVU59
 239 002c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 240              	.LVL9:
  49:Core/Src/tim.c ****   {
 241              		.loc 1 49 6 view .LVU60
 242 0030 0028     		cmp	r0, #0
 243 0032 1AD1     		bne	.L15
 244              	.L12:
  53:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 245              		.loc 1 53 3 is_stmt 1 view .LVU61
ARM GAS  /tmp/ccyPoKEM.s 			page 8


  53:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 246              		.loc 1 53 37 is_stmt 0 view .LVU62
 247 0034 0023     		movs	r3, #0
 248 0036 0893     		str	r3, [sp, #32]
  54:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 249              		.loc 1 54 3 is_stmt 1 view .LVU63
  54:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 250              		.loc 1 54 33 is_stmt 0 view .LVU64
 251 0038 0993     		str	r3, [sp, #36]
  55:Core/Src/tim.c ****   {
 252              		.loc 1 55 3 is_stmt 1 view .LVU65
  55:Core/Src/tim.c ****   {
 253              		.loc 1 55 7 is_stmt 0 view .LVU66
 254 003a 08A9     		add	r1, sp, #32
 255 003c 0F48     		ldr	r0, .L18
 256 003e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 257              	.LVL10:
  55:Core/Src/tim.c ****   {
 258              		.loc 1 55 6 view .LVU67
 259 0042 0028     		cmp	r0, #0
 260 0044 14D1     		bne	.L16
 261              	.L13:
  59:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 262              		.loc 1 59 3 is_stmt 1 view .LVU68
  59:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 263              		.loc 1 59 20 is_stmt 0 view .LVU69
 264 0046 6023     		movs	r3, #96
 265 0048 0193     		str	r3, [sp, #4]
  60:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 266              		.loc 1 60 3 is_stmt 1 view .LVU70
  60:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 267              		.loc 1 60 19 is_stmt 0 view .LVU71
 268 004a 0023     		movs	r3, #0
 269 004c 0293     		str	r3, [sp, #8]
  61:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 270              		.loc 1 61 3 is_stmt 1 view .LVU72
  61:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 271              		.loc 1 61 24 is_stmt 0 view .LVU73
 272 004e 0393     		str	r3, [sp, #12]
  62:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 273              		.loc 1 62 3 is_stmt 1 view .LVU74
  62:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 274              		.loc 1 62 24 is_stmt 0 view .LVU75
 275 0050 0593     		str	r3, [sp, #20]
  63:Core/Src/tim.c ****   {
 276              		.loc 1 63 3 is_stmt 1 view .LVU76
  63:Core/Src/tim.c ****   {
 277              		.loc 1 63 7 is_stmt 0 view .LVU77
 278 0052 0022     		movs	r2, #0
 279 0054 01A9     		add	r1, sp, #4
 280 0056 0948     		ldr	r0, .L18
 281 0058 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 282              	.LVL11:
  63:Core/Src/tim.c ****   {
 283              		.loc 1 63 6 view .LVU78
 284 005c 0028     		cmp	r0, #0
 285 005e 0AD1     		bne	.L17
ARM GAS  /tmp/ccyPoKEM.s 			page 9


 286              	.L14:
  70:Core/Src/tim.c **** 
 287              		.loc 1 70 3 is_stmt 1 view .LVU79
 288 0060 0648     		ldr	r0, .L18
 289 0062 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 290              	.LVL12:
  72:Core/Src/tim.c **** 
 291              		.loc 1 72 1 is_stmt 0 view .LVU80
 292 0066 0BB0     		add	sp, sp, #44
 293              		@ sp needed
 294 0068 00BD     		pop	{pc}
 295              	.L15:
  51:Core/Src/tim.c ****   }
 296              		.loc 1 51 5 is_stmt 1 view .LVU81
 297 006a FFF7FEFF 		bl	Error_Handler
 298              	.LVL13:
 299 006e E1E7     		b	.L12
 300              	.L16:
  57:Core/Src/tim.c ****   }
 301              		.loc 1 57 5 view .LVU82
 302 0070 FFF7FEFF 		bl	Error_Handler
 303              	.LVL14:
 304 0074 E7E7     		b	.L13
 305              	.L17:
  65:Core/Src/tim.c ****   }
 306              		.loc 1 65 5 view .LVU83
 307 0076 FFF7FEFF 		bl	Error_Handler
 308              	.LVL15:
 309 007a F1E7     		b	.L14
 310              	.L19:
 311              		.align	2
 312              	.L18:
 313 007c 00000000 		.word	htim3
 314 0080 00040040 		.word	1073742848
 315 0084 FFFF0000 		.word	65535
 316              		.cfi_endproc
 317              	.LFE40:
 319              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 320              		.align	1
 321              		.global	HAL_TIM_PWM_MspDeInit
 322              		.syntax unified
 323              		.code	16
 324              		.thumb_func
 325              		.fpu softvfp
 327              	HAL_TIM_PWM_MspDeInit:
 328              	.LVL16:
 329              	.LFB43:
 116:Core/Src/tim.c **** 
 117:Core/Src/tim.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* tim_pwmHandle)
 118:Core/Src/tim.c **** {
 330              		.loc 1 118 1 view -0
 331              		.cfi_startproc
 332              		@ args = 0, pretend = 0, frame = 0
 333              		@ frame_needed = 0, uses_anonymous_args = 0
 334              		@ link register save eliminated.
 119:Core/Src/tim.c **** 
 120:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM3)
ARM GAS  /tmp/ccyPoKEM.s 			page 10


 335              		.loc 1 120 3 view .LVU85
 336              		.loc 1 120 19 is_stmt 0 view .LVU86
 337 0000 0268     		ldr	r2, [r0]
 338              		.loc 1 120 5 view .LVU87
 339 0002 054B     		ldr	r3, .L23
 340 0004 9A42     		cmp	r2, r3
 341 0006 00D0     		beq	.L22
 342              	.L20:
 121:Core/Src/tim.c ****   {
 122:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 123:Core/Src/tim.c **** 
 124:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 125:Core/Src/tim.c ****     /* Peripheral clock disable */
 126:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 127:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 128:Core/Src/tim.c **** 
 129:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 130:Core/Src/tim.c ****   }
 131:Core/Src/tim.c **** }
 343              		.loc 1 131 1 view .LVU88
 344              		@ sp needed
 345 0008 7047     		bx	lr
 346              	.L22:
 126:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 347              		.loc 1 126 5 is_stmt 1 view .LVU89
 348 000a 044A     		ldr	r2, .L23+4
 349 000c D369     		ldr	r3, [r2, #28]
 350 000e 0221     		movs	r1, #2
 351 0010 8B43     		bics	r3, r1
 352 0012 D361     		str	r3, [r2, #28]
 353              		.loc 1 131 1 is_stmt 0 view .LVU90
 354 0014 F8E7     		b	.L20
 355              	.L24:
 356 0016 C046     		.align	2
 357              	.L23:
 358 0018 00040040 		.word	1073742848
 359 001c 00100240 		.word	1073876992
 360              		.cfi_endproc
 361              	.LFE43:
 363              		.comm	htim3,72,4
 364              		.text
 365              	.Letext0:
 366              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 367              		.file 3 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h"
 368              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030x6.h"
 369              		.file 5 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 370              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 371              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 372              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
 373              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal.h"
 374              		.file 10 "Core/Inc/tim.h"
 375              		.file 11 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim_ex.h"
 376              		.file 12 "Core/Inc/main.h"
 377              		.file 13 "<built-in>"
ARM GAS  /tmp/ccyPoKEM.s 			page 11


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
     /tmp/ccyPoKEM.s:16     .text.HAL_TIM_PWM_MspInit:0000000000000000 $t
     /tmp/ccyPoKEM.s:24     .text.HAL_TIM_PWM_MspInit:0000000000000000 HAL_TIM_PWM_MspInit
     /tmp/ccyPoKEM.s:72     .text.HAL_TIM_PWM_MspInit:0000000000000024 $d
     /tmp/ccyPoKEM.s:78     .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/ccyPoKEM.s:85     .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/ccyPoKEM.s:175    .text.HAL_TIM_MspPostInit:0000000000000050 $d
     /tmp/ccyPoKEM.s:181    .text.MX_TIM3_Init:0000000000000000 $t
     /tmp/ccyPoKEM.s:188    .text.MX_TIM3_Init:0000000000000000 MX_TIM3_Init
     /tmp/ccyPoKEM.s:313    .text.MX_TIM3_Init:000000000000007c $d
                            *COM*:0000000000000048 htim3
     /tmp/ccyPoKEM.s:320    .text.HAL_TIM_PWM_MspDeInit:0000000000000000 $t
     /tmp/ccyPoKEM.s:327    .text.HAL_TIM_PWM_MspDeInit:0000000000000000 HAL_TIM_PWM_MspDeInit
     /tmp/ccyPoKEM.s:358    .text.HAL_TIM_PWM_MspDeInit:0000000000000018 $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_Init
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
Error_Handler
