#GHDL=/home/jeanlou/Outils/Ghdl/bin/ghdl
GHDL=/usr/bin/ghdl
GHDL_OP = -v
C_MOD_DIR = ../../C_model/
all : main_tb



ram.o : ram.vhdl
	${GHDL} -a ${GHDL_OP} ram.vhdl

icache.o : icache.vhdl ram.o
	${GHDL} -a ${GHDL_OP} icache.vhdl

dcache.o : dcache.vhdl ram.o
	${GHDL} -a ${GHDL_OP} dcache.vhdl

main_tb.o : main_tb.vhdl icache.o dcache.o ram.o 
	${GHDL} -a ${GHDL_OP} main_tb.vhdl

arm_core.o : ../CORE/arm_core.vhdl ifetch.o decod.o exec.o mem.o fifo_127b.o
	${GHDL} -a ${GHDL_OP} ../CORE/arm_core.vhdl
	
ifetch.o : ../IFETCH/ifetch.vhdl fifo_32b.o
	${GHDL} -a ${GHDL_OP} ../IFETCH/ifetch.vhdl

decod.o : ../DECOD/decod.vhdl fifo_32b.o fifo_127b.o reg.o
	${GHDL} -a ${GHDL_OP} ../DECOD/decod.vhdl

reg.o : ../DECOD/reg.vhdl 
	${GHDL} -a ${GHDL_OP} ../DECOD/reg.vhdl

exec.o : ../EXEC/exe.vhdl fifo_72b.o alu.o shifter.o
	${GHDL} -a ${GHDL_OP} ../EXEC/exe.vhdl

shifter.o : ../EXEC/shifter.vhdl asr.o lsr.o lsl.o
	${GHDL} -a ${GHDL_OP} ../EXEC/shifter.vhdl

asr.o : ../EXEC/asr.vhdl
	${GHDL} -a ${GHDL_OP} ../EXEC/asr.vhdl

lsr.o : ../EXEC/lsr.vhdl
	${GHDL} -a ${GHDL_OP} ../EXEC/lsr.vhdl

lsl.o : ../EXEC/lsl.vhdl
	${GHDL} -a ${GHDL_OP} ../EXEC/lsl.vhdl

fifo_72b.o : ../FIFO/fifo_72b.vhdl
	${GHDL} -a ${GHDL_OP} ../FIFO/fifo_72b.vhdl

fifo_32b.o : ../FIFO/fifo_32b.vhdl
	${GHDL} -a ${GHDL_OP} ../FIFO/fifo_32b.vhdl

fifo_127b.o : ../FIFO/fifo_127b.vhdl
	${GHDL} -a ${GHDL_OP} ../FIFO/fifo_127b.vhdl

ALU.o : ../EXEC/ALU.vhdl adder.o
	${GHDL} -a ${GHDL_OP} ../EXEC/ALU.vhdl

adder4.o : ../EXEC/adder4.vhdl adder.o
	${GHDL} -a ${GHDL_OP} ../EXEC/adder4.vhdl

adder.o : ../EXEC/adder.vhdl
	${GHDL} -a ${GHDL_OP} ../EXEC/adder.vhdl

mem.o : ../MEM/mem.vhdl
	${GHDL} -a ${GHDL_OP} ../MEM/mem.vhdl

#fifo_generic.o : ../FIFO/fifo_generic.vhdl
#	${GHDL} -a ${GHDL_OP} ../FIFO/fifo_generic.vhdl

main_tb : main_tb.o ram.o icache.o dcache.o arm_core.o ${C_MOD_DIR}/lib/arm_ghdl.o
	${GHDL} -e ${GHDL_OP} -Wl,${C_MOD_DIR}/lib/mem.o -Wl,${C_MOD_DIR}/lib/arm_ghdl.o -Wl,${C_MOD_DIR}/ReadElf/lib/ElfObj.o main_tb

clean :
	rm *.o main_tb work-obj93.cf *.vcd
