# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ZyboZ7_10_renderer.srcs/sources_1/new/AXI_matrix_mul.vhd" \
"../../../../ZyboZ7_10_renderer.srcs/sources_1/new/matrix_mul.vhd" \
"../../../../ZyboZ7_10_renderer.srcs/sim_1/new/test_AXI_matrix_mul.vhd" \

# Do not sort compile order
nosort
