Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr  5 02:53:31 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (49)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (49)
--------------------------------
 There are 49 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.334        0.000                      0                 1535        0.090        0.000                      0                 1535       54.305        0.000                       0                   566  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.334        0.000                      0                 1531        0.090        0.000                      0                 1531       54.305        0.000                       0                   566  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  105.078        0.000                      0                    4        0.820        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.334ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.334ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.184ns  (logic 60.169ns (58.312%)  route 43.014ns (41.687%))
  Logic Levels:           318  (CARRY4=286 LUT2=1 LUT3=22 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X39Y3          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDSE (Prop_fdse_C_Q)         0.456     5.605 r  sm/D_states_q_reg[4]/Q
                         net (fo=187, routed)         1.613     7.218    sm/D_states_q[4]
    SLICE_X51Y2          LUT4 (Prop_lut4_I3_O)        0.152     7.370 f  sm/ram_reg_i_72__0/O
                         net (fo=1, routed)           0.645     8.015    sm/ram_reg_i_72__0_n_0
    SLICE_X51Y3          LUT6 (Prop_lut6_I0_O)        0.332     8.347 r  sm/ram_reg_i_60/O
                         net (fo=1, routed)           0.455     8.802    sm/ram_reg_i_60_n_0
    SLICE_X51Y3          LUT6 (Prop_lut6_I3_O)        0.124     8.926 r  sm/ram_reg_i_51/O
                         net (fo=64, routed)          1.605    10.531    L_reg/M_sm_ra1[0]
    SLICE_X48Y28         LUT6 (Prop_lut6_I4_O)        0.124    10.655 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.243    11.898    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X47Y24         LUT3 (Prop_lut3_I2_O)        0.152    12.050 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.987    13.038    sm/M_alum_a[31]
    SLICE_X49Y21         LUT2 (Prop_lut2_I1_O)        0.326    13.364 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.364    alum/S[0]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.896 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.896    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.010 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.010    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.124 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.124    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.238 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.009    14.247    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.361 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.361    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.475 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.475    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.589 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.589    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.703 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.703    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.974 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.254    16.227    alum/temp_out0[31]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.373    16.600 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.600    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.150 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.150    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.264 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.264    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.378 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.378    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.492 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.492    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.606 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.606    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.720 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.729    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.843 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.843    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.957 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.957    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.114 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.171    19.285    alum/temp_out0[30]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.329    19.614 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.614    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.164 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.164    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.278 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.278    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.392 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.392    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.506 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.506    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.620 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.620    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.734 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.734    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.848 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.848    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.962 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.962    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.119 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.043    22.162    alum/temp_out0[29]
    SLICE_X41Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.947 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.947    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.061 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    23.061    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.175 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    23.175    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.289 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.289    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.403 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.403    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.517 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.517    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.631 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.631    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.745 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.745    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.902 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.782    24.684    alum/temp_out0[28]
    SLICE_X41Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.469 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.469    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.583 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.583    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.697 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.697    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.811 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    25.820    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.934 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.934    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.048 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.048    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.162 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.162    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.276 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.276    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.433 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.974    27.407    alum/temp_out0[27]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.329    27.736 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.736    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.286 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.286    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.400 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.400    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.514 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.514    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.628 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.009    28.637    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.751 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.751    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.865 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.865    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.979 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.979    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.093 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.093    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.250 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.090    30.341    alum/temp_out0[26]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.670 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.670    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.203 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.203    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.320 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.320    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.437 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.437    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.554 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.554    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.671 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.671    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.788 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.797    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.914 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.914    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.031 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.031    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.188 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.860    33.047    alum/temp_out0[25]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.332    33.379 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.379    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.929 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.929    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.043 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.043    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.157 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.157    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.271 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.271    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.385 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.385    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.499 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.508    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.622 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.622    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.736 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.736    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.893 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.272    36.165    alum/temp_out0[24]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329    36.494 r  alum/D_registers_q[7][23]_i_57/O
                         net (fo=1, routed)           0.000    36.494    alum/D_registers_q[7][23]_i_57_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.044 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.044    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.158 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.158    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.272 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.272    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.386 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.386    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.500 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.500    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.614 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.614    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.728 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.728    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.885 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.919    38.804    alum/temp_out0[23]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.589 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.589    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.703 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.703    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.817 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.817    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.931 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.931    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.045 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.045    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.159 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.159    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.273 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.273    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.387 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    40.396    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.553 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.856    41.410    alum/temp_out0[22]
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.329    41.739 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.739    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.289 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.289    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.403 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.403    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.517 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.517    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.631 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    42.640    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.754 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.754    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.868 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.868    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.982 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.982    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.096 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.096    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.253 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.155    44.408    alum/temp_out0[21]
    SLICE_X28Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.193 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.193    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.307 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.307    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.421 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.421    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.535 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.535    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.649 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.649    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.763 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.763    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.877 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.877    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.991 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    46.000    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.157 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.108    47.265    alum/temp_out0[20]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    47.594 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.594    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.127 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.127    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.244 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.244    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.361 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.361    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.478 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.478    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.595 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.595    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.712 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.712    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.829 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.829    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.946 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.946    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.103 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.931    50.034    alum/temp_out0[19]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.332    50.366 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.366    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.916 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.916    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.030 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.030    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.144 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.144    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.258 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.258    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.372 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.372    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.486 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.486    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.600 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.600    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.714 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.714    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.871 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.921    52.792    alum/temp_out0[18]
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.121 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.121    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.671 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.671    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.785 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.785    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.899 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.899    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.013 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.013    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.127 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.127    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.241 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.241    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.355 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.355    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.469 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.478    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.635 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.848    55.482    alum/temp_out0[17]
    SLICE_X33Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.267 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.267    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.381 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.381    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.495 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.495    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.609 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    56.618    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.732 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.732    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.846 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.846    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.960 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.960    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.074 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.074    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.231 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.160    58.392    alum/temp_out0[16]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    58.721 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.721    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.254 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.254    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.371 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.371    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.488 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.488    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.605 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.605    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.722 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.722    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.839 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.839    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.956 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.956    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.073 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.073    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.230 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.012    61.242    alum/temp_out0[15]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.332    61.574 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.574    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.124 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.124    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.238 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.238    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.352 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.352    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.466 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.466    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.580 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.580    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.694 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.694    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.808 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.808    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.922 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.922    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.079 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.900    63.979    alum/temp_out0[14]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    64.308 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.308    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.858 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.858    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.972 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.972    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.086 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.086    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.200 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.200    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.314 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.314    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.428 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.428    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.542 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.542    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.656 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.656    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.813 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.722    66.535    alum/temp_out0[13]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.329    66.864 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.864    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.414 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.414    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.528 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.528    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.642 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.642    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.756 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.756    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.870 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.870    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.984 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.984    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.098 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.098    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.212 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    68.221    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.378 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.041    69.419    alum/temp_out0[12]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.329    69.748 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.748    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.298 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.298    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.412 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.412    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.526 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.526    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.640 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.640    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.754 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.754    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.868 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.868    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.982 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.982    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.096 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.096    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.253 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.061    72.314    alum/temp_out0[11]
    SLICE_X42Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    73.114 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.114    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.231 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.231    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.348 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.348    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.465 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.465    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.582 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.582    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.699 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.699    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.816 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.816    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.933 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.933    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.090 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.951    75.041    alum/temp_out0[10]
    SLICE_X43Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    75.829 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.829    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.943 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.943    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.057 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.057    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.171 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.171    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.285 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.285    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.399 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.399    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.513 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.513    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.627 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.627    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.784 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.273    78.058    alum/temp_out0[9]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.329    78.387 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.387    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.920 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.920    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.037 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.037    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.154 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.154    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.271 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.271    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.388 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.388    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.505 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.505    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.622 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.009    79.631    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.748 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.748    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.905 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.105    81.009    alum/temp_out0[8]
    SLICE_X48Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    81.797 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.797    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.911 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.911    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.025 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.025    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.139 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.139    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.253 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.253    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.367 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.009    82.376    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.490 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.490    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.604 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.604    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.761 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.179    83.940    alum/temp_out0[7]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    84.269 r  alum/D_registers_q[7][3]_i_161/O
                         net (fo=1, routed)           0.000    84.269    alum/D_registers_q[7][3]_i_161_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.802 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.802    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.919 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.919    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.036 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.036    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.153 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.153    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.270 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.270    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.387 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.387    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.504 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.504    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.661 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.121    86.782    alum/temp_out0[6]
    SLICE_X52Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    87.585 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.585    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.702 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.702    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.819 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.819    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.936 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.936    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.053 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.053    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.170 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.170    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.287 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.287    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.404 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.404    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.561 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.817    89.378    alum/temp_out0[5]
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.332    89.710 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.710    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.260 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.260    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.374 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.374    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.488 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.488    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.602 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.602    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.716 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.716    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.830 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.830    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.944 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.944    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.058 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.058    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.215 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.069    92.284    alum/temp_out0[4]
    SLICE_X47Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    93.069 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.069    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.183 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.183    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.297 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.297    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.411 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.411    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.525 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.525    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.639 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.639    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.753 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.753    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.867 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.867    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.024 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.894    94.919    alum/temp_out0[3]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    95.248 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.248    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.781 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.781    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.898 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.898    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.015 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.015    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.132 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.132    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.249 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.249    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.366 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.366    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.483 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.483    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.600 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.600    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.757 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.924    97.680    alum/temp_out0[2]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.332    98.012 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.012    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.562 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.562    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.676 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.676    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.790 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.790    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.904 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.904    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.018 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.018    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.132 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.132    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.246 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.009    99.255    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.369 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.369    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.526 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.885   100.411    alum/temp_out0[1]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329   100.740 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.740    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.290 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.290    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.404 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.404    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.518 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.518    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.632 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.632    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.746 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.746    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.860 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.860    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.974 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.009   101.983    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.097 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.097    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.254 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.954   103.209    sm/temp_out0[0]
    SLICE_X39Y14         LUT5 (Prop_lut5_I4_O)        0.329   103.538 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.755   104.293    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X36Y10         LUT4 (Prop_lut4_I1_O)        0.124   104.417 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.488   104.905    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124   105.029 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.552   106.581    sm/M_alum_out[0]
    SLICE_X52Y3          LUT5 (Prop_lut5_I4_O)        0.150   106.731 r  sm/ram_reg_i_34/O
                         net (fo=2, routed)           0.484   107.214    gamecounter/override_address[0]
    SLICE_X52Y3          LUT4 (Prop_lut4_I0_O)        0.328   107.542 r  gamecounter/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.790   108.333    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.494   116.009    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.269    
                         clock uncertainty           -0.035   116.234    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.668    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.668    
                         arrival time                        -108.333    
  -------------------------------------------------------------------
                         slack                                  7.334    

Slack (MET) :             7.411ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.107ns  (logic 60.169ns (58.356%)  route 42.937ns (41.644%))
  Logic Levels:           318  (CARRY4=286 LUT2=1 LUT3=22 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X39Y3          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDSE (Prop_fdse_C_Q)         0.456     5.605 r  sm/D_states_q_reg[4]/Q
                         net (fo=187, routed)         1.613     7.218    sm/D_states_q[4]
    SLICE_X51Y2          LUT4 (Prop_lut4_I3_O)        0.152     7.370 f  sm/ram_reg_i_72__0/O
                         net (fo=1, routed)           0.645     8.015    sm/ram_reg_i_72__0_n_0
    SLICE_X51Y3          LUT6 (Prop_lut6_I0_O)        0.332     8.347 r  sm/ram_reg_i_60/O
                         net (fo=1, routed)           0.455     8.802    sm/ram_reg_i_60_n_0
    SLICE_X51Y3          LUT6 (Prop_lut6_I3_O)        0.124     8.926 r  sm/ram_reg_i_51/O
                         net (fo=64, routed)          1.605    10.531    L_reg/M_sm_ra1[0]
    SLICE_X48Y28         LUT6 (Prop_lut6_I4_O)        0.124    10.655 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.243    11.898    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X47Y24         LUT3 (Prop_lut3_I2_O)        0.152    12.050 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.987    13.038    sm/M_alum_a[31]
    SLICE_X49Y21         LUT2 (Prop_lut2_I1_O)        0.326    13.364 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.364    alum/S[0]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.896 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.896    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.010 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.010    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.124 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.124    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.238 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.009    14.247    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.361 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.361    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.475 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.475    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.589 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.589    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.703 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.703    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.974 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.254    16.227    alum/temp_out0[31]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.373    16.600 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.600    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.150 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.150    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.264 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.264    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.378 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.378    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.492 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.492    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.606 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.606    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.720 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.729    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.843 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.843    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.957 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.957    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.114 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.171    19.285    alum/temp_out0[30]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.329    19.614 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.614    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.164 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.164    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.278 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.278    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.392 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.392    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.506 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.506    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.620 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.620    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.734 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.734    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.848 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.848    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.962 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.962    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.119 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.043    22.162    alum/temp_out0[29]
    SLICE_X41Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.947 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.947    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.061 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    23.061    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.175 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    23.175    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.289 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.289    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.403 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.403    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.517 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.517    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.631 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.631    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.745 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.745    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.902 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.782    24.684    alum/temp_out0[28]
    SLICE_X41Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.469 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.469    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.583 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.583    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.697 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.697    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.811 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    25.820    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.934 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.934    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.048 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.048    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.162 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.162    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.276 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.276    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.433 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.974    27.407    alum/temp_out0[27]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.329    27.736 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.736    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.286 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.286    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.400 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.400    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.514 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.514    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.628 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.009    28.637    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.751 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.751    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.865 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.865    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.979 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.979    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.093 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.093    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.250 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.090    30.341    alum/temp_out0[26]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.670 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.670    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.203 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.203    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.320 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.320    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.437 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.437    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.554 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.554    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.671 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.671    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.788 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.797    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.914 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.914    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.031 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.031    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.188 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.860    33.047    alum/temp_out0[25]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.332    33.379 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.379    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.929 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.929    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.043 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.043    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.157 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.157    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.271 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.271    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.385 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.385    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.499 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.508    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.622 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.622    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.736 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.736    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.893 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.272    36.165    alum/temp_out0[24]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329    36.494 r  alum/D_registers_q[7][23]_i_57/O
                         net (fo=1, routed)           0.000    36.494    alum/D_registers_q[7][23]_i_57_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.044 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.044    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.158 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.158    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.272 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.272    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.386 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.386    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.500 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.500    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.614 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.614    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.728 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.728    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.885 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.919    38.804    alum/temp_out0[23]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.589 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.589    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.703 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.703    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.817 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.817    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.931 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.931    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.045 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.045    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.159 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.159    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.273 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.273    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.387 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    40.396    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.553 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.856    41.410    alum/temp_out0[22]
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.329    41.739 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.739    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.289 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.289    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.403 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.403    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.517 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.517    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.631 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    42.640    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.754 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.754    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.868 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.868    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.982 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.982    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.096 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.096    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.253 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.155    44.408    alum/temp_out0[21]
    SLICE_X28Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.193 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.193    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.307 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.307    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.421 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.421    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.535 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.535    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.649 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.649    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.763 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.763    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.877 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.877    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.991 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    46.000    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.157 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.108    47.265    alum/temp_out0[20]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    47.594 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.594    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.127 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.127    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.244 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.244    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.361 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.361    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.478 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.478    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.595 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.595    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.712 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.712    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.829 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.829    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.946 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.946    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.103 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.931    50.034    alum/temp_out0[19]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.332    50.366 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.366    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.916 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.916    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.030 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.030    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.144 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.144    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.258 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.258    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.372 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.372    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.486 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.486    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.600 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.600    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.714 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.714    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.871 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.921    52.792    alum/temp_out0[18]
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.121 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.121    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.671 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.671    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.785 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.785    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.899 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.899    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.013 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.013    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.127 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.127    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.241 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.241    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.355 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.355    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.469 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.478    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.635 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.848    55.482    alum/temp_out0[17]
    SLICE_X33Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.267 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.267    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.381 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.381    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.495 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.495    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.609 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    56.618    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.732 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.732    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.846 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.846    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.960 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.960    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.074 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.074    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.231 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.160    58.392    alum/temp_out0[16]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    58.721 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.721    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.254 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.254    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.371 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.371    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.488 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.488    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.605 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.605    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.722 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.722    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.839 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.839    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.956 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.956    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.073 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.073    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.230 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.012    61.242    alum/temp_out0[15]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.332    61.574 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.574    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.124 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.124    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.238 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.238    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.352 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.352    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.466 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.466    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.580 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.580    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.694 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.694    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.808 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.808    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.922 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.922    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.079 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.900    63.979    alum/temp_out0[14]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    64.308 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.308    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.858 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.858    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.972 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.972    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.086 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.086    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.200 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.200    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.314 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.314    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.428 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.428    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.542 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.542    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.656 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.656    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.813 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.722    66.535    alum/temp_out0[13]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.329    66.864 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.864    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.414 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.414    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.528 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.528    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.642 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.642    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.756 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.756    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.870 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.870    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.984 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.984    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.098 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.098    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.212 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    68.221    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.378 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.041    69.419    alum/temp_out0[12]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.329    69.748 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.748    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.298 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.298    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.412 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.412    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.526 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.526    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.640 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.640    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.754 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.754    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.868 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.868    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.982 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.982    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.096 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.096    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.253 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.061    72.314    alum/temp_out0[11]
    SLICE_X42Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    73.114 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.114    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.231 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.231    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.348 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.348    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.465 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.465    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.582 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.582    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.699 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.699    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.816 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.816    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.933 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.933    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.090 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.951    75.041    alum/temp_out0[10]
    SLICE_X43Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    75.829 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.829    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.943 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.943    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.057 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.057    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.171 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.171    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.285 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.285    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.399 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.399    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.513 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.513    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.627 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.627    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.784 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.273    78.058    alum/temp_out0[9]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.329    78.387 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.387    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.920 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.920    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.037 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.037    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.154 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.154    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.271 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.271    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.388 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.388    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.505 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.505    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.622 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.009    79.631    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.748 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.748    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.905 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.105    81.009    alum/temp_out0[8]
    SLICE_X48Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    81.797 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.797    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.911 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.911    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.025 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.025    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.139 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.139    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.253 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.253    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.367 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.009    82.376    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.490 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.490    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.604 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.604    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.761 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.179    83.940    alum/temp_out0[7]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    84.269 r  alum/D_registers_q[7][3]_i_161/O
                         net (fo=1, routed)           0.000    84.269    alum/D_registers_q[7][3]_i_161_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.802 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.802    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.919 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.919    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.036 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.036    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.153 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.153    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.270 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.270    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.387 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.387    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.504 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.504    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.661 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.121    86.782    alum/temp_out0[6]
    SLICE_X52Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    87.585 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.585    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.702 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.702    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.819 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.819    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.936 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.936    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.053 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.053    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.170 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.170    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.287 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.287    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.404 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.404    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.561 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.817    89.378    alum/temp_out0[5]
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.332    89.710 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.710    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.260 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.260    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.374 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.374    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.488 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.488    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.602 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.602    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.716 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.716    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.830 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.830    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.944 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.944    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.058 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.058    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.215 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.069    92.284    alum/temp_out0[4]
    SLICE_X47Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    93.069 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.069    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.183 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.183    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.297 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.297    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.411 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.411    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.525 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.525    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.639 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.639    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.753 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.753    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.867 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.867    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.024 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.894    94.919    alum/temp_out0[3]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    95.248 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.248    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.781 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.781    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.898 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.898    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.015 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.015    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.132 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.132    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.249 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.249    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.366 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.366    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.483 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.483    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.600 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.600    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.757 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.924    97.680    alum/temp_out0[2]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.332    98.012 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.012    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.562 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.562    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.676 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.676    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.790 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.790    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.904 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.904    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.018 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.018    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.132 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.132    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.246 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.009    99.255    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.369 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.369    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.526 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.885   100.411    alum/temp_out0[1]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329   100.740 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.740    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.290 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.290    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.404 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.404    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.518 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.518    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.632 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.632    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.746 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.746    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.860 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.860    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.974 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.009   101.983    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.097 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.097    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.254 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.954   103.209    sm/temp_out0[0]
    SLICE_X39Y14         LUT5 (Prop_lut5_I4_O)        0.329   103.538 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.755   104.293    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X36Y10         LUT4 (Prop_lut4_I1_O)        0.124   104.417 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.488   104.905    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124   105.029 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.552   106.581    sm/M_alum_out[0]
    SLICE_X52Y3          LUT5 (Prop_lut5_I4_O)        0.150   106.731 r  sm/ram_reg_i_34/O
                         net (fo=2, routed)           0.467   107.197    sm/D_bram_addr_q_reg[4][0]
    SLICE_X52Y3          LUT6 (Prop_lut6_I3_O)        0.328   107.525 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.730   108.256    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.494   116.009    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.269    
                         clock uncertainty           -0.035   116.234    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.668    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.668    
                         arrival time                        -108.256    
  -------------------------------------------------------------------
                         slack                                  7.411    

Slack (MET) :             7.479ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.513ns  (logic 60.510ns (58.456%)  route 43.003ns (41.543%))
  Logic Levels:           319  (CARRY4=286 LUT2=2 LUT3=22 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X39Y3          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDSE (Prop_fdse_C_Q)         0.456     5.605 r  sm/D_states_q_reg[4]/Q
                         net (fo=187, routed)         1.613     7.218    sm/D_states_q[4]
    SLICE_X51Y2          LUT4 (Prop_lut4_I3_O)        0.152     7.370 f  sm/ram_reg_i_72__0/O
                         net (fo=1, routed)           0.645     8.015    sm/ram_reg_i_72__0_n_0
    SLICE_X51Y3          LUT6 (Prop_lut6_I0_O)        0.332     8.347 r  sm/ram_reg_i_60/O
                         net (fo=1, routed)           0.455     8.802    sm/ram_reg_i_60_n_0
    SLICE_X51Y3          LUT6 (Prop_lut6_I3_O)        0.124     8.926 r  sm/ram_reg_i_51/O
                         net (fo=64, routed)          1.605    10.531    L_reg/M_sm_ra1[0]
    SLICE_X48Y28         LUT6 (Prop_lut6_I4_O)        0.124    10.655 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.243    11.898    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X47Y24         LUT3 (Prop_lut3_I2_O)        0.152    12.050 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.987    13.038    sm/M_alum_a[31]
    SLICE_X49Y21         LUT2 (Prop_lut2_I1_O)        0.326    13.364 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.364    alum/S[0]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.896 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.896    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.010 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.010    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.124 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.124    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.238 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.009    14.247    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.361 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.361    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.475 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.475    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.589 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.589    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.703 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.703    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.974 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.254    16.227    alum/temp_out0[31]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.373    16.600 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.600    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.150 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.150    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.264 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.264    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.378 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.378    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.492 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.492    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.606 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.606    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.720 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.729    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.843 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.843    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.957 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.957    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.114 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.171    19.285    alum/temp_out0[30]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.329    19.614 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.614    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.164 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.164    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.278 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.278    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.392 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.392    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.506 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.506    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.620 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.620    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.734 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.734    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.848 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.848    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.962 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.962    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.119 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.043    22.162    alum/temp_out0[29]
    SLICE_X41Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.947 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.947    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.061 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    23.061    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.175 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    23.175    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.289 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.289    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.403 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.403    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.517 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.517    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.631 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.631    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.745 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.745    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.902 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.782    24.684    alum/temp_out0[28]
    SLICE_X41Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.469 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.469    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.583 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.583    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.697 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.697    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.811 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    25.820    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.934 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.934    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.048 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.048    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.162 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.162    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.276 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.276    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.433 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.974    27.407    alum/temp_out0[27]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.329    27.736 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.736    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.286 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.286    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.400 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.400    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.514 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.514    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.628 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.009    28.637    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.751 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.751    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.865 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.865    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.979 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.979    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.093 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.093    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.250 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.090    30.341    alum/temp_out0[26]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.670 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.670    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.203 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.203    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.320 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.320    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.437 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.437    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.554 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.554    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.671 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.671    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.788 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.797    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.914 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.914    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.031 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.031    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.188 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.860    33.047    alum/temp_out0[25]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.332    33.379 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.379    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.929 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.929    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.043 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.043    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.157 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.157    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.271 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.271    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.385 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.385    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.499 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.508    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.622 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.622    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.736 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.736    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.893 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.272    36.165    alum/temp_out0[24]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329    36.494 r  alum/D_registers_q[7][23]_i_57/O
                         net (fo=1, routed)           0.000    36.494    alum/D_registers_q[7][23]_i_57_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.044 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.044    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.158 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.158    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.272 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.272    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.386 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.386    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.500 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.500    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.614 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.614    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.728 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.728    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.885 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.919    38.804    alum/temp_out0[23]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.589 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.589    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.703 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.703    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.817 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.817    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.931 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.931    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.045 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.045    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.159 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.159    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.273 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.273    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.387 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    40.396    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.553 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.856    41.410    alum/temp_out0[22]
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.329    41.739 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.739    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.289 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.289    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.403 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.403    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.517 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.517    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.631 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    42.640    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.754 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.754    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.868 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.868    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.982 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.982    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.096 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.096    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.253 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.155    44.408    alum/temp_out0[21]
    SLICE_X28Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.193 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.193    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.307 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.307    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.421 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.421    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.535 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.535    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.649 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.649    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.763 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.763    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.877 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.877    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.991 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    46.000    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.157 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.108    47.265    alum/temp_out0[20]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    47.594 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.594    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.127 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.127    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.244 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.244    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.361 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.361    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.478 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.478    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.595 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.595    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.712 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.712    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.829 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.829    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.946 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.946    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.103 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.931    50.034    alum/temp_out0[19]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.332    50.366 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.366    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.916 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.916    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.030 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.030    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.144 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.144    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.258 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.258    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.372 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.372    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.486 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.486    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.600 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.600    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.714 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.714    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.871 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.921    52.792    alum/temp_out0[18]
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.121 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.121    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.671 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.671    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.785 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.785    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.899 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.899    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.013 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.013    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.127 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.127    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.241 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.241    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.355 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.355    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.469 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.478    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.635 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.848    55.482    alum/temp_out0[17]
    SLICE_X33Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.267 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.267    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.381 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.381    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.495 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.495    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.609 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    56.618    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.732 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.732    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.846 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.846    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.960 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.960    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.074 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.074    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.231 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.160    58.392    alum/temp_out0[16]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    58.721 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.721    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.254 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.254    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.371 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.371    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.488 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.488    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.605 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.605    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.722 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.722    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.839 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.839    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.956 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.956    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.073 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.073    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.230 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.012    61.242    alum/temp_out0[15]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.332    61.574 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.574    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.124 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.124    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.238 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.238    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.352 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.352    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.466 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.466    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.580 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.580    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.694 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.694    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.808 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.808    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.922 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.922    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.079 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.900    63.979    alum/temp_out0[14]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    64.308 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.308    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.858 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.858    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.972 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.972    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.086 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.086    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.200 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.200    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.314 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.314    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.428 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.428    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.542 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.542    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.656 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.656    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.813 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.722    66.535    alum/temp_out0[13]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.329    66.864 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.864    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.414 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.414    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.528 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.528    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.642 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.642    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.756 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.756    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.870 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.870    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.984 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.984    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.098 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.098    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.212 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    68.221    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.378 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.041    69.419    alum/temp_out0[12]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.329    69.748 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.748    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.298 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.298    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.412 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.412    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.526 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.526    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.640 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.640    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.754 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.754    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.868 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.868    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.982 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.982    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.096 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.096    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.253 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.061    72.314    alum/temp_out0[11]
    SLICE_X42Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    73.114 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.114    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.231 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.231    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.348 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.348    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.465 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.465    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.582 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.582    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.699 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.699    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.816 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.816    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.933 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.933    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.090 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.951    75.041    alum/temp_out0[10]
    SLICE_X43Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    75.829 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.829    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.943 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.943    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.057 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.057    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.171 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.171    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.285 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.285    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.399 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.399    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.513 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.513    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.627 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.627    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.784 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.273    78.058    alum/temp_out0[9]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.329    78.387 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.387    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.920 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.920    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.037 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.037    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.154 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.154    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.271 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.271    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.388 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.388    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.505 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.505    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.622 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.009    79.631    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.748 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.748    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.905 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.105    81.009    alum/temp_out0[8]
    SLICE_X48Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    81.797 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.797    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.911 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.911    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.025 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.025    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.139 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.139    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.253 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.253    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.367 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.009    82.376    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.490 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.490    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.604 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.604    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.761 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.179    83.940    alum/temp_out0[7]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    84.269 r  alum/D_registers_q[7][3]_i_161/O
                         net (fo=1, routed)           0.000    84.269    alum/D_registers_q[7][3]_i_161_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.802 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.802    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.919 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.919    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.036 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.036    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.153 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.153    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.270 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.270    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.387 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.387    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.504 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.504    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.661 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.121    86.782    alum/temp_out0[6]
    SLICE_X52Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    87.585 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.585    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.702 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.702    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.819 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.819    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.936 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.936    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.053 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.053    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.170 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.170    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.287 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.287    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.404 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.404    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.561 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.817    89.378    alum/temp_out0[5]
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.332    89.710 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.710    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.260 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.260    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.374 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.374    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.488 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.488    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.602 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.602    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.716 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.716    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.830 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.830    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.944 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.944    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.058 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.058    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.215 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.069    92.284    alum/temp_out0[4]
    SLICE_X47Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    93.069 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.069    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.183 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.183    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.297 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.297    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.411 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.411    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.525 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.525    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.639 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.639    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.753 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.753    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.867 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.867    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.024 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.894    94.919    alum/temp_out0[3]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    95.248 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.248    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.781 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.781    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.898 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.898    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.015 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.015    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.132 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.132    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.249 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.249    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.366 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.366    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.483 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.483    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.600 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.600    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.757 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.924    97.680    alum/temp_out0[2]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.332    98.012 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.012    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.562 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.562    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.676 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.676    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.790 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.790    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.904 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.904    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.018 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.018    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.132 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.132    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.246 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.009    99.255    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.369 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.369    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.526 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.885   100.411    alum/temp_out0[1]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329   100.740 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.740    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.290 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.290    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.404 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.404    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.518 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.518    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.632 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.632    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.746 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.746    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.860 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.860    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.974 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.009   101.983    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.097 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.097    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.254 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.954   103.209    sm/temp_out0[0]
    SLICE_X39Y14         LUT5 (Prop_lut5_I4_O)        0.329   103.538 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.755   104.293    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X36Y10         LUT4 (Prop_lut4_I1_O)        0.124   104.417 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.488   104.905    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124   105.029 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.140   106.169    sm/M_alum_out[0]
    SLICE_X42Y2          LUT2 (Prop_lut2_I1_O)        0.117   106.286 f  sm/D_states_q[4]_i_18/O
                         net (fo=4, routed)           0.731   107.017    sm/D_states_q[4]_i_18_n_0
    SLICE_X42Y2          LUT5 (Prop_lut5_I0_O)        0.374   107.391 r  sm/D_states_q[3]_i_5/O
                         net (fo=1, routed)           0.611   108.002    sm/D_states_q[3]_i_5_n_0
    SLICE_X42Y3          LUT6 (Prop_lut6_I3_O)        0.328   108.330 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.332   108.662    sm/D_states_d__0[3]
    SLICE_X42Y3          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.447   115.963    sm/clk_IBUF_BUFG
    SLICE_X42Y3          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.259   116.222    
                         clock uncertainty           -0.035   116.187    
    SLICE_X42Y3          FDSE (Setup_fdse_C_D)       -0.045   116.142    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.142    
                         arrival time                        -108.663    
  -------------------------------------------------------------------
                         slack                                  7.479    

Slack (MET) :             8.168ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.900ns  (logic 60.280ns (58.581%)  route 42.619ns (41.418%))
  Logic Levels:           319  (CARRY4=286 LUT2=2 LUT3=22 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X39Y3          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDSE (Prop_fdse_C_Q)         0.456     5.605 r  sm/D_states_q_reg[4]/Q
                         net (fo=187, routed)         1.613     7.218    sm/D_states_q[4]
    SLICE_X51Y2          LUT4 (Prop_lut4_I3_O)        0.152     7.370 f  sm/ram_reg_i_72__0/O
                         net (fo=1, routed)           0.645     8.015    sm/ram_reg_i_72__0_n_0
    SLICE_X51Y3          LUT6 (Prop_lut6_I0_O)        0.332     8.347 r  sm/ram_reg_i_60/O
                         net (fo=1, routed)           0.455     8.802    sm/ram_reg_i_60_n_0
    SLICE_X51Y3          LUT6 (Prop_lut6_I3_O)        0.124     8.926 r  sm/ram_reg_i_51/O
                         net (fo=64, routed)          1.605    10.531    L_reg/M_sm_ra1[0]
    SLICE_X48Y28         LUT6 (Prop_lut6_I4_O)        0.124    10.655 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.243    11.898    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X47Y24         LUT3 (Prop_lut3_I2_O)        0.152    12.050 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.987    13.038    sm/M_alum_a[31]
    SLICE_X49Y21         LUT2 (Prop_lut2_I1_O)        0.326    13.364 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.364    alum/S[0]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.896 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.896    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.010 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.010    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.124 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.124    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.238 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.009    14.247    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.361 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.361    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.475 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.475    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.589 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.589    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.703 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.703    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.974 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.254    16.227    alum/temp_out0[31]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.373    16.600 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.600    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.150 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.150    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.264 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.264    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.378 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.378    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.492 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.492    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.606 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.606    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.720 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.729    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.843 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.843    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.957 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.957    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.114 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.171    19.285    alum/temp_out0[30]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.329    19.614 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.614    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.164 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.164    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.278 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.278    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.392 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.392    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.506 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.506    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.620 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.620    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.734 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.734    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.848 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.848    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.962 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.962    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.119 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.043    22.162    alum/temp_out0[29]
    SLICE_X41Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.947 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.947    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.061 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    23.061    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.175 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    23.175    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.289 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.289    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.403 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.403    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.517 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.517    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.631 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.631    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.745 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.745    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.902 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.782    24.684    alum/temp_out0[28]
    SLICE_X41Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.469 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.469    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.583 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.583    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.697 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.697    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.811 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    25.820    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.934 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.934    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.048 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.048    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.162 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.162    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.276 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.276    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.433 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.974    27.407    alum/temp_out0[27]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.329    27.736 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.736    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.286 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.286    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.400 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.400    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.514 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.514    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.628 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.009    28.637    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.751 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.751    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.865 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.865    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.979 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.979    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.093 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.093    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.250 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.090    30.341    alum/temp_out0[26]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.670 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.670    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.203 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.203    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.320 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.320    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.437 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.437    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.554 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.554    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.671 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.671    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.788 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.797    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.914 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.914    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.031 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.031    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.188 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.860    33.047    alum/temp_out0[25]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.332    33.379 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.379    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.929 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.929    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.043 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.043    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.157 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.157    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.271 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.271    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.385 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.385    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.499 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.508    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.622 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.622    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.736 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.736    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.893 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.272    36.165    alum/temp_out0[24]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329    36.494 r  alum/D_registers_q[7][23]_i_57/O
                         net (fo=1, routed)           0.000    36.494    alum/D_registers_q[7][23]_i_57_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.044 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.044    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.158 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.158    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.272 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.272    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.386 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.386    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.500 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.500    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.614 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.614    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.728 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.728    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.885 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.919    38.804    alum/temp_out0[23]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.589 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.589    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.703 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.703    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.817 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.817    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.931 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.931    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.045 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.045    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.159 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.159    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.273 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.273    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.387 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    40.396    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.553 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.856    41.410    alum/temp_out0[22]
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.329    41.739 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.739    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.289 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.289    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.403 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.403    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.517 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.517    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.631 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    42.640    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.754 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.754    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.868 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.868    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.982 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.982    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.096 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.096    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.253 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.155    44.408    alum/temp_out0[21]
    SLICE_X28Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.193 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.193    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.307 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.307    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.421 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.421    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.535 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.535    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.649 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.649    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.763 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.763    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.877 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.877    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.991 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    46.000    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.157 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.108    47.265    alum/temp_out0[20]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    47.594 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.594    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.127 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.127    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.244 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.244    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.361 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.361    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.478 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.478    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.595 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.595    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.712 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.712    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.829 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.829    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.946 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.946    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.103 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.931    50.034    alum/temp_out0[19]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.332    50.366 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.366    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.916 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.916    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.030 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.030    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.144 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.144    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.258 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.258    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.372 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.372    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.486 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.486    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.600 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.600    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.714 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.714    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.871 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.921    52.792    alum/temp_out0[18]
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.121 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.121    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.671 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.671    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.785 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.785    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.899 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.899    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.013 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.013    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.127 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.127    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.241 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.241    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.355 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.355    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.469 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.478    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.635 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.848    55.482    alum/temp_out0[17]
    SLICE_X33Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.267 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.267    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.381 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.381    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.495 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.495    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.609 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    56.618    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.732 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.732    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.846 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.846    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.960 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.960    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.074 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.074    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.231 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.160    58.392    alum/temp_out0[16]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    58.721 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.721    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.254 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.254    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.371 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.371    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.488 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.488    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.605 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.605    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.722 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.722    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.839 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.839    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.956 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.956    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.073 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.073    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.230 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.012    61.242    alum/temp_out0[15]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.332    61.574 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.574    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.124 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.124    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.238 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.238    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.352 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.352    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.466 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.466    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.580 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.580    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.694 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.694    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.808 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.808    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.922 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.922    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.079 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.900    63.979    alum/temp_out0[14]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    64.308 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.308    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.858 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.858    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.972 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.972    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.086 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.086    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.200 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.200    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.314 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.314    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.428 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.428    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.542 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.542    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.656 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.656    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.813 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.722    66.535    alum/temp_out0[13]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.329    66.864 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.864    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.414 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.414    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.528 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.528    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.642 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.642    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.756 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.756    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.870 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.870    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.984 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.984    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.098 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.098    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.212 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    68.221    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.378 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.041    69.419    alum/temp_out0[12]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.329    69.748 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.748    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.298 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.298    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.412 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.412    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.526 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.526    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.640 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.640    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.754 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.754    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.868 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.868    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.982 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.982    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.096 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.096    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.253 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.061    72.314    alum/temp_out0[11]
    SLICE_X42Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    73.114 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.114    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.231 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.231    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.348 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.348    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.465 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.465    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.582 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.582    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.699 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.699    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.816 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.816    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.933 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.933    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.090 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.951    75.041    alum/temp_out0[10]
    SLICE_X43Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    75.829 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.829    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.943 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.943    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.057 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.057    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.171 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.171    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.285 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.285    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.399 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.399    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.513 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.513    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.627 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.627    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.784 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.273    78.058    alum/temp_out0[9]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.329    78.387 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.387    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.920 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.920    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.037 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.037    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.154 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.154    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.271 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.271    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.388 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.388    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.505 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.505    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.622 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.009    79.631    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.748 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.748    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.905 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.105    81.009    alum/temp_out0[8]
    SLICE_X48Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    81.797 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.797    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.911 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.911    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.025 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.025    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.139 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.139    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.253 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.253    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.367 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.009    82.376    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.490 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.490    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.604 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.604    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.761 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.179    83.940    alum/temp_out0[7]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    84.269 r  alum/D_registers_q[7][3]_i_161/O
                         net (fo=1, routed)           0.000    84.269    alum/D_registers_q[7][3]_i_161_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.802 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.802    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.919 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.919    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.036 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.036    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.153 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.153    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.270 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.270    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.387 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.387    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.504 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.504    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.661 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.121    86.782    alum/temp_out0[6]
    SLICE_X52Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    87.585 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.585    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.702 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.702    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.819 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.819    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.936 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.936    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.053 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.053    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.170 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.170    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.287 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.287    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.404 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.404    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.561 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.817    89.378    alum/temp_out0[5]
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.332    89.710 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.710    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.260 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.260    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.374 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.374    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.488 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.488    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.602 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.602    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.716 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.716    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.830 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.830    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.944 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.944    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.058 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.058    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.215 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.069    92.284    alum/temp_out0[4]
    SLICE_X47Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    93.069 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.069    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.183 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.183    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.297 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.297    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.411 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.411    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.525 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.525    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.639 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.639    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.753 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.753    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.867 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.867    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.024 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.894    94.919    alum/temp_out0[3]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    95.248 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.248    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.781 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.781    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.898 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.898    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.015 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.015    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.132 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.132    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.249 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.249    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.366 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.366    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.483 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.483    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.600 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.600    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.757 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.924    97.680    alum/temp_out0[2]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.332    98.012 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.012    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.562 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.562    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.676 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.676    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.790 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.790    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.904 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.904    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.018 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.018    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.132 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.132    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.246 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.009    99.255    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.369 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.369    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.526 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.885   100.411    alum/temp_out0[1]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329   100.740 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.740    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.290 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.290    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.404 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.404    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.518 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.518    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.632 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.632    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.746 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.746    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.860 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.860    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.974 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.009   101.983    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.097 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.097    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.254 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.954   103.209    sm/temp_out0[0]
    SLICE_X39Y14         LUT5 (Prop_lut5_I4_O)        0.329   103.538 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.755   104.293    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X36Y10         LUT4 (Prop_lut4_I1_O)        0.124   104.417 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.488   104.905    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124   105.029 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.140   106.169    sm/M_alum_out[0]
    SLICE_X42Y2          LUT2 (Prop_lut2_I1_O)        0.117   106.286 f  sm/D_states_q[4]_i_18/O
                         net (fo=4, routed)           0.486   106.772    sm/D_states_q[4]_i_18_n_0
    SLICE_X38Y2          LUT6 (Prop_lut6_I2_O)        0.348   107.120 r  sm/D_states_q[2]_i_5/O
                         net (fo=1, routed)           0.804   107.924    sm/D_states_q[2]_i_5_n_0
    SLICE_X40Y2          LUT6 (Prop_lut6_I4_O)        0.124   108.048 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000   108.048    sm/D_states_d__0[2]
    SLICE_X40Y2          FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.448   115.964    sm/clk_IBUF_BUFG
    SLICE_X40Y2          FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.259   116.223    
                         clock uncertainty           -0.035   116.188    
    SLICE_X40Y2          FDRE (Setup_fdre_C_D)        0.029   116.217    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.217    
                         arrival time                        -108.049    
  -------------------------------------------------------------------
                         slack                                  8.168    

Slack (MET) :             8.227ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.740ns  (logic 60.044ns (58.443%)  route 42.695ns (41.557%))
  Logic Levels:           319  (CARRY4=286 LUT2=2 LUT3=22 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.567     5.151    sm/clk_IBUF_BUFG
    SLICE_X40Y2          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         1.458     7.065    sm/D_states_q[6]
    SLICE_X49Y5          LUT5 (Prop_lut5_I0_O)        0.124     7.189 r  sm/D_registers_q[7][31]_i_125/O
                         net (fo=2, routed)           0.946     8.135    sm/D_registers_q[7][31]_i_125_n_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I4_O)        0.124     8.259 r  sm/ram_reg_i_61/O
                         net (fo=1, routed)           0.522     8.781    sm/ram_reg_i_61_n_0
    SLICE_X51Y3          LUT6 (Prop_lut6_I5_O)        0.124     8.905 r  sm/ram_reg_i_51/O
                         net (fo=64, routed)          1.605    10.510    L_reg/M_sm_ra1[0]
    SLICE_X48Y28         LUT6 (Prop_lut6_I4_O)        0.124    10.634 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.243    11.878    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X47Y24         LUT3 (Prop_lut3_I2_O)        0.152    12.030 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.987    13.017    sm/M_alum_a[31]
    SLICE_X49Y21         LUT2 (Prop_lut2_I1_O)        0.326    13.343 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.343    alum/S[0]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.875 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.875    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.989 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.989    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.103 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.103    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.217 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.009    14.226    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.340 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.340    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.454 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.454    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.568 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.568    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.682 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.682    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.953 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.254    16.207    alum/temp_out0[31]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.373    16.580 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.580    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.130 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.130    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.244 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.244    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.358 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.358    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.472 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.472    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.586 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.586    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.700 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.709    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.823 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.823    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.937 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.937    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.094 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.171    19.264    alum/temp_out0[30]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.329    19.593 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.593    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.143 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.143    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.257 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.257    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.371 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.371    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.485 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.485    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.599 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.599    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.713 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.713    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.827 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.827    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.941 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.941    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.098 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.043    22.141    alum/temp_out0[29]
    SLICE_X41Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.926 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.926    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.040 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    23.040    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.154 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    23.154    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.268 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.268    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.382 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.382    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.496 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.496    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.610 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.610    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.724 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.724    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.881 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.782    24.663    alum/temp_out0[28]
    SLICE_X41Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.448 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.448    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.562 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.562    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.676 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.676    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.790 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    25.799    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.913 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.913    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.027 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.027    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.141 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.141    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.255 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.255    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.412 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.974    27.386    alum/temp_out0[27]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.329    27.715 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.715    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.265 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.265    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.379 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.379    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.493 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.493    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.607 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.009    28.616    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.730 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.730    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.844 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.844    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.958 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.958    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.072 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.072    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.229 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.090    30.320    alum/temp_out0[26]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.649 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.649    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.182 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.182    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.299 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.299    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.416 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.416    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.533 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.533    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.650 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.650    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.767 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.776    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.893 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.893    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.010 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.010    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.167 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.860    33.026    alum/temp_out0[25]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.332    33.358 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.358    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.908 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.908    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.022 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.022    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.136 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.136    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.250 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.250    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.364 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.364    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.478 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.487    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.601 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.601    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.715 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.715    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.872 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.272    36.144    alum/temp_out0[24]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329    36.473 r  alum/D_registers_q[7][23]_i_57/O
                         net (fo=1, routed)           0.000    36.473    alum/D_registers_q[7][23]_i_57_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.023 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.023    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.137 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.137    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.251 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.251    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.365 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.365    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.479 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.479    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.593 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.593    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.707 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.707    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.864 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.919    38.784    alum/temp_out0[23]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.569 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.569    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.683 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.683    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.797 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.797    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.911 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.911    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.025 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.025    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.139 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.139    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.253 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.253    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.367 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    40.376    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.533 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.856    41.389    alum/temp_out0[22]
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.329    41.718 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.718    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.268 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.268    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.382 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.382    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.496 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.496    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.610 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    42.619    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.733 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.733    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.847 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.847    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.961 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.961    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.075 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.075    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.232 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.155    44.387    alum/temp_out0[21]
    SLICE_X28Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.172 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.172    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.286 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.286    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.400 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.400    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.514 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.514    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.628 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.628    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.742 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.742    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.856 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.856    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.970 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.979    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.136 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.108    47.244    alum/temp_out0[20]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    47.573 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.573    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.106 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.106    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.223 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.223    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.340 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.340    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.457 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.457    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.574 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.574    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.691 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.691    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.808 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.808    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.925 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.925    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.082 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.931    50.013    alum/temp_out0[19]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.332    50.345 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.345    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.895 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.895    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.009 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.009    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.123 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.123    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.237 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.237    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.351 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.351    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.465 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.465    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.579 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.579    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.693 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.693    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.850 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.921    52.771    alum/temp_out0[18]
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.100 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.100    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.650 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.650    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.764 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.764    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.878 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.878    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.992 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.992    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.106 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.106    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.220 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.220    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.334 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.334    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.448 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.457    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.614 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.848    55.462    alum/temp_out0[17]
    SLICE_X33Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.247 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.247    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.361 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.361    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.475 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.475    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.589 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    56.598    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.712 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.712    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.826 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.826    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.940 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.940    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.054 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.054    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.211 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.160    58.371    alum/temp_out0[16]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    58.700 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.700    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.233 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.233    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.350 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.350    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.467 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.467    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.584 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.584    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.701 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.701    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.818 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.818    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.935 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.935    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.052 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.052    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.209 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.012    61.221    alum/temp_out0[15]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.332    61.553 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.553    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.103 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.103    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.217 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.217    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.331 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.331    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.445 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.445    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.559 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.559    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.673 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.673    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.787 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.787    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.901 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.901    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.058 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.900    63.958    alum/temp_out0[14]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    64.287 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.287    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.837 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.837    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.951 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.951    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.065 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.065    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.179 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.179    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.293 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.293    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.407 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.407    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.521 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.521    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.635 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.635    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.792 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.722    66.514    alum/temp_out0[13]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.329    66.843 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.843    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.393 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.393    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.507 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.507    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.621 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.621    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.735 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.735    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.849 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.849    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.963 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.963    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.077 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.077    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.191 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    68.200    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.357 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.041    69.398    alum/temp_out0[12]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.329    69.727 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.727    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.277 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.277    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.391 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.391    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.505 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.505    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.619 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.619    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.733 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.733    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.847 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.847    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.961 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.961    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.075 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.075    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.232 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.061    72.293    alum/temp_out0[11]
    SLICE_X42Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    73.093 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.093    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.210 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.210    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.327 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.327    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.444 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.444    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.561 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.561    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.678 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.678    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.795 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.795    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.912 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.912    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.069 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.951    75.020    alum/temp_out0[10]
    SLICE_X43Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    75.808 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.808    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.922 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.922    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.036 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.036    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.150 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.150    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.264 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.264    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.378 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.378    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.492 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.492    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.606 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.606    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.763 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.273    78.037    alum/temp_out0[9]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.329    78.366 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.366    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.899 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.899    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.016 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.016    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.133 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.133    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.250 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.250    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.367 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.367    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.484 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.484    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.601 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.009    79.610    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.727 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.727    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.884 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.105    80.988    alum/temp_out0[8]
    SLICE_X48Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    81.776 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.776    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.890 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.890    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.004 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.004    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.118 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.118    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.232 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.232    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.346 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.009    82.355    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.469 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.469    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.583 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.583    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.740 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.179    83.919    alum/temp_out0[7]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    84.248 r  alum/D_registers_q[7][3]_i_161/O
                         net (fo=1, routed)           0.000    84.248    alum/D_registers_q[7][3]_i_161_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.781 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.781    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.898 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.898    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.015 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.015    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.132 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.132    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.249 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.249    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.366 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.366    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.483 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.483    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.640 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.121    86.761    alum/temp_out0[6]
    SLICE_X52Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    87.564 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.564    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.681 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.681    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.798 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.798    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.915 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.915    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.032 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.032    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.149 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.149    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.266 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.266    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.383 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.383    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.540 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.817    89.357    alum/temp_out0[5]
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.332    89.689 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.689    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.239 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.239    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.353 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.353    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.467 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.467    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.581 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.581    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.695 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.695    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.809 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.809    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.923 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.923    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.037 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.037    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.194 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.069    92.264    alum/temp_out0[4]
    SLICE_X47Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    93.049 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.049    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.163 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.163    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.277 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.277    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.391 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.391    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.505 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.505    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.619 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.619    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.733 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.733    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.847 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.847    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.004 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.894    94.898    alum/temp_out0[3]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    95.227 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.227    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.760 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.760    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.877 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.877    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.994 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.994    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.111 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.111    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.228 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.228    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.345 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.345    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.462 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.462    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.579 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.579    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.736 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.924    97.660    alum/temp_out0[2]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.332    97.992 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.992    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.542 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.542    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.656 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.656    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.770 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.770    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.884 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.884    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.998 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.998    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.112 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.112    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.226 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.009    99.235    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.349 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.349    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.506 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.885   100.391    alum/temp_out0[1]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329   100.720 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.720    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.270 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.270    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.384 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.384    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.498 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.498    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.612 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.612    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.726 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.726    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.840 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.840    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.954 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.009   101.963    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.077 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.077    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.234 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.954   103.188    sm/temp_out0[0]
    SLICE_X39Y14         LUT5 (Prop_lut5_I4_O)        0.329   103.517 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.755   104.272    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X36Y10         LUT4 (Prop_lut4_I1_O)        0.124   104.396 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.488   104.884    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124   105.008 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.140   106.148    sm/M_alum_out[0]
    SLICE_X42Y2          LUT2 (Prop_lut2_I1_O)        0.117   106.265 f  sm/D_states_q[4]_i_18/O
                         net (fo=4, routed)           0.522   106.787    sm/D_states_q[4]_i_18_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I3_O)        0.348   107.135 r  sm/D_states_q[4]_i_7/O
                         net (fo=1, routed)           0.291   107.426    sm/D_states_q[4]_i_7_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I5_O)        0.124   107.550 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.340   107.890    sm/D_states_d__0[4]
    SLICE_X39Y3          FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X39Y3          FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X39Y3          FDSE (Setup_fdse_C_D)       -0.067   116.118    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.118    
                         arrival time                        -107.891    
  -------------------------------------------------------------------
                         slack                                  8.227    

Slack (MET) :             8.360ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.662ns  (logic 60.063ns (58.506%)  route 42.598ns (41.494%))
  Logic Levels:           319  (CARRY4=286 LUT2=1 LUT3=22 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X39Y3          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDSE (Prop_fdse_C_Q)         0.456     5.605 r  sm/D_states_q_reg[4]/Q
                         net (fo=187, routed)         1.613     7.218    sm/D_states_q[4]
    SLICE_X51Y2          LUT4 (Prop_lut4_I3_O)        0.152     7.370 f  sm/ram_reg_i_72__0/O
                         net (fo=1, routed)           0.645     8.015    sm/ram_reg_i_72__0_n_0
    SLICE_X51Y3          LUT6 (Prop_lut6_I0_O)        0.332     8.347 r  sm/ram_reg_i_60/O
                         net (fo=1, routed)           0.455     8.802    sm/ram_reg_i_60_n_0
    SLICE_X51Y3          LUT6 (Prop_lut6_I3_O)        0.124     8.926 r  sm/ram_reg_i_51/O
                         net (fo=64, routed)          1.605    10.531    L_reg/M_sm_ra1[0]
    SLICE_X48Y28         LUT6 (Prop_lut6_I4_O)        0.124    10.655 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.243    11.898    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X47Y24         LUT3 (Prop_lut3_I2_O)        0.152    12.050 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.987    13.038    sm/M_alum_a[31]
    SLICE_X49Y21         LUT2 (Prop_lut2_I1_O)        0.326    13.364 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.364    alum/S[0]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.896 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.896    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.010 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.010    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.124 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.124    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.238 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.009    14.247    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.361 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.361    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.475 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.475    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.589 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.589    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.703 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.703    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.974 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.254    16.227    alum/temp_out0[31]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.373    16.600 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.600    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.150 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.150    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.264 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.264    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.378 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.378    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.492 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.492    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.606 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.606    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.720 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.729    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.843 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.843    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.957 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.957    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.114 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.171    19.285    alum/temp_out0[30]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.329    19.614 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.614    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.164 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.164    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.278 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.278    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.392 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.392    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.506 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.506    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.620 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.620    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.734 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.734    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.848 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.848    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.962 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.962    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.119 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.043    22.162    alum/temp_out0[29]
    SLICE_X41Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.947 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.947    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.061 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    23.061    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.175 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    23.175    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.289 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.289    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.403 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.403    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.517 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.517    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.631 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.631    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.745 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.745    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.902 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.782    24.684    alum/temp_out0[28]
    SLICE_X41Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.469 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.469    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.583 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.583    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.697 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.697    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.811 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    25.820    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.934 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.934    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.048 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.048    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.162 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.162    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.276 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.276    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.433 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.974    27.407    alum/temp_out0[27]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.329    27.736 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.736    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.286 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.286    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.400 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.400    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.514 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.514    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.628 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.009    28.637    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.751 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.751    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.865 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.865    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.979 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.979    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.093 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.093    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.250 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.090    30.341    alum/temp_out0[26]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.670 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.670    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.203 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.203    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.320 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.320    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.437 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.437    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.554 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.554    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.671 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.671    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.788 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.797    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.914 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.914    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.031 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.031    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.188 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.860    33.047    alum/temp_out0[25]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.332    33.379 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.379    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.929 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.929    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.043 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.043    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.157 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.157    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.271 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.271    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.385 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.385    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.499 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.508    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.622 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.622    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.736 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.736    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.893 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.272    36.165    alum/temp_out0[24]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329    36.494 r  alum/D_registers_q[7][23]_i_57/O
                         net (fo=1, routed)           0.000    36.494    alum/D_registers_q[7][23]_i_57_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.044 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.044    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.158 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.158    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.272 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.272    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.386 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.386    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.500 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.500    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.614 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.614    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.728 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.728    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.885 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.919    38.804    alum/temp_out0[23]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.589 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.589    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.703 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.703    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.817 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.817    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.931 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.931    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.045 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.045    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.159 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.159    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.273 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.273    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.387 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    40.396    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.553 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.856    41.410    alum/temp_out0[22]
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.329    41.739 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.739    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.289 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.289    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.403 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.403    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.517 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.517    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.631 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    42.640    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.754 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.754    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.868 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.868    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.982 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.982    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.096 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.096    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.253 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.155    44.408    alum/temp_out0[21]
    SLICE_X28Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.193 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.193    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.307 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.307    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.421 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.421    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.535 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.535    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.649 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.649    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.763 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.763    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.877 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.877    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.991 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    46.000    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.157 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.108    47.265    alum/temp_out0[20]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    47.594 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.594    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.127 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.127    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.244 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.244    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.361 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.361    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.478 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.478    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.595 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.595    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.712 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.712    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.829 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.829    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.946 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.946    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.103 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.931    50.034    alum/temp_out0[19]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.332    50.366 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.366    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.916 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.916    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.030 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.030    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.144 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.144    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.258 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.258    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.372 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.372    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.486 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.486    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.600 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.600    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.714 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.714    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.871 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.921    52.792    alum/temp_out0[18]
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.121 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.121    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.671 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.671    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.785 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.785    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.899 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.899    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.013 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.013    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.127 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.127    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.241 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.241    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.355 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.355    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.469 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.478    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.635 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.848    55.482    alum/temp_out0[17]
    SLICE_X33Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.267 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.267    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.381 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.381    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.495 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.495    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.609 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    56.618    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.732 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.732    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.846 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.846    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.960 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.960    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.074 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.074    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.231 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.160    58.392    alum/temp_out0[16]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    58.721 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.721    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.254 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.254    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.371 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.371    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.488 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.488    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.605 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.605    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.722 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.722    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.839 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.839    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.956 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.956    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.073 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.073    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.230 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.012    61.242    alum/temp_out0[15]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.332    61.574 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.574    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.124 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.124    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.238 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.238    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.352 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.352    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.466 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.466    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.580 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.580    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.694 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.694    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.808 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.808    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.922 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.922    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.079 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.900    63.979    alum/temp_out0[14]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    64.308 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.308    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.858 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.858    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.972 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.972    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.086 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.086    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.200 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.200    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.314 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.314    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.428 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.428    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.542 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.542    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.656 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.656    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.813 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.722    66.535    alum/temp_out0[13]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.329    66.864 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.864    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.414 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.414    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.528 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.528    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.642 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.642    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.756 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.756    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.870 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.870    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.984 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.984    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.098 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.098    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.212 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    68.221    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.378 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.041    69.419    alum/temp_out0[12]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.329    69.748 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.748    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.298 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.298    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.412 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.412    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.526 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.526    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.640 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.640    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.754 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.754    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.868 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.868    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.982 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.982    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.096 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.096    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.253 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.061    72.314    alum/temp_out0[11]
    SLICE_X42Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    73.114 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.114    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.231 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.231    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.348 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.348    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.465 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.465    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.582 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.582    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.699 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.699    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.816 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.816    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.933 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.933    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.090 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.951    75.041    alum/temp_out0[10]
    SLICE_X43Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    75.829 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.829    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.943 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.943    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.057 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.057    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.171 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.171    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.285 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.285    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.399 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.399    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.513 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.513    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.627 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.627    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.784 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.273    78.058    alum/temp_out0[9]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.329    78.387 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.387    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.920 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.920    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.037 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.037    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.154 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.154    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.271 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.271    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.388 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.388    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.505 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.505    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.622 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.009    79.631    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.748 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.748    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.905 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.105    81.009    alum/temp_out0[8]
    SLICE_X48Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    81.797 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.797    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.911 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.911    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.025 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.025    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.139 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.139    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.253 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.253    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.367 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.009    82.376    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.490 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.490    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.604 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.604    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.761 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.179    83.940    alum/temp_out0[7]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    84.269 r  alum/D_registers_q[7][3]_i_161/O
                         net (fo=1, routed)           0.000    84.269    alum/D_registers_q[7][3]_i_161_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.802 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.802    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.919 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.919    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.036 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.036    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.153 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.153    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.270 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.270    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.387 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.387    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.504 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.504    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.661 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.121    86.782    alum/temp_out0[6]
    SLICE_X52Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    87.585 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.585    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.702 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.702    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.819 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.819    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.936 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.936    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.053 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.053    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.170 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.170    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.287 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.287    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.404 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.404    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.561 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.817    89.378    alum/temp_out0[5]
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.332    89.710 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.710    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.260 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.260    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.374 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.374    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.488 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.488    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.602 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.602    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.716 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.716    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.830 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.830    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.944 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.944    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.058 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.058    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.215 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.069    92.284    alum/temp_out0[4]
    SLICE_X47Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    93.069 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.069    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.183 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.183    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.297 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.297    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.411 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.411    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.525 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.525    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.639 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.639    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.753 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.753    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.867 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.867    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.024 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.894    94.919    alum/temp_out0[3]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    95.248 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.248    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.781 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.781    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.898 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.898    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.015 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.015    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.132 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.132    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.249 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.249    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.366 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.366    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.483 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.483    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.600 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.600    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.757 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.924    97.680    alum/temp_out0[2]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.332    98.012 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.012    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.562 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.562    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.676 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.676    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.790 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.790    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.904 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.904    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.018 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.018    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.132 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.132    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.246 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.009    99.255    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.369 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.369    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.526 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.885   100.411    alum/temp_out0[1]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329   100.740 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.740    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.290 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.290    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.404 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.404    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.518 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.518    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.632 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.632    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.746 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.746    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.860 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.860    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.974 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.009   101.983    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.097 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.097    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.254 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.954   103.209    sm/temp_out0[0]
    SLICE_X39Y14         LUT5 (Prop_lut5_I4_O)        0.329   103.538 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.755   104.293    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X36Y10         LUT4 (Prop_lut4_I1_O)        0.124   104.417 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.488   104.905    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124   105.029 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.730   105.759    sm/M_alum_out[0]
    SLICE_X44Y4          LUT6 (Prop_lut6_I3_O)        0.124   105.883 f  sm/D_states_q[1]_i_20/O
                         net (fo=1, routed)           0.635   106.518    sm/D_states_q[1]_i_20_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I1_O)        0.124   106.642 r  sm/D_states_q[1]_i_6/O
                         net (fo=2, routed)           0.457   107.099    sm/D_states_q[1]_i_6_n_0
    SLICE_X42Y3          LUT6 (Prop_lut6_I4_O)        0.124   107.223 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.587   107.811    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X42Y3          FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.447   115.963    sm/clk_IBUF_BUFG
    SLICE_X42Y3          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.259   116.222    
                         clock uncertainty           -0.035   116.187    
    SLICE_X42Y3          FDRE (Setup_fdre_C_D)       -0.016   116.171    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.171    
                         arrival time                        -107.811    
  -------------------------------------------------------------------
                         slack                                  8.360    

Slack (MET) :             8.814ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.144ns  (logic 60.135ns (58.873%)  route 42.009ns (41.127%))
  Logic Levels:           318  (CARRY4=286 LUT2=1 LUT3=22 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X39Y3          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDSE (Prop_fdse_C_Q)         0.456     5.605 r  sm/D_states_q_reg[4]/Q
                         net (fo=187, routed)         1.613     7.218    sm/D_states_q[4]
    SLICE_X51Y2          LUT4 (Prop_lut4_I3_O)        0.152     7.370 f  sm/ram_reg_i_72__0/O
                         net (fo=1, routed)           0.645     8.015    sm/ram_reg_i_72__0_n_0
    SLICE_X51Y3          LUT6 (Prop_lut6_I0_O)        0.332     8.347 r  sm/ram_reg_i_60/O
                         net (fo=1, routed)           0.455     8.802    sm/ram_reg_i_60_n_0
    SLICE_X51Y3          LUT6 (Prop_lut6_I3_O)        0.124     8.926 r  sm/ram_reg_i_51/O
                         net (fo=64, routed)          1.605    10.531    L_reg/M_sm_ra1[0]
    SLICE_X48Y28         LUT6 (Prop_lut6_I4_O)        0.124    10.655 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.243    11.898    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X47Y24         LUT3 (Prop_lut3_I2_O)        0.152    12.050 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.987    13.038    sm/M_alum_a[31]
    SLICE_X49Y21         LUT2 (Prop_lut2_I1_O)        0.326    13.364 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.364    alum/S[0]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.896 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.896    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.010 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.010    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.124 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.124    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.238 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.009    14.247    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.361 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.361    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.475 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.475    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.589 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.589    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.703 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.703    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.974 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.254    16.227    alum/temp_out0[31]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.373    16.600 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.600    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.150 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.150    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.264 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.264    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.378 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.378    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.492 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.492    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.606 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.606    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.720 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.729    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.843 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.843    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.957 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.957    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.114 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.171    19.285    alum/temp_out0[30]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.329    19.614 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.614    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.164 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.164    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.278 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.278    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.392 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.392    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.506 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.506    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.620 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.620    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.734 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.734    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.848 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.848    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.962 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.962    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.119 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.043    22.162    alum/temp_out0[29]
    SLICE_X41Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.947 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.947    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.061 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    23.061    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.175 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    23.175    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.289 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.289    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.403 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.403    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.517 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.517    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.631 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.631    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.745 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.745    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.902 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.782    24.684    alum/temp_out0[28]
    SLICE_X41Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.469 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.469    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.583 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.583    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.697 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.697    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.811 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    25.820    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.934 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.934    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.048 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.048    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.162 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.162    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.276 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.276    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.433 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.974    27.407    alum/temp_out0[27]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.329    27.736 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.736    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.286 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.286    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.400 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.400    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.514 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.514    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.628 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.009    28.637    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.751 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.751    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.865 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.865    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.979 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.979    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.093 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.093    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.250 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.090    30.341    alum/temp_out0[26]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.670 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.670    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.203 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.203    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.320 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.320    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.437 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.437    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.554 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.554    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.671 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.671    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.788 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.797    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.914 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.914    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.031 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.031    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.188 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.860    33.047    alum/temp_out0[25]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.332    33.379 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.379    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.929 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.929    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.043 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.043    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.157 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.157    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.271 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.271    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.385 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.385    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.499 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.508    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.622 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.622    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.736 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.736    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.893 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.272    36.165    alum/temp_out0[24]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329    36.494 r  alum/D_registers_q[7][23]_i_57/O
                         net (fo=1, routed)           0.000    36.494    alum/D_registers_q[7][23]_i_57_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.044 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.044    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.158 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.158    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.272 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.272    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.386 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.386    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.500 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.500    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.614 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.614    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.728 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.728    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.885 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.919    38.804    alum/temp_out0[23]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.589 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.589    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.703 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.703    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.817 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.817    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.931 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.931    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.045 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.045    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.159 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.159    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.273 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.273    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.387 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    40.396    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.553 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.856    41.410    alum/temp_out0[22]
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.329    41.739 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.739    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.289 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.289    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.403 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.403    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.517 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.517    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.631 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    42.640    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.754 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.754    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.868 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.868    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.982 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.982    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.096 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.096    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.253 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.155    44.408    alum/temp_out0[21]
    SLICE_X28Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.193 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.193    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.307 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.307    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.421 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.421    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.535 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.535    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.649 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.649    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.763 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.763    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.877 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.877    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.991 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    46.000    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.157 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.108    47.265    alum/temp_out0[20]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    47.594 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.594    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.127 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.127    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.244 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.244    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.361 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.361    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.478 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.478    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.595 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.595    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.712 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.712    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.829 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.829    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.946 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.946    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.103 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.931    50.034    alum/temp_out0[19]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.332    50.366 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.366    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.916 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.916    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.030 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.030    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.144 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.144    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.258 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.258    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.372 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.372    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.486 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.486    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.600 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.600    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.714 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.714    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.871 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.921    52.792    alum/temp_out0[18]
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.121 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.121    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.671 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.671    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.785 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.785    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.899 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.899    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.013 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.013    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.127 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.127    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.241 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.241    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.355 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.355    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.469 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.478    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.635 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.848    55.482    alum/temp_out0[17]
    SLICE_X33Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.267 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.267    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.381 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.381    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.495 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.495    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.609 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    56.618    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.732 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.732    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.846 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.846    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.960 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.960    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.074 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.074    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.231 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.160    58.392    alum/temp_out0[16]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    58.721 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.721    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.254 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.254    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.371 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.371    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.488 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.488    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.605 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.605    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.722 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.722    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.839 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.839    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.956 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.956    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.073 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.073    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.230 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.012    61.242    alum/temp_out0[15]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.332    61.574 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.574    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.124 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.124    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.238 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.238    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.352 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.352    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.466 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.466    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.580 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.580    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.694 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.694    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.808 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.808    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.922 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.922    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.079 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.900    63.979    alum/temp_out0[14]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    64.308 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.308    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.858 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.858    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.972 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.972    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.086 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.086    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.200 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.200    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.314 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.314    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.428 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.428    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.542 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.542    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.656 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.656    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.813 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.722    66.535    alum/temp_out0[13]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.329    66.864 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.864    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.414 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.414    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.528 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.528    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.642 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.642    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.756 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.756    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.870 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.870    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.984 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.984    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.098 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.098    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.212 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    68.221    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.378 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.041    69.419    alum/temp_out0[12]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.329    69.748 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.748    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.298 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.298    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.412 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.412    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.526 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.526    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.640 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.640    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.754 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.754    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.868 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.868    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.982 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.982    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.096 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.096    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.253 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.061    72.314    alum/temp_out0[11]
    SLICE_X42Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    73.114 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.114    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.231 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.231    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.348 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.348    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.465 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.465    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.582 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.582    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.699 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.699    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.816 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.816    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.933 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.933    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.090 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.951    75.041    alum/temp_out0[10]
    SLICE_X43Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    75.829 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.829    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.943 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.943    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.057 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.057    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.171 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.171    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.285 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.285    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.399 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.399    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.513 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.513    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.627 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.627    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.784 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.273    78.058    alum/temp_out0[9]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.329    78.387 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.387    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.920 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.920    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.037 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.037    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.154 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.154    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.271 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.271    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.388 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.388    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.505 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.505    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.622 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.009    79.631    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.748 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.748    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.905 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.105    81.009    alum/temp_out0[8]
    SLICE_X48Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    81.797 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.797    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.911 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.911    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.025 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.025    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.139 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.139    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.253 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.253    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.367 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.009    82.376    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.490 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.490    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.604 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.604    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.761 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.179    83.940    alum/temp_out0[7]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    84.269 r  alum/D_registers_q[7][3]_i_161/O
                         net (fo=1, routed)           0.000    84.269    alum/D_registers_q[7][3]_i_161_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.802 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.802    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.919 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.919    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.036 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.036    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.153 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.153    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.270 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.270    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.387 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.387    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.504 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.504    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.661 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.121    86.782    alum/temp_out0[6]
    SLICE_X52Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    87.585 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.585    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.702 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.702    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.819 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.819    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.936 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.936    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.053 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.053    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.170 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.170    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.287 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.287    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.404 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.404    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.561 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.817    89.378    alum/temp_out0[5]
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.332    89.710 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.710    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.260 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.260    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.374 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.374    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.488 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.488    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.602 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.602    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.716 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.716    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.830 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.830    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.944 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.944    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.058 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.058    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.215 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.069    92.284    alum/temp_out0[4]
    SLICE_X47Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    93.069 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.069    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.183 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.183    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.297 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.297    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.411 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.411    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.525 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.525    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.639 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.639    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.753 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.753    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.867 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.867    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.024 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.894    94.919    alum/temp_out0[3]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    95.248 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.248    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.781 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.781    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.898 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.898    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.015 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.015    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.132 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.132    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.249 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.249    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.366 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.366    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.483 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.483    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.600 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.600    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.757 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.924    97.680    alum/temp_out0[2]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.332    98.012 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.012    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.562 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.562    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.676 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.676    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.790 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.790    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.904 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.904    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.018 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.018    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.132 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.132    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.246 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.009    99.255    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.369 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.369    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.526 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.885   100.411    alum/temp_out0[1]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329   100.740 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.740    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.290 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.290    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.404 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.404    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.518 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.518    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.632 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.632    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.746 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.746    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.860 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.860    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.974 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.009   101.983    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.097 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.097    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.254 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.954   103.209    sm/temp_out0[0]
    SLICE_X39Y14         LUT5 (Prop_lut5_I4_O)        0.329   103.538 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.755   104.293    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X36Y10         LUT4 (Prop_lut4_I1_O)        0.124   104.417 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.488   104.905    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124   105.029 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.848   105.877    sm/M_alum_out[0]
    SLICE_X37Y3          LUT5 (Prop_lut5_I4_O)        0.118   105.995 f  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.437   106.432    sm/D_states_q[7]_i_11_n_0
    SLICE_X39Y2          LUT6 (Prop_lut6_I0_O)        0.326   106.758 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.535   107.293    sm/D_states_d__0[6]
    SLICE_X40Y2          FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.448   115.964    sm/clk_IBUF_BUFG
    SLICE_X40Y2          FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.259   116.223    
                         clock uncertainty           -0.035   116.188    
    SLICE_X40Y2          FDRE (Setup_fdre_C_D)       -0.081   116.107    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        116.107    
                         arrival time                        -107.294    
  -------------------------------------------------------------------
                         slack                                  8.814    

Slack (MET) :             8.835ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.135ns  (logic 60.135ns (58.878%)  route 42.000ns (41.122%))
  Logic Levels:           318  (CARRY4=286 LUT2=1 LUT3=22 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X39Y3          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDSE (Prop_fdse_C_Q)         0.456     5.605 r  sm/D_states_q_reg[4]/Q
                         net (fo=187, routed)         1.613     7.218    sm/D_states_q[4]
    SLICE_X51Y2          LUT4 (Prop_lut4_I3_O)        0.152     7.370 f  sm/ram_reg_i_72__0/O
                         net (fo=1, routed)           0.645     8.015    sm/ram_reg_i_72__0_n_0
    SLICE_X51Y3          LUT6 (Prop_lut6_I0_O)        0.332     8.347 r  sm/ram_reg_i_60/O
                         net (fo=1, routed)           0.455     8.802    sm/ram_reg_i_60_n_0
    SLICE_X51Y3          LUT6 (Prop_lut6_I3_O)        0.124     8.926 r  sm/ram_reg_i_51/O
                         net (fo=64, routed)          1.605    10.531    L_reg/M_sm_ra1[0]
    SLICE_X48Y28         LUT6 (Prop_lut6_I4_O)        0.124    10.655 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.243    11.898    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X47Y24         LUT3 (Prop_lut3_I2_O)        0.152    12.050 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.987    13.038    sm/M_alum_a[31]
    SLICE_X49Y21         LUT2 (Prop_lut2_I1_O)        0.326    13.364 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.364    alum/S[0]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.896 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.896    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.010 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.010    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.124 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.124    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.238 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.009    14.247    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.361 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.361    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.475 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.475    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.589 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.589    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.703 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.703    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.974 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.254    16.227    alum/temp_out0[31]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.373    16.600 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.600    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.150 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.150    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.264 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.264    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.378 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.378    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.492 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.492    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.606 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.606    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.720 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.729    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.843 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.843    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.957 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.957    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.114 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.171    19.285    alum/temp_out0[30]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.329    19.614 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.614    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.164 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.164    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.278 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.278    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.392 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.392    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.506 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.506    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.620 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.620    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.734 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.734    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.848 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.848    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.962 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.962    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.119 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.043    22.162    alum/temp_out0[29]
    SLICE_X41Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.947 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.947    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.061 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    23.061    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.175 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    23.175    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.289 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.289    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.403 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.403    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.517 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.517    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.631 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.631    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.745 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.745    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.902 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.782    24.684    alum/temp_out0[28]
    SLICE_X41Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.469 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.469    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.583 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.583    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.697 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.697    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.811 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    25.820    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.934 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.934    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.048 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.048    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.162 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.162    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.276 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.276    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.433 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.974    27.407    alum/temp_out0[27]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.329    27.736 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.736    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.286 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.286    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.400 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.400    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.514 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.514    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.628 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.009    28.637    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.751 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.751    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.865 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.865    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.979 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.979    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.093 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.093    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.250 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.090    30.341    alum/temp_out0[26]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.670 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.670    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.203 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.203    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.320 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.320    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.437 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.437    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.554 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.554    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.671 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.671    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.788 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.797    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.914 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.914    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.031 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.031    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.188 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.860    33.047    alum/temp_out0[25]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.332    33.379 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.379    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.929 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.929    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.043 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.043    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.157 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.157    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.271 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.271    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.385 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.385    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.499 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.508    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.622 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.622    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.736 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.736    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.893 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.272    36.165    alum/temp_out0[24]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329    36.494 r  alum/D_registers_q[7][23]_i_57/O
                         net (fo=1, routed)           0.000    36.494    alum/D_registers_q[7][23]_i_57_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.044 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.044    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.158 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.158    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.272 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.272    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.386 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.386    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.500 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.500    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.614 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.614    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.728 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.728    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.885 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.919    38.804    alum/temp_out0[23]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.589 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.589    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.703 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.703    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.817 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.817    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.931 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.931    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.045 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.045    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.159 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.159    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.273 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.273    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.387 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    40.396    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.553 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.856    41.410    alum/temp_out0[22]
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.329    41.739 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.739    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.289 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.289    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.403 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.403    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.517 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.517    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.631 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    42.640    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.754 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.754    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.868 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.868    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.982 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.982    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.096 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.096    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.253 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.155    44.408    alum/temp_out0[21]
    SLICE_X28Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.193 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.193    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.307 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.307    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.421 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.421    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.535 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.535    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.649 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.649    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.763 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.763    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.877 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.877    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.991 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    46.000    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.157 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.108    47.265    alum/temp_out0[20]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    47.594 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.594    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.127 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.127    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.244 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.244    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.361 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.361    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.478 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.478    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.595 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.595    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.712 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.712    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.829 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.829    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.946 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.946    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.103 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.931    50.034    alum/temp_out0[19]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.332    50.366 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.366    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.916 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.916    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.030 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.030    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.144 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.144    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.258 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.258    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.372 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.372    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.486 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.486    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.600 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.600    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.714 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.714    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.871 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.921    52.792    alum/temp_out0[18]
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.121 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.121    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.671 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.671    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.785 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.785    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.899 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.899    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.013 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.013    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.127 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.127    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.241 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.241    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.355 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.355    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.469 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.478    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.635 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.848    55.482    alum/temp_out0[17]
    SLICE_X33Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.267 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.267    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.381 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.381    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.495 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.495    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.609 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    56.618    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.732 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.732    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.846 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.846    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.960 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.960    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.074 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.074    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.231 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.160    58.392    alum/temp_out0[16]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    58.721 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.721    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.254 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.254    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.371 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.371    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.488 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.488    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.605 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.605    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.722 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.722    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.839 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.839    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.956 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.956    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.073 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.073    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.230 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.012    61.242    alum/temp_out0[15]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.332    61.574 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.574    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.124 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.124    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.238 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.238    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.352 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.352    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.466 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.466    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.580 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.580    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.694 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.694    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.808 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.808    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.922 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.922    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.079 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.900    63.979    alum/temp_out0[14]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    64.308 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.308    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.858 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.858    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.972 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.972    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.086 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.086    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.200 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.200    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.314 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.314    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.428 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.428    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.542 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.542    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.656 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.656    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.813 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.722    66.535    alum/temp_out0[13]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.329    66.864 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.864    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.414 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.414    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.528 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.528    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.642 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.642    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.756 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.756    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.870 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.870    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.984 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.984    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.098 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.098    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.212 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    68.221    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.378 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.041    69.419    alum/temp_out0[12]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.329    69.748 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.748    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.298 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.298    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.412 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.412    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.526 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.526    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.640 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.640    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.754 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.754    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.868 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.868    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.982 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.982    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.096 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.096    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.253 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.061    72.314    alum/temp_out0[11]
    SLICE_X42Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    73.114 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.114    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.231 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.231    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.348 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.348    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.465 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.465    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.582 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.582    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.699 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.699    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.816 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.816    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.933 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.933    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.090 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.951    75.041    alum/temp_out0[10]
    SLICE_X43Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    75.829 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.829    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.943 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.943    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.057 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.057    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.171 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.171    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.285 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.285    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.399 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.399    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.513 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.513    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.627 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.627    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.784 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.273    78.058    alum/temp_out0[9]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.329    78.387 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.387    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.920 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.920    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.037 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.037    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.154 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.154    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.271 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.271    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.388 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.388    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.505 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.505    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.622 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.009    79.631    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.748 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.748    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.905 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.105    81.009    alum/temp_out0[8]
    SLICE_X48Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    81.797 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.797    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.911 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.911    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.025 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.025    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.139 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.139    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.253 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.253    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.367 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.009    82.376    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.490 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.490    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.604 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.604    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.761 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.179    83.940    alum/temp_out0[7]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    84.269 r  alum/D_registers_q[7][3]_i_161/O
                         net (fo=1, routed)           0.000    84.269    alum/D_registers_q[7][3]_i_161_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.802 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.802    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.919 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.919    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.036 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.036    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.153 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.153    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.270 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.270    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.387 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.387    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.504 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.504    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.661 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.121    86.782    alum/temp_out0[6]
    SLICE_X52Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    87.585 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.585    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.702 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.702    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.819 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.819    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.936 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.936    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.053 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.053    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.170 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.170    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.287 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.287    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.404 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.404    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.561 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.817    89.378    alum/temp_out0[5]
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.332    89.710 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.710    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.260 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.260    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.374 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.374    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.488 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.488    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.602 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.602    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.716 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.716    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.830 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.830    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.944 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.944    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.058 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.058    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.215 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.069    92.284    alum/temp_out0[4]
    SLICE_X47Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    93.069 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.069    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.183 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.183    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.297 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.297    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.411 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.411    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.525 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.525    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.639 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.639    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.753 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.753    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.867 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.867    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.024 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.894    94.919    alum/temp_out0[3]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    95.248 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.248    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.781 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.781    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.898 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.898    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.015 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.015    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.132 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.132    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.249 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.249    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.366 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.366    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.483 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.483    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.600 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.600    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.757 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.924    97.680    alum/temp_out0[2]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.332    98.012 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.012    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.562 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.562    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.676 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.676    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.790 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.790    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.904 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.904    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.018 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.018    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.132 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.132    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.246 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.009    99.255    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.369 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.369    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.526 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.885   100.411    alum/temp_out0[1]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329   100.740 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.740    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.290 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.290    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.404 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.404    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.518 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.518    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.632 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.632    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.746 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.746    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.860 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.860    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.974 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.009   101.983    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.097 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.097    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.254 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.954   103.209    sm/temp_out0[0]
    SLICE_X39Y14         LUT5 (Prop_lut5_I4_O)        0.329   103.538 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.755   104.293    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X36Y10         LUT4 (Prop_lut4_I1_O)        0.124   104.417 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.488   104.905    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124   105.029 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.848   105.877    sm/M_alum_out[0]
    SLICE_X37Y3          LUT5 (Prop_lut5_I4_O)        0.118   105.995 r  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.442   106.437    sm/D_states_q[7]_i_11_n_0
    SLICE_X39Y2          LUT6 (Prop_lut6_I2_O)        0.326   106.763 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.521   107.284    sm/D_states_d__0[7]
    SLICE_X39Y2          FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.446   115.962    sm/clk_IBUF_BUFG
    SLICE_X39Y2          FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.274   116.236    
                         clock uncertainty           -0.035   116.201    
    SLICE_X39Y2          FDSE (Setup_fdse_C_D)       -0.081   116.120    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.120    
                         arrival time                        -107.285    
  -------------------------------------------------------------------
                         slack                                  8.835    

Slack (MET) :             8.906ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.209ns  (logic 60.063ns (58.765%)  route 42.145ns (41.234%))
  Logic Levels:           319  (CARRY4=286 LUT2=1 LUT3=22 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X39Y3          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDSE (Prop_fdse_C_Q)         0.456     5.605 r  sm/D_states_q_reg[4]/Q
                         net (fo=187, routed)         1.613     7.218    sm/D_states_q[4]
    SLICE_X51Y2          LUT4 (Prop_lut4_I3_O)        0.152     7.370 f  sm/ram_reg_i_72__0/O
                         net (fo=1, routed)           0.645     8.015    sm/ram_reg_i_72__0_n_0
    SLICE_X51Y3          LUT6 (Prop_lut6_I0_O)        0.332     8.347 r  sm/ram_reg_i_60/O
                         net (fo=1, routed)           0.455     8.802    sm/ram_reg_i_60_n_0
    SLICE_X51Y3          LUT6 (Prop_lut6_I3_O)        0.124     8.926 r  sm/ram_reg_i_51/O
                         net (fo=64, routed)          1.605    10.531    L_reg/M_sm_ra1[0]
    SLICE_X48Y28         LUT6 (Prop_lut6_I4_O)        0.124    10.655 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.243    11.898    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X47Y24         LUT3 (Prop_lut3_I2_O)        0.152    12.050 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.987    13.038    sm/M_alum_a[31]
    SLICE_X49Y21         LUT2 (Prop_lut2_I1_O)        0.326    13.364 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.364    alum/S[0]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.896 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.896    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.010 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.010    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.124 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.124    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.238 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.009    14.247    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.361 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.361    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.475 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.475    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.589 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.589    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.703 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.703    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.974 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.254    16.227    alum/temp_out0[31]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.373    16.600 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.600    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.150 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.150    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.264 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.264    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.378 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.378    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.492 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.492    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.606 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.606    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.720 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.729    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.843 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.843    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.957 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.957    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.114 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.171    19.285    alum/temp_out0[30]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.329    19.614 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.614    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.164 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.164    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.278 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.278    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.392 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.392    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.506 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.506    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.620 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.620    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.734 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.734    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.848 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.848    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.962 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.962    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.119 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.043    22.162    alum/temp_out0[29]
    SLICE_X41Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.947 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.947    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.061 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    23.061    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.175 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    23.175    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.289 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.289    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.403 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.403    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.517 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.517    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.631 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.631    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.745 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.745    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.902 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.782    24.684    alum/temp_out0[28]
    SLICE_X41Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.469 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.469    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.583 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.583    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.697 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.697    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.811 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    25.820    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.934 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.934    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.048 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.048    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.162 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.162    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.276 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.276    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.433 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.974    27.407    alum/temp_out0[27]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.329    27.736 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.736    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.286 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.286    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.400 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.400    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.514 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.514    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.628 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.009    28.637    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.751 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.751    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.865 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.865    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.979 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.979    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.093 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.093    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.250 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.090    30.341    alum/temp_out0[26]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.670 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.670    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.203 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.203    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.320 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.320    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.437 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.437    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.554 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.554    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.671 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.671    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.788 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.797    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.914 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.914    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.031 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.031    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.188 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.860    33.047    alum/temp_out0[25]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.332    33.379 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.379    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.929 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.929    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.043 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.043    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.157 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.157    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.271 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.271    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.385 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.385    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.499 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.508    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.622 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.622    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.736 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.736    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.893 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.272    36.165    alum/temp_out0[24]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329    36.494 r  alum/D_registers_q[7][23]_i_57/O
                         net (fo=1, routed)           0.000    36.494    alum/D_registers_q[7][23]_i_57_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.044 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.044    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.158 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.158    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.272 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.272    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.386 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.386    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.500 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.500    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.614 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.614    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.728 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.728    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.885 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.919    38.804    alum/temp_out0[23]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.589 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.589    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.703 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.703    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.817 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.817    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.931 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.931    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.045 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.045    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.159 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.159    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.273 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.273    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.387 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    40.396    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.553 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.856    41.410    alum/temp_out0[22]
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.329    41.739 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.739    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.289 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.289    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.403 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.403    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.517 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.517    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.631 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    42.640    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.754 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.754    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.868 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.868    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.982 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.982    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.096 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.096    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.253 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.155    44.408    alum/temp_out0[21]
    SLICE_X28Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.193 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.193    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.307 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.307    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.421 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.421    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.535 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.535    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.649 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.649    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.763 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.763    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.877 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.877    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.991 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    46.000    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.157 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.108    47.265    alum/temp_out0[20]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    47.594 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.594    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.127 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.127    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.244 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.244    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.361 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.361    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.478 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.478    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.595 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.595    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.712 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.712    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.829 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.829    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.946 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.946    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.103 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.931    50.034    alum/temp_out0[19]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.332    50.366 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.366    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.916 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.916    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.030 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.030    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.144 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.144    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.258 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.258    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.372 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.372    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.486 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.486    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.600 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.600    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.714 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.714    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.871 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.921    52.792    alum/temp_out0[18]
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.121 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.121    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.671 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.671    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.785 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.785    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.899 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.899    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.013 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.013    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.127 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.127    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.241 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.241    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.355 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.355    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.469 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.478    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.635 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.848    55.482    alum/temp_out0[17]
    SLICE_X33Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.267 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.267    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.381 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.381    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.495 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.495    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.609 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    56.618    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.732 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.732    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.846 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.846    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.960 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.960    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.074 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.074    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.231 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.160    58.392    alum/temp_out0[16]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    58.721 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.721    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.254 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.254    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.371 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.371    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.488 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.488    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.605 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.605    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.722 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.722    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.839 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.839    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.956 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.956    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.073 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.073    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.230 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.012    61.242    alum/temp_out0[15]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.332    61.574 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.574    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.124 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.124    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.238 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.238    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.352 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.352    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.466 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.466    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.580 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.580    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.694 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.694    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.808 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.808    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.922 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.922    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.079 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.900    63.979    alum/temp_out0[14]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    64.308 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.308    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.858 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.858    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.972 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.972    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.086 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.086    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.200 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.200    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.314 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.314    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.428 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.428    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.542 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.542    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.656 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.656    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.813 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.722    66.535    alum/temp_out0[13]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.329    66.864 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.864    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.414 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.414    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.528 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.528    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.642 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.642    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.756 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.756    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.870 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.870    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.984 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.984    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.098 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.098    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.212 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    68.221    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.378 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.041    69.419    alum/temp_out0[12]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.329    69.748 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.748    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.298 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.298    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.412 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.412    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.526 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.526    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.640 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.640    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.754 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.754    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.868 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.868    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.982 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.982    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.096 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.096    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.253 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.061    72.314    alum/temp_out0[11]
    SLICE_X42Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    73.114 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.114    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.231 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.231    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.348 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.348    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.465 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.465    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.582 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.582    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.699 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.699    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.816 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.816    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.933 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.933    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.090 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.951    75.041    alum/temp_out0[10]
    SLICE_X43Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    75.829 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.829    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.943 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.943    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.057 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.057    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.171 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.171    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.285 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.285    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.399 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.399    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.513 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.513    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.627 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.627    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.784 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.273    78.058    alum/temp_out0[9]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.329    78.387 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.387    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.920 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.920    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.037 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.037    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.154 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.154    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.271 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.271    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.388 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.388    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.505 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.505    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.622 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.009    79.631    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.748 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.748    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.905 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.105    81.009    alum/temp_out0[8]
    SLICE_X48Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    81.797 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.797    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.911 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.911    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.025 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.025    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.139 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.139    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.253 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.253    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.367 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.009    82.376    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.490 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.490    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.604 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.604    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.761 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.179    83.940    alum/temp_out0[7]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    84.269 r  alum/D_registers_q[7][3]_i_161/O
                         net (fo=1, routed)           0.000    84.269    alum/D_registers_q[7][3]_i_161_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.802 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.802    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.919 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.919    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.036 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.036    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.153 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.153    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.270 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.270    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.387 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.387    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.504 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.504    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.661 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.121    86.782    alum/temp_out0[6]
    SLICE_X52Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    87.585 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.585    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.702 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.702    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.819 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.819    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.936 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.936    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.053 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.053    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.170 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.170    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.287 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.287    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.404 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.404    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.561 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.817    89.378    alum/temp_out0[5]
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.332    89.710 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.710    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.260 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.260    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.374 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.374    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.488 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.488    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.602 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.602    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.716 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.716    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.830 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.830    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.944 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.944    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.058 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.058    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.215 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.069    92.284    alum/temp_out0[4]
    SLICE_X47Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    93.069 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.069    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.183 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.183    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.297 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.297    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.411 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.411    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.525 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.525    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.639 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.639    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.753 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.753    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.867 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.867    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.024 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.894    94.919    alum/temp_out0[3]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    95.248 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.248    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.781 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.781    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.898 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.898    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.015 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.015    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.132 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.132    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.249 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.249    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.366 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.366    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.483 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.483    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.600 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.600    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.757 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.924    97.680    alum/temp_out0[2]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.332    98.012 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.012    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.562 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.562    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.676 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.676    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.790 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.790    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.904 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.904    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.018 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.018    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.132 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.132    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.246 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.009    99.255    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.369 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.369    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.526 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.885   100.411    alum/temp_out0[1]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329   100.740 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.740    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.290 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.290    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.404 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.404    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.518 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.518    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.632 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.632    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.746 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.746    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.860 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.860    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.974 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.009   101.983    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.097 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.097    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.254 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.954   103.209    sm/temp_out0[0]
    SLICE_X39Y14         LUT5 (Prop_lut5_I4_O)        0.329   103.538 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.755   104.293    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X36Y10         LUT4 (Prop_lut4_I1_O)        0.124   104.417 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.488   104.905    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124   105.029 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.730   105.759    sm/M_alum_out[0]
    SLICE_X44Y4          LUT6 (Prop_lut6_I3_O)        0.124   105.883 f  sm/D_states_q[1]_i_20/O
                         net (fo=1, routed)           0.635   106.518    sm/D_states_q[1]_i_20_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I1_O)        0.124   106.642 r  sm/D_states_q[1]_i_6/O
                         net (fo=2, routed)           0.591   107.233    sm/D_states_q[1]_i_6_n_0
    SLICE_X42Y3          LUT6 (Prop_lut6_I4_O)        0.124   107.357 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000   107.357    sm/D_states_d__0[1]
    SLICE_X42Y3          FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.447   115.963    sm/clk_IBUF_BUFG
    SLICE_X42Y3          FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.259   116.222    
                         clock uncertainty           -0.035   116.187    
    SLICE_X42Y3          FDRE (Setup_fdre_C_D)        0.077   116.264    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.264    
                         arrival time                        -107.358    
  -------------------------------------------------------------------
                         slack                                  8.906    

Slack (MET) :             9.371ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.600ns  (logic 59.939ns (58.995%)  route 41.660ns (41.004%))
  Logic Levels:           318  (CARRY4=286 LUT2=1 LUT3=22 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X39Y3          FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDSE (Prop_fdse_C_Q)         0.456     5.605 r  sm/D_states_q_reg[4]/Q
                         net (fo=187, routed)         1.613     7.218    sm/D_states_q[4]
    SLICE_X51Y2          LUT4 (Prop_lut4_I3_O)        0.152     7.370 f  sm/ram_reg_i_72__0/O
                         net (fo=1, routed)           0.645     8.015    sm/ram_reg_i_72__0_n_0
    SLICE_X51Y3          LUT6 (Prop_lut6_I0_O)        0.332     8.347 r  sm/ram_reg_i_60/O
                         net (fo=1, routed)           0.455     8.802    sm/ram_reg_i_60_n_0
    SLICE_X51Y3          LUT6 (Prop_lut6_I3_O)        0.124     8.926 r  sm/ram_reg_i_51/O
                         net (fo=64, routed)          1.605    10.531    L_reg/M_sm_ra1[0]
    SLICE_X48Y28         LUT6 (Prop_lut6_I4_O)        0.124    10.655 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.243    11.898    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X47Y24         LUT3 (Prop_lut3_I2_O)        0.152    12.050 r  L_reg/D_registers_q[7][31]_i_68/O
                         net (fo=45, routed)          0.987    13.038    sm/M_alum_a[31]
    SLICE_X49Y21         LUT2 (Prop_lut2_I1_O)        0.326    13.364 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.364    alum/S[0]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.896 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.896    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.010 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    14.010    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.124 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.124    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.238 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.009    14.247    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.361 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.361    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.475 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.475    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.589 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.589    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.703 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.703    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.974 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.254    16.227    alum/temp_out0[31]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.373    16.600 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.600    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.150 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    17.150    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.264 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.264    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.378 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.378    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.492 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.492    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.606 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.606    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.720 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.009    17.729    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.843 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.843    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.957 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.957    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.114 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.171    19.285    alum/temp_out0[30]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.329    19.614 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    19.614    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.164 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    20.164    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.278 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    20.278    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.392 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.392    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.506 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.506    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.620 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.620    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.734 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.734    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.848 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.848    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.962 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.962    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.119 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.043    22.162    alum/temp_out0[29]
    SLICE_X41Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.947 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.947    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.061 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    23.061    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.175 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    23.175    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.289 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.289    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.403 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.403    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.517 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.517    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.631 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.631    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.745 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.745    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.902 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.782    24.684    alum/temp_out0[28]
    SLICE_X41Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.469 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.469    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.583 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.583    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.697 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.697    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.811 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    25.820    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.934 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.934    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.048 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.048    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.162 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.162    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.276 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.276    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.433 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.974    27.407    alum/temp_out0[27]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.329    27.736 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.736    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.286 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.286    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.400 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.400    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.514 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.514    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.628 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.009    28.637    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.751 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.751    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.865 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.865    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.979 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.979    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.093 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.093    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.250 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.090    30.341    alum/temp_out0[26]
    SLICE_X38Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.670 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.670    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.203 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.203    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.320 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.320    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.437 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.437    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.554 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.554    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.671 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.671    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.788 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    31.797    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.914 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.914    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.031 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.031    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.188 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.860    33.047    alum/temp_out0[25]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.332    33.379 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.379    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.929 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.929    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.043 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.043    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.157 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.157    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.271 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.271    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.385 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.385    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.499 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.508    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.622 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.622    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.736 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.736    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.893 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.272    36.165    alum/temp_out0[24]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329    36.494 r  alum/D_registers_q[7][23]_i_57/O
                         net (fo=1, routed)           0.000    36.494    alum/D_registers_q[7][23]_i_57_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.044 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.044    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.158 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.158    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.272 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.272    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.386 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.386    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.500 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.500    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.614 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.614    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.728 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.728    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.885 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.919    38.804    alum/temp_out0[23]
    SLICE_X35Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.589 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.589    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.703 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.703    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.817 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.817    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.931 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.931    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.045 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.045    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.159 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.159    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.273 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.273    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.387 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.009    40.396    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.553 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.856    41.410    alum/temp_out0[22]
    SLICE_X32Y21         LUT3 (Prop_lut3_I0_O)        0.329    41.739 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.739    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.289 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.289    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.403 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.403    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.517 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.517    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.631 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    42.640    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.754 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.754    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.868 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.868    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.982 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.982    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.096 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.096    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.253 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.155    44.408    alum/temp_out0[21]
    SLICE_X28Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.193 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.193    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.307 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.307    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.421 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.421    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.535 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.535    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.649 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.649    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.763 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.763    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.877 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.877    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.991 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    46.000    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.157 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.108    47.265    alum/temp_out0[20]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    47.594 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.594    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.127 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.127    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.244 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.244    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.361 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.361    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.478 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.478    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.595 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.595    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.712 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.712    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.829 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.829    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.946 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.946    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.103 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.931    50.034    alum/temp_out0[19]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.332    50.366 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.366    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.916 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.916    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.030 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.030    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.144 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.144    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.258 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.258    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.372 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.372    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.486 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.486    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.600 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.600    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.714 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.714    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.871 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.921    52.792    alum/temp_out0[18]
    SLICE_X31Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.121 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.121    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.671 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.671    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.785 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.785    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.899 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.899    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.013 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.013    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.127 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.127    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.241 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.241    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.355 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.355    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.469 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.478    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.635 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.848    55.482    alum/temp_out0[17]
    SLICE_X33Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.267 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.267    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.381 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.381    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.495 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.495    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.609 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.009    56.618    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.732 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.732    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.846 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.846    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.960 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.960    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.074 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.074    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.231 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.160    58.392    alum/temp_out0[16]
    SLICE_X34Y15         LUT3 (Prop_lut3_I0_O)        0.329    58.721 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.721    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.254 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.254    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.371 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.371    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.488 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.488    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.605 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.605    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.722 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.722    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.839 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.839    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.956 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.956    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.073 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.073    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.230 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.012    61.242    alum/temp_out0[15]
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.332    61.574 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.574    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.124 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.124    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.238 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.238    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.352 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.352    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.466 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.466    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.580 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.580    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.694 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.694    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.808 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.808    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.922 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.922    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.079 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.900    63.979    alum/temp_out0[14]
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.329    64.308 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.308    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.858 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.858    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.972 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.972    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.086 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.086    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.200 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.200    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.314 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.314    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.428 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.428    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.542 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.542    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.656 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.656    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.813 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.722    66.535    alum/temp_out0[13]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.329    66.864 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.864    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.414 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.414    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.528 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.528    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.642 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.642    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.756 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.756    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.870 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.870    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.984 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.984    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.098 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.098    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.212 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    68.221    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.378 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.041    69.419    alum/temp_out0[12]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.329    69.748 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.748    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.298 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.298    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.412 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.412    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.526 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.526    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.640 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.640    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.754 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.754    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.868 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.868    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.982 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.982    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.096 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.096    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.253 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.061    72.314    alum/temp_out0[11]
    SLICE_X42Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    73.114 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.114    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.231 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.231    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.348 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.348    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.465 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.465    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.582 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.582    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.699 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.699    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.816 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.816    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.933 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.933    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.090 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.951    75.041    alum/temp_out0[10]
    SLICE_X43Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    75.829 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.829    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.943 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.943    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.057 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.057    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.171 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.171    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.285 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.285    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.399 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.399    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.513 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.513    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.627 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.627    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.784 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.273    78.058    alum/temp_out0[9]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.329    78.387 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.387    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.920 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.920    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.037 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.037    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.154 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.154    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.271 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.271    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.388 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.388    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.505 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.505    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.622 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.009    79.631    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.748 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.748    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.905 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.105    81.009    alum/temp_out0[8]
    SLICE_X48Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    81.797 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.797    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.911 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.911    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.025 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.025    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.139 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.139    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.253 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.253    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.367 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.009    82.376    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.490 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.490    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.604 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.604    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.761 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.179    83.940    alum/temp_out0[7]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    84.269 r  alum/D_registers_q[7][3]_i_161/O
                         net (fo=1, routed)           0.000    84.269    alum/D_registers_q[7][3]_i_161_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.802 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.802    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.919 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.919    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.036 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.036    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.153 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.153    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.270 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.270    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.387 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.387    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.504 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.504    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.661 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.121    86.782    alum/temp_out0[6]
    SLICE_X52Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    87.585 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.585    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.702 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.702    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.819 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.819    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.936 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.936    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.053 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.053    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.170 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.170    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.287 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.287    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.404 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.404    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.561 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.817    89.378    alum/temp_out0[5]
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.332    89.710 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.710    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.260 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.260    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.374 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.374    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.488 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.488    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.602 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.602    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.716 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.716    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.830 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.830    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.944 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.944    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.058 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.058    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.215 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.069    92.284    alum/temp_out0[4]
    SLICE_X47Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    93.069 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.069    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.183 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.183    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.297 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.297    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.411 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.411    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.525 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.525    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.639 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.639    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.753 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.753    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.867 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.867    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.024 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.894    94.919    alum/temp_out0[3]
    SLICE_X46Y15         LUT3 (Prop_lut3_I0_O)        0.329    95.248 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.248    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.781 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.781    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.898 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.898    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.015 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.015    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.132 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.132    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.249 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.249    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.366 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.366    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.483 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.483    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.600 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.600    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.757 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.924    97.680    alum/temp_out0[2]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.332    98.012 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.012    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.562 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.562    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.676 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.676    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.790 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.790    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.904 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.904    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.018 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.018    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.132 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.132    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.246 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.009    99.255    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.369 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.369    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.526 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.885   100.411    alum/temp_out0[1]
    SLICE_X44Y18         LUT3 (Prop_lut3_I0_O)        0.329   100.740 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.740    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.290 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.290    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.404 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.404    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.518 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.518    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.632 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.632    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.746 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.746    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.860 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.860    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.974 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.009   101.983    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.097 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.097    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.254 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.954   103.209    sm/temp_out0[0]
    SLICE_X39Y14         LUT5 (Prop_lut5_I4_O)        0.329   103.538 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.755   104.293    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X36Y10         LUT4 (Prop_lut4_I1_O)        0.124   104.417 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.488   104.905    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124   105.029 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.679   105.708    sm/M_alum_out[0]
    SLICE_X39Y5          LUT6 (Prop_lut6_I0_O)        0.124   105.832 r  sm/D_states_q[0]_i_7/O
                         net (fo=1, routed)           0.413   106.245    sm/D_states_q[0]_i_7_n_0
    SLICE_X41Y5          LUT6 (Prop_lut6_I5_O)        0.124   106.369 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.379   106.748    sm/D_states_d__0[0]
    SLICE_X41Y5          FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.447   115.963    sm/clk_IBUF_BUFG
    SLICE_X41Y5          FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.259   116.222    
                         clock uncertainty           -0.035   116.187    
    SLICE_X41Y5          FDSE (Setup_fdse_C_D)       -0.067   116.120    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.120    
                         arrival time                        -106.749    
  -------------------------------------------------------------------
                         slack                                  9.371    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.926%)  route 0.275ns (66.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X41Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.275     1.923    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.834     2.024    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.524    
    SLICE_X42Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.926%)  route 0.275ns (66.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X41Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.275     1.923    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.834     2.024    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.524    
    SLICE_X42Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.926%)  route 0.275ns (66.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X41Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.275     1.923    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X42Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.834     2.024    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.524    
    SLICE_X42Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.926%)  route 0.275ns (66.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X41Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.275     1.923    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X42Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.834     2.024    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.524    
    SLICE_X42Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.303%)  route 0.282ns (66.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X37Y0          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.282     1.931    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.524    
    SLICE_X38Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.303%)  route 0.282ns (66.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X37Y0          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.282     1.931    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.524    
    SLICE_X38Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.303%)  route 0.282ns (66.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X37Y0          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.282     1.931    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X38Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.524    
    SLICE_X38Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.303%)  route 0.282ns (66.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X37Y0          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.282     1.931    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X38Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.524    
    SLICE_X38Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.912%)  route 0.315ns (69.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X43Y1          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.315     1.964    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X46Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.835     2.025    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.545    
    SLICE_X46Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.854    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.912%)  route 0.315ns (69.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X43Y1          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.315     1.964    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X46Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.835     2.025    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.545    
    SLICE_X46Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.854    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y1    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X55Y3    D_bramtest_8points_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y3    D_bramtest_8points_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y3    D_bramtest_8points_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y2    D_buff1_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X55Y9    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X63Y19   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X63Y19   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      105.078ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.820ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             105.078ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.598ns  (logic 0.766ns (13.682%)  route 4.832ns (86.318%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X42Y3          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          FDSE (Prop_fdse_C_Q)         0.518     5.668 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         3.088     8.756    sm/D_states_q[3]
    SLICE_X36Y2          LUT2 (Prop_lut2_I0_O)        0.124     8.880 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           1.257    10.137    sm/D_stage_q[3]_i_3_n_0
    SLICE_X37Y1          LUT6 (Prop_lut6_I3_O)        0.124    10.261 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.488    10.749    fifo_reset_cond/AS[0]
    SLICE_X36Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.446   115.962    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X36Y1          FDPE (Recov_fdpe_C_PRE)     -0.359   115.827    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.827    
                         arrival time                         -10.749    
  -------------------------------------------------------------------
                         slack                                105.078    

Slack (MET) :             105.078ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.598ns  (logic 0.766ns (13.682%)  route 4.832ns (86.318%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X42Y3          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          FDSE (Prop_fdse_C_Q)         0.518     5.668 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         3.088     8.756    sm/D_states_q[3]
    SLICE_X36Y2          LUT2 (Prop_lut2_I0_O)        0.124     8.880 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           1.257    10.137    sm/D_stage_q[3]_i_3_n_0
    SLICE_X37Y1          LUT6 (Prop_lut6_I3_O)        0.124    10.261 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.488    10.749    fifo_reset_cond/AS[0]
    SLICE_X36Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.446   115.962    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X36Y1          FDPE (Recov_fdpe_C_PRE)     -0.359   115.827    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.827    
                         arrival time                         -10.749    
  -------------------------------------------------------------------
                         slack                                105.078    

Slack (MET) :             105.078ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.598ns  (logic 0.766ns (13.682%)  route 4.832ns (86.318%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X42Y3          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          FDSE (Prop_fdse_C_Q)         0.518     5.668 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         3.088     8.756    sm/D_states_q[3]
    SLICE_X36Y2          LUT2 (Prop_lut2_I0_O)        0.124     8.880 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           1.257    10.137    sm/D_stage_q[3]_i_3_n_0
    SLICE_X37Y1          LUT6 (Prop_lut6_I3_O)        0.124    10.261 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.488    10.749    fifo_reset_cond/AS[0]
    SLICE_X36Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.446   115.962    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X36Y1          FDPE (Recov_fdpe_C_PRE)     -0.359   115.827    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.827    
                         arrival time                         -10.749    
  -------------------------------------------------------------------
                         slack                                105.078    

Slack (MET) :             105.078ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.598ns  (logic 0.766ns (13.682%)  route 4.832ns (86.318%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.566     5.150    sm/clk_IBUF_BUFG
    SLICE_X42Y3          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          FDSE (Prop_fdse_C_Q)         0.518     5.668 f  sm/D_states_q_reg[3]/Q
                         net (fo=205, routed)         3.088     8.756    sm/D_states_q[3]
    SLICE_X36Y2          LUT2 (Prop_lut2_I0_O)        0.124     8.880 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           1.257    10.137    sm/D_stage_q[3]_i_3_n_0
    SLICE_X37Y1          LUT6 (Prop_lut6_I3_O)        0.124    10.261 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.488    10.749    fifo_reset_cond/AS[0]
    SLICE_X36Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.446   115.962    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X36Y1          FDPE (Recov_fdpe_C_PRE)     -0.359   115.827    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.827    
                         arrival time                         -10.749    
  -------------------------------------------------------------------
                         slack                                105.078    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.097%)  route 0.555ns (74.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.564     1.508    sm/clk_IBUF_BUFG
    SLICE_X39Y2          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sm/D_states_q_reg[5]/Q
                         net (fo=177, routed)         0.375     2.024    sm/D_states_q[5]
    SLICE_X37Y1          LUT6 (Prop_lut6_I5_O)        0.045     2.069 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.180     2.249    fifo_reset_cond/AS[0]
    SLICE_X36Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.499     1.524    
    SLICE_X36Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     1.429    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.097%)  route 0.555ns (74.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.564     1.508    sm/clk_IBUF_BUFG
    SLICE_X39Y2          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sm/D_states_q_reg[5]/Q
                         net (fo=177, routed)         0.375     2.024    sm/D_states_q[5]
    SLICE_X37Y1          LUT6 (Prop_lut6_I5_O)        0.045     2.069 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.180     2.249    fifo_reset_cond/AS[0]
    SLICE_X36Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.499     1.524    
    SLICE_X36Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     1.429    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.097%)  route 0.555ns (74.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.564     1.508    sm/clk_IBUF_BUFG
    SLICE_X39Y2          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sm/D_states_q_reg[5]/Q
                         net (fo=177, routed)         0.375     2.024    sm/D_states_q[5]
    SLICE_X37Y1          LUT6 (Prop_lut6_I5_O)        0.045     2.069 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.180     2.249    fifo_reset_cond/AS[0]
    SLICE_X36Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.499     1.524    
    SLICE_X36Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     1.429    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.097%)  route 0.555ns (74.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.564     1.508    sm/clk_IBUF_BUFG
    SLICE_X39Y2          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sm/D_states_q_reg[5]/Q
                         net (fo=177, routed)         0.375     2.024    sm/D_states_q[5]
    SLICE_X37Y1          LUT6 (Prop_lut6_I5_O)        0.045     2.069 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.180     2.249    fifo_reset_cond/AS[0]
    SLICE_X36Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X36Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.499     1.524    
    SLICE_X36Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     1.429    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.820    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.369ns  (logic 11.615ns (31.935%)  route 24.755ns (68.065%))
  Logic Levels:           31  (CARRY4=7 LUT2=1 LUT3=5 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.623     5.207    L_reg/clk_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456     5.663 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.926     7.590    L_reg/M_sm_timer[8]
    SLICE_X59Y23         LUT5 (Prop_lut5_I1_O)        0.124     7.714 f  L_reg/L_47a3c1b7_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.676     8.389    L_reg/L_47a3c1b7_remainder0_carry_i_24__1_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.513 f  L_reg/L_47a3c1b7_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.540    10.053    L_reg/L_47a3c1b7_remainder0_carry__1_i_7__1_n_0
    SLICE_X60Y24         LUT3 (Prop_lut3_I2_O)        0.152    10.205 f  L_reg/L_47a3c1b7_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.889    L_reg/L_47a3c1b7_remainder0_carry_i_20__1_n_0
    SLICE_X60Y24         LUT5 (Prop_lut5_I4_O)        0.374    11.263 r  L_reg/L_47a3c1b7_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.774    12.037    L_reg/L_47a3c1b7_remainder0_carry_i_10__1_n_0
    SLICE_X61Y23         LUT4 (Prop_lut4_I1_O)        0.328    12.365 r  L_reg/L_47a3c1b7_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.365    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.005 r  timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_carry/O[3]
                         net (fo=1, routed)           0.862    13.867    L_reg/L_47a3c1b7_remainder0_3[3]
    SLICE_X60Y23         LUT4 (Prop_lut4_I1_O)        0.306    14.173 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.792    15.965    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I3_O)        0.124    16.089 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.890    16.979    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X58Y26         LUT5 (Prop_lut5_I3_O)        0.152    17.131 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.317    18.448    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X58Y28         LUT5 (Prop_lut5_I4_O)        0.354    18.802 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.858    19.660    L_reg/i__carry_i_19__3_n_0
    SLICE_X59Y28         LUT3 (Prop_lut3_I0_O)        0.354    20.014 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.115    21.128    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.326    21.454 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.331    21.785    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X60Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    22.305 r  timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.305    timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.422 r  timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.422    timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.737 f  timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.875    23.612    L_reg/L_47a3c1b7_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X61Y27         LUT5 (Prop_lut5_I0_O)        0.307    23.919 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    24.352    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y27         LUT5 (Prop_lut5_I0_O)        0.124    24.476 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.916    25.392    L_reg/i__carry_i_14__1_0
    SLICE_X63Y26         LUT3 (Prop_lut3_I0_O)        0.124    25.516 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.676    26.192    L_reg/i__carry_i_25__3_n_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I0_O)        0.124    26.316 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.565    26.881    L_reg/i__carry_i_20__3_n_0
    SLICE_X65Y26         LUT6 (Prop_lut6_I2_O)        0.124    27.005 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.807    27.813    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y25         LUT3 (Prop_lut3_I1_O)        0.152    27.965 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.637    28.602    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y25         LUT5 (Prop_lut5_I0_O)        0.326    28.928 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.928    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.478 r  timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.478    timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.592 r  timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.592    timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.905 r  timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    30.530    timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y27         LUT6 (Prop_lut6_I0_O)        0.306    30.836 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.987    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I1_O)        0.124    31.111 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.949    32.060    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y28         LUT3 (Prop_lut3_I1_O)        0.124    32.184 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.798    32.982    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I4_O)        0.124    33.106 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.049    34.155    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y29         LUT4 (Prop_lut4_I0_O)        0.150    34.305 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.510    37.814    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    41.577 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.577    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.961ns  (logic 11.490ns (31.950%)  route 24.471ns (68.050%))
  Logic Levels:           32  (CARRY4=7 LUT3=5 LUT4=6 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.630     5.214    L_reg/clk_IBUF_BUFG
    SLICE_X61Y15         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.419     5.633 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.576     7.209    L_reg/M_sm_pac[9]
    SLICE_X60Y8          LUT5 (Prop_lut5_I2_O)        0.296     7.505 f  L_reg/L_47a3c1b7_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.801     8.306    L_reg/L_47a3c1b7_remainder0_carry_i_24_n_0
    SLICE_X62Y9          LUT6 (Prop_lut6_I1_O)        0.124     8.430 f  L_reg/L_47a3c1b7_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.849     9.279    L_reg/L_47a3c1b7_remainder0_carry__1_i_7_n_0
    SLICE_X62Y8          LUT3 (Prop_lut3_I2_O)        0.152     9.431 f  L_reg/L_47a3c1b7_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.828    10.259    L_reg/L_47a3c1b7_remainder0_carry_i_20_n_0
    SLICE_X62Y7          LUT4 (Prop_lut4_I3_O)        0.354    10.613 r  L_reg/L_47a3c1b7_remainder0_carry__0_i_10/O
                         net (fo=4, routed)           0.850    11.463    L_reg/L_47a3c1b7_remainder0_carry__0_i_10_n_0
    SLICE_X61Y8          LUT4 (Prop_lut4_I2_O)        0.326    11.789 r  L_reg/L_47a3c1b7_remainder0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.789    aseg_driver/decimal_renderer/i__carry__0_i_7__2_0[3]
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.190 r  aseg_driver/decimal_renderer/L_47a3c1b7_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.190    aseg_driver/decimal_renderer/L_47a3c1b7_remainder0_carry__0_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.524 f  aseg_driver/decimal_renderer/L_47a3c1b7_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.048    13.572    L_reg/L_47a3c1b7_remainder0[9]
    SLICE_X57Y9          LUT5 (Prop_lut5_I1_O)        0.303    13.875 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.991    14.867    L_reg/i__carry__1_i_10_n_0
    SLICE_X54Y8          LUT4 (Prop_lut4_I0_O)        0.124    14.991 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.849    15.839    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I0_O)        0.124    15.963 r  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.901    16.865    L_reg/i__carry_i_16__0_n_0
    SLICE_X55Y7          LUT3 (Prop_lut3_I0_O)        0.152    17.017 r  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.747    17.763    L_reg/i__carry_i_20__0_n_0
    SLICE_X55Y6          LUT4 (Prop_lut4_I3_O)        0.326    18.089 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.819    18.908    L_reg/i__carry__0_i_11_n_0
    SLICE_X58Y8          LUT4 (Prop_lut4_I3_O)        0.124    19.032 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.890    19.922    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X56Y7          LUT6 (Prop_lut6_I2_O)        0.124    20.046 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    20.046    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X56Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.426 r  aseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.426    aseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.741 f  aseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.874    21.616    L_reg/L_47a3c1b7_remainder0_inferred__1/i__carry__2[3]
    SLICE_X57Y8          LUT5 (Prop_lut5_I0_O)        0.307    21.923 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.356    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X57Y8          LUT5 (Prop_lut5_I0_O)        0.124    22.480 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.965    23.445    L_reg/i__carry_i_14_0
    SLICE_X56Y4          LUT3 (Prop_lut3_I0_O)        0.150    23.595 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.468    24.063    L_reg/i__carry_i_25_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.328    24.391 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           1.082    25.473    L_reg/i__carry_i_14_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I3_O)        0.124    25.597 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.843    26.440    L_reg/i__carry_i_13_n_0
    SLICE_X56Y4          LUT3 (Prop_lut3_I1_O)        0.150    26.590 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.859    27.449    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X57Y4          LUT5 (Prop_lut5_I0_O)        0.348    27.797 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.797    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X57Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.347 r  aseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.347    aseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.461 r  aseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.461    aseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.774 r  aseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.955    29.729    aseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.306    30.035 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.162    30.197    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I1_O)        0.124    30.321 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.077    31.398    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y5          LUT3 (Prop_lut3_I1_O)        0.124    31.522 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.817    32.340    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y6          LUT6 (Prop_lut6_I4_O)        0.124    32.464 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.673    33.136    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I1_O)        0.146    33.282 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.113    37.396    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.780    41.175 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.175    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.935ns  (logic 11.625ns (32.350%)  route 24.310ns (67.650%))
  Logic Levels:           31  (CARRY4=7 LUT2=1 LUT3=5 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.623     5.207    L_reg/clk_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456     5.663 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.926     7.590    L_reg/M_sm_timer[8]
    SLICE_X59Y23         LUT5 (Prop_lut5_I1_O)        0.124     7.714 f  L_reg/L_47a3c1b7_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.676     8.389    L_reg/L_47a3c1b7_remainder0_carry_i_24__1_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.513 f  L_reg/L_47a3c1b7_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.540    10.053    L_reg/L_47a3c1b7_remainder0_carry__1_i_7__1_n_0
    SLICE_X60Y24         LUT3 (Prop_lut3_I2_O)        0.152    10.205 f  L_reg/L_47a3c1b7_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.889    L_reg/L_47a3c1b7_remainder0_carry_i_20__1_n_0
    SLICE_X60Y24         LUT5 (Prop_lut5_I4_O)        0.374    11.263 r  L_reg/L_47a3c1b7_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.774    12.037    L_reg/L_47a3c1b7_remainder0_carry_i_10__1_n_0
    SLICE_X61Y23         LUT4 (Prop_lut4_I1_O)        0.328    12.365 r  L_reg/L_47a3c1b7_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.365    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.005 r  timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_carry/O[3]
                         net (fo=1, routed)           0.862    13.867    L_reg/L_47a3c1b7_remainder0_3[3]
    SLICE_X60Y23         LUT4 (Prop_lut4_I1_O)        0.306    14.173 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.792    15.965    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I3_O)        0.124    16.089 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.890    16.979    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X58Y26         LUT5 (Prop_lut5_I3_O)        0.152    17.131 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.317    18.448    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X58Y28         LUT5 (Prop_lut5_I4_O)        0.354    18.802 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.858    19.660    L_reg/i__carry_i_19__3_n_0
    SLICE_X59Y28         LUT3 (Prop_lut3_I0_O)        0.354    20.014 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.115    21.128    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.326    21.454 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.331    21.785    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X60Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    22.305 r  timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.305    timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.422 r  timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.422    timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.737 f  timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.875    23.612    L_reg/L_47a3c1b7_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X61Y27         LUT5 (Prop_lut5_I0_O)        0.307    23.919 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    24.352    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y27         LUT5 (Prop_lut5_I0_O)        0.124    24.476 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.916    25.392    L_reg/i__carry_i_14__1_0
    SLICE_X63Y26         LUT3 (Prop_lut3_I0_O)        0.124    25.516 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.676    26.192    L_reg/i__carry_i_25__3_n_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I0_O)        0.124    26.316 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.565    26.881    L_reg/i__carry_i_20__3_n_0
    SLICE_X65Y26         LUT6 (Prop_lut6_I2_O)        0.124    27.005 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.807    27.813    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y25         LUT3 (Prop_lut3_I1_O)        0.152    27.965 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.637    28.602    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y25         LUT5 (Prop_lut5_I0_O)        0.326    28.928 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.928    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.478 r  timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.478    timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.592 r  timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.592    timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.905 r  timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    30.530    timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y27         LUT6 (Prop_lut6_I0_O)        0.306    30.836 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.987    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I1_O)        0.124    31.111 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.949    32.060    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y28         LUT3 (Prop_lut3_I1_O)        0.124    32.184 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.798    32.982    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I4_O)        0.124    33.106 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.617    33.723    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y29         LUT4 (Prop_lut4_I1_O)        0.150    33.873 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.496    37.369    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    41.142 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.142    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.871ns  (logic 11.382ns (31.729%)  route 24.489ns (68.271%))
  Logic Levels:           31  (CARRY4=7 LUT2=1 LUT3=5 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.623     5.207    L_reg/clk_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456     5.663 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.926     7.590    L_reg/M_sm_timer[8]
    SLICE_X59Y23         LUT5 (Prop_lut5_I1_O)        0.124     7.714 f  L_reg/L_47a3c1b7_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.676     8.389    L_reg/L_47a3c1b7_remainder0_carry_i_24__1_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.513 f  L_reg/L_47a3c1b7_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.540    10.053    L_reg/L_47a3c1b7_remainder0_carry__1_i_7__1_n_0
    SLICE_X60Y24         LUT3 (Prop_lut3_I2_O)        0.152    10.205 f  L_reg/L_47a3c1b7_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.889    L_reg/L_47a3c1b7_remainder0_carry_i_20__1_n_0
    SLICE_X60Y24         LUT5 (Prop_lut5_I4_O)        0.374    11.263 r  L_reg/L_47a3c1b7_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.774    12.037    L_reg/L_47a3c1b7_remainder0_carry_i_10__1_n_0
    SLICE_X61Y23         LUT4 (Prop_lut4_I1_O)        0.328    12.365 r  L_reg/L_47a3c1b7_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.365    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.005 r  timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_carry/O[3]
                         net (fo=1, routed)           0.862    13.867    L_reg/L_47a3c1b7_remainder0_3[3]
    SLICE_X60Y23         LUT4 (Prop_lut4_I1_O)        0.306    14.173 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.792    15.965    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I3_O)        0.124    16.089 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.890    16.979    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X58Y26         LUT5 (Prop_lut5_I3_O)        0.152    17.131 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.317    18.448    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X58Y28         LUT5 (Prop_lut5_I4_O)        0.354    18.802 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.858    19.660    L_reg/i__carry_i_19__3_n_0
    SLICE_X59Y28         LUT3 (Prop_lut3_I0_O)        0.354    20.014 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.115    21.128    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.326    21.454 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.331    21.785    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X60Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    22.305 r  timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.305    timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.422 r  timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.422    timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.737 f  timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.875    23.612    L_reg/L_47a3c1b7_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X61Y27         LUT5 (Prop_lut5_I0_O)        0.307    23.919 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    24.352    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y27         LUT5 (Prop_lut5_I0_O)        0.124    24.476 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.916    25.392    L_reg/i__carry_i_14__1_0
    SLICE_X63Y26         LUT3 (Prop_lut3_I0_O)        0.124    25.516 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.676    26.192    L_reg/i__carry_i_25__3_n_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I0_O)        0.124    26.316 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.565    26.881    L_reg/i__carry_i_20__3_n_0
    SLICE_X65Y26         LUT6 (Prop_lut6_I2_O)        0.124    27.005 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.807    27.813    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y25         LUT3 (Prop_lut3_I1_O)        0.152    27.965 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.637    28.602    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y25         LUT5 (Prop_lut5_I0_O)        0.326    28.928 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.928    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.478 r  timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.478    timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.592 r  timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.592    timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.905 r  timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    30.530    timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y27         LUT6 (Prop_lut6_I0_O)        0.306    30.836 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.987    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I1_O)        0.124    31.111 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.949    32.060    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y28         LUT3 (Prop_lut3_I1_O)        0.124    32.184 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.798    32.982    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I4_O)        0.124    33.106 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.651    33.757    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y29         LUT4 (Prop_lut4_I1_O)        0.124    33.881 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.642    37.522    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    41.078 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.078    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.501ns  (logic 11.370ns (32.028%)  route 24.131ns (67.972%))
  Logic Levels:           31  (CARRY4=7 LUT2=1 LUT3=5 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.623     5.207    L_reg/clk_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456     5.663 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.926     7.590    L_reg/M_sm_timer[8]
    SLICE_X59Y23         LUT5 (Prop_lut5_I1_O)        0.124     7.714 f  L_reg/L_47a3c1b7_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.676     8.389    L_reg/L_47a3c1b7_remainder0_carry_i_24__1_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.513 f  L_reg/L_47a3c1b7_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.540    10.053    L_reg/L_47a3c1b7_remainder0_carry__1_i_7__1_n_0
    SLICE_X60Y24         LUT3 (Prop_lut3_I2_O)        0.152    10.205 f  L_reg/L_47a3c1b7_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.889    L_reg/L_47a3c1b7_remainder0_carry_i_20__1_n_0
    SLICE_X60Y24         LUT5 (Prop_lut5_I4_O)        0.374    11.263 r  L_reg/L_47a3c1b7_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.774    12.037    L_reg/L_47a3c1b7_remainder0_carry_i_10__1_n_0
    SLICE_X61Y23         LUT4 (Prop_lut4_I1_O)        0.328    12.365 r  L_reg/L_47a3c1b7_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.365    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.005 r  timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_carry/O[3]
                         net (fo=1, routed)           0.862    13.867    L_reg/L_47a3c1b7_remainder0_3[3]
    SLICE_X60Y23         LUT4 (Prop_lut4_I1_O)        0.306    14.173 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.792    15.965    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I3_O)        0.124    16.089 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.890    16.979    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X58Y26         LUT5 (Prop_lut5_I3_O)        0.152    17.131 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.317    18.448    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X58Y28         LUT5 (Prop_lut5_I4_O)        0.354    18.802 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.858    19.660    L_reg/i__carry_i_19__3_n_0
    SLICE_X59Y28         LUT3 (Prop_lut3_I0_O)        0.354    20.014 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.115    21.128    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.326    21.454 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.331    21.785    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X60Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    22.305 r  timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.305    timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.422 r  timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.422    timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.737 f  timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.875    23.612    L_reg/L_47a3c1b7_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X61Y27         LUT5 (Prop_lut5_I0_O)        0.307    23.919 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    24.352    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y27         LUT5 (Prop_lut5_I0_O)        0.124    24.476 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.916    25.392    L_reg/i__carry_i_14__1_0
    SLICE_X63Y26         LUT3 (Prop_lut3_I0_O)        0.124    25.516 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.676    26.192    L_reg/i__carry_i_25__3_n_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I0_O)        0.124    26.316 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.565    26.881    L_reg/i__carry_i_20__3_n_0
    SLICE_X65Y26         LUT6 (Prop_lut6_I2_O)        0.124    27.005 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.807    27.813    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y25         LUT3 (Prop_lut3_I1_O)        0.152    27.965 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.637    28.602    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y25         LUT5 (Prop_lut5_I0_O)        0.326    28.928 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.928    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.478 r  timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.478    timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.592 r  timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.592    timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.905 r  timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    30.530    timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y27         LUT6 (Prop_lut6_I0_O)        0.306    30.836 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.987    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I1_O)        0.124    31.111 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.949    32.060    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y28         LUT3 (Prop_lut3_I1_O)        0.124    32.184 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.798    32.982    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I4_O)        0.124    33.106 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.617    33.723    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y29         LUT4 (Prop_lut4_I2_O)        0.124    33.847 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.318    37.164    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    40.708 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.708    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.458ns  (logic 11.573ns (32.640%)  route 23.885ns (67.360%))
  Logic Levels:           31  (CARRY4=7 LUT2=1 LUT3=5 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.623     5.207    L_reg/clk_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456     5.663 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.926     7.590    L_reg/M_sm_timer[8]
    SLICE_X59Y23         LUT5 (Prop_lut5_I1_O)        0.124     7.714 f  L_reg/L_47a3c1b7_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.676     8.389    L_reg/L_47a3c1b7_remainder0_carry_i_24__1_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.513 f  L_reg/L_47a3c1b7_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.540    10.053    L_reg/L_47a3c1b7_remainder0_carry__1_i_7__1_n_0
    SLICE_X60Y24         LUT3 (Prop_lut3_I2_O)        0.152    10.205 f  L_reg/L_47a3c1b7_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.889    L_reg/L_47a3c1b7_remainder0_carry_i_20__1_n_0
    SLICE_X60Y24         LUT5 (Prop_lut5_I4_O)        0.374    11.263 r  L_reg/L_47a3c1b7_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.774    12.037    L_reg/L_47a3c1b7_remainder0_carry_i_10__1_n_0
    SLICE_X61Y23         LUT4 (Prop_lut4_I1_O)        0.328    12.365 r  L_reg/L_47a3c1b7_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.365    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.005 r  timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_carry/O[3]
                         net (fo=1, routed)           0.862    13.867    L_reg/L_47a3c1b7_remainder0_3[3]
    SLICE_X60Y23         LUT4 (Prop_lut4_I1_O)        0.306    14.173 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.792    15.965    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I3_O)        0.124    16.089 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.890    16.979    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X58Y26         LUT5 (Prop_lut5_I3_O)        0.152    17.131 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.317    18.448    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X58Y28         LUT5 (Prop_lut5_I4_O)        0.354    18.802 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.858    19.660    L_reg/i__carry_i_19__3_n_0
    SLICE_X59Y28         LUT3 (Prop_lut3_I0_O)        0.354    20.014 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.115    21.128    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.326    21.454 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.331    21.785    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X60Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    22.305 r  timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.305    timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.422 r  timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.422    timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.737 f  timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.875    23.612    L_reg/L_47a3c1b7_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X61Y27         LUT5 (Prop_lut5_I0_O)        0.307    23.919 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    24.352    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y27         LUT5 (Prop_lut5_I0_O)        0.124    24.476 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.916    25.392    L_reg/i__carry_i_14__1_0
    SLICE_X63Y26         LUT3 (Prop_lut3_I0_O)        0.124    25.516 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.676    26.192    L_reg/i__carry_i_25__3_n_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I0_O)        0.124    26.316 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.565    26.881    L_reg/i__carry_i_20__3_n_0
    SLICE_X65Y26         LUT6 (Prop_lut6_I2_O)        0.124    27.005 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.807    27.813    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y25         LUT3 (Prop_lut3_I1_O)        0.152    27.965 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.637    28.602    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y25         LUT5 (Prop_lut5_I0_O)        0.326    28.928 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.928    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.478 r  timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.478    timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.592 r  timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.592    timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.905 r  timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    30.530    timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y27         LUT6 (Prop_lut6_I0_O)        0.306    30.836 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.987    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I1_O)        0.124    31.111 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.949    32.060    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y28         LUT3 (Prop_lut3_I1_O)        0.124    32.184 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.798    32.982    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I4_O)        0.124    33.106 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.651    33.757    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y29         LUT4 (Prop_lut4_I1_O)        0.117    33.874 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.038    36.911    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.754    40.666 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.666    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.423ns  (logic 11.377ns (32.117%)  route 24.046ns (67.883%))
  Logic Levels:           31  (CARRY4=7 LUT2=1 LUT3=5 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.623     5.207    L_reg/clk_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456     5.663 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.926     7.590    L_reg/M_sm_timer[8]
    SLICE_X59Y23         LUT5 (Prop_lut5_I1_O)        0.124     7.714 f  L_reg/L_47a3c1b7_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.676     8.389    L_reg/L_47a3c1b7_remainder0_carry_i_24__1_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.513 f  L_reg/L_47a3c1b7_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.540    10.053    L_reg/L_47a3c1b7_remainder0_carry__1_i_7__1_n_0
    SLICE_X60Y24         LUT3 (Prop_lut3_I2_O)        0.152    10.205 f  L_reg/L_47a3c1b7_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.889    L_reg/L_47a3c1b7_remainder0_carry_i_20__1_n_0
    SLICE_X60Y24         LUT5 (Prop_lut5_I4_O)        0.374    11.263 r  L_reg/L_47a3c1b7_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.774    12.037    L_reg/L_47a3c1b7_remainder0_carry_i_10__1_n_0
    SLICE_X61Y23         LUT4 (Prop_lut4_I1_O)        0.328    12.365 r  L_reg/L_47a3c1b7_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.365    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.005 r  timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_carry/O[3]
                         net (fo=1, routed)           0.862    13.867    L_reg/L_47a3c1b7_remainder0_3[3]
    SLICE_X60Y23         LUT4 (Prop_lut4_I1_O)        0.306    14.173 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.792    15.965    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I3_O)        0.124    16.089 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.890    16.979    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X58Y26         LUT5 (Prop_lut5_I3_O)        0.152    17.131 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.317    18.448    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X58Y28         LUT5 (Prop_lut5_I4_O)        0.354    18.802 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.858    19.660    L_reg/i__carry_i_19__3_n_0
    SLICE_X59Y28         LUT3 (Prop_lut3_I0_O)        0.354    20.014 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.115    21.128    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.326    21.454 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.331    21.785    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X60Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    22.305 r  timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.305    timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.422 r  timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.422    timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.737 f  timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.875    23.612    L_reg/L_47a3c1b7_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X61Y27         LUT5 (Prop_lut5_I0_O)        0.307    23.919 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    24.352    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y27         LUT5 (Prop_lut5_I0_O)        0.124    24.476 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.916    25.392    L_reg/i__carry_i_14__1_0
    SLICE_X63Y26         LUT3 (Prop_lut3_I0_O)        0.124    25.516 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.676    26.192    L_reg/i__carry_i_25__3_n_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I0_O)        0.124    26.316 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.565    26.881    L_reg/i__carry_i_20__3_n_0
    SLICE_X65Y26         LUT6 (Prop_lut6_I2_O)        0.124    27.005 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.807    27.813    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y25         LUT3 (Prop_lut3_I1_O)        0.152    27.965 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.637    28.602    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y25         LUT5 (Prop_lut5_I0_O)        0.326    28.928 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.928    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.478 r  timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.478    timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.592 r  timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.592    timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.905 r  timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    30.530    timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y27         LUT6 (Prop_lut6_I0_O)        0.306    30.836 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.987    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I1_O)        0.124    31.111 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.949    32.060    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y28         LUT3 (Prop_lut3_I1_O)        0.124    32.184 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.798    32.982    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I4_O)        0.124    33.106 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.049    34.155    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y29         LUT4 (Prop_lut4_I1_O)        0.124    34.279 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.801    37.080    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    40.630 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.630    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.416ns  (logic 11.261ns (31.797%)  route 24.154ns (68.203%))
  Logic Levels:           32  (CARRY4=7 LUT3=6 LUT4=5 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.630     5.214    L_reg/clk_IBUF_BUFG
    SLICE_X61Y15         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.419     5.633 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.576     7.209    L_reg/M_sm_pac[9]
    SLICE_X60Y8          LUT5 (Prop_lut5_I2_O)        0.296     7.505 f  L_reg/L_47a3c1b7_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.801     8.306    L_reg/L_47a3c1b7_remainder0_carry_i_24_n_0
    SLICE_X62Y9          LUT6 (Prop_lut6_I1_O)        0.124     8.430 f  L_reg/L_47a3c1b7_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.849     9.279    L_reg/L_47a3c1b7_remainder0_carry__1_i_7_n_0
    SLICE_X62Y8          LUT3 (Prop_lut3_I2_O)        0.152     9.431 f  L_reg/L_47a3c1b7_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.828    10.259    L_reg/L_47a3c1b7_remainder0_carry_i_20_n_0
    SLICE_X62Y7          LUT4 (Prop_lut4_I3_O)        0.354    10.613 r  L_reg/L_47a3c1b7_remainder0_carry__0_i_10/O
                         net (fo=4, routed)           0.850    11.463    L_reg/L_47a3c1b7_remainder0_carry__0_i_10_n_0
    SLICE_X61Y8          LUT4 (Prop_lut4_I2_O)        0.326    11.789 r  L_reg/L_47a3c1b7_remainder0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.789    aseg_driver/decimal_renderer/i__carry__0_i_7__2_0[3]
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.190 r  aseg_driver/decimal_renderer/L_47a3c1b7_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.190    aseg_driver/decimal_renderer/L_47a3c1b7_remainder0_carry__0_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.524 f  aseg_driver/decimal_renderer/L_47a3c1b7_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.048    13.572    L_reg/L_47a3c1b7_remainder0[9]
    SLICE_X57Y9          LUT5 (Prop_lut5_I1_O)        0.303    13.875 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.991    14.867    L_reg/i__carry__1_i_10_n_0
    SLICE_X54Y8          LUT4 (Prop_lut4_I0_O)        0.124    14.991 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.849    15.839    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I0_O)        0.124    15.963 r  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.901    16.865    L_reg/i__carry_i_16__0_n_0
    SLICE_X55Y7          LUT3 (Prop_lut3_I0_O)        0.152    17.017 r  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.747    17.763    L_reg/i__carry_i_20__0_n_0
    SLICE_X55Y6          LUT4 (Prop_lut4_I3_O)        0.326    18.089 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.819    18.908    L_reg/i__carry__0_i_11_n_0
    SLICE_X58Y8          LUT4 (Prop_lut4_I3_O)        0.124    19.032 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.890    19.922    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X56Y7          LUT6 (Prop_lut6_I2_O)        0.124    20.046 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    20.046    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X56Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.426 r  aseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.426    aseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.741 f  aseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.874    21.616    L_reg/L_47a3c1b7_remainder0_inferred__1/i__carry__2[3]
    SLICE_X57Y8          LUT5 (Prop_lut5_I0_O)        0.307    21.923 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.356    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X57Y8          LUT5 (Prop_lut5_I0_O)        0.124    22.480 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.965    23.445    L_reg/i__carry_i_14_0
    SLICE_X56Y4          LUT3 (Prop_lut3_I0_O)        0.150    23.595 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.468    24.063    L_reg/i__carry_i_25_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.328    24.391 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           1.082    25.473    L_reg/i__carry_i_14_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I3_O)        0.124    25.597 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.843    26.440    L_reg/i__carry_i_13_n_0
    SLICE_X56Y4          LUT3 (Prop_lut3_I1_O)        0.150    26.590 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.859    27.449    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X57Y4          LUT5 (Prop_lut5_I0_O)        0.348    27.797 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.797    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X57Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.347 r  aseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.347    aseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.461 r  aseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.461    aseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.774 r  aseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.955    29.729    aseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.306    30.035 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.162    30.197    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I1_O)        0.124    30.321 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.077    31.398    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y5          LUT3 (Prop_lut3_I1_O)        0.124    31.522 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.817    32.340    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y6          LUT6 (Prop_lut6_I4_O)        0.124    32.464 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.760    33.224    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X60Y6          LUT3 (Prop_lut3_I1_O)        0.124    33.348 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.709    37.057    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    40.630 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.630    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.354ns  (logic 11.379ns (32.187%)  route 23.974ns (67.813%))
  Logic Levels:           31  (CARRY4=7 LUT2=1 LUT3=6 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.623     5.207    L_reg/clk_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.456     5.663 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.926     7.590    L_reg/M_sm_timer[8]
    SLICE_X59Y23         LUT5 (Prop_lut5_I1_O)        0.124     7.714 f  L_reg/L_47a3c1b7_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.676     8.389    L_reg/L_47a3c1b7_remainder0_carry_i_24__1_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.513 f  L_reg/L_47a3c1b7_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.540    10.053    L_reg/L_47a3c1b7_remainder0_carry__1_i_7__1_n_0
    SLICE_X60Y24         LUT3 (Prop_lut3_I2_O)        0.152    10.205 f  L_reg/L_47a3c1b7_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.889    L_reg/L_47a3c1b7_remainder0_carry_i_20__1_n_0
    SLICE_X60Y24         LUT5 (Prop_lut5_I4_O)        0.374    11.263 r  L_reg/L_47a3c1b7_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.774    12.037    L_reg/L_47a3c1b7_remainder0_carry_i_10__1_n_0
    SLICE_X61Y23         LUT4 (Prop_lut4_I1_O)        0.328    12.365 r  L_reg/L_47a3c1b7_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.365    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.005 r  timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_carry/O[3]
                         net (fo=1, routed)           0.862    13.867    L_reg/L_47a3c1b7_remainder0_3[3]
    SLICE_X60Y23         LUT4 (Prop_lut4_I1_O)        0.306    14.173 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.792    15.965    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I3_O)        0.124    16.089 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.890    16.979    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X58Y26         LUT5 (Prop_lut5_I3_O)        0.152    17.131 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.317    18.448    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X58Y28         LUT5 (Prop_lut5_I4_O)        0.354    18.802 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.858    19.660    L_reg/i__carry_i_19__3_n_0
    SLICE_X59Y28         LUT3 (Prop_lut3_I0_O)        0.354    20.014 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.115    21.128    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.326    21.454 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.331    21.785    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X60Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    22.305 r  timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.305    timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.422 r  timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.422    timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.737 f  timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.875    23.612    L_reg/L_47a3c1b7_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X61Y27         LUT5 (Prop_lut5_I0_O)        0.307    23.919 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    24.352    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y27         LUT5 (Prop_lut5_I0_O)        0.124    24.476 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.916    25.392    L_reg/i__carry_i_14__1_0
    SLICE_X63Y26         LUT3 (Prop_lut3_I0_O)        0.124    25.516 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.676    26.192    L_reg/i__carry_i_25__3_n_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I0_O)        0.124    26.316 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.565    26.881    L_reg/i__carry_i_20__3_n_0
    SLICE_X65Y26         LUT6 (Prop_lut6_I2_O)        0.124    27.005 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.807    27.813    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y25         LUT3 (Prop_lut3_I1_O)        0.152    27.965 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.637    28.602    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y25         LUT5 (Prop_lut5_I0_O)        0.326    28.928 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.928    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.478 r  timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.478    timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.592 r  timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.592    timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.905 r  timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    30.530    timerseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X63Y27         LUT6 (Prop_lut6_I0_O)        0.306    30.836 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.987    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I1_O)        0.124    31.111 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.949    32.060    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y28         LUT3 (Prop_lut3_I1_O)        0.124    32.184 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.798    32.982    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I4_O)        0.124    33.106 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.339    33.445    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y29         LUT3 (Prop_lut3_I1_O)        0.124    33.569 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.439    37.008    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    40.561 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.561    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.313ns  (logic 11.256ns (31.876%)  route 24.057ns (68.124%))
  Logic Levels:           32  (CARRY4=7 LUT3=5 LUT4=6 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.630     5.214    L_reg/clk_IBUF_BUFG
    SLICE_X61Y15         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.419     5.633 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.576     7.209    L_reg/M_sm_pac[9]
    SLICE_X60Y8          LUT5 (Prop_lut5_I2_O)        0.296     7.505 f  L_reg/L_47a3c1b7_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.801     8.306    L_reg/L_47a3c1b7_remainder0_carry_i_24_n_0
    SLICE_X62Y9          LUT6 (Prop_lut6_I1_O)        0.124     8.430 f  L_reg/L_47a3c1b7_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.849     9.279    L_reg/L_47a3c1b7_remainder0_carry__1_i_7_n_0
    SLICE_X62Y8          LUT3 (Prop_lut3_I2_O)        0.152     9.431 f  L_reg/L_47a3c1b7_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.828    10.259    L_reg/L_47a3c1b7_remainder0_carry_i_20_n_0
    SLICE_X62Y7          LUT4 (Prop_lut4_I3_O)        0.354    10.613 r  L_reg/L_47a3c1b7_remainder0_carry__0_i_10/O
                         net (fo=4, routed)           0.850    11.463    L_reg/L_47a3c1b7_remainder0_carry__0_i_10_n_0
    SLICE_X61Y8          LUT4 (Prop_lut4_I2_O)        0.326    11.789 r  L_reg/L_47a3c1b7_remainder0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.789    aseg_driver/decimal_renderer/i__carry__0_i_7__2_0[3]
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.190 r  aseg_driver/decimal_renderer/L_47a3c1b7_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.190    aseg_driver/decimal_renderer/L_47a3c1b7_remainder0_carry__0_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.524 f  aseg_driver/decimal_renderer/L_47a3c1b7_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.048    13.572    L_reg/L_47a3c1b7_remainder0[9]
    SLICE_X57Y9          LUT5 (Prop_lut5_I1_O)        0.303    13.875 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.991    14.867    L_reg/i__carry__1_i_10_n_0
    SLICE_X54Y8          LUT4 (Prop_lut4_I0_O)        0.124    14.991 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.849    15.839    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I0_O)        0.124    15.963 r  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.901    16.865    L_reg/i__carry_i_16__0_n_0
    SLICE_X55Y7          LUT3 (Prop_lut3_I0_O)        0.152    17.017 r  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.747    17.763    L_reg/i__carry_i_20__0_n_0
    SLICE_X55Y6          LUT4 (Prop_lut4_I3_O)        0.326    18.089 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.819    18.908    L_reg/i__carry__0_i_11_n_0
    SLICE_X58Y8          LUT4 (Prop_lut4_I3_O)        0.124    19.032 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.890    19.922    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X56Y7          LUT6 (Prop_lut6_I2_O)        0.124    20.046 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    20.046    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X56Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.426 r  aseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.426    aseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.741 f  aseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.874    21.616    L_reg/L_47a3c1b7_remainder0_inferred__1/i__carry__2[3]
    SLICE_X57Y8          LUT5 (Prop_lut5_I0_O)        0.307    21.923 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.356    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X57Y8          LUT5 (Prop_lut5_I0_O)        0.124    22.480 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.965    23.445    L_reg/i__carry_i_14_0
    SLICE_X56Y4          LUT3 (Prop_lut3_I0_O)        0.150    23.595 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.468    24.063    L_reg/i__carry_i_25_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.328    24.391 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           1.082    25.473    L_reg/i__carry_i_14_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I3_O)        0.124    25.597 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.843    26.440    L_reg/i__carry_i_13_n_0
    SLICE_X56Y4          LUT3 (Prop_lut3_I1_O)        0.150    26.590 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.859    27.449    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X57Y4          LUT5 (Prop_lut5_I0_O)        0.348    27.797 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.797    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X57Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.347 r  aseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.347    aseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.461 r  aseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.461    aseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.774 r  aseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.955    29.729    aseg_driver/decimal_renderer/L_47a3c1b7_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.306    30.035 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.162    30.197    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I1_O)        0.124    30.321 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.077    31.398    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y5          LUT3 (Prop_lut3_I1_O)        0.124    31.522 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.817    32.340    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y6          LUT6 (Prop_lut6_I4_O)        0.124    32.464 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.673    33.136    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X60Y6          LUT4 (Prop_lut4_I2_O)        0.124    33.260 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.699    36.959    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    40.527 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.527    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.386ns  (logic 1.420ns (59.509%)  route 0.966ns (40.491%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.567     1.511    display/clk_IBUF_BUFG
    SLICE_X49Y1          FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y1          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.966     2.618    mattop_OBUF[0]
    R7                   OBUF (Prop_obuf_I_O)         1.279     3.897 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.897    mattop[0]
    R7                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.392ns  (logic 1.373ns (57.401%)  route 1.019ns (42.599%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.596     1.540    display/clk_IBUF_BUFG
    SLICE_X62Y2          FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.141     1.681 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=12, routed)          1.019     2.700    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.931 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.931    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.468ns  (logic 1.409ns (57.108%)  route 1.059ns (42.892%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.566     1.510    display/clk_IBUF_BUFG
    SLICE_X49Y3          FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           1.059     2.709    mattop_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     3.978 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.978    mattop[2]
    T9                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.470ns  (logic 1.408ns (57.003%)  route 1.062ns (42.997%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.566     1.510    display/clk_IBUF_BUFG
    SLICE_X49Y3          FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           1.062     2.713    mattop_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.267     3.980 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.980    mattop[1]
    T10                                                               r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.491ns  (logic 1.350ns (54.175%)  route 1.142ns (45.825%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.566     1.510    display/clk_IBUF_BUFG
    SLICE_X51Y5          FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           1.142     2.792    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     4.001 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.001    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.537ns  (logic 1.407ns (55.472%)  route 1.130ns (44.528%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.566     1.510    display/clk_IBUF_BUFG
    SLICE_X49Y5          FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           1.130     2.780    matbot_OBUF[1]
    P9                   OBUF (Prop_obuf_I_O)         1.266     4.046 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.046    matbot[1]
    P9                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.539ns  (logic 1.407ns (55.438%)  route 1.131ns (44.562%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.566     1.510    display/clk_IBUF_BUFG
    SLICE_X49Y5          FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           1.131     2.782    matbot_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.266     4.048 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.048    matbot[2]
    N9                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.551ns  (logic 1.433ns (56.180%)  route 1.118ns (43.820%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.593     1.537    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X58Y7          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y7          FDRE (Prop_fdre_C_Q)         0.141     1.678 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.516     2.194    bseg_driver/ctr/S[1]
    SLICE_X63Y14         LUT2 (Prop_lut2_I1_O)        0.045     2.239 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.601     2.841    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     4.088 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.088    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.563ns  (logic 1.431ns (55.832%)  route 1.132ns (44.168%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.593     1.537    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X58Y7          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y7          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.514     2.192    bseg_driver/ctr/S[1]
    SLICE_X63Y14         LUT2 (Prop_lut2_I0_O)        0.045     2.237 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.618     2.855    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     4.100 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.100    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.587ns  (logic 1.469ns (56.769%)  route 1.119ns (43.231%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.593     1.537    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X58Y7          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y7          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.516     2.194    bseg_driver/ctr/S[1]
    SLICE_X63Y14         LUT2 (Prop_lut2_I0_O)        0.043     2.237 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.602     2.839    bseg_OBUF[8]
    P5                   OBUF (Prop_obuf_I_O)         1.285     4.124 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.124    bseg[8]
    P5                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.618ns  (logic 1.643ns (29.242%)  route 3.975ns (70.758%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.593     4.112    reset_cond/butt_reset_IBUF
    SLICE_X50Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.236 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.383     5.618    reset_cond/M_reset_cond_in
    SLICE_X51Y20         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.441     4.846    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y20         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.545ns  (logic 1.643ns (29.629%)  route 3.902ns (70.371%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.593     4.112    reset_cond/butt_reset_IBUF
    SLICE_X50Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.236 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.309     5.545    reset_cond/M_reset_cond_in
    SLICE_X50Y21         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.440     4.845    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y21         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.133ns  (logic 1.643ns (32.005%)  route 3.490ns (67.995%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.593     4.112    reset_cond/butt_reset_IBUF
    SLICE_X50Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.236 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.897     5.133    reset_cond/M_reset_cond_in
    SLICE_X51Y29         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.441     4.846    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y29         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.133ns  (logic 1.643ns (32.005%)  route 3.490ns (67.995%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.593     4.112    reset_cond/butt_reset_IBUF
    SLICE_X50Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.236 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.897     5.133    reset_cond/M_reset_cond_in
    SLICE_X51Y29         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.441     4.846    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y29         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.321ns  (logic 1.474ns (34.104%)  route 2.848ns (65.896%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           2.848     4.321    butt_cond/sync/D[0]
    SLICE_X44Y31         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.438     4.843    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_397770323[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.130ns  (logic 1.653ns (40.022%)  route 2.477ns (59.978%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.477     4.006    forLoop_idx_0_397770323[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y7          LUT1 (Prop_lut1_I0_O)        0.124     4.130 r  forLoop_idx_0_397770323[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.130    forLoop_idx_0_397770323[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X30Y7          FDRE                                         r  forLoop_idx_0_397770323[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.444     4.849    forLoop_idx_0_397770323[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y7          FDRE                                         r  forLoop_idx_0_397770323[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_397770323[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.055ns  (logic 1.658ns (40.900%)  route 2.396ns (59.100%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.396     3.931    forLoop_idx_0_397770323[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y14         LUT1 (Prop_lut1_I0_O)        0.124     4.055 r  forLoop_idx_0_397770323[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.055    forLoop_idx_0_397770323[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X28Y14         FDRE                                         r  forLoop_idx_0_397770323[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.442     4.847    forLoop_idx_0_397770323[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y14         FDRE                                         r  forLoop_idx_0_397770323[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.006ns  (logic 1.641ns (40.977%)  route 2.364ns (59.023%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.364     3.882    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X35Y9          LUT1 (Prop_lut1_I0_O)        0.124     4.006 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.006    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X35Y9          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.442     4.847    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X35Y9          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1495473279[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.962ns  (logic 1.639ns (41.357%)  route 2.323ns (58.643%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.323     3.838    forLoop_idx_0_1495473279[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X29Y25         LUT1 (Prop_lut1_I0_O)        0.124     3.962 r  forLoop_idx_0_1495473279[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.962    forLoop_idx_0_1495473279[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X29Y25         FDRE                                         r  forLoop_idx_0_1495473279[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.430     4.835    forLoop_idx_0_1495473279[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X29Y25         FDRE                                         r  forLoop_idx_0_1495473279[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_397770323[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.956ns  (logic 1.624ns (41.062%)  route 2.331ns (58.938%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.331     3.832    forLoop_idx_0_397770323[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X37Y7          LUT1 (Prop_lut1_I0_O)        0.124     3.956 r  forLoop_idx_0_397770323[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.956    forLoop_idx_0_397770323[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X37Y7          FDRE                                         r  forLoop_idx_0_397770323[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         1.444     4.849    forLoop_idx_0_397770323[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X37Y7          FDRE                                         r  forLoop_idx_0_397770323[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_397770323[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.199ns  (logic 0.319ns (26.592%)  route 0.880ns (73.408%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.880     1.154    forLoop_idx_0_397770323[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.199 r  forLoop_idx_0_397770323[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.199    forLoop_idx_0_397770323[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X28Y14         FDRE                                         r  forLoop_idx_0_397770323[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.828     2.018    forLoop_idx_0_397770323[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y14         FDRE                                         r  forLoop_idx_0_397770323[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_397770323[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.335ns  (logic 0.313ns (23.431%)  route 1.022ns (76.569%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.022     1.290    forLoop_idx_0_397770323[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X37Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.335 r  forLoop_idx_0_397770323[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.335    forLoop_idx_0_397770323[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X37Y7          FDRE                                         r  forLoop_idx_0_397770323[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.831     2.021    forLoop_idx_0_397770323[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X37Y7          FDRE                                         r  forLoop_idx_0_397770323[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1495473279[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.362ns  (logic 0.329ns (24.117%)  route 1.034ns (75.883%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.034     1.317    forLoop_idx_0_1495473279[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X37Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.362 r  forLoop_idx_0_1495473279[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.362    forLoop_idx_0_1495473279[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X37Y26         FDRE                                         r  forLoop_idx_0_1495473279[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.817     2.007    forLoop_idx_0_1495473279[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X37Y26         FDRE                                         r  forLoop_idx_0_1495473279[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.379ns  (logic 0.330ns (23.919%)  route 1.049ns (76.081%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.049     1.334    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X35Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.379 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.379    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X35Y9          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.830     2.020    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X35Y9          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_397770323[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.383ns  (logic 0.347ns (25.067%)  route 1.036ns (74.933%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.036     1.338    forLoop_idx_0_397770323[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.383 r  forLoop_idx_0_397770323[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.383    forLoop_idx_0_397770323[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X28Y14         FDRE                                         r  forLoop_idx_0_397770323[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.828     2.018    forLoop_idx_0_397770323[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y14         FDRE                                         r  forLoop_idx_0_397770323[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1495473279[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.411ns  (logic 0.327ns (23.170%)  route 1.084ns (76.830%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.084     1.366    forLoop_idx_0_1495473279[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X29Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.411 r  forLoop_idx_0_1495473279[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.411    forLoop_idx_0_1495473279[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X29Y25         FDRE                                         r  forLoop_idx_0_1495473279[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.817     2.007    forLoop_idx_0_1495473279[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X29Y25         FDRE                                         r  forLoop_idx_0_1495473279[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_397770323[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.439ns  (logic 0.341ns (23.730%)  route 1.097ns (76.270%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.097     1.394    forLoop_idx_0_397770323[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.439 r  forLoop_idx_0_397770323[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.439    forLoop_idx_0_397770323[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X30Y7          FDRE                                         r  forLoop_idx_0_397770323[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.831     2.021    forLoop_idx_0_397770323[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y7          FDRE                                         r  forLoop_idx_0_397770323[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.472ns  (logic 0.242ns (16.415%)  route 1.231ns (83.585%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.472    butt_cond/sync/D[0]
    SLICE_X44Y31         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.825     2.015    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.841ns  (logic 0.331ns (18.001%)  route 1.509ns (81.999%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.175     1.461    reset_cond/butt_reset_IBUF
    SLICE_X50Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.506 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.334     1.841    reset_cond/M_reset_cond_in
    SLICE_X51Y29         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.826     2.016    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y29         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.841ns  (logic 0.331ns (18.001%)  route 1.509ns (81.999%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.175     1.461    reset_cond/butt_reset_IBUF
    SLICE_X50Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.506 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.334     1.841    reset_cond/M_reset_cond_in
    SLICE_X51Y29         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=565, routed)         0.826     2.016    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y29         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C





