$date
	Fri Jun 27 15:33:33 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module johnson_counter_tb $end
$var wire 4 ! q_out [3:0] $end
$var reg 1 " clear $end
$var reg 1 # clk $end
$var reg 1 $ ori $end
$scope module uut $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var wire 1 $ ori $end
$var wire 4 % q_out [3:0] $end
$var wire 4 & Q_bar [3:0] $end
$var wire 4 ' Q [3:0] $end
$var wire 4 ( D [3:0] $end
$scope module m1 $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var wire 1 ) d $end
$var wire 1 $ ori $end
$var wire 1 * q_bar $end
$var reg 1 + q $end
$upscope $end
$scope module m2 $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var wire 1 , d $end
$var wire 1 $ ori $end
$var wire 1 - q_bar $end
$var reg 1 . q $end
$upscope $end
$scope module m3 $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var wire 1 / d $end
$var wire 1 $ ori $end
$var wire 1 0 q_bar $end
$var reg 1 1 q $end
$upscope $end
$scope module m4 $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var wire 1 2 d $end
$var wire 1 $ ori $end
$var wire 1 3 q_bar $end
$var reg 1 4 q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
04
13
02
01
10
0/
0.
1-
0,
0+
1*
1)
b1 (
b0 '
b1111 &
b0 %
1$
0#
1"
b0 !
$end
#5000
1#
#10000
0#
#15000
1#
#20000
0#
#25000
1#
#30000
0#
#35000
1#
#40000
0#
0"
#45000
1,
b1110 &
0*
b11 (
b1 !
b1 %
b1 '
1+
1#
#50000
0#
#55000
1/
b1100 &
0-
b111 (
b11 !
b11 %
b11 '
1.
1#
#60000
0#
#65000
12
b1000 &
00
b1111 (
b111 !
b111 %
b111 '
11
1#
#70000
0#
#75000
0)
b1110 (
b0 &
03
b1111 !
b1111 %
b1111 '
14
1#
#80000
0#
#85000
0,
b1 &
1*
b1100 (
b1110 !
b1110 %
b1110 '
0+
1#
#90000
0#
#95000
0/
b11 &
1-
b1000 (
b1100 !
b1100 %
b1100 '
0.
1#
#100000
0#
#105000
02
b111 &
10
b0 (
b1000 !
b1000 %
b1000 '
01
1#
#110000
0#
#115000
1)
b1 (
b1111 &
13
b0 !
b0 %
b0 '
04
1#
#120000
0#
#125000
1,
b1110 &
0*
b11 (
b1 !
b1 %
b1 '
1+
1#
#130000
0#
#135000
1/
b1100 &
0-
b111 (
b11 !
b11 %
b11 '
1.
1#
#140000
0#
#145000
12
b1000 &
00
b1111 (
b111 !
b111 %
b111 '
11
1#
