// Seed: 3924402032
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  assign module_1.id_2 = 0;
  output wire id_2;
  input wire id_1;
  always_comb #1 begin : LABEL_0
    if (1) deassign id_2;
  end
  wire id_4;
endmodule
module module_1 (
    output wor id_0,
    output supply0 id_1,
    input supply1 id_2,
    input wand id_3,
    input uwire id_4
    , id_10,
    output wor id_5,
    input wire id_6,
    input uwire id_7,
    input supply0 id_8
);
  assign id_1 = 1'b0;
  assign id_0 = 1;
  integer id_11;
  logic [1 : -1 'b0 &  -1 'h0] id_12 = -1;
  logic id_13;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_13
  );
endmodule
