#BYTE

# 1) 3.9 - 1, 3.10 - 1
#op.memread
1
#op.memwrite
0
#op.memtype
MEM_B
#A (1 downto 0 -> byte addressing, 15 downto 2 -> address, 32 downto 16 -> don't care)
00000000000000000000000001000000
#W (-> M.wrdata)
00000000100100011110000001000100
#D.busy
0
#D.rddata (-> R)
11110001100011000010000101010000

# 2) 3.9 - 1, 3.10 - 5
#op.memread
1
#op.memwrite
0
#op.memtype
MEM_BU
#A (1 downto 0 -> byte addressing, 15 downto 2 -> address, 32 downto 16 -> don't care)
00000000000000000000000001000000
#W (-> M.wrdata)
00000000100100011110000001000100
#D.busy
0
#D.rddata (-> R)
11110001100011000010000101010000

# 3) 3.9 - 2, 3.10 - 2
#op.memread
1
#op.memwrite
0
#op.memtype
MEM_B
#A (1 downto 0 -> byte addressing, 15 downto 2 -> address, 32 downto 16 -> don't care)
00000000000000000000000001000001
#W (-> M.wrdata)
00000000100100011110000001000100
#D.busy
1
#D.rddata (-> R)
11110001100011000010000101010000

# 4) 3.9 - 2, 3.10 - 6
#op.memread
1
#op.memwrite
0
#op.memtype
MEM_BU
#A (1 downto 0 -> byte addressing, 15 downto 2 -> address, 32 downto 16 -> don't care)
00000000000000000000000001000001
#W (-> M.wrdata)
00000000100100011110000001000100
#D.busy
1
#D.rddata (-> R)
11110001100011000010000101010000

# 5) 3.9 - 3, 3.10 - 3
#op.memread
1
#op.memwrite
0
#op.memtype
MEM_B
#A (1 downto 0 -> byte addressing, 15 downto 2 -> address, 32 downto 16 -> don't care)
00000000000000000000000001000010
#W (-> M.wrdata)
00000000100100011110000001000100
#D.busy
1
#D.rddata (-> R)
11110001100011000010000101010000

# 6) 3.9 - 3, 3.10 - 7
#op.memread
1
#op.memwrite
0
#op.memtype
MEM_B
#A (1 downto 0 -> byte addressing, 15 downto 2 -> address, 32 downto 16 -> don't care)
00000000000000000000000001000010
#W (-> M.wrdata)
00000000100100011110000001000100
#D.busy
1
#D.rddata (-> R)
11110001100011000010000101010000

#HALFWORD

# 7) 3.9 - 6, 3.10 - 10
#op.memread
1
#op.memwrite
0
#op.memtype
MEM_H
#A (1 downto 0 -> byte addressing, 15 downto 2 -> address, 32 downto 16 -> don't care)
00000000000000000000000001000010
#W (-> M.wrdata)
00000000100100011110000001000100
#D.busy
1
#D.rddata (-> R)
11110001100011000010000101010000

#WORD

# 8) 3.9 - 6, 3.10 - 10
#op.memread
1
#op.memwrite
0
#op.memtype
MEM_W
#A (1 downto 0 -> byte addressing, 15 downto 2 -> address, 32 downto 16 -> don't care)
00000000000000000000000001000000
#W (-> M.wrdata)
00000000100100011110000001000100
#D.busy
1
#D.rddata (-> R)
11110001100011000010000101010000

#EXCEPTIONS

# 9) 3.11 - 5
#op.memread
1
#op.memwrite
0
#op.memtype
MEM_W
#A (1 downto 0 -> byte addressing, 15 downto 2 -> address, 32 downto 16 -> don't care)
00000000000000000000000001000001
#W (-> M.wrdata)
00000000100100011110000001000100
#D.busy
1
#D.rddata (-> R)
11110001100011000010000101010000