### Hi there, I'm Andrea ðŸ‘‹

I'm an Aspiring Automation Engineer with a passion for the hardware-software interface, RISC-V architecture, and FPGA design. I am currently a Dual Degree student at the University of Bologna and Tongji University, Shanghai.

**ðŸ”­ Iâ€™m currently working on:**
- Refining my 5-stage pipelined RISC-V processor.
- Exploring embedded graphics with custom SoC peripherals.

**ðŸŒ± Iâ€™m currently learning:**
- Advanced verification techniques for complex digital systems.

**ðŸ“« How to reach me:**
- LinkedIn: www.linkedin.com/in/andrea-gallo-1505ab377
- Email: andreag21a@gmail.com

**âš¡ My Key Projects:**
- [A 5-stage pipelined RISC-V RV32I Processor.](https://github.com/andreagallo-dev/risc-v-pipelined-processor-by-Gallo-Andrea)
- [An ICB-based Graphics Peripheral for a RISC-V SoC.](https://github.com/andreagallo-dev/riscv-soc-hdmi-controller)
- [A FPGA-Based Automotive Tail Light System.](https://github.com/andreagallo-dev/fpga-automotive-taillight-controller)
