Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Mar 12 18:14:15 2019
| Host         : wings running 64-bit Manjaro Linux
| Command      : report_control_sets -verbose -file TopLayer_control_sets_placed.rpt
| Design       : TopLayer
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      4 |            1 |
|      8 |            2 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              46 |           27 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             152 |           40 |
| Yes          | No                    | No                     |               8 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+---------------------+---------------------------+------------------+----------------+
|    Clock Signal    |    Enable Signal    |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+--------------------+---------------------+---------------------------+------------------+----------------+
|  clk_dis_BUFG      |                     | _dis2/value[24]_i_1_n_0   |                1 |              1 |
|  _swifreq/clk_BUFG |                     |                           |                1 |              4 |
|  CLK_IBUF_BUFG     |                     |                           |                8 |              8 |
|  clk_dis_BUFG      | _dis2/an[7]_i_1_n_0 |                           |                3 |              8 |
|  _swifreq/clk_BUFG |                     | _counter/RST              |                7 |             27 |
|  CLK_IBUF_BUFG     |                     | _swifreq/divider2/clk_N   |                8 |             31 |
|  CLK_IBUF_BUFG     |                     | _swifreq/divider3/clk_N   |                8 |             31 |
|  CLK_IBUF_BUFG     |                     | _swifreq/divider1/clk_N_0 |                8 |             31 |
|  CLK_IBUF_BUFG     |                     | divider_dis/clk_N         |                8 |             31 |
|  clk_dis_BUFG      |                     |                           |               19 |             38 |
+--------------------+---------------------+---------------------------+------------------+----------------+


