{"Source Block": ["hdl/library/axi_ad9361/axi_ad9361.v@289:299@HdlIdDef", "  wire            adc_ddr_edgesel;\n  wire            adc_valid_s;\n  wire    [47:0]  adc_data_s;\n  wire            adc_status_s;\n  wire            dac_valid_s;\n  wire    [47:0]  dac_data_s;\n  wire    [ 6:0]  up_adc_dld_s;\n  wire    [34:0]  up_adc_dwdata_s;\n  wire    [34:0]  up_adc_drdata_s;\n  wire    [ 7:0]  up_dac_dld_s;\n  wire    [39:0]  up_dac_dwdata_s;\n"], "Clone Blocks": [["hdl/library/axi_ad9361/axi_ad9361.v@290:300", "  wire            adc_valid_s;\n  wire    [47:0]  adc_data_s;\n  wire            adc_status_s;\n  wire            dac_valid_s;\n  wire    [47:0]  dac_data_s;\n  wire    [ 6:0]  up_adc_dld_s;\n  wire    [34:0]  up_adc_dwdata_s;\n  wire    [34:0]  up_adc_drdata_s;\n  wire    [ 7:0]  up_dac_dld_s;\n  wire    [39:0]  up_dac_dwdata_s;\n  wire    [39:0]  up_dac_drdata_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361.v@294:304", "  wire    [47:0]  dac_data_s;\n  wire    [ 6:0]  up_adc_dld_s;\n  wire    [34:0]  up_adc_dwdata_s;\n  wire    [34:0]  up_adc_drdata_s;\n  wire    [ 7:0]  up_dac_dld_s;\n  wire    [39:0]  up_dac_dwdata_s;\n  wire    [39:0]  up_dac_drdata_s;\n  wire            delay_locked_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361.v@287:297", "  // internal signals\n\n  wire            adc_ddr_edgesel;\n  wire            adc_valid_s;\n  wire    [47:0]  adc_data_s;\n  wire            adc_status_s;\n  wire            dac_valid_s;\n  wire    [47:0]  dac_data_s;\n  wire    [ 6:0]  up_adc_dld_s;\n  wire    [34:0]  up_adc_dwdata_s;\n  wire    [34:0]  up_adc_drdata_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361.v@292:302", "  wire            adc_status_s;\n  wire            dac_valid_s;\n  wire    [47:0]  dac_data_s;\n  wire    [ 6:0]  up_adc_dld_s;\n  wire    [34:0]  up_adc_dwdata_s;\n  wire    [34:0]  up_adc_drdata_s;\n  wire    [ 7:0]  up_dac_dld_s;\n  wire    [39:0]  up_dac_dwdata_s;\n  wire    [39:0]  up_dac_drdata_s;\n  wire            delay_locked_s;\n  wire            up_wreq_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361.v@288:298", "\n  wire            adc_ddr_edgesel;\n  wire            adc_valid_s;\n  wire    [47:0]  adc_data_s;\n  wire            adc_status_s;\n  wire            dac_valid_s;\n  wire    [47:0]  dac_data_s;\n  wire    [ 6:0]  up_adc_dld_s;\n  wire    [34:0]  up_adc_dwdata_s;\n  wire    [34:0]  up_adc_drdata_s;\n  wire    [ 7:0]  up_dac_dld_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361.v@293:303", "  wire            dac_valid_s;\n  wire    [47:0]  dac_data_s;\n  wire    [ 6:0]  up_adc_dld_s;\n  wire    [34:0]  up_adc_dwdata_s;\n  wire    [34:0]  up_adc_drdata_s;\n  wire    [ 7:0]  up_dac_dld_s;\n  wire    [39:0]  up_dac_dwdata_s;\n  wire    [39:0]  up_dac_drdata_s;\n  wire            delay_locked_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361.v@291:301", "  wire    [47:0]  adc_data_s;\n  wire            adc_status_s;\n  wire            dac_valid_s;\n  wire    [47:0]  dac_data_s;\n  wire    [ 6:0]  up_adc_dld_s;\n  wire    [34:0]  up_adc_dwdata_s;\n  wire    [34:0]  up_adc_drdata_s;\n  wire    [ 7:0]  up_dac_dld_s;\n  wire    [39:0]  up_dac_dwdata_s;\n  wire    [39:0]  up_dac_drdata_s;\n  wire            delay_locked_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361.v@296:306", "  wire    [34:0]  up_adc_dwdata_s;\n  wire    [34:0]  up_adc_drdata_s;\n  wire    [ 7:0]  up_dac_dld_s;\n  wire    [39:0]  up_dac_dwdata_s;\n  wire    [39:0]  up_dac_drdata_s;\n  wire            delay_locked_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_rx_s;\n  wire            up_wack_tx_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361.v@295:305", "  wire    [ 6:0]  up_adc_dld_s;\n  wire    [34:0]  up_adc_dwdata_s;\n  wire    [34:0]  up_adc_drdata_s;\n  wire    [ 7:0]  up_dac_dld_s;\n  wire    [39:0]  up_dac_dwdata_s;\n  wire    [39:0]  up_dac_drdata_s;\n  wire            delay_locked_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_rx_s;\n"]], "Diff Content": {"Delete": [], "Add": [[294, "  wire            dac_valid_i0_s;\n"], [294, "  wire            dac_valid_q0_s;\n"], [294, "  wire            dac_valid_i1_s;\n"], [294, "  wire            dac_valid_q1_s;\n"]]}}