Jaume Abella , Xavier Vera , Antonio Gonzalez, Penelope: The NBTI-Aware Processor, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.85-96, December 01-05, 2007[doi>10.1109/MICRO.2007.32]
Hamed Abrishami , Safar Hatami , Behnam Amelifard , Massoud Pedram, NBTI-aware flip-flop characterization and design, Proceedings of the 18th ACM Great Lakes symposium on VLSI, May 04-06, 2008, Orlando, Florida, USA[doi>10.1145/1366110.1366121]
David Bol , Renaud Ambroise , Denis Flandre , Jean-Didier Legat, Interests and limitations of technology scaling for subthreshold logic, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.10, p.1508-1519, October 2009[doi>10.1109/TVLSI.2008.2005413]
Calhoun, B. and Chandrakasan, A.2006. Ultra-dynamic voltage scaling (udvs) using sub-threshold operation and local voltage dithering.IEEE J. Solid-State Circ. 41, 1, 238--245.
Calhoun, B., Wang, A., and Chandrakasan, A.2005. Modeling and sizing for minimum energy operation in subthreshold circuits.IEEE J. Solid-State Circ. 40, 9, 1778--1786.
Intel. 2006. Server consolidation using quad-core processors. http://www.intel.com/it/pdf/consolidate-using-quadcore.pdf.
Kaul, H., Anders, M., Mathew, S., Hsu, S., Agarwal, A., Krishnamurthy, R., and Borkar, S.2010. A 300 mv 494gops/w reconfigurable dual-supply 4-way simd vector processing accelerator in 45 nm cmos.IEEE J. Solid-State Circ. 45, 1, 95--102.
Sanjay V. Kumar , Chris H. Kim , Sachin S. Sapatnekar, NBTI-aware synthesis of digital circuits, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278574]
Kwong, J., Ramadass, Y., Verma, N., and Chandrakasan, A.2009. A 65 nm sub-vt microcontroller with integrated sram and switched capacitor dc-dc converter.IEEE J. Solid-State Circ. 44, 1, 115--126.
Gabriel H. Loh , Yuan Xie , Bryan Black, Processor Design in 3D Die-Stacking Technologies, IEEE Micro, v.27 n.3, p.31-48, May 2007[doi>10.1109/MM.2007.59]
Justin Moore , Jeff Chase , Parthasarathy Ranganathan , Ratnesh Sharma, Making scheduling "cool": temperature-aware workload placement in data centers, Proceedings of the annual conference on USENIX Annual Technical Conference, p.5-5, April 10-15, 2005, Anaheim, CA
Ehsan Pakbaznia , Massoud Pedram, Minimizing data center cooling and server power costs, Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design, August 19-21, 2009, San Fancisco, CA, USA[doi>10.1145/1594233.1594268]
Patel, C., Sharma, R., Bash, C., and Beitelmal, A.2002. Thermal considerations in cooling large scale high compute density data centers. InProceedings of the 8th Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems (ITHERM’02). 767--776.
Pelley, S., Meisner, D., Wenisch, T. F., and VanGilder, J. W.2009. Understanding and abstracting total data center power. InProceedings of the Workshop on Energy Efficient Design (WEED’09).
Pu, Y., de Gyvez, J., Corporaal, H., and Ha, Y.2009. An ultra-low-energy/frame multi-standard jpeg co-processor in 65nm cmos with sub/near-threshold power supply. InIEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC’09). 146--147,147a.
Vijay Raghunathan , Pai H. Chou, Design and power management of energy harvesting embedded systems, Proceedings of the 2006 international symposium on Low power electronics and design, October 04-06, 2006, Tegernsee, Bavaria, Germany[doi>10.1145/1165573.1165663]
Rasmussen, N.2007. Calculating total cooling requirements for data centers. American Power Conversion, White Paper #25.
Hendrawan Soeleman , Kaushik Roy, Ultra-low power digital subthreshold logic circuits, Proceedings of the 1999 international symposium on Low power electronics and design, p.94-96, August 16-17, 1999, San Diego, California, USA[doi>10.1145/313817.313874]
Qinghui Tang , Sandeep Kumar S. Gupta , Georgios Varsamopoulos, Energy-Efficient Thermal-Aware Task Scheduling for Homogeneous High-Performance Computing Data Centers: A Cyber-Physical Approach, IEEE Transactions on Parallel and Distributed Systems, v.19 n.11, p.1458-1472, November 2008[doi>10.1109/TPDS.2008.111]
Ton, M., Fortenbery, B., and Tschudi, W.2008.DC Power for Improved Data Center Efficiency. Lawrence Berkeley National Laboratory.
Yu Wang , Hong Luo , Ku He , Rong Luo , Huazhong Yang , Yuan Xie, Temperature-aware NBTI modeling and the impact of input vector control on performance degradation, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Yuan Xie , Gabriel H. Loh , Bryan Black , Kerry Bernstein, Design space exploration for 3D architectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.2 n.2, p.65-103, April 2006[doi>10.1145/1148015.1148016]
Bo Zhai , David Blaauw , Dennis Sylvester , Krisztian Flautner, The limit of dynamic voltage scaling and insomniac dynamic voltage scaling, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.11, p.1239-1252, November 2005[doi>10.1109/TVLSI.2005.859588]
