
# Verilog Template

## Usage

```bash
make build  # build the design
make sim    # runs the testbench
make view   # opens the waveform in gtkwave
make lint   # lint with Verilator
make usage  # report generic cell utilization
make clean  # remove build files
```

## Requirements

* [OSS CAD Suite](https://github.com/YosysHQ/oss-cad-suite-build)
* [FuseSoC](https://github.com/olofk/fusesoc)
