

================================================================
== Vivado HLS Report for 'yuv_filter_rgb2yuv11'
================================================================
* Date:           Fri Jun 10 19:55:10 2016

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        yuv_filter_prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     11.36|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+---------+-------+---------+---------+
    |     Latency     |     Interval    | Pipeline|
    |  min  |   max   |  min  |   max   |   Type  |
    +-------+---------+-------+---------+---------+
    |  40007|  2457607|  40007|  2457607|   none  |
    +-------+---------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |                                 |     Latency     | Iteration|  Initiation Interval  |       Trip      |          |
        |            Loop Name            |  min  |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |- RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y  |  40005|  2457605|         7|          1|          1| 40000 ~ 2457600 |    yes   |
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 1
  Pipeline-0: II = 1, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	9  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	2  / true
9 --> 
* FSM state operations: 

 <State 1>: 6.38ns
ST_1: empty [1/1] 0.00ns
entry:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i16* %out_height, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: empty_72 [1/1] 0.00ns
entry:1  %empty_72 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %out_width, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: empty_73 [1/1] 0.00ns
entry:2  %empty_73 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %out_channels_ch3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: empty_74 [1/1] 0.00ns
entry:3  %empty_74 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %out_channels_ch2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: empty_75 [1/1] 0.00ns
entry:4  %empty_75 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %out_channels_ch1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: empty_76 [1/1] 0.00ns
entry:5  %empty_76 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %Y_scale_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: V_scale_read [1/1] 0.00ns
entry:6  %V_scale_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %V_scale)

ST_1: U_scale_read [1/1] 0.00ns
entry:7  %U_scale_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %U_scale)

ST_1: Y_scale_read [1/1] 0.00ns
entry:8  %Y_scale_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %Y_scale)

ST_1: stg_19 [1/1] 4.38ns
entry:9  call void @_ssdm_op_Write.ap_fifo.i8P(i8* %Y_scale_out, i8 %Y_scale_read)

ST_1: empty_77 [1/1] 0.00ns
entry:10  %empty_77 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %U_scale_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_21 [1/1] 4.38ns
entry:11  call void @_ssdm_op_Write.ap_fifo.i8P(i8* %U_scale_out, i8 %U_scale_read)

ST_1: empty_78 [1/1] 0.00ns
entry:12  %empty_78 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %V_scale_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_23 [1/1] 4.38ns
entry:13  call void @_ssdm_op_Write.ap_fifo.i8P(i8* %V_scale_out, i8 %V_scale_read)

ST_1: width [1/1] 0.00ns
entry:14  %width = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %in_width)

ST_1: height [1/1] 0.00ns
entry:15  %height = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %in_height)

ST_1: stg_26 [1/1] 4.38ns
entry:16  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %out_width, i16 %width)

ST_1: stg_27 [1/1] 4.38ns
entry:17  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %out_height, i16 %height)

ST_1: cast [1/1] 0.00ns
entry:18  %cast = zext i16 %width to i32

ST_1: cast1 [1/1] 0.00ns
entry:19  %cast1 = zext i16 %height to i32

ST_1: bound [1/1] 6.38ns
entry:20  %bound = mul i32 %cast1, %cast

ST_1: stg_31 [1/1] 1.57ns
entry:21  br label %0


 <State 2>: 7.35ns
ST_2: indvar_flatten [1/1] 0.00ns
:0  %indvar_flatten = phi i32 [ 0, %entry ], [ %indvar_flatten_next, %.reset ]

ST_2: x_i_i [1/1] 0.00ns
:1  %x_i_i = phi i16 [ 0, %entry ], [ %tmp_i_i_mid2_v, %.reset ]

ST_2: y_i_i [1/1] 0.00ns
:2  %y_i_i = phi i16 [ 0, %entry ], [ %y, %.reset ]

ST_2: exitcond_flatten [1/1] 2.52ns
:3  %exitcond_flatten = icmp eq i32 %indvar_flatten, %bound

ST_2: indvar_flatten_next [1/1] 2.44ns
:4  %indvar_flatten_next = add i32 %indvar_flatten, 1

ST_2: stg_37 [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %.exit, label %.reset

ST_2: x [1/1] 1.96ns
.reset:0  %x = add i16 1, %x_i_i

ST_2: exitcond_i_i [1/1] 2.28ns
.reset:3  %exitcond_i_i = icmp eq i16 %y_i_i, %height

ST_2: y_i_i_mid2 [1/1] 1.37ns
.reset:4  %y_i_i_mid2 = select i1 %exitcond_i_i, i16 0, i16 %y_i_i

ST_2: tmp_i_i_mid2_v [1/1] 1.37ns
.reset:5  %tmp_i_i_mid2_v = select i1 %exitcond_i_i, i16 %x, i16 %x_i_i

ST_2: tmp_22 [1/1] 0.00ns
.reset:6  %tmp_22 = trunc i16 %tmp_i_i_mid2_v to i13

ST_2: p_shl_cast [1/1] 0.00ns
.reset:7  %p_shl_cast = call i23 @_ssdm_op_BitConcatenate.i23.i13.i10(i13 %tmp_22, i10 0)

ST_2: tmp_23 [1/1] 0.00ns
.reset:8  %tmp_23 = trunc i16 %tmp_i_i_mid2_v to i15

ST_2: p_shl1_cast [1/1] 0.00ns
.reset:9  %p_shl1_cast = call i23 @_ssdm_op_BitConcatenate.i23.i15.i8(i15 %tmp_23, i8 0)

ST_2: tmp_s [1/1] 1.85ns
.reset:10  %tmp_s = add i23 %p_shl_cast, %p_shl1_cast

ST_2: tmp_i_i_cast [1/1] 0.00ns
.reset:14  %tmp_i_i_cast = zext i16 %y_i_i_mid2 to i23

ST_2: tmp_24 [1/1] 1.85ns
.reset:15  %tmp_24 = add i23 %tmp_i_i_cast, %tmp_s

ST_2: y [1/1] 1.96ns
.reset:76  %y = add i16 1, %y_i_i_mid2


 <State 3>: 2.61ns
ST_3: tmp_28_cast [1/1] 0.00ns
.reset:16  %tmp_28_cast = zext i23 %tmp_24 to i64

ST_3: in_channels_ch1_addr [1/1] 0.00ns
.reset:17  %in_channels_ch1_addr = getelementptr [2457600 x i8]* %in_channels_ch1, i64 0, i64 %tmp_28_cast

ST_3: in_channels_ch2_addr [1/1] 0.00ns
.reset:18  %in_channels_ch2_addr = getelementptr [2457600 x i8]* %in_channels_ch2, i64 0, i64 %tmp_28_cast

ST_3: in_channels_ch3_addr [1/1] 0.00ns
.reset:19  %in_channels_ch3_addr = getelementptr [2457600 x i8]* %in_channels_ch3, i64 0, i64 %tmp_28_cast

ST_3: R [4/4] 2.61ns
.reset:20  %R = load i8* %in_channels_ch1_addr, align 1

ST_3: G [4/4] 2.61ns
.reset:21  %G = load i8* %in_channels_ch2_addr, align 1

ST_3: B [4/4] 2.61ns
.reset:22  %B = load i8* %in_channels_ch3_addr, align 1


 <State 4>: 2.61ns
ST_4: R [3/4] 2.61ns
.reset:20  %R = load i8* %in_channels_ch1_addr, align 1

ST_4: G [3/4] 2.61ns
.reset:21  %G = load i8* %in_channels_ch2_addr, align 1

ST_4: B [3/4] 2.61ns
.reset:22  %B = load i8* %in_channels_ch3_addr, align 1


 <State 5>: 2.61ns
ST_5: R [2/4] 2.61ns
.reset:20  %R = load i8* %in_channels_ch1_addr, align 1

ST_5: G [2/4] 2.61ns
.reset:21  %G = load i8* %in_channels_ch2_addr, align 1

ST_5: B [2/4] 2.61ns
.reset:22  %B = load i8* %in_channels_ch3_addr, align 1


 <State 6>: 4.45ns
ST_6: R [1/4] 2.61ns
.reset:20  %R = load i8* %in_channels_ch1_addr, align 1

ST_6: G [1/4] 2.61ns
.reset:21  %G = load i8* %in_channels_ch2_addr, align 1

ST_6: B [1/4] 2.61ns
.reset:22  %B = load i8* %in_channels_ch3_addr, align 1

ST_6: p_shl3_i_i [1/1] 0.00ns
.reset:48  %p_shl3_i_i = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %B, i4 0)

ST_6: p_shl3_cast7_i_i [1/1] 0.00ns
.reset:49  %p_shl3_cast7_i_i = zext i12 %p_shl3_i_i to i13

ST_6: p_neg_i_i [1/1] 1.84ns
.reset:60  %p_neg_i_i = sub i13 0, %p_shl3_cast7_i_i


 <State 7>: 11.36ns
ST_7: tmp_40_cast14_i_i [1/1] 0.00ns
.reset:23  %tmp_40_cast14_i_i = zext i8 %R to i15

ST_7: p_shl5_i_i [1/1] 0.00ns
.reset:24  %p_shl5_i_i = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %R, i6 0)

ST_7: p_shl5_cast_i_i [1/1] 0.00ns
.reset:25  %p_shl5_cast_i_i = zext i14 %p_shl5_i_i to i15

ST_7: p_shl6_i_i [1/1] 0.00ns
.reset:26  %p_shl6_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %R, i1 false)

ST_7: p_shl6_cast_i_i_cast [1/1] 0.00ns
.reset:27  %p_shl6_cast_i_i_cast = zext i9 %p_shl6_i_i to i10

ST_7: tmp_42_cast11_i_i [1/1] 0.00ns
.reset:28  %tmp_42_cast11_i_i = zext i8 %G to i16

ST_7: tmp_42_cast11_i_i_cast [1/1] 0.00ns
.reset:29  %tmp_42_cast11_i_i_cast = zext i8 %G to i13

ST_7: p_shl4_i_i [1/1] 0.00ns
.reset:30  %p_shl4_i_i = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %G, i7 0)

ST_7: p_shl4_cast_i_i [1/1] 0.00ns
.reset:31  %p_shl4_cast_i_i = zext i15 %p_shl4_i_i to i16

ST_7: tmp_44_cast10_i_i [1/1] 0.00ns
.reset:32  %tmp_44_cast10_i_i = zext i8 %B to i13

ST_7: tmp_45_i_i [1/1] 3.36ns
.reset:33  %tmp_45_i_i = mul i13 25, %tmp_44_cast10_i_i

ST_7: tmp [1/1] 1.84ns
.reset:34  %tmp = add i10 128, %p_shl6_cast_i_i_cast

ST_7: tmp_cast [1/1] 0.00ns
.reset:35  %tmp_cast = zext i10 %tmp to i15

ST_7: tmp_46_i_i [1/1] 1.96ns
.reset:36  %tmp_46_i_i = add i15 %tmp_cast, %p_shl5_cast_i_i

ST_7: tmp_46_cast_i_i [1/1] 0.00ns
.reset:37  %tmp_46_cast_i_i = zext i15 %tmp_46_i_i to i16

ST_7: tmp1 [1/1] 1.73ns
.reset:38  %tmp1 = add i16 %p_shl4_cast_i_i, %tmp_46_cast_i_i

ST_7: tmp2 [1/1] 3.02ns
.reset:39  %tmp2 = add i13 %tmp_45_i_i, %tmp_42_cast11_i_i_cast

ST_7: tmp2_cast [1/1] 0.00ns
.reset:40  %tmp2_cast = zext i13 %tmp2 to i16

ST_7: tmp_48_i_i [1/1] 1.73ns
.reset:41  %tmp_48_i_i = add i16 %tmp2_cast, %tmp1

ST_7: tmp_50_i_i [1/1] 0.00ns
.reset:42  %tmp_50_i_i = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_48_i_i, i32 8, i32 15)

ST_7: tmp_51_i_i [1/1] 3.36ns
.reset:44  %tmp_51_i_i = mul i15 -38, %tmp_40_cast14_i_i

ST_7: tmp_52_i_i [1/1] 3.36ns
.reset:45  %tmp_52_i_i = mul i16 -74, %tmp_42_cast11_i_i

ST_7: p_shl2_i_i [1/1] 0.00ns
.reset:46  %p_shl2_i_i = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %B, i7 0)

ST_7: p_shl2_cast_i_i [1/1] 0.00ns
.reset:47  %p_shl2_cast_i_i = zext i15 %p_shl2_i_i to i16

ST_7: p_shl3_cast_i_i [1/1] 0.00ns
.reset:50  %p_shl3_cast_i_i = zext i12 %p_shl3_i_i to i16

ST_7: tmp_53_i_i [1/1] 1.73ns
.reset:51  %tmp_53_i_i = sub i16 %p_shl2_cast_i_i, %p_shl3_cast_i_i

ST_7: tmp_54_i_i [1/1] 3.02ns
.reset:52  %tmp_54_i_i = add i15 128, %tmp_51_i_i

ST_7: tmp_54_cast_i_i [1/1] 0.00ns
.reset:53  %tmp_54_cast_i_i = sext i15 %tmp_54_i_i to i16

ST_7: tmp3 [1/1] 1.73ns
.reset:54  %tmp3 = add i16 %tmp_53_i_i, %tmp_54_cast_i_i

ST_7: tmp_56_i_i [1/1] 3.02ns
.reset:55  %tmp_56_i_i = add i16 %tmp3, %tmp_52_i_i

ST_7: tmp_58_i_i [1/1] 0.00ns
.reset:56  %tmp_58_i_i = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_56_i_i, i32 8, i32 15)

ST_7: tmp_59_i_i [1/1] 3.36ns
.reset:58  %tmp_59_i_i = mul i15 122, %tmp_40_cast14_i_i

ST_7: tmp_60_i_i [1/1] 3.36ns
.reset:59  %tmp_60_i_i = mul i16 -94, %tmp_42_cast11_i_i

ST_7: p_neg_cast_i_i [1/1] 0.00ns
.reset:61  %p_neg_cast_i_i = sext i13 %p_neg_i_i to i14

ST_7: p_shl1_i_i [1/1] 0.00ns
.reset:62  %p_shl1_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %B, i1 false)

ST_7: p_shl1_cast_i_i [1/1] 0.00ns
.reset:63  %p_shl1_cast_i_i = zext i9 %p_shl1_i_i to i14

ST_7: tmp_61_i_i [1/1] 1.96ns
.reset:64  %tmp_61_i_i = sub i14 %p_neg_cast_i_i, %p_shl1_cast_i_i

ST_7: tmp_61_cast_i_i [1/1] 0.00ns
.reset:65  %tmp_61_cast_i_i = sext i14 %tmp_61_i_i to i16

ST_7: tmp_62_i_i [1/1] 3.02ns
.reset:66  %tmp_62_i_i = add i15 128, %tmp_59_i_i

ST_7: tmp_62_cast_i_i [1/1] 0.00ns
.reset:67  %tmp_62_cast_i_i = zext i15 %tmp_62_i_i to i16

ST_7: tmp4 [1/1] 1.96ns
.reset:68  %tmp4 = add i16 %tmp_62_cast_i_i, %tmp_61_cast_i_i

ST_7: tmp_64_i_i [1/1] 3.02ns
.reset:69  %tmp_64_i_i = add i16 %tmp4, %tmp_60_i_i

ST_7: tmp_66_i_i [1/1] 0.00ns
.reset:70  %tmp_66_i_i = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_64_i_i, i32 8, i32 15)


 <State 8>: 6.09ns
ST_8: stg_112 [1/1] 0.00ns
.reset:1  call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_s)

ST_8: stg_113 [1/1] 0.00ns
.reset:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 40000, i64 2457600, i64 784400)

ST_8: stg_114 [1/1] 0.00ns
.reset:11  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str2) nounwind

ST_8: tmp_69_i_i [1/1] 0.00ns
.reset:12  %tmp_69_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str2)

ST_8: stg_116 [1/1] 0.00ns
.reset:13  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_8: Y [1/1] 1.72ns
.reset:43  %Y = add i8 16, %tmp_50_i_i

ST_8: U [1/1] 1.37ns
.reset:57  %U = xor i8 %tmp_58_i_i, -128

ST_8: V [1/1] 1.37ns
.reset:71  %V = xor i8 %tmp_66_i_i, -128

ST_8: stg_120 [1/1] 4.38ns
.reset:72  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %out_channels_ch1, i8 %Y)

ST_8: stg_121 [1/1] 4.38ns
.reset:73  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %out_channels_ch2, i8 %U)

ST_8: stg_122 [1/1] 4.38ns
.reset:74  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %out_channels_ch3, i8 %V)

ST_8: empty_79 [1/1] 0.00ns
.reset:75  %empty_79 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str2, i32 %tmp_69_i_i)

ST_8: stg_124 [1/1] 0.00ns
.reset:77  br label %0


 <State 9>: 0.00ns
ST_9: stg_125 [1/1] 0.00ns
.exit:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_width]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_height]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Y_scale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ U_scale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_scale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Y_scale_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ U_scale_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ V_scale_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                  (specinterface    ) [ 0000000000]
empty_72               (specinterface    ) [ 0000000000]
empty_73               (specinterface    ) [ 0000000000]
empty_74               (specinterface    ) [ 0000000000]
empty_75               (specinterface    ) [ 0000000000]
empty_76               (specinterface    ) [ 0000000000]
V_scale_read           (read             ) [ 0000000000]
U_scale_read           (read             ) [ 0000000000]
Y_scale_read           (read             ) [ 0000000000]
stg_19                 (write            ) [ 0000000000]
empty_77               (specinterface    ) [ 0000000000]
stg_21                 (write            ) [ 0000000000]
empty_78               (specinterface    ) [ 0000000000]
stg_23                 (write            ) [ 0000000000]
width                  (read             ) [ 0000000000]
height                 (read             ) [ 0011111110]
stg_26                 (write            ) [ 0000000000]
stg_27                 (write            ) [ 0000000000]
cast                   (zext             ) [ 0000000000]
cast1                  (zext             ) [ 0000000000]
bound                  (mul              ) [ 0011111110]
stg_31                 (br               ) [ 0111111110]
indvar_flatten         (phi              ) [ 0010000000]
x_i_i                  (phi              ) [ 0010000000]
y_i_i                  (phi              ) [ 0010000000]
exitcond_flatten       (icmp             ) [ 0011111110]
indvar_flatten_next    (add              ) [ 0111111110]
stg_37                 (br               ) [ 0000000000]
x                      (add              ) [ 0000000000]
exitcond_i_i           (icmp             ) [ 0000000000]
y_i_i_mid2             (select           ) [ 0000000000]
tmp_i_i_mid2_v         (select           ) [ 0111111110]
tmp_22                 (trunc            ) [ 0000000000]
p_shl_cast             (bitconcatenate   ) [ 0000000000]
tmp_23                 (trunc            ) [ 0000000000]
p_shl1_cast            (bitconcatenate   ) [ 0000000000]
tmp_s                  (add              ) [ 0000000000]
tmp_i_i_cast           (zext             ) [ 0000000000]
tmp_24                 (add              ) [ 0011000000]
y                      (add              ) [ 0111111110]
tmp_28_cast            (zext             ) [ 0000000000]
in_channels_ch1_addr   (getelementptr    ) [ 0010111000]
in_channels_ch2_addr   (getelementptr    ) [ 0010111000]
in_channels_ch3_addr   (getelementptr    ) [ 0010111000]
R                      (load             ) [ 0010000100]
G                      (load             ) [ 0010000100]
B                      (load             ) [ 0010000100]
p_shl3_i_i             (bitconcatenate   ) [ 0010000100]
p_shl3_cast7_i_i       (zext             ) [ 0000000000]
p_neg_i_i              (sub              ) [ 0010000100]
tmp_40_cast14_i_i      (zext             ) [ 0000000000]
p_shl5_i_i             (bitconcatenate   ) [ 0000000000]
p_shl5_cast_i_i        (zext             ) [ 0000000000]
p_shl6_i_i             (bitconcatenate   ) [ 0000000000]
p_shl6_cast_i_i_cast   (zext             ) [ 0000000000]
tmp_42_cast11_i_i      (zext             ) [ 0000000000]
tmp_42_cast11_i_i_cast (zext             ) [ 0000000000]
p_shl4_i_i             (bitconcatenate   ) [ 0000000000]
p_shl4_cast_i_i        (zext             ) [ 0000000000]
tmp_44_cast10_i_i      (zext             ) [ 0000000000]
tmp_45_i_i             (mul              ) [ 0000000000]
tmp                    (add              ) [ 0000000000]
tmp_cast               (zext             ) [ 0000000000]
tmp_46_i_i             (add              ) [ 0000000000]
tmp_46_cast_i_i        (zext             ) [ 0000000000]
tmp1                   (add              ) [ 0000000000]
tmp2                   (add              ) [ 0000000000]
tmp2_cast              (zext             ) [ 0000000000]
tmp_48_i_i             (add              ) [ 0000000000]
tmp_50_i_i             (partselect       ) [ 0010000010]
tmp_51_i_i             (mul              ) [ 0000000000]
tmp_52_i_i             (mul              ) [ 0000000000]
p_shl2_i_i             (bitconcatenate   ) [ 0000000000]
p_shl2_cast_i_i        (zext             ) [ 0000000000]
p_shl3_cast_i_i        (zext             ) [ 0000000000]
tmp_53_i_i             (sub              ) [ 0000000000]
tmp_54_i_i             (add              ) [ 0000000000]
tmp_54_cast_i_i        (sext             ) [ 0000000000]
tmp3                   (add              ) [ 0000000000]
tmp_56_i_i             (add              ) [ 0000000000]
tmp_58_i_i             (partselect       ) [ 0010000010]
tmp_59_i_i             (mul              ) [ 0000000000]
tmp_60_i_i             (mul              ) [ 0000000000]
p_neg_cast_i_i         (sext             ) [ 0000000000]
p_shl1_i_i             (bitconcatenate   ) [ 0000000000]
p_shl1_cast_i_i        (zext             ) [ 0000000000]
tmp_61_i_i             (sub              ) [ 0000000000]
tmp_61_cast_i_i        (sext             ) [ 0000000000]
tmp_62_i_i             (add              ) [ 0000000000]
tmp_62_cast_i_i        (zext             ) [ 0000000000]
tmp4                   (add              ) [ 0000000000]
tmp_64_i_i             (add              ) [ 0000000000]
tmp_66_i_i             (partselect       ) [ 0010000010]
stg_112                (specloopname     ) [ 0000000000]
stg_113                (speclooptripcount) [ 0000000000]
stg_114                (specloopname     ) [ 0000000000]
tmp_69_i_i             (specregionbegin  ) [ 0000000000]
stg_116                (specpipeline     ) [ 0000000000]
Y                      (add              ) [ 0000000000]
U                      (xor              ) [ 0000000000]
V                      (xor              ) [ 0000000000]
stg_120                (write            ) [ 0000000000]
stg_121                (write            ) [ 0000000000]
stg_122                (write            ) [ 0000000000]
empty_79               (specregionend    ) [ 0000000000]
stg_124                (br               ) [ 0111111110]
stg_125                (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_channels_ch1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_channels_ch2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_channels_ch3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_width">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_width"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_height">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_height"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_channels_ch1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_channels_ch2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_channels_ch3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_width">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_width"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_height">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_height"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="Y_scale">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y_scale"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="U_scale">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U_scale"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="V_scale">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_scale"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="Y_scale_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y_scale_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="U_scale_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U_scale_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="V_scale_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_scale_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i8P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i16P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i13.i10"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i15.i8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_s"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="134" class="1004" name="V_scale_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="0"/>
<pin id="137" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_scale_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="U_scale_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="U_scale_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="Y_scale_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="8" slack="0"/>
<pin id="149" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Y_scale_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="stg_19_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="0"/>
<pin id="155" dir="0" index="2" bw="8" slack="0"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_19/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="stg_21_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="0"/>
<pin id="163" dir="0" index="2" bw="8" slack="0"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_21/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="stg_23_write_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="0" index="2" bw="8" slack="0"/>
<pin id="172" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_23/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="width_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="0" index="1" bw="16" slack="0"/>
<pin id="179" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="height_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="stg_26_write_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="16" slack="0"/>
<pin id="191" dir="0" index="2" bw="16" slack="0"/>
<pin id="192" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_26/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="stg_27_write_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="16" slack="0"/>
<pin id="199" dir="0" index="2" bw="16" slack="0"/>
<pin id="200" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_27/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="stg_120_write_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="0" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="0"/>
<pin id="207" dir="0" index="2" bw="8" slack="0"/>
<pin id="208" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_120/8 "/>
</bind>
</comp>

<comp id="211" class="1004" name="stg_121_write_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="0" slack="0"/>
<pin id="213" dir="0" index="1" bw="8" slack="0"/>
<pin id="214" dir="0" index="2" bw="8" slack="0"/>
<pin id="215" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_121/8 "/>
</bind>
</comp>

<comp id="218" class="1004" name="stg_122_write_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="0" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="0"/>
<pin id="221" dir="0" index="2" bw="8" slack="0"/>
<pin id="222" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_122/8 "/>
</bind>
</comp>

<comp id="225" class="1004" name="in_channels_ch1_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="23" slack="0"/>
<pin id="229" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch1_addr/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="in_channels_ch2_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="23" slack="0"/>
<pin id="236" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch2_addr/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="in_channels_ch3_addr_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="23" slack="0"/>
<pin id="243" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch3_addr/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_access_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="22" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="249" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="R/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_access_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="22" slack="0"/>
<pin id="253" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="254" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="G/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_access_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="22" slack="0"/>
<pin id="258" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="259" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B/3 "/>
</bind>
</comp>

<comp id="261" class="1005" name="indvar_flatten_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="indvar_flatten_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="32" slack="0"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="272" class="1005" name="x_i_i_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="1"/>
<pin id="274" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_i_i (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="x_i_i_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="16" slack="0"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_i_i/2 "/>
</bind>
</comp>

<comp id="283" class="1005" name="y_i_i_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="1"/>
<pin id="285" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_i_i (phireg) "/>
</bind>
</comp>

<comp id="287" class="1004" name="y_i_i_phi_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="16" slack="0"/>
<pin id="291" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_i_i/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="cast_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="0"/>
<pin id="296" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="cast1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="16" slack="0"/>
<pin id="300" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="exitcond_flatten_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="1"/>
<pin id="305" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="indvar_flatten_next_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="x_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="16" slack="0"/>
<pin id="316" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="exitcond_i_i_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="16" slack="0"/>
<pin id="321" dir="0" index="1" bw="16" slack="1"/>
<pin id="322" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i_i/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="y_i_i_mid2_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="16" slack="0"/>
<pin id="328" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_i_i_mid2/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_i_i_mid2_v_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="16" slack="0"/>
<pin id="335" dir="0" index="2" bw="16" slack="0"/>
<pin id="336" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_i_i_mid2_v/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_22_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="16" slack="0"/>
<pin id="342" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_22/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="p_shl_cast_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="23" slack="0"/>
<pin id="346" dir="0" index="1" bw="13" slack="0"/>
<pin id="347" dir="0" index="2" bw="1" slack="0"/>
<pin id="348" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_23_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="16" slack="0"/>
<pin id="354" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_23/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="p_shl1_cast_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="23" slack="0"/>
<pin id="358" dir="0" index="1" bw="15" slack="0"/>
<pin id="359" dir="0" index="2" bw="1" slack="0"/>
<pin id="360" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_s_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="23" slack="0"/>
<pin id="366" dir="0" index="1" bw="23" slack="0"/>
<pin id="367" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_i_i_cast_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="16" slack="0"/>
<pin id="372" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_cast/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_24_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="16" slack="0"/>
<pin id="376" dir="0" index="1" bw="23" slack="0"/>
<pin id="377" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_24/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="y_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="16" slack="0"/>
<pin id="383" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_28_cast_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="23" slack="1"/>
<pin id="388" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28_cast/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="p_shl3_i_i_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="12" slack="0"/>
<pin id="394" dir="0" index="1" bw="8" slack="0"/>
<pin id="395" dir="0" index="2" bw="1" slack="0"/>
<pin id="396" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_i_i/6 "/>
</bind>
</comp>

<comp id="400" class="1004" name="p_shl3_cast7_i_i_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="12" slack="0"/>
<pin id="402" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast7_i_i/6 "/>
</bind>
</comp>

<comp id="404" class="1004" name="p_neg_i_i_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="12" slack="0"/>
<pin id="407" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_i_i/6 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_40_cast14_i_i_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="1"/>
<pin id="412" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40_cast14_i_i/7 "/>
</bind>
</comp>

<comp id="413" class="1004" name="p_shl5_i_i_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="14" slack="0"/>
<pin id="415" dir="0" index="1" bw="8" slack="1"/>
<pin id="416" dir="0" index="2" bw="1" slack="0"/>
<pin id="417" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_i_i/7 "/>
</bind>
</comp>

<comp id="420" class="1004" name="p_shl5_cast_i_i_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="14" slack="0"/>
<pin id="422" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast_i_i/7 "/>
</bind>
</comp>

<comp id="424" class="1004" name="p_shl6_i_i_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="9" slack="0"/>
<pin id="426" dir="0" index="1" bw="8" slack="1"/>
<pin id="427" dir="0" index="2" bw="1" slack="0"/>
<pin id="428" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_i_i/7 "/>
</bind>
</comp>

<comp id="431" class="1004" name="p_shl6_cast_i_i_cast_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="9" slack="0"/>
<pin id="433" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast_i_i_cast/7 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_42_cast11_i_i_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="1"/>
<pin id="437" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_42_cast11_i_i/7 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_42_cast11_i_i_cast_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="1"/>
<pin id="440" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_42_cast11_i_i_cast/7 "/>
</bind>
</comp>

<comp id="441" class="1004" name="p_shl4_i_i_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="15" slack="0"/>
<pin id="443" dir="0" index="1" bw="8" slack="1"/>
<pin id="444" dir="0" index="2" bw="1" slack="0"/>
<pin id="445" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_i_i/7 "/>
</bind>
</comp>

<comp id="448" class="1004" name="p_shl4_cast_i_i_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="15" slack="0"/>
<pin id="450" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast_i_i/7 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_44_cast10_i_i_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="8" slack="1"/>
<pin id="454" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_44_cast10_i_i/7 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="9" slack="0"/>
<pin id="457" dir="0" index="1" bw="9" slack="0"/>
<pin id="458" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_cast_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="10" slack="0"/>
<pin id="463" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/7 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_46_i_i_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="10" slack="0"/>
<pin id="467" dir="0" index="1" bw="14" slack="0"/>
<pin id="468" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_46_i_i/7 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_46_cast_i_i_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="15" slack="0"/>
<pin id="473" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_46_cast_i_i/7 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp1_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="15" slack="0"/>
<pin id="477" dir="0" index="1" bw="15" slack="0"/>
<pin id="478" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/7 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp2_cast_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="13" slack="0"/>
<pin id="483" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast/7 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_48_i_i_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="13" slack="0"/>
<pin id="486" dir="0" index="1" bw="16" slack="0"/>
<pin id="487" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_48_i_i/7 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_50_i_i_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="0"/>
<pin id="492" dir="0" index="1" bw="16" slack="0"/>
<pin id="493" dir="0" index="2" bw="5" slack="0"/>
<pin id="494" dir="0" index="3" bw="5" slack="0"/>
<pin id="495" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_50_i_i/7 "/>
</bind>
</comp>

<comp id="500" class="1004" name="p_shl2_i_i_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="15" slack="0"/>
<pin id="502" dir="0" index="1" bw="8" slack="1"/>
<pin id="503" dir="0" index="2" bw="1" slack="0"/>
<pin id="504" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_i_i/7 "/>
</bind>
</comp>

<comp id="507" class="1004" name="p_shl2_cast_i_i_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="15" slack="0"/>
<pin id="509" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast_i_i/7 "/>
</bind>
</comp>

<comp id="511" class="1004" name="p_shl3_cast_i_i_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="12" slack="1"/>
<pin id="513" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast_i_i/7 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_53_i_i_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="15" slack="0"/>
<pin id="516" dir="0" index="1" bw="12" slack="0"/>
<pin id="517" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_53_i_i/7 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_54_cast_i_i_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="15" slack="0"/>
<pin id="522" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_54_cast_i_i/7 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp3_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="16" slack="0"/>
<pin id="525" dir="0" index="1" bw="15" slack="0"/>
<pin id="526" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/7 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_58_i_i_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="8" slack="0"/>
<pin id="531" dir="0" index="1" bw="16" slack="0"/>
<pin id="532" dir="0" index="2" bw="5" slack="0"/>
<pin id="533" dir="0" index="3" bw="5" slack="0"/>
<pin id="534" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_58_i_i/7 "/>
</bind>
</comp>

<comp id="538" class="1004" name="p_neg_cast_i_i_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="13" slack="1"/>
<pin id="540" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_neg_cast_i_i/7 "/>
</bind>
</comp>

<comp id="541" class="1004" name="p_shl1_i_i_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="9" slack="0"/>
<pin id="543" dir="0" index="1" bw="8" slack="1"/>
<pin id="544" dir="0" index="2" bw="1" slack="0"/>
<pin id="545" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_i_i/7 "/>
</bind>
</comp>

<comp id="548" class="1004" name="p_shl1_cast_i_i_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="9" slack="0"/>
<pin id="550" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast_i_i/7 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_61_i_i_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="13" slack="0"/>
<pin id="554" dir="0" index="1" bw="9" slack="0"/>
<pin id="555" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_61_i_i/7 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_61_cast_i_i_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="14" slack="0"/>
<pin id="560" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_61_cast_i_i/7 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_62_cast_i_i_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="15" slack="0"/>
<pin id="564" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_62_cast_i_i/7 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp4_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="15" slack="0"/>
<pin id="567" dir="0" index="1" bw="14" slack="0"/>
<pin id="568" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/7 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_66_i_i_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="8" slack="0"/>
<pin id="573" dir="0" index="1" bw="16" slack="0"/>
<pin id="574" dir="0" index="2" bw="5" slack="0"/>
<pin id="575" dir="0" index="3" bw="5" slack="0"/>
<pin id="576" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_66_i_i/7 "/>
</bind>
</comp>

<comp id="580" class="1004" name="Y_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="6" slack="0"/>
<pin id="582" dir="0" index="1" bw="8" slack="1"/>
<pin id="583" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Y/8 "/>
</bind>
</comp>

<comp id="586" class="1004" name="U_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="8" slack="1"/>
<pin id="588" dir="0" index="1" bw="8" slack="0"/>
<pin id="589" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="U/8 "/>
</bind>
</comp>

<comp id="592" class="1004" name="V_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="8" slack="1"/>
<pin id="594" dir="0" index="1" bw="8" slack="0"/>
<pin id="595" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="V/8 "/>
</bind>
</comp>

<comp id="598" class="1007" name="grp_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="6" slack="0"/>
<pin id="600" dir="0" index="1" bw="8" slack="0"/>
<pin id="601" dir="0" index="2" bw="8" slack="0"/>
<pin id="602" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_45_i_i/7 tmp2/7 "/>
</bind>
</comp>

<comp id="607" class="1007" name="bound_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="16" slack="0"/>
<pin id="609" dir="0" index="1" bw="16" slack="0"/>
<pin id="610" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/1 "/>
</bind>
</comp>

<comp id="613" class="1007" name="grp_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="8" slack="0"/>
<pin id="615" dir="0" index="1" bw="8" slack="0"/>
<pin id="616" dir="0" index="2" bw="16" slack="0"/>
<pin id="617" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_60_i_i/7 tmp_64_i_i/7 "/>
</bind>
</comp>

<comp id="622" class="1007" name="grp_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="0"/>
<pin id="624" dir="0" index="1" bw="8" slack="0"/>
<pin id="625" dir="0" index="2" bw="9" slack="0"/>
<pin id="626" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_59_i_i/7 tmp_62_i_i/7 "/>
</bind>
</comp>

<comp id="631" class="1007" name="grp_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="8" slack="0"/>
<pin id="633" dir="0" index="1" bw="8" slack="0"/>
<pin id="634" dir="0" index="2" bw="16" slack="0"/>
<pin id="635" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_52_i_i/7 tmp_56_i_i/7 "/>
</bind>
</comp>

<comp id="640" class="1007" name="grp_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="7" slack="0"/>
<pin id="642" dir="0" index="1" bw="8" slack="0"/>
<pin id="643" dir="0" index="2" bw="9" slack="0"/>
<pin id="644" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_51_i_i/7 tmp_54_i_i/7 "/>
</bind>
</comp>

<comp id="649" class="1005" name="height_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="16" slack="1"/>
<pin id="651" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="height "/>
</bind>
</comp>

<comp id="654" class="1005" name="bound_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="1"/>
<pin id="656" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="659" class="1005" name="exitcond_flatten_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="1"/>
<pin id="661" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="663" class="1005" name="indvar_flatten_next_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="0"/>
<pin id="665" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="668" class="1005" name="tmp_i_i_mid2_v_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="16" slack="0"/>
<pin id="670" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="tmp_i_i_mid2_v "/>
</bind>
</comp>

<comp id="673" class="1005" name="tmp_24_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="23" slack="1"/>
<pin id="675" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="678" class="1005" name="y_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="16" slack="0"/>
<pin id="680" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="683" class="1005" name="in_channels_ch1_addr_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="22" slack="1"/>
<pin id="685" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch1_addr "/>
</bind>
</comp>

<comp id="688" class="1005" name="in_channels_ch2_addr_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="22" slack="1"/>
<pin id="690" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch2_addr "/>
</bind>
</comp>

<comp id="693" class="1005" name="in_channels_ch3_addr_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="22" slack="1"/>
<pin id="695" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch3_addr "/>
</bind>
</comp>

<comp id="698" class="1005" name="R_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="8" slack="1"/>
<pin id="700" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="R "/>
</bind>
</comp>

<comp id="705" class="1005" name="G_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="8" slack="1"/>
<pin id="707" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="G "/>
</bind>
</comp>

<comp id="712" class="1005" name="B_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="8" slack="1"/>
<pin id="714" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B "/>
</bind>
</comp>

<comp id="719" class="1005" name="p_shl3_i_i_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="12" slack="1"/>
<pin id="721" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_shl3_i_i "/>
</bind>
</comp>

<comp id="724" class="1005" name="p_neg_i_i_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="13" slack="1"/>
<pin id="726" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="p_neg_i_i "/>
</bind>
</comp>

<comp id="729" class="1005" name="tmp_50_i_i_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="8" slack="1"/>
<pin id="731" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_50_i_i "/>
</bind>
</comp>

<comp id="734" class="1005" name="tmp_58_i_i_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="8" slack="1"/>
<pin id="736" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_58_i_i "/>
</bind>
</comp>

<comp id="739" class="1005" name="tmp_66_i_i_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="8" slack="1"/>
<pin id="741" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_66_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="138"><net_src comp="44" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="24" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="44" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="22" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="44" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="20" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="46" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="26" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="146" pin="2"/><net_sink comp="152" pin=2"/></net>

<net id="165"><net_src comp="46" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="28" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="140" pin="2"/><net_sink comp="160" pin=2"/></net>

<net id="173"><net_src comp="46" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="30" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="134" pin="2"/><net_sink comp="168" pin=2"/></net>

<net id="180"><net_src comp="48" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="6" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="48" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="8" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="50" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="16" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="176" pin="2"/><net_sink comp="188" pin=2"/></net>

<net id="201"><net_src comp="50" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="18" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="182" pin="2"/><net_sink comp="196" pin=2"/></net>

<net id="209"><net_src comp="130" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="10" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="130" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="12" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="130" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="14" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="0" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="66" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="2" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="66" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="4" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="66" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="250"><net_src comp="225" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="232" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="239" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="36" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="52" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="272" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="52" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="283" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="176" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="182" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="265" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="265" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="54" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="56" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="276" pin="4"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="287" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="319" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="52" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="287" pin="4"/><net_sink comp="324" pin=2"/></net>

<net id="337"><net_src comp="319" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="313" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="276" pin="4"/><net_sink comp="332" pin=2"/></net>

<net id="343"><net_src comp="332" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="349"><net_src comp="58" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="340" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="60" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="355"><net_src comp="332" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="361"><net_src comp="62" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="352" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="64" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="368"><net_src comp="344" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="356" pin="3"/><net_sink comp="364" pin=1"/></net>

<net id="373"><net_src comp="324" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="378"><net_src comp="370" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="364" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="56" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="324" pin="3"/><net_sink comp="380" pin=1"/></net>

<net id="389"><net_src comp="386" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="391"><net_src comp="386" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="397"><net_src comp="68" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="256" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="70" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="403"><net_src comp="392" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="72" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="400" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="418"><net_src comp="74" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="76" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="423"><net_src comp="413" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="429"><net_src comp="78" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="80" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="434"><net_src comp="424" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="446"><net_src comp="82" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="84" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="451"><net_src comp="441" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="459"><net_src comp="88" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="431" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="464"><net_src comp="455" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="461" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="420" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="474"><net_src comp="465" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="479"><net_src comp="448" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="471" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="488"><net_src comp="481" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="475" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="496"><net_src comp="90" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="484" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="498"><net_src comp="92" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="499"><net_src comp="94" pin="0"/><net_sink comp="490" pin=3"/></net>

<net id="505"><net_src comp="82" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="84" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="510"><net_src comp="500" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="518"><net_src comp="507" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="511" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="527"><net_src comp="514" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="520" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="535"><net_src comp="90" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="92" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="537"><net_src comp="94" pin="0"/><net_sink comp="529" pin=3"/></net>

<net id="546"><net_src comp="78" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="80" pin="0"/><net_sink comp="541" pin=2"/></net>

<net id="551"><net_src comp="541" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="556"><net_src comp="538" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="548" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="561"><net_src comp="552" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="569"><net_src comp="562" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="558" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="577"><net_src comp="90" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="578"><net_src comp="92" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="579"><net_src comp="94" pin="0"/><net_sink comp="571" pin=3"/></net>

<net id="584"><net_src comp="126" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="580" pin="2"/><net_sink comp="204" pin=2"/></net>

<net id="590"><net_src comp="128" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="591"><net_src comp="586" pin="2"/><net_sink comp="211" pin=2"/></net>

<net id="596"><net_src comp="128" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="597"><net_src comp="592" pin="2"/><net_sink comp="218" pin=2"/></net>

<net id="603"><net_src comp="86" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="452" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="605"><net_src comp="438" pin="1"/><net_sink comp="598" pin=2"/></net>

<net id="606"><net_src comp="598" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="611"><net_src comp="298" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="294" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="618"><net_src comp="104" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="619"><net_src comp="435" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="620"><net_src comp="565" pin="2"/><net_sink comp="613" pin=2"/></net>

<net id="621"><net_src comp="613" pin="3"/><net_sink comp="571" pin=1"/></net>

<net id="627"><net_src comp="102" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="410" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="629"><net_src comp="100" pin="0"/><net_sink comp="622" pin=2"/></net>

<net id="630"><net_src comp="622" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="636"><net_src comp="98" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="637"><net_src comp="435" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="638"><net_src comp="523" pin="2"/><net_sink comp="631" pin=2"/></net>

<net id="639"><net_src comp="631" pin="3"/><net_sink comp="529" pin=1"/></net>

<net id="645"><net_src comp="96" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="410" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="647"><net_src comp="100" pin="0"/><net_sink comp="640" pin=2"/></net>

<net id="648"><net_src comp="640" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="652"><net_src comp="182" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="657"><net_src comp="607" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="662"><net_src comp="302" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="666"><net_src comp="307" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="671"><net_src comp="332" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="676"><net_src comp="374" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="681"><net_src comp="380" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="686"><net_src comp="225" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="691"><net_src comp="232" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="696"><net_src comp="239" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="701"><net_src comp="246" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="703"><net_src comp="698" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="704"><net_src comp="698" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="708"><net_src comp="251" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="710"><net_src comp="705" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="711"><net_src comp="705" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="715"><net_src comp="256" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="717"><net_src comp="712" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="718"><net_src comp="712" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="722"><net_src comp="392" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="727"><net_src comp="404" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="732"><net_src comp="490" pin="4"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="737"><net_src comp="529" pin="4"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="742"><net_src comp="571" pin="4"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="592" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_channels_ch1 | {8 }
	Port: out_channels_ch2 | {8 }
	Port: out_channels_ch3 | {8 }
	Port: out_width | {1 }
	Port: out_height | {1 }
	Port: Y_scale_out | {1 }
	Port: U_scale_out | {1 }
	Port: V_scale_out | {1 }
 - Input state : 
	Port: yuv_filter_rgb2yuv11 : in_channels_ch1 | {3 4 5 6 }
	Port: yuv_filter_rgb2yuv11 : in_channels_ch2 | {3 4 5 6 }
	Port: yuv_filter_rgb2yuv11 : in_channels_ch3 | {3 4 5 6 }
	Port: yuv_filter_rgb2yuv11 : in_width | {1 }
	Port: yuv_filter_rgb2yuv11 : in_height | {1 }
	Port: yuv_filter_rgb2yuv11 : Y_scale | {1 }
	Port: yuv_filter_rgb2yuv11 : U_scale | {1 }
	Port: yuv_filter_rgb2yuv11 : V_scale | {1 }
  - Chain level:
	State 1
		bound : 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_37 : 2
		x : 1
		exitcond_i_i : 1
		y_i_i_mid2 : 2
		tmp_i_i_mid2_v : 2
		tmp_22 : 3
		p_shl_cast : 4
		tmp_23 : 3
		p_shl1_cast : 4
		tmp_s : 5
		tmp_i_i_cast : 3
		tmp_24 : 6
		y : 3
	State 3
		in_channels_ch1_addr : 1
		in_channels_ch2_addr : 1
		in_channels_ch3_addr : 1
		R : 2
		G : 2
		B : 2
	State 4
	State 5
	State 6
		p_shl3_i_i : 1
		p_shl3_cast7_i_i : 2
		p_neg_i_i : 3
	State 7
		p_shl5_cast_i_i : 1
		p_shl6_cast_i_i_cast : 1
		p_shl4_cast_i_i : 1
		tmp_45_i_i : 1
		tmp : 2
		tmp_cast : 3
		tmp_46_i_i : 4
		tmp_46_cast_i_i : 5
		tmp1 : 6
		tmp2 : 2
		tmp2_cast : 3
		tmp_48_i_i : 7
		tmp_50_i_i : 8
		tmp_51_i_i : 1
		tmp_52_i_i : 1
		p_shl2_cast_i_i : 1
		tmp_53_i_i : 2
		tmp_54_i_i : 2
		tmp_54_cast_i_i : 3
		tmp3 : 4
		tmp_56_i_i : 5
		tmp_58_i_i : 6
		tmp_59_i_i : 1
		tmp_60_i_i : 1
		p_shl1_cast_i_i : 1
		tmp_61_i_i : 2
		tmp_61_cast_i_i : 3
		tmp_62_i_i : 2
		tmp_62_cast_i_i : 3
		tmp4 : 4
		tmp_64_i_i : 5
		tmp_66_i_i : 6
	State 8
		stg_120 : 1
		empty_79 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |   indvar_flatten_next_fu_307  |    0    |    0    |    32   |
|          |            x_fu_313           |    0    |    0    |    16   |
|          |          tmp_s_fu_364         |    0    |    0    |    8    |
|          |         tmp_24_fu_374         |    0    |    0    |    8    |
|          |            y_fu_380           |    0    |    0    |    16   |
|    add   |           tmp_fu_455          |    0    |    0    |    9    |
|          |       tmp_46_i_i_fu_465       |    0    |    0    |    14   |
|          |          tmp1_fu_475          |    0    |    0    |    8    |
|          |       tmp_48_i_i_fu_484       |    0    |    0    |    8    |
|          |          tmp3_fu_523          |    0    |    0    |    8    |
|          |          tmp4_fu_565          |    0    |    0    |    15   |
|          |            Y_fu_580           |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|          |        p_neg_i_i_fu_404       |    0    |    0    |    12   |
|    sub   |       tmp_53_i_i_fu_514       |    0    |    0    |    8    |
|          |       tmp_61_i_i_fu_552       |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|  select  |       y_i_i_mid2_fu_324       |    0    |    0    |    16   |
|          |     tmp_i_i_mid2_v_fu_332     |    0    |    0    |    16   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |    exitcond_flatten_fu_302    |    0    |    0    |    11   |
|          |      exitcond_i_i_fu_319      |    0    |    0    |    6    |
|----------|-------------------------------|---------|---------|---------|
|    xor   |            U_fu_586           |    0    |    0    |    8    |
|          |            V_fu_592           |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_598          |    1    |    0    |    0    |
|          |           grp_fu_613          |    1    |    0    |    0    |
|  muladd  |           grp_fu_622          |    1    |    0    |    0    |
|          |           grp_fu_631          |    1    |    0    |    0    |
|          |           grp_fu_640          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|    mul   |          bound_fu_607         |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |    V_scale_read_read_fu_134   |    0    |    0    |    0    |
|          |    U_scale_read_read_fu_140   |    0    |    0    |    0    |
|   read   |    Y_scale_read_read_fu_146   |    0    |    0    |    0    |
|          |       width_read_fu_176       |    0    |    0    |    0    |
|          |       height_read_fu_182      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |      stg_19_write_fu_152      |    0    |    0    |    0    |
|          |      stg_21_write_fu_160      |    0    |    0    |    0    |
|          |      stg_23_write_fu_168      |    0    |    0    |    0    |
|   write  |      stg_26_write_fu_188      |    0    |    0    |    0    |
|          |      stg_27_write_fu_196      |    0    |    0    |    0    |
|          |      stg_120_write_fu_204     |    0    |    0    |    0    |
|          |      stg_121_write_fu_211     |    0    |    0    |    0    |
|          |      stg_122_write_fu_218     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          cast_fu_294          |    0    |    0    |    0    |
|          |          cast1_fu_298         |    0    |    0    |    0    |
|          |      tmp_i_i_cast_fu_370      |    0    |    0    |    0    |
|          |       tmp_28_cast_fu_386      |    0    |    0    |    0    |
|          |    p_shl3_cast7_i_i_fu_400    |    0    |    0    |    0    |
|          |    tmp_40_cast14_i_i_fu_410   |    0    |    0    |    0    |
|          |     p_shl5_cast_i_i_fu_420    |    0    |    0    |    0    |
|          |  p_shl6_cast_i_i_cast_fu_431  |    0    |    0    |    0    |
|          |    tmp_42_cast11_i_i_fu_435   |    0    |    0    |    0    |
|   zext   | tmp_42_cast11_i_i_cast_fu_438 |    0    |    0    |    0    |
|          |     p_shl4_cast_i_i_fu_448    |    0    |    0    |    0    |
|          |    tmp_44_cast10_i_i_fu_452   |    0    |    0    |    0    |
|          |        tmp_cast_fu_461        |    0    |    0    |    0    |
|          |     tmp_46_cast_i_i_fu_471    |    0    |    0    |    0    |
|          |        tmp2_cast_fu_481       |    0    |    0    |    0    |
|          |     p_shl2_cast_i_i_fu_507    |    0    |    0    |    0    |
|          |     p_shl3_cast_i_i_fu_511    |    0    |    0    |    0    |
|          |     p_shl1_cast_i_i_fu_548    |    0    |    0    |    0    |
|          |     tmp_62_cast_i_i_fu_562    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |         tmp_22_fu_340         |    0    |    0    |    0    |
|          |         tmp_23_fu_352         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       p_shl_cast_fu_344       |    0    |    0    |    0    |
|          |       p_shl1_cast_fu_356      |    0    |    0    |    0    |
|          |       p_shl3_i_i_fu_392       |    0    |    0    |    0    |
|bitconcatenate|       p_shl5_i_i_fu_413       |    0    |    0    |    0    |
|          |       p_shl6_i_i_fu_424       |    0    |    0    |    0    |
|          |       p_shl4_i_i_fu_441       |    0    |    0    |    0    |
|          |       p_shl2_i_i_fu_500       |    0    |    0    |    0    |
|          |       p_shl1_i_i_fu_541       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       tmp_50_i_i_fu_490       |    0    |    0    |    0    |
|partselect|       tmp_58_i_i_fu_529       |    0    |    0    |    0    |
|          |       tmp_66_i_i_fu_571       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |     tmp_54_cast_i_i_fu_520    |    0    |    0    |    0    |
|   sext   |     p_neg_cast_i_i_fu_538     |    0    |    0    |    0    |
|          |     tmp_61_cast_i_i_fu_558    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    6    |    0    |   248   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|          B_reg_712         |    8   |
|          G_reg_705         |    8   |
|          R_reg_698         |    8   |
|        bound_reg_654       |   32   |
|  exitcond_flatten_reg_659  |    1   |
|       height_reg_649       |   16   |
|in_channels_ch1_addr_reg_683|   22   |
|in_channels_ch2_addr_reg_688|   22   |
|in_channels_ch3_addr_reg_693|   22   |
| indvar_flatten_next_reg_663|   32   |
|   indvar_flatten_reg_261   |   32   |
|      p_neg_i_i_reg_724     |   13   |
|     p_shl3_i_i_reg_719     |   12   |
|       tmp_24_reg_673       |   23   |
|     tmp_50_i_i_reg_729     |    8   |
|     tmp_58_i_i_reg_734     |    8   |
|     tmp_66_i_i_reg_739     |    8   |
|   tmp_i_i_mid2_v_reg_668   |   16   |
|        x_i_i_reg_272       |   16   |
|        y_i_i_reg_283       |   16   |
|          y_reg_678         |   16   |
+----------------------------+--------+
|            Total           |   339  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_246 |  p0  |   2  |  22  |   44   ||    22   |
| grp_access_fu_251 |  p0  |   2  |  22  |   44   ||    22   |
| grp_access_fu_256 |  p0  |   2  |  22  |   44   ||    22   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   132  ||  4.713  ||    66   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |   248  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   66   |
|  Register |    -   |    -   |   339  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    4   |   339  |   314  |
+-----------+--------+--------+--------+--------+
