sig/stato,RegFile1_Wr_Addr,RegFile1_Wr,RegFile1_Rd_Addr,RegFile2_Wr_Addr0,RegFile2_Wr_Addr1,RegFile2_Wr,RegFile2_Rd1_Addr0,RegFile2_Rd1_Addr1,RegFile2_Rd2_Addr0,RegFile2_Rd2_Addr1,Multiplier_Dbl_Mult_n,RegMult_Load,Sel1_Data2_Add1_n,Sel2_mult_mux1_n,Sel3_Add1_mult_n,Adder1_Sub_Add_n,RegAdd1_Load,sel4_data2_add2_n,Adder2_Sub_Add_n,RegAdd2_Load,sel4_add2_add1_n,Reg_out_load,DONE
CW_0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CW_1,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CW_2,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CW_3,0,1,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CW_4,1,1,0,1,1,1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
CW_5,0,0,1,0,0,0,0,1,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0
CW_6,0,0,1,0,0,0,1,1,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0
CW_7,0,0,0,0,0,0,1,1,1,0,0,1,0,0,0,0,1,1,0,0,0,0,0
CW_8,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,1,0,0,0,1,0,0,0
CW_9,0,0,0,0,0,0,1,0,0,0,1,1,0,0,0,0,1,0,0,0,0,0,0
CW_10,0,0,0,0,0,0,0,0,0,0,0,1,0,1,1,1,0,0,0,1,0,0,0
CW_11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,1,0,1,1,1
CW_12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,0
CW_13,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0
CW_14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0
CW_15,0,0,0,0,0,1,0,0,0,0,1,1,0,0,0,1,0,0,0,1,0,0,0
CW_16,0,0,0,1,0,1,1,0,0,0,1,1,0,0,0,0,1,0,0,0,0,0,0
CW_17,0,1,0,0,1,1,0,0,0,0,0,1,0,1,1,1,0,0,0,1,0,0,0
CW_18,1,1,0,1,1,1,0,0,0,0,0,0,0,0,0,0,1,1,1,0,1,1,1
CW_19,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,0
CW_20,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0
CW_21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0
