<profile>

<section name = "Vitis HLS Report for 'simple_threshold'" level="0">
<item name = "Date">Thu May 29 09:33:36 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">threshold_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.256 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">7, 7, 70.000 ns, 70.000 ns, 5, 5, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 98, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 136, -</column>
<column name="Register">-, -, 182, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_pp0_stage0_01001_grp2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_01001_grp5">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001_grp8">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_01001_grp1">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_519">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_523">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_526">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_530">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op43_read_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op47_write_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op48_read_state6">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op52_write_state6">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op57_write_state6">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op58_write_state7">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op61_write_state7">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op65_write_state8">and, 0, 0, 2, 1, 1</column>
<column name="tmp_1_nbreadreq_fu_68_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_2_nbreadreq_fu_76_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_3_nbreadreq_fu_84_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_nbreadreq_fu_60_p3">and, 0, 0, 2, 1, 0</column>
<column name="icmp_ln60_fu_169_p2">icmp, 0, 0, 23, 16, 13</column>
<column name="icmp_ln65_fu_179_p2">icmp, 0, 0, 23, 16, 13</column>
<column name="ap_block_state5_pp0_stage4_iter0_grp1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage0_iter1_grp2">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7_pp0_stage1_iter1_grp5">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8_pp0_stage2_iter1_grp8">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">31, 6, 1, 6</column>
<column name="incoming_meta_TDATA_blk_n">9, 2, 1, 2</column>
<column name="incoming_time_TDATA_blk_n">9, 2, 1, 2</column>
<column name="outgoing_meta_TDATA_blk_n">9, 2, 1, 2</column>
<column name="outgoing_meta_TDATA_int_regslice">14, 3, 96, 288</column>
<column name="outgoing_order_TDATA_blk_n">9, 2, 1, 2</column>
<column name="outgoing_order_TDATA_int_regslice">14, 3, 64, 192</column>
<column name="outgoing_time_TDATA_blk_n">9, 2, 1, 2</column>
<column name="outgoing_time_TDATA_int_regslice">14, 3, 64, 192</column>
<column name="top_ask_TDATA_blk_n">9, 2, 1, 2</column>
<column name="top_bid_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_block_pp0_stage2_subdone_grp8_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_predicate_pred100_state7">1, 0, 1, 0</column>
<column name="ap_predicate_pred128_state8">1, 0, 1, 0</column>
<column name="icmp_ln60_reg_213">1, 0, 1, 0</column>
<column name="icmp_ln65_reg_227">1, 0, 1, 0</column>
<column name="incoming_meta_read_reg_222">96, 0, 96, 0</column>
<column name="incoming_time_read_reg_217">64, 0, 64, 0</column>
<column name="tmp_1_reg_189">1, 0, 1, 0</column>
<column name="tmp_1_reg_189_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_2_reg_193">1, 0, 1, 0</column>
<column name="tmp_2_reg_193_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_3_reg_197">1, 0, 1, 0</column>
<column name="tmp_3_reg_197_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_4_reg_201">1, 0, 1, 0</column>
<column name="tmp_5_reg_205">1, 0, 1, 0</column>
<column name="tmp_6_reg_209">1, 0, 1, 0</column>
<column name="tmp_reg_185">1, 0, 1, 0</column>
<column name="tmp_reg_185_pp0_iter1_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, simple_threshold, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, simple_threshold, return value</column>
<column name="top_bid_TDATA">in, 96, axis, top_bid, pointer</column>
<column name="top_bid_TVALID">in, 1, axis, top_bid, pointer</column>
<column name="top_bid_TREADY">out, 1, axis, top_bid, pointer</column>
<column name="top_ask_TDATA">in, 64, axis, top_ask, pointer</column>
<column name="top_ask_TVALID">in, 1, axis, top_ask, pointer</column>
<column name="top_ask_TREADY">out, 1, axis, top_ask, pointer</column>
<column name="incoming_time_TDATA">in, 64, axis, incoming_time, pointer</column>
<column name="incoming_time_TVALID">in, 1, axis, incoming_time, pointer</column>
<column name="incoming_time_TREADY">out, 1, axis, incoming_time, pointer</column>
<column name="incoming_meta_TDATA">in, 96, axis, incoming_meta, pointer</column>
<column name="incoming_meta_TVALID">in, 1, axis, incoming_meta, pointer</column>
<column name="incoming_meta_TREADY">out, 1, axis, incoming_meta, pointer</column>
<column name="outgoing_order_TDATA">out, 64, axis, outgoing_order, pointer</column>
<column name="outgoing_order_TVALID">out, 1, axis, outgoing_order, pointer</column>
<column name="outgoing_order_TREADY">in, 1, axis, outgoing_order, pointer</column>
<column name="outgoing_time_TDATA">out, 64, axis, outgoing_time, pointer</column>
<column name="outgoing_time_TVALID">out, 1, axis, outgoing_time, pointer</column>
<column name="outgoing_time_TREADY">in, 1, axis, outgoing_time, pointer</column>
<column name="outgoing_meta_TDATA">out, 96, axis, outgoing_meta, pointer</column>
<column name="outgoing_meta_TVALID">out, 1, axis, outgoing_meta, pointer</column>
<column name="outgoing_meta_TREADY">in, 1, axis, outgoing_meta, pointer</column>
</table>
</item>
</section>
</profile>
