module top_module(
    input [31:0] a,
    input [31:0] b,
    output [31:0] sum
);
    wire [15:0] w1,w2,w3,w4,w5;
    wire [31:16] w8;
    wire w6,w9,w7 ;
    assign w7=0;
    assign w1=a[15:0];
    assign w2=b[15:0];
    assign w3=a[31:16];
    assign w4=b[31:16];
    add16 a1(.a(w1),.b(w2),.cin(w7),.sum(w5),.cout(w6));
    
    add16 a2(.a(w3),.b(w4),.cin(w6),.sum(w8),.cout(w9));
    assign sum={w8,w5};

endmodule
