// Seed: 2323979211
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_16;
  wire id_17, id_18;
  assign id_5 = id_4;
  assign id_3 = 1;
  always @(posedge 1) #1;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    output tri id_2,
    input wire id_3,
    output supply0 id_4,
    input wor id_5,
    input tri0 id_6,
    input tri1 id_7,
    input wor id_8,
    input supply1 id_9,
    output wor id_10
);
  wire id_12;
  module_0(
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
  initial begin
    disable id_13;
  end
endmodule
