# 
# Synthesis run script generated by Vivado
# 

set TIME_start [clock seconds] 
proc create_report { reportName command } {
  set status "."
  append status $reportName ".fail"
  if { [file exists $status] } {
    eval file delete [glob $status]
  }
  send_msg_id runtcl-4 info "Executing : $command"
  set retval [eval catch { $command } msg]
  if { $retval != 0 } {
    set fp [open $status w]
    close $fp
    send_msg_id runtcl-5 warning "$msg"
  }
}
create_project -in_memory -part xc7z020clg484-1

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir /home/hadee/FPGA_project/SimpleCNN_FPGA/CNN/solution1/impl/verilog/project.cache/wt [current_project]
set_property parent.project_path /home/hadee/FPGA_project/SimpleCNN_FPGA/CNN/solution1/impl/verilog/project.xpr [current_project]
set_property XPM_LIBRARIES XPM_MEMORY [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property ip_cache_permissions {read write} [current_project]
read_verilog -library xil_defaultlib {
  /home/hadee/FPGA_project/SimpleCNN_FPGA/CNN/solution1/impl/verilog/Conv_forward.v
  /home/hadee/FPGA_project/SimpleCNN_FPGA/CNN/solution1/impl/verilog/Conv_forward_convbkb.v
  /home/hadee/FPGA_project/SimpleCNN_FPGA/CNN/solution1/impl/verilog/Lenet.v
  /home/hadee/FPGA_project/SimpleCNN_FPGA/CNN/solution1/impl/verilog/Lenet_axilite_s_axi.v
  /home/hadee/FPGA_project/SimpleCNN_FPGA/CNN/solution1/impl/verilog/Lenet_conv1_a_slilbW.v
  /home/hadee/FPGA_project/SimpleCNN_FPGA/CNN/solution1/impl/verilog/Lenet_conv1_inputjbC.v
  /home/hadee/FPGA_project/SimpleCNN_FPGA/CNN/solution1/impl/verilog/Lenet_mac_muladd_cud.v
  /home/hadee/FPGA_project/SimpleCNN_FPGA/CNN/solution1/impl/verilog/Lenet_mac_muladd_eOg.v
  /home/hadee/FPGA_project/SimpleCNN_FPGA/CNN/solution1/impl/verilog/Lenet_sdiv_24ns_1ibs.v
  /home/hadee/FPGA_project/SimpleCNN_FPGA/CNN/solution1/impl/verilog/Padding.v
  /home/hadee/FPGA_project/SimpleCNN_FPGA/CNN/solution1/impl/verilog/copy_tensor.v
  /home/hadee/FPGA_project/SimpleCNN_FPGA/CNN/solution1/impl/verilog/copy_tensor_1.v
  /home/hadee/FPGA_project/SimpleCNN_FPGA/CNN/solution1/impl/verilog/copy_tensor_2.v
  /home/hadee/FPGA_project/SimpleCNN_FPGA/CNN/solution1/impl/verilog/copy_tensor_3.v
  /home/hadee/FPGA_project/SimpleCNN_FPGA/CNN/solution1/impl/verilog/exp_16_8_s.v
  /home/hadee/FPGA_project/SimpleCNN_FPGA/CNN/solution1/impl/verilog/exp_16_8_s_exp_x_g8j.v
  /home/hadee/FPGA_project/SimpleCNN_FPGA/CNN/solution1/impl/verilog/exp_16_8_s_exp_x_hbi.v
  /home/hadee/FPGA_project/SimpleCNN_FPGA/CNN/solution1/impl/verilog/exp_16_8_s_f_x_lsfYi.v
  /home/hadee/FPGA_project/SimpleCNN_FPGA/CNN/solution1/impl/verilog/forward_ReLu.v
  /home/hadee/FPGA_project/SimpleCNN_FPGA/CNN/solution1/impl/verilog/forward_fc.v
  /home/hadee/FPGA_project/SimpleCNN_FPGA/CNN/solution1/impl/verilog/softmax.v
}
# Mark all dcp files as not used in implementation to prevent them from being
# stitched into the results of this synthesis run. Any black boxes in the
# design are intentionally left as such for best results. Dcp files will be
# stitched into the design at a later time, either when this synthesis run is
# opened, or when it is stitched into a dependent implementation run.
foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] {
  set_property used_in_implementation false $dcp
}
read_xdc /home/hadee/FPGA_project/SimpleCNN_FPGA/CNN/solution1/impl/verilog/Lenet.xdc
set_property used_in_implementation false [get_files /home/hadee/FPGA_project/SimpleCNN_FPGA/CNN/solution1/impl/verilog/Lenet.xdc]

set_param ips.enableIPCacheLiteLoad 0
close [open __synthesis_is_running__ w]

synth_design -top Lenet -part xc7z020clg484-1 -directive sdx_optimization_effort_high -no_iobuf -mode out_of_context


# disable binary constraint mode for synth run checkpoints
set_param constraints.enableBinaryConstraints false
write_checkpoint -force -noxdef Lenet.dcp
create_report "synth_1_synth_report_utilization_0" "report_utilization -file Lenet_utilization_synth.rpt -pb Lenet_utilization_synth.pb"
file delete __synthesis_is_running__
close [open __synthesis_is_complete__ w]
