-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.1
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fe_cmov_1 is
port (
    f_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
    f_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
    f_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
    f_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
    f_4_read : IN STD_LOGIC_VECTOR (31 downto 0);
    f_5_read : IN STD_LOGIC_VECTOR (31 downto 0);
    f_6_read : IN STD_LOGIC_VECTOR (31 downto 0);
    f_7_read : IN STD_LOGIC_VECTOR (31 downto 0);
    f_8_read : IN STD_LOGIC_VECTOR (31 downto 0);
    f_9_read : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read11 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read12 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read13 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read14 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read15 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read16 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read17 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read18 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read19 : IN STD_LOGIC_VECTOR (31 downto 0);
    b : IN STD_LOGIC_VECTOR (0 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of fe_cmov_1 is 
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal x0_fu_198_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_assign_cast_fu_258_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x1_fu_204_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x2_fu_210_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x3_fu_216_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x4_fu_222_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x5_fu_228_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x6_fu_234_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x7_fu_240_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x8_fu_246_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x9_fu_252_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x0_1_fu_266_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x1_1_fu_272_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x2_1_fu_278_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x3_1_fu_284_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x4_1_fu_290_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x5_1_fu_296_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x6_1_fu_302_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x7_1_fu_308_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x8_1_fu_314_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x9_1_fu_320_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal f_0_write_assign_fu_326_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal f_1_write_assign_fu_332_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal f_2_write_assign_fu_338_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal f_3_write_assign_fu_344_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal f_4_write_assign_fu_350_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal f_5_write_assign_fu_356_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal f_6_write_assign_fu_362_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal f_7_write_assign_fu_368_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal f_8_write_assign_fu_374_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal f_9_write_assign_fu_380_p2 : STD_LOGIC_VECTOR (31 downto 0);


begin



    ap_return_0 <= f_0_write_assign_fu_326_p2;
    ap_return_1 <= f_1_write_assign_fu_332_p2;
    ap_return_2 <= f_2_write_assign_fu_338_p2;
    ap_return_3 <= f_3_write_assign_fu_344_p2;
    ap_return_4 <= f_4_write_assign_fu_350_p2;
    ap_return_5 <= f_5_write_assign_fu_356_p2;
    ap_return_6 <= f_6_write_assign_fu_362_p2;
    ap_return_7 <= f_7_write_assign_fu_368_p2;
    ap_return_8 <= f_8_write_assign_fu_374_p2;
    ap_return_9 <= f_9_write_assign_fu_380_p2;
    b_assign_cast_fu_258_p3 <= 
        ap_const_lv32_FFFFFFFF when (b(0) = '1') else 
        ap_const_lv32_0;
    f_0_write_assign_fu_326_p2 <= (x0_1_fu_266_p2 xor f_0_read);
    f_1_write_assign_fu_332_p2 <= (x1_1_fu_272_p2 xor f_1_read);
    f_2_write_assign_fu_338_p2 <= (x2_1_fu_278_p2 xor f_2_read);
    f_3_write_assign_fu_344_p2 <= (x3_1_fu_284_p2 xor f_3_read);
    f_4_write_assign_fu_350_p2 <= (x4_1_fu_290_p2 xor f_4_read);
    f_5_write_assign_fu_356_p2 <= (x5_1_fu_296_p2 xor f_5_read);
    f_6_write_assign_fu_362_p2 <= (x6_1_fu_302_p2 xor f_6_read);
    f_7_write_assign_fu_368_p2 <= (x7_1_fu_308_p2 xor f_7_read);
    f_8_write_assign_fu_374_p2 <= (x8_1_fu_314_p2 xor f_8_read);
    f_9_write_assign_fu_380_p2 <= (x9_1_fu_320_p2 xor f_9_read);
    x0_1_fu_266_p2 <= (x0_fu_198_p2 and b_assign_cast_fu_258_p3);
    x0_fu_198_p2 <= (p_read xor f_0_read);
    x1_1_fu_272_p2 <= (x1_fu_204_p2 and b_assign_cast_fu_258_p3);
    x1_fu_204_p2 <= (p_read11 xor f_1_read);
    x2_1_fu_278_p2 <= (x2_fu_210_p2 and b_assign_cast_fu_258_p3);
    x2_fu_210_p2 <= (p_read12 xor f_2_read);
    x3_1_fu_284_p2 <= (x3_fu_216_p2 and b_assign_cast_fu_258_p3);
    x3_fu_216_p2 <= (p_read13 xor f_3_read);
    x4_1_fu_290_p2 <= (x4_fu_222_p2 and b_assign_cast_fu_258_p3);
    x4_fu_222_p2 <= (p_read14 xor f_4_read);
    x5_1_fu_296_p2 <= (x5_fu_228_p2 and b_assign_cast_fu_258_p3);
    x5_fu_228_p2 <= (p_read15 xor f_5_read);
    x6_1_fu_302_p2 <= (x6_fu_234_p2 and b_assign_cast_fu_258_p3);
    x6_fu_234_p2 <= (p_read16 xor f_6_read);
    x7_1_fu_308_p2 <= (x7_fu_240_p2 and b_assign_cast_fu_258_p3);
    x7_fu_240_p2 <= (p_read17 xor f_7_read);
    x8_1_fu_314_p2 <= (x8_fu_246_p2 and b_assign_cast_fu_258_p3);
    x8_fu_246_p2 <= (p_read18 xor f_8_read);
    x9_1_fu_320_p2 <= (x9_fu_252_p2 and b_assign_cast_fu_258_p3);
    x9_fu_252_p2 <= (p_read19 xor f_9_read);
end behav;
