
FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004170  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ec  08004300  08004300  00014300  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080043ec  080043ec  000143ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080043f0  080043f0  000143f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000010  20000000  080043f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020010  2**0
                  CONTENTS
  7 .bss          00001d94  20000010  20000010  00020010  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20001da4  20001da4  00020010  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002db0e  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00005979  00000000  00000000  0004db4e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000d302  00000000  00000000  000534c7  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000012d8  00000000  00000000  000607d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001700  00000000  00000000  00061aa8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000bec6  00000000  00000000  000631a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0000660c  00000000  00000000  0006f06e  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0007567a  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000035d0  00000000  00000000  000756f8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000010 	.word	0x20000010
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080042e8 	.word	0x080042e8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000014 	.word	0x20000014
 80001cc:	080042e8 	.word	0x080042e8

080001d0 <HAL_Init>:
  */
HAL_StatusTypeDef HAL_Init(void)
{
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001d0:	4a07      	ldr	r2, [pc, #28]	; (80001f0 <HAL_Init+0x20>)
{
 80001d2:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001d4:	6813      	ldr	r3, [r2, #0]
 80001d6:	f043 0310 	orr.w	r3, r3, #16
 80001da:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001dc:	2003      	movs	r0, #3
 80001de:	f000 f81b 	bl	8000218 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80001e2:	2000      	movs	r0, #0
 80001e4:	f003 fd9c 	bl	8003d20 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80001e8:	f003 fd54 	bl	8003c94 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 80001ec:	2000      	movs	r0, #0
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	40022000 	.word	0x40022000

080001f4 <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80001f4:	4a03      	ldr	r2, [pc, #12]	; (8000204 <HAL_IncTick+0x10>)
 80001f6:	4b04      	ldr	r3, [pc, #16]	; (8000208 <HAL_IncTick+0x14>)
 80001f8:	6811      	ldr	r1, [r2, #0]
 80001fa:	781b      	ldrb	r3, [r3, #0]
 80001fc:	440b      	add	r3, r1
 80001fe:	6013      	str	r3, [r2, #0]
 8000200:	4770      	bx	lr
 8000202:	bf00      	nop
 8000204:	200019a0 	.word	0x200019a0
 8000208:	20000000 	.word	0x20000000

0800020c <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 800020c:	4b01      	ldr	r3, [pc, #4]	; (8000214 <HAL_GetTick+0x8>)
 800020e:	6818      	ldr	r0, [r3, #0]
}
 8000210:	4770      	bx	lr
 8000212:	bf00      	nop
 8000214:	200019a0 	.word	0x200019a0

08000218 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000218:	4a07      	ldr	r2, [pc, #28]	; (8000238 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800021a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800021c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000220:	041b      	lsls	r3, r3, #16
 8000222:	0c1b      	lsrs	r3, r3, #16
 8000224:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000228:	0200      	lsls	r0, r0, #8
 800022a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800022e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000232:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000234:	60d3      	str	r3, [r2, #12]
 8000236:	4770      	bx	lr
 8000238:	e000ed00 	.word	0xe000ed00

0800023c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800023c:	4b17      	ldr	r3, [pc, #92]	; (800029c <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800023e:	b530      	push	{r4, r5, lr}
 8000240:	68dc      	ldr	r4, [r3, #12]
 8000242:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000246:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800024a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800024c:	2b04      	cmp	r3, #4
 800024e:	bf28      	it	cs
 8000250:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000252:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000254:	f04f 0501 	mov.w	r5, #1
 8000258:	fa05 f303 	lsl.w	r3, r5, r3
 800025c:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000260:	bf8c      	ite	hi
 8000262:	3c03      	subhi	r4, #3
 8000264:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000266:	4019      	ands	r1, r3
 8000268:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800026a:	fa05 f404 	lsl.w	r4, r5, r4
 800026e:	3c01      	subs	r4, #1
 8000270:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000272:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000274:	ea42 0201 	orr.w	r2, r2, r1
 8000278:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800027c:	bfaf      	iteee	ge
 800027e:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000282:	f000 000f 	andlt.w	r0, r0, #15
 8000286:	4b06      	ldrlt	r3, [pc, #24]	; (80002a0 <HAL_NVIC_SetPriority+0x64>)
 8000288:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800028a:	bfa5      	ittet	ge
 800028c:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8000290:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000292:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000294:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000298:	bd30      	pop	{r4, r5, pc}
 800029a:	bf00      	nop
 800029c:	e000ed00 	.word	0xe000ed00
 80002a0:	e000ed14 	.word	0xe000ed14

080002a4 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80002a4:	0942      	lsrs	r2, r0, #5
 80002a6:	2301      	movs	r3, #1
 80002a8:	f000 001f 	and.w	r0, r0, #31
 80002ac:	fa03 f000 	lsl.w	r0, r3, r0
 80002b0:	4b01      	ldr	r3, [pc, #4]	; (80002b8 <HAL_NVIC_EnableIRQ+0x14>)
 80002b2:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80002b6:	4770      	bx	lr
 80002b8:	e000e100 	.word	0xe000e100

080002bc <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80002bc:	3801      	subs	r0, #1
 80002be:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80002c2:	d20a      	bcs.n	80002da <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80002c4:	4b06      	ldr	r3, [pc, #24]	; (80002e0 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002c6:	4a07      	ldr	r2, [pc, #28]	; (80002e4 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80002c8:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002ca:	21f0      	movs	r1, #240	; 0xf0
 80002cc:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80002d0:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80002d2:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80002d4:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80002d6:	601a      	str	r2, [r3, #0]
 80002d8:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80002da:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop
 80002e0:	e000e010 	.word	0xe000e010
 80002e4:	e000ed00 	.word	0xe000ed00

080002e8 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80002e8:	4b04      	ldr	r3, [pc, #16]	; (80002fc <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80002ea:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80002ec:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80002ee:	bf0c      	ite	eq
 80002f0:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80002f4:	f022 0204 	bicne.w	r2, r2, #4
 80002f8:	601a      	str	r2, [r3, #0]
 80002fa:	4770      	bx	lr
 80002fc:	e000e010 	.word	0xe000e010

08000300 <HAL_DMA_Abort_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000300:	f890 2021 	ldrb.w	r2, [r0, #33]	; 0x21
 8000304:	2a02      	cmp	r2, #2
{  
 8000306:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000308:	d003      	beq.n	8000312 <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800030a:	2204      	movs	r2, #4
 800030c:	6382      	str	r2, [r0, #56]	; 0x38
        
    status = HAL_ERROR;
 800030e:	2001      	movs	r0, #1
 8000310:	bd10      	pop	{r4, pc}
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000312:	6802      	ldr	r2, [r0, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000314:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000316:	6811      	ldr	r1, [r2, #0]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8000318:	6b43      	ldr	r3, [r0, #52]	; 0x34
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800031a:	f021 010e 	bic.w	r1, r1, #14
 800031e:	6011      	str	r1, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000320:	6811      	ldr	r1, [r2, #0]
 8000322:	f021 0101 	bic.w	r1, r1, #1
 8000326:	6011      	str	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000328:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800032a:	2101      	movs	r1, #1
 800032c:	fa01 f202 	lsl.w	r2, r1, r2
 8000330:	6062      	str	r2, [r4, #4]
    __HAL_UNLOCK(hdma);
 8000332:	2400      	movs	r4, #0
    hdma->State = HAL_DMA_STATE_READY;
 8000334:	f880 1021 	strb.w	r1, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8000338:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 800033c:	b113      	cbz	r3, 8000344 <HAL_DMA_Abort_IT+0x44>
    {
      hdma->XferAbortCallback(hdma);
 800033e:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8000340:	4620      	mov	r0, r4
 8000342:	bd10      	pop	{r4, pc}
 8000344:	4618      	mov	r0, r3
    } 
  }
  return status;
}
 8000346:	bd10      	pop	{r4, pc}

08000348 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000348:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800034c:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 800034e:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000350:	f8df 8164 	ldr.w	r8, [pc, #356]	; 80004b8 <HAL_GPIO_Init+0x170>
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000354:	4a56      	ldr	r2, [pc, #344]	; (80004b0 <HAL_GPIO_Init+0x168>)
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000356:	9301      	str	r3, [sp, #4]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8000358:	f04f 090f 	mov.w	r9, #15
  uint32_t position = 0x00U;
 800035c:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != RESET)
 800035e:	9c01      	ldr	r4, [sp, #4]
 8000360:	40dc      	lsrs	r4, r3
 8000362:	d102      	bne.n	800036a <HAL_GPIO_Init+0x22>
      }
    }
    
    position++;
  }
}
 8000364:	b005      	add	sp, #20
 8000366:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800036a:	2401      	movs	r4, #1
 800036c:	fa04 fa03 	lsl.w	sl, r4, r3
    if(iocurrent)
 8000370:	9c01      	ldr	r4, [sp, #4]
 8000372:	ea14 050a 	ands.w	r5, r4, sl
 8000376:	f000 8093 	beq.w	80004a0 <HAL_GPIO_Init+0x158>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800037a:	684c      	ldr	r4, [r1, #4]
 800037c:	f024 0b10 	bic.w	fp, r4, #16
 8000380:	f1bb 0f02 	cmp.w	fp, #2
 8000384:	d111      	bne.n	80003aa <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3];
 8000386:	08df      	lsrs	r7, r3, #3
 8000388:	eb00 0787 	add.w	r7, r0, r7, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800038c:	f003 0e07 	and.w	lr, r3, #7
        temp = GPIOx->AFR[position >> 3];
 8000390:	6a3e      	ldr	r6, [r7, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000392:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8000396:	fa09 fc0e 	lsl.w	ip, r9, lr
 800039a:	ea26 0c0c 	bic.w	ip, r6, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800039e:	690e      	ldr	r6, [r1, #16]
 80003a0:	fa06 f60e 	lsl.w	r6, r6, lr
 80003a4:	ea46 060c 	orr.w	r6, r6, ip
        GPIOx->AFR[position >> 3] = temp;
 80003a8:	623e      	str	r6, [r7, #32]
 80003aa:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80003ae:	2703      	movs	r7, #3
      temp = GPIOx->MODER;
 80003b0:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80003b2:	fa07 f70c 	lsl.w	r7, r7, ip
 80003b6:	43ff      	mvns	r7, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80003b8:	f004 0e03 	and.w	lr, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80003bc:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80003be:	fa0e fe0c 	lsl.w	lr, lr, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80003c2:	f10b 3bff 	add.w	fp, fp, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80003c6:	ea4e 0606 	orr.w	r6, lr, r6
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80003ca:	f1bb 0f01 	cmp.w	fp, #1
      GPIOx->MODER = temp;
 80003ce:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80003d0:	d811      	bhi.n	80003f6 <HAL_GPIO_Init+0xae>
        temp = GPIOx->OSPEEDR;
 80003d2:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80003d4:	ea06 0b07 	and.w	fp, r6, r7
        temp |= (GPIO_Init->Speed << (position * 2U));
 80003d8:	68ce      	ldr	r6, [r1, #12]
 80003da:	fa06 fe0c 	lsl.w	lr, r6, ip
 80003de:	ea4e 060b 	orr.w	r6, lr, fp
        GPIOx->OSPEEDR = temp;
 80003e2:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 80003e4:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80003e6:	ea26 0a0a 	bic.w	sl, r6, sl
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80003ea:	f3c4 1600 	ubfx	r6, r4, #4, #1
 80003ee:	409e      	lsls	r6, r3
 80003f0:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->OTYPER = temp;
 80003f4:	6046      	str	r6, [r0, #4]
      temp = GPIOx->PUPDR;
 80003f6:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80003f8:	4037      	ands	r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80003fa:	688e      	ldr	r6, [r1, #8]
 80003fc:	fa06 f60c 	lsl.w	r6, r6, ip
 8000400:	4337      	orrs	r7, r6
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000402:	00e6      	lsls	r6, r4, #3
      GPIOx->PUPDR = temp;
 8000404:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000406:	d54b      	bpl.n	80004a0 <HAL_GPIO_Init+0x158>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000408:	f8d8 6018 	ldr.w	r6, [r8, #24]
 800040c:	f046 0601 	orr.w	r6, r6, #1
 8000410:	f8c8 6018 	str.w	r6, [r8, #24]
 8000414:	f8d8 6018 	ldr.w	r6, [r8, #24]
 8000418:	f023 0703 	bic.w	r7, r3, #3
 800041c:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8000420:	f006 0601 	and.w	r6, r6, #1
 8000424:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 8000428:	9603      	str	r6, [sp, #12]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 800042a:	f003 0e03 	and.w	lr, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800042e:	9e03      	ldr	r6, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2];
 8000430:	68be      	ldr	r6, [r7, #8]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8000432:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8000436:	fa09 fc0e 	lsl.w	ip, r9, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800043a:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 800043e:	ea26 0c0c 	bic.w	ip, r6, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000442:	d02f      	beq.n	80004a4 <HAL_GPIO_Init+0x15c>
 8000444:	4e1b      	ldr	r6, [pc, #108]	; (80004b4 <HAL_GPIO_Init+0x16c>)
 8000446:	42b0      	cmp	r0, r6
 8000448:	d02e      	beq.n	80004a8 <HAL_GPIO_Init+0x160>
 800044a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800044e:	42b0      	cmp	r0, r6
 8000450:	d02c      	beq.n	80004ac <HAL_GPIO_Init+0x164>
 8000452:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000456:	42b0      	cmp	r0, r6
 8000458:	bf14      	ite	ne
 800045a:	2605      	movne	r6, #5
 800045c:	2603      	moveq	r6, #3
 800045e:	fa06 f60e 	lsl.w	r6, r6, lr
 8000462:	ea46 060c 	orr.w	r6, r6, ip
        SYSCFG->EXTICR[position >> 2] = temp;
 8000466:	60be      	str	r6, [r7, #8]
        temp = EXTI->IMR;
 8000468:	6816      	ldr	r6, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 800046a:	43ef      	mvns	r7, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800046c:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8000470:	bf0c      	ite	eq
 8000472:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8000474:	432e      	orrne	r6, r5
        EXTI->IMR = temp;
 8000476:	6016      	str	r6, [r2, #0]
        temp = EXTI->EMR;
 8000478:	6856      	ldr	r6, [r2, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800047a:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 800047e:	bf0c      	ite	eq
 8000480:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8000482:	432e      	orrne	r6, r5
        EXTI->EMR = temp;
 8000484:	6056      	str	r6, [r2, #4]
        temp = EXTI->RTSR;
 8000486:	6896      	ldr	r6, [r2, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000488:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 800048c:	bf0c      	ite	eq
 800048e:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8000490:	432e      	orrne	r6, r5
        EXTI->RTSR = temp;
 8000492:	6096      	str	r6, [r2, #8]
        temp = EXTI->FTSR;
 8000494:	68d6      	ldr	r6, [r2, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000496:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8000498:	bf54      	ite	pl
 800049a:	403e      	andpl	r6, r7
          temp |= iocurrent;
 800049c:	432e      	orrmi	r6, r5
        EXTI->FTSR = temp;
 800049e:	60d6      	str	r6, [r2, #12]
    position++;
 80004a0:	3301      	adds	r3, #1
 80004a2:	e75c      	b.n	800035e <HAL_GPIO_Init+0x16>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80004a4:	2600      	movs	r6, #0
 80004a6:	e7da      	b.n	800045e <HAL_GPIO_Init+0x116>
 80004a8:	2601      	movs	r6, #1
 80004aa:	e7d8      	b.n	800045e <HAL_GPIO_Init+0x116>
 80004ac:	2602      	movs	r6, #2
 80004ae:	e7d6      	b.n	800045e <HAL_GPIO_Init+0x116>
 80004b0:	40010400 	.word	0x40010400
 80004b4:	48000400 	.word	0x48000400
 80004b8:	40021000 	.word	0x40021000

080004bc <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80004bc:	6903      	ldr	r3, [r0, #16]
 80004be:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 80004c0:	bf14      	ite	ne
 80004c2:	2001      	movne	r0, #1
 80004c4:	2000      	moveq	r0, #0
 80004c6:	4770      	bx	lr

080004c8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80004c8:	b10a      	cbz	r2, 80004ce <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80004ca:	6181      	str	r1, [r0, #24]
 80004cc:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80004ce:	6281      	str	r1, [r0, #40]	; 0x28
 80004d0:	4770      	bx	lr

080004d2 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80004d2:	6803      	ldr	r3, [r0, #0]
 80004d4:	699a      	ldr	r2, [r3, #24]
 80004d6:	0791      	lsls	r1, r2, #30
  {
    hi2c->Instance->TXDR = 0x00U;
 80004d8:	bf44      	itt	mi
 80004da:	2200      	movmi	r2, #0
 80004dc:	629a      	strmi	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80004de:	699a      	ldr	r2, [r3, #24]
 80004e0:	07d2      	lsls	r2, r2, #31
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80004e2:	bf5e      	ittt	pl
 80004e4:	699a      	ldrpl	r2, [r3, #24]
 80004e6:	f042 0201 	orrpl.w	r2, r2, #1
 80004ea:	619a      	strpl	r2, [r3, #24]
 80004ec:	4770      	bx	lr

080004ee <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c,  uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 80004ee:	b530      	push	{r4, r5, lr}
 80004f0:	9c03      	ldr	r4, [sp, #12]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 80004f2:	6805      	ldr	r5, [r0, #0]
 80004f4:	4323      	orrs	r3, r4
 80004f6:	0d64      	lsrs	r4, r4, #21
 80004f8:	f404 6480 	and.w	r4, r4, #1024	; 0x400
 80004fc:	f044 747f 	orr.w	r4, r4, #66846720	; 0x3fc0000
 8000500:	f444 3458 	orr.w	r4, r4, #221184	; 0x36000
 8000504:	6868      	ldr	r0, [r5, #4]
 8000506:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800050a:	f444 747f 	orr.w	r4, r4, #1020	; 0x3fc
 800050e:	4319      	orrs	r1, r3
 8000510:	f044 0403 	orr.w	r4, r4, #3
 8000514:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8000518:	ea20 0404 	bic.w	r4, r0, r4
 800051c:	4321      	orrs	r1, r4
 800051e:	6069      	str	r1, [r5, #4]
 8000520:	bd30      	pop	{r4, r5, pc}

08000522 <I2C_WaitOnFlagUntilTimeout>:
{
 8000522:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000526:	9f06      	ldr	r7, [sp, #24]
 8000528:	4604      	mov	r4, r0
 800052a:	4688      	mov	r8, r1
 800052c:	4616      	mov	r6, r2
 800052e:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8000530:	6822      	ldr	r2, [r4, #0]
 8000532:	6993      	ldr	r3, [r2, #24]
 8000534:	ea38 0303 	bics.w	r3, r8, r3
 8000538:	bf0c      	ite	eq
 800053a:	2301      	moveq	r3, #1
 800053c:	2300      	movne	r3, #0
 800053e:	42b3      	cmp	r3, r6
 8000540:	d002      	beq.n	8000548 <I2C_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8000542:	2000      	movs	r0, #0
}
 8000544:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8000548:	1c6b      	adds	r3, r5, #1
 800054a:	d0f2      	beq.n	8000532 <I2C_WaitOnFlagUntilTimeout+0x10>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800054c:	b955      	cbnz	r5, 8000564 <I2C_WaitOnFlagUntilTimeout+0x42>
        hi2c->State = HAL_I2C_STATE_READY;
 800054e:	2320      	movs	r3, #32
 8000550:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8000554:	2300      	movs	r3, #0
 8000556:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 800055a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        return HAL_TIMEOUT;
 800055e:	2003      	movs	r0, #3
 8000560:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8000564:	f7ff fe52 	bl	800020c <HAL_GetTick>
 8000568:	1bc0      	subs	r0, r0, r7
 800056a:	4285      	cmp	r5, r0
 800056c:	d2e0      	bcs.n	8000530 <I2C_WaitOnFlagUntilTimeout+0xe>
 800056e:	e7ee      	b.n	800054e <I2C_WaitOnFlagUntilTimeout+0x2c>

08000570 <I2C_IsAcknowledgeFailed>:
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8000570:	6803      	ldr	r3, [r0, #0]
{
 8000572:	b570      	push	{r4, r5, r6, lr}
 8000574:	4604      	mov	r4, r0
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8000576:	6998      	ldr	r0, [r3, #24]
 8000578:	f010 0010 	ands.w	r0, r0, #16
{
 800057c:	460d      	mov	r5, r1
 800057e:	4616      	mov	r6, r2
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8000580:	d112      	bne.n	80005a8 <I2C_IsAcknowledgeFailed+0x38>
 8000582:	bd70      	pop	{r4, r5, r6, pc}
      if (Timeout != HAL_MAX_DELAY)
 8000584:	1c69      	adds	r1, r5, #1
 8000586:	d010      	beq.n	80005aa <I2C_IsAcknowledgeFailed+0x3a>
        if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8000588:	b94d      	cbnz	r5, 800059e <I2C_IsAcknowledgeFailed+0x2e>
          hi2c->State = HAL_I2C_STATE_READY;
 800058a:	2320      	movs	r3, #32
 800058c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8000590:	2300      	movs	r3, #0
 8000592:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
          __HAL_UNLOCK(hi2c);
 8000596:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
          return HAL_TIMEOUT;
 800059a:	2003      	movs	r0, #3
 800059c:	bd70      	pop	{r4, r5, r6, pc}
        if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800059e:	f7ff fe35 	bl	800020c <HAL_GetTick>
 80005a2:	1b80      	subs	r0, r0, r6
 80005a4:	4285      	cmp	r5, r0
 80005a6:	d3f0      	bcc.n	800058a <I2C_IsAcknowledgeFailed+0x1a>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80005a8:	6823      	ldr	r3, [r4, #0]
 80005aa:	6999      	ldr	r1, [r3, #24]
 80005ac:	068a      	lsls	r2, r1, #26
 80005ae:	d5e9      	bpl.n	8000584 <I2C_IsAcknowledgeFailed+0x14>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80005b0:	2210      	movs	r2, #16
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80005b2:	2520      	movs	r5, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80005b4:	61da      	str	r2, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 80005b6:	4620      	mov	r0, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80005b8:	61dd      	str	r5, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 80005ba:	f7ff ff8a 	bl	80004d2 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 80005be:	6822      	ldr	r2, [r4, #0]
 80005c0:	6853      	ldr	r3, [r2, #4]
 80005c2:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 80005c6:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 80005ca:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 80005ce:	f023 0301 	bic.w	r3, r3, #1
 80005d2:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80005d4:	2304      	movs	r3, #4
 80005d6:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80005d8:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80005da:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80005de:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80005e2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    return HAL_ERROR;
 80005e6:	2001      	movs	r0, #1
}
 80005e8:	bd70      	pop	{r4, r5, r6, pc}

080005ea <I2C_WaitOnTXISFlagUntilTimeout>:
{
 80005ea:	b570      	push	{r4, r5, r6, lr}
 80005ec:	4604      	mov	r4, r0
 80005ee:	460d      	mov	r5, r1
 80005f0:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80005f2:	6823      	ldr	r3, [r4, #0]
 80005f4:	699b      	ldr	r3, [r3, #24]
 80005f6:	079b      	lsls	r3, r3, #30
 80005f8:	d501      	bpl.n	80005fe <I2C_WaitOnTXISFlagUntilTimeout+0x14>
  return HAL_OK;
 80005fa:	2000      	movs	r0, #0
 80005fc:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80005fe:	4632      	mov	r2, r6
 8000600:	4629      	mov	r1, r5
 8000602:	4620      	mov	r0, r4
 8000604:	f7ff ffb4 	bl	8000570 <I2C_IsAcknowledgeFailed>
 8000608:	b9b0      	cbnz	r0, 8000638 <I2C_WaitOnTXISFlagUntilTimeout+0x4e>
    if (Timeout != HAL_MAX_DELAY)
 800060a:	1c6a      	adds	r2, r5, #1
 800060c:	d0f1      	beq.n	80005f2 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800060e:	b96d      	cbnz	r5, 800062c <I2C_WaitOnTXISFlagUntilTimeout+0x42>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000610:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000612:	f043 0320 	orr.w	r3, r3, #32
 8000616:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8000618:	2320      	movs	r3, #32
 800061a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800061e:	2300      	movs	r3, #0
 8000620:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8000624:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8000628:	2003      	movs	r0, #3
 800062a:	bd70      	pop	{r4, r5, r6, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800062c:	f7ff fdee 	bl	800020c <HAL_GetTick>
 8000630:	1b80      	subs	r0, r0, r6
 8000632:	4285      	cmp	r5, r0
 8000634:	d2dd      	bcs.n	80005f2 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
 8000636:	e7eb      	b.n	8000610 <I2C_WaitOnTXISFlagUntilTimeout+0x26>
      return HAL_ERROR;
 8000638:	2001      	movs	r0, #1
}
 800063a:	bd70      	pop	{r4, r5, r6, pc}

0800063c <I2C_RequestMemoryWrite>:
{
 800063c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800063e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8000640:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8000642:	4b18      	ldr	r3, [pc, #96]	; (80006a4 <I2C_RequestMemoryWrite+0x68>)
 8000644:	9300      	str	r3, [sp, #0]
{
 8000646:	4604      	mov	r4, r0
 8000648:	4615      	mov	r5, r2
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800064a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800064e:	b2fa      	uxtb	r2, r7
 8000650:	f7ff ff4d 	bl	80004ee <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8000654:	4632      	mov	r2, r6
 8000656:	9908      	ldr	r1, [sp, #32]
 8000658:	4620      	mov	r0, r4
 800065a:	f7ff ffc6 	bl	80005ea <I2C_WaitOnTXISFlagUntilTimeout>
 800065e:	b128      	cbz	r0, 800066c <I2C_RequestMemoryWrite+0x30>
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000660:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000662:	2b04      	cmp	r3, #4
 8000664:	d110      	bne.n	8000688 <I2C_RequestMemoryWrite+0x4c>
      return HAL_ERROR;
 8000666:	2001      	movs	r0, #1
}
 8000668:	b003      	add	sp, #12
 800066a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800066c:	2f01      	cmp	r7, #1
 800066e:	6823      	ldr	r3, [r4, #0]
 8000670:	d10c      	bne.n	800068c <I2C_RequestMemoryWrite+0x50>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8000672:	b2ed      	uxtb	r5, r5
 8000674:	629d      	str	r5, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8000676:	9b08      	ldr	r3, [sp, #32]
 8000678:	9600      	str	r6, [sp, #0]
 800067a:	2200      	movs	r2, #0
 800067c:	2180      	movs	r1, #128	; 0x80
 800067e:	4620      	mov	r0, r4
 8000680:	f7ff ff4f 	bl	8000522 <I2C_WaitOnFlagUntilTimeout>
 8000684:	2800      	cmp	r0, #0
 8000686:	d0ef      	beq.n	8000668 <I2C_RequestMemoryWrite+0x2c>
      return HAL_TIMEOUT;
 8000688:	2003      	movs	r0, #3
 800068a:	e7ed      	b.n	8000668 <I2C_RequestMemoryWrite+0x2c>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800068c:	0a2a      	lsrs	r2, r5, #8
 800068e:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8000690:	9908      	ldr	r1, [sp, #32]
 8000692:	4632      	mov	r2, r6
 8000694:	4620      	mov	r0, r4
 8000696:	f7ff ffa8 	bl	80005ea <I2C_WaitOnTXISFlagUntilTimeout>
 800069a:	2800      	cmp	r0, #0
 800069c:	d1e0      	bne.n	8000660 <I2C_RequestMemoryWrite+0x24>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800069e:	6823      	ldr	r3, [r4, #0]
 80006a0:	e7e7      	b.n	8000672 <I2C_RequestMemoryWrite+0x36>
 80006a2:	bf00      	nop
 80006a4:	80002000 	.word	0x80002000

080006a8 <I2C_RequestMemoryRead>:
{
 80006a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80006aa:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80006ac:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80006ae:	4b17      	ldr	r3, [pc, #92]	; (800070c <I2C_RequestMemoryRead+0x64>)
 80006b0:	9300      	str	r3, [sp, #0]
{
 80006b2:	4604      	mov	r4, r0
 80006b4:	4615      	mov	r5, r2
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80006b6:	2300      	movs	r3, #0
 80006b8:	b2fa      	uxtb	r2, r7
 80006ba:	f7ff ff18 	bl	80004ee <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80006be:	4632      	mov	r2, r6
 80006c0:	9908      	ldr	r1, [sp, #32]
 80006c2:	4620      	mov	r0, r4
 80006c4:	f7ff ff91 	bl	80005ea <I2C_WaitOnTXISFlagUntilTimeout>
 80006c8:	b128      	cbz	r0, 80006d6 <I2C_RequestMemoryRead+0x2e>
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80006ca:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80006cc:	2b04      	cmp	r3, #4
 80006ce:	d110      	bne.n	80006f2 <I2C_RequestMemoryRead+0x4a>
      return HAL_ERROR;
 80006d0:	2001      	movs	r0, #1
}
 80006d2:	b003      	add	sp, #12
 80006d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80006d6:	2f01      	cmp	r7, #1
 80006d8:	6823      	ldr	r3, [r4, #0]
 80006da:	d10c      	bne.n	80006f6 <I2C_RequestMemoryRead+0x4e>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80006dc:	b2ed      	uxtb	r5, r5
 80006de:	629d      	str	r5, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80006e0:	9b08      	ldr	r3, [sp, #32]
 80006e2:	9600      	str	r6, [sp, #0]
 80006e4:	2200      	movs	r2, #0
 80006e6:	2140      	movs	r1, #64	; 0x40
 80006e8:	4620      	mov	r0, r4
 80006ea:	f7ff ff1a 	bl	8000522 <I2C_WaitOnFlagUntilTimeout>
 80006ee:	2800      	cmp	r0, #0
 80006f0:	d0ef      	beq.n	80006d2 <I2C_RequestMemoryRead+0x2a>
      return HAL_TIMEOUT;
 80006f2:	2003      	movs	r0, #3
 80006f4:	e7ed      	b.n	80006d2 <I2C_RequestMemoryRead+0x2a>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80006f6:	0a2a      	lsrs	r2, r5, #8
 80006f8:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80006fa:	9908      	ldr	r1, [sp, #32]
 80006fc:	4632      	mov	r2, r6
 80006fe:	4620      	mov	r0, r4
 8000700:	f7ff ff73 	bl	80005ea <I2C_WaitOnTXISFlagUntilTimeout>
 8000704:	2800      	cmp	r0, #0
 8000706:	d1e0      	bne.n	80006ca <I2C_RequestMemoryRead+0x22>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8000708:	6823      	ldr	r3, [r4, #0]
 800070a:	e7e7      	b.n	80006dc <I2C_RequestMemoryRead+0x34>
 800070c:	80002000 	.word	0x80002000

08000710 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8000710:	b570      	push	{r4, r5, r6, lr}
 8000712:	4604      	mov	r4, r0
 8000714:	460d      	mov	r5, r1
 8000716:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8000718:	6823      	ldr	r3, [r4, #0]
 800071a:	699b      	ldr	r3, [r3, #24]
 800071c:	069b      	lsls	r3, r3, #26
 800071e:	d501      	bpl.n	8000724 <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
  return HAL_OK;
 8000720:	2000      	movs	r0, #0
 8000722:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8000724:	4632      	mov	r2, r6
 8000726:	4629      	mov	r1, r5
 8000728:	4620      	mov	r0, r4
 800072a:	f7ff ff21 	bl	8000570 <I2C_IsAcknowledgeFailed>
 800072e:	b9a0      	cbnz	r0, 800075a <I2C_WaitOnSTOPFlagUntilTimeout+0x4a>
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8000730:	b96d      	cbnz	r5, 800074e <I2C_WaitOnSTOPFlagUntilTimeout+0x3e>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000732:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000734:	f043 0320 	orr.w	r3, r3, #32
 8000738:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800073a:	2320      	movs	r3, #32
 800073c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8000740:	2300      	movs	r3, #0
 8000742:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8000746:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800074a:	2003      	movs	r0, #3
 800074c:	bd70      	pop	{r4, r5, r6, pc}
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800074e:	f7ff fd5d 	bl	800020c <HAL_GetTick>
 8000752:	1b80      	subs	r0, r0, r6
 8000754:	4285      	cmp	r5, r0
 8000756:	d2df      	bcs.n	8000718 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
 8000758:	e7eb      	b.n	8000732 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
      return HAL_ERROR;
 800075a:	2001      	movs	r0, #1
}
 800075c:	bd70      	pop	{r4, r5, r6, pc}

0800075e <HAL_I2C_Init>:
{
 800075e:	b510      	push	{r4, lr}
  if (hi2c == NULL)
 8000760:	4604      	mov	r4, r0
 8000762:	2800      	cmp	r0, #0
 8000764:	d04a      	beq.n	80007fc <HAL_I2C_Init+0x9e>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000766:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800076a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800076e:	b91b      	cbnz	r3, 8000778 <HAL_I2C_Init+0x1a>
    hi2c->Lock = HAL_UNLOCKED;
 8000770:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 8000774:	f003 f834 	bl	80037e0 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8000778:	2324      	movs	r3, #36	; 0x24
 800077a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 800077e:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000780:	68e1      	ldr	r1, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8000782:	681a      	ldr	r2, [r3, #0]
 8000784:	f022 0201 	bic.w	r2, r2, #1
 8000788:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800078a:	6862      	ldr	r2, [r4, #4]
 800078c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000790:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000792:	689a      	ldr	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000794:	2901      	cmp	r1, #1
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000796:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800079a:	609a      	str	r2, [r3, #8]
 800079c:	68a2      	ldr	r2, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800079e:	d124      	bne.n	80007ea <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80007a0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80007a4:	609a      	str	r2, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80007a6:	685a      	ldr	r2, [r3, #4]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80007a8:	6961      	ldr	r1, [r4, #20]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80007aa:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 80007ae:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80007b2:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80007b4:	68da      	ldr	r2, [r3, #12]
 80007b6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80007ba:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80007bc:	6922      	ldr	r2, [r4, #16]
 80007be:	430a      	orrs	r2, r1
 80007c0:	69a1      	ldr	r1, [r4, #24]
 80007c2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80007c6:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80007c8:	6a21      	ldr	r1, [r4, #32]
 80007ca:	69e2      	ldr	r2, [r4, #28]
 80007cc:	430a      	orrs	r2, r1
 80007ce:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 80007d0:	681a      	ldr	r2, [r3, #0]
 80007d2:	f042 0201 	orr.w	r2, r2, #1
 80007d6:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80007d8:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 80007da:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80007dc:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80007de:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80007e2:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80007e4:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
  return HAL_OK;
 80007e8:	bd10      	pop	{r4, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80007ea:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80007ee:	2902      	cmp	r1, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80007f0:	609a      	str	r2, [r3, #8]
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80007f2:	bf04      	itt	eq
 80007f4:	f44f 6200 	moveq.w	r2, #2048	; 0x800
 80007f8:	605a      	streq	r2, [r3, #4]
 80007fa:	e7d4      	b.n	80007a6 <HAL_I2C_Init+0x48>
    return HAL_ERROR;
 80007fc:	2001      	movs	r0, #1
}
 80007fe:	bd10      	pop	{r4, pc}

08000800 <HAL_I2C_Mem_Write>:
{
 8000800:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000804:	469b      	mov	fp, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000806:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 800080a:	b085      	sub	sp, #20
  if (hi2c->State == HAL_I2C_STATE_READY)
 800080c:	2b20      	cmp	r3, #32
{
 800080e:	4604      	mov	r4, r0
 8000810:	460f      	mov	r7, r1
 8000812:	9203      	str	r2, [sp, #12]
 8000814:	f8bd a03c 	ldrh.w	sl, [sp, #60]	; 0x3c
 8000818:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
  if (hi2c->State == HAL_I2C_STATE_READY)
 800081c:	f040 80a6 	bne.w	800096c <HAL_I2C_Mem_Write+0x16c>
    if ((pData == NULL) || (Size == 0U))
 8000820:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8000822:	b91b      	cbnz	r3, 800082c <HAL_I2C_Mem_Write+0x2c>
      return  HAL_ERROR;
 8000824:	2001      	movs	r0, #1
}
 8000826:	b005      	add	sp, #20
 8000828:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if ((pData == NULL) || (Size == 0U))
 800082c:	f1ba 0f00 	cmp.w	sl, #0
 8000830:	d0f8      	beq.n	8000824 <HAL_I2C_Mem_Write+0x24>
    __HAL_LOCK(hi2c);
 8000832:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8000836:	2b01      	cmp	r3, #1
 8000838:	f000 8098 	beq.w	800096c <HAL_I2C_Mem_Write+0x16c>
 800083c:	2501      	movs	r5, #1
 800083e:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8000842:	f7ff fce3 	bl	800020c <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8000846:	2319      	movs	r3, #25
 8000848:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 800084a:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800084c:	462a      	mov	r2, r5
 800084e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000852:	4620      	mov	r0, r4
 8000854:	f7ff fe65 	bl	8000522 <I2C_WaitOnFlagUntilTimeout>
 8000858:	4680      	mov	r8, r0
 800085a:	b9d0      	cbnz	r0, 8000892 <HAL_I2C_Mem_Write+0x92>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800085c:	2321      	movs	r3, #33	; 0x21
 800085e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8000862:	2340      	movs	r3, #64	; 0x40
 8000864:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->pBuffPtr  = pData;
 8000868:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800086a:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 800086c:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferISR   = NULL;
 800086e:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 8000870:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8000874:	9601      	str	r6, [sp, #4]
 8000876:	f8cd 9000 	str.w	r9, [sp]
 800087a:	465b      	mov	r3, fp
 800087c:	9a03      	ldr	r2, [sp, #12]
 800087e:	4639      	mov	r1, r7
 8000880:	4620      	mov	r0, r4
 8000882:	f7ff fedb 	bl	800063c <I2C_RequestMemoryWrite>
 8000886:	b130      	cbz	r0, 8000896 <HAL_I2C_Mem_Write+0x96>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000888:	6c63      	ldr	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 800088a:	f884 8040 	strb.w	r8, [r4, #64]	; 0x40
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800088e:	2b04      	cmp	r3, #4
 8000890:	d0c8      	beq.n	8000824 <HAL_I2C_Mem_Write+0x24>
          return HAL_TIMEOUT;
 8000892:	2003      	movs	r0, #3
 8000894:	e7c7      	b.n	8000826 <HAL_I2C_Mem_Write+0x26>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000896:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000898:	b29b      	uxth	r3, r3
 800089a:	2bff      	cmp	r3, #255	; 0xff
 800089c:	d910      	bls.n	80008c0 <HAL_I2C_Mem_Write+0xc0>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800089e:	22ff      	movs	r2, #255	; 0xff
 80008a0:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80008a2:	9000      	str	r0, [sp, #0]
 80008a4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80008a8:	4639      	mov	r1, r7
 80008aa:	4620      	mov	r0, r4
 80008ac:	f7ff fe1f 	bl	80004ee <I2C_TransferConfig>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80008b0:	4632      	mov	r2, r6
 80008b2:	4649      	mov	r1, r9
 80008b4:	4620      	mov	r0, r4
 80008b6:	f7ff fe98 	bl	80005ea <I2C_WaitOnTXISFlagUntilTimeout>
 80008ba:	b148      	cbz	r0, 80008d0 <HAL_I2C_Mem_Write+0xd0>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80008bc:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80008be:	e7e6      	b.n	800088e <HAL_I2C_Mem_Write+0x8e>
      hi2c->XferSize = hi2c->XferCount;
 80008c0:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80008c2:	9000      	str	r0, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 80008c4:	b292      	uxth	r2, r2
 80008c6:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80008c8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80008cc:	b2d2      	uxtb	r2, r2
 80008ce:	e7eb      	b.n	80008a8 <HAL_I2C_Mem_Write+0xa8>
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 80008d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80008d2:	6822      	ldr	r2, [r4, #0]
 80008d4:	1c59      	adds	r1, r3, #1
 80008d6:	6261      	str	r1, [r4, #36]	; 0x24
 80008d8:	781b      	ldrb	r3, [r3, #0]
 80008da:	6293      	str	r3, [r2, #40]	; 0x28
      hi2c->XferCount--;
 80008dc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80008de:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 80008e0:	3b01      	subs	r3, #1
      hi2c->XferSize--;
 80008e2:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 80008e4:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 80008e6:	b292      	uxth	r2, r2
      hi2c->XferCount--;
 80008e8:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80008ea:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 80008ec:	b9ba      	cbnz	r2, 800091e <HAL_I2C_Mem_Write+0x11e>
 80008ee:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80008f0:	b29b      	uxth	r3, r3
 80008f2:	b1a3      	cbz	r3, 800091e <HAL_I2C_Mem_Write+0x11e>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80008f4:	9600      	str	r6, [sp, #0]
 80008f6:	464b      	mov	r3, r9
 80008f8:	2180      	movs	r1, #128	; 0x80
 80008fa:	4620      	mov	r0, r4
 80008fc:	f7ff fe11 	bl	8000522 <I2C_WaitOnFlagUntilTimeout>
 8000900:	2800      	cmp	r0, #0
 8000902:	d1c6      	bne.n	8000892 <HAL_I2C_Mem_Write+0x92>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000904:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000906:	b29b      	uxth	r3, r3
 8000908:	2bff      	cmp	r3, #255	; 0xff
 800090a:	d927      	bls.n	800095c <HAL_I2C_Mem_Write+0x15c>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800090c:	22ff      	movs	r2, #255	; 0xff
 800090e:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8000910:	9000      	str	r0, [sp, #0]
 8000912:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000916:	4639      	mov	r1, r7
 8000918:	4620      	mov	r0, r4
 800091a:	f7ff fde8 	bl	80004ee <I2C_TransferConfig>
    while (hi2c->XferCount > 0U);
 800091e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000920:	b29b      	uxth	r3, r3
 8000922:	2b00      	cmp	r3, #0
 8000924:	d1c4      	bne.n	80008b0 <HAL_I2C_Mem_Write+0xb0>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000926:	4632      	mov	r2, r6
 8000928:	4649      	mov	r1, r9
 800092a:	4620      	mov	r0, r4
 800092c:	f7ff fef0 	bl	8000710 <I2C_WaitOnSTOPFlagUntilTimeout>
 8000930:	2800      	cmp	r0, #0
 8000932:	d1c3      	bne.n	80008bc <HAL_I2C_Mem_Write+0xbc>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000934:	6823      	ldr	r3, [r4, #0]
 8000936:	2120      	movs	r1, #32
 8000938:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 800093a:	685a      	ldr	r2, [r3, #4]
 800093c:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8000940:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8000944:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8000948:	f022 0201 	bic.w	r2, r2, #1
 800094c:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800094e:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8000952:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8000956:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 800095a:	e764      	b.n	8000826 <HAL_I2C_Mem_Write+0x26>
          hi2c->XferSize = hi2c->XferCount;
 800095c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800095e:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 8000960:	b292      	uxth	r2, r2
 8000962:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000964:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000968:	b2d2      	uxtb	r2, r2
 800096a:	e7d4      	b.n	8000916 <HAL_I2C_Mem_Write+0x116>
    return HAL_BUSY;
 800096c:	2002      	movs	r0, #2
 800096e:	e75a      	b.n	8000826 <HAL_I2C_Mem_Write+0x26>

08000970 <HAL_I2C_Mem_Read>:
{
 8000970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000974:	469b      	mov	fp, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000976:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 800097a:	b085      	sub	sp, #20
  if (hi2c->State == HAL_I2C_STATE_READY)
 800097c:	2b20      	cmp	r3, #32
{
 800097e:	4604      	mov	r4, r0
 8000980:	460f      	mov	r7, r1
 8000982:	9203      	str	r2, [sp, #12]
 8000984:	f8bd a03c 	ldrh.w	sl, [sp, #60]	; 0x3c
 8000988:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
  if (hi2c->State == HAL_I2C_STATE_READY)
 800098c:	f040 80a9 	bne.w	8000ae2 <HAL_I2C_Mem_Read+0x172>
    if ((pData == NULL) || (Size == 0U))
 8000990:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8000992:	b91b      	cbnz	r3, 800099c <HAL_I2C_Mem_Read+0x2c>
      return  HAL_ERROR;
 8000994:	2001      	movs	r0, #1
}
 8000996:	b005      	add	sp, #20
 8000998:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if ((pData == NULL) || (Size == 0U))
 800099c:	f1ba 0f00 	cmp.w	sl, #0
 80009a0:	d0f8      	beq.n	8000994 <HAL_I2C_Mem_Read+0x24>
    __HAL_LOCK(hi2c);
 80009a2:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80009a6:	2b01      	cmp	r3, #1
 80009a8:	f000 809b 	beq.w	8000ae2 <HAL_I2C_Mem_Read+0x172>
 80009ac:	2501      	movs	r5, #1
 80009ae:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 80009b2:	f7ff fc2b 	bl	800020c <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80009b6:	2319      	movs	r3, #25
 80009b8:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 80009ba:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80009bc:	462a      	mov	r2, r5
 80009be:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80009c2:	4620      	mov	r0, r4
 80009c4:	f7ff fdad 	bl	8000522 <I2C_WaitOnFlagUntilTimeout>
 80009c8:	4680      	mov	r8, r0
 80009ca:	b9d0      	cbnz	r0, 8000a02 <HAL_I2C_Mem_Read+0x92>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80009cc:	2322      	movs	r3, #34	; 0x22
 80009ce:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80009d2:	2340      	movs	r3, #64	; 0x40
 80009d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->pBuffPtr  = pData;
 80009d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80009da:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 80009dc:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferISR   = NULL;
 80009de:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 80009e0:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80009e4:	9601      	str	r6, [sp, #4]
 80009e6:	f8cd 9000 	str.w	r9, [sp]
 80009ea:	465b      	mov	r3, fp
 80009ec:	9a03      	ldr	r2, [sp, #12]
 80009ee:	4639      	mov	r1, r7
 80009f0:	4620      	mov	r0, r4
 80009f2:	f7ff fe59 	bl	80006a8 <I2C_RequestMemoryRead>
 80009f6:	b130      	cbz	r0, 8000a06 <HAL_I2C_Mem_Read+0x96>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80009f8:	6c63      	ldr	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 80009fa:	f884 8040 	strb.w	r8, [r4, #64]	; 0x40
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80009fe:	2b04      	cmp	r3, #4
 8000a00:	d0c8      	beq.n	8000994 <HAL_I2C_Mem_Read+0x24>
        return HAL_TIMEOUT;
 8000a02:	2003      	movs	r0, #3
 8000a04:	e7c7      	b.n	8000996 <HAL_I2C_Mem_Read+0x26>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000a06:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000a08:	b29b      	uxth	r3, r3
 8000a0a:	2bff      	cmp	r3, #255	; 0xff
 8000a0c:	4b36      	ldr	r3, [pc, #216]	; (8000ae8 <HAL_I2C_Mem_Read+0x178>)
 8000a0e:	d944      	bls.n	8000a9a <HAL_I2C_Mem_Read+0x12a>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8000a10:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8000a12:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8000a14:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8000a16:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8000a1a:	4639      	mov	r1, r7
 8000a1c:	4620      	mov	r0, r4
 8000a1e:	f7ff fd66 	bl	80004ee <I2C_TransferConfig>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8000a22:	9600      	str	r6, [sp, #0]
 8000a24:	464b      	mov	r3, r9
 8000a26:	2200      	movs	r2, #0
 8000a28:	2104      	movs	r1, #4
 8000a2a:	4620      	mov	r0, r4
 8000a2c:	f7ff fd79 	bl	8000522 <I2C_WaitOnFlagUntilTimeout>
 8000a30:	2800      	cmp	r0, #0
 8000a32:	d1e6      	bne.n	8000a02 <HAL_I2C_Mem_Read+0x92>
      (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 8000a34:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000a36:	1c5a      	adds	r2, r3, #1
 8000a38:	6262      	str	r2, [r4, #36]	; 0x24
 8000a3a:	6822      	ldr	r2, [r4, #0]
 8000a3c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000a3e:	701a      	strb	r2, [r3, #0]
      hi2c->XferSize--;
 8000a40:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8000a42:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8000a44:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 8000a46:	3b01      	subs	r3, #1
      hi2c->XferSize--;
 8000a48:	b292      	uxth	r2, r2
      hi2c->XferCount--;
 8000a4a:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8000a4c:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8000a4e:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8000a50:	b9ba      	cbnz	r2, 8000a82 <HAL_I2C_Mem_Read+0x112>
 8000a52:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000a54:	b29b      	uxth	r3, r3
 8000a56:	b1a3      	cbz	r3, 8000a82 <HAL_I2C_Mem_Read+0x112>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8000a58:	9600      	str	r6, [sp, #0]
 8000a5a:	464b      	mov	r3, r9
 8000a5c:	2180      	movs	r1, #128	; 0x80
 8000a5e:	4620      	mov	r0, r4
 8000a60:	f7ff fd5f 	bl	8000522 <I2C_WaitOnFlagUntilTimeout>
 8000a64:	2800      	cmp	r0, #0
 8000a66:	d1cc      	bne.n	8000a02 <HAL_I2C_Mem_Read+0x92>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000a68:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000a6a:	b29b      	uxth	r3, r3
 8000a6c:	2bff      	cmp	r3, #255	; 0xff
 8000a6e:	d91c      	bls.n	8000aaa <HAL_I2C_Mem_Read+0x13a>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8000a70:	22ff      	movs	r2, #255	; 0xff
 8000a72:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8000a74:	9000      	str	r0, [sp, #0]
 8000a76:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000a7a:	4639      	mov	r1, r7
 8000a7c:	4620      	mov	r0, r4
 8000a7e:	f7ff fd36 	bl	80004ee <I2C_TransferConfig>
    while (hi2c->XferCount > 0U);
 8000a82:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000a84:	b29b      	uxth	r3, r3
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d1cb      	bne.n	8000a22 <HAL_I2C_Mem_Read+0xb2>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000a8a:	4632      	mov	r2, r6
 8000a8c:	4649      	mov	r1, r9
 8000a8e:	4620      	mov	r0, r4
 8000a90:	f7ff fe3e 	bl	8000710 <I2C_WaitOnSTOPFlagUntilTimeout>
 8000a94:	b188      	cbz	r0, 8000aba <HAL_I2C_Mem_Read+0x14a>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000a96:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000a98:	e7b1      	b.n	80009fe <HAL_I2C_Mem_Read+0x8e>
      hi2c->XferSize = hi2c->XferCount;
 8000a9a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8000a9c:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 8000a9e:	b292      	uxth	r2, r2
 8000aa0:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8000aa2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000aa6:	b2d2      	uxtb	r2, r2
 8000aa8:	e7b7      	b.n	8000a1a <HAL_I2C_Mem_Read+0xaa>
          hi2c->XferSize = hi2c->XferCount;
 8000aaa:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000aac:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 8000aae:	b292      	uxth	r2, r2
 8000ab0:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000ab2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000ab6:	b2d2      	uxtb	r2, r2
 8000ab8:	e7df      	b.n	8000a7a <HAL_I2C_Mem_Read+0x10a>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000aba:	6823      	ldr	r3, [r4, #0]
 8000abc:	2120      	movs	r1, #32
 8000abe:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8000ac0:	685a      	ldr	r2, [r3, #4]
 8000ac2:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8000ac6:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8000aca:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8000ace:	f022 0201 	bic.w	r2, r2, #1
 8000ad2:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8000ad4:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8000ad8:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8000adc:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8000ae0:	e759      	b.n	8000996 <HAL_I2C_Mem_Read+0x26>
    return HAL_BUSY;
 8000ae2:	2002      	movs	r0, #2
 8000ae4:	e757      	b.n	8000996 <HAL_I2C_Mem_Read+0x26>
 8000ae6:	bf00      	nop
 8000ae8:	80002400 	.word	0x80002400

08000aec <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000aec:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8000af0:	b2d2      	uxtb	r2, r2
 8000af2:	2a20      	cmp	r2, #32
{
 8000af4:	b510      	push	{r4, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000af6:	d11d      	bne.n	8000b34 <HAL_I2CEx_ConfigAnalogFilter+0x48>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000af8:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8000afc:	2b01      	cmp	r3, #1
 8000afe:	d019      	beq.n	8000b34 <HAL_I2CEx_ConfigAnalogFilter+0x48>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8000b00:	2324      	movs	r3, #36	; 0x24
 8000b02:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8000b06:	6803      	ldr	r3, [r0, #0]
 8000b08:	681c      	ldr	r4, [r3, #0]
 8000b0a:	f024 0401 	bic.w	r4, r4, #1
 8000b0e:	601c      	str	r4, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8000b10:	681c      	ldr	r4, [r3, #0]
 8000b12:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 8000b16:	601c      	str	r4, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8000b18:	681c      	ldr	r4, [r3, #0]
 8000b1a:	4321      	orrs	r1, r4
 8000b1c:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8000b1e:	6819      	ldr	r1, [r3, #0]
 8000b20:	f041 0101 	orr.w	r1, r1, #1
 8000b24:	6019      	str	r1, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000b26:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8000b28:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8000b2c:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8000b30:	4618      	mov	r0, r3
 8000b32:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 8000b34:	2002      	movs	r0, #2
  }
}
 8000b36:	bd10      	pop	{r4, pc}

08000b38 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8000b38:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000b3a:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 8000b3e:	b2e4      	uxtb	r4, r4
 8000b40:	2c20      	cmp	r4, #32
 8000b42:	d11c      	bne.n	8000b7e <HAL_I2CEx_ConfigDigitalFilter+0x46>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000b44:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8000b48:	2b01      	cmp	r3, #1
 8000b4a:	d018      	beq.n	8000b7e <HAL_I2CEx_ConfigDigitalFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8000b4c:	2324      	movs	r3, #36	; 0x24
 8000b4e:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8000b52:	6803      	ldr	r3, [r0, #0]
 8000b54:	681a      	ldr	r2, [r3, #0]
 8000b56:	f022 0201 	bic.w	r2, r2, #1
 8000b5a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8000b5c:	681a      	ldr	r2, [r3, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8000b5e:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8000b62:	ea42 2101 	orr.w	r1, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8000b66:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8000b68:	681a      	ldr	r2, [r3, #0]
 8000b6a:	f042 0201 	orr.w	r2, r2, #1
 8000b6e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000b70:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8000b72:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8000b76:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 8000b7e:	2002      	movs	r0, #2
  }
}
 8000b80:	bd10      	pop	{r4, pc}
	...

08000b84 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b84:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000b88:	4605      	mov	r5, r0
 8000b8a:	b918      	cbnz	r0, 8000b94 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8000b8c:	2001      	movs	r0, #1
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
}
 8000b8e:	b002      	add	sp, #8
 8000b90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b94:	6803      	ldr	r3, [r0, #0]
 8000b96:	07da      	lsls	r2, r3, #31
 8000b98:	d411      	bmi.n	8000bbe <HAL_RCC_OscConfig+0x3a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000b9a:	682b      	ldr	r3, [r5, #0]
 8000b9c:	079b      	lsls	r3, r3, #30
 8000b9e:	f100 8085 	bmi.w	8000cac <HAL_RCC_OscConfig+0x128>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000ba2:	682b      	ldr	r3, [r5, #0]
 8000ba4:	071c      	lsls	r4, r3, #28
 8000ba6:	f100 80f6 	bmi.w	8000d96 <HAL_RCC_OscConfig+0x212>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000baa:	682b      	ldr	r3, [r5, #0]
 8000bac:	0758      	lsls	r0, r3, #29
 8000bae:	f100 813f 	bmi.w	8000e30 <HAL_RCC_OscConfig+0x2ac>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000bb2:	69ea      	ldr	r2, [r5, #28]
 8000bb4:	2a00      	cmp	r2, #0
 8000bb6:	f040 81d6 	bne.w	8000f66 <HAL_RCC_OscConfig+0x3e2>
  return HAL_OK;
 8000bba:	2000      	movs	r0, #0
 8000bbc:	e7e7      	b.n	8000b8e <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000bbe:	4cba      	ldr	r4, [pc, #744]	; (8000ea8 <HAL_RCC_OscConfig+0x324>)
 8000bc0:	6863      	ldr	r3, [r4, #4]
 8000bc2:	f003 030c 	and.w	r3, r3, #12
 8000bc6:	2b04      	cmp	r3, #4
 8000bc8:	d007      	beq.n	8000bda <HAL_RCC_OscConfig+0x56>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000bca:	6863      	ldr	r3, [r4, #4]
 8000bcc:	f003 030c 	and.w	r3, r3, #12
 8000bd0:	2b08      	cmp	r3, #8
 8000bd2:	d116      	bne.n	8000c02 <HAL_RCC_OscConfig+0x7e>
 8000bd4:	6863      	ldr	r3, [r4, #4]
 8000bd6:	03df      	lsls	r7, r3, #15
 8000bd8:	d513      	bpl.n	8000c02 <HAL_RCC_OscConfig+0x7e>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bda:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000bde:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000be2:	6821      	ldr	r1, [r4, #0]
 8000be4:	fa93 f3a3 	rbit	r3, r3
 8000be8:	fab3 f383 	clz	r3, r3
 8000bec:	f003 031f 	and.w	r3, r3, #31
 8000bf0:	2201      	movs	r2, #1
 8000bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8000bf6:	420b      	tst	r3, r1
 8000bf8:	d0cf      	beq.n	8000b9a <HAL_RCC_OscConfig+0x16>
 8000bfa:	686b      	ldr	r3, [r5, #4]
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d1cc      	bne.n	8000b9a <HAL_RCC_OscConfig+0x16>
 8000c00:	e7c4      	b.n	8000b8c <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c02:	686a      	ldr	r2, [r5, #4]
 8000c04:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8000c08:	d125      	bne.n	8000c56 <HAL_RCC_OscConfig+0xd2>
 8000c0a:	6823      	ldr	r3, [r4, #0]
 8000c0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c10:	6023      	str	r3, [r4, #0]
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000c12:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000c14:	68a9      	ldr	r1, [r5, #8]
 8000c16:	f023 030f 	bic.w	r3, r3, #15
 8000c1a:	430b      	orrs	r3, r1
 8000c1c:	62e3      	str	r3, [r4, #44]	; 0x2c
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000c1e:	b352      	cbz	r2, 8000c76 <HAL_RCC_OscConfig+0xf2>
        tickstart = HAL_GetTick();
 8000c20:	f7ff faf4 	bl	800020c <HAL_GetTick>
 8000c24:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8000c28:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c2a:	2701      	movs	r7, #1
 8000c2c:	fa96 f3a6 	rbit	r3, r6
 8000c30:	6822      	ldr	r2, [r4, #0]
 8000c32:	fa96 f3a6 	rbit	r3, r6
 8000c36:	fab3 f383 	clz	r3, r3
 8000c3a:	f003 031f 	and.w	r3, r3, #31
 8000c3e:	fa07 f303 	lsl.w	r3, r7, r3
 8000c42:	4213      	tst	r3, r2
 8000c44:	d1a9      	bne.n	8000b9a <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c46:	f7ff fae1 	bl	800020c <HAL_GetTick>
 8000c4a:	eba0 0008 	sub.w	r0, r0, r8
 8000c4e:	2864      	cmp	r0, #100	; 0x64
 8000c50:	d9ec      	bls.n	8000c2c <HAL_RCC_OscConfig+0xa8>
            return HAL_TIMEOUT;
 8000c52:	2003      	movs	r0, #3
 8000c54:	e79b      	b.n	8000b8e <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c56:	6823      	ldr	r3, [r4, #0]
 8000c58:	b932      	cbnz	r2, 8000c68 <HAL_RCC_OscConfig+0xe4>
 8000c5a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c5e:	6023      	str	r3, [r4, #0]
 8000c60:	6823      	ldr	r3, [r4, #0]
 8000c62:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c66:	e7d3      	b.n	8000c10 <HAL_RCC_OscConfig+0x8c>
 8000c68:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 8000c6c:	d1f5      	bne.n	8000c5a <HAL_RCC_OscConfig+0xd6>
 8000c6e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c72:	6023      	str	r3, [r4, #0]
 8000c74:	e7c9      	b.n	8000c0a <HAL_RCC_OscConfig+0x86>
        tickstart = HAL_GetTick();
 8000c76:	f7ff fac9 	bl	800020c <HAL_GetTick>
 8000c7a:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8000c7e:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c80:	2701      	movs	r7, #1
 8000c82:	fa96 f3a6 	rbit	r3, r6
 8000c86:	6822      	ldr	r2, [r4, #0]
 8000c88:	fa96 f3a6 	rbit	r3, r6
 8000c8c:	fab3 f383 	clz	r3, r3
 8000c90:	f003 031f 	and.w	r3, r3, #31
 8000c94:	fa07 f303 	lsl.w	r3, r7, r3
 8000c98:	4213      	tst	r3, r2
 8000c9a:	f43f af7e 	beq.w	8000b9a <HAL_RCC_OscConfig+0x16>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c9e:	f7ff fab5 	bl	800020c <HAL_GetTick>
 8000ca2:	eba0 0008 	sub.w	r0, r0, r8
 8000ca6:	2864      	cmp	r0, #100	; 0x64
 8000ca8:	d9eb      	bls.n	8000c82 <HAL_RCC_OscConfig+0xfe>
 8000caa:	e7d2      	b.n	8000c52 <HAL_RCC_OscConfig+0xce>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000cac:	4c7e      	ldr	r4, [pc, #504]	; (8000ea8 <HAL_RCC_OscConfig+0x324>)
 8000cae:	6863      	ldr	r3, [r4, #4]
 8000cb0:	f013 0f0c 	tst.w	r3, #12
 8000cb4:	d007      	beq.n	8000cc6 <HAL_RCC_OscConfig+0x142>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000cb6:	6863      	ldr	r3, [r4, #4]
 8000cb8:	f003 030c 	and.w	r3, r3, #12
 8000cbc:	2b08      	cmp	r3, #8
 8000cbe:	d122      	bne.n	8000d06 <HAL_RCC_OscConfig+0x182>
 8000cc0:	6863      	ldr	r3, [r4, #4]
 8000cc2:	03de      	lsls	r6, r3, #15
 8000cc4:	d41f      	bmi.n	8000d06 <HAL_RCC_OscConfig+0x182>
 8000cc6:	2302      	movs	r3, #2
 8000cc8:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ccc:	6821      	ldr	r1, [r4, #0]
 8000cce:	fa93 f3a3 	rbit	r3, r3
 8000cd2:	fab3 f383 	clz	r3, r3
 8000cd6:	f003 031f 	and.w	r3, r3, #31
 8000cda:	2201      	movs	r2, #1
 8000cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ce0:	420b      	tst	r3, r1
 8000ce2:	d003      	beq.n	8000cec <HAL_RCC_OscConfig+0x168>
 8000ce4:	692b      	ldr	r3, [r5, #16]
 8000ce6:	4293      	cmp	r3, r2
 8000ce8:	f47f af50 	bne.w	8000b8c <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000cec:	6821      	ldr	r1, [r4, #0]
 8000cee:	23f8      	movs	r3, #248	; 0xf8
 8000cf0:	fa93 f3a3 	rbit	r3, r3
 8000cf4:	fab3 f283 	clz	r2, r3
 8000cf8:	696b      	ldr	r3, [r5, #20]
 8000cfa:	4093      	lsls	r3, r2
 8000cfc:	f021 02f8 	bic.w	r2, r1, #248	; 0xf8
 8000d00:	4313      	orrs	r3, r2
 8000d02:	6023      	str	r3, [r4, #0]
 8000d04:	e74d      	b.n	8000ba2 <HAL_RCC_OscConfig+0x1e>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000d06:	692a      	ldr	r2, [r5, #16]
 8000d08:	2601      	movs	r6, #1
 8000d0a:	b30a      	cbz	r2, 8000d50 <HAL_RCC_OscConfig+0x1cc>
 8000d0c:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_ENABLE();
 8000d10:	fab3 f383 	clz	r3, r3
 8000d14:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000d18:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000d1c:	009b      	lsls	r3, r3, #2
 8000d1e:	2702      	movs	r7, #2
 8000d20:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 8000d22:	f7ff fa73 	bl	800020c <HAL_GetTick>
 8000d26:	4680      	mov	r8, r0
 8000d28:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d2c:	6822      	ldr	r2, [r4, #0]
 8000d2e:	fa97 f3a7 	rbit	r3, r7
 8000d32:	fab3 f383 	clz	r3, r3
 8000d36:	f003 031f 	and.w	r3, r3, #31
 8000d3a:	fa06 f303 	lsl.w	r3, r6, r3
 8000d3e:	4213      	tst	r3, r2
 8000d40:	d1d4      	bne.n	8000cec <HAL_RCC_OscConfig+0x168>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d42:	f7ff fa63 	bl	800020c <HAL_GetTick>
 8000d46:	eba0 0008 	sub.w	r0, r0, r8
 8000d4a:	2802      	cmp	r0, #2
 8000d4c:	d9ec      	bls.n	8000d28 <HAL_RCC_OscConfig+0x1a4>
 8000d4e:	e780      	b.n	8000c52 <HAL_RCC_OscConfig+0xce>
 8000d50:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_DISABLE();
 8000d54:	fab3 f383 	clz	r3, r3
 8000d58:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000d5c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000d60:	009b      	lsls	r3, r3, #2
 8000d62:	2702      	movs	r7, #2
 8000d64:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000d66:	f7ff fa51 	bl	800020c <HAL_GetTick>
 8000d6a:	4680      	mov	r8, r0
 8000d6c:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d70:	6822      	ldr	r2, [r4, #0]
 8000d72:	fa97 f3a7 	rbit	r3, r7
 8000d76:	fab3 f383 	clz	r3, r3
 8000d7a:	f003 031f 	and.w	r3, r3, #31
 8000d7e:	fa06 f303 	lsl.w	r3, r6, r3
 8000d82:	4213      	tst	r3, r2
 8000d84:	f43f af0d 	beq.w	8000ba2 <HAL_RCC_OscConfig+0x1e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d88:	f7ff fa40 	bl	800020c <HAL_GetTick>
 8000d8c:	eba0 0008 	sub.w	r0, r0, r8
 8000d90:	2802      	cmp	r0, #2
 8000d92:	d9eb      	bls.n	8000d6c <HAL_RCC_OscConfig+0x1e8>
 8000d94:	e75d      	b.n	8000c52 <HAL_RCC_OscConfig+0xce>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000d96:	69aa      	ldr	r2, [r5, #24]
 8000d98:	4e43      	ldr	r6, [pc, #268]	; (8000ea8 <HAL_RCC_OscConfig+0x324>)
 8000d9a:	4944      	ldr	r1, [pc, #272]	; (8000eac <HAL_RCC_OscConfig+0x328>)
 8000d9c:	2401      	movs	r4, #1
 8000d9e:	b31a      	cbz	r2, 8000de8 <HAL_RCC_OscConfig+0x264>
 8000da0:	fa94 f3a4 	rbit	r3, r4
      __HAL_RCC_LSI_ENABLE();
 8000da4:	fab3 f383 	clz	r3, r3
 8000da8:	440b      	add	r3, r1
 8000daa:	009b      	lsls	r3, r3, #2
 8000dac:	2702      	movs	r7, #2
 8000dae:	601c      	str	r4, [r3, #0]
      tickstart = HAL_GetTick();
 8000db0:	f7ff fa2c 	bl	800020c <HAL_GetTick>
 8000db4:	4680      	mov	r8, r0
 8000db6:	fa97 f3a7 	rbit	r3, r7
 8000dba:	fa97 f3a7 	rbit	r3, r7
 8000dbe:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000dc2:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8000dc4:	fa97 f3a7 	rbit	r3, r7
 8000dc8:	fab3 f383 	clz	r3, r3
 8000dcc:	f003 031f 	and.w	r3, r3, #31
 8000dd0:	fa04 f303 	lsl.w	r3, r4, r3
 8000dd4:	4213      	tst	r3, r2
 8000dd6:	f47f aee8 	bne.w	8000baa <HAL_RCC_OscConfig+0x26>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000dda:	f7ff fa17 	bl	800020c <HAL_GetTick>
 8000dde:	eba0 0008 	sub.w	r0, r0, r8
 8000de2:	2802      	cmp	r0, #2
 8000de4:	d9e7      	bls.n	8000db6 <HAL_RCC_OscConfig+0x232>
 8000de6:	e734      	b.n	8000c52 <HAL_RCC_OscConfig+0xce>
 8000de8:	fa94 f3a4 	rbit	r3, r4
      __HAL_RCC_LSI_DISABLE();
 8000dec:	fab3 f383 	clz	r3, r3
 8000df0:	440b      	add	r3, r1
 8000df2:	009b      	lsls	r3, r3, #2
 8000df4:	2702      	movs	r7, #2
 8000df6:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000df8:	f7ff fa08 	bl	800020c <HAL_GetTick>
 8000dfc:	4680      	mov	r8, r0
 8000dfe:	fa97 f3a7 	rbit	r3, r7
 8000e02:	fa97 f3a7 	rbit	r3, r7
 8000e06:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e0a:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8000e0c:	fa97 f3a7 	rbit	r3, r7
 8000e10:	fab3 f383 	clz	r3, r3
 8000e14:	f003 031f 	and.w	r3, r3, #31
 8000e18:	fa04 f303 	lsl.w	r3, r4, r3
 8000e1c:	4213      	tst	r3, r2
 8000e1e:	f43f aec4 	beq.w	8000baa <HAL_RCC_OscConfig+0x26>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000e22:	f7ff f9f3 	bl	800020c <HAL_GetTick>
 8000e26:	eba0 0008 	sub.w	r0, r0, r8
 8000e2a:	2802      	cmp	r0, #2
 8000e2c:	d9e7      	bls.n	8000dfe <HAL_RCC_OscConfig+0x27a>
 8000e2e:	e710      	b.n	8000c52 <HAL_RCC_OscConfig+0xce>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e30:	4c1d      	ldr	r4, [pc, #116]	; (8000ea8 <HAL_RCC_OscConfig+0x324>)
 8000e32:	69e3      	ldr	r3, [r4, #28]
 8000e34:	00d9      	lsls	r1, r3, #3
 8000e36:	d434      	bmi.n	8000ea2 <HAL_RCC_OscConfig+0x31e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e38:	69e3      	ldr	r3, [r4, #28]
 8000e3a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e3e:	61e3      	str	r3, [r4, #28]
 8000e40:	69e3      	ldr	r3, [r4, #28]
 8000e42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e46:	9301      	str	r3, [sp, #4]
 8000e48:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000e4a:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e4c:	4f18      	ldr	r7, [pc, #96]	; (8000eb0 <HAL_RCC_OscConfig+0x32c>)
 8000e4e:	683b      	ldr	r3, [r7, #0]
 8000e50:	05da      	lsls	r2, r3, #23
 8000e52:	d52f      	bpl.n	8000eb4 <HAL_RCC_OscConfig+0x330>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e54:	68eb      	ldr	r3, [r5, #12]
 8000e56:	2b01      	cmp	r3, #1
 8000e58:	d13d      	bne.n	8000ed6 <HAL_RCC_OscConfig+0x352>
 8000e5a:	6a23      	ldr	r3, [r4, #32]
 8000e5c:	f043 0301 	orr.w	r3, r3, #1
 8000e60:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000e62:	f7ff f9d3 	bl	800020c <HAL_GetTick>
 8000e66:	2702      	movs	r7, #2
 8000e68:	4682      	mov	sl, r0
 8000e6a:	46b9      	mov	r9, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e6c:	f04f 0801 	mov.w	r8, #1
 8000e70:	fa97 f3a7 	rbit	r3, r7
 8000e74:	fa97 f3a7 	rbit	r3, r7
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d06c      	beq.n	8000f56 <HAL_RCC_OscConfig+0x3d2>
 8000e7c:	6a22      	ldr	r2, [r4, #32]
 8000e7e:	fa99 f3a9 	rbit	r3, r9
 8000e82:	fab3 f383 	clz	r3, r3
 8000e86:	f003 031f 	and.w	r3, r3, #31
 8000e8a:	fa08 f303 	lsl.w	r3, r8, r3
 8000e8e:	4213      	tst	r3, r2
 8000e90:	d058      	beq.n	8000f44 <HAL_RCC_OscConfig+0x3c0>
    if(pwrclkchanged == SET)
 8000e92:	2e00      	cmp	r6, #0
 8000e94:	f43f ae8d 	beq.w	8000bb2 <HAL_RCC_OscConfig+0x2e>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000e98:	69e3      	ldr	r3, [r4, #28]
 8000e9a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000e9e:	61e3      	str	r3, [r4, #28]
 8000ea0:	e687      	b.n	8000bb2 <HAL_RCC_OscConfig+0x2e>
    FlagStatus       pwrclkchanged = RESET;
 8000ea2:	2600      	movs	r6, #0
 8000ea4:	e7d2      	b.n	8000e4c <HAL_RCC_OscConfig+0x2c8>
 8000ea6:	bf00      	nop
 8000ea8:	40021000 	.word	0x40021000
 8000eac:	10908120 	.word	0x10908120
 8000eb0:	40007000 	.word	0x40007000
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000eb4:	683b      	ldr	r3, [r7, #0]
 8000eb6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000eba:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8000ebc:	f7ff f9a6 	bl	800020c <HAL_GetTick>
 8000ec0:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ec2:	683b      	ldr	r3, [r7, #0]
 8000ec4:	05db      	lsls	r3, r3, #23
 8000ec6:	d4c5      	bmi.n	8000e54 <HAL_RCC_OscConfig+0x2d0>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000ec8:	f7ff f9a0 	bl	800020c <HAL_GetTick>
 8000ecc:	eba0 0008 	sub.w	r0, r0, r8
 8000ed0:	2864      	cmp	r0, #100	; 0x64
 8000ed2:	d9f6      	bls.n	8000ec2 <HAL_RCC_OscConfig+0x33e>
 8000ed4:	e6bd      	b.n	8000c52 <HAL_RCC_OscConfig+0xce>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ed6:	bb3b      	cbnz	r3, 8000f28 <HAL_RCC_OscConfig+0x3a4>
 8000ed8:	6a23      	ldr	r3, [r4, #32]
 8000eda:	f023 0301 	bic.w	r3, r3, #1
 8000ede:	6223      	str	r3, [r4, #32]
 8000ee0:	6a23      	ldr	r3, [r4, #32]
 8000ee2:	f023 0304 	bic.w	r3, r3, #4
 8000ee6:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000ee8:	f7ff f990 	bl	800020c <HAL_GetTick>
 8000eec:	2702      	movs	r7, #2
 8000eee:	4682      	mov	sl, r0
 8000ef0:	46b9      	mov	r9, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ef2:	f04f 0801 	mov.w	r8, #1
 8000ef6:	fa97 f3a7 	rbit	r3, r7
 8000efa:	fa97 f3a7 	rbit	r3, r7
 8000efe:	b373      	cbz	r3, 8000f5e <HAL_RCC_OscConfig+0x3da>
 8000f00:	6a22      	ldr	r2, [r4, #32]
 8000f02:	fa99 f3a9 	rbit	r3, r9
 8000f06:	fab3 f383 	clz	r3, r3
 8000f0a:	f003 031f 	and.w	r3, r3, #31
 8000f0e:	fa08 f303 	lsl.w	r3, r8, r3
 8000f12:	4213      	tst	r3, r2
 8000f14:	d0bd      	beq.n	8000e92 <HAL_RCC_OscConfig+0x30e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f16:	f7ff f979 	bl	800020c <HAL_GetTick>
 8000f1a:	f241 3388 	movw	r3, #5000	; 0x1388
 8000f1e:	eba0 000a 	sub.w	r0, r0, sl
 8000f22:	4298      	cmp	r0, r3
 8000f24:	d9e7      	bls.n	8000ef6 <HAL_RCC_OscConfig+0x372>
 8000f26:	e694      	b.n	8000c52 <HAL_RCC_OscConfig+0xce>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f28:	2b05      	cmp	r3, #5
 8000f2a:	6a23      	ldr	r3, [r4, #32]
 8000f2c:	d103      	bne.n	8000f36 <HAL_RCC_OscConfig+0x3b2>
 8000f2e:	f043 0304 	orr.w	r3, r3, #4
 8000f32:	6223      	str	r3, [r4, #32]
 8000f34:	e791      	b.n	8000e5a <HAL_RCC_OscConfig+0x2d6>
 8000f36:	f023 0301 	bic.w	r3, r3, #1
 8000f3a:	6223      	str	r3, [r4, #32]
 8000f3c:	6a23      	ldr	r3, [r4, #32]
 8000f3e:	f023 0304 	bic.w	r3, r3, #4
 8000f42:	e78d      	b.n	8000e60 <HAL_RCC_OscConfig+0x2dc>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f44:	f7ff f962 	bl	800020c <HAL_GetTick>
 8000f48:	f241 3388 	movw	r3, #5000	; 0x1388
 8000f4c:	eba0 000a 	sub.w	r0, r0, sl
 8000f50:	4298      	cmp	r0, r3
 8000f52:	d98d      	bls.n	8000e70 <HAL_RCC_OscConfig+0x2ec>
 8000f54:	e67d      	b.n	8000c52 <HAL_RCC_OscConfig+0xce>
 8000f56:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f5a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000f5c:	e78f      	b.n	8000e7e <HAL_RCC_OscConfig+0x2fa>
 8000f5e:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f62:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000f64:	e7cd      	b.n	8000f02 <HAL_RCC_OscConfig+0x37e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000f66:	4c41      	ldr	r4, [pc, #260]	; (800106c <HAL_RCC_OscConfig+0x4e8>)
 8000f68:	6863      	ldr	r3, [r4, #4]
 8000f6a:	f003 030c 	and.w	r3, r3, #12
 8000f6e:	2b08      	cmp	r3, #8
 8000f70:	f43f ae0c 	beq.w	8000b8c <HAL_RCC_OscConfig+0x8>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000f74:	2a02      	cmp	r2, #2
 8000f76:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000f7a:	d152      	bne.n	8001022 <HAL_RCC_OscConfig+0x49e>
 8000f7c:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8000f80:	fab3 f383 	clz	r3, r3
 8000f84:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000f88:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000f8c:	009b      	lsls	r3, r3, #2
 8000f8e:	2200      	movs	r2, #0
 8000f90:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000f92:	f7ff f93b 	bl	800020c <HAL_GetTick>
 8000f96:	f04f 7700 	mov.w	r7, #33554432	; 0x2000000
 8000f9a:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f9c:	2601      	movs	r6, #1
 8000f9e:	fa97 f3a7 	rbit	r3, r7
 8000fa2:	6822      	ldr	r2, [r4, #0]
 8000fa4:	fa97 f3a7 	rbit	r3, r7
 8000fa8:	fab3 f383 	clz	r3, r3
 8000fac:	f003 031f 	and.w	r3, r3, #31
 8000fb0:	fa06 f303 	lsl.w	r3, r6, r3
 8000fb4:	4213      	tst	r3, r2
 8000fb6:	d12d      	bne.n	8001014 <HAL_RCC_OscConfig+0x490>
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000fb8:	6862      	ldr	r2, [r4, #4]
 8000fba:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8000fbc:	6a29      	ldr	r1, [r5, #32]
 8000fbe:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8000fc2:	430b      	orrs	r3, r1
 8000fc4:	4313      	orrs	r3, r2
 8000fc6:	6063      	str	r3, [r4, #4]
 8000fc8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000fcc:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 8000fd0:	fab3 f383 	clz	r3, r3
 8000fd4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000fd8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000fdc:	009b      	lsls	r3, r3, #2
 8000fde:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 8000fe2:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 8000fe4:	f7ff f912 	bl	800020c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000fe8:	2601      	movs	r6, #1
        tickstart = HAL_GetTick();
 8000fea:	4607      	mov	r7, r0
 8000fec:	fa95 f3a5 	rbit	r3, r5
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000ff0:	6822      	ldr	r2, [r4, #0]
 8000ff2:	fa95 f3a5 	rbit	r3, r5
 8000ff6:	fab3 f383 	clz	r3, r3
 8000ffa:	f003 031f 	and.w	r3, r3, #31
 8000ffe:	fa06 f303 	lsl.w	r3, r6, r3
 8001002:	4213      	tst	r3, r2
 8001004:	f47f add9 	bne.w	8000bba <HAL_RCC_OscConfig+0x36>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001008:	f7ff f900 	bl	800020c <HAL_GetTick>
 800100c:	1bc0      	subs	r0, r0, r7
 800100e:	2802      	cmp	r0, #2
 8001010:	d9ec      	bls.n	8000fec <HAL_RCC_OscConfig+0x468>
 8001012:	e61e      	b.n	8000c52 <HAL_RCC_OscConfig+0xce>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001014:	f7ff f8fa 	bl	800020c <HAL_GetTick>
 8001018:	eba0 0008 	sub.w	r0, r0, r8
 800101c:	2802      	cmp	r0, #2
 800101e:	d9be      	bls.n	8000f9e <HAL_RCC_OscConfig+0x41a>
 8001020:	e617      	b.n	8000c52 <HAL_RCC_OscConfig+0xce>
 8001022:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8001026:	fab3 f383 	clz	r3, r3
 800102a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800102e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001032:	009b      	lsls	r3, r3, #2
 8001034:	2200      	movs	r2, #0
 8001036:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001038:	f7ff f8e8 	bl	800020c <HAL_GetTick>
 800103c:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 8001040:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001042:	2601      	movs	r6, #1
 8001044:	fa95 f3a5 	rbit	r3, r5
 8001048:	6822      	ldr	r2, [r4, #0]
 800104a:	fa95 f3a5 	rbit	r3, r5
 800104e:	fab3 f383 	clz	r3, r3
 8001052:	f003 031f 	and.w	r3, r3, #31
 8001056:	fa06 f303 	lsl.w	r3, r6, r3
 800105a:	4213      	tst	r3, r2
 800105c:	f43f adad 	beq.w	8000bba <HAL_RCC_OscConfig+0x36>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001060:	f7ff f8d4 	bl	800020c <HAL_GetTick>
 8001064:	1bc0      	subs	r0, r0, r7
 8001066:	2802      	cmp	r0, #2
 8001068:	d9ec      	bls.n	8001044 <HAL_RCC_OscConfig+0x4c0>
 800106a:	e5f2      	b.n	8000c52 <HAL_RCC_OscConfig+0xce>
 800106c:	40021000 	.word	0x40021000

08001070 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001070:	b510      	push	{r4, lr}
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 8001072:	4c13      	ldr	r4, [pc, #76]	; (80010c0 <HAL_RCC_GetSysClockFreq+0x50>)
 8001074:	6861      	ldr	r1, [r4, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001076:	f001 030c 	and.w	r3, r1, #12
 800107a:	2b08      	cmp	r3, #8
 800107c:	d11e      	bne.n	80010bc <HAL_RCC_GetSysClockFreq+0x4c>
 800107e:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8001082:	fa93 f3a3 	rbit	r3, r3
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001086:	f401 1270 	and.w	r2, r1, #3932160	; 0x3c0000
 800108a:	fab3 f383 	clz	r3, r3
 800108e:	fa22 f303 	lsr.w	r3, r2, r3
 8001092:	4a0c      	ldr	r2, [pc, #48]	; (80010c4 <HAL_RCC_GetSysClockFreq+0x54>)
 8001094:	5cd0      	ldrb	r0, [r2, r3]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001096:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001098:	220f      	movs	r2, #15
 800109a:	fa92 f2a2 	rbit	r2, r2
 800109e:	fab2 f282 	clz	r2, r2
 80010a2:	f003 030f 	and.w	r3, r3, #15
 80010a6:	40d3      	lsrs	r3, r2
 80010a8:	4a07      	ldr	r2, [pc, #28]	; (80010c8 <HAL_RCC_GetSysClockFreq+0x58>)
 80010aa:	5cd2      	ldrb	r2, [r2, r3]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80010ac:	03cb      	lsls	r3, r1, #15
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 80010ae:	bf4a      	itet	mi
 80010b0:	4b06      	ldrmi	r3, [pc, #24]	; (80010cc <HAL_RCC_GetSysClockFreq+0x5c>)
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 80010b2:	4b07      	ldrpl	r3, [pc, #28]	; (80010d0 <HAL_RCC_GetSysClockFreq+0x60>)
        pllclk = (HSE_VALUE / prediv) * pllmul;
 80010b4:	fbb3 f3f2 	udivmi	r3, r3, r2
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 80010b8:	4358      	muls	r0, r3
 80010ba:	bd10      	pop	{r4, pc}
      sysclockfreq = HSE_VALUE;
 80010bc:	4803      	ldr	r0, [pc, #12]	; (80010cc <HAL_RCC_GetSysClockFreq+0x5c>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80010be:	bd10      	pop	{r4, pc}
 80010c0:	40021000 	.word	0x40021000
 80010c4:	08004350 	.word	0x08004350
 80010c8:	08004360 	.word	0x08004360
 80010cc:	007a1200 	.word	0x007a1200
 80010d0:	003d0900 	.word	0x003d0900

080010d4 <HAL_RCC_ClockConfig>:
{
 80010d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80010d8:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 80010da:	4604      	mov	r4, r0
 80010dc:	b910      	cbnz	r0, 80010e4 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 80010de:	2001      	movs	r0, #1
 80010e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80010e4:	4a4c      	ldr	r2, [pc, #304]	; (8001218 <HAL_RCC_ClockConfig+0x144>)
 80010e6:	6813      	ldr	r3, [r2, #0]
 80010e8:	f003 0307 	and.w	r3, r3, #7
 80010ec:	428b      	cmp	r3, r1
 80010ee:	d32e      	bcc.n	800114e <HAL_RCC_ClockConfig+0x7a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80010f0:	6822      	ldr	r2, [r4, #0]
 80010f2:	0791      	lsls	r1, r2, #30
 80010f4:	d436      	bmi.n	8001164 <HAL_RCC_ClockConfig+0x90>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80010f6:	07d2      	lsls	r2, r2, #31
 80010f8:	d43c      	bmi.n	8001174 <HAL_RCC_ClockConfig+0xa0>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80010fa:	4a47      	ldr	r2, [pc, #284]	; (8001218 <HAL_RCC_ClockConfig+0x144>)
 80010fc:	6813      	ldr	r3, [r2, #0]
 80010fe:	f003 0307 	and.w	r3, r3, #7
 8001102:	429d      	cmp	r5, r3
 8001104:	d375      	bcc.n	80011f2 <HAL_RCC_ClockConfig+0x11e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001106:	6822      	ldr	r2, [r4, #0]
 8001108:	4d44      	ldr	r5, [pc, #272]	; (800121c <HAL_RCC_ClockConfig+0x148>)
 800110a:	f012 0f04 	tst.w	r2, #4
 800110e:	d17c      	bne.n	800120a <HAL_RCC_ClockConfig+0x136>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001110:	0713      	lsls	r3, r2, #28
 8001112:	d506      	bpl.n	8001122 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001114:	686b      	ldr	r3, [r5, #4]
 8001116:	6922      	ldr	r2, [r4, #16]
 8001118:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800111c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001120:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001122:	f7ff ffa5 	bl	8001070 <HAL_RCC_GetSysClockFreq>
 8001126:	686b      	ldr	r3, [r5, #4]
 8001128:	22f0      	movs	r2, #240	; 0xf0
 800112a:	fa92 f2a2 	rbit	r2, r2
 800112e:	fab2 f282 	clz	r2, r2
 8001132:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001136:	40d3      	lsrs	r3, r2
 8001138:	4a39      	ldr	r2, [pc, #228]	; (8001220 <HAL_RCC_ClockConfig+0x14c>)
 800113a:	5cd3      	ldrb	r3, [r2, r3]
 800113c:	40d8      	lsrs	r0, r3
 800113e:	4b39      	ldr	r3, [pc, #228]	; (8001224 <HAL_RCC_ClockConfig+0x150>)
 8001140:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001142:	2000      	movs	r0, #0
 8001144:	f002 fdec 	bl	8003d20 <HAL_InitTick>
  return HAL_OK;
 8001148:	2000      	movs	r0, #0
 800114a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 800114e:	6813      	ldr	r3, [r2, #0]
 8001150:	f023 0307 	bic.w	r3, r3, #7
 8001154:	430b      	orrs	r3, r1
 8001156:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001158:	6813      	ldr	r3, [r2, #0]
 800115a:	f003 0307 	and.w	r3, r3, #7
 800115e:	4299      	cmp	r1, r3
 8001160:	d1bd      	bne.n	80010de <HAL_RCC_ClockConfig+0xa>
 8001162:	e7c5      	b.n	80010f0 <HAL_RCC_ClockConfig+0x1c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001164:	492d      	ldr	r1, [pc, #180]	; (800121c <HAL_RCC_ClockConfig+0x148>)
 8001166:	68a0      	ldr	r0, [r4, #8]
 8001168:	684b      	ldr	r3, [r1, #4]
 800116a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800116e:	4303      	orrs	r3, r0
 8001170:	604b      	str	r3, [r1, #4]
 8001172:	e7c0      	b.n	80010f6 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001174:	6862      	ldr	r2, [r4, #4]
 8001176:	4e29      	ldr	r6, [pc, #164]	; (800121c <HAL_RCC_ClockConfig+0x148>)
 8001178:	2a01      	cmp	r2, #1
 800117a:	d127      	bne.n	80011cc <HAL_RCC_ClockConfig+0xf8>
 800117c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001180:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001184:	6831      	ldr	r1, [r6, #0]
 8001186:	fa93 f3a3 	rbit	r3, r3
 800118a:	fab3 f383 	clz	r3, r3
 800118e:	f003 031f 	and.w	r3, r3, #31
 8001192:	fa02 f303 	lsl.w	r3, r2, r3
 8001196:	420b      	tst	r3, r1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001198:	d0a1      	beq.n	80010de <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800119a:	6873      	ldr	r3, [r6, #4]
 800119c:	f023 0303 	bic.w	r3, r3, #3
 80011a0:	431a      	orrs	r2, r3
 80011a2:	6072      	str	r2, [r6, #4]
    tickstart = HAL_GetTick();
 80011a4:	f7ff f832 	bl	800020c <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011a8:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80011ac:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011ae:	6873      	ldr	r3, [r6, #4]
 80011b0:	6862      	ldr	r2, [r4, #4]
 80011b2:	f003 030c 	and.w	r3, r3, #12
 80011b6:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80011ba:	d09e      	beq.n	80010fa <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011bc:	f7ff f826 	bl	800020c <HAL_GetTick>
 80011c0:	1bc0      	subs	r0, r0, r7
 80011c2:	4540      	cmp	r0, r8
 80011c4:	d9f3      	bls.n	80011ae <HAL_RCC_ClockConfig+0xda>
        return HAL_TIMEOUT;
 80011c6:	2003      	movs	r0, #3
}
 80011c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80011cc:	2a02      	cmp	r2, #2
 80011ce:	bf0c      	ite	eq
 80011d0:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 80011d4:	2302      	movne	r3, #2
 80011d6:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011da:	6830      	ldr	r0, [r6, #0]
 80011dc:	fa93 f3a3 	rbit	r3, r3
 80011e0:	fab3 f383 	clz	r3, r3
 80011e4:	f003 031f 	and.w	r3, r3, #31
 80011e8:	2101      	movs	r1, #1
 80011ea:	fa01 f303 	lsl.w	r3, r1, r3
 80011ee:	4203      	tst	r3, r0
 80011f0:	e7d2      	b.n	8001198 <HAL_RCC_ClockConfig+0xc4>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011f2:	6813      	ldr	r3, [r2, #0]
 80011f4:	f023 0307 	bic.w	r3, r3, #7
 80011f8:	432b      	orrs	r3, r5
 80011fa:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80011fc:	6813      	ldr	r3, [r2, #0]
 80011fe:	f003 0307 	and.w	r3, r3, #7
 8001202:	429d      	cmp	r5, r3
 8001204:	f47f af6b 	bne.w	80010de <HAL_RCC_ClockConfig+0xa>
 8001208:	e77d      	b.n	8001106 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800120a:	686b      	ldr	r3, [r5, #4]
 800120c:	68e1      	ldr	r1, [r4, #12]
 800120e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001212:	430b      	orrs	r3, r1
 8001214:	606b      	str	r3, [r5, #4]
 8001216:	e77b      	b.n	8001110 <HAL_RCC_ClockConfig+0x3c>
 8001218:	40022000 	.word	0x40022000
 800121c:	40021000 	.word	0x40021000
 8001220:	080043b5 	.word	0x080043b5
 8001224:	2000000c 	.word	0x2000000c

08001228 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8001228:	4b01      	ldr	r3, [pc, #4]	; (8001230 <HAL_RCC_GetHCLKFreq+0x8>)
 800122a:	6818      	ldr	r0, [r3, #0]
 800122c:	4770      	bx	lr
 800122e:	bf00      	nop
 8001230:	2000000c 	.word	0x2000000c

08001234 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8001234:	4b08      	ldr	r3, [pc, #32]	; (8001258 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001236:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800123a:	685b      	ldr	r3, [r3, #4]
 800123c:	fa92 f2a2 	rbit	r2, r2
 8001240:	fab2 f282 	clz	r2, r2
 8001244:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001248:	40d3      	lsrs	r3, r2
 800124a:	4a04      	ldr	r2, [pc, #16]	; (800125c <HAL_RCC_GetPCLK1Freq+0x28>)
 800124c:	5cd3      	ldrb	r3, [r2, r3]
 800124e:	4a04      	ldr	r2, [pc, #16]	; (8001260 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8001250:	6810      	ldr	r0, [r2, #0]
}    
 8001252:	40d8      	lsrs	r0, r3
 8001254:	4770      	bx	lr
 8001256:	bf00      	nop
 8001258:	40021000 	.word	0x40021000
 800125c:	080043c5 	.word	0x080043c5
 8001260:	2000000c 	.word	0x2000000c

08001264 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8001264:	4b08      	ldr	r3, [pc, #32]	; (8001288 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001266:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800126a:	685b      	ldr	r3, [r3, #4]
 800126c:	fa92 f2a2 	rbit	r2, r2
 8001270:	fab2 f282 	clz	r2, r2
 8001274:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8001278:	40d3      	lsrs	r3, r2
 800127a:	4a04      	ldr	r2, [pc, #16]	; (800128c <HAL_RCC_GetPCLK2Freq+0x28>)
 800127c:	5cd3      	ldrb	r3, [r2, r3]
 800127e:	4a04      	ldr	r2, [pc, #16]	; (8001290 <HAL_RCC_GetPCLK2Freq+0x2c>)
 8001280:	6810      	ldr	r0, [r2, #0]
} 
 8001282:	40d8      	lsrs	r0, r3
 8001284:	4770      	bx	lr
 8001286:	bf00      	nop
 8001288:	40021000 	.word	0x40021000
 800128c:	080043c5 	.word	0x080043c5
 8001290:	2000000c 	.word	0x2000000c

08001294 <HAL_RCC_GetClockConfig>:
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001294:	230f      	movs	r3, #15
 8001296:	6003      	str	r3, [r0, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001298:	4b0b      	ldr	r3, [pc, #44]	; (80012c8 <HAL_RCC_GetClockConfig+0x34>)
 800129a:	685a      	ldr	r2, [r3, #4]
 800129c:	f002 0203 	and.w	r2, r2, #3
 80012a0:	6042      	str	r2, [r0, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 80012a2:	685a      	ldr	r2, [r3, #4]
 80012a4:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 80012a8:	6082      	str	r2, [r0, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 80012aa:	685a      	ldr	r2, [r3, #4]
 80012ac:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 80012b0:	60c2      	str	r2, [r0, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80012b2:	685b      	ldr	r3, [r3, #4]
 80012b4:	08db      	lsrs	r3, r3, #3
 80012b6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80012ba:	6103      	str	r3, [r0, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 80012bc:	4b03      	ldr	r3, [pc, #12]	; (80012cc <HAL_RCC_GetClockConfig+0x38>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	f003 0307 	and.w	r3, r3, #7
 80012c4:	600b      	str	r3, [r1, #0]
 80012c6:	4770      	bx	lr
 80012c8:	40021000 	.word	0x40021000
 80012cc:	40022000 	.word	0x40022000

080012d0 <HAL_RCCEx_PeriphCLKConfig>:
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80012d0:	6803      	ldr	r3, [r0, #0]
{
 80012d2:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 80012d6:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80012d8:	03d8      	lsls	r0, r3, #15
 80012da:	d520      	bpl.n	800131e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80012dc:	4c50      	ldr	r4, [pc, #320]	; (8001420 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80012de:	69e3      	ldr	r3, [r4, #28]
 80012e0:	00d9      	lsls	r1, r3, #3
 80012e2:	d444      	bmi.n	800136e <HAL_RCCEx_PeriphCLKConfig+0x9e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80012e4:	69e3      	ldr	r3, [r4, #28]
 80012e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012ea:	61e3      	str	r3, [r4, #28]
 80012ec:	69e3      	ldr	r3, [r4, #28]
 80012ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012f2:	9301      	str	r3, [sp, #4]
 80012f4:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80012f6:	2601      	movs	r6, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012f8:	4f4a      	ldr	r7, [pc, #296]	; (8001424 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	05da      	lsls	r2, r3, #23
 80012fe:	d538      	bpl.n	8001372 <HAL_RCCEx_PeriphCLKConfig+0xa2>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001300:	6a23      	ldr	r3, [r4, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001302:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001306:	d148      	bne.n	800139a <HAL_RCCEx_PeriphCLKConfig+0xca>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8001308:	6a23      	ldr	r3, [r4, #32]
 800130a:	686a      	ldr	r2, [r5, #4]
 800130c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001310:	4313      	orrs	r3, r2
 8001312:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001314:	b11e      	cbz	r6, 800131e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001316:	69e3      	ldr	r3, [r4, #28]
 8001318:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800131c:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800131e:	6828      	ldr	r0, [r5, #0]
 8001320:	07c1      	lsls	r1, r0, #31
 8001322:	d506      	bpl.n	8001332 <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001324:	4a3e      	ldr	r2, [pc, #248]	; (8001420 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8001326:	68a9      	ldr	r1, [r5, #8]
 8001328:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800132a:	f023 0303 	bic.w	r3, r3, #3
 800132e:	430b      	orrs	r3, r1
 8001330:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001332:	0682      	lsls	r2, r0, #26
 8001334:	d506      	bpl.n	8001344 <HAL_RCCEx_PeriphCLKConfig+0x74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001336:	4a3a      	ldr	r2, [pc, #232]	; (8001420 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8001338:	68e9      	ldr	r1, [r5, #12]
 800133a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800133c:	f023 0310 	bic.w	r3, r3, #16
 8001340:	430b      	orrs	r3, r1
 8001342:	6313      	str	r3, [r2, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8001344:	0603      	lsls	r3, r0, #24
 8001346:	d506      	bpl.n	8001356 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8001348:	4a35      	ldr	r2, [pc, #212]	; (8001420 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800134a:	6929      	ldr	r1, [r5, #16]
 800134c:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800134e:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 8001352:	430b      	orrs	r3, r1
 8001354:	62d3      	str	r3, [r2, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8001356:	f410 5080 	ands.w	r0, r0, #4096	; 0x1000
 800135a:	d01b      	beq.n	8001394 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800135c:	4a30      	ldr	r2, [pc, #192]	; (8001420 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800135e:	6969      	ldr	r1, [r5, #20]
 8001360:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001362:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001366:	430b      	orrs	r3, r1
 8001368:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800136a:	2000      	movs	r0, #0
 800136c:	e012      	b.n	8001394 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    FlagStatus       pwrclkchanged = RESET;
 800136e:	2600      	movs	r6, #0
 8001370:	e7c2      	b.n	80012f8 <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001372:	683b      	ldr	r3, [r7, #0]
 8001374:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001378:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 800137a:	f7fe ff47 	bl	800020c <HAL_GetTick>
 800137e:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	05db      	lsls	r3, r3, #23
 8001384:	d4bc      	bmi.n	8001300 <HAL_RCCEx_PeriphCLKConfig+0x30>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001386:	f7fe ff41 	bl	800020c <HAL_GetTick>
 800138a:	eba0 0008 	sub.w	r0, r0, r8
 800138e:	2864      	cmp	r0, #100	; 0x64
 8001390:	d9f6      	bls.n	8001380 <HAL_RCCEx_PeriphCLKConfig+0xb0>
          return HAL_TIMEOUT;
 8001392:	2003      	movs	r0, #3
}
 8001394:	b002      	add	sp, #8
 8001396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800139a:	686a      	ldr	r2, [r5, #4]
 800139c:	f402 7240 	and.w	r2, r2, #768	; 0x300
 80013a0:	4293      	cmp	r3, r2
 80013a2:	d0b1      	beq.n	8001308 <HAL_RCCEx_PeriphCLKConfig+0x38>
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80013a4:	6a21      	ldr	r1, [r4, #32]
 80013a6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80013aa:	f421 7040 	bic.w	r0, r1, #768	; 0x300
 80013ae:	fa93 f2a3 	rbit	r2, r3
      __HAL_RCC_BACKUPRESET_FORCE();
 80013b2:	f8df e074 	ldr.w	lr, [pc, #116]	; 8001428 <HAL_RCCEx_PeriphCLKConfig+0x158>
 80013b6:	fab2 f282 	clz	r2, r2
 80013ba:	4472      	add	r2, lr
 80013bc:	0092      	lsls	r2, r2, #2
 80013be:	2701      	movs	r7, #1
 80013c0:	6017      	str	r7, [r2, #0]
 80013c2:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 80013c6:	fab3 f383 	clz	r3, r3
 80013ca:	4473      	add	r3, lr
 80013cc:	009b      	lsls	r3, r3, #2
 80013ce:	2200      	movs	r2, #0
 80013d0:	601a      	str	r2, [r3, #0]
      RCC->BDCR = temp_reg;
 80013d2:	6220      	str	r0, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80013d4:	07c8      	lsls	r0, r1, #31
 80013d6:	d597      	bpl.n	8001308 <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 80013d8:	f7fe ff18 	bl	800020c <HAL_GetTick>
 80013dc:	f04f 0802 	mov.w	r8, #2
 80013e0:	4682      	mov	sl, r0
 80013e2:	46c1      	mov	r9, r8
 80013e4:	fa98 f3a8 	rbit	r3, r8
 80013e8:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013ec:	b19b      	cbz	r3, 8001416 <HAL_RCCEx_PeriphCLKConfig+0x146>
 80013ee:	6a22      	ldr	r2, [r4, #32]
 80013f0:	fa99 f3a9 	rbit	r3, r9
 80013f4:	fab3 f383 	clz	r3, r3
 80013f8:	f003 031f 	and.w	r3, r3, #31
 80013fc:	fa07 f303 	lsl.w	r3, r7, r3
 8001400:	4213      	tst	r3, r2
 8001402:	d181      	bne.n	8001308 <HAL_RCCEx_PeriphCLKConfig+0x38>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001404:	f7fe ff02 	bl	800020c <HAL_GetTick>
 8001408:	f241 3388 	movw	r3, #5000	; 0x1388
 800140c:	eba0 000a 	sub.w	r0, r0, sl
 8001410:	4298      	cmp	r0, r3
 8001412:	d9e7      	bls.n	80013e4 <HAL_RCCEx_PeriphCLKConfig+0x114>
 8001414:	e7bd      	b.n	8001392 <HAL_RCCEx_PeriphCLKConfig+0xc2>
 8001416:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800141a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800141c:	e7e8      	b.n	80013f0 <HAL_RCCEx_PeriphCLKConfig+0x120>
 800141e:	bf00      	nop
 8001420:	40021000 	.word	0x40021000
 8001424:	40007000 	.word	0x40007000
 8001428:	10908100 	.word	0x10908100

0800142c <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800142c:	6803      	ldr	r3, [r0, #0]
 800142e:	68da      	ldr	r2, [r3, #12]
 8001430:	f042 0201 	orr.w	r2, r2, #1
 8001434:	60da      	str	r2, [r3, #12]
      
   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8001436:	681a      	ldr	r2, [r3, #0]
 8001438:	f042 0201 	orr.w	r2, r2, #1
 800143c:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
}
 800143e:	2000      	movs	r0, #0
 8001440:	4770      	bx	lr

08001442 <HAL_TIM_OC_DelayElapsedCallback>:
 8001442:	4770      	bx	lr

08001444 <HAL_TIM_IC_CaptureCallback>:
 8001444:	4770      	bx	lr

08001446 <HAL_TIM_PWM_PulseFinishedCallback>:
 8001446:	4770      	bx	lr

08001448 <HAL_TIM_TriggerCallback>:
 8001448:	4770      	bx	lr

0800144a <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800144a:	6803      	ldr	r3, [r0, #0]
 800144c:	691a      	ldr	r2, [r3, #16]
 800144e:	0791      	lsls	r1, r2, #30
{
 8001450:	b510      	push	{r4, lr}
 8001452:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001454:	d50f      	bpl.n	8001476 <HAL_TIM_IRQHandler+0x2c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8001456:	68da      	ldr	r2, [r3, #12]
 8001458:	0792      	lsls	r2, r2, #30
 800145a:	d50c      	bpl.n	8001476 <HAL_TIM_IRQHandler+0x2c>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800145c:	f06f 0202 	mvn.w	r2, #2
 8001460:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001462:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001464:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001466:	0799      	lsls	r1, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001468:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800146a:	f000 8085 	beq.w	8001578 <HAL_TIM_IRQHandler+0x12e>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 800146e:	f7ff ffe9 	bl	8001444 <HAL_TIM_IC_CaptureCallback>
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001472:	2300      	movs	r3, #0
 8001474:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001476:	6823      	ldr	r3, [r4, #0]
 8001478:	691a      	ldr	r2, [r3, #16]
 800147a:	0752      	lsls	r2, r2, #29
 800147c:	d510      	bpl.n	80014a0 <HAL_TIM_IRQHandler+0x56>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 800147e:	68da      	ldr	r2, [r3, #12]
 8001480:	0750      	lsls	r0, r2, #29
 8001482:	d50d      	bpl.n	80014a0 <HAL_TIM_IRQHandler+0x56>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001484:	f06f 0204 	mvn.w	r2, #4
 8001488:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800148a:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800148c:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800148e:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001492:	7722      	strb	r2, [r4, #28]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8001494:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001496:	d075      	beq.n	8001584 <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_IC_CaptureCallback(htim);
 8001498:	f7ff ffd4 	bl	8001444 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800149c:	2300      	movs	r3, #0
 800149e:	7723      	strb	r3, [r4, #28]
    } 
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80014a0:	6823      	ldr	r3, [r4, #0]
 80014a2:	691a      	ldr	r2, [r3, #16]
 80014a4:	0711      	lsls	r1, r2, #28
 80014a6:	d50f      	bpl.n	80014c8 <HAL_TIM_IRQHandler+0x7e>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 80014a8:	68da      	ldr	r2, [r3, #12]
 80014aa:	0712      	lsls	r2, r2, #28
 80014ac:	d50c      	bpl.n	80014c8 <HAL_TIM_IRQHandler+0x7e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80014ae:	f06f 0208 	mvn.w	r2, #8
 80014b2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80014b4:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80014b6:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80014b8:	079b      	lsls	r3, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80014ba:	7722      	strb	r2, [r4, #28]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80014bc:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80014be:	d067      	beq.n	8001590 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 80014c0:	f7ff ffc0 	bl	8001444 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80014c4:	2300      	movs	r3, #0
 80014c6:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80014c8:	6823      	ldr	r3, [r4, #0]
 80014ca:	691a      	ldr	r2, [r3, #16]
 80014cc:	06d0      	lsls	r0, r2, #27
 80014ce:	d510      	bpl.n	80014f2 <HAL_TIM_IRQHandler+0xa8>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80014d0:	68da      	ldr	r2, [r3, #12]
 80014d2:	06d1      	lsls	r1, r2, #27
 80014d4:	d50d      	bpl.n	80014f2 <HAL_TIM_IRQHandler+0xa8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80014d6:	f06f 0210 	mvn.w	r2, #16
 80014da:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80014dc:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80014de:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80014e0:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80014e4:	7722      	strb	r2, [r4, #28]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80014e6:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80014e8:	d058      	beq.n	800159c <HAL_TIM_IRQHandler+0x152>
        HAL_TIM_IC_CaptureCallback(htim);
 80014ea:	f7ff ffab 	bl	8001444 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80014ee:	2300      	movs	r3, #0
 80014f0:	7723      	strb	r3, [r4, #28]
    } 
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80014f2:	6823      	ldr	r3, [r4, #0]
 80014f4:	691a      	ldr	r2, [r3, #16]
 80014f6:	07d2      	lsls	r2, r2, #31
 80014f8:	d508      	bpl.n	800150c <HAL_TIM_IRQHandler+0xc2>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80014fa:	68da      	ldr	r2, [r3, #12]
 80014fc:	07d0      	lsls	r0, r2, #31
 80014fe:	d505      	bpl.n	800150c <HAL_TIM_IRQHandler+0xc2>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001500:	f06f 0201 	mvn.w	r2, #1
 8001504:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8001506:	4620      	mov	r0, r4
 8001508:	f002 fa64 	bl	80039d4 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800150c:	6823      	ldr	r3, [r4, #0]
 800150e:	691a      	ldr	r2, [r3, #16]
 8001510:	0611      	lsls	r1, r2, #24
 8001512:	d508      	bpl.n	8001526 <HAL_TIM_IRQHandler+0xdc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8001514:	68da      	ldr	r2, [r3, #12]
 8001516:	0612      	lsls	r2, r2, #24
 8001518:	d505      	bpl.n	8001526 <HAL_TIM_IRQHandler+0xdc>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800151a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800151e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8001520:	4620      	mov	r0, r4
 8001522:	f000 fbc6 	bl	8001cb2 <HAL_TIMEx_BreakCallback>
    }
  }

#if defined(TIM_FLAG_BREAK2)
  /* TIM Break input 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8001526:	6823      	ldr	r3, [r4, #0]
 8001528:	691a      	ldr	r2, [r3, #16]
 800152a:	05d0      	lsls	r0, r2, #23
 800152c:	d508      	bpl.n	8001540 <HAL_TIM_IRQHandler+0xf6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800152e:	68da      	ldr	r2, [r3, #12]
 8001530:	0611      	lsls	r1, r2, #24
 8001532:	d505      	bpl.n	8001540 <HAL_TIM_IRQHandler+0xf6>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8001534:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8001538:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 800153a:	4620      	mov	r0, r4
 800153c:	f000 fbba 	bl	8001cb4 <HAL_TIMEx_Break2Callback>
    }
  }
#endif

  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001540:	6823      	ldr	r3, [r4, #0]
 8001542:	691a      	ldr	r2, [r3, #16]
 8001544:	0652      	lsls	r2, r2, #25
 8001546:	d508      	bpl.n	800155a <HAL_TIM_IRQHandler+0x110>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8001548:	68da      	ldr	r2, [r3, #12]
 800154a:	0650      	lsls	r0, r2, #25
 800154c:	d505      	bpl.n	800155a <HAL_TIM_IRQHandler+0x110>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800154e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001552:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8001554:	4620      	mov	r0, r4
 8001556:	f7ff ff77 	bl	8001448 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800155a:	6823      	ldr	r3, [r4, #0]
 800155c:	691a      	ldr	r2, [r3, #16]
 800155e:	0691      	lsls	r1, r2, #26
 8001560:	d522      	bpl.n	80015a8 <HAL_TIM_IRQHandler+0x15e>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8001562:	68da      	ldr	r2, [r3, #12]
 8001564:	0692      	lsls	r2, r2, #26
 8001566:	d51f      	bpl.n	80015a8 <HAL_TIM_IRQHandler+0x15e>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001568:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 800156c:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800156e:	611a      	str	r2, [r3, #16]
    }
  }
}
 8001570:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 8001574:	f000 bb9c 	b.w	8001cb0 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001578:	f7ff ff63 	bl	8001442 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800157c:	4620      	mov	r0, r4
 800157e:	f7ff ff62 	bl	8001446 <HAL_TIM_PWM_PulseFinishedCallback>
 8001582:	e776      	b.n	8001472 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001584:	f7ff ff5d 	bl	8001442 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001588:	4620      	mov	r0, r4
 800158a:	f7ff ff5c 	bl	8001446 <HAL_TIM_PWM_PulseFinishedCallback>
 800158e:	e785      	b.n	800149c <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001590:	f7ff ff57 	bl	8001442 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8001594:	4620      	mov	r0, r4
 8001596:	f7ff ff56 	bl	8001446 <HAL_TIM_PWM_PulseFinishedCallback>
 800159a:	e793      	b.n	80014c4 <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800159c:	f7ff ff51 	bl	8001442 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80015a0:	4620      	mov	r0, r4
 80015a2:	f7ff ff50 	bl	8001446 <HAL_TIM_PWM_PulseFinishedCallback>
 80015a6:	e7a2      	b.n	80014ee <HAL_TIM_IRQHandler+0xa4>
 80015a8:	bd10      	pop	{r4, pc}
	...

080015ac <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80015ac:	4a21      	ldr	r2, [pc, #132]	; (8001634 <TIM_Base_SetConfig+0x88>)
  tmpcr1 = TIMx->CR1;
 80015ae:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80015b0:	4290      	cmp	r0, r2
{
 80015b2:	b510      	push	{r4, lr}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80015b4:	d005      	beq.n	80015c2 <TIM_Base_SetConfig+0x16>
 80015b6:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80015ba:	d002      	beq.n	80015c2 <TIM_Base_SetConfig+0x16>
 80015bc:	4c1e      	ldr	r4, [pc, #120]	; (8001638 <TIM_Base_SetConfig+0x8c>)
 80015be:	42a0      	cmp	r0, r4
 80015c0:	d10c      	bne.n	80015dc <TIM_Base_SetConfig+0x30>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 80015c2:	684c      	ldr	r4, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80015c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  }
 
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80015c8:	4290      	cmp	r0, r2
    tmpcr1 |= Structure->CounterMode;
 80015ca:	ea43 0304 	orr.w	r3, r3, r4
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80015ce:	d010      	beq.n	80015f2 <TIM_Base_SetConfig+0x46>
 80015d0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80015d4:	d00d      	beq.n	80015f2 <TIM_Base_SetConfig+0x46>
 80015d6:	4a18      	ldr	r2, [pc, #96]	; (8001638 <TIM_Base_SetConfig+0x8c>)
 80015d8:	4290      	cmp	r0, r2
 80015da:	d00a      	beq.n	80015f2 <TIM_Base_SetConfig+0x46>
 80015dc:	4a17      	ldr	r2, [pc, #92]	; (800163c <TIM_Base_SetConfig+0x90>)
 80015de:	4290      	cmp	r0, r2
 80015e0:	d007      	beq.n	80015f2 <TIM_Base_SetConfig+0x46>
 80015e2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80015e6:	4290      	cmp	r0, r2
 80015e8:	d003      	beq.n	80015f2 <TIM_Base_SetConfig+0x46>
 80015ea:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80015ee:	4290      	cmp	r0, r2
 80015f0:	d103      	bne.n	80015fa <TIM_Base_SetConfig+0x4e>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80015f2:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80015f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80015f8:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80015fa:	694a      	ldr	r2, [r1, #20]
 80015fc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001600:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8001602:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001604:	688b      	ldr	r3, [r1, #8]
 8001606:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001608:	680b      	ldr	r3, [r1, #0]
 800160a:	6283      	str	r3, [r0, #40]	; 0x28
    
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 800160c:	4b09      	ldr	r3, [pc, #36]	; (8001634 <TIM_Base_SetConfig+0x88>)
 800160e:	4298      	cmp	r0, r3
 8001610:	d00b      	beq.n	800162a <TIM_Base_SetConfig+0x7e>
 8001612:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 8001616:	4298      	cmp	r0, r3
 8001618:	d007      	beq.n	800162a <TIM_Base_SetConfig+0x7e>
 800161a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800161e:	4298      	cmp	r0, r3
 8001620:	d003      	beq.n	800162a <TIM_Base_SetConfig+0x7e>
 8001622:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001626:	4298      	cmp	r0, r3
 8001628:	d101      	bne.n	800162e <TIM_Base_SetConfig+0x82>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800162a:	690b      	ldr	r3, [r1, #16]
 800162c:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 800162e:	2301      	movs	r3, #1
 8001630:	6143      	str	r3, [r0, #20]
 8001632:	bd10      	pop	{r4, pc}
 8001634:	40012c00 	.word	0x40012c00
 8001638:	40000400 	.word	0x40000400
 800163c:	40014000 	.word	0x40014000

08001640 <HAL_TIM_Base_Init>:
{ 
 8001640:	b510      	push	{r4, lr}
  if(htim == NULL)
 8001642:	4604      	mov	r4, r0
 8001644:	b1a0      	cbz	r0, 8001670 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8001646:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800164a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800164e:	b91b      	cbnz	r3, 8001658 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001650:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8001654:	f002 fc4a 	bl	8003eec <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8001658:	2302      	movs	r3, #2
 800165a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800165e:	6820      	ldr	r0, [r4, #0]
 8001660:	1d21      	adds	r1, r4, #4
 8001662:	f7ff ffa3 	bl	80015ac <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8001666:	2301      	movs	r3, #1
 8001668:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800166c:	2000      	movs	r0, #0
 800166e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001670:	2001      	movs	r0, #1
}
 8001672:	bd10      	pop	{r4, pc}

08001674 <HAL_TIM_PWM_Init>:
{
 8001674:	b510      	push	{r4, lr}
  if(htim == NULL)
 8001676:	4604      	mov	r4, r0
 8001678:	b1a0      	cbz	r0, 80016a4 <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 800167a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800167e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001682:	b91b      	cbnz	r3, 800168c <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001684:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8001688:	f002 fc0c 	bl	8003ea4 <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 800168c:	2302      	movs	r3, #2
 800168e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8001692:	6820      	ldr	r0, [r4, #0]
 8001694:	1d21      	adds	r1, r4, #4
 8001696:	f7ff ff89 	bl	80015ac <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 800169a:	2301      	movs	r3, #1
 800169c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80016a0:	2000      	movs	r0, #0
 80016a2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80016a4:	2001      	movs	r0, #1
}
 80016a6:	bd10      	pop	{r4, pc}

080016a8 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80016a8:	6a03      	ldr	r3, [r0, #32]
 80016aa:	f023 0301 	bic.w	r3, r3, #1
 80016ae:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80016b0:	6a03      	ldr	r3, [r0, #32]
{
 80016b2:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 80016b4:	6844      	ldr	r4, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80016b6:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80016b8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80016ba:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80016be:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80016c2:	432a      	orrs	r2, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80016c4:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 80016c6:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 80016ca:	432b      	orrs	r3, r5

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80016cc:	4d17      	ldr	r5, [pc, #92]	; (800172c <TIM_OC1_SetConfig+0x84>)
 80016ce:	42a8      	cmp	r0, r5
 80016d0:	d00b      	beq.n	80016ea <TIM_OC1_SetConfig+0x42>
 80016d2:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 80016d6:	42a8      	cmp	r0, r5
 80016d8:	d007      	beq.n	80016ea <TIM_OC1_SetConfig+0x42>
 80016da:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80016de:	42a8      	cmp	r0, r5
 80016e0:	d003      	beq.n	80016ea <TIM_OC1_SetConfig+0x42>
 80016e2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80016e6:	42a8      	cmp	r0, r5
 80016e8:	d11a      	bne.n	8001720 <TIM_OC1_SetConfig+0x78>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80016ea:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 80016ec:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 80016f0:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }
  
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80016f2:	4d0e      	ldr	r5, [pc, #56]	; (800172c <TIM_OC1_SetConfig+0x84>)
 80016f4:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 80016f6:	f023 0304 	bic.w	r3, r3, #4
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80016fa:	d00b      	beq.n	8001714 <TIM_OC1_SetConfig+0x6c>
 80016fc:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8001700:	42a8      	cmp	r0, r5
 8001702:	d007      	beq.n	8001714 <TIM_OC1_SetConfig+0x6c>
 8001704:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001708:	42a8      	cmp	r0, r5
 800170a:	d003      	beq.n	8001714 <TIM_OC1_SetConfig+0x6c>
 800170c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001710:	42a8      	cmp	r0, r5
 8001712:	d105      	bne.n	8001720 <TIM_OC1_SetConfig+0x78>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001714:	f424 7540 	bic.w	r5, r4, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001718:	698e      	ldr	r6, [r1, #24]
 800171a:	694c      	ldr	r4, [r1, #20]
 800171c:	4334      	orrs	r4, r6
 800171e:	432c      	orrs	r4, r5
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001720:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001722:	6182      	str	r2, [r0, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001724:	684a      	ldr	r2, [r1, #4]
 8001726:	6342      	str	r2, [r0, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8001728:	6203      	str	r3, [r0, #32]
 800172a:	bd70      	pop	{r4, r5, r6, pc}
 800172c:	40012c00 	.word	0x40012c00

08001730 <TIM_OC2_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001730:	6a03      	ldr	r3, [r0, #32]
 8001732:	f023 0310 	bic.w	r3, r3, #16
 8001736:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001738:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 800173a:	6842      	ldr	r2, [r0, #4]
{
 800173c:	b570      	push	{r4, r5, r6, lr}
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800173e:	6984      	ldr	r4, [r0, #24]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
  tmpccmrx &= ~TIM_CCMR1_CC2S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001740:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001742:	f024 7480 	bic.w	r4, r4, #16777216	; 0x1000000
 8001746:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800174a:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800174e:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8001750:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001754:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001758:	4d10      	ldr	r5, [pc, #64]	; (800179c <TIM_OC2_SetConfig+0x6c>)
 800175a:	42a8      	cmp	r0, r5
 800175c:	d10e      	bne.n	800177c <TIM_OC2_SetConfig+0x4c>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800175e:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8001760:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001764:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8001768:	f023 0340 	bic.w	r3, r3, #64	; 0x40
#else
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2N;
#endif
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800176c:	694d      	ldr	r5, [r1, #20]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800176e:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001770:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001774:	4335      	orrs	r5, r6
 8001776:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 800177a:	e009      	b.n	8001790 <TIM_OC2_SetConfig+0x60>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800177c:	4d08      	ldr	r5, [pc, #32]	; (80017a0 <TIM_OC2_SetConfig+0x70>)
 800177e:	42a8      	cmp	r0, r5
 8001780:	d0f4      	beq.n	800176c <TIM_OC2_SetConfig+0x3c>
 8001782:	4d08      	ldr	r5, [pc, #32]	; (80017a4 <TIM_OC2_SetConfig+0x74>)
 8001784:	42a8      	cmp	r0, r5
 8001786:	d0f1      	beq.n	800176c <TIM_OC2_SetConfig+0x3c>
 8001788:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800178c:	42a8      	cmp	r0, r5
 800178e:	d0ed      	beq.n	800176c <TIM_OC2_SetConfig+0x3c>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001790:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8001792:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001794:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8001796:	6382      	str	r2, [r0, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8001798:	6203      	str	r3, [r0, #32]
}
 800179a:	bd70      	pop	{r4, r5, r6, pc}
 800179c:	40012c00 	.word	0x40012c00
 80017a0:	40014000 	.word	0x40014000
 80017a4:	40014400 	.word	0x40014400

080017a8 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80017a8:	6a03      	ldr	r3, [r0, #32]
 80017aa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80017ae:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80017b0:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 80017b2:	6842      	ldr	r2, [r0, #4]
{
 80017b4:	b570      	push	{r4, r5, r6, lr}
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80017b6:	69c4      	ldr	r4, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80017b8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 80017ba:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
 80017be:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80017c2:	432c      	orrs	r4, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80017c4:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 80017c6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80017ca:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80017ce:	4d11      	ldr	r5, [pc, #68]	; (8001814 <TIM_OC3_SetConfig+0x6c>)
 80017d0:	42a8      	cmp	r0, r5
 80017d2:	d10e      	bne.n	80017f2 <TIM_OC3_SetConfig+0x4a>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80017d4:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 80017d6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80017da:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80017de:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
#endif
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80017e2:	694d      	ldr	r5, [r1, #20]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80017e4:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80017e6:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80017ea:	4335      	orrs	r5, r6
 80017ec:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
 80017f0:	e009      	b.n	8001806 <TIM_OC3_SetConfig+0x5e>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80017f2:	4d09      	ldr	r5, [pc, #36]	; (8001818 <TIM_OC3_SetConfig+0x70>)
 80017f4:	42a8      	cmp	r0, r5
 80017f6:	d0f4      	beq.n	80017e2 <TIM_OC3_SetConfig+0x3a>
 80017f8:	4d08      	ldr	r5, [pc, #32]	; (800181c <TIM_OC3_SetConfig+0x74>)
 80017fa:	42a8      	cmp	r0, r5
 80017fc:	d0f1      	beq.n	80017e2 <TIM_OC3_SetConfig+0x3a>
 80017fe:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001802:	42a8      	cmp	r0, r5
 8001804:	d0ed      	beq.n	80017e2 <TIM_OC3_SetConfig+0x3a>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001806:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001808:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 800180a:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 800180c:	63c2      	str	r2, [r0, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 800180e:	6203      	str	r3, [r0, #32]
}
 8001810:	bd70      	pop	{r4, r5, r6, pc}
 8001812:	bf00      	nop
 8001814:	40012c00 	.word	0x40012c00
 8001818:	40014000 	.word	0x40014000
 800181c:	40014400 	.word	0x40014400

08001820 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001820:	6a03      	ldr	r3, [r0, #32]
 8001822:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001826:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001828:	6a02      	ldr	r2, [r0, #32]
{
 800182a:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 800182c:	6844      	ldr	r4, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800182e:	69c3      	ldr	r3, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001830:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001832:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001836:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800183a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800183e:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8001840:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001844:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001848:	4d0c      	ldr	r5, [pc, #48]	; (800187c <TIM_OC4_SetConfig+0x5c>)
 800184a:	42a8      	cmp	r0, r5
 800184c:	d00b      	beq.n	8001866 <TIM_OC4_SetConfig+0x46>
 800184e:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8001852:	42a8      	cmp	r0, r5
 8001854:	d007      	beq.n	8001866 <TIM_OC4_SetConfig+0x46>
 8001856:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800185a:	42a8      	cmp	r0, r5
 800185c:	d003      	beq.n	8001866 <TIM_OC4_SetConfig+0x46>
 800185e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001862:	42a8      	cmp	r0, r5
 8001864:	d104      	bne.n	8001870 <TIM_OC4_SetConfig+0x50>
#else
   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
#endif
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001866:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001868:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800186c:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001870:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001872:	61c3      	str	r3, [r0, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001874:	684b      	ldr	r3, [r1, #4]
 8001876:	6403      	str	r3, [r0, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8001878:	6202      	str	r2, [r0, #32]
 800187a:	bd30      	pop	{r4, r5, pc}
 800187c:	40012c00 	.word	0x40012c00

08001880 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001880:	b510      	push	{r4, lr}
  uint32_t tmpsmcr = 0U;

  tmpsmcr = TIMx->SMCR;
 8001882:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001884:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001886:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800188a:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 800188e:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001890:	6083      	str	r3, [r0, #8]
 8001892:	bd10      	pop	{r4, pc}

08001894 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8001894:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001898:	2b01      	cmp	r3, #1
{
 800189a:	b570      	push	{r4, r5, r6, lr}
 800189c:	4604      	mov	r4, r0
 800189e:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 80018a2:	d01a      	beq.n	80018da <HAL_TIM_ConfigClockSource+0x46>
  htim->State = HAL_TIM_STATE_BUSY;
 80018a4:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 80018a8:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 80018aa:	2301      	movs	r3, #1
 80018ac:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 80018b0:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80018b2:	4b52      	ldr	r3, [pc, #328]	; (80019fc <HAL_TIM_ConfigClockSource+0x168>)
 80018b4:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 80018b6:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 80018b8:	680b      	ldr	r3, [r1, #0]
 80018ba:	2b40      	cmp	r3, #64	; 0x40
 80018bc:	d075      	beq.n	80019aa <HAL_TIM_ConfigClockSource+0x116>
 80018be:	d818      	bhi.n	80018f2 <HAL_TIM_ConfigClockSource+0x5e>
 80018c0:	2b10      	cmp	r3, #16
 80018c2:	f000 808f 	beq.w	80019e4 <HAL_TIM_ConfigClockSource+0x150>
 80018c6:	d809      	bhi.n	80018dc <HAL_TIM_ConfigClockSource+0x48>
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	f000 8085 	beq.w	80019d8 <HAL_TIM_ConfigClockSource+0x144>
  htim->State = HAL_TIM_STATE_READY;
 80018ce:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80018d0:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80018d2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80018d6:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80018da:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 80018dc:	2b20      	cmp	r3, #32
 80018de:	f000 8087 	beq.w	80019f0 <HAL_TIM_ConfigClockSource+0x15c>
 80018e2:	2b30      	cmp	r3, #48	; 0x30
 80018e4:	d1f3      	bne.n	80018ce <HAL_TIM_ConfigClockSource+0x3a>
   tmpsmcr = TIMx->SMCR;
 80018e6:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80018e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80018ec:	f043 0337 	orr.w	r3, r3, #55	; 0x37
 80018f0:	e033      	b.n	800195a <HAL_TIM_ConfigClockSource+0xc6>
  switch (sClockSourceConfig->ClockSource)
 80018f2:	2b70      	cmp	r3, #112	; 0x70
 80018f4:	d033      	beq.n	800195e <HAL_TIM_ConfigClockSource+0xca>
 80018f6:	d81b      	bhi.n	8001930 <HAL_TIM_ConfigClockSource+0x9c>
 80018f8:	2b50      	cmp	r3, #80	; 0x50
 80018fa:	d03f      	beq.n	800197c <HAL_TIM_ConfigClockSource+0xe8>
 80018fc:	2b60      	cmp	r3, #96	; 0x60
 80018fe:	d1e6      	bne.n	80018ce <HAL_TIM_ConfigClockSource+0x3a>
      TIM_TI2_ConfigInputStage(htim->Instance, 
 8001900:	684d      	ldr	r5, [r1, #4]
 8001902:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001904:	6a01      	ldr	r1, [r0, #32]
 8001906:	f021 0110 	bic.w	r1, r1, #16
 800190a:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800190c:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 800190e:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001910:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001914:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8001918:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800191c:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8001920:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8001922:	6203      	str	r3, [r0, #32]
   tmpsmcr = TIMx->SMCR;
 8001924:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001926:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800192a:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 800192e:	e014      	b.n	800195a <HAL_TIM_ConfigClockSource+0xc6>
  switch (sClockSourceConfig->ClockSource)
 8001930:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001934:	d00c      	beq.n	8001950 <HAL_TIM_ConfigClockSource+0xbc>
 8001936:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800193a:	d1c8      	bne.n	80018ce <HAL_TIM_ConfigClockSource+0x3a>
      TIM_ETR_SetConfig(htim->Instance, 
 800193c:	68cb      	ldr	r3, [r1, #12]
 800193e:	684a      	ldr	r2, [r1, #4]
 8001940:	6889      	ldr	r1, [r1, #8]
 8001942:	f7ff ff9d 	bl	8001880 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001946:	6822      	ldr	r2, [r4, #0]
 8001948:	6893      	ldr	r3, [r2, #8]
 800194a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800194e:	e013      	b.n	8001978 <HAL_TIM_ConfigClockSource+0xe4>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8001950:	6883      	ldr	r3, [r0, #8]
 8001952:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001956:	f023 0307 	bic.w	r3, r3, #7
   TIMx->SMCR = tmpsmcr;
 800195a:	6083      	str	r3, [r0, #8]
 800195c:	e7b7      	b.n	80018ce <HAL_TIM_ConfigClockSource+0x3a>
      TIM_ETR_SetConfig(htim->Instance, 
 800195e:	68cb      	ldr	r3, [r1, #12]
 8001960:	684a      	ldr	r2, [r1, #4]
 8001962:	6889      	ldr	r1, [r1, #8]
 8001964:	f7ff ff8c 	bl	8001880 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001968:	6822      	ldr	r2, [r4, #0]
 800196a:	6893      	ldr	r3, [r2, #8]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800196c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001970:	f023 0377 	bic.w	r3, r3, #119	; 0x77
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001974:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001978:	6093      	str	r3, [r2, #8]
    break;
 800197a:	e7a8      	b.n	80018ce <HAL_TIM_ConfigClockSource+0x3a>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 800197c:	684a      	ldr	r2, [r1, #4]
 800197e:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001980:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001982:	6a05      	ldr	r5, [r0, #32]
 8001984:	f025 0501 	bic.w	r5, r5, #1
 8001988:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;    
 800198a:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800198c:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001990:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001994:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8001998:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 800199a:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800199c:	6202      	str	r2, [r0, #32]
   tmpsmcr = TIMx->SMCR;
 800199e:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80019a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80019a4:	f043 0357 	orr.w	r3, r3, #87	; 0x57
 80019a8:	e7d7      	b.n	800195a <HAL_TIM_ConfigClockSource+0xc6>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 80019aa:	684a      	ldr	r2, [r1, #4]
 80019ac:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 80019ae:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80019b0:	6a05      	ldr	r5, [r0, #32]
 80019b2:	f025 0501 	bic.w	r5, r5, #1
 80019b6:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;    
 80019b8:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80019ba:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80019be:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80019c2:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 80019c6:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 80019c8:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80019ca:	6202      	str	r2, [r0, #32]
   tmpsmcr = TIMx->SMCR;
 80019cc:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80019ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80019d2:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 80019d6:	e7c0      	b.n	800195a <HAL_TIM_ConfigClockSource+0xc6>
   tmpsmcr = TIMx->SMCR;
 80019d8:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80019da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80019de:	f043 0307 	orr.w	r3, r3, #7
 80019e2:	e7ba      	b.n	800195a <HAL_TIM_ConfigClockSource+0xc6>
   tmpsmcr = TIMx->SMCR;
 80019e4:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80019e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80019ea:	f043 0317 	orr.w	r3, r3, #23
 80019ee:	e7b4      	b.n	800195a <HAL_TIM_ConfigClockSource+0xc6>
   tmpsmcr = TIMx->SMCR;
 80019f0:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80019f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80019f6:	f043 0327 	orr.w	r3, r3, #39	; 0x27
 80019fa:	e7ae      	b.n	800195a <HAL_TIM_ConfigClockSource+0xc6>
 80019fc:	fffe0088 	.word	0xfffe0088

08001a00 <TIM_CCxChannelCmd>:
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001a00:	6a03      	ldr	r3, [r0, #32]
{
 8001a02:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << Channel;
 8001a04:	2401      	movs	r4, #1
 8001a06:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8001a08:	ea23 0304 	bic.w	r3, r3, r4
 8001a0c:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8001a0e:	6a03      	ldr	r3, [r0, #32]
 8001a10:	408a      	lsls	r2, r1
 8001a12:	431a      	orrs	r2, r3
 8001a14:	6202      	str	r2, [r0, #32]
 8001a16:	bd10      	pop	{r4, pc}

08001a18 <HAL_TIM_PWM_Start_IT>:
{
 8001a18:	b510      	push	{r4, lr}
 8001a1a:	4604      	mov	r4, r0
  switch (Channel)
 8001a1c:	290c      	cmp	r1, #12
 8001a1e:	d80d      	bhi.n	8001a3c <HAL_TIM_PWM_Start_IT+0x24>
 8001a20:	e8df f001 	tbb	[pc, r1]
 8001a24:	0c0c0c07 	.word	0x0c0c0c07
 8001a28:	0c0c0c2a 	.word	0x0c0c0c2a
 8001a2c:	0c0c0c2f 	.word	0x0c0c0c2f
 8001a30:	34          	.byte	0x34
 8001a31:	00          	.byte	0x00
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8001a32:	6802      	ldr	r2, [r0, #0]
 8001a34:	68d3      	ldr	r3, [r2, #12]
 8001a36:	f043 0302 	orr.w	r3, r3, #2
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8001a3a:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001a3c:	2201      	movs	r2, #1
 8001a3e:	6820      	ldr	r0, [r4, #0]
 8001a40:	f7ff ffde 	bl	8001a00 <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)  
 8001a44:	6823      	ldr	r3, [r4, #0]
 8001a46:	4a14      	ldr	r2, [pc, #80]	; (8001a98 <HAL_TIM_PWM_Start_IT+0x80>)
 8001a48:	4293      	cmp	r3, r2
 8001a4a:	d00b      	beq.n	8001a64 <HAL_TIM_PWM_Start_IT+0x4c>
 8001a4c:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 8001a50:	4293      	cmp	r3, r2
 8001a52:	d007      	beq.n	8001a64 <HAL_TIM_PWM_Start_IT+0x4c>
 8001a54:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001a58:	4293      	cmp	r3, r2
 8001a5a:	d003      	beq.n	8001a64 <HAL_TIM_PWM_Start_IT+0x4c>
 8001a5c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001a60:	4293      	cmp	r3, r2
 8001a62:	d103      	bne.n	8001a6c <HAL_TIM_PWM_Start_IT+0x54>
    __HAL_TIM_MOE_ENABLE(htim);
 8001a64:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001a66:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001a6a:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8001a6c:	681a      	ldr	r2, [r3, #0]
 8001a6e:	f042 0201 	orr.w	r2, r2, #1
 8001a72:	601a      	str	r2, [r3, #0]
} 
 8001a74:	2000      	movs	r0, #0
 8001a76:	bd10      	pop	{r4, pc}
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8001a78:	6802      	ldr	r2, [r0, #0]
 8001a7a:	68d3      	ldr	r3, [r2, #12]
 8001a7c:	f043 0304 	orr.w	r3, r3, #4
 8001a80:	e7db      	b.n	8001a3a <HAL_TIM_PWM_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8001a82:	6802      	ldr	r2, [r0, #0]
 8001a84:	68d3      	ldr	r3, [r2, #12]
 8001a86:	f043 0308 	orr.w	r3, r3, #8
 8001a8a:	e7d6      	b.n	8001a3a <HAL_TIM_PWM_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8001a8c:	6802      	ldr	r2, [r0, #0]
 8001a8e:	68d3      	ldr	r3, [r2, #12]
 8001a90:	f043 0310 	orr.w	r3, r3, #16
 8001a94:	e7d1      	b.n	8001a3a <HAL_TIM_PWM_Start_IT+0x22>
 8001a96:	bf00      	nop
 8001a98:	40012c00 	.word	0x40012c00

08001a9c <TIM_OC5_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8001a9c:	6a03      	ldr	r3, [r0, #32]
 8001a9e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001aa2:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001aa4:	6a02      	ldr	r2, [r0, #32]
{
 8001aa6:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8001aa8:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8001aaa:	6d43      	ldr	r3, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001aac:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8001aae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ab2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpccmrx |= OC_Config->OCMode;
 8001ab6:	432b      	orrs	r3, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8001ab8:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 8001aba:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8001abe:	ea42 4205 	orr.w	r2, r2, r5, lsl #16

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001ac2:	4d0d      	ldr	r5, [pc, #52]	; (8001af8 <TIM_OC5_SetConfig+0x5c>)
 8001ac4:	42a8      	cmp	r0, r5
 8001ac6:	d00b      	beq.n	8001ae0 <TIM_OC5_SetConfig+0x44>
 8001ac8:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8001acc:	42a8      	cmp	r0, r5
 8001ace:	d007      	beq.n	8001ae0 <TIM_OC5_SetConfig+0x44>
 8001ad0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001ad4:	42a8      	cmp	r0, r5
 8001ad6:	d003      	beq.n	8001ae0 <TIM_OC5_SetConfig+0x44>
 8001ad8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001adc:	42a8      	cmp	r0, r5
 8001ade:	d104      	bne.n	8001aea <TIM_OC5_SetConfig+0x4e>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8001ae0:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 8001ae2:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8001ae6:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001aea:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8001aec:	6543      	str	r3, [r0, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8001aee:	684b      	ldr	r3, [r1, #4]
 8001af0:	6583      	str	r3, [r0, #88]	; 0x58
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8001af2:	6202      	str	r2, [r0, #32]
 8001af4:	bd30      	pop	{r4, r5, pc}
 8001af6:	bf00      	nop
 8001af8:	40012c00 	.word	0x40012c00

08001afc <TIM_OC6_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8001afc:	6a03      	ldr	r3, [r0, #32]
 8001afe:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001b02:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001b04:	6a02      	ldr	r2, [r0, #32]
{
 8001b06:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8001b08:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8001b0a:	6d43      	ldr	r3, [r0, #84]	; 0x54
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001b0c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8001b0e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001b12:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001b16:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8001b1a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8001b1c:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8001b20:	ea42 5205 	orr.w	r2, r2, r5, lsl #20

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001b24:	4d0c      	ldr	r5, [pc, #48]	; (8001b58 <TIM_OC6_SetConfig+0x5c>)
 8001b26:	42a8      	cmp	r0, r5
 8001b28:	d00b      	beq.n	8001b42 <TIM_OC6_SetConfig+0x46>
 8001b2a:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8001b2e:	42a8      	cmp	r0, r5
 8001b30:	d007      	beq.n	8001b42 <TIM_OC6_SetConfig+0x46>
 8001b32:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001b36:	42a8      	cmp	r0, r5
 8001b38:	d003      	beq.n	8001b42 <TIM_OC6_SetConfig+0x46>
 8001b3a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001b3e:	42a8      	cmp	r0, r5
 8001b40:	d104      	bne.n	8001b4c <TIM_OC6_SetConfig+0x50>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8001b42:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 8001b44:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8001b48:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }
  
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001b4c:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8001b4e:	6543      	str	r3, [r0, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8001b50:	684b      	ldr	r3, [r1, #4]
 8001b52:	65c3      	str	r3, [r0, #92]	; 0x5c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8001b54:	6202      	str	r2, [r0, #32]
 8001b56:	bd30      	pop	{r4, r5, pc}
 8001b58:	40012c00 	.word	0x40012c00

08001b5c <HAL_TIM_PWM_ConfigChannel>:
{
 8001b5c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8001b5e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001b62:	2b01      	cmp	r3, #1
{
 8001b64:	4604      	mov	r4, r0
 8001b66:	460d      	mov	r5, r1
 8001b68:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8001b6c:	d010      	beq.n	8001b90 <HAL_TIM_PWM_ConfigChannel+0x34>
 8001b6e:	2301      	movs	r3, #1
  switch (Channel)
 8001b70:	2a08      	cmp	r2, #8
  __HAL_LOCK(htim);
 8001b72:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8001b76:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  switch (Channel)
 8001b7a:	d043      	beq.n	8001c04 <HAL_TIM_PWM_ConfigChannel+0xa8>
 8001b7c:	d809      	bhi.n	8001b92 <HAL_TIM_PWM_ConfigChannel+0x36>
 8001b7e:	b1fa      	cbz	r2, 8001bc0 <HAL_TIM_PWM_ConfigChannel+0x64>
 8001b80:	2a04      	cmp	r2, #4
 8001b82:	d02e      	beq.n	8001be2 <HAL_TIM_PWM_ConfigChannel+0x86>
  htim->State = HAL_TIM_STATE_READY;
 8001b84:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8001b86:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001b88:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001b8c:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8001b90:	bd38      	pop	{r3, r4, r5, pc}
  switch (Channel)
 8001b92:	2a10      	cmp	r2, #16
 8001b94:	d047      	beq.n	8001c26 <HAL_TIM_PWM_ConfigChannel+0xca>
 8001b96:	2a14      	cmp	r2, #20
 8001b98:	d056      	beq.n	8001c48 <HAL_TIM_PWM_ConfigChannel+0xec>
 8001b9a:	2a0c      	cmp	r2, #12
 8001b9c:	d1f2      	bne.n	8001b84 <HAL_TIM_PWM_ConfigChannel+0x28>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001b9e:	6820      	ldr	r0, [r4, #0]
 8001ba0:	f7ff fe3e 	bl	8001820 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001ba4:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8001ba6:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001ba8:	69da      	ldr	r2, [r3, #28]
 8001baa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001bae:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001bb0:	69da      	ldr	r2, [r3, #28]
 8001bb2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001bb6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8001bb8:	69da      	ldr	r2, [r3, #28]
 8001bba:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001bbe:	e030      	b.n	8001c22 <HAL_TIM_PWM_ConfigChannel+0xc6>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001bc0:	6820      	ldr	r0, [r4, #0]
 8001bc2:	f7ff fd71 	bl	80016a8 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001bc6:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001bc8:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001bca:	699a      	ldr	r2, [r3, #24]
 8001bcc:	f042 0208 	orr.w	r2, r2, #8
 8001bd0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001bd2:	699a      	ldr	r2, [r3, #24]
 8001bd4:	f022 0204 	bic.w	r2, r2, #4
 8001bd8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001bda:	699a      	ldr	r2, [r3, #24]
 8001bdc:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001bde:	619a      	str	r2, [r3, #24]
    break;
 8001be0:	e7d0      	b.n	8001b84 <HAL_TIM_PWM_ConfigChannel+0x28>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001be2:	6820      	ldr	r0, [r4, #0]
 8001be4:	f7ff fda4 	bl	8001730 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001be8:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001bea:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001bec:	699a      	ldr	r2, [r3, #24]
 8001bee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001bf2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001bf4:	699a      	ldr	r2, [r3, #24]
 8001bf6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001bfa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001bfc:	699a      	ldr	r2, [r3, #24]
 8001bfe:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001c02:	e7ec      	b.n	8001bde <HAL_TIM_PWM_ConfigChannel+0x82>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001c04:	6820      	ldr	r0, [r4, #0]
 8001c06:	f7ff fdcf 	bl	80017a8 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001c0a:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8001c0c:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001c0e:	69da      	ldr	r2, [r3, #28]
 8001c10:	f042 0208 	orr.w	r2, r2, #8
 8001c14:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001c16:	69da      	ldr	r2, [r3, #28]
 8001c18:	f022 0204 	bic.w	r2, r2, #4
 8001c1c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8001c1e:	69da      	ldr	r2, [r3, #28]
 8001c20:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8001c22:	61da      	str	r2, [r3, #28]
    break;
 8001c24:	e7ae      	b.n	8001b84 <HAL_TIM_PWM_ConfigChannel+0x28>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8001c26:	6820      	ldr	r0, [r4, #0]
 8001c28:	f7ff ff38 	bl	8001a9c <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8001c2c:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 8001c2e:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8001c30:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001c32:	f042 0208 	orr.w	r2, r2, #8
 8001c36:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8001c38:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001c3a:	f022 0204 	bic.w	r2, r2, #4
 8001c3e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 8001c40:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001c42:	430a      	orrs	r2, r1
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;  
 8001c44:	655a      	str	r2, [r3, #84]	; 0x54
    break;
 8001c46:	e79d      	b.n	8001b84 <HAL_TIM_PWM_ConfigChannel+0x28>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8001c48:	6820      	ldr	r0, [r4, #0]
 8001c4a:	f7ff ff57 	bl	8001afc <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8001c4e:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;  
 8001c50:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8001c52:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001c54:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001c58:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8001c5a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001c5c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001c60:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;  
 8001c62:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001c64:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001c68:	e7ec      	b.n	8001c44 <HAL_TIM_PWM_ConfigChannel+0xe8>
	...

08001c6c <HAL_TIMEx_MasterConfigSynchronization>:
  __HAL_LOCK(htim);
 8001c6c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001c70:	2b01      	cmp	r3, #1
{
 8001c72:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 8001c74:	d018      	beq.n	8001ca8 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
  tmpcr2 = htim->Instance->CR2;
 8001c76:	6802      	ldr	r2, [r0, #0]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8001c78:	4d0c      	ldr	r5, [pc, #48]	; (8001cac <HAL_TIMEx_MasterConfigSynchronization+0x40>)
  tmpcr2 = htim->Instance->CR2;
 8001c7a:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8001c7c:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8001c7e:	42aa      	cmp	r2, r5
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8001c80:	bf02      	ittt	eq
 8001c82:	684d      	ldreq	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8001c84:	f423 0370 	biceq.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8001c88:	432b      	orreq	r3, r5
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001c8a:	680d      	ldr	r5, [r1, #0]
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001c8c:	6889      	ldr	r1, [r1, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8001c8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001c92:	432b      	orrs	r3, r5
  tmpsmcr &= ~TIM_SMCR_MSM;
 8001c94:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  htim->Instance->CR2 = tmpcr2;
 8001c98:	6053      	str	r3, [r2, #4]
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001c9a:	4321      	orrs	r1, r4
  __HAL_UNLOCK(htim);
 8001c9c:	2300      	movs	r3, #0
  htim->Instance->SMCR = tmpsmcr;
 8001c9e:	6091      	str	r1, [r2, #8]
  __HAL_UNLOCK(htim);
 8001ca0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(htim);
 8001ca8:	2002      	movs	r0, #2
} 
 8001caa:	bd30      	pop	{r4, r5, pc}
 8001cac:	40012c00 	.word	0x40012c00

08001cb0 <HAL_TIMEx_CommutationCallback>:
 8001cb0:	4770      	bx	lr

08001cb2 <HAL_TIMEx_BreakCallback>:
 8001cb2:	4770      	bx	lr

08001cb4 <HAL_TIMEx_Break2Callback>:
{
 8001cb4:	4770      	bx	lr

08001cb6 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001cb6:	6803      	ldr	r3, [r0, #0]
 8001cb8:	681a      	ldr	r2, [r3, #0]
 8001cba:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001cbe:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001cc0:	689a      	ldr	r2, [r3, #8]
 8001cc2:	f022 0201 	bic.w	r2, r2, #1
 8001cc6:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001cc8:	2320      	movs	r3, #32
 8001cca:	f880 306a 	strb.w	r3, [r0, #106]	; 0x6a
 8001cce:	4770      	bx	lr

08001cd0 <HAL_UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_READY)
 8001cd0:	f890 306a 	ldrb.w	r3, [r0, #106]	; 0x6a
 8001cd4:	2b20      	cmp	r3, #32
 8001cd6:	d13d      	bne.n	8001d54 <HAL_UART_Receive_IT+0x84>
    if((pData == NULL ) || (Size == 0U))
 8001cd8:	2900      	cmp	r1, #0
 8001cda:	d039      	beq.n	8001d50 <HAL_UART_Receive_IT+0x80>
 8001cdc:	2a00      	cmp	r2, #0
 8001cde:	d037      	beq.n	8001d50 <HAL_UART_Receive_IT+0x80>
    __HAL_LOCK(huart);
 8001ce0:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 8001ce4:	2b01      	cmp	r3, #1
 8001ce6:	d035      	beq.n	8001d54 <HAL_UART_Receive_IT+0x84>
 8001ce8:	2301      	movs	r3, #1
 8001cea:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    UART_MASK_COMPUTATION(huart);
 8001cee:	6883      	ldr	r3, [r0, #8]
    huart->pRxBuffPtr = pData;
 8001cf0:	6541      	str	r1, [r0, #84]	; 0x54
    UART_MASK_COMPUTATION(huart);
 8001cf2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    huart->RxXferSize = Size;
 8001cf6:	f8a0 2058 	strh.w	r2, [r0, #88]	; 0x58
    huart->RxXferCount = Size;
 8001cfa:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
    UART_MASK_COMPUTATION(huart);
 8001cfe:	d119      	bne.n	8001d34 <HAL_UART_Receive_IT+0x64>
 8001d00:	6903      	ldr	r3, [r0, #16]
 8001d02:	b9ab      	cbnz	r3, 8001d30 <HAL_UART_Receive_IT+0x60>
 8001d04:	f240 13ff 	movw	r3, #511	; 0x1ff
 8001d08:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d0c:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001d0e:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d10:	66c3      	str	r3, [r0, #108]	; 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001d12:	f880 206a 	strb.w	r2, [r0, #106]	; 0x6a
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001d16:	6802      	ldr	r2, [r0, #0]
    __HAL_UNLOCK(huart);
 8001d18:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001d1c:	6891      	ldr	r1, [r2, #8]
 8001d1e:	f041 0101 	orr.w	r1, r1, #1
 8001d22:	6091      	str	r1, [r2, #8]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8001d24:	6811      	ldr	r1, [r2, #0]
 8001d26:	f441 7190 	orr.w	r1, r1, #288	; 0x120
 8001d2a:	6011      	str	r1, [r2, #0]
    return HAL_OK;
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	4770      	bx	lr
    UART_MASK_COMPUTATION(huart);
 8001d30:	23ff      	movs	r3, #255	; 0xff
 8001d32:	e7e9      	b.n	8001d08 <HAL_UART_Receive_IT+0x38>
 8001d34:	b923      	cbnz	r3, 8001d40 <HAL_UART_Receive_IT+0x70>
 8001d36:	6903      	ldr	r3, [r0, #16]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d0f9      	beq.n	8001d30 <HAL_UART_Receive_IT+0x60>
 8001d3c:	237f      	movs	r3, #127	; 0x7f
 8001d3e:	e7e3      	b.n	8001d08 <HAL_UART_Receive_IT+0x38>
 8001d40:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001d44:	d1e2      	bne.n	8001d0c <HAL_UART_Receive_IT+0x3c>
 8001d46:	6903      	ldr	r3, [r0, #16]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d0f7      	beq.n	8001d3c <HAL_UART_Receive_IT+0x6c>
 8001d4c:	233f      	movs	r3, #63	; 0x3f
 8001d4e:	e7db      	b.n	8001d08 <HAL_UART_Receive_IT+0x38>
      return HAL_ERROR;
 8001d50:	2001      	movs	r0, #1
 8001d52:	4770      	bx	lr
    return HAL_BUSY;
 8001d54:	2002      	movs	r0, #2
}
 8001d56:	4770      	bx	lr

08001d58 <HAL_UART_TxCpltCallback>:
 8001d58:	4770      	bx	lr

08001d5a <HAL_UART_ErrorCallback>:
 8001d5a:	4770      	bx	lr

08001d5c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8001d5c:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 8001d5e:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 8001d60:	2300      	movs	r3, #0
 8001d62:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8001d66:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52

  HAL_UART_ErrorCallback(huart);
 8001d6a:	f7ff fff6 	bl	8001d5a <HAL_UART_ErrorCallback>
 8001d6e:	bd08      	pop	{r3, pc}

08001d70 <UART_SetConfig>:
{
 8001d70:	b538      	push	{r3, r4, r5, lr}
 8001d72:	4604      	mov	r4, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001d74:	6805      	ldr	r5, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001d76:	6921      	ldr	r1, [r4, #16]
 8001d78:	68a3      	ldr	r3, [r4, #8]
 8001d7a:	69c2      	ldr	r2, [r0, #28]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001d7c:	6828      	ldr	r0, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001d7e:	430b      	orrs	r3, r1
 8001d80:	6961      	ldr	r1, [r4, #20]
 8001d82:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001d84:	4949      	ldr	r1, [pc, #292]	; (8001eac <UART_SetConfig+0x13c>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001d86:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001d88:	4001      	ands	r1, r0
 8001d8a:	430b      	orrs	r3, r1
 8001d8c:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001d8e:	686b      	ldr	r3, [r5, #4]
 8001d90:	68e1      	ldr	r1, [r4, #12]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8001d92:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001d94:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001d98:	430b      	orrs	r3, r1
 8001d9a:	606b      	str	r3, [r5, #4]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8001d9c:	68a9      	ldr	r1, [r5, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8001d9e:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8001da0:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8001da4:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8001da6:	430b      	orrs	r3, r1
 8001da8:	60ab      	str	r3, [r5, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001daa:	4b41      	ldr	r3, [pc, #260]	; (8001eb0 <UART_SetConfig+0x140>)
 8001dac:	429d      	cmp	r5, r3
 8001dae:	d112      	bne.n	8001dd6 <UART_SetConfig+0x66>
 8001db0:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8001db4:	493f      	ldr	r1, [pc, #252]	; (8001eb4 <UART_SetConfig+0x144>)
 8001db6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001db8:	f003 0303 	and.w	r3, r3, #3
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001dbc:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001dc0:	5ccb      	ldrb	r3, [r1, r3]
 8001dc2:	d13b      	bne.n	8001e3c <UART_SetConfig+0xcc>
    switch (clocksource)
 8001dc4:	2b08      	cmp	r3, #8
 8001dc6:	d836      	bhi.n	8001e36 <UART_SetConfig+0xc6>
 8001dc8:	e8df f003 	tbb	[pc, r3]
 8001dcc:	3524210f 	.word	0x3524210f
 8001dd0:	3535352d 	.word	0x3535352d
 8001dd4:	30          	.byte	0x30
 8001dd5:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001dd6:	4b38      	ldr	r3, [pc, #224]	; (8001eb8 <UART_SetConfig+0x148>)
 8001dd8:	429d      	cmp	r5, r3
 8001dda:	d003      	beq.n	8001de4 <UART_SetConfig+0x74>
 8001ddc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001de0:	429d      	cmp	r5, r3
 8001de2:	d15e      	bne.n	8001ea2 <UART_SetConfig+0x132>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001de4:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001de8:	d131      	bne.n	8001e4e <UART_SetConfig+0xde>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001dea:	f7ff fa23 	bl	8001234 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001dee:	6861      	ldr	r1, [r4, #4]
 8001df0:	084a      	lsrs	r2, r1, #1
 8001df2:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 8001df6:	fbb3 f3f1 	udiv	r3, r3, r1
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001dfa:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001dfc:	2000      	movs	r0, #0
    brrtemp = usartdiv & 0xFFF0U;
 8001dfe:	f023 020f 	bic.w	r2, r3, #15
    huart->Instance->BRR = brrtemp;
 8001e02:	6821      	ldr	r1, [r4, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001e04:	f3c3 0342 	ubfx	r3, r3, #1, #3
    huart->Instance->BRR = brrtemp;
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	60cb      	str	r3, [r1, #12]
 8001e0c:	bd38      	pop	{r3, r4, r5, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001e0e:	f7ff fa29 	bl	8001264 <HAL_RCC_GetPCLK2Freq>
 8001e12:	e7ec      	b.n	8001dee <UART_SetConfig+0x7e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8001e14:	6860      	ldr	r0, [r4, #4]
 8001e16:	0843      	lsrs	r3, r0, #1
 8001e18:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8001e1c:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001e20:	fbb3 f3f0 	udiv	r3, r3, r0
 8001e24:	e7e9      	b.n	8001dfa <UART_SetConfig+0x8a>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001e26:	f7ff f923 	bl	8001070 <HAL_RCC_GetSysClockFreq>
 8001e2a:	e7e0      	b.n	8001dee <UART_SetConfig+0x7e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001e2c:	6860      	ldr	r0, [r4, #4]
 8001e2e:	0843      	lsrs	r3, r0, #1
 8001e30:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8001e34:	e7f4      	b.n	8001e20 <UART_SetConfig+0xb0>
        ret = HAL_ERROR;
 8001e36:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	e7e0      	b.n	8001dfe <UART_SetConfig+0x8e>
    switch (clocksource)
 8001e3c:	2b08      	cmp	r3, #8
 8001e3e:	d833      	bhi.n	8001ea8 <UART_SetConfig+0x138>
 8001e40:	e8df f003 	tbb	[pc, r3]
 8001e44:	321b1005 	.word	0x321b1005
 8001e48:	32323227 	.word	0x32323227
 8001e4c:	2a          	.byte	0x2a
 8001e4d:	00          	.byte	0x00
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001e4e:	f7ff f9f1 	bl	8001234 <HAL_RCC_GetPCLK1Freq>
 8001e52:	6863      	ldr	r3, [r4, #4]
 8001e54:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8001e58:	fbb0 f0f3 	udiv	r0, r0, r3
 8001e5c:	b280      	uxth	r0, r0
 8001e5e:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8001e60:	2000      	movs	r0, #0
        break;
 8001e62:	bd38      	pop	{r3, r4, r5, pc}
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001e64:	f7ff f9fe 	bl	8001264 <HAL_RCC_GetPCLK2Freq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001e68:	6863      	ldr	r3, [r4, #4]
 8001e6a:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8001e6e:	fbb0 f0f3 	udiv	r0, r0, r3
 8001e72:	4b0f      	ldr	r3, [pc, #60]	; (8001eb0 <UART_SetConfig+0x140>)
 8001e74:	b280      	uxth	r0, r0
 8001e76:	60d8      	str	r0, [r3, #12]
 8001e78:	e7f2      	b.n	8001e60 <UART_SetConfig+0xf0>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8001e7a:	6862      	ldr	r2, [r4, #4]
 8001e7c:	0853      	lsrs	r3, r2, #1
 8001e7e:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8001e82:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001e86:	fbb3 f3f2 	udiv	r3, r3, r2
 8001e8a:	4a09      	ldr	r2, [pc, #36]	; (8001eb0 <UART_SetConfig+0x140>)
 8001e8c:	b29b      	uxth	r3, r3
 8001e8e:	60d3      	str	r3, [r2, #12]
 8001e90:	e7e6      	b.n	8001e60 <UART_SetConfig+0xf0>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001e92:	f7ff f8ed 	bl	8001070 <HAL_RCC_GetSysClockFreq>
 8001e96:	e7e7      	b.n	8001e68 <UART_SetConfig+0xf8>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001e98:	6862      	ldr	r2, [r4, #4]
 8001e9a:	0853      	lsrs	r3, r2, #1
 8001e9c:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8001ea0:	e7f1      	b.n	8001e86 <UART_SetConfig+0x116>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001ea2:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001ea6:	d0c6      	beq.n	8001e36 <UART_SetConfig+0xc6>
        ret = HAL_ERROR;
 8001ea8:	2001      	movs	r0, #1
  return ret;
 8001eaa:	bd38      	pop	{r3, r4, r5, pc}
 8001eac:	efff69f3 	.word	0xefff69f3
 8001eb0:	40013800 	.word	0x40013800
 8001eb4:	08004370 	.word	0x08004370
 8001eb8:	40004400 	.word	0x40004400

08001ebc <UART_AdvFeatureConfig>:
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001ebc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001ebe:	07da      	lsls	r2, r3, #31
{
 8001ec0:	b510      	push	{r4, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001ec2:	d506      	bpl.n	8001ed2 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001ec4:	6801      	ldr	r1, [r0, #0]
 8001ec6:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8001ec8:	684a      	ldr	r2, [r1, #4]
 8001eca:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8001ece:	4322      	orrs	r2, r4
 8001ed0:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001ed2:	079c      	lsls	r4, r3, #30
 8001ed4:	d506      	bpl.n	8001ee4 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001ed6:	6801      	ldr	r1, [r0, #0]
 8001ed8:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8001eda:	684a      	ldr	r2, [r1, #4]
 8001edc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001ee0:	4322      	orrs	r2, r4
 8001ee2:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001ee4:	0759      	lsls	r1, r3, #29
 8001ee6:	d506      	bpl.n	8001ef6 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001ee8:	6801      	ldr	r1, [r0, #0]
 8001eea:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8001eec:	684a      	ldr	r2, [r1, #4]
 8001eee:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001ef2:	4322      	orrs	r2, r4
 8001ef4:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001ef6:	071a      	lsls	r2, r3, #28
 8001ef8:	d506      	bpl.n	8001f08 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001efa:	6801      	ldr	r1, [r0, #0]
 8001efc:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8001efe:	684a      	ldr	r2, [r1, #4]
 8001f00:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001f04:	4322      	orrs	r2, r4
 8001f06:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001f08:	06dc      	lsls	r4, r3, #27
 8001f0a:	d506      	bpl.n	8001f1a <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001f0c:	6801      	ldr	r1, [r0, #0]
 8001f0e:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8001f10:	688a      	ldr	r2, [r1, #8]
 8001f12:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001f16:	4322      	orrs	r2, r4
 8001f18:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001f1a:	0699      	lsls	r1, r3, #26
 8001f1c:	d506      	bpl.n	8001f2c <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001f1e:	6801      	ldr	r1, [r0, #0]
 8001f20:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8001f22:	688a      	ldr	r2, [r1, #8]
 8001f24:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001f28:	4322      	orrs	r2, r4
 8001f2a:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001f2c:	065a      	lsls	r2, r3, #25
 8001f2e:	d50f      	bpl.n	8001f50 <UART_AdvFeatureConfig+0x94>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001f30:	6801      	ldr	r1, [r0, #0]
 8001f32:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8001f34:	684a      	ldr	r2, [r1, #4]
 8001f36:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8001f3a:	4322      	orrs	r2, r4
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001f3c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001f40:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001f42:	d105      	bne.n	8001f50 <UART_AdvFeatureConfig+0x94>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001f44:	684a      	ldr	r2, [r1, #4]
 8001f46:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8001f48:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8001f4c:	4322      	orrs	r2, r4
 8001f4e:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001f50:	061b      	lsls	r3, r3, #24
 8001f52:	d506      	bpl.n	8001f62 <UART_AdvFeatureConfig+0xa6>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001f54:	6802      	ldr	r2, [r0, #0]
 8001f56:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8001f58:	6853      	ldr	r3, [r2, #4]
 8001f5a:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8001f5e:	430b      	orrs	r3, r1
 8001f60:	6053      	str	r3, [r2, #4]
 8001f62:	bd10      	pop	{r4, pc}

08001f64 <UART_WaitOnFlagUntilTimeout>:
{
 8001f64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001f68:	9d06      	ldr	r5, [sp, #24]
 8001f6a:	4604      	mov	r4, r0
 8001f6c:	460f      	mov	r7, r1
 8001f6e:	4616      	mov	r6, r2
 8001f70:	4698      	mov	r8, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001f72:	6821      	ldr	r1, [r4, #0]
 8001f74:	69ca      	ldr	r2, [r1, #28]
 8001f76:	ea37 0302 	bics.w	r3, r7, r2
 8001f7a:	bf0c      	ite	eq
 8001f7c:	2201      	moveq	r2, #1
 8001f7e:	2200      	movne	r2, #0
 8001f80:	42b2      	cmp	r2, r6
 8001f82:	d002      	beq.n	8001f8a <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8001f84:	2000      	movs	r0, #0
}
 8001f86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 8001f8a:	1c6b      	adds	r3, r5, #1
 8001f8c:	d0f2      	beq.n	8001f74 <UART_WaitOnFlagUntilTimeout+0x10>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001f8e:	b99d      	cbnz	r5, 8001fb8 <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001f90:	6823      	ldr	r3, [r4, #0]
 8001f92:	681a      	ldr	r2, [r3, #0]
 8001f94:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001f98:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f9a:	689a      	ldr	r2, [r3, #8]
 8001f9c:	f022 0201 	bic.w	r2, r2, #1
 8001fa0:	609a      	str	r2, [r3, #8]
        huart->gState  = HAL_UART_STATE_READY;
 8001fa2:	2320      	movs	r3, #32
 8001fa4:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 8001fa8:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
        __HAL_UNLOCK(huart);
 8001fac:	2300      	movs	r3, #0
 8001fae:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
 8001fb2:	2003      	movs	r0, #3
 8001fb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001fb8:	f7fe f928 	bl	800020c <HAL_GetTick>
 8001fbc:	eba0 0008 	sub.w	r0, r0, r8
 8001fc0:	4285      	cmp	r5, r0
 8001fc2:	d2d6      	bcs.n	8001f72 <UART_WaitOnFlagUntilTimeout+0xe>
 8001fc4:	e7e4      	b.n	8001f90 <UART_WaitOnFlagUntilTimeout+0x2c>

08001fc6 <HAL_UART_Transmit>:
{
 8001fc6:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8001fca:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY)
 8001fcc:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8001fd0:	2b20      	cmp	r3, #32
{
 8001fd2:	4604      	mov	r4, r0
 8001fd4:	460d      	mov	r5, r1
 8001fd6:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY)
 8001fd8:	d14c      	bne.n	8002074 <HAL_UART_Transmit+0xae>
    if((pData == NULL ) || (Size == 0U))
 8001fda:	2900      	cmp	r1, #0
 8001fdc:	d048      	beq.n	8002070 <HAL_UART_Transmit+0xaa>
 8001fde:	2a00      	cmp	r2, #0
 8001fe0:	d046      	beq.n	8002070 <HAL_UART_Transmit+0xaa>
    __HAL_LOCK(huart);
 8001fe2:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 8001fe6:	2b01      	cmp	r3, #1
 8001fe8:	d044      	beq.n	8002074 <HAL_UART_Transmit+0xae>
 8001fea:	2301      	movs	r3, #1
 8001fec:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	66c3      	str	r3, [r0, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001ff4:	2321      	movs	r3, #33	; 0x21
 8001ff6:	f880 3069 	strb.w	r3, [r0, #105]	; 0x69
    tickstart = HAL_GetTick();
 8001ffa:	f7fe f907 	bl	800020c <HAL_GetTick>
    huart->TxXferSize = Size;
 8001ffe:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50
    tickstart = HAL_GetTick();
 8002002:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 8002004:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 8002008:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 800200c:	b292      	uxth	r2, r2
 800200e:	b962      	cbnz	r2, 800202a <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002010:	9700      	str	r7, [sp, #0]
 8002012:	4633      	mov	r3, r6
 8002014:	2140      	movs	r1, #64	; 0x40
 8002016:	4620      	mov	r0, r4
 8002018:	f7ff ffa4 	bl	8001f64 <UART_WaitOnFlagUntilTimeout>
 800201c:	b998      	cbnz	r0, 8002046 <HAL_UART_Transmit+0x80>
    huart->gState = HAL_UART_STATE_READY;
 800201e:	2320      	movs	r3, #32
 8002020:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
    __HAL_UNLOCK(huart);
 8002024:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
    return HAL_OK;
 8002028:	e00e      	b.n	8002048 <HAL_UART_Transmit+0x82>
      huart->TxXferCount--;
 800202a:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800202e:	9700      	str	r7, [sp, #0]
      huart->TxXferCount--;
 8002030:	3b01      	subs	r3, #1
 8002032:	b29b      	uxth	r3, r3
 8002034:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002038:	2200      	movs	r2, #0
 800203a:	4633      	mov	r3, r6
 800203c:	2180      	movs	r1, #128	; 0x80
 800203e:	4620      	mov	r0, r4
 8002040:	f7ff ff90 	bl	8001f64 <UART_WaitOnFlagUntilTimeout>
 8002044:	b118      	cbz	r0, 800204e <HAL_UART_Transmit+0x88>
        return HAL_TIMEOUT;
 8002046:	2003      	movs	r0, #3
}
 8002048:	b002      	add	sp, #8
 800204a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800204e:	68a3      	ldr	r3, [r4, #8]
 8002050:	6822      	ldr	r2, [r4, #0]
 8002052:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002056:	d107      	bne.n	8002068 <HAL_UART_Transmit+0xa2>
 8002058:	6923      	ldr	r3, [r4, #16]
 800205a:	b92b      	cbnz	r3, 8002068 <HAL_UART_Transmit+0xa2>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 800205c:	f835 3b02 	ldrh.w	r3, [r5], #2
 8002060:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002064:	8513      	strh	r3, [r2, #40]	; 0x28
        pData += 2U;
 8002066:	e7cf      	b.n	8002008 <HAL_UART_Transmit+0x42>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 8002068:	782b      	ldrb	r3, [r5, #0]
 800206a:	8513      	strh	r3, [r2, #40]	; 0x28
 800206c:	3501      	adds	r5, #1
 800206e:	e7cb      	b.n	8002008 <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8002070:	2001      	movs	r0, #1
 8002072:	e7e9      	b.n	8002048 <HAL_UART_Transmit+0x82>
    return HAL_BUSY;
 8002074:	2002      	movs	r0, #2
 8002076:	e7e7      	b.n	8002048 <HAL_UART_Transmit+0x82>

08002078 <UART_CheckIdleState>:
{
 8002078:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800207a:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800207c:	2600      	movs	r6, #0
 800207e:	66c6      	str	r6, [r0, #108]	; 0x6c
  tickstart = HAL_GetTick();
 8002080:	f7fe f8c4 	bl	800020c <HAL_GetTick>
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002084:	6823      	ldr	r3, [r4, #0]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 800208a:	4605      	mov	r5, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800208c:	d417      	bmi.n	80020be <UART_CheckIdleState+0x46>
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800208e:	6823      	ldr	r3, [r4, #0]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	075b      	lsls	r3, r3, #29
 8002094:	d50a      	bpl.n	80020ac <UART_CheckIdleState+0x34>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002096:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800209a:	9300      	str	r3, [sp, #0]
 800209c:	2200      	movs	r2, #0
 800209e:	462b      	mov	r3, r5
 80020a0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80020a4:	4620      	mov	r0, r4
 80020a6:	f7ff ff5d 	bl	8001f64 <UART_WaitOnFlagUntilTimeout>
 80020aa:	b9a0      	cbnz	r0, 80020d6 <UART_CheckIdleState+0x5e>
  huart->gState  = HAL_UART_STATE_READY;
 80020ac:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 80020ae:	2000      	movs	r0, #0
  huart->gState  = HAL_UART_STATE_READY;
 80020b0:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UNLOCK(huart);
 80020b4:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
  huart->RxState = HAL_UART_STATE_READY;
 80020b8:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
  return HAL_OK;
 80020bc:	e00c      	b.n	80020d8 <UART_CheckIdleState+0x60>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80020be:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80020c2:	9300      	str	r3, [sp, #0]
 80020c4:	4632      	mov	r2, r6
 80020c6:	4603      	mov	r3, r0
 80020c8:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80020cc:	4620      	mov	r0, r4
 80020ce:	f7ff ff49 	bl	8001f64 <UART_WaitOnFlagUntilTimeout>
 80020d2:	2800      	cmp	r0, #0
 80020d4:	d0db      	beq.n	800208e <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 80020d6:	2003      	movs	r0, #3
}
 80020d8:	b002      	add	sp, #8
 80020da:	bd70      	pop	{r4, r5, r6, pc}

080020dc <HAL_UART_Init>:
{
 80020dc:	b510      	push	{r4, lr}
  if(huart == NULL)
 80020de:	4604      	mov	r4, r0
 80020e0:	b360      	cbz	r0, 800213c <HAL_UART_Init+0x60>
  if(huart->gState == HAL_UART_STATE_RESET)
 80020e2:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 80020e6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80020ea:	b91b      	cbnz	r3, 80020f4 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 80020ec:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68
    HAL_UART_MspInit(huart);
 80020f0:	f002 f82a 	bl	8004148 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 80020f4:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80020f6:	2324      	movs	r3, #36	; 0x24
 80020f8:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UART_DISABLE(huart);
 80020fc:	6813      	ldr	r3, [r2, #0]
 80020fe:	f023 0301 	bic.w	r3, r3, #1
 8002102:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002104:	4620      	mov	r0, r4
 8002106:	f7ff fe33 	bl	8001d70 <UART_SetConfig>
 800210a:	2801      	cmp	r0, #1
 800210c:	d016      	beq.n	800213c <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800210e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002110:	b113      	cbz	r3, 8002118 <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 8002112:	4620      	mov	r0, r4
 8002114:	f7ff fed2 	bl	8001ebc <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002118:	6823      	ldr	r3, [r4, #0]
 800211a:	685a      	ldr	r2, [r3, #4]
 800211c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002120:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002122:	689a      	ldr	r2, [r3, #8]
 8002124:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002128:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800212a:	681a      	ldr	r2, [r3, #0]
 800212c:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8002130:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8002132:	601a      	str	r2, [r3, #0]
}
 8002134:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8002138:	f7ff bf9e 	b.w	8002078 <UART_CheckIdleState>
}
 800213c:	2001      	movs	r0, #1
 800213e:	bd10      	pop	{r4, pc}

08002140 <UART_Transmit_IT>:
HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002140:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8002144:	2b21      	cmp	r3, #33	; 0x21
 8002146:	d127      	bne.n	8002198 <UART_Transmit_IT+0x58>
  {
    if(huart->TxXferCount == 0U)
 8002148:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 800214c:	6802      	ldr	r2, [r0, #0]
 800214e:	b29b      	uxth	r3, r3
 8002150:	b94b      	cbnz	r3, 8002166 <UART_Transmit_IT+0x26>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8002152:	6811      	ldr	r1, [r2, #0]
 8002154:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8002158:	6011      	str	r1, [r2, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800215a:	6811      	ldr	r1, [r2, #0]
 800215c:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8002160:	6011      	str	r1, [r2, #0]
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
      }
      huart->TxXferCount--;

      return HAL_OK;
 8002162:	2000      	movs	r0, #0
 8002164:	4770      	bx	lr
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002166:	6883      	ldr	r3, [r0, #8]
 8002168:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800216c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800216e:	d10e      	bne.n	800218e <UART_Transmit_IT+0x4e>
 8002170:	6901      	ldr	r1, [r0, #16]
 8002172:	b961      	cbnz	r1, 800218e <UART_Transmit_IT+0x4e>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8002174:	f833 1b02 	ldrh.w	r1, [r3], #2
 8002178:	f3c1 0108 	ubfx	r1, r1, #0, #9
 800217c:	8511      	strh	r1, [r2, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 800217e:	64c3      	str	r3, [r0, #76]	; 0x4c
      huart->TxXferCount--;
 8002180:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 8002184:	3b01      	subs	r3, #1
 8002186:	b29b      	uxth	r3, r3
 8002188:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
 800218c:	e7e9      	b.n	8002162 <UART_Transmit_IT+0x22>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
 800218e:	1c59      	adds	r1, r3, #1
 8002190:	64c1      	str	r1, [r0, #76]	; 0x4c
 8002192:	781b      	ldrb	r3, [r3, #0]
 8002194:	8513      	strh	r3, [r2, #40]	; 0x28
 8002196:	e7f3      	b.n	8002180 <UART_Transmit_IT+0x40>
    }
  }
  else
  {
    return HAL_BUSY;
 8002198:	2002      	movs	r0, #2
  }
}
 800219a:	4770      	bx	lr

0800219c <UART_EndTransmit_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800219c:	6801      	ldr	r1, [r0, #0]
{
 800219e:	b508      	push	{r3, lr}
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80021a0:	680b      	ldr	r3, [r1, #0]
 80021a2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80021a6:	600b      	str	r3, [r1, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80021a8:	2320      	movs	r3, #32
 80021aa:	f880 3069 	strb.w	r3, [r0, #105]	; 0x69

  HAL_UART_TxCpltCallback(huart);
 80021ae:	f7ff fdd3 	bl	8001d58 <HAL_UART_TxCpltCallback>

  return HAL_OK;
}
 80021b2:	2000      	movs	r0, #0
 80021b4:	bd08      	pop	{r3, pc}

080021b6 <UART_Receive_IT>:
  uint16_t* tmp;
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 80021b6:	f890 306a 	ldrb.w	r3, [r0, #106]	; 0x6a
 80021ba:	2b22      	cmp	r3, #34	; 0x22
{
 80021bc:	b510      	push	{r4, lr}
 80021be:	6803      	ldr	r3, [r0, #0]
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 80021c0:	d129      	bne.n	8002216 <UART_Receive_IT+0x60>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80021c2:	8c99      	ldrh	r1, [r3, #36]	; 0x24
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80021c4:	6883      	ldr	r3, [r0, #8]
  uint16_t  uhMask = huart->Mask;
 80021c6:	f8b0 205c 	ldrh.w	r2, [r0, #92]	; 0x5c
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80021ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80021ce:	ea02 0201 	and.w	r2, r2, r1
 80021d2:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80021d4:	d11b      	bne.n	800220e <UART_Receive_IT+0x58>
 80021d6:	6901      	ldr	r1, [r0, #16]
 80021d8:	b9c9      	cbnz	r1, 800220e <UART_Receive_IT+0x58>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr ;
      *tmp = (uint16_t)(uhdata & uhMask);
 80021da:	f823 2b02 	strh.w	r2, [r3], #2
      huart->pRxBuffPtr +=2U;
 80021de:	6543      	str	r3, [r0, #84]	; 0x54
    else
    {
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
    }

    if(--huart->RxXferCount == 0U)
 80021e0:	f8b0 405a 	ldrh.w	r4, [r0, #90]	; 0x5a
 80021e4:	3c01      	subs	r4, #1
 80021e6:	b2a4      	uxth	r4, r4
 80021e8:	f8a0 405a 	strh.w	r4, [r0, #90]	; 0x5a
 80021ec:	b96c      	cbnz	r4, 800220a <UART_Receive_IT+0x54>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80021ee:	6803      	ldr	r3, [r0, #0]
 80021f0:	681a      	ldr	r2, [r3, #0]
 80021f2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80021f6:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80021f8:	689a      	ldr	r2, [r3, #8]
 80021fa:	f022 0201 	bic.w	r2, r2, #1
 80021fe:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002200:	2320      	movs	r3, #32
 8002202:	f880 306a 	strb.w	r3, [r0, #106]	; 0x6a

      HAL_UART_RxCpltCallback(huart);
 8002206:	f001 fbb1 	bl	800396c <HAL_UART_RxCpltCallback>

      return HAL_OK;
    }

    return HAL_OK;
 800220a:	2000      	movs	r0, #0
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);

    return HAL_BUSY;
  }
}
 800220c:	bd10      	pop	{r4, pc}
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
 800220e:	1c59      	adds	r1, r3, #1
 8002210:	6541      	str	r1, [r0, #84]	; 0x54
 8002212:	701a      	strb	r2, [r3, #0]
 8002214:	e7e4      	b.n	80021e0 <UART_Receive_IT+0x2a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8002216:	699a      	ldr	r2, [r3, #24]
 8002218:	f042 0208 	orr.w	r2, r2, #8
 800221c:	619a      	str	r2, [r3, #24]
    return HAL_BUSY;
 800221e:	2002      	movs	r0, #2
 8002220:	bd10      	pop	{r4, pc}
	...

08002224 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002224:	6802      	ldr	r2, [r0, #0]
 8002226:	69d3      	ldr	r3, [r2, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002228:	6811      	ldr	r1, [r2, #0]
{
 800222a:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == RESET)
 800222c:	f013 050f 	ands.w	r5, r3, #15
{
 8002230:	4604      	mov	r4, r0
  if (errorflags == RESET)
 8002232:	d107      	bne.n	8002244 <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002234:	069e      	lsls	r6, r3, #26
 8002236:	d505      	bpl.n	8002244 <HAL_UART_IRQHandler+0x20>
 8002238:	068e      	lsls	r6, r1, #26
 800223a:	d503      	bpl.n	8002244 <HAL_UART_IRQHandler+0x20>
}
 800223c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8002240:	f7ff bfb9 	b.w	80021b6 <UART_Receive_IT>
  cr3its = READ_REG(huart->Instance->CR3);
 8002244:	6890      	ldr	r0, [r2, #8]
  if(   (errorflags != RESET)
 8002246:	2d00      	cmp	r5, #0
 8002248:	d05c      	beq.n	8002304 <HAL_UART_IRQHandler+0xe0>
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 800224a:	f010 0501 	ands.w	r5, r0, #1
 800224e:	d102      	bne.n	8002256 <HAL_UART_IRQHandler+0x32>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 8002250:	f411 7f90 	tst.w	r1, #288	; 0x120
 8002254:	d056      	beq.n	8002304 <HAL_UART_IRQHandler+0xe0>
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002256:	07d8      	lsls	r0, r3, #31
 8002258:	d507      	bpl.n	800226a <HAL_UART_IRQHandler+0x46>
 800225a:	05ce      	lsls	r6, r1, #23
 800225c:	d505      	bpl.n	800226a <HAL_UART_IRQHandler+0x46>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 800225e:	2001      	movs	r0, #1
 8002260:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002262:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8002264:	f040 0001 	orr.w	r0, r0, #1
 8002268:	66e0      	str	r0, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800226a:	0798      	lsls	r0, r3, #30
 800226c:	d506      	bpl.n	800227c <HAL_UART_IRQHandler+0x58>
 800226e:	b12d      	cbz	r5, 800227c <HAL_UART_IRQHandler+0x58>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 8002270:	2002      	movs	r0, #2
 8002272:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002274:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8002276:	f040 0004 	orr.w	r0, r0, #4
 800227a:	66e0      	str	r0, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800227c:	075e      	lsls	r6, r3, #29
 800227e:	d506      	bpl.n	800228e <HAL_UART_IRQHandler+0x6a>
 8002280:	b12d      	cbz	r5, 800228e <HAL_UART_IRQHandler+0x6a>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 8002282:	2004      	movs	r0, #4
 8002284:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002286:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8002288:	f040 0002 	orr.w	r0, r0, #2
 800228c:	66e0      	str	r0, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 800228e:	0718      	lsls	r0, r3, #28
 8002290:	d507      	bpl.n	80022a2 <HAL_UART_IRQHandler+0x7e>
 8002292:	068e      	lsls	r6, r1, #26
 8002294:	d400      	bmi.n	8002298 <HAL_UART_IRQHandler+0x74>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8002296:	b125      	cbz	r5, 80022a2 <HAL_UART_IRQHandler+0x7e>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 8002298:	2008      	movs	r0, #8
 800229a:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800229c:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800229e:	4302      	orrs	r2, r0
 80022a0:	66e2      	str	r2, [r4, #108]	; 0x6c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 80022a2:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 80022a4:	2a00      	cmp	r2, #0
 80022a6:	d050      	beq.n	800234a <HAL_UART_IRQHandler+0x126>
      if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80022a8:	0698      	lsls	r0, r3, #26
 80022aa:	d504      	bpl.n	80022b6 <HAL_UART_IRQHandler+0x92>
 80022ac:	068a      	lsls	r2, r1, #26
 80022ae:	d502      	bpl.n	80022b6 <HAL_UART_IRQHandler+0x92>
        UART_Receive_IT(huart);
 80022b0:	4620      	mov	r0, r4
 80022b2:	f7ff ff80 	bl	80021b6 <UART_Receive_IT>
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 80022b6:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 80022b8:	071b      	lsls	r3, r3, #28
        UART_EndRxTransfer(huart);
 80022ba:	4620      	mov	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 80022bc:	d404      	bmi.n	80022c8 <HAL_UART_IRQHandler+0xa4>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 80022be:	6823      	ldr	r3, [r4, #0]
 80022c0:	689d      	ldr	r5, [r3, #8]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 80022c2:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 80022c6:	d019      	beq.n	80022fc <HAL_UART_IRQHandler+0xd8>
        UART_EndRxTransfer(huart);
 80022c8:	f7ff fcf5 	bl	8001cb6 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80022cc:	6823      	ldr	r3, [r4, #0]
 80022ce:	689a      	ldr	r2, [r3, #8]
 80022d0:	0656      	lsls	r6, r2, #25
 80022d2:	d50f      	bpl.n	80022f4 <HAL_UART_IRQHandler+0xd0>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80022d4:	689a      	ldr	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 80022d6:	6e60      	ldr	r0, [r4, #100]	; 0x64
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80022d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80022dc:	609a      	str	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 80022de:	b148      	cbz	r0, 80022f4 <HAL_UART_IRQHandler+0xd0>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80022e0:	4b1a      	ldr	r3, [pc, #104]	; (800234c <HAL_UART_IRQHandler+0x128>)
 80022e2:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80022e4:	f7fe f80c 	bl	8000300 <HAL_DMA_Abort_IT>
 80022e8:	b378      	cbz	r0, 800234a <HAL_UART_IRQHandler+0x126>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80022ea:	6e60      	ldr	r0, [r4, #100]	; 0x64
}
 80022ec:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80022f0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80022f2:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 80022f4:	4620      	mov	r0, r4
 80022f6:	f7ff fd30 	bl	8001d5a <HAL_UART_ErrorCallback>
 80022fa:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 80022fc:	f7ff fd2d 	bl	8001d5a <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002300:	66e5      	str	r5, [r4, #108]	; 0x6c
 8002302:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_ISR_WUF) != RESET) && ((cr3its & USART_CR3_WUFIE) != RESET))
 8002304:	02dd      	lsls	r5, r3, #11
 8002306:	d50e      	bpl.n	8002326 <HAL_UART_IRQHandler+0x102>
 8002308:	0246      	lsls	r6, r0, #9
 800230a:	d50c      	bpl.n	8002326 <HAL_UART_IRQHandler+0x102>
    __HAL_UART_CLEAR_IT(huart, UART_CLEAR_WUF);
 800230c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002310:	6213      	str	r3, [r2, #32]
    huart->gState  = HAL_UART_STATE_READY;
 8002312:	2320      	movs	r3, #32
 8002314:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
    HAL_UARTEx_WakeupCallback(huart);
 8002318:	4620      	mov	r0, r4
    huart->RxState = HAL_UART_STATE_READY;
 800231a:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
}
 800231e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_WakeupCallback(huart);
 8002322:	f000 b815 	b.w	8002350 <HAL_UARTEx_WakeupCallback>
  if(((isrflags & USART_ISR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002326:	061d      	lsls	r5, r3, #24
 8002328:	d506      	bpl.n	8002338 <HAL_UART_IRQHandler+0x114>
 800232a:	0608      	lsls	r0, r1, #24
 800232c:	d504      	bpl.n	8002338 <HAL_UART_IRQHandler+0x114>
    UART_Transmit_IT(huart);
 800232e:	4620      	mov	r0, r4
}
 8002330:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    UART_Transmit_IT(huart);
 8002334:	f7ff bf04 	b.w	8002140 <UART_Transmit_IT>
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002338:	065a      	lsls	r2, r3, #25
 800233a:	d506      	bpl.n	800234a <HAL_UART_IRQHandler+0x126>
 800233c:	064b      	lsls	r3, r1, #25
 800233e:	d504      	bpl.n	800234a <HAL_UART_IRQHandler+0x126>
    UART_EndTransmit_IT(huart);
 8002340:	4620      	mov	r0, r4
}
 8002342:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    UART_EndTransmit_IT(huart);
 8002346:	f7ff bf29 	b.w	800219c <UART_EndTransmit_IT>
 800234a:	bd70      	pop	{r4, r5, r6, pc}
 800234c:	08001d5d 	.word	0x08001d5d

08002350 <HAL_UARTEx_WakeupCallback>:
  * @brief  UART wakeup from Stop mode callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8002350:	4770      	bx	lr

08002352 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8002352:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 8002354:	f000 fbe8 	bl	8002b28 <vTaskStartScheduler>
  
  return osOK;
}
 8002358:	2000      	movs	r0, #0
 800235a:	bd08      	pop	{r3, pc}

0800235c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800235c:	b530      	push	{r4, r5, lr}

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800235e:	f9b0 4008 	ldrsh.w	r4, [r0, #8]
 8002362:	8a02      	ldrh	r2, [r0, #16]
{
 8002364:	460b      	mov	r3, r1
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002366:	e890 0022 	ldmia.w	r0, {r1, r5}
{
 800236a:	b085      	sub	sp, #20
  if (priority != osPriorityError) {
 800236c:	2c84      	cmp	r4, #132	; 0x84
    fpriority += (priority - osPriorityIdle);
 800236e:	bf14      	ite	ne
 8002370:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8002372:	2400      	moveq	r4, #0
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002374:	a803      	add	r0, sp, #12
 8002376:	9001      	str	r0, [sp, #4]
 8002378:	9400      	str	r4, [sp, #0]
 800237a:	4628      	mov	r0, r5
 800237c:	f000 fb04 	bl	8002988 <xTaskCreate>
 8002380:	2801      	cmp	r0, #1
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8002382:	bf0c      	ite	eq
 8002384:	9803      	ldreq	r0, [sp, #12]
    return NULL;
 8002386:	2000      	movne	r0, #0
}
 8002388:	b005      	add	sp, #20
 800238a:	bd30      	pop	{r4, r5, pc}

0800238c <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800238c:	b508      	push	{r3, lr}
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800238e:	2800      	cmp	r0, #0
 8002390:	bf08      	it	eq
 8002392:	2001      	moveq	r0, #1
 8002394:	f000 fd16 	bl	8002dc4 <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8002398:	2000      	movs	r0, #0
 800239a:	bd08      	pop	{r3, pc}

0800239c <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 800239c:	b508      	push	{r3, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800239e:	f000 fda9 	bl	8002ef4 <xTaskGetSchedulerState>
 80023a2:	2801      	cmp	r0, #1
 80023a4:	d003      	beq.n	80023ae <osSystickHandler+0x12>
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 80023a6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    xPortSysTickHandler();
 80023aa:	f000 b90b 	b.w	80025c4 <xPortSysTickHandler>
 80023ae:	bd08      	pop	{r3, pc}

080023b0 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80023b0:	f100 0308 	add.w	r3, r0, #8
 80023b4:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80023b6:	f04f 32ff 	mov.w	r2, #4294967295

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80023ba:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80023bc:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80023be:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80023c0:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80023c2:	6003      	str	r3, [r0, #0]
 80023c4:	4770      	bx	lr

080023c6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80023c6:	2300      	movs	r3, #0
 80023c8:	6103      	str	r3, [r0, #16]
 80023ca:	4770      	bx	lr

080023cc <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 80023cc:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80023ce:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80023d0:	689a      	ldr	r2, [r3, #8]
 80023d2:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80023d4:	689a      	ldr	r2, [r3, #8]
 80023d6:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80023d8:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 80023da:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 80023dc:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80023de:	3301      	adds	r3, #1
 80023e0:	6003      	str	r3, [r0, #0]
 80023e2:	4770      	bx	lr

080023e4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80023e4:	680a      	ldr	r2, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80023e6:	1c53      	adds	r3, r2, #1
{
 80023e8:	b530      	push	{r4, r5, lr}
	if( xValueOfInsertion == portMAX_DELAY )
 80023ea:	d10a      	bne.n	8002402 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80023ec:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80023ee:	685a      	ldr	r2, [r3, #4]
 80023f0:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80023f2:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80023f4:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 80023f6:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 80023f8:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 80023fa:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80023fc:	3301      	adds	r3, #1
 80023fe:	6003      	str	r3, [r0, #0]
 8002400:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002402:	f100 0308 	add.w	r3, r0, #8
 8002406:	685c      	ldr	r4, [r3, #4]
 8002408:	6825      	ldr	r5, [r4, #0]
 800240a:	42aa      	cmp	r2, r5
 800240c:	d3ef      	bcc.n	80023ee <vListInsert+0xa>
 800240e:	4623      	mov	r3, r4
 8002410:	e7f9      	b.n	8002406 <vListInsert+0x22>

08002412 <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002412:	6841      	ldr	r1, [r0, #4]
 8002414:	6882      	ldr	r2, [r0, #8]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8002416:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002418:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800241a:	6882      	ldr	r2, [r0, #8]
 800241c:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800241e:	6859      	ldr	r1, [r3, #4]
 8002420:	4288      	cmp	r0, r1
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002422:	bf08      	it	eq
 8002424:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8002426:	2200      	movs	r2, #0
 8002428:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 800242a:	6818      	ldr	r0, [r3, #0]
 800242c:	3801      	subs	r0, #1
 800242e:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
 8002430:	4770      	bx	lr
	...

08002434 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8002434:	4b0a      	ldr	r3, [pc, #40]	; (8002460 <prvTaskExitError+0x2c>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	3301      	adds	r3, #1
 800243a:	d008      	beq.n	800244e <prvTaskExitError+0x1a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800243c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002440:	f383 8811 	msr	BASEPRI, r3
 8002444:	f3bf 8f6f 	isb	sy
 8002448:	f3bf 8f4f 	dsb	sy
 800244c:	e7fe      	b.n	800244c <prvTaskExitError+0x18>
 800244e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002452:	f383 8811 	msr	BASEPRI, r3
 8002456:	f3bf 8f6f 	isb	sy
 800245a:	f3bf 8f4f 	dsb	sy
 800245e:	e7fe      	b.n	800245e <prvTaskExitError+0x2a>
 8002460:	20000004 	.word	0x20000004

08002464 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8002464:	4806      	ldr	r0, [pc, #24]	; (8002480 <prvPortStartFirstTask+0x1c>)
 8002466:	6800      	ldr	r0, [r0, #0]
 8002468:	6800      	ldr	r0, [r0, #0]
 800246a:	f380 8808 	msr	MSP, r0
 800246e:	b662      	cpsie	i
 8002470:	b661      	cpsie	f
 8002472:	f3bf 8f4f 	dsb	sy
 8002476:	f3bf 8f6f 	isb	sy
 800247a:	df00      	svc	0
 800247c:	bf00      	nop
 800247e:	0000      	.short	0x0000
 8002480:	e000ed08 	.word	0xe000ed08

08002484 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8002484:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8002494 <vPortEnableVFP+0x10>
 8002488:	6801      	ldr	r1, [r0, #0]
 800248a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800248e:	6001      	str	r1, [r0, #0]
 8002490:	4770      	bx	lr
 8002492:	0000      	.short	0x0000
 8002494:	e000ed88 	.word	0xe000ed88

08002498 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8002498:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800249c:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80024a0:	4b07      	ldr	r3, [pc, #28]	; (80024c0 <pxPortInitialiseStack+0x28>)
 80024a2:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80024a6:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 80024aa:	f06f 0302 	mvn.w	r3, #2
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80024ae:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80024b2:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 80024b6:	f840 3c24 	str.w	r3, [r0, #-36]
}
 80024ba:	3844      	subs	r0, #68	; 0x44
 80024bc:	4770      	bx	lr
 80024be:	bf00      	nop
 80024c0:	08002435 	.word	0x08002435
	...

080024d0 <SVC_Handler>:
	__asm volatile (
 80024d0:	4b07      	ldr	r3, [pc, #28]	; (80024f0 <pxCurrentTCBConst2>)
 80024d2:	6819      	ldr	r1, [r3, #0]
 80024d4:	6808      	ldr	r0, [r1, #0]
 80024d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80024da:	f380 8809 	msr	PSP, r0
 80024de:	f3bf 8f6f 	isb	sy
 80024e2:	f04f 0000 	mov.w	r0, #0
 80024e6:	f380 8811 	msr	BASEPRI, r0
 80024ea:	4770      	bx	lr
 80024ec:	f3af 8000 	nop.w

080024f0 <pxCurrentTCBConst2>:
 80024f0:	2000184c 	.word	0x2000184c

080024f4 <vPortEnterCritical>:
 80024f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024f8:	f383 8811 	msr	BASEPRI, r3
 80024fc:	f3bf 8f6f 	isb	sy
 8002500:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8002504:	4a0a      	ldr	r2, [pc, #40]	; (8002530 <vPortEnterCritical+0x3c>)
 8002506:	6813      	ldr	r3, [r2, #0]
 8002508:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 800250a:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 800250c:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 800250e:	d10d      	bne.n	800252c <vPortEnterCritical+0x38>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8002510:	4b08      	ldr	r3, [pc, #32]	; (8002534 <vPortEnterCritical+0x40>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f013 0fff 	tst.w	r3, #255	; 0xff
 8002518:	d008      	beq.n	800252c <vPortEnterCritical+0x38>
 800251a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800251e:	f383 8811 	msr	BASEPRI, r3
 8002522:	f3bf 8f6f 	isb	sy
 8002526:	f3bf 8f4f 	dsb	sy
 800252a:	e7fe      	b.n	800252a <vPortEnterCritical+0x36>
 800252c:	4770      	bx	lr
 800252e:	bf00      	nop
 8002530:	20000004 	.word	0x20000004
 8002534:	e000ed04 	.word	0xe000ed04

08002538 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8002538:	4a08      	ldr	r2, [pc, #32]	; (800255c <vPortExitCritical+0x24>)
 800253a:	6813      	ldr	r3, [r2, #0]
 800253c:	b943      	cbnz	r3, 8002550 <vPortExitCritical+0x18>
 800253e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002542:	f383 8811 	msr	BASEPRI, r3
 8002546:	f3bf 8f6f 	isb	sy
 800254a:	f3bf 8f4f 	dsb	sy
 800254e:	e7fe      	b.n	800254e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8002550:	3b01      	subs	r3, #1
 8002552:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8002554:	b90b      	cbnz	r3, 800255a <vPortExitCritical+0x22>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002556:	f383 8811 	msr	BASEPRI, r3
 800255a:	4770      	bx	lr
 800255c:	20000004 	.word	0x20000004

08002560 <PendSV_Handler>:
	__asm volatile
 8002560:	f3ef 8009 	mrs	r0, PSP
 8002564:	f3bf 8f6f 	isb	sy
 8002568:	4b15      	ldr	r3, [pc, #84]	; (80025c0 <pxCurrentTCBConst>)
 800256a:	681a      	ldr	r2, [r3, #0]
 800256c:	f01e 0f10 	tst.w	lr, #16
 8002570:	bf08      	it	eq
 8002572:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8002576:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800257a:	6010      	str	r0, [r2, #0]
 800257c:	f84d 3d04 	str.w	r3, [sp, #-4]!
 8002580:	f04f 0050 	mov.w	r0, #80	; 0x50
 8002584:	f380 8811 	msr	BASEPRI, r0
 8002588:	f3bf 8f4f 	dsb	sy
 800258c:	f3bf 8f6f 	isb	sy
 8002590:	f000 fc76 	bl	8002e80 <vTaskSwitchContext>
 8002594:	f04f 0000 	mov.w	r0, #0
 8002598:	f380 8811 	msr	BASEPRI, r0
 800259c:	bc08      	pop	{r3}
 800259e:	6819      	ldr	r1, [r3, #0]
 80025a0:	6808      	ldr	r0, [r1, #0]
 80025a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80025a6:	f01e 0f10 	tst.w	lr, #16
 80025aa:	bf08      	it	eq
 80025ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80025b0:	f380 8809 	msr	PSP, r0
 80025b4:	f3bf 8f6f 	isb	sy
 80025b8:	4770      	bx	lr
 80025ba:	bf00      	nop
 80025bc:	f3af 8000 	nop.w

080025c0 <pxCurrentTCBConst>:
 80025c0:	2000184c 	.word	0x2000184c

080025c4 <xPortSysTickHandler>:
{
 80025c4:	b508      	push	{r3, lr}
	__asm volatile
 80025c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025ca:	f383 8811 	msr	BASEPRI, r3
 80025ce:	f3bf 8f6f 	isb	sy
 80025d2:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 80025d6:	f000 faeb 	bl	8002bb0 <xTaskIncrementTick>
 80025da:	b118      	cbz	r0, 80025e4 <xPortSysTickHandler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80025dc:	4b03      	ldr	r3, [pc, #12]	; (80025ec <xPortSysTickHandler+0x28>)
 80025de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80025e2:	601a      	str	r2, [r3, #0]
	__asm volatile
 80025e4:	2300      	movs	r3, #0
 80025e6:	f383 8811 	msr	BASEPRI, r3
 80025ea:	bd08      	pop	{r3, pc}
 80025ec:	e000ed04 	.word	0xe000ed04

080025f0 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80025f0:	4b06      	ldr	r3, [pc, #24]	; (800260c <vPortSetupTimerInterrupt+0x1c>)
 80025f2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	fbb3 f3f2 	udiv	r3, r3, r2
 80025fc:	4a04      	ldr	r2, [pc, #16]	; (8002610 <vPortSetupTimerInterrupt+0x20>)
 80025fe:	3b01      	subs	r3, #1
 8002600:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8002602:	4b04      	ldr	r3, [pc, #16]	; (8002614 <vPortSetupTimerInterrupt+0x24>)
 8002604:	2207      	movs	r2, #7
 8002606:	601a      	str	r2, [r3, #0]
 8002608:	4770      	bx	lr
 800260a:	bf00      	nop
 800260c:	2000000c 	.word	0x2000000c
 8002610:	e000e014 	.word	0xe000e014
 8002614:	e000e010 	.word	0xe000e010

08002618 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8002618:	4b31      	ldr	r3, [pc, #196]	; (80026e0 <xPortStartScheduler+0xc8>)
 800261a:	4a32      	ldr	r2, [pc, #200]	; (80026e4 <xPortStartScheduler+0xcc>)
{
 800261c:	b513      	push	{r0, r1, r4, lr}
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800261e:	6819      	ldr	r1, [r3, #0]
 8002620:	4291      	cmp	r1, r2
 8002622:	d108      	bne.n	8002636 <xPortStartScheduler+0x1e>
	__asm volatile
 8002624:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002628:	f383 8811 	msr	BASEPRI, r3
 800262c:	f3bf 8f6f 	isb	sy
 8002630:	f3bf 8f4f 	dsb	sy
 8002634:	e7fe      	b.n	8002634 <xPortStartScheduler+0x1c>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8002636:	681a      	ldr	r2, [r3, #0]
 8002638:	4b2b      	ldr	r3, [pc, #172]	; (80026e8 <xPortStartScheduler+0xd0>)
 800263a:	429a      	cmp	r2, r3
 800263c:	d108      	bne.n	8002650 <xPortStartScheduler+0x38>
 800263e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002642:	f383 8811 	msr	BASEPRI, r3
 8002646:	f3bf 8f6f 	isb	sy
 800264a:	f3bf 8f4f 	dsb	sy
 800264e:	e7fe      	b.n	800264e <xPortStartScheduler+0x36>
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8002650:	4b26      	ldr	r3, [pc, #152]	; (80026ec <xPortStartScheduler+0xd4>)
 8002652:	781a      	ldrb	r2, [r3, #0]
 8002654:	b2d2      	uxtb	r2, r2
 8002656:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002658:	22ff      	movs	r2, #255	; 0xff
 800265a:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800265c:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800265e:	4a24      	ldr	r2, [pc, #144]	; (80026f0 <xPortStartScheduler+0xd8>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002660:	b2db      	uxtb	r3, r3
 8002662:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002666:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800266a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800266e:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002670:	4b20      	ldr	r3, [pc, #128]	; (80026f4 <xPortStartScheduler+0xdc>)
 8002672:	2207      	movs	r2, #7
 8002674:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002676:	2100      	movs	r1, #0
 8002678:	f89d 0003 	ldrb.w	r0, [sp, #3]
 800267c:	0600      	lsls	r0, r0, #24
 800267e:	f102 34ff 	add.w	r4, r2, #4294967295
 8002682:	d423      	bmi.n	80026cc <xPortStartScheduler+0xb4>
 8002684:	b101      	cbz	r1, 8002688 <xPortStartScheduler+0x70>
 8002686:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002688:	681a      	ldr	r2, [r3, #0]
 800268a:	0212      	lsls	r2, r2, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800268c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8002690:	601a      	str	r2, [r3, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8002692:	9b01      	ldr	r3, [sp, #4]
 8002694:	4a15      	ldr	r2, [pc, #84]	; (80026ec <xPortStartScheduler+0xd4>)
 8002696:	b2db      	uxtb	r3, r3
 8002698:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800269a:	4b17      	ldr	r3, [pc, #92]	; (80026f8 <xPortStartScheduler+0xe0>)
 800269c:	681a      	ldr	r2, [r3, #0]
 800269e:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 80026a2:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80026a4:	681a      	ldr	r2, [r3, #0]
 80026a6:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 80026aa:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 80026ac:	f7ff ffa0 	bl	80025f0 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 80026b0:	4b12      	ldr	r3, [pc, #72]	; (80026fc <xPortStartScheduler+0xe4>)
 80026b2:	2200      	movs	r2, #0
 80026b4:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
 80026b6:	f7ff fee5 	bl	8002484 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80026ba:	4a11      	ldr	r2, [pc, #68]	; (8002700 <xPortStartScheduler+0xe8>)
 80026bc:	6813      	ldr	r3, [r2, #0]
 80026be:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80026c2:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 80026c4:	f7ff fece 	bl	8002464 <prvPortStartFirstTask>
	prvTaskExitError();
 80026c8:	f7ff feb4 	bl	8002434 <prvTaskExitError>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80026cc:	f89d 2003 	ldrb.w	r2, [sp, #3]
 80026d0:	0052      	lsls	r2, r2, #1
 80026d2:	b2d2      	uxtb	r2, r2
 80026d4:	f88d 2003 	strb.w	r2, [sp, #3]
 80026d8:	2101      	movs	r1, #1
 80026da:	4622      	mov	r2, r4
 80026dc:	e7cc      	b.n	8002678 <xPortStartScheduler+0x60>
 80026de:	bf00      	nop
 80026e0:	e000ed00 	.word	0xe000ed00
 80026e4:	410fc271 	.word	0x410fc271
 80026e8:	410fc270 	.word	0x410fc270
 80026ec:	e000e400 	.word	0xe000e400
 80026f0:	2000002c 	.word	0x2000002c
 80026f4:	20000030 	.word	0x20000030
 80026f8:	e000ed20 	.word	0xe000ed20
 80026fc:	20000004 	.word	0x20000004
 8002700:	e000ef34 	.word	0xe000ef34

08002704 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8002704:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8002706:	4b0f      	ldr	r3, [pc, #60]	; (8002744 <prvInsertBlockIntoFreeList+0x40>)
 8002708:	681a      	ldr	r2, [r3, #0]
 800270a:	4282      	cmp	r2, r0
 800270c:	d318      	bcc.n	8002740 <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800270e:	685c      	ldr	r4, [r3, #4]
 8002710:	1919      	adds	r1, r3, r4
 8002712:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002714:	bf01      	itttt	eq
 8002716:	6841      	ldreq	r1, [r0, #4]
 8002718:	4618      	moveq	r0, r3
 800271a:	1909      	addeq	r1, r1, r4
 800271c:	6059      	streq	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800271e:	6844      	ldr	r4, [r0, #4]
 8002720:	1901      	adds	r1, r0, r4
 8002722:	428a      	cmp	r2, r1
 8002724:	d107      	bne.n	8002736 <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8002726:	4908      	ldr	r1, [pc, #32]	; (8002748 <prvInsertBlockIntoFreeList+0x44>)
 8002728:	6809      	ldr	r1, [r1, #0]
 800272a:	428a      	cmp	r2, r1
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800272c:	bf1f      	itttt	ne
 800272e:	6851      	ldrne	r1, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8002730:	6812      	ldrne	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8002732:	1909      	addne	r1, r1, r4
 8002734:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8002736:	4298      	cmp	r0, r3
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8002738:	6002      	str	r2, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800273a:	bf18      	it	ne
 800273c:	6018      	strne	r0, [r3, #0]
 800273e:	bd10      	pop	{r4, pc}
 8002740:	4613      	mov	r3, r2
 8002742:	e7e1      	b.n	8002708 <prvInsertBlockIntoFreeList+0x4>
 8002744:	20001844 	.word	0x20001844
 8002748:	20000034 	.word	0x20000034

0800274c <pvPortMalloc>:
{
 800274c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002750:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8002752:	f000 fa25 	bl	8002ba0 <vTaskSuspendAll>
		if( pxEnd == NULL )
 8002756:	493e      	ldr	r1, [pc, #248]	; (8002850 <pvPortMalloc+0x104>)
 8002758:	4d3e      	ldr	r5, [pc, #248]	; (8002854 <pvPortMalloc+0x108>)
 800275a:	680b      	ldr	r3, [r1, #0]
 800275c:	bb0b      	cbnz	r3, 80027a2 <pvPortMalloc+0x56>
	uxAddress = ( size_t ) ucHeap;
 800275e:	4a3e      	ldr	r2, [pc, #248]	; (8002858 <pvPortMalloc+0x10c>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8002760:	0756      	lsls	r6, r2, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8002762:	bf1f      	itttt	ne
 8002764:	1dd0      	addne	r0, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002766:	f020 0007 	bicne.w	r0, r0, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800276a:	f502 53c0 	addne.w	r3, r2, #6144	; 0x1800
 800276e:	1a1b      	subne	r3, r3, r0
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002770:	bf14      	ite	ne
 8002772:	4602      	movne	r2, r0
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8002774:	f44f 53c0 	moveq.w	r3, #6144	; 0x1800
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8002778:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 800277a:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800277c:	f023 0307 	bic.w	r3, r3, #7
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8002780:	4e36      	ldr	r6, [pc, #216]	; (800285c <pvPortMalloc+0x110>)
	pxEnd = ( void * ) uxAddress;
 8002782:	600b      	str	r3, [r1, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8002784:	2000      	movs	r0, #0
 8002786:	6070      	str	r0, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8002788:	6032      	str	r2, [r6, #0]
	pxEnd->xBlockSize = 0;
 800278a:	6058      	str	r0, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800278c:	6018      	str	r0, [r3, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800278e:	1a98      	subs	r0, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8002790:	6013      	str	r3, [r2, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002792:	4b33      	ldr	r3, [pc, #204]	; (8002860 <pvPortMalloc+0x114>)
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8002794:	6050      	str	r0, [r2, #4]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002796:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002798:	4b32      	ldr	r3, [pc, #200]	; (8002864 <pvPortMalloc+0x118>)
 800279a:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800279c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80027a0:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80027a2:	682f      	ldr	r7, [r5, #0]
 80027a4:	4227      	tst	r7, r4
 80027a6:	d116      	bne.n	80027d6 <pvPortMalloc+0x8a>
			if( xWantedSize > 0 )
 80027a8:	2c00      	cmp	r4, #0
 80027aa:	d041      	beq.n	8002830 <pvPortMalloc+0xe4>
				xWantedSize += xHeapStructSize;
 80027ac:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80027b0:	0758      	lsls	r0, r3, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80027b2:	bf1c      	itt	ne
 80027b4:	f023 0307 	bicne.w	r3, r3, #7
 80027b8:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80027ba:	b163      	cbz	r3, 80027d6 <pvPortMalloc+0x8a>
 80027bc:	4a29      	ldr	r2, [pc, #164]	; (8002864 <pvPortMalloc+0x118>)
 80027be:	6816      	ldr	r6, [r2, #0]
 80027c0:	42b3      	cmp	r3, r6
 80027c2:	4690      	mov	r8, r2
 80027c4:	d807      	bhi.n	80027d6 <pvPortMalloc+0x8a>
				pxBlock = xStart.pxNextFreeBlock;
 80027c6:	4a25      	ldr	r2, [pc, #148]	; (800285c <pvPortMalloc+0x110>)
 80027c8:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80027ca:	6868      	ldr	r0, [r5, #4]
 80027cc:	4283      	cmp	r3, r0
 80027ce:	d804      	bhi.n	80027da <pvPortMalloc+0x8e>
				if( pxBlock != pxEnd )
 80027d0:	6809      	ldr	r1, [r1, #0]
 80027d2:	428d      	cmp	r5, r1
 80027d4:	d107      	bne.n	80027e6 <pvPortMalloc+0x9a>
void *pvReturn = NULL;
 80027d6:	2400      	movs	r4, #0
 80027d8:	e02a      	b.n	8002830 <pvPortMalloc+0xe4>
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80027da:	682c      	ldr	r4, [r5, #0]
 80027dc:	2c00      	cmp	r4, #0
 80027de:	d0f7      	beq.n	80027d0 <pvPortMalloc+0x84>
 80027e0:	462a      	mov	r2, r5
 80027e2:	4625      	mov	r5, r4
 80027e4:	e7f1      	b.n	80027ca <pvPortMalloc+0x7e>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80027e6:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80027e8:	6814      	ldr	r4, [r2, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80027ea:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80027ec:	1ac2      	subs	r2, r0, r3
 80027ee:	2a10      	cmp	r2, #16
 80027f0:	d90f      	bls.n	8002812 <pvPortMalloc+0xc6>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80027f2:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80027f4:	0741      	lsls	r1, r0, #29
 80027f6:	d008      	beq.n	800280a <pvPortMalloc+0xbe>
 80027f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027fc:	f383 8811 	msr	BASEPRI, r3
 8002800:	f3bf 8f6f 	isb	sy
 8002804:	f3bf 8f4f 	dsb	sy
 8002808:	e7fe      	b.n	8002808 <pvPortMalloc+0xbc>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800280a:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 800280c:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800280e:	f7ff ff79 	bl	8002704 <prvInsertBlockIntoFreeList>
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002812:	4913      	ldr	r1, [pc, #76]	; (8002860 <pvPortMalloc+0x114>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002814:	686b      	ldr	r3, [r5, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002816:	6808      	ldr	r0, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002818:	1af6      	subs	r6, r6, r3
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800281a:	431f      	orrs	r7, r3
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800281c:	4286      	cmp	r6, r0
					pxBlock->pxNextFreeBlock = NULL;
 800281e:	f04f 0300 	mov.w	r3, #0
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002822:	f8c8 6000 	str.w	r6, [r8]
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8002826:	bf38      	it	cc
 8002828:	600e      	strcc	r6, [r1, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800282a:	3408      	adds	r4, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800282c:	606f      	str	r7, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800282e:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 8002830:	f000 fa50 	bl	8002cd4 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8002834:	0763      	lsls	r3, r4, #29
 8002836:	d008      	beq.n	800284a <pvPortMalloc+0xfe>
 8002838:	f04f 0350 	mov.w	r3, #80	; 0x50
 800283c:	f383 8811 	msr	BASEPRI, r3
 8002840:	f3bf 8f6f 	isb	sy
 8002844:	f3bf 8f4f 	dsb	sy
 8002848:	e7fe      	b.n	8002848 <pvPortMalloc+0xfc>
}
 800284a:	4620      	mov	r0, r4
 800284c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002850:	20000034 	.word	0x20000034
 8002854:	20001838 	.word	0x20001838
 8002858:	20000038 	.word	0x20000038
 800285c:	20001844 	.word	0x20001844
 8002860:	20001840 	.word	0x20001840
 8002864:	2000183c 	.word	0x2000183c

08002868 <vPortFree>:
{
 8002868:	b510      	push	{r4, lr}
	if( pv != NULL )
 800286a:	4604      	mov	r4, r0
 800286c:	b370      	cbz	r0, 80028cc <vPortFree+0x64>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800286e:	4a18      	ldr	r2, [pc, #96]	; (80028d0 <vPortFree+0x68>)
 8002870:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8002874:	6812      	ldr	r2, [r2, #0]
 8002876:	4213      	tst	r3, r2
 8002878:	d108      	bne.n	800288c <vPortFree+0x24>
 800287a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800287e:	f383 8811 	msr	BASEPRI, r3
 8002882:	f3bf 8f6f 	isb	sy
 8002886:	f3bf 8f4f 	dsb	sy
 800288a:	e7fe      	b.n	800288a <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800288c:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8002890:	b141      	cbz	r1, 80028a4 <vPortFree+0x3c>
 8002892:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002896:	f383 8811 	msr	BASEPRI, r3
 800289a:	f3bf 8f6f 	isb	sy
 800289e:	f3bf 8f4f 	dsb	sy
 80028a2:	e7fe      	b.n	80028a2 <vPortFree+0x3a>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80028a4:	ea23 0302 	bic.w	r3, r3, r2
 80028a8:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 80028ac:	f000 f978 	bl	8002ba0 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 80028b0:	4a08      	ldr	r2, [pc, #32]	; (80028d4 <vPortFree+0x6c>)
 80028b2:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80028b6:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80028b8:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 80028bc:	440b      	add	r3, r1
 80028be:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80028c0:	f7ff ff20 	bl	8002704 <prvInsertBlockIntoFreeList>
}
 80028c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 80028c8:	f000 ba04 	b.w	8002cd4 <xTaskResumeAll>
 80028cc:	bd10      	pop	{r4, pc}
 80028ce:	bf00      	nop
 80028d0:	20001838 	.word	0x20001838
 80028d4:	2000183c 	.word	0x2000183c

080028d8 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80028d8:	4a06      	ldr	r2, [pc, #24]	; (80028f4 <prvResetNextTaskUnblockTime+0x1c>)
 80028da:	6813      	ldr	r3, [r2, #0]
 80028dc:	6819      	ldr	r1, [r3, #0]
 80028de:	4b06      	ldr	r3, [pc, #24]	; (80028f8 <prvResetNextTaskUnblockTime+0x20>)
 80028e0:	b919      	cbnz	r1, 80028ea <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80028e2:	f04f 32ff 	mov.w	r2, #4294967295
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80028e6:	601a      	str	r2, [r3, #0]
 80028e8:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80028ea:	6812      	ldr	r2, [r2, #0]
 80028ec:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80028ee:	68d2      	ldr	r2, [r2, #12]
 80028f0:	6852      	ldr	r2, [r2, #4]
 80028f2:	e7f8      	b.n	80028e6 <prvResetNextTaskUnblockTime+0xe>
 80028f4:	20001850 	.word	0x20001850
 80028f8:	20001928 	.word	0x20001928

080028fc <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80028fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80028fe:	4b1b      	ldr	r3, [pc, #108]	; (800296c <prvAddCurrentTaskToDelayedList+0x70>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002900:	4e1b      	ldr	r6, [pc, #108]	; (8002970 <prvAddCurrentTaskToDelayedList+0x74>)
const TickType_t xConstTickCount = xTickCount;
 8002902:	681d      	ldr	r5, [r3, #0]
{
 8002904:	4604      	mov	r4, r0
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002906:	6830      	ldr	r0, [r6, #0]
 8002908:	3004      	adds	r0, #4
{
 800290a:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800290c:	f7ff fd81 	bl	8002412 <uxListRemove>
 8002910:	4633      	mov	r3, r6
 8002912:	b940      	cbnz	r0, 8002926 <prvAddCurrentTaskToDelayedList+0x2a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8002914:	6831      	ldr	r1, [r6, #0]
 8002916:	4e17      	ldr	r6, [pc, #92]	; (8002974 <prvAddCurrentTaskToDelayedList+0x78>)
 8002918:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 800291a:	6832      	ldr	r2, [r6, #0]
 800291c:	2001      	movs	r0, #1
 800291e:	4088      	lsls	r0, r1
 8002920:	ea22 0200 	bic.w	r2, r2, r0
 8002924:	6032      	str	r2, [r6, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002926:	1c62      	adds	r2, r4, #1
 8002928:	d107      	bne.n	800293a <prvAddCurrentTaskToDelayedList+0x3e>
 800292a:	b137      	cbz	r7, 800293a <prvAddCurrentTaskToDelayedList+0x3e>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800292c:	6819      	ldr	r1, [r3, #0]
 800292e:	4812      	ldr	r0, [pc, #72]	; (8002978 <prvAddCurrentTaskToDelayedList+0x7c>)
 8002930:	3104      	adds	r1, #4

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8002932:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002936:	f7ff bd49 	b.w	80023cc <vListInsertEnd>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800293a:	442c      	add	r4, r5
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800293c:	681a      	ldr	r2, [r3, #0]
			if( xTimeToWake < xConstTickCount )
 800293e:	42a5      	cmp	r5, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002940:	6054      	str	r4, [r2, #4]
			if( xTimeToWake < xConstTickCount )
 8002942:	d907      	bls.n	8002954 <prvAddCurrentTaskToDelayedList+0x58>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002944:	4a0d      	ldr	r2, [pc, #52]	; (800297c <prvAddCurrentTaskToDelayedList+0x80>)
 8002946:	6810      	ldr	r0, [r2, #0]
 8002948:	6819      	ldr	r1, [r3, #0]
}
 800294a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800294e:	3104      	adds	r1, #4
 8002950:	f7ff bd48 	b.w	80023e4 <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002954:	4a0a      	ldr	r2, [pc, #40]	; (8002980 <prvAddCurrentTaskToDelayedList+0x84>)
 8002956:	6810      	ldr	r0, [r2, #0]
 8002958:	6819      	ldr	r1, [r3, #0]
 800295a:	3104      	adds	r1, #4
 800295c:	f7ff fd42 	bl	80023e4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8002960:	4b08      	ldr	r3, [pc, #32]	; (8002984 <prvAddCurrentTaskToDelayedList+0x88>)
 8002962:	681a      	ldr	r2, [r3, #0]
 8002964:	4294      	cmp	r4, r2
					xNextTaskUnblockTime = xTimeToWake;
 8002966:	bf38      	it	cc
 8002968:	601c      	strcc	r4, [r3, #0]
 800296a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800296c:	20001970 	.word	0x20001970
 8002970:	2000184c 	.word	0x2000184c
 8002974:	200018f8 	.word	0x200018f8
 8002978:	20001948 	.word	0x20001948
 800297c:	20001854 	.word	0x20001854
 8002980:	20001850 	.word	0x20001850
 8002984:	20001928 	.word	0x20001928

08002988 <xTaskCreate>:
	{
 8002988:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800298c:	ea4f 0a82 	mov.w	sl, r2, lsl #2
	{
 8002990:	4680      	mov	r8, r0
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002992:	4650      	mov	r0, sl
	{
 8002994:	460f      	mov	r7, r1
 8002996:	4699      	mov	r9, r3
 8002998:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800299a:	f7ff fed7 	bl	800274c <pvPortMalloc>
			if( pxStack != NULL )
 800299e:	4605      	mov	r5, r0
 80029a0:	2800      	cmp	r0, #0
 80029a2:	f000 8096 	beq.w	8002ad2 <xTaskCreate+0x14a>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80029a6:	2054      	movs	r0, #84	; 0x54
 80029a8:	f7ff fed0 	bl	800274c <pvPortMalloc>
				if( pxNewTCB != NULL )
 80029ac:	4604      	mov	r4, r0
 80029ae:	2800      	cmp	r0, #0
 80029b0:	f000 808c 	beq.w	8002acc <xTaskCreate+0x144>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80029b4:	f1aa 0a04 	sub.w	sl, sl, #4
					pxNewTCB->pxStack = pxStack;
 80029b8:	6305      	str	r5, [r0, #48]	; 0x30
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80029ba:	4455      	add	r5, sl
 80029bc:	1e7b      	subs	r3, r7, #1
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80029be:	f025 0a07 	bic.w	sl, r5, #7
 80029c2:	f100 0234 	add.w	r2, r0, #52	; 0x34
 80029c6:	370f      	adds	r7, #15
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80029c8:	7859      	ldrb	r1, [r3, #1]
 80029ca:	f802 1b01 	strb.w	r1, [r2], #1
		if( pcName[ x ] == 0x00 )
 80029ce:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 80029d2:	b109      	cbz	r1, 80029d8 <xTaskCreate+0x50>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80029d4:	42bb      	cmp	r3, r7
 80029d6:	d1f7      	bne.n	80029c8 <xTaskCreate+0x40>
 80029d8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80029da:	2d06      	cmp	r5, #6
 80029dc:	bf28      	it	cs
 80029de:	2506      	movcs	r5, #6
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80029e0:	f04f 0b00 	mov.w	fp, #0
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80029e4:	1d27      	adds	r7, r4, #4
	pxNewTCB->uxPriority = uxPriority;
 80029e6:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 80029e8:	6465      	str	r5, [r4, #68]	; 0x44
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80029ea:	4638      	mov	r0, r7
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80029ec:	f884 b043 	strb.w	fp, [r4, #67]	; 0x43
		pxNewTCB->uxMutexesHeld = 0;
 80029f0:	f8c4 b048 	str.w	fp, [r4, #72]	; 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80029f4:	f7ff fce7 	bl	80023c6 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80029f8:	f1c5 0507 	rsb	r5, r5, #7
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80029fc:	f104 0018 	add.w	r0, r4, #24
 8002a00:	f7ff fce1 	bl	80023c6 <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 8002a04:	f8c4 b04c 	str.w	fp, [r4, #76]	; 0x4c
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002a08:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002a0a:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002a0c:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002a0e:	f884 b050 	strb.w	fp, [r4, #80]	; 0x50
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002a12:	464a      	mov	r2, r9
 8002a14:	4641      	mov	r1, r8
 8002a16:	4650      	mov	r0, sl
 8002a18:	f7ff fd3e 	bl	8002498 <pxPortInitialiseStack>
 8002a1c:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 8002a1e:	b106      	cbz	r6, 8002a22 <xTaskCreate+0x9a>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002a20:	6034      	str	r4, [r6, #0]
	taskENTER_CRITICAL();
 8002a22:	f7ff fd67 	bl	80024f4 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8002a26:	4b32      	ldr	r3, [pc, #200]	; (8002af0 <xTaskCreate+0x168>)
		if( pxCurrentTCB == NULL )
 8002a28:	4e32      	ldr	r6, [pc, #200]	; (8002af4 <xTaskCreate+0x16c>)
		uxCurrentNumberOfTasks++;
 8002a2a:	681a      	ldr	r2, [r3, #0]
 8002a2c:	f8df 80f0 	ldr.w	r8, [pc, #240]	; 8002b20 <xTaskCreate+0x198>
 8002a30:	3201      	adds	r2, #1
 8002a32:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8002a34:	6835      	ldr	r5, [r6, #0]
 8002a36:	2d00      	cmp	r5, #0
 8002a38:	d14e      	bne.n	8002ad8 <xTaskCreate+0x150>
			pxCurrentTCB = pxNewTCB;
 8002a3a:	6034      	str	r4, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	2b01      	cmp	r3, #1
 8002a40:	d11d      	bne.n	8002a7e <xTaskCreate+0xf6>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002a42:	eb08 0005 	add.w	r0, r8, r5
 8002a46:	3514      	adds	r5, #20
 8002a48:	f7ff fcb2 	bl	80023b0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002a4c:	2d8c      	cmp	r5, #140	; 0x8c
 8002a4e:	d1f8      	bne.n	8002a42 <xTaskCreate+0xba>
	vListInitialise( &xDelayedTaskList1 );
 8002a50:	f8df 90d0 	ldr.w	r9, [pc, #208]	; 8002b24 <xTaskCreate+0x19c>
	vListInitialise( &xDelayedTaskList2 );
 8002a54:	4d28      	ldr	r5, [pc, #160]	; (8002af8 <xTaskCreate+0x170>)
	vListInitialise( &xDelayedTaskList1 );
 8002a56:	4648      	mov	r0, r9
 8002a58:	f7ff fcaa 	bl	80023b0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002a5c:	4628      	mov	r0, r5
 8002a5e:	f7ff fca7 	bl	80023b0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002a62:	4826      	ldr	r0, [pc, #152]	; (8002afc <xTaskCreate+0x174>)
 8002a64:	f7ff fca4 	bl	80023b0 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8002a68:	4825      	ldr	r0, [pc, #148]	; (8002b00 <xTaskCreate+0x178>)
 8002a6a:	f7ff fca1 	bl	80023b0 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 8002a6e:	4825      	ldr	r0, [pc, #148]	; (8002b04 <xTaskCreate+0x17c>)
 8002a70:	f7ff fc9e 	bl	80023b0 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 8002a74:	4b24      	ldr	r3, [pc, #144]	; (8002b08 <xTaskCreate+0x180>)
 8002a76:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002a7a:	4b24      	ldr	r3, [pc, #144]	; (8002b0c <xTaskCreate+0x184>)
 8002a7c:	601d      	str	r5, [r3, #0]
		uxTaskNumber++;
 8002a7e:	4a24      	ldr	r2, [pc, #144]	; (8002b10 <xTaskCreate+0x188>)
		prvAddTaskToReadyList( pxNewTCB );
 8002a80:	4924      	ldr	r1, [pc, #144]	; (8002b14 <xTaskCreate+0x18c>)
		uxTaskNumber++;
 8002a82:	6813      	ldr	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8002a84:	6808      	ldr	r0, [r1, #0]
		uxTaskNumber++;
 8002a86:	3301      	adds	r3, #1
 8002a88:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8002a8a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002a8c:	2501      	movs	r5, #1
 8002a8e:	fa05 f302 	lsl.w	r3, r5, r2
 8002a92:	4303      	orrs	r3, r0
 8002a94:	2014      	movs	r0, #20
 8002a96:	600b      	str	r3, [r1, #0]
 8002a98:	fb00 8002 	mla	r0, r0, r2, r8
 8002a9c:	4639      	mov	r1, r7
 8002a9e:	f7ff fc95 	bl	80023cc <vListInsertEnd>
	taskEXIT_CRITICAL();
 8002aa2:	f7ff fd49 	bl	8002538 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8002aa6:	4b1c      	ldr	r3, [pc, #112]	; (8002b18 <xTaskCreate+0x190>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	b163      	cbz	r3, 8002ac6 <xTaskCreate+0x13e>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002aac:	6833      	ldr	r3, [r6, #0]
 8002aae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ab0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002ab2:	429a      	cmp	r2, r3
 8002ab4:	d207      	bcs.n	8002ac6 <xTaskCreate+0x13e>
			taskYIELD_IF_USING_PREEMPTION();
 8002ab6:	4b19      	ldr	r3, [pc, #100]	; (8002b1c <xTaskCreate+0x194>)
 8002ab8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002abc:	601a      	str	r2, [r3, #0]
 8002abe:	f3bf 8f4f 	dsb	sy
 8002ac2:	f3bf 8f6f 	isb	sy
	}
 8002ac6:	4628      	mov	r0, r5
 8002ac8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					vPortFree( pxStack );
 8002acc:	4628      	mov	r0, r5
 8002ace:	f7ff fecb 	bl	8002868 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002ad2:	f04f 35ff 	mov.w	r5, #4294967295
 8002ad6:	e7f6      	b.n	8002ac6 <xTaskCreate+0x13e>
			if( xSchedulerRunning == pdFALSE )
 8002ad8:	4b0f      	ldr	r3, [pc, #60]	; (8002b18 <xTaskCreate+0x190>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d1ce      	bne.n	8002a7e <xTaskCreate+0xf6>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002ae0:	6833      	ldr	r3, [r6, #0]
 8002ae2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ae4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002ae6:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 8002ae8:	bf98      	it	ls
 8002aea:	6034      	strls	r4, [r6, #0]
 8002aec:	e7c7      	b.n	8002a7e <xTaskCreate+0xf6>
 8002aee:	bf00      	nop
 8002af0:	200018e4 	.word	0x200018e4
 8002af4:	2000184c 	.word	0x2000184c
 8002af8:	20001910 	.word	0x20001910
 8002afc:	20001930 	.word	0x20001930
 8002b00:	2000195c 	.word	0x2000195c
 8002b04:	20001948 	.word	0x20001948
 8002b08:	20001850 	.word	0x20001850
 8002b0c:	20001854 	.word	0x20001854
 8002b10:	200018f4 	.word	0x200018f4
 8002b14:	200018f8 	.word	0x200018f8
 8002b18:	20001944 	.word	0x20001944
 8002b1c:	e000ed04 	.word	0xe000ed04
 8002b20:	20001858 	.word	0x20001858
 8002b24:	200018fc 	.word	0x200018fc

08002b28 <vTaskStartScheduler>:
{
 8002b28:	b513      	push	{r0, r1, r4, lr}
		xReturn = xTaskCreate(	prvIdleTask,
 8002b2a:	4b17      	ldr	r3, [pc, #92]	; (8002b88 <vTaskStartScheduler+0x60>)
 8002b2c:	9301      	str	r3, [sp, #4]
 8002b2e:	2400      	movs	r4, #0
 8002b30:	9400      	str	r4, [sp, #0]
 8002b32:	4623      	mov	r3, r4
 8002b34:	2280      	movs	r2, #128	; 0x80
 8002b36:	4915      	ldr	r1, [pc, #84]	; (8002b8c <vTaskStartScheduler+0x64>)
 8002b38:	4815      	ldr	r0, [pc, #84]	; (8002b90 <vTaskStartScheduler+0x68>)
 8002b3a:	f7ff ff25 	bl	8002988 <xTaskCreate>
	if( xReturn == pdPASS )
 8002b3e:	2801      	cmp	r0, #1
 8002b40:	d114      	bne.n	8002b6c <vTaskStartScheduler+0x44>
 8002b42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b46:	f383 8811 	msr	BASEPRI, r3
 8002b4a:	f3bf 8f6f 	isb	sy
 8002b4e:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 8002b52:	4b10      	ldr	r3, [pc, #64]	; (8002b94 <vTaskStartScheduler+0x6c>)
 8002b54:	f04f 32ff 	mov.w	r2, #4294967295
 8002b58:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8002b5a:	4b0f      	ldr	r3, [pc, #60]	; (8002b98 <vTaskStartScheduler+0x70>)
 8002b5c:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8002b5e:	4b0f      	ldr	r3, [pc, #60]	; (8002b9c <vTaskStartScheduler+0x74>)
 8002b60:	601c      	str	r4, [r3, #0]
}
 8002b62:	b002      	add	sp, #8
 8002b64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		if( xPortStartScheduler() != pdFALSE )
 8002b68:	f7ff bd56 	b.w	8002618 <xPortStartScheduler>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002b6c:	3001      	adds	r0, #1
 8002b6e:	d108      	bne.n	8002b82 <vTaskStartScheduler+0x5a>
 8002b70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b74:	f383 8811 	msr	BASEPRI, r3
 8002b78:	f3bf 8f6f 	isb	sy
 8002b7c:	f3bf 8f4f 	dsb	sy
 8002b80:	e7fe      	b.n	8002b80 <vTaskStartScheduler+0x58>
}
 8002b82:	b002      	add	sp, #8
 8002b84:	bd10      	pop	{r4, pc}
 8002b86:	bf00      	nop
 8002b88:	20001924 	.word	0x20001924
 8002b8c:	08004374 	.word	0x08004374
 8002b90:	08002e0d 	.word	0x08002e0d
 8002b94:	20001928 	.word	0x20001928
 8002b98:	20001944 	.word	0x20001944
 8002b9c:	20001970 	.word	0x20001970

08002ba0 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8002ba0:	4a02      	ldr	r2, [pc, #8]	; (8002bac <vTaskSuspendAll+0xc>)
 8002ba2:	6813      	ldr	r3, [r2, #0]
 8002ba4:	3301      	adds	r3, #1
 8002ba6:	6013      	str	r3, [r2, #0]
 8002ba8:	4770      	bx	lr
 8002baa:	bf00      	nop
 8002bac:	200018f0 	.word	0x200018f0

08002bb0 <xTaskIncrementTick>:
{
 8002bb0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002bb4:	4b3c      	ldr	r3, [pc, #240]	; (8002ca8 <xTaskIncrementTick+0xf8>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d153      	bne.n	8002c64 <xTaskIncrementTick+0xb4>
		const TickType_t xConstTickCount = xTickCount + 1;
 8002bbc:	4b3b      	ldr	r3, [pc, #236]	; (8002cac <xTaskIncrementTick+0xfc>)
 8002bbe:	681c      	ldr	r4, [r3, #0]
 8002bc0:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 8002bc2:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U )
 8002bc4:	b9bc      	cbnz	r4, 8002bf6 <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 8002bc6:	4b3a      	ldr	r3, [pc, #232]	; (8002cb0 <xTaskIncrementTick+0x100>)
 8002bc8:	681a      	ldr	r2, [r3, #0]
 8002bca:	6812      	ldr	r2, [r2, #0]
 8002bcc:	b142      	cbz	r2, 8002be0 <xTaskIncrementTick+0x30>
 8002bce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bd2:	f383 8811 	msr	BASEPRI, r3
 8002bd6:	f3bf 8f6f 	isb	sy
 8002bda:	f3bf 8f4f 	dsb	sy
 8002bde:	e7fe      	b.n	8002bde <xTaskIncrementTick+0x2e>
 8002be0:	4a34      	ldr	r2, [pc, #208]	; (8002cb4 <xTaskIncrementTick+0x104>)
 8002be2:	6819      	ldr	r1, [r3, #0]
 8002be4:	6810      	ldr	r0, [r2, #0]
 8002be6:	6018      	str	r0, [r3, #0]
 8002be8:	6011      	str	r1, [r2, #0]
 8002bea:	4a33      	ldr	r2, [pc, #204]	; (8002cb8 <xTaskIncrementTick+0x108>)
 8002bec:	6813      	ldr	r3, [r2, #0]
 8002bee:	3301      	adds	r3, #1
 8002bf0:	6013      	str	r3, [r2, #0]
 8002bf2:	f7ff fe71 	bl	80028d8 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002bf6:	4d31      	ldr	r5, [pc, #196]	; (8002cbc <xTaskIncrementTick+0x10c>)
 8002bf8:	4f31      	ldr	r7, [pc, #196]	; (8002cc0 <xTaskIncrementTick+0x110>)
 8002bfa:	682b      	ldr	r3, [r5, #0]
 8002bfc:	429c      	cmp	r4, r3
 8002bfe:	f04f 0b00 	mov.w	fp, #0
 8002c02:	d33e      	bcc.n	8002c82 <xTaskIncrementTick+0xd2>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002c04:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 8002cb0 <xTaskIncrementTick+0x100>
					prvAddTaskToReadyList( pxTCB );
 8002c08:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 8002cd0 <xTaskIncrementTick+0x120>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002c0c:	f8d8 2000 	ldr.w	r2, [r8]
 8002c10:	6812      	ldr	r2, [r2, #0]
 8002c12:	bb72      	cbnz	r2, 8002c72 <xTaskIncrementTick+0xc2>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002c14:	f04f 32ff 	mov.w	r2, #4294967295
 8002c18:	602a      	str	r2, [r5, #0]
					break;
 8002c1a:	e032      	b.n	8002c82 <xTaskIncrementTick+0xd2>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002c1c:	f106 0a04 	add.w	sl, r6, #4
 8002c20:	4650      	mov	r0, sl
 8002c22:	f7ff fbf6 	bl	8002412 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002c26:	6ab1      	ldr	r1, [r6, #40]	; 0x28
 8002c28:	b119      	cbz	r1, 8002c32 <xTaskIncrementTick+0x82>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002c2a:	f106 0018 	add.w	r0, r6, #24
 8002c2e:	f7ff fbf0 	bl	8002412 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002c32:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 8002c34:	f8d9 3000 	ldr.w	r3, [r9]
 8002c38:	2201      	movs	r2, #1
 8002c3a:	fa02 f100 	lsl.w	r1, r2, r0
 8002c3e:	4319      	orrs	r1, r3
 8002c40:	4b20      	ldr	r3, [pc, #128]	; (8002cc4 <xTaskIncrementTick+0x114>)
 8002c42:	f8c9 1000 	str.w	r1, [r9]
 8002c46:	f04f 0e14 	mov.w	lr, #20
 8002c4a:	4651      	mov	r1, sl
 8002c4c:	fb0e 3000 	mla	r0, lr, r0, r3
 8002c50:	f7ff fbbc 	bl	80023cc <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002c54:	6838      	ldr	r0, [r7, #0]
 8002c56:	6af1      	ldr	r1, [r6, #44]	; 0x2c
 8002c58:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 8002c5a:	4291      	cmp	r1, r2
 8002c5c:	bf28      	it	cs
 8002c5e:	f04f 0b01 	movcs.w	fp, #1
 8002c62:	e7d3      	b.n	8002c0c <xTaskIncrementTick+0x5c>
		++uxPendedTicks;
 8002c64:	4a18      	ldr	r2, [pc, #96]	; (8002cc8 <xTaskIncrementTick+0x118>)
 8002c66:	6813      	ldr	r3, [r2, #0]
 8002c68:	3301      	adds	r3, #1
 8002c6a:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 8002c6c:	f04f 0b00 	mov.w	fp, #0
 8002c70:	e011      	b.n	8002c96 <xTaskIncrementTick+0xe6>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002c72:	f8d8 2000 	ldr.w	r2, [r8]
 8002c76:	68d2      	ldr	r2, [r2, #12]
 8002c78:	68d6      	ldr	r6, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002c7a:	6871      	ldr	r1, [r6, #4]
					if( xConstTickCount < xItemValue )
 8002c7c:	428c      	cmp	r4, r1
 8002c7e:	d2cd      	bcs.n	8002c1c <xTaskIncrementTick+0x6c>
						xNextTaskUnblockTime = xItemValue;
 8002c80:	6029      	str	r1, [r5, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002c82:	683a      	ldr	r2, [r7, #0]
 8002c84:	4b0f      	ldr	r3, [pc, #60]	; (8002cc4 <xTaskIncrementTick+0x114>)
 8002c86:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002c88:	2214      	movs	r2, #20
 8002c8a:	434a      	muls	r2, r1
 8002c8c:	589a      	ldr	r2, [r3, r2]
				xSwitchRequired = pdTRUE;
 8002c8e:	2a02      	cmp	r2, #2
 8002c90:	bf28      	it	cs
 8002c92:	f04f 0b01 	movcs.w	fp, #1
		if( xYieldPending != pdFALSE )
 8002c96:	4a0d      	ldr	r2, [pc, #52]	; (8002ccc <xTaskIncrementTick+0x11c>)
 8002c98:	6812      	ldr	r2, [r2, #0]
			xSwitchRequired = pdTRUE;
 8002c9a:	2a00      	cmp	r2, #0
 8002c9c:	bf18      	it	ne
 8002c9e:	f04f 0b01 	movne.w	fp, #1
}
 8002ca2:	4658      	mov	r0, fp
 8002ca4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002ca8:	200018f0 	.word	0x200018f0
 8002cac:	20001970 	.word	0x20001970
 8002cb0:	20001850 	.word	0x20001850
 8002cb4:	20001854 	.word	0x20001854
 8002cb8:	2000192c 	.word	0x2000192c
 8002cbc:	20001928 	.word	0x20001928
 8002cc0:	2000184c 	.word	0x2000184c
 8002cc4:	20001858 	.word	0x20001858
 8002cc8:	200018ec 	.word	0x200018ec
 8002ccc:	20001974 	.word	0x20001974
 8002cd0:	200018f8 	.word	0x200018f8

08002cd4 <xTaskResumeAll>:
{
 8002cd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
 8002cd8:	4c31      	ldr	r4, [pc, #196]	; (8002da0 <xTaskResumeAll+0xcc>)
 8002cda:	6823      	ldr	r3, [r4, #0]
 8002cdc:	b943      	cbnz	r3, 8002cf0 <xTaskResumeAll+0x1c>
 8002cde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ce2:	f383 8811 	msr	BASEPRI, r3
 8002ce6:	f3bf 8f6f 	isb	sy
 8002cea:	f3bf 8f4f 	dsb	sy
 8002cee:	e7fe      	b.n	8002cee <xTaskResumeAll+0x1a>
	taskENTER_CRITICAL();
 8002cf0:	f7ff fc00 	bl	80024f4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8002cf4:	6823      	ldr	r3, [r4, #0]
 8002cf6:	3b01      	subs	r3, #1
 8002cf8:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002cfa:	6824      	ldr	r4, [r4, #0]
 8002cfc:	b12c      	cbz	r4, 8002d0a <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 8002cfe:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8002d00:	f7ff fc1a 	bl	8002538 <vPortExitCritical>
}
 8002d04:	4620      	mov	r0, r4
 8002d06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002d0a:	4b26      	ldr	r3, [pc, #152]	; (8002da4 <xTaskResumeAll+0xd0>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d0f5      	beq.n	8002cfe <xTaskResumeAll+0x2a>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002d12:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 8002dbc <xTaskResumeAll+0xe8>
					prvAddTaskToReadyList( pxTCB );
 8002d16:	4f24      	ldr	r7, [pc, #144]	; (8002da8 <xTaskResumeAll+0xd4>)
 8002d18:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 8002dc0 <xTaskResumeAll+0xec>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002d1c:	f8d9 3000 	ldr.w	r3, [r9]
 8002d20:	b9e3      	cbnz	r3, 8002d5c <xTaskResumeAll+0x88>
				if( pxTCB != NULL )
 8002d22:	b10c      	cbz	r4, 8002d28 <xTaskResumeAll+0x54>
					prvResetNextTaskUnblockTime();
 8002d24:	f7ff fdd8 	bl	80028d8 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8002d28:	4d20      	ldr	r5, [pc, #128]	; (8002dac <xTaskResumeAll+0xd8>)
 8002d2a:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8002d2c:	b144      	cbz	r4, 8002d40 <xTaskResumeAll+0x6c>
								xYieldPending = pdTRUE;
 8002d2e:	4e20      	ldr	r6, [pc, #128]	; (8002db0 <xTaskResumeAll+0xdc>)
 8002d30:	2701      	movs	r7, #1
							if( xTaskIncrementTick() != pdFALSE )
 8002d32:	f7ff ff3d 	bl	8002bb0 <xTaskIncrementTick>
 8002d36:	b100      	cbz	r0, 8002d3a <xTaskResumeAll+0x66>
								xYieldPending = pdTRUE;
 8002d38:	6037      	str	r7, [r6, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8002d3a:	3c01      	subs	r4, #1
 8002d3c:	d1f9      	bne.n	8002d32 <xTaskResumeAll+0x5e>
						uxPendedTicks = 0;
 8002d3e:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 8002d40:	4b1b      	ldr	r3, [pc, #108]	; (8002db0 <xTaskResumeAll+0xdc>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d0da      	beq.n	8002cfe <xTaskResumeAll+0x2a>
					taskYIELD_IF_USING_PREEMPTION();
 8002d48:	4b1a      	ldr	r3, [pc, #104]	; (8002db4 <xTaskResumeAll+0xe0>)
 8002d4a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002d4e:	601a      	str	r2, [r3, #0]
 8002d50:	f3bf 8f4f 	dsb	sy
 8002d54:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8002d58:	2401      	movs	r4, #1
 8002d5a:	e7d1      	b.n	8002d00 <xTaskResumeAll+0x2c>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8002d5c:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8002d60:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002d62:	1d26      	adds	r6, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002d64:	f104 0018 	add.w	r0, r4, #24
 8002d68:	f7ff fb53 	bl	8002412 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002d6c:	4630      	mov	r0, r6
 8002d6e:	f7ff fb50 	bl	8002412 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002d72:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002d74:	6839      	ldr	r1, [r7, #0]
 8002d76:	2501      	movs	r5, #1
 8002d78:	fa05 f302 	lsl.w	r3, r5, r2
 8002d7c:	2014      	movs	r0, #20
 8002d7e:	430b      	orrs	r3, r1
 8002d80:	fb00 8002 	mla	r0, r0, r2, r8
 8002d84:	4631      	mov	r1, r6
 8002d86:	603b      	str	r3, [r7, #0]
 8002d88:	f7ff fb20 	bl	80023cc <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002d8c:	4b0a      	ldr	r3, [pc, #40]	; (8002db8 <xTaskResumeAll+0xe4>)
 8002d8e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d94:	429a      	cmp	r2, r3
						xYieldPending = pdTRUE;
 8002d96:	bf24      	itt	cs
 8002d98:	4b05      	ldrcs	r3, [pc, #20]	; (8002db0 <xTaskResumeAll+0xdc>)
 8002d9a:	601d      	strcs	r5, [r3, #0]
 8002d9c:	e7be      	b.n	8002d1c <xTaskResumeAll+0x48>
 8002d9e:	bf00      	nop
 8002da0:	200018f0 	.word	0x200018f0
 8002da4:	200018e4 	.word	0x200018e4
 8002da8:	200018f8 	.word	0x200018f8
 8002dac:	200018ec 	.word	0x200018ec
 8002db0:	20001974 	.word	0x20001974
 8002db4:	e000ed04 	.word	0xe000ed04
 8002db8:	2000184c 	.word	0x2000184c
 8002dbc:	20001930 	.word	0x20001930
 8002dc0:	20001858 	.word	0x20001858

08002dc4 <vTaskDelay>:
	{
 8002dc4:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002dc6:	b940      	cbnz	r0, 8002dda <vTaskDelay+0x16>
			portYIELD_WITHIN_API();
 8002dc8:	4b0e      	ldr	r3, [pc, #56]	; (8002e04 <vTaskDelay+0x40>)
 8002dca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002dce:	601a      	str	r2, [r3, #0]
 8002dd0:	f3bf 8f4f 	dsb	sy
 8002dd4:	f3bf 8f6f 	isb	sy
 8002dd8:	bd08      	pop	{r3, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 8002dda:	4b0b      	ldr	r3, [pc, #44]	; (8002e08 <vTaskDelay+0x44>)
 8002ddc:	6819      	ldr	r1, [r3, #0]
 8002dde:	b141      	cbz	r1, 8002df2 <vTaskDelay+0x2e>
 8002de0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002de4:	f383 8811 	msr	BASEPRI, r3
 8002de8:	f3bf 8f6f 	isb	sy
 8002dec:	f3bf 8f4f 	dsb	sy
 8002df0:	e7fe      	b.n	8002df0 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8002df2:	f7ff fed5 	bl	8002ba0 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002df6:	f7ff fd81 	bl	80028fc <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8002dfa:	f7ff ff6b 	bl	8002cd4 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8002dfe:	2800      	cmp	r0, #0
 8002e00:	d0e2      	beq.n	8002dc8 <vTaskDelay+0x4>
 8002e02:	bd08      	pop	{r3, pc}
 8002e04:	e000ed04 	.word	0xe000ed04
 8002e08:	200018f0 	.word	0x200018f0

08002e0c <prvIdleTask>:
{
 8002e0c:	b508      	push	{r3, lr}
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8002e0e:	4e17      	ldr	r6, [pc, #92]	; (8002e6c <prvIdleTask+0x60>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002e10:	4c17      	ldr	r4, [pc, #92]	; (8002e70 <prvIdleTask+0x64>)
 8002e12:	6823      	ldr	r3, [r4, #0]
 8002e14:	b963      	cbnz	r3, 8002e30 <prvIdleTask+0x24>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002e16:	4b17      	ldr	r3, [pc, #92]	; (8002e74 <prvIdleTask+0x68>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	2b01      	cmp	r3, #1
 8002e1c:	d9f8      	bls.n	8002e10 <prvIdleTask+0x4>
				taskYIELD();
 8002e1e:	4b16      	ldr	r3, [pc, #88]	; (8002e78 <prvIdleTask+0x6c>)
 8002e20:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002e24:	601a      	str	r2, [r3, #0]
 8002e26:	f3bf 8f4f 	dsb	sy
 8002e2a:	f3bf 8f6f 	isb	sy
 8002e2e:	e7ef      	b.n	8002e10 <prvIdleTask+0x4>
			vTaskSuspendAll();
 8002e30:	f7ff feb6 	bl	8002ba0 <vTaskSuspendAll>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8002e34:	6835      	ldr	r5, [r6, #0]
			( void ) xTaskResumeAll();
 8002e36:	f7ff ff4d 	bl	8002cd4 <xTaskResumeAll>
			if( xListIsEmpty == pdFALSE )
 8002e3a:	2d00      	cmp	r5, #0
 8002e3c:	d0e9      	beq.n	8002e12 <prvIdleTask+0x6>
				taskENTER_CRITICAL();
 8002e3e:	f7ff fb59 	bl	80024f4 <vPortEnterCritical>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8002e42:	68f3      	ldr	r3, [r6, #12]
 8002e44:	68dd      	ldr	r5, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002e46:	1d28      	adds	r0, r5, #4
 8002e48:	f7ff fae3 	bl	8002412 <uxListRemove>
					--uxCurrentNumberOfTasks;
 8002e4c:	4a0b      	ldr	r2, [pc, #44]	; (8002e7c <prvIdleTask+0x70>)
 8002e4e:	6813      	ldr	r3, [r2, #0]
 8002e50:	3b01      	subs	r3, #1
 8002e52:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 8002e54:	6823      	ldr	r3, [r4, #0]
 8002e56:	3b01      	subs	r3, #1
 8002e58:	6023      	str	r3, [r4, #0]
				taskEXIT_CRITICAL();
 8002e5a:	f7ff fb6d 	bl	8002538 <vPortExitCritical>
			vPortFree( pxTCB->pxStack );
 8002e5e:	6b28      	ldr	r0, [r5, #48]	; 0x30
 8002e60:	f7ff fd02 	bl	8002868 <vPortFree>
			vPortFree( pxTCB );
 8002e64:	4628      	mov	r0, r5
 8002e66:	f7ff fcff 	bl	8002868 <vPortFree>
 8002e6a:	e7d2      	b.n	8002e12 <prvIdleTask+0x6>
 8002e6c:	2000195c 	.word	0x2000195c
 8002e70:	200018e8 	.word	0x200018e8
 8002e74:	20001858 	.word	0x20001858
 8002e78:	e000ed04 	.word	0xe000ed04
 8002e7c:	200018e4 	.word	0x200018e4

08002e80 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002e80:	4b17      	ldr	r3, [pc, #92]	; (8002ee0 <vTaskSwitchContext+0x60>)
 8002e82:	681a      	ldr	r2, [r3, #0]
 8002e84:	4b17      	ldr	r3, [pc, #92]	; (8002ee4 <vTaskSwitchContext+0x64>)
{
 8002e86:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002e88:	b112      	cbz	r2, 8002e90 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 8002e8a:	2201      	movs	r2, #1
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8002e8c:	601a      	str	r2, [r3, #0]
 8002e8e:	bd10      	pop	{r4, pc}
		xYieldPending = pdFALSE;
 8002e90:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8002e92:	4b15      	ldr	r3, [pc, #84]	; (8002ee8 <vTaskSwitchContext+0x68>)
 8002e94:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 8002e96:	fab3 f383 	clz	r3, r3
 8002e9a:	b2db      	uxtb	r3, r3
 8002e9c:	f1c3 031f 	rsb	r3, r3, #31
 8002ea0:	2214      	movs	r2, #20
 8002ea2:	4912      	ldr	r1, [pc, #72]	; (8002eec <vTaskSwitchContext+0x6c>)
 8002ea4:	435a      	muls	r2, r3
 8002ea6:	1888      	adds	r0, r1, r2
 8002ea8:	588c      	ldr	r4, [r1, r2]
 8002eaa:	b944      	cbnz	r4, 8002ebe <vTaskSwitchContext+0x3e>
	__asm volatile
 8002eac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002eb0:	f383 8811 	msr	BASEPRI, r3
 8002eb4:	f3bf 8f6f 	isb	sy
 8002eb8:	f3bf 8f4f 	dsb	sy
 8002ebc:	e7fe      	b.n	8002ebc <vTaskSwitchContext+0x3c>
 8002ebe:	6844      	ldr	r4, [r0, #4]
 8002ec0:	3208      	adds	r2, #8
 8002ec2:	6864      	ldr	r4, [r4, #4]
 8002ec4:	6044      	str	r4, [r0, #4]
 8002ec6:	440a      	add	r2, r1
 8002ec8:	4294      	cmp	r4, r2
 8002eca:	bf04      	itt	eq
 8002ecc:	6862      	ldreq	r2, [r4, #4]
 8002ece:	6042      	streq	r2, [r0, #4]
 8002ed0:	2214      	movs	r2, #20
 8002ed2:	fb02 1303 	mla	r3, r2, r3, r1
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	68da      	ldr	r2, [r3, #12]
 8002eda:	4b05      	ldr	r3, [pc, #20]	; (8002ef0 <vTaskSwitchContext+0x70>)
 8002edc:	e7d6      	b.n	8002e8c <vTaskSwitchContext+0xc>
 8002ede:	bf00      	nop
 8002ee0:	200018f0 	.word	0x200018f0
 8002ee4:	20001974 	.word	0x20001974
 8002ee8:	200018f8 	.word	0x200018f8
 8002eec:	20001858 	.word	0x20001858
 8002ef0:	2000184c 	.word	0x2000184c

08002ef4 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8002ef4:	4b05      	ldr	r3, [pc, #20]	; (8002f0c <xTaskGetSchedulerState+0x18>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	b133      	cbz	r3, 8002f08 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002efa:	4b05      	ldr	r3, [pc, #20]	; (8002f10 <xTaskGetSchedulerState+0x1c>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	2b00      	cmp	r3, #0
				xReturn = taskSCHEDULER_SUSPENDED;
 8002f00:	bf0c      	ite	eq
 8002f02:	2002      	moveq	r0, #2
 8002f04:	2000      	movne	r0, #0
 8002f06:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8002f08:	2001      	movs	r0, #1
	}
 8002f0a:	4770      	bx	lr
 8002f0c:	20001944 	.word	0x20001944
 8002f10:	200018f0 	.word	0x200018f0

08002f14 <setEnableSensorTask>:
volatile int16_t Yout_g = 0;
volatile int16_t Zout_g = 0;


void setEnableSensorTask(uint8_t enable){
	enableSensorTask = enable;
 8002f14:	4b01      	ldr	r3, [pc, #4]	; (8002f1c <setEnableSensorTask+0x8>)
 8002f16:	7018      	strb	r0, [r3, #0]
 8002f18:	4770      	bx	lr
 8002f1a:	bf00      	nop
 8002f1c:	2000198a 	.word	0x2000198a

08002f20 <getEnableSensorTask>:
}

uint8_t getEnableSensorTask(void){
	return enableSensorTask;
}
 8002f20:	4b01      	ldr	r3, [pc, #4]	; (8002f28 <getEnableSensorTask+0x8>)
 8002f22:	7818      	ldrb	r0, [r3, #0]
 8002f24:	4770      	bx	lr
 8002f26:	bf00      	nop
 8002f28:	2000198a 	.word	0x2000198a

08002f2c <MMA8451_Init>:

void MMA8451_Init(void){
 8002f2c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}

	//Reset databuffer for Init routine
	dataBuffer[0] = 0;
	dataBuffer[1] = 0;
 8002f30:	4c2a      	ldr	r4, [pc, #168]	; (8002fdc <MMA8451_Init+0xb0>)

	//Reset MMA8451
	dataBuffer[0] = 0x40; //Set the Reset Bit for Device
	if(HAL_I2C_Mem_Write(&hi2c1, MMA8451_DevAddress, MMA8451_REG_CTRL_REG2,1, dataBuffer, 1, 100)==HAL_OK);
 8002f32:	4e2b      	ldr	r6, [pc, #172]	; (8002fe0 <MMA8451_Init+0xb4>)
 8002f34:	482b      	ldr	r0, [pc, #172]	; (8002fe4 <MMA8451_Init+0xb8>)
 8002f36:	8831      	ldrh	r1, [r6, #0]


	//Wait while reset bit is set(automatically cleard after reset by MC)
	dataBuffer[0] = 0;
	do{
		if(HAL_I2C_Mem_Read(&hi2c1, MMA8451_DevAddress,MMA8451_REG_CTRL_REG2,1, dataBuffer, 1, 100)==HAL_OK);
 8002f38:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 8002fe4 <MMA8451_Init+0xb8>
void MMA8451_Init(void){
 8002f3c:	b085      	sub	sp, #20
	dataBuffer[0] = 0x40; //Set the Reset Bit for Device
 8002f3e:	2340      	movs	r3, #64	; 0x40
	if(HAL_I2C_Mem_Write(&hi2c1, MMA8451_DevAddress, MMA8451_REG_CTRL_REG2,1, dataBuffer, 1, 100)==HAL_OK);
 8002f40:	2501      	movs	r5, #1
 8002f42:	2764      	movs	r7, #100	; 0x64
	dataBuffer[1] = 0;
 8002f44:	f04f 0800 	mov.w	r8, #0
	dataBuffer[0] = 0x40; //Set the Reset Bit for Device
 8002f48:	7023      	strb	r3, [r4, #0]
	if(HAL_I2C_Mem_Write(&hi2c1, MMA8451_DevAddress, MMA8451_REG_CTRL_REG2,1, dataBuffer, 1, 100)==HAL_OK);
 8002f4a:	9702      	str	r7, [sp, #8]
 8002f4c:	e88d 0030 	stmia.w	sp, {r4, r5}
 8002f50:	462b      	mov	r3, r5
 8002f52:	222b      	movs	r2, #43	; 0x2b
	dataBuffer[1] = 0;
 8002f54:	f884 8001 	strb.w	r8, [r4, #1]
	if(HAL_I2C_Mem_Write(&hi2c1, MMA8451_DevAddress, MMA8451_REG_CTRL_REG2,1, dataBuffer, 1, 100)==HAL_OK);
 8002f58:	f7fd fc52 	bl	8000800 <HAL_I2C_Mem_Write>
	dataBuffer[0] = 0;
 8002f5c:	f884 8000 	strb.w	r8, [r4]
 8002f60:	46b0      	mov	r8, r6
		if(HAL_I2C_Mem_Read(&hi2c1, MMA8451_DevAddress,MMA8451_REG_CTRL_REG2,1, dataBuffer, 1, 100)==HAL_OK);
 8002f62:	f8b8 1000 	ldrh.w	r1, [r8]
 8002f66:	2301      	movs	r3, #1
 8002f68:	e88d 00b0 	stmia.w	sp, {r4, r5, r7}
 8002f6c:	222b      	movs	r2, #43	; 0x2b
 8002f6e:	4648      	mov	r0, r9
 8002f70:	f7fd fcfe 	bl	8000970 <HAL_I2C_Mem_Read>
	}while(dataBuffer[0] != 0);
 8002f74:	7826      	ldrb	r6, [r4, #0]
 8002f76:	2e00      	cmp	r6, #0
 8002f78:	d1f3      	bne.n	8002f62 <MMA8451_Init+0x36>


	//Check Data in MMA8451_REG_XYZ_DATA_CFG
	dataBuffer[0] = 0;
	dataBuffer[1] = 0;
	if(HAL_I2C_Mem_Read(&hi2c1, MMA8451_DevAddress,MMA8451_REG_XYZ_DATA_CFG,1, dataBuffer, 1, 100)==HAL_OK);
 8002f7a:	f8b8 1000 	ldrh.w	r1, [r8]
 8002f7e:	4819      	ldr	r0, [pc, #100]	; (8002fe4 <MMA8451_Init+0xb8>)
	dataBuffer[1] = 0;
 8002f80:	7066      	strb	r6, [r4, #1]
	if(HAL_I2C_Mem_Read(&hi2c1, MMA8451_DevAddress,MMA8451_REG_XYZ_DATA_CFG,1, dataBuffer, 1, 100)==HAL_OK);
 8002f82:	e88d 00b0 	stmia.w	sp, {r4, r5, r7}
 8002f86:	2301      	movs	r3, #1
 8002f88:	220e      	movs	r2, #14
 8002f8a:	f7fd fcf1 	bl	8000970 <HAL_I2C_Mem_Read>
	if(test == 0x00){
		//HAL_GPIO_WritePin(HB_Sleep_GPIO_Port, HB_Sleep_Pin, GPIO_PIN_RESET);
	}

	//Configuration of System Control Register 2
	dataBuffer[0] = 0x02;					//Choose active MODE
 8002f8e:	2302      	movs	r3, #2
	dataBuffer[1] = 0;
	if(HAL_I2C_Mem_Write(&hi2c1, MMA8451_DevAddress,MMA8451_REG_CTRL_REG2,1, dataBuffer, 1, 100)==HAL_OK);
 8002f90:	f8b8 1000 	ldrh.w	r1, [r8]
	dataBuffer[0] = 0x02;					//Choose active MODE
 8002f94:	7023      	strb	r3, [r4, #0]
	if(HAL_I2C_Mem_Write(&hi2c1, MMA8451_DevAddress,MMA8451_REG_CTRL_REG2,1, dataBuffer, 1, 100)==HAL_OK);
 8002f96:	e88d 00b0 	stmia.w	sp, {r4, r5, r7}
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	222b      	movs	r2, #43	; 0x2b
 8002f9e:	4811      	ldr	r0, [pc, #68]	; (8002fe4 <MMA8451_Init+0xb8>)
	dataBuffer[1] = 0;
 8002fa0:	7066      	strb	r6, [r4, #1]
	if(HAL_I2C_Mem_Write(&hi2c1, MMA8451_DevAddress,MMA8451_REG_CTRL_REG2,1, dataBuffer, 1, 100)==HAL_OK);
 8002fa2:	f7fd fc2d 	bl	8000800 <HAL_I2C_Mem_Write>

	//Configuration of System Control Register 1
	dataBuffer[0] = 0x3D;
 8002fa6:	233d      	movs	r3, #61	; 0x3d
	dataBuffer[1] = 0;
	if(HAL_I2C_Mem_Write(&hi2c1, MMA8451_DevAddress,MMA8451_REG_CTRL_REG1,1, dataBuffer, 1, 100)==HAL_OK);
 8002fa8:	f8b8 1000 	ldrh.w	r1, [r8]
	dataBuffer[0] = 0x3D;
 8002fac:	7023      	strb	r3, [r4, #0]
	if(HAL_I2C_Mem_Write(&hi2c1, MMA8451_DevAddress,MMA8451_REG_CTRL_REG1,1, dataBuffer, 1, 100)==HAL_OK);
 8002fae:	e88d 00b0 	stmia.w	sp, {r4, r5, r7}
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	222a      	movs	r2, #42	; 0x2a
 8002fb6:	480b      	ldr	r0, [pc, #44]	; (8002fe4 <MMA8451_Init+0xb8>)
	dataBuffer[1] = 0;
 8002fb8:	7066      	strb	r6, [r4, #1]
	if(HAL_I2C_Mem_Write(&hi2c1, MMA8451_DevAddress,MMA8451_REG_CTRL_REG1,1, dataBuffer, 1, 100)==HAL_OK);
 8002fba:	f7fd fc21 	bl	8000800 <HAL_I2C_Mem_Write>

	//Check new Data in System Control Register 1
	dataBuffer[0] = 0;
	dataBuffer[1] = 0;
	if(HAL_I2C_Mem_Read(&hi2c1, MMA8451_DevAddress,MMA8451_REG_CTRL_REG1,1, dataBuffer, 1, 100)==HAL_OK);
 8002fbe:	f8b8 1000 	ldrh.w	r1, [r8]
 8002fc2:	4808      	ldr	r0, [pc, #32]	; (8002fe4 <MMA8451_Init+0xb8>)
	dataBuffer[0] = 0;
 8002fc4:	7026      	strb	r6, [r4, #0]
	if(HAL_I2C_Mem_Read(&hi2c1, MMA8451_DevAddress,MMA8451_REG_CTRL_REG1,1, dataBuffer, 1, 100)==HAL_OK);
 8002fc6:	e88d 00b0 	stmia.w	sp, {r4, r5, r7}
 8002fca:	2301      	movs	r3, #1
 8002fcc:	222a      	movs	r2, #42	; 0x2a
	dataBuffer[1] = 0;
 8002fce:	7066      	strb	r6, [r4, #1]
	if(HAL_I2C_Mem_Read(&hi2c1, MMA8451_DevAddress,MMA8451_REG_CTRL_REG1,1, dataBuffer, 1, 100)==HAL_OK);
 8002fd0:	f7fd fcce 	bl	8000970 <HAL_I2C_Mem_Read>

	if(dataBuffer[0] == 0x3D){
		//HAL_GPIO_WritePin(HB_Sleep_GPIO_Port, HB_Sleep_Pin, GPIO_PIN_SET);
	 }
	//HAL_GPIO_WritePin(HB_Sleep_GPIO_Port, HB_Sleep_Pin, GPIO_PIN_RESET);
}
 8002fd4:	b005      	add	sp, #20
 8002fd6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002fda:	bf00      	nop
 8002fdc:	2000198b 	.word	0x2000198b
 8002fe0:	20000008 	.word	0x20000008
 8002fe4:	200019b4 	.word	0x200019b4

08002fe8 <measureAccel3AxisValues>:



void measureAccel3AxisValues(void){
 8002fe8:	b530      	push	{r4, r5, lr}

	//Read 6 Bytes --> 2Byte value of each axis
	if(HAL_I2C_Mem_Read(&hi2c1, MMA8451_DevAddress,MMA8451_REG_OUT_X_MSB,1, axisXYZ_dataBuffer, 6, 10)==HAL_OK);
 8002fea:	4b37      	ldr	r3, [pc, #220]	; (80030c8 <measureAccel3AxisValues+0xe0>)
 8002fec:	4c37      	ldr	r4, [pc, #220]	; (80030cc <measureAccel3AxisValues+0xe4>)
 8002fee:	8819      	ldrh	r1, [r3, #0]
 8002ff0:	4837      	ldr	r0, [pc, #220]	; (80030d0 <measureAccel3AxisValues+0xe8>)
void measureAccel3AxisValues(void){
 8002ff2:	b085      	sub	sp, #20
	if(HAL_I2C_Mem_Read(&hi2c1, MMA8451_DevAddress,MMA8451_REG_OUT_X_MSB,1, axisXYZ_dataBuffer, 6, 10)==HAL_OK);
 8002ff4:	230a      	movs	r3, #10
 8002ff6:	9302      	str	r3, [sp, #8]
 8002ff8:	2306      	movs	r3, #6
 8002ffa:	9301      	str	r3, [sp, #4]
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	461a      	mov	r2, r3
 8003000:	9400      	str	r4, [sp, #0]
 8003002:	f7fd fcb5 	bl	8000970 <HAL_I2C_Mem_Read>

	//Shift bits because of 14bit value --> See datasheet
	Xout_14_bit = ((axisXYZ_dataBuffer[0]<<8 | axisXYZ_dataBuffer[1])) >> 2;           // Compute 14-bit X-axis output value
 8003006:	7822      	ldrb	r2, [r4, #0]
 8003008:	7863      	ldrb	r3, [r4, #1]
 800300a:	4932      	ldr	r1, [pc, #200]	; (80030d4 <measureAccel3AxisValues+0xec>)
	Yout_14_bit = ((axisXYZ_dataBuffer[2]<<8 | axisXYZ_dataBuffer[3])) >> 2;           // Compute 14-bit Y-axis output value
	Zout_14_bit = ((axisXYZ_dataBuffer[4]<<8 | axisXYZ_dataBuffer[5])) >> 2;           // Compute 14-bit Z-axis output value
 800300c:	7960      	ldrb	r0, [r4, #5]
	Xout_14_bit = ((axisXYZ_dataBuffer[0]<<8 | axisXYZ_dataBuffer[1])) >> 2;           // Compute 14-bit X-axis output value
 800300e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8003012:	089b      	lsrs	r3, r3, #2
 8003014:	800b      	strh	r3, [r1, #0]
	Yout_14_bit = ((axisXYZ_dataBuffer[2]<<8 | axisXYZ_dataBuffer[3])) >> 2;           // Compute 14-bit Y-axis output value
 8003016:	78a2      	ldrb	r2, [r4, #2]
 8003018:	78e3      	ldrb	r3, [r4, #3]
 800301a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800301e:	4a2e      	ldr	r2, [pc, #184]	; (80030d8 <measureAccel3AxisValues+0xf0>)
 8003020:	089b      	lsrs	r3, r3, #2
 8003022:	8013      	strh	r3, [r2, #0]
	Zout_14_bit = ((axisXYZ_dataBuffer[4]<<8 | axisXYZ_dataBuffer[5])) >> 2;           // Compute 14-bit Z-axis output value
 8003024:	7923      	ldrb	r3, [r4, #4]
 8003026:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 800302a:	4b2c      	ldr	r3, [pc, #176]	; (80030dc <measureAccel3AxisValues+0xf4>)
 800302c:	0880      	lsrs	r0, r0, #2
 800302e:	8018      	strh	r0, [r3, #0]

	//If MSB is '1' --> 2er Complement: Negative value
	if((Xout_14_bit & 0x2000) == 0x2000){
 8003030:	8808      	ldrh	r0, [r1, #0]
 8003032:	0485      	lsls	r5, r0, #18
 8003034:	d50b      	bpl.n	800304e <measureAccel3AxisValues+0x66>
		Xout_14_bit = (-1)*Xout_14_bit;
 8003036:	8808      	ldrh	r0, [r1, #0]
 8003038:	4240      	negs	r0, r0
 800303a:	b200      	sxth	r0, r0
 800303c:	8008      	strh	r0, [r1, #0]
		Xout_14_bit = Xout_14_bit & 0x3FFF;
 800303e:	8808      	ldrh	r0, [r1, #0]
 8003040:	f3c0 000d 	ubfx	r0, r0, #0, #14
 8003044:	8008      	strh	r0, [r1, #0]
		Xout_14_bit += 1;
 8003046:	8808      	ldrh	r0, [r1, #0]
 8003048:	3001      	adds	r0, #1
 800304a:	b200      	sxth	r0, r0
 800304c:	8008      	strh	r0, [r1, #0]
	}

	//If MSB is '1' --> 2er Complement: Negative value
	if((Yout_14_bit & 0x2000) == 0x2000){
 800304e:	8810      	ldrh	r0, [r2, #0]
 8003050:	0484      	lsls	r4, r0, #18
 8003052:	d50b      	bpl.n	800306c <measureAccel3AxisValues+0x84>
		Yout_14_bit = (-1)*Yout_14_bit;
 8003054:	8810      	ldrh	r0, [r2, #0]
 8003056:	4240      	negs	r0, r0
 8003058:	b200      	sxth	r0, r0
 800305a:	8010      	strh	r0, [r2, #0]
		Yout_14_bit = Yout_14_bit & 0x3FFF;
 800305c:	8810      	ldrh	r0, [r2, #0]
 800305e:	f3c0 000d 	ubfx	r0, r0, #0, #14
 8003062:	8010      	strh	r0, [r2, #0]
		Yout_14_bit += 1;
 8003064:	8810      	ldrh	r0, [r2, #0]
 8003066:	3001      	adds	r0, #1
 8003068:	b200      	sxth	r0, r0
 800306a:	8010      	strh	r0, [r2, #0]
	}

	//If MSB is '1' --> 2er Complement: Negative value
	if((Zout_14_bit & 0x2000) == 0x2000){
 800306c:	8818      	ldrh	r0, [r3, #0]
 800306e:	0480      	lsls	r0, r0, #18
 8003070:	d50b      	bpl.n	800308a <measureAccel3AxisValues+0xa2>
		Zout_14_bit = (-1)*Zout_14_bit;
 8003072:	8818      	ldrh	r0, [r3, #0]
 8003074:	4240      	negs	r0, r0
 8003076:	b200      	sxth	r0, r0
 8003078:	8018      	strh	r0, [r3, #0]
		Zout_14_bit = Zout_14_bit & 0x3FFF;
 800307a:	8818      	ldrh	r0, [r3, #0]
 800307c:	f3c0 000d 	ubfx	r0, r0, #0, #14
 8003080:	8018      	strh	r0, [r3, #0]
		Zout_14_bit += 1;
 8003082:	8818      	ldrh	r0, [r3, #0]
 8003084:	3001      	adds	r0, #1
 8003086:	b200      	sxth	r0, r0
 8003088:	8018      	strh	r0, [r3, #0]
	}

	//Calculate the final Value in [mg] in depending on the sensitivity
	Xout_g = (1000*Xout_14_bit) / SENSITIVITY_2G;              // Compute X-axis output value in mg's
 800308a:	8809      	ldrh	r1, [r1, #0]
 800308c:	4d14      	ldr	r5, [pc, #80]	; (80030e0 <measureAccel3AxisValues+0xf8>)
 800308e:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 8003092:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003096:	fb11 f104 	smulbb	r1, r1, r4
 800309a:	fb91 f1f0 	sdiv	r1, r1, r0
 800309e:	b209      	sxth	r1, r1
 80030a0:	8029      	strh	r1, [r5, #0]
	Yout_g = (1000*Yout_14_bit) / SENSITIVITY_2G;              // Compute Y-axis output value in mg's
 80030a2:	8812      	ldrh	r2, [r2, #0]
 80030a4:	490f      	ldr	r1, [pc, #60]	; (80030e4 <measureAccel3AxisValues+0xfc>)
 80030a6:	fb12 f204 	smulbb	r2, r2, r4
 80030aa:	fb92 f2f0 	sdiv	r2, r2, r0
 80030ae:	b212      	sxth	r2, r2
 80030b0:	800a      	strh	r2, [r1, #0]
	Zout_g = (1000*Zout_14_bit) / SENSITIVITY_2G;              // Compute Z-axis output value in mg's
 80030b2:	881b      	ldrh	r3, [r3, #0]
 80030b4:	4a0c      	ldr	r2, [pc, #48]	; (80030e8 <measureAccel3AxisValues+0x100>)
 80030b6:	fb13 f304 	smulbb	r3, r3, r4
 80030ba:	fb93 f3f0 	sdiv	r3, r3, r0
 80030be:	b21b      	sxth	r3, r3
 80030c0:	8013      	strh	r3, [r2, #0]
}
 80030c2:	b005      	add	sp, #20
 80030c4:	bd30      	pop	{r4, r5, pc}
 80030c6:	bf00      	nop
 80030c8:	20000008 	.word	0x20000008
 80030cc:	20001984 	.word	0x20001984
 80030d0:	200019b4 	.word	0x200019b4
 80030d4:	20001978 	.word	0x20001978
 80030d8:	2000197c 	.word	0x2000197c
 80030dc:	20001980 	.word	0x20001980
 80030e0:	2000197a 	.word	0x2000197a
 80030e4:	2000197e 	.word	0x2000197e
 80030e8:	20001982 	.word	0x20001982

080030ec <getZValue>:
int16_t getYValue(void){
	return Yout_g;
}

int16_t getZValue(void){
	return Zout_g;
 80030ec:	4b01      	ldr	r3, [pc, #4]	; (80030f4 <getZValue+0x8>)
 80030ee:	8818      	ldrh	r0, [r3, #0]
}
 80030f0:	b200      	sxth	r0, r0
 80030f2:	4770      	bx	lr
 80030f4:	20001982 	.word	0x20001982

080030f8 <VL6180X_Init>:
//Global variables
volatile uint16_t VL6180X_DevAddress = finalDevAddress_VL6180X<<1;			//MMA8451 Address shiftet for I2C use
volatile uint8_t distanceValue = 255; //Default out of range


void VL6180X_Init(void){
 80030f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

	//Wait while reset bit is set(automatically cleard after reset by MC)
	//Register System_fresh_out_of_Reset (bit0: default of 1, user can set this to 0 after initial boot and can therefore use this to chef for a reset condition)

	dataBuffer[0] = 0;
 80030fc:	4cc8      	ldr	r4, [pc, #800]	; (8003420 <VL6180X_Init+0x328>)
	do{
		if(HAL_I2C_Mem_Read(&hi2c1, VL6180X_DevAddress,0x0016,2, dataBuffer, 1, 100)== HAL_OK){
 80030fe:	4fc9      	ldr	r7, [pc, #804]	; (8003424 <VL6180X_Init+0x32c>)
 8003100:	f8df 8324 	ldr.w	r8, [pc, #804]	; 8003428 <VL6180X_Init+0x330>
	dataBuffer[0] = 0;
 8003104:	2300      	movs	r3, #0
void VL6180X_Init(void){
 8003106:	b085      	sub	sp, #20
	dataBuffer[0] = 0;
 8003108:	7023      	strb	r3, [r4, #0]
		if(HAL_I2C_Mem_Read(&hi2c1, VL6180X_DevAddress,0x0016,2, dataBuffer, 1, 100)== HAL_OK){
 800310a:	2664      	movs	r6, #100	; 0x64
 800310c:	8839      	ldrh	r1, [r7, #0]
 800310e:	9602      	str	r6, [sp, #8]
 8003110:	2501      	movs	r5, #1
 8003112:	2302      	movs	r3, #2
 8003114:	e88d 0030 	stmia.w	sp, {r4, r5}
 8003118:	2216      	movs	r2, #22
 800311a:	b289      	uxth	r1, r1
 800311c:	4640      	mov	r0, r8
 800311e:	f7fd fc27 	bl	8000970 <HAL_I2C_Mem_Read>
			//HAL_GPIO_WritePin(HBridgeEnable_GPIO_Port, HBridgeEnable_Pin, GPIO_PIN_SET);
		}
	}while((dataBuffer[0] & 0x01) == 0);
 8003122:	7823      	ldrb	r3, [r4, #0]
 8003124:	07db      	lsls	r3, r3, #31
 8003126:	d5f1      	bpl.n	800310c <VL6180X_Init+0x14>

	//Tuning settings refer to appendix 1 of Application Note
	dataBuffer[0] = 0x01;
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x0207,2, dataBuffer, 1, 100)==HAL_OK);
 8003128:	8839      	ldrh	r1, [r7, #0]
 800312a:	48bf      	ldr	r0, [pc, #764]	; (8003428 <VL6180X_Init+0x330>)
	dataBuffer[0] = 0x01;
 800312c:	7025      	strb	r5, [r4, #0]
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x0207,2, dataBuffer, 1, 100)==HAL_OK);
 800312e:	e88d 0070 	stmia.w	sp, {r4, r5, r6}
 8003132:	2302      	movs	r3, #2
 8003134:	f240 2207 	movw	r2, #519	; 0x207
 8003138:	b289      	uxth	r1, r1
 800313a:	f7fd fb61 	bl	8000800 <HAL_I2C_Mem_Write>
	dataBuffer[0] = 0x01;
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x0208,2, dataBuffer, 1, 100)==HAL_OK);
 800313e:	8839      	ldrh	r1, [r7, #0]
 8003140:	48b9      	ldr	r0, [pc, #740]	; (8003428 <VL6180X_Init+0x330>)
	dataBuffer[0] = 0x01;
 8003142:	7025      	strb	r5, [r4, #0]
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x0208,2, dataBuffer, 1, 100)==HAL_OK);
 8003144:	e88d 0070 	stmia.w	sp, {r4, r5, r6}
 8003148:	2302      	movs	r3, #2
 800314a:	f44f 7202 	mov.w	r2, #520	; 0x208
 800314e:	b289      	uxth	r1, r1
 8003150:	f7fd fb56 	bl	8000800 <HAL_I2C_Mem_Write>
	dataBuffer[0] = 0x00;
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x0096,2, dataBuffer, 1, 100)==HAL_OK);
 8003154:	8839      	ldrh	r1, [r7, #0]
 8003156:	48b4      	ldr	r0, [pc, #720]	; (8003428 <VL6180X_Init+0x330>)
	dataBuffer[0] = 0x00;
 8003158:	f04f 0900 	mov.w	r9, #0
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x0096,2, dataBuffer, 1, 100)==HAL_OK);
 800315c:	e88d 0070 	stmia.w	sp, {r4, r5, r6}
 8003160:	2302      	movs	r3, #2
 8003162:	2296      	movs	r2, #150	; 0x96
 8003164:	b289      	uxth	r1, r1
	dataBuffer[0] = 0x00;
 8003166:	f884 9000 	strb.w	r9, [r4]
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x0096,2, dataBuffer, 1, 100)==HAL_OK);
 800316a:	f7fd fb49 	bl	8000800 <HAL_I2C_Mem_Write>
	dataBuffer[0] = 0xFD;
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x0097,2, dataBuffer, 1, 100)==HAL_OK);
 800316e:	8839      	ldrh	r1, [r7, #0]
 8003170:	48ad      	ldr	r0, [pc, #692]	; (8003428 <VL6180X_Init+0x330>)
	dataBuffer[0] = 0xFD;
 8003172:	23fd      	movs	r3, #253	; 0xfd
 8003174:	7023      	strb	r3, [r4, #0]
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x0097,2, dataBuffer, 1, 100)==HAL_OK);
 8003176:	e88d 0070 	stmia.w	sp, {r4, r5, r6}
 800317a:	2302      	movs	r3, #2
 800317c:	2297      	movs	r2, #151	; 0x97
 800317e:	b289      	uxth	r1, r1
 8003180:	f7fd fb3e 	bl	8000800 <HAL_I2C_Mem_Write>
	dataBuffer[0] = 0x00;
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x00e3,2, dataBuffer, 1, 100)==HAL_OK);
 8003184:	8839      	ldrh	r1, [r7, #0]
 8003186:	48a8      	ldr	r0, [pc, #672]	; (8003428 <VL6180X_Init+0x330>)
	dataBuffer[0] = 0x00;
 8003188:	f884 9000 	strb.w	r9, [r4]
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x00e3,2, dataBuffer, 1, 100)==HAL_OK);
 800318c:	e88d 0070 	stmia.w	sp, {r4, r5, r6}
 8003190:	2302      	movs	r3, #2
 8003192:	22e3      	movs	r2, #227	; 0xe3
 8003194:	b289      	uxth	r1, r1
 8003196:	f7fd fb33 	bl	8000800 <HAL_I2C_Mem_Write>
	dataBuffer[0] = 0x04;
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x00e4,2, dataBuffer, 1, 100)==HAL_OK);
 800319a:	8839      	ldrh	r1, [r7, #0]
 800319c:	48a2      	ldr	r0, [pc, #648]	; (8003428 <VL6180X_Init+0x330>)
	dataBuffer[0] = 0x04;
 800319e:	2304      	movs	r3, #4
 80031a0:	7023      	strb	r3, [r4, #0]
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x00e4,2, dataBuffer, 1, 100)==HAL_OK);
 80031a2:	e88d 0070 	stmia.w	sp, {r4, r5, r6}
 80031a6:	2302      	movs	r3, #2
 80031a8:	22e4      	movs	r2, #228	; 0xe4
 80031aa:	b289      	uxth	r1, r1
 80031ac:	f7fd fb28 	bl	8000800 <HAL_I2C_Mem_Write>
	dataBuffer[0] = 0x02;
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x00e5,2, dataBuffer, 1, 100)==HAL_OK);
 80031b0:	8839      	ldrh	r1, [r7, #0]
 80031b2:	489d      	ldr	r0, [pc, #628]	; (8003428 <VL6180X_Init+0x330>)
	dataBuffer[0] = 0x02;
 80031b4:	f04f 0802 	mov.w	r8, #2
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x00e5,2, dataBuffer, 1, 100)==HAL_OK);
 80031b8:	4643      	mov	r3, r8
 80031ba:	e88d 0070 	stmia.w	sp, {r4, r5, r6}
 80031be:	22e5      	movs	r2, #229	; 0xe5
 80031c0:	b289      	uxth	r1, r1
	dataBuffer[0] = 0x02;
 80031c2:	f884 8000 	strb.w	r8, [r4]
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x00e5,2, dataBuffer, 1, 100)==HAL_OK);
 80031c6:	f7fd fb1b 	bl	8000800 <HAL_I2C_Mem_Write>
	dataBuffer[0] = 0x01;
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x00e6,2, dataBuffer, 1, 100)==HAL_OK);
 80031ca:	8839      	ldrh	r1, [r7, #0]
 80031cc:	4896      	ldr	r0, [pc, #600]	; (8003428 <VL6180X_Init+0x330>)
	dataBuffer[0] = 0x01;
 80031ce:	7025      	strb	r5, [r4, #0]
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x00e6,2, dataBuffer, 1, 100)==HAL_OK);
 80031d0:	4643      	mov	r3, r8
 80031d2:	e88d 0070 	stmia.w	sp, {r4, r5, r6}
 80031d6:	22e6      	movs	r2, #230	; 0xe6
 80031d8:	b289      	uxth	r1, r1
 80031da:	f7fd fb11 	bl	8000800 <HAL_I2C_Mem_Write>
	dataBuffer[0] = 0x03;
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x00e7,2, dataBuffer, 1, 100)==HAL_OK);
 80031de:	8839      	ldrh	r1, [r7, #0]
 80031e0:	4891      	ldr	r0, [pc, #580]	; (8003428 <VL6180X_Init+0x330>)
	dataBuffer[0] = 0x03;
 80031e2:	f04f 0303 	mov.w	r3, #3
 80031e6:	7023      	strb	r3, [r4, #0]
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x00e7,2, dataBuffer, 1, 100)==HAL_OK);
 80031e8:	e88d 0070 	stmia.w	sp, {r4, r5, r6}
 80031ec:	4643      	mov	r3, r8
 80031ee:	22e7      	movs	r2, #231	; 0xe7
 80031f0:	b289      	uxth	r1, r1
 80031f2:	f7fd fb05 	bl	8000800 <HAL_I2C_Mem_Write>
	dataBuffer[0] = 0x02;
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x00f5,2, dataBuffer, 1, 100)==HAL_OK);
 80031f6:	8839      	ldrh	r1, [r7, #0]
 80031f8:	488b      	ldr	r0, [pc, #556]	; (8003428 <VL6180X_Init+0x330>)
	dataBuffer[0] = 0x02;
 80031fa:	f884 8000 	strb.w	r8, [r4]
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x00f5,2, dataBuffer, 1, 100)==HAL_OK);
 80031fe:	4643      	mov	r3, r8
 8003200:	e88d 0070 	stmia.w	sp, {r4, r5, r6}
 8003204:	22f5      	movs	r2, #245	; 0xf5
 8003206:	b289      	uxth	r1, r1
 8003208:	f7fd fafa 	bl	8000800 <HAL_I2C_Mem_Write>
	dataBuffer[0] = 0x05;
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x00D9,2, dataBuffer, 1, 100)==HAL_OK);
 800320c:	8839      	ldrh	r1, [r7, #0]
 800320e:	4886      	ldr	r0, [pc, #536]	; (8003428 <VL6180X_Init+0x330>)
	dataBuffer[0] = 0x05;
 8003210:	f04f 0a05 	mov.w	sl, #5
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x00D9,2, dataBuffer, 1, 100)==HAL_OK);
 8003214:	4643      	mov	r3, r8
 8003216:	e88d 0070 	stmia.w	sp, {r4, r5, r6}
 800321a:	22d9      	movs	r2, #217	; 0xd9
 800321c:	b289      	uxth	r1, r1
	dataBuffer[0] = 0x05;
 800321e:	f884 a000 	strb.w	sl, [r4]
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x00D9,2, dataBuffer, 1, 100)==HAL_OK);
 8003222:	f7fd faed 	bl	8000800 <HAL_I2C_Mem_Write>
	dataBuffer[0] = 0xce;
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x00DB,2, dataBuffer, 1, 100)==HAL_OK);
 8003226:	8839      	ldrh	r1, [r7, #0]
 8003228:	487f      	ldr	r0, [pc, #508]	; (8003428 <VL6180X_Init+0x330>)
	dataBuffer[0] = 0xce;
 800322a:	23ce      	movs	r3, #206	; 0xce
 800322c:	7023      	strb	r3, [r4, #0]
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x00DB,2, dataBuffer, 1, 100)==HAL_OK);
 800322e:	e88d 0070 	stmia.w	sp, {r4, r5, r6}
 8003232:	4643      	mov	r3, r8
 8003234:	22db      	movs	r2, #219	; 0xdb
 8003236:	b289      	uxth	r1, r1
 8003238:	f7fd fae2 	bl	8000800 <HAL_I2C_Mem_Write>
	dataBuffer[0] = 0x03;
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x00DC,2, dataBuffer, 1, 100)==HAL_OK);
 800323c:	8839      	ldrh	r1, [r7, #0]
 800323e:	487a      	ldr	r0, [pc, #488]	; (8003428 <VL6180X_Init+0x330>)
	dataBuffer[0] = 0x03;
 8003240:	f04f 0303 	mov.w	r3, #3
 8003244:	7023      	strb	r3, [r4, #0]
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x00DC,2, dataBuffer, 1, 100)==HAL_OK);
 8003246:	e88d 0070 	stmia.w	sp, {r4, r5, r6}
 800324a:	4643      	mov	r3, r8
 800324c:	22dc      	movs	r2, #220	; 0xdc
 800324e:	b289      	uxth	r1, r1
 8003250:	f7fd fad6 	bl	8000800 <HAL_I2C_Mem_Write>
	dataBuffer[0] = 0xF8;
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x00DD,2, dataBuffer, 1, 100)==HAL_OK);
 8003254:	8839      	ldrh	r1, [r7, #0]
 8003256:	4874      	ldr	r0, [pc, #464]	; (8003428 <VL6180X_Init+0x330>)
	dataBuffer[0] = 0xF8;
 8003258:	23f8      	movs	r3, #248	; 0xf8
 800325a:	7023      	strb	r3, [r4, #0]
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x00DD,2, dataBuffer, 1, 100)==HAL_OK);
 800325c:	e88d 0070 	stmia.w	sp, {r4, r5, r6}
 8003260:	4643      	mov	r3, r8
 8003262:	22dd      	movs	r2, #221	; 0xdd
 8003264:	b289      	uxth	r1, r1
 8003266:	f7fd facb 	bl	8000800 <HAL_I2C_Mem_Write>
	dataBuffer[0] = 0x00;
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x009f,2, dataBuffer, 1, 100)==HAL_OK);
 800326a:	8839      	ldrh	r1, [r7, #0]
 800326c:	486e      	ldr	r0, [pc, #440]	; (8003428 <VL6180X_Init+0x330>)
	dataBuffer[0] = 0x00;
 800326e:	f884 9000 	strb.w	r9, [r4]
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x009f,2, dataBuffer, 1, 100)==HAL_OK);
 8003272:	4643      	mov	r3, r8
 8003274:	e88d 0070 	stmia.w	sp, {r4, r5, r6}
 8003278:	229f      	movs	r2, #159	; 0x9f
 800327a:	b289      	uxth	r1, r1
 800327c:	f7fd fac0 	bl	8000800 <HAL_I2C_Mem_Write>
	dataBuffer[0] = 0x3c;
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x00a3,2, dataBuffer, 1, 100)==HAL_OK);
 8003280:	8839      	ldrh	r1, [r7, #0]
 8003282:	4869      	ldr	r0, [pc, #420]	; (8003428 <VL6180X_Init+0x330>)
	dataBuffer[0] = 0x3c;
 8003284:	f04f 0b3c 	mov.w	fp, #60	; 0x3c
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x00a3,2, dataBuffer, 1, 100)==HAL_OK);
 8003288:	4643      	mov	r3, r8
 800328a:	e88d 0070 	stmia.w	sp, {r4, r5, r6}
 800328e:	22a3      	movs	r2, #163	; 0xa3
 8003290:	b289      	uxth	r1, r1
	dataBuffer[0] = 0x3c;
 8003292:	f884 b000 	strb.w	fp, [r4]
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x00a3,2, dataBuffer, 1, 100)==HAL_OK);
 8003296:	f7fd fab3 	bl	8000800 <HAL_I2C_Mem_Write>
	dataBuffer[0] = 0x00;
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x00b7,2, dataBuffer, 1, 100)==HAL_OK);
 800329a:	8839      	ldrh	r1, [r7, #0]
 800329c:	4862      	ldr	r0, [pc, #392]	; (8003428 <VL6180X_Init+0x330>)
	dataBuffer[0] = 0x00;
 800329e:	f884 9000 	strb.w	r9, [r4]
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x00b7,2, dataBuffer, 1, 100)==HAL_OK);
 80032a2:	4643      	mov	r3, r8
 80032a4:	e88d 0070 	stmia.w	sp, {r4, r5, r6}
 80032a8:	22b7      	movs	r2, #183	; 0xb7
 80032aa:	b289      	uxth	r1, r1
 80032ac:	f7fd faa8 	bl	8000800 <HAL_I2C_Mem_Write>
	dataBuffer[0] = 0x3c;
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x00bb,2, dataBuffer, 1, 100)==HAL_OK);
 80032b0:	8839      	ldrh	r1, [r7, #0]
 80032b2:	485d      	ldr	r0, [pc, #372]	; (8003428 <VL6180X_Init+0x330>)
	dataBuffer[0] = 0x3c;
 80032b4:	f884 b000 	strb.w	fp, [r4]
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x00bb,2, dataBuffer, 1, 100)==HAL_OK);
 80032b8:	4643      	mov	r3, r8
 80032ba:	e88d 0070 	stmia.w	sp, {r4, r5, r6}
 80032be:	22bb      	movs	r2, #187	; 0xbb
 80032c0:	b289      	uxth	r1, r1
 80032c2:	f7fd fa9d 	bl	8000800 <HAL_I2C_Mem_Write>
	dataBuffer[0] = 0x09;
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x00b2,2, dataBuffer, 1, 100)==HAL_OK);
 80032c6:	8839      	ldrh	r1, [r7, #0]
 80032c8:	4857      	ldr	r0, [pc, #348]	; (8003428 <VL6180X_Init+0x330>)
	dataBuffer[0] = 0x09;
 80032ca:	f04f 0b09 	mov.w	fp, #9
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x00b2,2, dataBuffer, 1, 100)==HAL_OK);
 80032ce:	4643      	mov	r3, r8
 80032d0:	e88d 0070 	stmia.w	sp, {r4, r5, r6}
 80032d4:	22b2      	movs	r2, #178	; 0xb2
 80032d6:	b289      	uxth	r1, r1
	dataBuffer[0] = 0x09;
 80032d8:	f884 b000 	strb.w	fp, [r4]
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x00b2,2, dataBuffer, 1, 100)==HAL_OK);
 80032dc:	f7fd fa90 	bl	8000800 <HAL_I2C_Mem_Write>
	dataBuffer[0] = 0x09;
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x00ca,2, dataBuffer, 1, 100)==HAL_OK);
 80032e0:	8839      	ldrh	r1, [r7, #0]
 80032e2:	4851      	ldr	r0, [pc, #324]	; (8003428 <VL6180X_Init+0x330>)
	dataBuffer[0] = 0x09;
 80032e4:	f884 b000 	strb.w	fp, [r4]
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x00ca,2, dataBuffer, 1, 100)==HAL_OK);
 80032e8:	4643      	mov	r3, r8
 80032ea:	e88d 0070 	stmia.w	sp, {r4, r5, r6}
 80032ee:	22ca      	movs	r2, #202	; 0xca
 80032f0:	b289      	uxth	r1, r1
 80032f2:	f7fd fa85 	bl	8000800 <HAL_I2C_Mem_Write>
	dataBuffer[0] = 0x01;
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x0198,2, dataBuffer, 1, 100)==HAL_OK);
 80032f6:	8839      	ldrh	r1, [r7, #0]
 80032f8:	484b      	ldr	r0, [pc, #300]	; (8003428 <VL6180X_Init+0x330>)
	dataBuffer[0] = 0x01;
 80032fa:	7025      	strb	r5, [r4, #0]
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x0198,2, dataBuffer, 1, 100)==HAL_OK);
 80032fc:	4643      	mov	r3, r8
 80032fe:	e88d 0070 	stmia.w	sp, {r4, r5, r6}
 8003302:	f44f 72cc 	mov.w	r2, #408	; 0x198
 8003306:	b289      	uxth	r1, r1
 8003308:	f7fd fa7a 	bl	8000800 <HAL_I2C_Mem_Write>

	dataBuffer[0] = 0x17;
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x01b0,2, dataBuffer, 1, 100)==HAL_OK);
 800330c:	8839      	ldrh	r1, [r7, #0]
 800330e:	4846      	ldr	r0, [pc, #280]	; (8003428 <VL6180X_Init+0x330>)
	dataBuffer[0] = 0x17;
 8003310:	2317      	movs	r3, #23
 8003312:	7023      	strb	r3, [r4, #0]
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x01b0,2, dataBuffer, 1, 100)==HAL_OK);
 8003314:	e88d 0070 	stmia.w	sp, {r4, r5, r6}
 8003318:	4643      	mov	r3, r8
 800331a:	f44f 72d8 	mov.w	r2, #432	; 0x1b0
 800331e:	b289      	uxth	r1, r1
 8003320:	f7fd fa6e 	bl	8000800 <HAL_I2C_Mem_Write>
	dataBuffer[0] = 0x00;
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x01ad,2, dataBuffer, 1, 100)==HAL_OK);
 8003324:	8839      	ldrh	r1, [r7, #0]
 8003326:	4840      	ldr	r0, [pc, #256]	; (8003428 <VL6180X_Init+0x330>)
	dataBuffer[0] = 0x00;
 8003328:	f884 9000 	strb.w	r9, [r4]
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x01ad,2, dataBuffer, 1, 100)==HAL_OK);
 800332c:	4643      	mov	r3, r8
 800332e:	e88d 0070 	stmia.w	sp, {r4, r5, r6}
 8003332:	f240 12ad 	movw	r2, #429	; 0x1ad
 8003336:	b289      	uxth	r1, r1
 8003338:	f7fd fa62 	bl	8000800 <HAL_I2C_Mem_Write>
	dataBuffer[0] = 0x05;
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x00FF,2, dataBuffer, 1, 100)==HAL_OK);
 800333c:	8839      	ldrh	r1, [r7, #0]
 800333e:	483a      	ldr	r0, [pc, #232]	; (8003428 <VL6180X_Init+0x330>)
	dataBuffer[0] = 0x05;
 8003340:	f884 a000 	strb.w	sl, [r4]
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x00FF,2, dataBuffer, 1, 100)==HAL_OK);
 8003344:	4643      	mov	r3, r8
 8003346:	e88d 0070 	stmia.w	sp, {r4, r5, r6}
 800334a:	22ff      	movs	r2, #255	; 0xff
 800334c:	b289      	uxth	r1, r1
 800334e:	f7fd fa57 	bl	8000800 <HAL_I2C_Mem_Write>
	dataBuffer[0] = 0x05;
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x0100,2, dataBuffer, 1, 100)==HAL_OK);
 8003352:	8839      	ldrh	r1, [r7, #0]
 8003354:	4834      	ldr	r0, [pc, #208]	; (8003428 <VL6180X_Init+0x330>)
	dataBuffer[0] = 0x05;
 8003356:	f884 a000 	strb.w	sl, [r4]
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x0100,2, dataBuffer, 1, 100)==HAL_OK);
 800335a:	4643      	mov	r3, r8
 800335c:	e88d 0070 	stmia.w	sp, {r4, r5, r6}
 8003360:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003364:	b289      	uxth	r1, r1
 8003366:	f7fd fa4b 	bl	8000800 <HAL_I2C_Mem_Write>
	dataBuffer[0] = 0x05;
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x0199,2, dataBuffer, 1, 100)==HAL_OK);
 800336a:	8839      	ldrh	r1, [r7, #0]
 800336c:	482e      	ldr	r0, [pc, #184]	; (8003428 <VL6180X_Init+0x330>)
	dataBuffer[0] = 0x05;
 800336e:	f884 a000 	strb.w	sl, [r4]
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x0199,2, dataBuffer, 1, 100)==HAL_OK);
 8003372:	4643      	mov	r3, r8
 8003374:	e88d 0070 	stmia.w	sp, {r4, r5, r6}
 8003378:	f240 1299 	movw	r2, #409	; 0x199
 800337c:	b289      	uxth	r1, r1
 800337e:	f7fd fa3f 	bl	8000800 <HAL_I2C_Mem_Write>
	dataBuffer[0] = 0x1b;
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x01a6,2, dataBuffer, 1, 100)==HAL_OK);
 8003382:	8839      	ldrh	r1, [r7, #0]
 8003384:	4828      	ldr	r0, [pc, #160]	; (8003428 <VL6180X_Init+0x330>)
	dataBuffer[0] = 0x1b;
 8003386:	f04f 031b 	mov.w	r3, #27
 800338a:	7023      	strb	r3, [r4, #0]
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x01a6,2, dataBuffer, 1, 100)==HAL_OK);
 800338c:	e88d 0070 	stmia.w	sp, {r4, r5, r6}
 8003390:	4643      	mov	r3, r8
 8003392:	f44f 72d3 	mov.w	r2, #422	; 0x1a6
 8003396:	b289      	uxth	r1, r1
 8003398:	f7fd fa32 	bl	8000800 <HAL_I2C_Mem_Write>
	dataBuffer[0] = 0x3e;
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x01ac,2, dataBuffer, 1, 100)==HAL_OK);
 800339c:	8839      	ldrh	r1, [r7, #0]
 800339e:	4822      	ldr	r0, [pc, #136]	; (8003428 <VL6180X_Init+0x330>)
	dataBuffer[0] = 0x3e;
 80033a0:	f04f 0a3e 	mov.w	sl, #62	; 0x3e
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x01ac,2, dataBuffer, 1, 100)==HAL_OK);
 80033a4:	4643      	mov	r3, r8
 80033a6:	e88d 0070 	stmia.w	sp, {r4, r5, r6}
 80033aa:	f44f 72d6 	mov.w	r2, #428	; 0x1ac
 80033ae:	b289      	uxth	r1, r1
	dataBuffer[0] = 0x3e;
 80033b0:	f884 a000 	strb.w	sl, [r4]
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x01ac,2, dataBuffer, 1, 100)==HAL_OK);
 80033b4:	f7fd fa24 	bl	8000800 <HAL_I2C_Mem_Write>
	dataBuffer[0] = 0x1f;
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x01a7,2, dataBuffer, 1, 100)==HAL_OK);
 80033b8:	8839      	ldrh	r1, [r7, #0]
 80033ba:	481b      	ldr	r0, [pc, #108]	; (8003428 <VL6180X_Init+0x330>)
	dataBuffer[0] = 0x1f;
 80033bc:	231f      	movs	r3, #31
 80033be:	7023      	strb	r3, [r4, #0]
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x01a7,2, dataBuffer, 1, 100)==HAL_OK);
 80033c0:	e88d 0070 	stmia.w	sp, {r4, r5, r6}
 80033c4:	4643      	mov	r3, r8
 80033c6:	f240 12a7 	movw	r2, #423	; 0x1a7
 80033ca:	b289      	uxth	r1, r1
 80033cc:	f7fd fa18 	bl	8000800 <HAL_I2C_Mem_Write>
	dataBuffer[0] = 0x00;
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x0030,2, dataBuffer, 1, 100)==HAL_OK);
 80033d0:	8839      	ldrh	r1, [r7, #0]
 80033d2:	4815      	ldr	r0, [pc, #84]	; (8003428 <VL6180X_Init+0x330>)
	dataBuffer[0] = 0x00;
 80033d4:	f884 9000 	strb.w	r9, [r4]
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x0030,2, dataBuffer, 1, 100)==HAL_OK);
 80033d8:	4643      	mov	r3, r8
 80033da:	e88d 0070 	stmia.w	sp, {r4, r5, r6}
 80033de:	2230      	movs	r2, #48	; 0x30
 80033e0:	b289      	uxth	r1, r1
 80033e2:	f7fd fa0d 	bl	8000800 <HAL_I2C_Mem_Write>

	dataBuffer[0] = 0x10;
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x0011,2, dataBuffer, 1, 100)==HAL_OK);
 80033e6:	8839      	ldrh	r1, [r7, #0]
 80033e8:	480f      	ldr	r0, [pc, #60]	; (8003428 <VL6180X_Init+0x330>)
	dataBuffer[0] = 0x10;
 80033ea:	2310      	movs	r3, #16
 80033ec:	7023      	strb	r3, [r4, #0]
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x0011,2, dataBuffer, 1, 100)==HAL_OK);
 80033ee:	e88d 0070 	stmia.w	sp, {r4, r5, r6}
 80033f2:	4643      	mov	r3, r8
 80033f4:	2211      	movs	r2, #17
 80033f6:	b289      	uxth	r1, r1
 80033f8:	f7fd fa02 	bl	8000800 <HAL_I2C_Mem_Write>
	dataBuffer[0] = 0x30;
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x010a,2, dataBuffer, 1, 100)==HAL_OK);
 80033fc:	8839      	ldrh	r1, [r7, #0]
 80033fe:	480a      	ldr	r0, [pc, #40]	; (8003428 <VL6180X_Init+0x330>)
	dataBuffer[0] = 0x30;
 8003400:	2330      	movs	r3, #48	; 0x30
 8003402:	7023      	strb	r3, [r4, #0]
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x010a,2, dataBuffer, 1, 100)==HAL_OK);
 8003404:	e88d 0070 	stmia.w	sp, {r4, r5, r6}
 8003408:	4643      	mov	r3, r8
 800340a:	f44f 7285 	mov.w	r2, #266	; 0x10a
 800340e:	b289      	uxth	r1, r1
 8003410:	f7fd f9f6 	bl	8000800 <HAL_I2C_Mem_Write>
	dataBuffer[0] = 0x46;
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x003f,2, dataBuffer, 1, 100)==HAL_OK);
 8003414:	8839      	ldrh	r1, [r7, #0]
 8003416:	4804      	ldr	r0, [pc, #16]	; (8003428 <VL6180X_Init+0x330>)
	dataBuffer[0] = 0x46;
 8003418:	2346      	movs	r3, #70	; 0x46
 800341a:	7023      	strb	r3, [r4, #0]
 800341c:	e006      	b.n	800342c <VL6180X_Init+0x334>
 800341e:	bf00      	nop
 8003420:	2000198b 	.word	0x2000198b
 8003424:	2000000a 	.word	0x2000000a
 8003428:	200019b4 	.word	0x200019b4
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x003f,2, dataBuffer, 1, 100)==HAL_OK);
 800342c:	e88d 0070 	stmia.w	sp, {r4, r5, r6}
 8003430:	4643      	mov	r3, r8
 8003432:	223f      	movs	r2, #63	; 0x3f
 8003434:	b289      	uxth	r1, r1
 8003436:	f7fd f9e3 	bl	8000800 <HAL_I2C_Mem_Write>
	dataBuffer[0] = 0xFF;
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x0031,2, dataBuffer, 1, 100)==HAL_OK);
 800343a:	8839      	ldrh	r1, [r7, #0]
 800343c:	4827      	ldr	r0, [pc, #156]	; (80034dc <VL6180X_Init+0x3e4>)
	dataBuffer[0] = 0xFF;
 800343e:	23ff      	movs	r3, #255	; 0xff
 8003440:	7023      	strb	r3, [r4, #0]
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x0031,2, dataBuffer, 1, 100)==HAL_OK);
 8003442:	e88d 0070 	stmia.w	sp, {r4, r5, r6}
 8003446:	4643      	mov	r3, r8
 8003448:	2231      	movs	r2, #49	; 0x31
 800344a:	b289      	uxth	r1, r1
 800344c:	f7fd f9d8 	bl	8000800 <HAL_I2C_Mem_Write>
	dataBuffer[0] = 0x63;
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x0040,2, dataBuffer, 1, 100)==HAL_OK);
 8003450:	8839      	ldrh	r1, [r7, #0]
 8003452:	4822      	ldr	r0, [pc, #136]	; (80034dc <VL6180X_Init+0x3e4>)
	dataBuffer[0] = 0x63;
 8003454:	2363      	movs	r3, #99	; 0x63
 8003456:	7023      	strb	r3, [r4, #0]
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x0040,2, dataBuffer, 1, 100)==HAL_OK);
 8003458:	e88d 0070 	stmia.w	sp, {r4, r5, r6}
 800345c:	4643      	mov	r3, r8
 800345e:	2240      	movs	r2, #64	; 0x40
 8003460:	b289      	uxth	r1, r1
 8003462:	f7fd f9cd 	bl	8000800 <HAL_I2C_Mem_Write>
	dataBuffer[0] = 0x01;
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x002e,2, dataBuffer, 1, 100)==HAL_OK);
 8003466:	8839      	ldrh	r1, [r7, #0]
 8003468:	481c      	ldr	r0, [pc, #112]	; (80034dc <VL6180X_Init+0x3e4>)
	dataBuffer[0] = 0x01;
 800346a:	7025      	strb	r5, [r4, #0]
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x002e,2, dataBuffer, 1, 100)==HAL_OK);
 800346c:	4643      	mov	r3, r8
 800346e:	e88d 0070 	stmia.w	sp, {r4, r5, r6}
 8003472:	222e      	movs	r2, #46	; 0x2e
 8003474:	b289      	uxth	r1, r1
 8003476:	f7fd f9c3 	bl	8000800 <HAL_I2C_Mem_Write>
	dataBuffer[0] = 0x09;
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x001b,2, dataBuffer, 1, 100)==HAL_OK);
 800347a:	8839      	ldrh	r1, [r7, #0]
 800347c:	4817      	ldr	r0, [pc, #92]	; (80034dc <VL6180X_Init+0x3e4>)
	dataBuffer[0] = 0x09;
 800347e:	f884 b000 	strb.w	fp, [r4]
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x001b,2, dataBuffer, 1, 100)==HAL_OK);
 8003482:	4643      	mov	r3, r8
 8003484:	e88d 0070 	stmia.w	sp, {r4, r5, r6}
 8003488:	221b      	movs	r2, #27
 800348a:	b289      	uxth	r1, r1
 800348c:	f7fd f9b8 	bl	8000800 <HAL_I2C_Mem_Write>
	dataBuffer[0] = 0x31;
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x003e,2, dataBuffer, 1, 100)==HAL_OK);
 8003490:	8839      	ldrh	r1, [r7, #0]
 8003492:	4812      	ldr	r0, [pc, #72]	; (80034dc <VL6180X_Init+0x3e4>)
	dataBuffer[0] = 0x31;
 8003494:	2331      	movs	r3, #49	; 0x31
 8003496:	7023      	strb	r3, [r4, #0]
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x003e,2, dataBuffer, 1, 100)==HAL_OK);
 8003498:	4652      	mov	r2, sl
 800349a:	4643      	mov	r3, r8
 800349c:	e88d 0070 	stmia.w	sp, {r4, r5, r6}
 80034a0:	b289      	uxth	r1, r1
 80034a2:	f7fd f9ad 	bl	8000800 <HAL_I2C_Mem_Write>
	dataBuffer[0] = 0x24;
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x0014,2, dataBuffer, 1, 100)==HAL_OK);
 80034a6:	8839      	ldrh	r1, [r7, #0]
 80034a8:	480c      	ldr	r0, [pc, #48]	; (80034dc <VL6180X_Init+0x3e4>)
	dataBuffer[0] = 0x24;
 80034aa:	2324      	movs	r3, #36	; 0x24
 80034ac:	7023      	strb	r3, [r4, #0]
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x0014,2, dataBuffer, 1, 100)==HAL_OK);
 80034ae:	e88d 0070 	stmia.w	sp, {r4, r5, r6}
 80034b2:	4643      	mov	r3, r8
 80034b4:	2214      	movs	r2, #20
 80034b6:	b289      	uxth	r1, r1
 80034b8:	f7fd f9a2 	bl	8000800 <HAL_I2C_Mem_Write>
	//Sysrange_start --> Ranging Mode (single-shot)
	//dataBuffer[0] = 0x01;

	//Sysrange_start --> Ranging Mode (continous)
	dataBuffer[0] = 0x03;
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x0018,2, dataBuffer, 1, 100)==HAL_OK);
 80034bc:	8839      	ldrh	r1, [r7, #0]
 80034be:	4807      	ldr	r0, [pc, #28]	; (80034dc <VL6180X_Init+0x3e4>)
	dataBuffer[0] = 0x03;
 80034c0:	f04f 0303 	mov.w	r3, #3
 80034c4:	7023      	strb	r3, [r4, #0]
	if(HAL_I2C_Mem_Write(&hi2c1, VL6180X_DevAddress, 0x0018,2, dataBuffer, 1, 100)==HAL_OK);
 80034c6:	e88d 0070 	stmia.w	sp, {r4, r5, r6}
 80034ca:	4643      	mov	r3, r8
 80034cc:	2218      	movs	r2, #24
 80034ce:	b289      	uxth	r1, r1
 80034d0:	f7fd f996 	bl	8000800 <HAL_I2C_Mem_Write>

}
 80034d4:	b005      	add	sp, #20
 80034d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80034da:	bf00      	nop
 80034dc:	200019b4 	.word	0x200019b4

080034e0 <getDrehrichtung>:



uint8_t getDrehrichtung(void){
	return drehrichtung;
}
 80034e0:	4b01      	ldr	r3, [pc, #4]	; (80034e8 <getDrehrichtung+0x8>)
 80034e2:	7818      	ldrb	r0, [r3, #0]
 80034e4:	4770      	bx	lr
 80034e6:	bf00      	nop
 80034e8:	2000198d 	.word	0x2000198d

080034ec <setDrehrichtung>:

void setDrehrichtung(uint8_t uart_drehrichtung){
	drehrichtung = uart_drehrichtung;
 80034ec:	4b01      	ldr	r3, [pc, #4]	; (80034f4 <setDrehrichtung+0x8>)
 80034ee:	7018      	strb	r0, [r3, #0]
 80034f0:	4770      	bx	lr
 80034f2:	bf00      	nop
 80034f4:	2000198d 	.word	0x2000198d

080034f8 <getfinalVelocity>:
}

uint8_t getfinalVelocity(void){
	return finalVelocity;
}
 80034f8:	4b01      	ldr	r3, [pc, #4]	; (8003500 <getfinalVelocity+0x8>)
 80034fa:	7818      	ldrb	r0, [r3, #0]
 80034fc:	4770      	bx	lr
 80034fe:	bf00      	nop
 8003500:	2000198e 	.word	0x2000198e

08003504 <setfinalVelocity>:

void setfinalVelocity(uint8_t velocity){
	finalVelocity = velocity;
 8003504:	4b01      	ldr	r3, [pc, #4]	; (800350c <setfinalVelocity+0x8>)
 8003506:	7018      	strb	r0, [r3, #0]
 8003508:	4770      	bx	lr
 800350a:	bf00      	nop
 800350c:	2000198e 	.word	0x2000198e

08003510 <getSpeedGroupValue>:
}

uint8_t getSpeedGroupValue(void){
	return speedGroupValue;
}
 8003510:	4b01      	ldr	r3, [pc, #4]	; (8003518 <getSpeedGroupValue+0x8>)
 8003512:	7818      	ldrb	r0, [r3, #0]
 8003514:	4770      	bx	lr
 8003516:	bf00      	nop
 8003518:	2000198f 	.word	0x2000198f

0800351c <setSpeedGroupValue>:

void setSpeedGroupValue(uint8_t groupValue){
	speedGroupValue = groupValue;
 800351c:	4b01      	ldr	r3, [pc, #4]	; (8003524 <setSpeedGroupValue+0x8>)
 800351e:	7018      	strb	r0, [r3, #0]
 8003520:	4770      	bx	lr
 8003522:	bf00      	nop
 8003524:	2000198f 	.word	0x2000198f

08003528 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8003528:	b508      	push	{r3, lr}
	  case START_ERKENNEN:
	  	  		  break;
	  case SCHNELLFAHRT:
	  		  break;
	  }
    osDelay(1);
 800352a:	2001      	movs	r0, #1
 800352c:	f7fe ff2e 	bl	800238c <osDelay>
 8003530:	e7fb      	b.n	800352a <StartDefaultTask+0x2>
	...

08003534 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{
 8003534:	b537      	push	{r0, r1, r2, r4, r5, lr}
		  txData[0] = (uint8_t) z;
		  txData[1] = (uint8_t) (getZValue() >> 8);
		  txData[2] = (uint8_t) (getZValue() & 0xff);

		  //txData[0] = getDistanceValue();
		  HAL_UART_Transmit(&huart2, txData, 3, 100);
 8003536:	4d10      	ldr	r5, [pc, #64]	; (8003578 <StartTask02+0x44>)
		  txData[0] = (uint8_t) z;
 8003538:	247a      	movs	r4, #122	; 0x7a
	  if(getEnableSensorTask() == 1){
 800353a:	f7ff fcf1 	bl	8002f20 <getEnableSensorTask>
 800353e:	2801      	cmp	r0, #1
 8003540:	d117      	bne.n	8003572 <StartTask02+0x3e>
		  measureAccel3AxisValues();
 8003542:	f7ff fd51 	bl	8002fe8 <measureAccel3AxisValues>
		  txData[0] = (uint8_t) z;
 8003546:	f88d 4004 	strb.w	r4, [sp, #4]
		  txData[1] = (uint8_t) (getZValue() >> 8);
 800354a:	f7ff fdcf 	bl	80030ec <getZValue>
 800354e:	1200      	asrs	r0, r0, #8
 8003550:	f88d 0005 	strb.w	r0, [sp, #5]
		  txData[2] = (uint8_t) (getZValue() & 0xff);
 8003554:	f7ff fdca 	bl	80030ec <getZValue>
		  HAL_UART_Transmit(&huart2, txData, 3, 100);
 8003558:	2364      	movs	r3, #100	; 0x64
		  txData[2] = (uint8_t) (getZValue() & 0xff);
 800355a:	f88d 0006 	strb.w	r0, [sp, #6]
		  HAL_UART_Transmit(&huart2, txData, 3, 100);
 800355e:	2203      	movs	r2, #3
 8003560:	a901      	add	r1, sp, #4
 8003562:	4628      	mov	r0, r5
 8003564:	f7fe fd2f 	bl	8001fc6 <HAL_UART_Transmit>
		  osDelay(2000);
 8003568:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
	  }

	  else{
		  osDelay(1000);
 800356c:	f7fe ff0e 	bl	800238c <osDelay>
 8003570:	e7e3      	b.n	800353a <StartTask02+0x6>
 8003572:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003576:	e7f9      	b.n	800356c <StartTask02+0x38>
 8003578:	20001b9c 	.word	0x20001b9c

0800357c <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void const * argument)
{
 800357c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* USER CODE BEGIN StartTask03 */
	uint8_t firstForwardCount =0;		//Bremst motor vor Seitenwechsel
	uint8_t firstReverseCount = 0;		//dito
 800357e:	2400      	movs	r4, #0


	  	//Imlement a Error Handler witch sets de "drehrichtung" value to 0, if we dont receive Interrupts from UART1
	  	//--> Not implemented yet
	  	else{
	  		 __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 8003580:	4f20      	ldr	r7, [pc, #128]	; (8003604 <StartTask03+0x88>)
	uint8_t firstForwardCount =0;		//Bremst motor vor Seitenwechsel
 8003582:	4625      	mov	r5, r4
	  		 __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 8003584:	4626      	mov	r6, r4
	  	  if(getDrehrichtung() == 108){
 8003586:	f7ff ffab 	bl	80034e0 <getDrehrichtung>
 800358a:	286c      	cmp	r0, #108	; 0x6c
 800358c:	d119      	bne.n	80035c2 <StartTask03+0x46>
	  		  if(firstForwardCount==0){
 800358e:	b945      	cbnz	r5, 80035a2 <StartTask03+0x26>
	  			  Motor_Break();
 8003590:	f000 fa78 	bl	8003a84 <Motor_Break>
	  			  osDelay(1000);
 8003594:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
	  		  firstReverseCount = 0;
 8003598:	462c      	mov	r4, r5
	  			  osDelay(1000);
 800359a:	f7fe fef7 	bl	800238c <osDelay>
	  			  firstForwardCount++;
 800359e:	2501      	movs	r5, #1
 80035a0:	e7f1      	b.n	8003586 <StartTask03+0xa>
	  			  if(getPidEnable()==1){
 80035a2:	f000 fad1 	bl	8003b48 <getPidEnable>
 80035a6:	2801      	cmp	r0, #1
 80035a8:	4604      	mov	r4, r0
 80035aa:	d108      	bne.n	80035be <StartTask03+0x42>
	  				  PID_Velo((-1)*getfinalVelocity());
 80035ac:	f7ff ffa4 	bl	80034f8 <getfinalVelocity>
 80035b0:	4240      	negs	r0, r0
 80035b2:	f000 fa93 	bl	8003adc <PID_Velo>
	  				  setPidEnable(0);
 80035b6:	2000      	movs	r0, #0
 80035b8:	f000 fac0 	bl	8003b3c <setPidEnable>
 80035bc:	4625      	mov	r5, r4
	  		  firstReverseCount = 0;
 80035be:	2400      	movs	r4, #0
 80035c0:	e7e1      	b.n	8003586 <StartTask03+0xa>
	  	  else if(getDrehrichtung() == 114){
 80035c2:	f7ff ff8d 	bl	80034e0 <getDrehrichtung>
 80035c6:	2872      	cmp	r0, #114	; 0x72
 80035c8:	d118      	bne.n	80035fc <StartTask03+0x80>
	  		 if(firstReverseCount==0){
 80035ca:	b944      	cbnz	r4, 80035de <StartTask03+0x62>
	  			  Motor_Break();
 80035cc:	f000 fa5a 	bl	8003a84 <Motor_Break>
	  			  osDelay(1000);
 80035d0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
	  		  firstForwardCount = 0;
 80035d4:	4625      	mov	r5, r4
	  			  osDelay(1000);
 80035d6:	f7fe fed9 	bl	800238c <osDelay>
	  			  firstReverseCount++;
 80035da:	2401      	movs	r4, #1
 80035dc:	e7d3      	b.n	8003586 <StartTask03+0xa>
	  			if(getPidEnable()==1){
 80035de:	f000 fab3 	bl	8003b48 <getPidEnable>
 80035e2:	2801      	cmp	r0, #1
 80035e4:	4605      	mov	r5, r0
 80035e6:	d107      	bne.n	80035f8 <StartTask03+0x7c>
	  				  PID_Velo(getfinalVelocity());
 80035e8:	f7ff ff86 	bl	80034f8 <getfinalVelocity>
 80035ec:	f000 fa76 	bl	8003adc <PID_Velo>
	  				  setPidEnable(0);
 80035f0:	2000      	movs	r0, #0
 80035f2:	f000 faa3 	bl	8003b3c <setPidEnable>
 80035f6:	462c      	mov	r4, r5
	  		  firstForwardCount = 0;
 80035f8:	2500      	movs	r5, #0
 80035fa:	e7c4      	b.n	8003586 <StartTask03+0xa>
	  		 __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	63de      	str	r6, [r3, #60]	; 0x3c
	  		 __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);
 8003600:	641e      	str	r6, [r3, #64]	; 0x40
 8003602:	e7c0      	b.n	8003586 <StartTask03+0xa>
 8003604:	20001aac 	.word	0x20001aac

08003608 <StartTask04>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask04 */
void StartTask04(void const * argument)
{
 8003608:	b538      	push	{r3, r4, r5, lr}
  uint16_t servoPWM = 0;

  for(;;)
  {
	  servoPWM = 26400 + getSpeedGroupValue()*2740;
	  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, servoPWM);
 800360a:	4c0a      	ldr	r4, [pc, #40]	; (8003634 <StartTask04+0x2c>)
	  servoPWM = 26400 + getSpeedGroupValue()*2740;
 800360c:	f246 7520 	movw	r5, #26400	; 0x6720
 8003610:	f7ff ff7e 	bl	8003510 <getSpeedGroupValue>
 8003614:	eb00 1300 	add.w	r3, r0, r0, lsl #4
 8003618:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
 800361c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003620:	eb05 0080 	add.w	r0, r5, r0, lsl #2
	  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, servoPWM);
 8003624:	6823      	ldr	r3, [r4, #0]
 8003626:	b280      	uxth	r0, r0
 8003628:	6398      	str	r0, [r3, #56]	; 0x38
	  osDelay(10);
 800362a:	200a      	movs	r0, #10
 800362c:	f7fe feae 	bl	800238c <osDelay>
 8003630:	e7ee      	b.n	8003610 <StartTask04+0x8>
 8003632:	bf00      	nop
 8003634:	20001aec 	.word	0x20001aec

08003638 <MX_FREERTOS_Init>:
void MX_FREERTOS_Init(void) {
 8003638:	b570      	push	{r4, r5, r6, lr}
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800363a:	4c1b      	ldr	r4, [pc, #108]	; (80036a8 <MX_FREERTOS_Init+0x70>)
 800363c:	4626      	mov	r6, r4
 800363e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
void MX_FREERTOS_Init(void) {
 8003640:	b094      	sub	sp, #80	; 0x50
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8003642:	466d      	mov	r5, sp
 8003644:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003646:	6833      	ldr	r3, [r6, #0]
 8003648:	602b      	str	r3, [r5, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800364a:	2100      	movs	r1, #0
 800364c:	4668      	mov	r0, sp
 800364e:	f7fe fe85 	bl	800235c <osThreadCreate>
 8003652:	4b16      	ldr	r3, [pc, #88]	; (80036ac <MX_FREERTOS_Init+0x74>)
  osThreadDef(SensorTask, StartTask02, osPriorityNormal, 0, 128);
 8003654:	f104 0614 	add.w	r6, r4, #20
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8003658:	6018      	str	r0, [r3, #0]
  osThreadDef(SensorTask, StartTask02, osPriorityNormal, 0, 128);
 800365a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800365c:	ad05      	add	r5, sp, #20
 800365e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003660:	6833      	ldr	r3, [r6, #0]
 8003662:	602b      	str	r3, [r5, #0]
  SensorTaskHandle = osThreadCreate(osThread(SensorTask), NULL);
 8003664:	2100      	movs	r1, #0
 8003666:	a805      	add	r0, sp, #20
 8003668:	f7fe fe78 	bl	800235c <osThreadCreate>
 800366c:	4b10      	ldr	r3, [pc, #64]	; (80036b0 <MX_FREERTOS_Init+0x78>)
  osThreadDef(UartRadioTask, StartTask03, osPriorityNormal, 0, 128);
 800366e:	f104 0628 	add.w	r6, r4, #40	; 0x28
  SensorTaskHandle = osThreadCreate(osThread(SensorTask), NULL);
 8003672:	6018      	str	r0, [r3, #0]
  osThreadDef(UartRadioTask, StartTask03, osPriorityNormal, 0, 128);
 8003674:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8003676:	ad0a      	add	r5, sp, #40	; 0x28
 8003678:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800367a:	6833      	ldr	r3, [r6, #0]
 800367c:	602b      	str	r3, [r5, #0]
  UartRadioTaskHandle = osThreadCreate(osThread(UartRadioTask), NULL);
 800367e:	2100      	movs	r1, #0
 8003680:	a80a      	add	r0, sp, #40	; 0x28
 8003682:	f7fe fe6b 	bl	800235c <osThreadCreate>
 8003686:	4b0b      	ldr	r3, [pc, #44]	; (80036b4 <MX_FREERTOS_Init+0x7c>)
  osThreadDef(ServoTask, StartTask04, osPriorityNormal, 0, 128);
 8003688:	343c      	adds	r4, #60	; 0x3c
  UartRadioTaskHandle = osThreadCreate(osThread(UartRadioTask), NULL);
 800368a:	6018      	str	r0, [r3, #0]
  osThreadDef(ServoTask, StartTask04, osPriorityNormal, 0, 128);
 800368c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800368e:	ad0f      	add	r5, sp, #60	; 0x3c
 8003690:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003692:	6823      	ldr	r3, [r4, #0]
 8003694:	602b      	str	r3, [r5, #0]
  ServoTaskHandle = osThreadCreate(osThread(ServoTask), NULL);
 8003696:	2100      	movs	r1, #0
 8003698:	a80f      	add	r0, sp, #60	; 0x3c
 800369a:	f7fe fe5f 	bl	800235c <osThreadCreate>
 800369e:	4b06      	ldr	r3, [pc, #24]	; (80036b8 <MX_FREERTOS_Init+0x80>)
 80036a0:	6018      	str	r0, [r3, #0]
}
 80036a2:	b014      	add	sp, #80	; 0x50
 80036a4:	bd70      	pop	{r4, r5, r6, pc}
 80036a6:	bf00      	nop
 80036a8:	08004300 	.word	0x08004300
 80036ac:	200019a8 	.word	0x200019a8
 80036b0:	200019a4 	.word	0x200019a4
 80036b4:	200019b0 	.word	0x200019b0
 80036b8:	200019ac 	.word	0x200019ac

080036bc <MX_GPIO_Init>:
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80036bc:	4b2c      	ldr	r3, [pc, #176]	; (8003770 <MX_GPIO_Init+0xb4>)
{
 80036be:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80036c0:	695a      	ldr	r2, [r3, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, SHDN_TOF_KLOTZ_Pin|SHDN_TOF_TAFEL_Pin, GPIO_PIN_RESET);
 80036c2:	4f2c      	ldr	r7, [pc, #176]	; (8003774 <MX_GPIO_Init+0xb8>)
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80036c4:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80036c8:	615a      	str	r2, [r3, #20]
 80036ca:	695a      	ldr	r2, [r3, #20]
{
 80036cc:	b089      	sub	sp, #36	; 0x24
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80036ce:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 80036d2:	9200      	str	r2, [sp, #0]
 80036d4:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80036d6:	695a      	ldr	r2, [r3, #20]
 80036d8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80036dc:	615a      	str	r2, [r3, #20]
 80036de:	695a      	ldr	r2, [r3, #20]
 80036e0:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80036e4:	9201      	str	r2, [sp, #4]
 80036e6:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80036e8:	695a      	ldr	r2, [r3, #20]
 80036ea:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80036ee:	615a      	str	r2, [r3, #20]
 80036f0:	695b      	ldr	r3, [r3, #20]
 80036f2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80036f6:	9302      	str	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOF, SHDN_TOF_KLOTZ_Pin|SHDN_TOF_TAFEL_Pin, GPIO_PIN_RESET);
 80036f8:	4638      	mov	r0, r7
 80036fa:	2200      	movs	r2, #0
 80036fc:	2103      	movs	r1, #3
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80036fe:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOF, SHDN_TOF_KLOTZ_Pin|SHDN_TOF_TAFEL_Pin, GPIO_PIN_RESET);
 8003700:	f7fc fee2 	bl	80004c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, HB_Sleep_Pin|LD1_Pin, GPIO_PIN_RESET);
 8003704:	2200      	movs	r2, #0
 8003706:	f44f 6110 	mov.w	r1, #2304	; 0x900
 800370a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800370e:	f7fc fedb 	bl	80004c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = SHDN_TOF_KLOTZ_Pin|SHDN_TOF_TAFEL_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003712:	2400      	movs	r4, #0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003714:	2501      	movs	r5, #1
  GPIO_InitStruct.Pin = SHDN_TOF_KLOTZ_Pin|SHDN_TOF_TAFEL_Pin;
 8003716:	2303      	movs	r3, #3
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003718:	2602      	movs	r6, #2
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800371a:	a903      	add	r1, sp, #12
 800371c:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = SHDN_TOF_KLOTZ_Pin|SHDN_TOF_TAFEL_Pin;
 800371e:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003720:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003722:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003724:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003726:	f7fc fe0f 	bl	8000348 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = Enc_ChA_MOT_H_Pin|Enc_ChB_MOT_V_Pin|Enc_ChA_MOT_V_Pin|Enc_ChB_MOT_H_Pin;
 800372a:	f241 0389 	movw	r3, #4233	; 0x1089
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800372e:	a903      	add	r1, sp, #12
 8003730:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = Enc_ChA_MOT_H_Pin|Enc_ChB_MOT_V_Pin|Enc_ChA_MOT_V_Pin|Enc_ChB_MOT_H_Pin;
 8003734:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003736:	9404      	str	r4, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003738:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800373a:	f7fc fe05 	bl	8000348 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = HB_Sleep_Pin;
 800373e:	f44f 7380 	mov.w	r3, #256	; 0x100
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(HB_Sleep_GPIO_Port, &GPIO_InitStruct);
 8003742:	a903      	add	r1, sp, #12
 8003744:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = HB_Sleep_Pin;
 8003748:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800374a:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800374c:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800374e:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(HB_Sleep_GPIO_Port, &GPIO_InitStruct);
 8003750:	f7fc fdfa 	bl	8000348 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD1_Pin;
 8003754:	f44f 6300 	mov.w	r3, #2048	; 0x800
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD1_GPIO_Port, &GPIO_InitStruct);
 8003758:	a903      	add	r1, sp, #12
 800375a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = LD1_Pin;
 800375e:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003760:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003762:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003764:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(LD1_GPIO_Port, &GPIO_InitStruct);
 8003766:	f7fc fdef 	bl	8000348 <HAL_GPIO_Init>

}
 800376a:	b009      	add	sp, #36	; 0x24
 800376c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800376e:	bf00      	nop
 8003770:	40021000 	.word	0x40021000
 8003774:	48001400 	.word	0x48001400

08003778 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8003778:	b508      	push	{r3, lr}

  hi2c1.Instance = I2C1;
 800377a:	4815      	ldr	r0, [pc, #84]	; (80037d0 <MX_I2C1_Init+0x58>)
  hi2c1.Init.Timing = 0x2000090E;
 800377c:	4b15      	ldr	r3, [pc, #84]	; (80037d4 <MX_I2C1_Init+0x5c>)
 800377e:	4916      	ldr	r1, [pc, #88]	; (80037d8 <MX_I2C1_Init+0x60>)
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003780:	2201      	movs	r2, #1
  hi2c1.Init.Timing = 0x2000090E;
 8003782:	e880 000a 	stmia.w	r0, {r1, r3}
  hi2c1.Init.OwnAddress1 = 0;
 8003786:	2300      	movs	r3, #0
 8003788:	6083      	str	r3, [r0, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800378a:	60c2      	str	r2, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800378c:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800378e:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003790:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003792:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003794:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003796:	f7fc ffe2 	bl	800075e <HAL_I2C_Init>
 800379a:	b118      	cbz	r0, 80037a4 <MX_I2C1_Init+0x2c>
  {
    _Error_Handler(__FILE__, __LINE__);
 800379c:	214c      	movs	r1, #76	; 0x4c
 800379e:	480f      	ldr	r0, [pc, #60]	; (80037dc <MX_I2C1_Init+0x64>)
 80037a0:	f000 f940 	bl	8003a24 <_Error_Handler>
  }

    /**Configure Analogue filter 
    */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80037a4:	2100      	movs	r1, #0
 80037a6:	480a      	ldr	r0, [pc, #40]	; (80037d0 <MX_I2C1_Init+0x58>)
 80037a8:	f7fd f9a0 	bl	8000aec <HAL_I2CEx_ConfigAnalogFilter>
 80037ac:	b118      	cbz	r0, 80037b6 <MX_I2C1_Init+0x3e>
  {
    _Error_Handler(__FILE__, __LINE__);
 80037ae:	2153      	movs	r1, #83	; 0x53
 80037b0:	480a      	ldr	r0, [pc, #40]	; (80037dc <MX_I2C1_Init+0x64>)
 80037b2:	f000 f937 	bl	8003a24 <_Error_Handler>
  }

    /**Configure Digital filter 
    */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80037b6:	2100      	movs	r1, #0
 80037b8:	4805      	ldr	r0, [pc, #20]	; (80037d0 <MX_I2C1_Init+0x58>)
 80037ba:	f7fd f9bd 	bl	8000b38 <HAL_I2CEx_ConfigDigitalFilter>
 80037be:	b128      	cbz	r0, 80037cc <MX_I2C1_Init+0x54>
  {
    _Error_Handler(__FILE__, __LINE__);
 80037c0:	215a      	movs	r1, #90	; 0x5a
 80037c2:	4806      	ldr	r0, [pc, #24]	; (80037dc <MX_I2C1_Init+0x64>)
  }

}
 80037c4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 80037c8:	f000 b92c 	b.w	8003a24 <_Error_Handler>
 80037cc:	bd08      	pop	{r3, pc}
 80037ce:	bf00      	nop
 80037d0:	200019b4 	.word	0x200019b4
 80037d4:	2000090e 	.word	0x2000090e
 80037d8:	40005400 	.word	0x40005400
 80037dc:	080043a8 	.word	0x080043a8

080037e0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80037e0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(i2cHandle->Instance==I2C1)
 80037e2:	6802      	ldr	r2, [r0, #0]
 80037e4:	4b0f      	ldr	r3, [pc, #60]	; (8003824 <HAL_I2C_MspInit+0x44>)
 80037e6:	429a      	cmp	r2, r3
 80037e8:	d118      	bne.n	800381c <HAL_I2C_MspInit+0x3c>
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80037ea:	23c0      	movs	r3, #192	; 0xc0
 80037ec:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80037ee:	2312      	movs	r3, #18
 80037f0:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80037f2:	2301      	movs	r3, #1
 80037f4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80037f6:	2303      	movs	r3, #3
 80037f8:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80037fa:	2304      	movs	r3, #4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037fc:	eb0d 0103 	add.w	r1, sp, r3
 8003800:	4809      	ldr	r0, [pc, #36]	; (8003828 <HAL_I2C_MspInit+0x48>)
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003802:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003804:	f7fc fda0 	bl	8000348 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003808:	4b08      	ldr	r3, [pc, #32]	; (800382c <HAL_I2C_MspInit+0x4c>)
 800380a:	69da      	ldr	r2, [r3, #28]
 800380c:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8003810:	61da      	str	r2, [r3, #28]
 8003812:	69db      	ldr	r3, [r3, #28]
 8003814:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003818:	9300      	str	r3, [sp, #0]
 800381a:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800381c:	b007      	add	sp, #28
 800381e:	f85d fb04 	ldr.w	pc, [sp], #4
 8003822:	bf00      	nop
 8003824:	40005400 	.word	0x40005400
 8003828:	48000400 	.word	0x48000400
 800382c:	40021000 	.word	0x40021000

08003830 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003830:	b530      	push	{r4, r5, lr}
 8003832:	b097      	sub	sp, #92	; 0x5c
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003834:	2301      	movs	r3, #1
 8003836:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8003838:	2310      	movs	r3, #16
 800383a:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800383c:	2300      	movs	r3, #0
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800383e:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003840:	9314      	str	r3, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003842:	a80c      	add	r0, sp, #48	; 0x30
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8003844:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003848:	940c      	str	r4, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800384a:	9413      	str	r4, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 800384c:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800384e:	f7fd f999 	bl	8000b84 <HAL_RCC_OscConfig>
 8003852:	4601      	mov	r1, r0
 8003854:	b100      	cbz	r0, 8003858 <SystemClock_Config+0x28>
 8003856:	e7fe      	b.n	8003856 <SystemClock_Config+0x26>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003858:	250f      	movs	r5, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800385a:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800385c:	9004      	str	r0, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800385e:	9005      	str	r0, [sp, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003860:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003862:	9501      	str	r5, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003864:	9402      	str	r4, [sp, #8]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003866:	f7fd fc35 	bl	80010d4 <HAL_RCC_ClockConfig>
 800386a:	b100      	cbz	r0, 800386e <SystemClock_Config+0x3e>
 800386c:	e7fe      	b.n	800386c <SystemClock_Config+0x3c>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 800386e:	2321      	movs	r3, #33	; 0x21
 8003870:	9306      	str	r3, [sp, #24]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_HSI;
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8003872:	9009      	str	r0, [sp, #36]	; 0x24
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_HSI;
 8003874:	2303      	movs	r3, #3
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003876:	a806      	add	r0, sp, #24
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_HSI;
 8003878:	9308      	str	r3, [sp, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800387a:	f7fd fd29 	bl	80012d0 <HAL_RCCEx_PeriphCLKConfig>
 800387e:	4604      	mov	r4, r0
 8003880:	b100      	cbz	r0, 8003884 <SystemClock_Config+0x54>
 8003882:	e7fe      	b.n	8003882 <SystemClock_Config+0x52>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8003884:	f7fd fcd0 	bl	8001228 <HAL_RCC_GetHCLKFreq>
 8003888:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800388c:	fbb0 f0f3 	udiv	r0, r0, r3
 8003890:	f7fc fd14 	bl	80002bc <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8003894:	2004      	movs	r0, #4
 8003896:	f7fc fd27 	bl	80002e8 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 800389a:	4622      	mov	r2, r4
 800389c:	4629      	mov	r1, r5
 800389e:	f04f 30ff 	mov.w	r0, #4294967295
 80038a2:	f7fc fccb 	bl	800023c <HAL_NVIC_SetPriority>
}
 80038a6:	b017      	add	sp, #92	; 0x5c
 80038a8:	bd30      	pop	{r4, r5, pc}
	...

080038ac <main>:
{
 80038ac:	b508      	push	{r3, lr}
  HAL_Init();
 80038ae:	f7fc fc8f 	bl	80001d0 <HAL_Init>
  SystemClock_Config();
 80038b2:	f7ff ffbd 	bl	8003830 <SystemClock_Config>
  MX_GPIO_Init();
 80038b6:	f7ff ff01 	bl	80036bc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80038ba:	f000 fc23 	bl	8004104 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80038be:	f7ff ff5b 	bl	8003778 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80038c2:	f000 fbfd 	bl	80040c0 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 80038c6:	f000 fb9b 	bl	8004000 <MX_TIM3_Init>
  MX_TIM15_Init();
 80038ca:	f000 fab3 	bl	8003e34 <MX_TIM15_Init>
  MX_TIM2_Init();
 80038ce:	f000 fb5d 	bl	8003f8c <MX_TIM2_Init>
  Quad_Init();
 80038d2:	f000 f93f 	bl	8003b54 <Quad_Init>
  Velo_Init();
 80038d6:	f000 fc85 	bl	80041e4 <Velo_Init>
  PID_Init();
 80038da:	f000 f8dd 	bl	8003a98 <PID_Init>
  Motor_Init();
 80038de:	f000 f8a3 	bl	8003a28 <Motor_Init>
  setEnableSensorTask(0);										//Disable SensorTask
 80038e2:	2000      	movs	r0, #0
 80038e4:	f7ff fb16 	bl	8002f14 <setEnableSensorTask>
  if(getEnableSensorTask() == 1){
 80038e8:	f7ff fb1a 	bl	8002f20 <getEnableSensorTask>
 80038ec:	2801      	cmp	r0, #1
 80038ee:	d103      	bne.n	80038f8 <main+0x4c>
	  VL6180X_Init();											//Init of VL6180X Distance Sensor Device
 80038f0:	f7ff fc02 	bl	80030f8 <VL6180X_Init>
	  MMA8451_Init();											//Init of MMA8451 Accel Sensor Device
 80038f4:	f7ff fb1a 	bl	8002f2c <MMA8451_Init>
  HAL_TIM_Base_Start_IT(&htim2);
 80038f8:	4c17      	ldr	r4, [pc, #92]	; (8003958 <main+0xac>)
  HAL_UART_Receive_IT(&huart1, rx_dataUART1, 1);
 80038fa:	4918      	ldr	r1, [pc, #96]	; (800395c <main+0xb0>)
 80038fc:	4818      	ldr	r0, [pc, #96]	; (8003960 <main+0xb4>)
 80038fe:	2201      	movs	r2, #1
 8003900:	f7fe f9e6 	bl	8001cd0 <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 8003904:	4620      	mov	r0, r4
 8003906:	f7fd fd91 	bl	800142c <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start_IT(&htim2, TIM_CHANNEL_2);
 800390a:	2104      	movs	r1, #4
 800390c:	4620      	mov	r0, r4
 800390e:	f7fe f883 	bl	8001a18 <HAL_TIM_PWM_Start_IT>
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 36000);				//Servomotor Default Position 0
 8003912:	6823      	ldr	r3, [r4, #0]
  HAL_TIM_Base_Start_IT(&htim3);
 8003914:	4c13      	ldr	r4, [pc, #76]	; (8003964 <main+0xb8>)
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 36000);				//Servomotor Default Position 0
 8003916:	f648 42a0 	movw	r2, #36000	; 0x8ca0
 800391a:	639a      	str	r2, [r3, #56]	; 0x38
  HAL_TIM_Base_Start_IT(&htim3);
 800391c:	4620      	mov	r0, r4
 800391e:	f7fd fd85 	bl	800142c <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_3);
 8003922:	2108      	movs	r1, #8
 8003924:	4620      	mov	r0, r4
 8003926:	f7fe f877 	bl	8001a18 <HAL_TIM_PWM_Start_IT>
  HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_4);
 800392a:	210c      	movs	r1, #12
 800392c:	4620      	mov	r0, r4
 800392e:	f7fe f873 	bl	8001a18 <HAL_TIM_PWM_Start_IT>
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 8003932:	6823      	ldr	r3, [r4, #0]
  HAL_TIM_Base_Start_IT(&htim15);
 8003934:	480c      	ldr	r0, [pc, #48]	; (8003968 <main+0xbc>)
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 8003936:	2200      	movs	r2, #0
 8003938:	63da      	str	r2, [r3, #60]	; 0x3c
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);
 800393a:	641a      	str	r2, [r3, #64]	; 0x40
  HAL_TIM_Base_Start_IT(&htim15);
 800393c:	f7fd fd76 	bl	800142c <HAL_TIM_Base_Start_IT>
  HAL_GPIO_WritePin(HB_Sleep_GPIO_Port, HB_Sleep_Pin, GPIO_PIN_SET);
 8003940:	2201      	movs	r2, #1
 8003942:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003946:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800394a:	f7fc fdbd 	bl	80004c8 <HAL_GPIO_WritePin>
  MX_FREERTOS_Init();
 800394e:	f7ff fe73 	bl	8003638 <MX_FREERTOS_Init>
  osKernelStart();
 8003952:	f7fe fcfe 	bl	8002352 <osKernelStart>
 8003956:	e7fe      	b.n	8003956 <main+0xaa>
 8003958:	20001aec 	.word	0x20001aec
 800395c:	20001991 	.word	0x20001991
 8003960:	20001b2c 	.word	0x20001b2c
 8003964:	20001aac 	.word	0x20001aac
 8003968:	20001a6c 	.word	0x20001a6c

0800396c <HAL_UART_RxCpltCallback>:
/* USER CODE BEGIN 4 */

/*
 * Function is called after a complete Transmition of UART Data
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 800396c:	b510      	push	{r4, lr}

	//Restart Interrupt reception mode
	HAL_UART_Receive_IT(&huart1, rx_dataUART1, 1);
 800396e:	4c16      	ldr	r4, [pc, #88]	; (80039c8 <HAL_UART_RxCpltCallback+0x5c>)
 8003970:	4816      	ldr	r0, [pc, #88]	; (80039cc <HAL_UART_RxCpltCallback+0x60>)
 8003972:	4621      	mov	r1, r4
 8003974:	2201      	movs	r2, #1
 8003976:	f7fe f9ab 	bl	8001cd0 <HAL_UART_Receive_IT>

	if(rx_dataUART1[0]>47 && rx_dataUART1[0]<56){
 800397a:	7820      	ldrb	r0, [r4, #0]
 800397c:	4c14      	ldr	r4, [pc, #80]	; (80039d0 <HAL_UART_RxCpltCallback+0x64>)
 800397e:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8003982:	b2db      	uxtb	r3, r3
 8003984:	2b07      	cmp	r3, #7
 8003986:	d809      	bhi.n	800399c <HAL_UART_RxCpltCallback+0x30>
		//rx_dataUART1 with the received values between 48 an 55
		receivedSpeedValue = rx_dataUART1[0]-48;									//Speed group 0 - 7
		setSpeedGroupValue(receivedSpeedValue);
 8003988:	4618      	mov	r0, r3
		receivedSpeedValue = rx_dataUART1[0]-48;									//Speed group 0 - 7
 800398a:	7023      	strb	r3, [r4, #0]
		setSpeedGroupValue(receivedSpeedValue);
 800398c:	f7ff fdc6 	bl	800351c <setSpeedGroupValue>
	else {
		//Valid Values: 108 /114
		setDrehrichtung(rx_dataUART1[0]);
	}

	if(receivedSpeedValue == 0){
 8003990:	7820      	ldrb	r0, [r4, #0]
 8003992:	b930      	cbnz	r0, 80039a2 <HAL_UART_RxCpltCallback+0x36>

	//First Steps were with UART2 via Virtual Comport
	//HAL_UART_Receive_IT(&huart2, rx_dataUART1, 1);				//restart Interrupt reception mode
	//HAL_UART_Transmit(&huart2, tx_data, 1, 1000);

}
 8003994:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		setfinalVelocity(155);
 8003998:	f7ff bdb4 	b.w	8003504 <setfinalVelocity>
		setDrehrichtung(rx_dataUART1[0]);
 800399c:	f7ff fda6 	bl	80034ec <setDrehrichtung>
 80039a0:	e7f6      	b.n	8003990 <HAL_UART_RxCpltCallback+0x24>
	else if (receivedSpeedValue == 1){
 80039a2:	2801      	cmp	r0, #1
 80039a4:	d101      	bne.n	80039aa <HAL_UART_RxCpltCallback+0x3e>
		setfinalVelocity(receivedSpeedValue * 12);
 80039a6:	200c      	movs	r0, #12
 80039a8:	e7f4      	b.n	8003994 <HAL_UART_RxCpltCallback+0x28>
	else if(receivedSpeedValue < 7){
 80039aa:	2806      	cmp	r0, #6
		setfinalVelocity((receivedSpeedValue * 12) + (2^(receivedSpeedValue-1)));
 80039ac:	bf9f      	itttt	ls
 80039ae:	f100 33ff 	addls.w	r3, r0, #4294967295
 80039b2:	f083 0302 	eorls.w	r3, r3, #2
 80039b6:	eb00 0040 	addls.w	r0, r0, r0, lsl #1
 80039ba:	eb03 0080 	addls.w	r0, r3, r0, lsl #2
 80039be:	bf94      	ite	ls
 80039c0:	b2c0      	uxtbls	r0, r0
		setfinalVelocity(155);
 80039c2:	209b      	movhi	r0, #155	; 0x9b
 80039c4:	e7e6      	b.n	8003994 <HAL_UART_RxCpltCallback+0x28>
 80039c6:	bf00      	nop
 80039c8:	20001991 	.word	0x20001991
 80039cc:	20001b2c 	.word	0x20001b2c
 80039d0:	20001990 	.word	0x20001990

080039d4 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 80039d4:	6803      	ldr	r3, [r0, #0]
 80039d6:	4a10      	ldr	r2, [pc, #64]	; (8003a18 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80039d8:	4293      	cmp	r3, r2
{
 80039da:	b510      	push	{r4, lr}
  if (htim->Instance == TIM7) {
 80039dc:	d103      	bne.n	80039e6 <HAL_TIM_PeriodElapsedCallback+0x12>
  		}
  		//Every 50us
  		Quad_Sample();
  }
  /* USER CODE END Callback 1 */
}
 80039de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_IncTick();
 80039e2:	f7fc bc07 	b.w	80001f4 <HAL_IncTick>
  else if(htim->Instance == TIM15){
 80039e6:	4a0d      	ldr	r2, [pc, #52]	; (8003a1c <HAL_TIM_PeriodElapsedCallback+0x48>)
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d113      	bne.n	8003a14 <HAL_TIM_PeriodElapsedCallback+0x40>
  		tim15Count10ms++;
 80039ec:	4c0c      	ldr	r4, [pc, #48]	; (8003a20 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 80039ee:	7823      	ldrb	r3, [r4, #0]
 80039f0:	3301      	adds	r3, #1
 80039f2:	b2db      	uxtb	r3, r3
  		if(tim15Count10ms == 200){
 80039f4:	2bc8      	cmp	r3, #200	; 0xc8
  		tim15Count10ms++;
 80039f6:	7023      	strb	r3, [r4, #0]
  		if(tim15Count10ms == 200){
 80039f8:	d108      	bne.n	8003a0c <HAL_TIM_PeriodElapsedCallback+0x38>
  			Velo_Sample();
 80039fa:	f000 fc03 	bl	8004204 <Velo_Sample>
  			tim15Count10ms=0;
 80039fe:	2300      	movs	r3, #0
  			setPidEnable(1);
 8003a00:	2001      	movs	r0, #1
  			tim15Count10ms=0;
 8003a02:	7023      	strb	r3, [r4, #0]
  			setPidEnable(1);
 8003a04:	f000 f89a 	bl	8003b3c <setPidEnable>
  			incrementTimeMeasurmentValue();
 8003a08:	f000 fb52 	bl	80040b0 <incrementTimeMeasurmentValue>
}
 8003a0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  		Quad_Sample();
 8003a10:	f000 b8d4 	b.w	8003bbc <Quad_Sample>
 8003a14:	bd10      	pop	{r4, pc}
 8003a16:	bf00      	nop
 8003a18:	40001400 	.word	0x40001400
 8003a1c:	40014000 	.word	0x40014000
 8003a20:	20001995 	.word	0x20001995

08003a24 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 8003a24:	e7fe      	b.n	8003a24 <_Error_Handler>
	...

08003a28 <Motor_Init>:

uint16_t pwm_value = 0;

// Init Routine
void Motor_Init(){
	pwm_value = 0;
 8003a28:	4a03      	ldr	r2, [pc, #12]	; (8003a38 <Motor_Init+0x10>)
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	8013      	strh	r3, [r2, #0]
	// Initialisierung PWM
	  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 8003a2e:	4a03      	ldr	r2, [pc, #12]	; (8003a3c <Motor_Init+0x14>)
 8003a30:	6812      	ldr	r2, [r2, #0]
 8003a32:	63d3      	str	r3, [r2, #60]	; 0x3c
	  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);
 8003a34:	6413      	str	r3, [r2, #64]	; 0x40
 8003a36:	4770      	bx	lr
 8003a38:	20001996 	.word	0x20001996
 8003a3c:	20001aac 	.word	0x20001aac

08003a40 <Motor_SetVelo>:
}

// Set velocity %
void Motor_SetVelo(int8_t velo){
	if (velo >= 0){
 8003a40:	2800      	cmp	r0, #0
 8003a42:	490e      	ldr	r1, [pc, #56]	; (8003a7c <Motor_SetVelo+0x3c>)
 8003a44:	4a0e      	ldr	r2, [pc, #56]	; (8003a80 <Motor_SetVelo+0x40>)
 8003a46:	db0b      	blt.n	8003a60 <Motor_SetVelo+0x20>
		// IN2 = 0 & IN1 = PWM 	--> Forward
		pwm_value = (velo * PWM_MAX_VALUE)/100;
 8003a48:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003a4c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, pwm_value);
 8003a50:	6813      	ldr	r3, [r2, #0]
		pwm_value = (velo * PWM_MAX_VALUE)/100;
 8003a52:	00c0      	lsls	r0, r0, #3
 8003a54:	b280      	uxth	r0, r0
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);
 8003a56:	2200      	movs	r2, #0
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, pwm_value);
 8003a58:	63d8      	str	r0, [r3, #60]	; 0x3c
		pwm_value = (velo * PWM_MAX_VALUE)/100;
 8003a5a:	8008      	strh	r0, [r1, #0]
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);
 8003a5c:	641a      	str	r2, [r3, #64]	; 0x40
 8003a5e:	4770      	bx	lr
	} else{
		// IN1 = 0 & IN2 = PWM 	--> Reverse
		pwm_value = (-velo * PWM_MAX_VALUE)/100;
 8003a60:	ebc0 2300 	rsb	r3, r0, r0, lsl #8
 8003a64:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8003a68:	ebc0 00c3 	rsb	r0, r0, r3, lsl #3
 8003a6c:	00c0      	lsls	r0, r0, #3
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 8003a6e:	6813      	ldr	r3, [r2, #0]
		pwm_value = (-velo * PWM_MAX_VALUE)/100;
 8003a70:	b280      	uxth	r0, r0
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 8003a72:	2200      	movs	r2, #0
 8003a74:	63da      	str	r2, [r3, #60]	; 0x3c
		pwm_value = (-velo * PWM_MAX_VALUE)/100;
 8003a76:	8008      	strh	r0, [r1, #0]
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, pwm_value);
 8003a78:	6418      	str	r0, [r3, #64]	; 0x40
 8003a7a:	4770      	bx	lr
 8003a7c:	20001996 	.word	0x20001996
 8003a80:	20001aac 	.word	0x20001aac

08003a84 <Motor_Break>:
}

// Break
void Motor_Break(){
	// IN1 = 1 & IN2 = 1 --> Brake
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, PWM_MAX_VALUE);
 8003a84:	4b03      	ldr	r3, [pc, #12]	; (8003a94 <Motor_Break+0x10>)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f644 6220 	movw	r2, #20000	; 0x4e20
 8003a8c:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, PWM_MAX_VALUE);
 8003a8e:	641a      	str	r2, [r3, #64]	; 0x40
 8003a90:	4770      	bx	lr
 8003a92:	bf00      	nop
 8003a94:	20001aac 	.word	0x20001aac

08003a98 <PID_Init>:
int32_t iVal;
int32_t pidVal;

// Init Routine
void PID_Init(){
	meas_velo = 0;
 8003a98:	4a08      	ldr	r2, [pc, #32]	; (8003abc <PID_Init+0x24>)
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	6013      	str	r3, [r2, #0]
	integral_v = 0;
 8003a9e:	4a08      	ldr	r2, [pc, #32]	; (8003ac0 <PID_Init+0x28>)
 8003aa0:	6013      	str	r3, [r2, #0]
	meas_pos = 0;
 8003aa2:	4a08      	ldr	r2, [pc, #32]	; (8003ac4 <PID_Init+0x2c>)
 8003aa4:	6013      	str	r3, [r2, #0]
	integral_p = 0;
 8003aa6:	4a08      	ldr	r2, [pc, #32]	; (8003ac8 <PID_Init+0x30>)
 8003aa8:	6013      	str	r3, [r2, #0]
	error = 0;
 8003aaa:	4a08      	ldr	r2, [pc, #32]	; (8003acc <PID_Init+0x34>)
 8003aac:	6013      	str	r3, [r2, #0]
	pVal = 0;
 8003aae:	4a08      	ldr	r2, [pc, #32]	; (8003ad0 <PID_Init+0x38>)
 8003ab0:	6013      	str	r3, [r2, #0]
	iVal = 0;
 8003ab2:	4a08      	ldr	r2, [pc, #32]	; (8003ad4 <PID_Init+0x3c>)
 8003ab4:	6013      	str	r3, [r2, #0]
	pidVal = 0;
 8003ab6:	4a08      	ldr	r2, [pc, #32]	; (8003ad8 <PID_Init+0x40>)
 8003ab8:	6013      	str	r3, [r2, #0]
 8003aba:	4770      	bx	lr
 8003abc:	20001a0c 	.word	0x20001a0c
 8003ac0:	20001a1c 	.word	0x20001a1c
 8003ac4:	20001a00 	.word	0x20001a00
 8003ac8:	20001a08 	.word	0x20001a08
 8003acc:	20001a10 	.word	0x20001a10
 8003ad0:	20001a04 	.word	0x20001a04
 8003ad4:	20001a14 	.word	0x20001a14
 8003ad8:	20001a18 	.word	0x20001a18

08003adc <PID_Velo>:
}


// Geschwindigkeitsregler U/s
void PID_Velo(int32_t set_velo){
 8003adc:	b510      	push	{r4, lr}
 8003ade:	4604      	mov	r4, r0
	meas_velo = Velo_GetVelo();
 8003ae0:	f000 fb8a 	bl	80041f8 <Velo_GetVelo>
 8003ae4:	4b0f      	ldr	r3, [pc, #60]	; (8003b24 <PID_Velo+0x48>)
	error = set_velo - meas_velo;
 8003ae6:	4a10      	ldr	r2, [pc, #64]	; (8003b28 <PID_Velo+0x4c>)
	meas_velo = Velo_GetVelo();
 8003ae8:	6018      	str	r0, [r3, #0]
	error = set_velo - meas_velo;
 8003aea:	1a23      	subs	r3, r4, r0
 8003aec:	6013      	str	r3, [r2, #0]
	pVal = (Kp_v * error) / 1000;
	integral_v += error;
 8003aee:	490f      	ldr	r1, [pc, #60]	; (8003b2c <PID_Velo+0x50>)
	pVal = (Kp_v * error) / 1000;
 8003af0:	4a0f      	ldr	r2, [pc, #60]	; (8003b30 <PID_Velo+0x54>)
 8003af2:	6013      	str	r3, [r2, #0]
	integral_v += error;
 8003af4:	680a      	ldr	r2, [r1, #0]
 8003af6:	441a      	add	r2, r3
 8003af8:	600a      	str	r2, [r1, #0]
	iVal = (Ki_v * integral_v) / 1000;
 8003afa:	490e      	ldr	r1, [pc, #56]	; (8003b34 <PID_Velo+0x58>)
 8003afc:	2064      	movs	r0, #100	; 0x64
 8003afe:	fb92 f2f0 	sdiv	r2, r2, r0
	pidVal = pVal + iVal;
 8003b02:	4413      	add	r3, r2
	iVal = (Ki_v * integral_v) / 1000;
 8003b04:	600a      	str	r2, [r1, #0]
	pidVal = pVal + iVal;
 8003b06:	4a0c      	ldr	r2, [pc, #48]	; (8003b38 <PID_Velo+0x5c>)
	if (pidVal > 100) {
 8003b08:	4283      	cmp	r3, r0
	pidVal = pVal + iVal;
 8003b0a:	6013      	str	r3, [r2, #0]
	if (pidVal > 100) {
 8003b0c:	dd03      	ble.n	8003b16 <PID_Velo+0x3a>
	} else if (pidVal < -100) {
		Motor_SetVelo(-100);
	} else {
		Motor_SetVelo(pidVal);
	}
}
 8003b0e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		Motor_SetVelo(pidVal);
 8003b12:	f7ff bf95 	b.w	8003a40 <Motor_SetVelo>
	} else if (pidVal < -100) {
 8003b16:	f113 0f64 	cmn.w	r3, #100	; 0x64
		Motor_SetVelo(-100);
 8003b1a:	bfb4      	ite	lt
 8003b1c:	f06f 0063 	mvnlt.w	r0, #99	; 0x63
		Motor_SetVelo(pidVal);
 8003b20:	b258      	sxtbge	r0, r3
 8003b22:	e7f4      	b.n	8003b0e <PID_Velo+0x32>
 8003b24:	20001a0c 	.word	0x20001a0c
 8003b28:	20001a10 	.word	0x20001a10
 8003b2c:	20001a1c 	.word	0x20001a1c
 8003b30:	20001a04 	.word	0x20001a04
 8003b34:	20001a14 	.word	0x20001a14
 8003b38:	20001a18 	.word	0x20001a18

08003b3c <setPidEnable>:
	iVal = 0;
	pVal = 0;
}

void setPidEnable(uint8_t enableFlag){
	pidSetEnable = enableFlag;
 8003b3c:	4b01      	ldr	r3, [pc, #4]	; (8003b44 <setPidEnable+0x8>)
 8003b3e:	7018      	strb	r0, [r3, #0]
 8003b40:	4770      	bx	lr
 8003b42:	bf00      	nop
 8003b44:	20001998 	.word	0x20001998

08003b48 <getPidEnable>:
}

uint8_t getPidEnable(void){
	return pidSetEnable;
}
 8003b48:	4b01      	ldr	r3, [pc, #4]	; (8003b50 <getPidEnable+0x8>)
 8003b4a:	7818      	ldrb	r0, [r3, #0]
 8003b4c:	4770      	bx	lr
 8003b4e:	bf00      	nop
 8003b50:	20001998 	.word	0x20001998

08003b54 <Quad_Init>:
int32_t error;

enum quad_e quad;

// Init Routine
void Quad_Init(){
 8003b54:	b538      	push	{r3, r4, r5, lr}
	position = 0;
 8003b56:	4b12      	ldr	r3, [pc, #72]	; (8003ba0 <Quad_Init+0x4c>)
	chA = HAL_GPIO_ReadPin(GPIOA, Enc_ChA_MOT_H_Pin);
 8003b58:	4c12      	ldr	r4, [pc, #72]	; (8003ba4 <Quad_Init+0x50>)
	position = 0;
 8003b5a:	2500      	movs	r5, #0
	chA = HAL_GPIO_ReadPin(GPIOA, Enc_ChA_MOT_H_Pin);
 8003b5c:	2101      	movs	r1, #1
 8003b5e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
	position = 0;
 8003b62:	601d      	str	r5, [r3, #0]
	chA = HAL_GPIO_ReadPin(GPIOA, Enc_ChA_MOT_H_Pin);
 8003b64:	f7fc fcaa 	bl	80004bc <HAL_GPIO_ReadPin>
	chB = HAL_GPIO_ReadPin(GPIOA, Enc_ChB_MOT_H_Pin);
 8003b68:	f44f 5180 	mov.w	r1, #4096	; 0x1000
	chA = HAL_GPIO_ReadPin(GPIOA, Enc_ChA_MOT_H_Pin);
 8003b6c:	7020      	strb	r0, [r4, #0]
	chB = HAL_GPIO_ReadPin(GPIOA, Enc_ChB_MOT_H_Pin);
 8003b6e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003b72:	f7fc fca3 	bl	80004bc <HAL_GPIO_ReadPin>
 8003b76:	4b0c      	ldr	r3, [pc, #48]	; (8003ba8 <Quad_Init+0x54>)

	// Initialisierung Quadraturencoder
	quad = s00;
	if (chA == GPIO_PIN_RESET && chB == GPIO_PIN_RESET){
 8003b78:	7822      	ldrb	r2, [r4, #0]
	chB = HAL_GPIO_ReadPin(GPIOA, Enc_ChB_MOT_H_Pin);
 8003b7a:	7018      	strb	r0, [r3, #0]
	quad = s00;
 8003b7c:	4b0b      	ldr	r3, [pc, #44]	; (8003bac <Quad_Init+0x58>)
 8003b7e:	701d      	strb	r5, [r3, #0]
	if (chA == GPIO_PIN_RESET && chB == GPIO_PIN_RESET){
 8003b80:	b91a      	cbnz	r2, 8003b8a <Quad_Init+0x36>
		quad = s00;
	}
	else if (chA == GPIO_PIN_RESET && chB == GPIO_PIN_SET){
 8003b82:	2801      	cmp	r0, #1
 8003b84:	d106      	bne.n	8003b94 <Quad_Init+0x40>
		quad = s01;
 8003b86:	7018      	strb	r0, [r3, #0]
 8003b88:	bd38      	pop	{r3, r4, r5, pc}
	}
	else if (chA == GPIO_PIN_SET && chB == GPIO_PIN_RESET){
 8003b8a:	2a01      	cmp	r2, #1
 8003b8c:	d102      	bne.n	8003b94 <Quad_Init+0x40>
 8003b8e:	b910      	cbnz	r0, 8003b96 <Quad_Init+0x42>
		quad = s10;
 8003b90:	2202      	movs	r2, #2
	}
	else if (chA == GPIO_PIN_SET && chB == GPIO_PIN_SET){
		quad = s11;
 8003b92:	701a      	strb	r2, [r3, #0]
 8003b94:	bd38      	pop	{r3, r4, r5, pc}
	else if (chA == GPIO_PIN_SET && chB == GPIO_PIN_SET){
 8003b96:	2801      	cmp	r0, #1
 8003b98:	d1fc      	bne.n	8003b94 <Quad_Init+0x40>
		quad = s11;
 8003b9a:	2203      	movs	r2, #3
 8003b9c:	e7f9      	b.n	8003b92 <Quad_Init+0x3e>
 8003b9e:	bf00      	nop
 8003ba0:	20001a24 	.word	0x20001a24
 8003ba4:	20001a29 	.word	0x20001a29
 8003ba8:	20001a20 	.word	0x20001a20
 8003bac:	20001a28 	.word	0x20001a28

08003bb0 <Quad_GetPos>:
}

// Returns Encoder Position
int32_t Quad_GetPos(){
	return position;
}
 8003bb0:	4b01      	ldr	r3, [pc, #4]	; (8003bb8 <Quad_GetPos+0x8>)
 8003bb2:	6818      	ldr	r0, [r3, #0]
 8003bb4:	4770      	bx	lr
 8003bb6:	bf00      	nop
 8003bb8:	20001a24 	.word	0x20001a24

08003bbc <Quad_Sample>:

// Samples Encoder
void Quad_Sample(){
 8003bbc:	b510      	push	{r4, lr}
	chA = HAL_GPIO_ReadPin(GPIOA, Enc_ChA_MOT_H_Pin);
 8003bbe:	2101      	movs	r1, #1
 8003bc0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003bc4:	f7fc fc7a 	bl	80004bc <HAL_GPIO_ReadPin>
 8003bc8:	4c2d      	ldr	r4, [pc, #180]	; (8003c80 <Quad_Sample+0xc4>)
	chB = HAL_GPIO_ReadPin(GPIOA, Enc_ChB_MOT_H_Pin);
 8003bca:	f44f 5180 	mov.w	r1, #4096	; 0x1000
	chA = HAL_GPIO_ReadPin(GPIOA, Enc_ChA_MOT_H_Pin);
 8003bce:	7020      	strb	r0, [r4, #0]
	chB = HAL_GPIO_ReadPin(GPIOA, Enc_ChB_MOT_H_Pin);
 8003bd0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003bd4:	f7fc fc72 	bl	80004bc <HAL_GPIO_ReadPin>
 8003bd8:	4b2a      	ldr	r3, [pc, #168]	; (8003c84 <Quad_Sample+0xc8>)
 8003bda:	7018      	strb	r0, [r3, #0]

	// sXX: first bit = chA and second bit = chB

	switch (quad) {
 8003bdc:	4b2a      	ldr	r3, [pc, #168]	; (8003c88 <Quad_Sample+0xcc>)
 8003bde:	7819      	ldrb	r1, [r3, #0]
 8003be0:	4622      	mov	r2, r4
 8003be2:	2903      	cmp	r1, #3
 8003be4:	d843      	bhi.n	8003c6e <Quad_Sample+0xb2>
 8003be6:	e8df f001 	tbb	[pc, r1]
 8003bea:	1c02      	.short	0x1c02
 8003bec:	303c      	.short	0x303c
	case s00:
		if (chA == GPIO_PIN_RESET && chB == GPIO_PIN_SET) {
 8003bee:	7812      	ldrb	r2, [r2, #0]
 8003bf0:	b92a      	cbnz	r2, 8003bfe <Quad_Sample+0x42>
 8003bf2:	2801      	cmp	r0, #1
 8003bf4:	d13b      	bne.n	8003c6e <Quad_Sample+0xb2>
		}
		break;

	case s10:
		if (chA == GPIO_PIN_RESET && chB == GPIO_PIN_RESET) {
			position++;
 8003bf6:	4925      	ldr	r1, [pc, #148]	; (8003c8c <Quad_Sample+0xd0>)
			quad = s00;
		} else if (chA == GPIO_PIN_SET && chB == GPIO_PIN_SET) {
			position--;
			quad = s11;
		} else if (chA == GPIO_PIN_RESET && chB == GPIO_PIN_SET) {
			error++;
 8003bf8:	680a      	ldr	r2, [r1, #0]
 8003bfa:	3201      	adds	r2, #1
 8003bfc:	e017      	b.n	8003c2e <Quad_Sample+0x72>
		} else if (chA == GPIO_PIN_SET && chB == GPIO_PIN_RESET) {
 8003bfe:	2a01      	cmp	r2, #1
 8003c00:	d135      	bne.n	8003c6e <Quad_Sample+0xb2>
 8003c02:	b930      	cbnz	r0, 8003c12 <Quad_Sample+0x56>
			position--;
 8003c04:	4921      	ldr	r1, [pc, #132]	; (8003c8c <Quad_Sample+0xd0>)
 8003c06:	680a      	ldr	r2, [r1, #0]
 8003c08:	3a01      	subs	r2, #1
			position++;
 8003c0a:	600a      	str	r2, [r1, #0]
			quad = s10;
 8003c0c:	2202      	movs	r2, #2
			quad = s11;
 8003c0e:	701a      	strb	r2, [r3, #0]
 8003c10:	bd10      	pop	{r4, pc}
		} else if (chA == GPIO_PIN_SET && chB == GPIO_PIN_SET) {
 8003c12:	2801      	cmp	r0, #1
 8003c14:	d12b      	bne.n	8003c6e <Quad_Sample+0xb2>
			error++;
 8003c16:	491e      	ldr	r1, [pc, #120]	; (8003c90 <Quad_Sample+0xd4>)
			position++;
 8003c18:	680a      	ldr	r2, [r1, #0]
 8003c1a:	3201      	adds	r2, #1
			position--;
 8003c1c:	600a      	str	r2, [r1, #0]
			quad = s11;
 8003c1e:	2203      	movs	r2, #3
 8003c20:	e7f5      	b.n	8003c0e <Quad_Sample+0x52>
		if (chA == GPIO_PIN_RESET && chB == GPIO_PIN_RESET) {
 8003c22:	7812      	ldrb	r2, [r2, #0]
 8003c24:	b932      	cbnz	r2, 8003c34 <Quad_Sample+0x78>
 8003c26:	bb10      	cbnz	r0, 8003c6e <Quad_Sample+0xb2>
			position--;
 8003c28:	4918      	ldr	r1, [pc, #96]	; (8003c8c <Quad_Sample+0xd0>)
 8003c2a:	680a      	ldr	r2, [r1, #0]
 8003c2c:	3a01      	subs	r2, #1
			error++;
 8003c2e:	600a      	str	r2, [r1, #0]
			quad = s01;
 8003c30:	7018      	strb	r0, [r3, #0]
		}
		break;
	}
}
 8003c32:	e01c      	b.n	8003c6e <Quad_Sample+0xb2>
		} else if (chA == GPIO_PIN_SET && chB == GPIO_PIN_SET) {
 8003c34:	2a01      	cmp	r2, #1
 8003c36:	d11a      	bne.n	8003c6e <Quad_Sample+0xb2>
 8003c38:	2801      	cmp	r0, #1
 8003c3a:	d101      	bne.n	8003c40 <Quad_Sample+0x84>
			position++;
 8003c3c:	4913      	ldr	r1, [pc, #76]	; (8003c8c <Quad_Sample+0xd0>)
 8003c3e:	e7eb      	b.n	8003c18 <Quad_Sample+0x5c>
		} else if (chA == GPIO_PIN_SET && chB == GPIO_PIN_RESET) {
 8003c40:	b9a8      	cbnz	r0, 8003c6e <Quad_Sample+0xb2>
			error++;
 8003c42:	4913      	ldr	r1, [pc, #76]	; (8003c90 <Quad_Sample+0xd4>)
			position++;
 8003c44:	680a      	ldr	r2, [r1, #0]
 8003c46:	3201      	adds	r2, #1
 8003c48:	e7df      	b.n	8003c0a <Quad_Sample+0x4e>
		if (chA == GPIO_PIN_RESET && chB == GPIO_PIN_SET) {
 8003c4a:	7812      	ldrb	r2, [r2, #0]
 8003c4c:	b922      	cbnz	r2, 8003c58 <Quad_Sample+0x9c>
 8003c4e:	2801      	cmp	r0, #1
 8003c50:	d0ea      	beq.n	8003c28 <Quad_Sample+0x6c>
		} else if (chA == GPIO_PIN_RESET && chB == GPIO_PIN_RESET) {
 8003c52:	b960      	cbnz	r0, 8003c6e <Quad_Sample+0xb2>
			error++;
 8003c54:	490e      	ldr	r1, [pc, #56]	; (8003c90 <Quad_Sample+0xd4>)
 8003c56:	e7cf      	b.n	8003bf8 <Quad_Sample+0x3c>
		} else if (chA == GPIO_PIN_SET && chB == GPIO_PIN_RESET) {
 8003c58:	2a01      	cmp	r2, #1
 8003c5a:	d108      	bne.n	8003c6e <Quad_Sample+0xb2>
 8003c5c:	b938      	cbnz	r0, 8003c6e <Quad_Sample+0xb2>
			position++;
 8003c5e:	490b      	ldr	r1, [pc, #44]	; (8003c8c <Quad_Sample+0xd0>)
 8003c60:	e7f0      	b.n	8003c44 <Quad_Sample+0x88>
		if (chA == GPIO_PIN_RESET && chB == GPIO_PIN_RESET) {
 8003c62:	7812      	ldrb	r2, [r2, #0]
 8003c64:	b922      	cbnz	r2, 8003c70 <Quad_Sample+0xb4>
 8003c66:	2800      	cmp	r0, #0
 8003c68:	d0c5      	beq.n	8003bf6 <Quad_Sample+0x3a>
		} else if (chA == GPIO_PIN_RESET && chB == GPIO_PIN_SET) {
 8003c6a:	2801      	cmp	r0, #1
 8003c6c:	d0f2      	beq.n	8003c54 <Quad_Sample+0x98>
 8003c6e:	bd10      	pop	{r4, pc}
		} else if (chA == GPIO_PIN_SET && chB == GPIO_PIN_SET) {
 8003c70:	2a01      	cmp	r2, #1
 8003c72:	d1fc      	bne.n	8003c6e <Quad_Sample+0xb2>
 8003c74:	2801      	cmp	r0, #1
 8003c76:	d1fa      	bne.n	8003c6e <Quad_Sample+0xb2>
			position--;
 8003c78:	4904      	ldr	r1, [pc, #16]	; (8003c8c <Quad_Sample+0xd0>)
 8003c7a:	680a      	ldr	r2, [r1, #0]
 8003c7c:	3a01      	subs	r2, #1
 8003c7e:	e7cd      	b.n	8003c1c <Quad_Sample+0x60>
 8003c80:	20001a29 	.word	0x20001a29
 8003c84:	20001a20 	.word	0x20001a20
 8003c88:	20001a28 	.word	0x20001a28
 8003c8c:	20001a24 	.word	0x20001a24
 8003c90:	20001a10 	.word	0x20001a10

08003c94 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c94:	4b21      	ldr	r3, [pc, #132]	; (8003d1c <HAL_MspInit+0x88>)
{
 8003c96:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c98:	699a      	ldr	r2, [r3, #24]
 8003c9a:	f042 0201 	orr.w	r2, r2, #1
 8003c9e:	619a      	str	r2, [r3, #24]
 8003ca0:	699a      	ldr	r2, [r3, #24]
 8003ca2:	f002 0201 	and.w	r2, r2, #1
 8003ca6:	9200      	str	r2, [sp, #0]
 8003ca8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003caa:	69da      	ldr	r2, [r3, #28]
 8003cac:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003cb0:	61da      	str	r2, [r3, #28]
 8003cb2:	69db      	ldr	r3, [r3, #28]
 8003cb4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cb8:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003cba:	2003      	movs	r0, #3
  __HAL_RCC_PWR_CLK_ENABLE();
 8003cbc:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003cbe:	f7fc faab 	bl	8000218 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	4611      	mov	r1, r2
 8003cc6:	f06f 000b 	mvn.w	r0, #11
 8003cca:	f7fc fab7 	bl	800023c <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8003cce:	2200      	movs	r2, #0
 8003cd0:	4611      	mov	r1, r2
 8003cd2:	f06f 000a 	mvn.w	r0, #10
 8003cd6:	f7fc fab1 	bl	800023c <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8003cda:	2200      	movs	r2, #0
 8003cdc:	4611      	mov	r1, r2
 8003cde:	f06f 0009 	mvn.w	r0, #9
 8003ce2:	f7fc faab 	bl	800023c <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	4611      	mov	r1, r2
 8003cea:	f06f 0004 	mvn.w	r0, #4
 8003cee:	f7fc faa5 	bl	800023c <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	4611      	mov	r1, r2
 8003cf6:	f06f 0003 	mvn.w	r0, #3
 8003cfa:	f7fc fa9f 	bl	800023c <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003cfe:	2200      	movs	r2, #0
 8003d00:	210f      	movs	r1, #15
 8003d02:	f06f 0001 	mvn.w	r0, #1
 8003d06:	f7fc fa99 	bl	800023c <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	210f      	movs	r1, #15
 8003d0e:	f04f 30ff 	mov.w	r0, #4294967295
 8003d12:	f7fc fa93 	bl	800023c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003d16:	b003      	add	sp, #12
 8003d18:	f85d fb04 	ldr.w	pc, [sp], #4
 8003d1c:	40021000 	.word	0x40021000

08003d20 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priorty.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003d20:	b510      	push	{r4, lr}
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM7 IRQ priority */
  HAL_NVIC_SetPriority(TIM7_DAC2_IRQn, TickPriority ,0); 
 8003d22:	4601      	mov	r1, r0
{
 8003d24:	b088      	sub	sp, #32
  HAL_NVIC_SetPriority(TIM7_DAC2_IRQn, TickPriority ,0); 
 8003d26:	2200      	movs	r2, #0
 8003d28:	2037      	movs	r0, #55	; 0x37
 8003d2a:	f7fc fa87 	bl	800023c <HAL_NVIC_SetPriority>
  
  /* Enable the TIM7 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM7_DAC2_IRQn); 
 8003d2e:	2037      	movs	r0, #55	; 0x37
 8003d30:	f7fc fab8 	bl	80002a4 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8003d34:	4b14      	ldr	r3, [pc, #80]	; (8003d88 <HAL_InitTick+0x68>)
   
  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
  
  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8003d36:	4c15      	ldr	r4, [pc, #84]	; (8003d8c <HAL_InitTick+0x6c>)
  __HAL_RCC_TIM7_CLK_ENABLE();
 8003d38:	69da      	ldr	r2, [r3, #28]
 8003d3a:	f042 0220 	orr.w	r2, r2, #32
 8003d3e:	61da      	str	r2, [r3, #28]
 8003d40:	69db      	ldr	r3, [r3, #28]
 8003d42:	f003 0320 	and.w	r3, r3, #32
 8003d46:	9302      	str	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003d48:	a901      	add	r1, sp, #4
 8003d4a:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM7_CLK_ENABLE();
 8003d4c:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003d4e:	f7fd faa1 	bl	8001294 <HAL_RCC_GetClockConfig>
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8003d52:	f7fd fa6f 	bl	8001234 <HAL_RCC_GetPCLK1Freq>
  htim7.Instance = TIM7;
 8003d56:	4b0e      	ldr	r3, [pc, #56]	; (8003d90 <HAL_InitTick+0x70>)
 8003d58:	6023      	str	r3, [r4, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000 / 1000) - 1;
 8003d5a:	f240 33e7 	movw	r3, #999	; 0x3e7
 8003d5e:	60e3      	str	r3, [r4, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8003d60:	4b0c      	ldr	r3, [pc, #48]	; (8003d94 <HAL_InitTick+0x74>)
 8003d62:	fbb0 f0f3 	udiv	r0, r0, r3
 8003d66:	3801      	subs	r0, #1
  htim7.Init.Prescaler = uwPrescalerValue;
  htim7.Init.ClockDivision = 0;
 8003d68:	2300      	movs	r3, #0
  htim7.Init.Prescaler = uwPrescalerValue;
 8003d6a:	6060      	str	r0, [r4, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
 8003d6c:	4620      	mov	r0, r4
  htim7.Init.ClockDivision = 0;
 8003d6e:	6123      	str	r3, [r4, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003d70:	60a3      	str	r3, [r4, #8]
  if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
 8003d72:	f7fd fc65 	bl	8001640 <HAL_TIM_Base_Init>
 8003d76:	b920      	cbnz	r0, 8003d82 <HAL_InitTick+0x62>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim7);
 8003d78:	4620      	mov	r0, r4
 8003d7a:	f7fd fb57 	bl	800142c <HAL_TIM_Base_Start_IT>
  }
  
  /* Return function status */
  return HAL_ERROR;
}
 8003d7e:	b008      	add	sp, #32
 8003d80:	bd10      	pop	{r4, pc}
  return HAL_ERROR;
 8003d82:	2001      	movs	r0, #1
 8003d84:	e7fb      	b.n	8003d7e <HAL_InitTick+0x5e>
 8003d86:	bf00      	nop
 8003d88:	40021000 	.word	0x40021000
 8003d8c:	20001a2c 	.word	0x20001a2c
 8003d90:	40001400 	.word	0x40001400
 8003d94:	000f4240 	.word	0x000f4240

08003d98 <NMI_Handler>:
 8003d98:	4770      	bx	lr

08003d9a <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8003d9a:	e7fe      	b.n	8003d9a <HardFault_Handler>

08003d9c <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8003d9c:	e7fe      	b.n	8003d9c <MemManage_Handler>

08003d9e <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8003d9e:	e7fe      	b.n	8003d9e <BusFault_Handler>

08003da0 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8003da0:	e7fe      	b.n	8003da0 <UsageFault_Handler>

08003da2 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 8003da2:	4770      	bx	lr

08003da4 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  osSystickHandler();
 8003da4:	f7fe bafa 	b.w	800239c <osSystickHandler>

08003da8 <TIM1_BRK_TIM15_IRQHandler>:
void TIM1_BRK_TIM15_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim15);
 8003da8:	4801      	ldr	r0, [pc, #4]	; (8003db0 <TIM1_BRK_TIM15_IRQHandler+0x8>)
 8003daa:	f7fd bb4e 	b.w	800144a <HAL_TIM_IRQHandler>
 8003dae:	bf00      	nop
 8003db0:	20001a6c 	.word	0x20001a6c

08003db4 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003db4:	4801      	ldr	r0, [pc, #4]	; (8003dbc <USART1_IRQHandler+0x8>)
 8003db6:	f7fe ba35 	b.w	8002224 <HAL_UART_IRQHandler>
 8003dba:	bf00      	nop
 8003dbc:	20001b2c 	.word	0x20001b2c

08003dc0 <TIM7_DAC2_IRQHandler>:
void TIM7_DAC2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM7_DAC2_IRQn 0 */

  /* USER CODE END TIM7_DAC2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003dc0:	4801      	ldr	r0, [pc, #4]	; (8003dc8 <TIM7_DAC2_IRQHandler+0x8>)
 8003dc2:	f7fd bb42 	b.w	800144a <HAL_TIM_IRQHandler>
 8003dc6:	bf00      	nop
 8003dc8:	20001a2c 	.word	0x20001a2c

08003dcc <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003dcc:	4915      	ldr	r1, [pc, #84]	; (8003e24 <SystemInit+0x58>)
 8003dce:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8003dd2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003dd6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8003dda:	4b13      	ldr	r3, [pc, #76]	; (8003e28 <SystemInit+0x5c>)
 8003ddc:	681a      	ldr	r2, [r3, #0]
 8003dde:	f042 0201 	orr.w	r2, r2, #1
 8003de2:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8003de4:	6858      	ldr	r0, [r3, #4]
 8003de6:	4a11      	ldr	r2, [pc, #68]	; (8003e2c <SystemInit+0x60>)
 8003de8:	4002      	ands	r2, r0
 8003dea:	605a      	str	r2, [r3, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8003dec:	681a      	ldr	r2, [r3, #0]
 8003dee:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8003df2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003df6:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003df8:	681a      	ldr	r2, [r3, #0]
 8003dfa:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003dfe:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8003e00:	685a      	ldr	r2, [r3, #4]
 8003e02:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8003e06:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8003e08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e0a:	f022 020f 	bic.w	r2, r2, #15
 8003e0e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8003e10:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003e12:	4a07      	ldr	r2, [pc, #28]	; (8003e30 <SystemInit+0x64>)
 8003e14:	4002      	ands	r2, r0
 8003e16:	631a      	str	r2, [r3, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8003e18:	2200      	movs	r2, #0
 8003e1a:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003e1c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003e20:	608b      	str	r3, [r1, #8]
 8003e22:	4770      	bx	lr
 8003e24:	e000ed00 	.word	0xe000ed00
 8003e28:	40021000 	.word	0x40021000
 8003e2c:	f87fc00c 	.word	0xf87fc00c
 8003e30:	ff00fccc 	.word	0xff00fccc

08003e34 <MX_TIM15_Init>:
  HAL_TIM_MspPostInit(&htim3);

}
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8003e34:	b500      	push	{lr}
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim15.Instance = TIM15;
 8003e36:	4818      	ldr	r0, [pc, #96]	; (8003e98 <MX_TIM15_Init+0x64>)
 8003e38:	4b18      	ldr	r3, [pc, #96]	; (8003e9c <MX_TIM15_Init+0x68>)
 8003e3a:	6003      	str	r3, [r0, #0]
{
 8003e3c:	b089      	sub	sp, #36	; 0x24
  htim15.Init.Prescaler = 0;
 8003e3e:	2300      	movs	r3, #0
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim15.Init.Period = 1200;
 8003e40:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
  htim15.Init.Prescaler = 0;
 8003e44:	6043      	str	r3, [r0, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003e46:	6083      	str	r3, [r0, #8]
  htim15.Init.Period = 1200;
 8003e48:	60c2      	str	r2, [r0, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003e4a:	6103      	str	r3, [r0, #16]
  htim15.Init.RepetitionCounter = 0;
 8003e4c:	6143      	str	r3, [r0, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003e4e:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8003e50:	f7fd fbf6 	bl	8001640 <HAL_TIM_Base_Init>
 8003e54:	b118      	cbz	r0, 8003e5e <MX_TIM15_Init+0x2a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8003e56:	21a4      	movs	r1, #164	; 0xa4
 8003e58:	4811      	ldr	r0, [pc, #68]	; (8003ea0 <MX_TIM15_Init+0x6c>)
 8003e5a:	f7ff fde3 	bl	8003a24 <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003e5e:	a908      	add	r1, sp, #32
 8003e60:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003e64:	f841 3d10 	str.w	r3, [r1, #-16]!
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8003e68:	480b      	ldr	r0, [pc, #44]	; (8003e98 <MX_TIM15_Init+0x64>)
 8003e6a:	f7fd fd13 	bl	8001894 <HAL_TIM_ConfigClockSource>
 8003e6e:	b118      	cbz	r0, 8003e78 <MX_TIM15_Init+0x44>
  {
    _Error_Handler(__FILE__, __LINE__);
 8003e70:	21aa      	movs	r1, #170	; 0xaa
 8003e72:	480b      	ldr	r0, [pc, #44]	; (8003ea0 <MX_TIM15_Init+0x6c>)
 8003e74:	f7ff fdd6 	bl	8003a24 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003e78:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8003e7a:	a901      	add	r1, sp, #4
 8003e7c:	4806      	ldr	r0, [pc, #24]	; (8003e98 <MX_TIM15_Init+0x64>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003e7e:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003e80:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8003e82:	f7fd fef3 	bl	8001c6c <HAL_TIMEx_MasterConfigSynchronization>
 8003e86:	b118      	cbz	r0, 8003e90 <MX_TIM15_Init+0x5c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8003e88:	21b1      	movs	r1, #177	; 0xb1
 8003e8a:	4805      	ldr	r0, [pc, #20]	; (8003ea0 <MX_TIM15_Init+0x6c>)
 8003e8c:	f7ff fdca 	bl	8003a24 <_Error_Handler>
  }

}
 8003e90:	b009      	add	sp, #36	; 0x24
 8003e92:	f85d fb04 	ldr.w	pc, [sp], #4
 8003e96:	bf00      	nop
 8003e98:	20001a6c 	.word	0x20001a6c
 8003e9c:	40014000 	.word	0x40014000
 8003ea0:	080043cd 	.word	0x080043cd

08003ea4 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{

  if(tim_pwmHandle->Instance==TIM2)
 8003ea4:	6803      	ldr	r3, [r0, #0]
 8003ea6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 8003eaa:	b082      	sub	sp, #8
  if(tim_pwmHandle->Instance==TIM2)
 8003eac:	d10c      	bne.n	8003ec8 <HAL_TIM_PWM_MspInit+0x24>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003eae:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8003eb2:	69da      	ldr	r2, [r3, #28]
 8003eb4:	f042 0201 	orr.w	r2, r2, #1
 8003eb8:	61da      	str	r2, [r3, #28]
 8003eba:	69db      	ldr	r3, [r3, #28]
 8003ebc:	f003 0301 	and.w	r3, r3, #1
 8003ec0:	9300      	str	r3, [sp, #0]
 8003ec2:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8003ec4:	b002      	add	sp, #8
 8003ec6:	4770      	bx	lr
  else if(tim_pwmHandle->Instance==TIM3)
 8003ec8:	4a06      	ldr	r2, [pc, #24]	; (8003ee4 <HAL_TIM_PWM_MspInit+0x40>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d1fa      	bne.n	8003ec4 <HAL_TIM_PWM_MspInit+0x20>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003ece:	4b06      	ldr	r3, [pc, #24]	; (8003ee8 <HAL_TIM_PWM_MspInit+0x44>)
 8003ed0:	69da      	ldr	r2, [r3, #28]
 8003ed2:	f042 0202 	orr.w	r2, r2, #2
 8003ed6:	61da      	str	r2, [r3, #28]
 8003ed8:	69db      	ldr	r3, [r3, #28]
 8003eda:	f003 0302 	and.w	r3, r3, #2
 8003ede:	9301      	str	r3, [sp, #4]
 8003ee0:	9b01      	ldr	r3, [sp, #4]
}
 8003ee2:	e7ef      	b.n	8003ec4 <HAL_TIM_PWM_MspInit+0x20>
 8003ee4:	40000400 	.word	0x40000400
 8003ee8:	40021000 	.word	0x40021000

08003eec <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003eec:	b507      	push	{r0, r1, r2, lr}

  if(tim_baseHandle->Instance==TIM15)
 8003eee:	4b0d      	ldr	r3, [pc, #52]	; (8003f24 <HAL_TIM_Base_MspInit+0x38>)
 8003ef0:	6802      	ldr	r2, [r0, #0]
 8003ef2:	429a      	cmp	r2, r3
 8003ef4:	d112      	bne.n	8003f1c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM15_MspInit 0 */

  /* USER CODE END TIM15_MspInit 0 */
    /* TIM15 clock enable */
    __HAL_RCC_TIM15_CLK_ENABLE();
 8003ef6:	f503 4350 	add.w	r3, r3, #53248	; 0xd000

    /* TIM15 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 5, 0);
 8003efa:	2018      	movs	r0, #24
    __HAL_RCC_TIM15_CLK_ENABLE();
 8003efc:	699a      	ldr	r2, [r3, #24]
 8003efe:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003f02:	619a      	str	r2, [r3, #24]
 8003f04:	699b      	ldr	r3, [r3, #24]
 8003f06:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f0a:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 5, 0);
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	2105      	movs	r1, #5
    __HAL_RCC_TIM15_CLK_ENABLE();
 8003f10:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 5, 0);
 8003f12:	f7fc f993 	bl	800023c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8003f16:	2018      	movs	r0, #24
 8003f18:	f7fc f9c4 	bl	80002a4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 8003f1c:	b003      	add	sp, #12
 8003f1e:	f85d fb04 	ldr.w	pc, [sp], #4
 8003f22:	bf00      	nop
 8003f24:	40014000 	.word	0x40014000

08003f28 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003f28:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(timHandle->Instance==TIM2)
 8003f2a:	6803      	ldr	r3, [r0, #0]
 8003f2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 8003f30:	b087      	sub	sp, #28
  if(timHandle->Instance==TIM2)
 8003f32:	d10e      	bne.n	8003f52 <HAL_TIM_MspPostInit+0x2a>

  /* USER CODE END TIM2_MspPostInit 0 */
    /**TIM2 GPIO Configuration    
    PA1     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003f34:	2302      	movs	r3, #2
 8003f36:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f38:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f3e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003f40:	2301      	movs	r3, #1
 8003f42:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f44:	a901      	add	r1, sp, #4
 8003f46:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f4a:	f7fc f9fd 	bl	8000348 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003f4e:	b007      	add	sp, #28
 8003f50:	bd30      	pop	{r4, r5, pc}
  else if(timHandle->Instance==TIM3)
 8003f52:	4a0c      	ldr	r2, [pc, #48]	; (8003f84 <HAL_TIM_MspPostInit+0x5c>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d1fa      	bne.n	8003f4e <HAL_TIM_MspPostInit+0x26>
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f58:	2402      	movs	r4, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f5a:	2500      	movs	r5, #0
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003f5c:	2310      	movs	r3, #16
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f5e:	a901      	add	r1, sp, #4
 8003f60:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003f64:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f66:	9402      	str	r4, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f68:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f6a:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003f6c:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f6e:	f7fc f9eb 	bl	8000348 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 8003f72:	2313      	movs	r3, #19
 8003f74:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f76:	9402      	str	r4, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f78:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f7a:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003f7c:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f7e:	a901      	add	r1, sp, #4
 8003f80:	4801      	ldr	r0, [pc, #4]	; (8003f88 <HAL_TIM_MspPostInit+0x60>)
 8003f82:	e7e2      	b.n	8003f4a <HAL_TIM_MspPostInit+0x22>
 8003f84:	40000400 	.word	0x40000400
 8003f88:	48000400 	.word	0x48000400

08003f8c <MX_TIM2_Init>:
{
 8003f8c:	b510      	push	{r4, lr}
  htim2.Instance = TIM2;
 8003f8e:	4819      	ldr	r0, [pc, #100]	; (8003ff4 <MX_TIM2_Init+0x68>)
  htim2.Init.Prescaler = 0;
 8003f90:	2400      	movs	r4, #0
 8003f92:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
{
 8003f96:	b08a      	sub	sp, #40	; 0x28
  htim2.Init.Prescaler = 0;
 8003f98:	e880 0018 	stmia.w	r0, {r3, r4}
  htim2.Init.Period = 480000;
 8003f9c:	4b16      	ldr	r3, [pc, #88]	; (8003ff8 <MX_TIM2_Init+0x6c>)
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003f9e:	6084      	str	r4, [r0, #8]
  htim2.Init.Period = 480000;
 8003fa0:	60c3      	str	r3, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003fa2:	6104      	str	r4, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003fa4:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003fa6:	f7fd fb65 	bl	8001674 <HAL_TIM_PWM_Init>
 8003faa:	b118      	cbz	r0, 8003fb4 <MX_TIM2_Init+0x28>
    _Error_Handler(__FILE__, __LINE__);
 8003fac:	214c      	movs	r1, #76	; 0x4c
 8003fae:	4813      	ldr	r0, [pc, #76]	; (8003ffc <MX_TIM2_Init+0x70>)
 8003fb0:	f7ff fd38 	bl	8003a24 <_Error_Handler>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003fb4:	4669      	mov	r1, sp
 8003fb6:	480f      	ldr	r0, [pc, #60]	; (8003ff4 <MX_TIM2_Init+0x68>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003fb8:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003fba:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003fbc:	f7fd fe56 	bl	8001c6c <HAL_TIMEx_MasterConfigSynchronization>
 8003fc0:	b118      	cbz	r0, 8003fca <MX_TIM2_Init+0x3e>
    _Error_Handler(__FILE__, __LINE__);
 8003fc2:	2153      	movs	r1, #83	; 0x53
 8003fc4:	480d      	ldr	r0, [pc, #52]	; (8003ffc <MX_TIM2_Init+0x70>)
 8003fc6:	f7ff fd2d 	bl	8003a24 <_Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003fca:	2360      	movs	r3, #96	; 0x60
 8003fcc:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003fce:	2204      	movs	r2, #4
  sConfigOC.Pulse = 0;
 8003fd0:	2300      	movs	r3, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003fd2:	a903      	add	r1, sp, #12
 8003fd4:	4807      	ldr	r0, [pc, #28]	; (8003ff4 <MX_TIM2_Init+0x68>)
  sConfigOC.Pulse = 0;
 8003fd6:	9304      	str	r3, [sp, #16]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003fd8:	9305      	str	r3, [sp, #20]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003fda:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003fdc:	f7fd fdbe 	bl	8001b5c <HAL_TIM_PWM_ConfigChannel>
 8003fe0:	b118      	cbz	r0, 8003fea <MX_TIM2_Init+0x5e>
    _Error_Handler(__FILE__, __LINE__);
 8003fe2:	215c      	movs	r1, #92	; 0x5c
 8003fe4:	4805      	ldr	r0, [pc, #20]	; (8003ffc <MX_TIM2_Init+0x70>)
 8003fe6:	f7ff fd1d 	bl	8003a24 <_Error_Handler>
  HAL_TIM_MspPostInit(&htim2);
 8003fea:	4802      	ldr	r0, [pc, #8]	; (8003ff4 <MX_TIM2_Init+0x68>)
 8003fec:	f7ff ff9c 	bl	8003f28 <HAL_TIM_MspPostInit>
}
 8003ff0:	b00a      	add	sp, #40	; 0x28
 8003ff2:	bd10      	pop	{r4, pc}
 8003ff4:	20001aec 	.word	0x20001aec
 8003ff8:	00075300 	.word	0x00075300
 8003ffc:	080043cd 	.word	0x080043cd

08004000 <MX_TIM3_Init>:
{
 8004000:	b510      	push	{r4, lr}
  htim3.Instance = TIM3;
 8004002:	4828      	ldr	r0, [pc, #160]	; (80040a4 <MX_TIM3_Init+0xa4>)
  htim3.Init.Prescaler = 0;
 8004004:	4b28      	ldr	r3, [pc, #160]	; (80040a8 <MX_TIM3_Init+0xa8>)
 8004006:	2400      	movs	r4, #0
{
 8004008:	b08a      	sub	sp, #40	; 0x28
  htim3.Init.Prescaler = 0;
 800400a:	e880 0018 	stmia.w	r0, {r3, r4}
  htim3.Init.Period = 20000;
 800400e:	f644 6320 	movw	r3, #20000	; 0x4e20
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004012:	6084      	str	r4, [r0, #8]
  htim3.Init.Period = 20000;
 8004014:	60c3      	str	r3, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004016:	6104      	str	r4, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004018:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800401a:	f7fd fb2b 	bl	8001674 <HAL_TIM_PWM_Init>
 800401e:	b118      	cbz	r0, 8004028 <MX_TIM3_Init+0x28>
    _Error_Handler(__FILE__, __LINE__);
 8004020:	2170      	movs	r1, #112	; 0x70
 8004022:	4822      	ldr	r0, [pc, #136]	; (80040ac <MX_TIM3_Init+0xac>)
 8004024:	f7ff fcfe 	bl	8003a24 <_Error_Handler>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004028:	4669      	mov	r1, sp
 800402a:	481e      	ldr	r0, [pc, #120]	; (80040a4 <MX_TIM3_Init+0xa4>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800402c:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800402e:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004030:	f7fd fe1c 	bl	8001c6c <HAL_TIMEx_MasterConfigSynchronization>
 8004034:	b118      	cbz	r0, 800403e <MX_TIM3_Init+0x3e>
    _Error_Handler(__FILE__, __LINE__);
 8004036:	2177      	movs	r1, #119	; 0x77
 8004038:	481c      	ldr	r0, [pc, #112]	; (80040ac <MX_TIM3_Init+0xac>)
 800403a:	f7ff fcf3 	bl	8003a24 <_Error_Handler>
  sConfigOC.Pulse = 0;
 800403e:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004040:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004042:	a903      	add	r1, sp, #12
 8004044:	4817      	ldr	r0, [pc, #92]	; (80040a4 <MX_TIM3_Init+0xa4>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004046:	9303      	str	r3, [sp, #12]
  sConfigOC.Pulse = 0;
 8004048:	9204      	str	r2, [sp, #16]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800404a:	9205      	str	r2, [sp, #20]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800404c:	9207      	str	r2, [sp, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800404e:	f7fd fd85 	bl	8001b5c <HAL_TIM_PWM_ConfigChannel>
 8004052:	b118      	cbz	r0, 800405c <MX_TIM3_Init+0x5c>
    _Error_Handler(__FILE__, __LINE__);
 8004054:	2180      	movs	r1, #128	; 0x80
 8004056:	4815      	ldr	r0, [pc, #84]	; (80040ac <MX_TIM3_Init+0xac>)
 8004058:	f7ff fce4 	bl	8003a24 <_Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800405c:	2204      	movs	r2, #4
 800405e:	a903      	add	r1, sp, #12
 8004060:	4810      	ldr	r0, [pc, #64]	; (80040a4 <MX_TIM3_Init+0xa4>)
 8004062:	f7fd fd7b 	bl	8001b5c <HAL_TIM_PWM_ConfigChannel>
 8004066:	b118      	cbz	r0, 8004070 <MX_TIM3_Init+0x70>
    _Error_Handler(__FILE__, __LINE__);
 8004068:	2185      	movs	r1, #133	; 0x85
 800406a:	4810      	ldr	r0, [pc, #64]	; (80040ac <MX_TIM3_Init+0xac>)
 800406c:	f7ff fcda 	bl	8003a24 <_Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004070:	2208      	movs	r2, #8
 8004072:	a903      	add	r1, sp, #12
 8004074:	480b      	ldr	r0, [pc, #44]	; (80040a4 <MX_TIM3_Init+0xa4>)
 8004076:	f7fd fd71 	bl	8001b5c <HAL_TIM_PWM_ConfigChannel>
 800407a:	b118      	cbz	r0, 8004084 <MX_TIM3_Init+0x84>
    _Error_Handler(__FILE__, __LINE__);
 800407c:	218a      	movs	r1, #138	; 0x8a
 800407e:	480b      	ldr	r0, [pc, #44]	; (80040ac <MX_TIM3_Init+0xac>)
 8004080:	f7ff fcd0 	bl	8003a24 <_Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004084:	220c      	movs	r2, #12
 8004086:	eb0d 0102 	add.w	r1, sp, r2
 800408a:	4806      	ldr	r0, [pc, #24]	; (80040a4 <MX_TIM3_Init+0xa4>)
 800408c:	f7fd fd66 	bl	8001b5c <HAL_TIM_PWM_ConfigChannel>
 8004090:	b118      	cbz	r0, 800409a <MX_TIM3_Init+0x9a>
    _Error_Handler(__FILE__, __LINE__);
 8004092:	218f      	movs	r1, #143	; 0x8f
 8004094:	4805      	ldr	r0, [pc, #20]	; (80040ac <MX_TIM3_Init+0xac>)
 8004096:	f7ff fcc5 	bl	8003a24 <_Error_Handler>
  HAL_TIM_MspPostInit(&htim3);
 800409a:	4802      	ldr	r0, [pc, #8]	; (80040a4 <MX_TIM3_Init+0xa4>)
 800409c:	f7ff ff44 	bl	8003f28 <HAL_TIM_MspPostInit>
}
 80040a0:	b00a      	add	sp, #40	; 0x28
 80040a2:	bd10      	pop	{r4, pc}
 80040a4:	20001aac 	.word	0x20001aac
 80040a8:	40000400 	.word	0x40000400
 80040ac:	080043cd 	.word	0x080043cd

080040b0 <incrementTimeMeasurmentValue>:
} 

/* USER CODE BEGIN 1 */

void incrementTimeMeasurmentValue(){
	timeMeasurementValue++;
 80040b0:	4a02      	ldr	r2, [pc, #8]	; (80040bc <incrementTimeMeasurmentValue+0xc>)
 80040b2:	8813      	ldrh	r3, [r2, #0]
 80040b4:	3301      	adds	r3, #1
 80040b6:	8013      	strh	r3, [r2, #0]
 80040b8:	4770      	bx	lr
 80040ba:	bf00      	nop
 80040bc:	2000199a 	.word	0x2000199a

080040c0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80040c0:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
 80040c2:	480d      	ldr	r0, [pc, #52]	; (80040f8 <MX_USART1_UART_Init+0x38>)
  huart1.Init.BaudRate = 19200;
 80040c4:	4b0d      	ldr	r3, [pc, #52]	; (80040fc <MX_USART1_UART_Init+0x3c>)
 80040c6:	f44f 4e96 	mov.w	lr, #19200	; 0x4b00
 80040ca:	e880 4008 	stmia.w	r0, {r3, lr}
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 80040ce:	220c      	movs	r2, #12
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80040d0:	2300      	movs	r3, #0
 80040d2:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80040d4:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80040d6:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80040d8:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80040da:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80040dc:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80040de:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80040e0:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80040e2:	f7fd fffb 	bl	80020dc <HAL_UART_Init>
 80040e6:	b128      	cbz	r0, 80040f4 <MX_USART1_UART_Init+0x34>
  {
    _Error_Handler(__FILE__, __LINE__);
 80040e8:	214f      	movs	r1, #79	; 0x4f
 80040ea:	4805      	ldr	r0, [pc, #20]	; (8004100 <MX_USART1_UART_Init+0x40>)
  }

}
 80040ec:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 80040f0:	f7ff bc98 	b.w	8003a24 <_Error_Handler>
 80040f4:	bd08      	pop	{r3, pc}
 80040f6:	bf00      	nop
 80040f8:	20001b2c 	.word	0x20001b2c
 80040fc:	40013800 	.word	0x40013800
 8004100:	080043da 	.word	0x080043da

08004104 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004104:	b508      	push	{r3, lr}

  huart2.Instance = USART2;
 8004106:	480d      	ldr	r0, [pc, #52]	; (800413c <MX_USART2_UART_Init+0x38>)
  huart2.Init.BaudRate = 38400;
 8004108:	4b0d      	ldr	r3, [pc, #52]	; (8004140 <MX_USART2_UART_Init+0x3c>)
 800410a:	f44f 4e16 	mov.w	lr, #38400	; 0x9600
 800410e:	e880 4008 	stmia.w	r0, {r3, lr}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004112:	220c      	movs	r2, #12
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004114:	2300      	movs	r3, #0
 8004116:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004118:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800411a:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800411c:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800411e:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004120:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004122:	6203      	str	r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004124:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004126:	f7fd ffd9 	bl	80020dc <HAL_UART_Init>
 800412a:	b128      	cbz	r0, 8004138 <MX_USART2_UART_Init+0x34>
  {
    _Error_Handler(__FILE__, __LINE__);
 800412c:	2164      	movs	r1, #100	; 0x64
 800412e:	4805      	ldr	r0, [pc, #20]	; (8004144 <MX_USART2_UART_Init+0x40>)
  }

}
 8004130:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 8004134:	f7ff bc76 	b.w	8003a24 <_Error_Handler>
 8004138:	bd08      	pop	{r3, pc}
 800413a:	bf00      	nop
 800413c:	20001b9c 	.word	0x20001b9c
 8004140:	40004400 	.word	0x40004400
 8004144:	080043da 	.word	0x080043da

08004148 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004148:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==USART1)
 800414a:	6803      	ldr	r3, [r0, #0]
 800414c:	4a22      	ldr	r2, [pc, #136]	; (80041d8 <HAL_UART_MspInit+0x90>)
 800414e:	4293      	cmp	r3, r2
{
 8004150:	b088      	sub	sp, #32
  if(uartHandle->Instance==USART1)
 8004152:	d123      	bne.n	800419c <HAL_UART_MspInit+0x54>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004154:	4b21      	ldr	r3, [pc, #132]	; (80041dc <HAL_UART_MspInit+0x94>)
 8004156:	699a      	ldr	r2, [r3, #24]
 8004158:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800415c:	619a      	str	r2, [r3, #24]
 800415e:	699b      	ldr	r3, [r3, #24]
 8004160:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004164:	9301      	str	r3, [sp, #4]
 8004166:	9b01      	ldr	r3, [sp, #4]
  
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004168:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800416c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800416e:	2302      	movs	r3, #2
 8004170:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004172:	2303      	movs	r3, #3
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004174:	2400      	movs	r4, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004176:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004178:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800417a:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800417c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004180:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004182:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004184:	f7fc f8e0 	bl	8000348 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8004188:	2025      	movs	r0, #37	; 0x25
 800418a:	4622      	mov	r2, r4
 800418c:	2105      	movs	r1, #5
 800418e:	f7fc f855 	bl	800023c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004192:	2025      	movs	r0, #37	; 0x25
 8004194:	f7fc f886 	bl	80002a4 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8004198:	b008      	add	sp, #32
 800419a:	bd10      	pop	{r4, pc}
  else if(uartHandle->Instance==USART2)
 800419c:	4a10      	ldr	r2, [pc, #64]	; (80041e0 <HAL_UART_MspInit+0x98>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d1fa      	bne.n	8004198 <HAL_UART_MspInit+0x50>
    __HAL_RCC_USART2_CLK_ENABLE();
 80041a2:	4b0e      	ldr	r3, [pc, #56]	; (80041dc <HAL_UART_MspInit+0x94>)
 80041a4:	69da      	ldr	r2, [r3, #28]
 80041a6:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80041aa:	61da      	str	r2, [r3, #28]
 80041ac:	69db      	ldr	r3, [r3, #28]
 80041ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041b2:	9302      	str	r3, [sp, #8]
 80041b4:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 80041b6:	f248 0304 	movw	r3, #32772	; 0x8004
 80041ba:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041bc:	2302      	movs	r3, #2
 80041be:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041c0:	2300      	movs	r3, #0
 80041c2:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80041c4:	2303      	movs	r3, #3
 80041c6:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80041c8:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80041ca:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80041cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80041d0:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80041d2:	f7fc f8b9 	bl	8000348 <HAL_GPIO_Init>
}
 80041d6:	e7df      	b.n	8004198 <HAL_UART_MspInit+0x50>
 80041d8:	40013800 	.word	0x40013800
 80041dc:	40021000 	.word	0x40021000
 80041e0:	40004400 	.word	0x40004400

080041e4 <Velo_Init>:
int32_t velocity;
int32_t oldPos;

// Init Routine
void Velo_Init(){
	velocity = 0;
 80041e4:	4a02      	ldr	r2, [pc, #8]	; (80041f0 <Velo_Init+0xc>)
 80041e6:	2300      	movs	r3, #0
 80041e8:	6013      	str	r3, [r2, #0]
	oldPos = 0;
 80041ea:	4a02      	ldr	r2, [pc, #8]	; (80041f4 <Velo_Init+0x10>)
 80041ec:	6013      	str	r3, [r2, #0]
 80041ee:	4770      	bx	lr
 80041f0:	20001da0 	.word	0x20001da0
 80041f4:	20001d9c 	.word	0x20001d9c

080041f8 <Velo_GetVelo>:
}

// Returns Encoder Velocity in U/s
int32_t Velo_GetVelo(){
	return velocity;
}
 80041f8:	4b01      	ldr	r3, [pc, #4]	; (8004200 <Velo_GetVelo+0x8>)
 80041fa:	6818      	ldr	r0, [r3, #0]
 80041fc:	4770      	bx	lr
 80041fe:	bf00      	nop
 8004200:	20001da0 	.word	0x20001da0

08004204 <Velo_Sample>:

int32_t log_velo[100];
int16_t VelCounter = 0;
// Samples Velocity
void Velo_Sample(){
 8004204:	b508      	push	{r3, lr}
	int32_t newPos = Quad_GetPos();
 8004206:	f7ff fcd3 	bl	8003bb0 <Quad_GetPos>
	int32_t diff = newPos - oldPos;
 800420a:	490c      	ldr	r1, [pc, #48]	; (800423c <Velo_Sample+0x38>)
 800420c:	680a      	ldr	r2, [r1, #0]
	velocity = (diff * 100) / 48;
	oldPos = newPos;
 800420e:	6008      	str	r0, [r1, #0]
	int32_t diff = newPos - oldPos;
 8004210:	1a83      	subs	r3, r0, r2
	velocity = (diff * 100) / 48;
 8004212:	2264      	movs	r2, #100	; 0x64
 8004214:	435a      	muls	r2, r3

	log_velo[VelCounter] = velocity;
 8004216:	490a      	ldr	r1, [pc, #40]	; (8004240 <Velo_Sample+0x3c>)
 8004218:	480a      	ldr	r0, [pc, #40]	; (8004244 <Velo_Sample+0x40>)
	velocity = (diff * 100) / 48;
 800421a:	2330      	movs	r3, #48	; 0x30
 800421c:	fb92 f2f3 	sdiv	r2, r2, r3
 8004220:	4b09      	ldr	r3, [pc, #36]	; (8004248 <Velo_Sample+0x44>)
 8004222:	601a      	str	r2, [r3, #0]
	log_velo[VelCounter] = velocity;
 8004224:	f9b1 3000 	ldrsh.w	r3, [r1]
 8004228:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
	VelCounter++;
 800422c:	3301      	adds	r3, #1
 800422e:	b21b      	sxth	r3, r3
	if (VelCounter >= 100){
 8004230:	2b63      	cmp	r3, #99	; 0x63
		VelCounter = 0;
 8004232:	bfc8      	it	gt
 8004234:	2300      	movgt	r3, #0
 8004236:	800b      	strh	r3, [r1, #0]
 8004238:	bd08      	pop	{r3, pc}
 800423a:	bf00      	nop
 800423c:	20001d9c 	.word	0x20001d9c
 8004240:	2000199c 	.word	0x2000199c
 8004244:	20001c0c 	.word	0x20001c0c
 8004248:	20001da0 	.word	0x20001da0

0800424c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800424c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004284 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8004250:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8004252:	e003      	b.n	800425c <LoopCopyDataInit>

08004254 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8004254:	4b0c      	ldr	r3, [pc, #48]	; (8004288 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8004256:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8004258:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800425a:	3104      	adds	r1, #4

0800425c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800425c:	480b      	ldr	r0, [pc, #44]	; (800428c <LoopForever+0xa>)
	ldr	r3, =_edata
 800425e:	4b0c      	ldr	r3, [pc, #48]	; (8004290 <LoopForever+0xe>)
	adds	r2, r0, r1
 8004260:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8004262:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8004264:	d3f6      	bcc.n	8004254 <CopyDataInit>
	ldr	r2, =_sbss
 8004266:	4a0b      	ldr	r2, [pc, #44]	; (8004294 <LoopForever+0x12>)
	b	LoopFillZerobss
 8004268:	e002      	b.n	8004270 <LoopFillZerobss>

0800426a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800426a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800426c:	f842 3b04 	str.w	r3, [r2], #4

08004270 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8004270:	4b09      	ldr	r3, [pc, #36]	; (8004298 <LoopForever+0x16>)
	cmp	r2, r3
 8004272:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8004274:	d3f9      	bcc.n	800426a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004276:	f7ff fda9 	bl	8003dcc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800427a:	f000 f811 	bl	80042a0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800427e:	f7ff fb15 	bl	80038ac <main>

08004282 <LoopForever>:

LoopForever:
    b LoopForever
 8004282:	e7fe      	b.n	8004282 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004284:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 8004288:	080043f4 	.word	0x080043f4
	ldr	r0, =_sdata
 800428c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8004290:	20000010 	.word	0x20000010
	ldr	r2, =_sbss
 8004294:	20000010 	.word	0x20000010
	ldr	r3, = _ebss
 8004298:	20001da4 	.word	0x20001da4

0800429c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800429c:	e7fe      	b.n	800429c <ADC1_2_IRQHandler>
	...

080042a0 <__libc_init_array>:
 80042a0:	b570      	push	{r4, r5, r6, lr}
 80042a2:	4e0d      	ldr	r6, [pc, #52]	; (80042d8 <__libc_init_array+0x38>)
 80042a4:	4c0d      	ldr	r4, [pc, #52]	; (80042dc <__libc_init_array+0x3c>)
 80042a6:	1ba4      	subs	r4, r4, r6
 80042a8:	10a4      	asrs	r4, r4, #2
 80042aa:	2500      	movs	r5, #0
 80042ac:	42a5      	cmp	r5, r4
 80042ae:	d109      	bne.n	80042c4 <__libc_init_array+0x24>
 80042b0:	4e0b      	ldr	r6, [pc, #44]	; (80042e0 <__libc_init_array+0x40>)
 80042b2:	4c0c      	ldr	r4, [pc, #48]	; (80042e4 <__libc_init_array+0x44>)
 80042b4:	f000 f818 	bl	80042e8 <_init>
 80042b8:	1ba4      	subs	r4, r4, r6
 80042ba:	10a4      	asrs	r4, r4, #2
 80042bc:	2500      	movs	r5, #0
 80042be:	42a5      	cmp	r5, r4
 80042c0:	d105      	bne.n	80042ce <__libc_init_array+0x2e>
 80042c2:	bd70      	pop	{r4, r5, r6, pc}
 80042c4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80042c8:	4798      	blx	r3
 80042ca:	3501      	adds	r5, #1
 80042cc:	e7ee      	b.n	80042ac <__libc_init_array+0xc>
 80042ce:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80042d2:	4798      	blx	r3
 80042d4:	3501      	adds	r5, #1
 80042d6:	e7f2      	b.n	80042be <__libc_init_array+0x1e>
 80042d8:	080043ec 	.word	0x080043ec
 80042dc:	080043ec 	.word	0x080043ec
 80042e0:	080043ec 	.word	0x080043ec
 80042e4:	080043f0 	.word	0x080043f0

080042e8 <_init>:
 80042e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042ea:	bf00      	nop
 80042ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80042ee:	bc08      	pop	{r3}
 80042f0:	469e      	mov	lr, r3
 80042f2:	4770      	bx	lr

080042f4 <_fini>:
 80042f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042f6:	bf00      	nop
 80042f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80042fa:	bc08      	pop	{r3}
 80042fc:	469e      	mov	lr, r3
 80042fe:	4770      	bx	lr
