Running: C:\Xilinx\11.1\ISE\bin\nt\unwrapped\fuse.exe -ise D:/FPGA-SVN/fpga/parquimetro/parquimetro.ise -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/FPGA-SVN/fpga/parquimetro/testfinal_isim_beh.exe -prj D:/FPGA-SVN/fpga/parquimetro/testfinal_beh.prj testfinal glbl 
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "D:/FPGA-SVN/fpga/parquimetro/fsm.v" into library work
Analyzing Verilog file "D:/FPGA-SVN/fpga/hex-to-ssegParq.v" into library work
Analyzing Verilog file "D:/FPGA-SVN/fpga/disp-mux.v" into library work
Analyzing Verilog file "D:/FPGA-SVN/fpga/parquimetro/parquimetrotop.v" into library work
Analyzing Verilog file "D:/FPGA-SVN/fpga/parquimetro/testfinal.v" into library work
Analyzing Verilog file "C:/Xilinx/11.1/ISE/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "D:/FPGA-SVN/fpga/parquimetro/parquimetrotop.v" Line 34: Size mismatch in connection of port <dp>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:/FPGA-SVN/fpga/parquimetro/parquimetrotop.v" Line 36: Size mismatch in connection of port <in1>. Formal port size is 8-bit while actual signal size is 7-bit.
Completed static elaboration
Fuse Memory Usage: 57200 KB
Fuse CPU Usage: 140 ms
Compiling module fsm
Compiling module hex_to_sseg
Compiling module disp_mux
Compiling module parquimetrotop
Compiling module testfinal
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable D:/FPGA-SVN/fpga/parquimetro/testfinal_isim_beh.exe
Fuse Memory Usage: 60532 KB
Fuse CPU Usage: 203 ms
