Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov 24 14:13:13 2020
| Host         : DESKTOP-38O5VOH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file cam2hdmi_bd_wrapper_timing_summary_postroute_physopted.rpt -pb cam2hdmi_bd_wrapper_timing_summary_postroute_physopted.pb -rpx cam2hdmi_bd_wrapper_timing_summary_postroute_physopted.rpx
| Design       : cam2hdmi_bd_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 49 register/latch pins with no clock driven by root clock pin: cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clkCounterReg_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 46 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.621        0.000                      0                 2069        0.066        0.000                      0                 2069        3.000        0.000                       0                  1021  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)       Period(ns)      Frequency(MHz)
-----                             ------------       ----------      --------------
clk_100MHz                        {0.000 5.000}      10.000          100.000         
  clk_out1_cam2hdmi_bd_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clk_out2_cam2hdmi_bd_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clk_out3_cam2hdmi_bd_clk_wiz_0  {0.000 5.000}      10.000          100.000         
    clk_50_hdmi_int               {0.000 10.000}     20.000          50.000          
  clkfbout_cam2hdmi_bd_clk_wiz_0  {0.000 5.000}      10.000          100.000         
pclk_virt                         {0.000 40.000}     80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_cam2hdmi_bd_clk_wiz_0        3.824        0.000                      0                 1959        0.066        0.000                      0                 1959        4.020        0.000                       0                   962  
  clk_out2_cam2hdmi_bd_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     2  
  clk_out3_cam2hdmi_bd_clk_wiz_0        5.579        0.000                      0                   71        0.127        0.000                      0                   71        4.020        0.000                       0                    53  
  clkfbout_cam2hdmi_bd_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_cam2hdmi_bd_clk_wiz_0  clk_out3_cam2hdmi_bd_clk_wiz_0        5.842        0.000                      0                   30        0.237        0.000                      0                   30  
clk_out3_cam2hdmi_bd_clk_wiz_0  clk_50_hdmi_int                       2.621        0.000                      0                   11        0.557        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cam2hdmi_bd_clk_wiz_0
  To Clock:  clk_out1_cam2hdmi_bd_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.824ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.824ns  (required time - arrival time)
  Source:                 cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cam2hdmi_bd_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cam2hdmi_bd_clk_wiz_0 rise@10.000ns - clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.168ns  (logic 2.353ns (38.151%)  route 3.815ns (61.849%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         1.651    -0.961    cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y87         FDRE                                         r  cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.505 r  cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.692     0.188    cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X34Y87         LUT2 (Prop_lut2_I0_O)        0.124     0.312 r  cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.069     1.380    cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X36Y97         LUT5 (Prop_lut5_I1_O)        0.116     1.496 r  cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.923     2.419    cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y96         LUT4 (Prop_lut4_I3_O)        0.328     2.747 r  cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     2.747    cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X31Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.297 r  cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.297    cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.411 r  cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.411    cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X31Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.745 r  cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           1.131     4.876    cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X31Y94         LUT3 (Prop_lut3_I0_O)        0.331     5.207 r  cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     5.207    cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X31Y94         FDRE                                         r  cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         1.528     8.454    cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y94         FDRE                                         r  cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.576     9.030    
                         clock uncertainty           -0.074     8.956    
    SLICE_X31Y94         FDRE (Setup_fdre_C_D)        0.075     9.031    cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                          9.031    
                         arrival time                          -5.207    
  -------------------------------------------------------------------
                         slack                                  3.824    

Slack (MET) :             3.909ns  (required time - arrival time)
  Source:                 cam2hdmi_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/axiImage_0/U0/cntH_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cam2hdmi_bd_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cam2hdmi_bd_clk_wiz_0 rise@10.000ns - clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.700ns  (logic 2.167ns (38.018%)  route 3.533ns (61.982%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 8.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         1.740    -0.872    cam2hdmi_bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cam2hdmi_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.462 r  cam2hdmi_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.510     1.973    cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y84         LUT5 (Prop_lut5_I1_O)        0.150     2.123 r  cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.620     2.743    cam2hdmi_bd_i/axiImage_0/U0/S_AXI_WVALID
    SLICE_X33Y83         LUT4 (Prop_lut4_I1_O)        0.351     3.094 f  cam2hdmi_bd_i/axiImage_0/U0/cntH[7]_i_4/O
                         net (fo=4, routed)           0.678     3.772    cam2hdmi_bd_i/axiImage_0/U0/cntH[7]_i_4_n_0
    SLICE_X31Y84         LUT5 (Prop_lut5_I0_O)        0.332     4.104 r  cam2hdmi_bd_i/axiImage_0/U0/cntH[7]_i_2/O
                         net (fo=8, routed)           0.724     4.828    cam2hdmi_bd_i/axiImage_0/U0/cntH[7]_i_2_n_0
    SLICE_X32Y87         FDRE                                         r  cam2hdmi_bd_i/axiImage_0/U0/cntH_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         1.478     8.404    cam2hdmi_bd_i/axiImage_0/U0/S_AXI_ACLK
    SLICE_X32Y87         FDRE                                         r  cam2hdmi_bd_i/axiImage_0/U0/cntH_reg[2]/C
                         clock pessimism              0.576     8.980    
                         clock uncertainty           -0.074     8.906    
    SLICE_X32Y87         FDRE (Setup_fdre_C_CE)      -0.169     8.737    cam2hdmi_bd_i/axiImage_0/U0/cntH_reg[2]
  -------------------------------------------------------------------
                         required time                          8.737    
                         arrival time                          -4.828    
  -------------------------------------------------------------------
                         slack                                  3.909    

Slack (MET) :             3.909ns  (required time - arrival time)
  Source:                 cam2hdmi_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/axiImage_0/U0/cntH_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cam2hdmi_bd_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cam2hdmi_bd_clk_wiz_0 rise@10.000ns - clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.700ns  (logic 2.167ns (38.018%)  route 3.533ns (61.982%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 8.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         1.740    -0.872    cam2hdmi_bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cam2hdmi_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.462 r  cam2hdmi_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.510     1.973    cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y84         LUT5 (Prop_lut5_I1_O)        0.150     2.123 r  cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.620     2.743    cam2hdmi_bd_i/axiImage_0/U0/S_AXI_WVALID
    SLICE_X33Y83         LUT4 (Prop_lut4_I1_O)        0.351     3.094 f  cam2hdmi_bd_i/axiImage_0/U0/cntH[7]_i_4/O
                         net (fo=4, routed)           0.678     3.772    cam2hdmi_bd_i/axiImage_0/U0/cntH[7]_i_4_n_0
    SLICE_X31Y84         LUT5 (Prop_lut5_I0_O)        0.332     4.104 r  cam2hdmi_bd_i/axiImage_0/U0/cntH[7]_i_2/O
                         net (fo=8, routed)           0.724     4.828    cam2hdmi_bd_i/axiImage_0/U0/cntH[7]_i_2_n_0
    SLICE_X32Y87         FDRE                                         r  cam2hdmi_bd_i/axiImage_0/U0/cntH_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         1.478     8.404    cam2hdmi_bd_i/axiImage_0/U0/S_AXI_ACLK
    SLICE_X32Y87         FDRE                                         r  cam2hdmi_bd_i/axiImage_0/U0/cntH_reg[3]/C
                         clock pessimism              0.576     8.980    
                         clock uncertainty           -0.074     8.906    
    SLICE_X32Y87         FDRE (Setup_fdre_C_CE)      -0.169     8.737    cam2hdmi_bd_i/axiImage_0/U0/cntH_reg[3]
  -------------------------------------------------------------------
                         required time                          8.737    
                         arrival time                          -4.828    
  -------------------------------------------------------------------
                         slack                                  3.909    

Slack (MET) :             3.909ns  (required time - arrival time)
  Source:                 cam2hdmi_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/axiImage_0/U0/cntH_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cam2hdmi_bd_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cam2hdmi_bd_clk_wiz_0 rise@10.000ns - clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.700ns  (logic 2.167ns (38.018%)  route 3.533ns (61.982%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 8.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         1.740    -0.872    cam2hdmi_bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cam2hdmi_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.462 r  cam2hdmi_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.510     1.973    cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y84         LUT5 (Prop_lut5_I1_O)        0.150     2.123 r  cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.620     2.743    cam2hdmi_bd_i/axiImage_0/U0/S_AXI_WVALID
    SLICE_X33Y83         LUT4 (Prop_lut4_I1_O)        0.351     3.094 f  cam2hdmi_bd_i/axiImage_0/U0/cntH[7]_i_4/O
                         net (fo=4, routed)           0.678     3.772    cam2hdmi_bd_i/axiImage_0/U0/cntH[7]_i_4_n_0
    SLICE_X31Y84         LUT5 (Prop_lut5_I0_O)        0.332     4.104 r  cam2hdmi_bd_i/axiImage_0/U0/cntH[7]_i_2/O
                         net (fo=8, routed)           0.724     4.828    cam2hdmi_bd_i/axiImage_0/U0/cntH[7]_i_2_n_0
    SLICE_X32Y87         FDRE                                         r  cam2hdmi_bd_i/axiImage_0/U0/cntH_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         1.478     8.404    cam2hdmi_bd_i/axiImage_0/U0/S_AXI_ACLK
    SLICE_X32Y87         FDRE                                         r  cam2hdmi_bd_i/axiImage_0/U0/cntH_reg[4]/C
                         clock pessimism              0.576     8.980    
                         clock uncertainty           -0.074     8.906    
    SLICE_X32Y87         FDRE (Setup_fdre_C_CE)      -0.169     8.737    cam2hdmi_bd_i/axiImage_0/U0/cntH_reg[4]
  -------------------------------------------------------------------
                         required time                          8.737    
                         arrival time                          -4.828    
  -------------------------------------------------------------------
                         slack                                  3.909    

Slack (MET) :             3.909ns  (required time - arrival time)
  Source:                 cam2hdmi_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/axiImage_0/U0/cntH_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cam2hdmi_bd_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cam2hdmi_bd_clk_wiz_0 rise@10.000ns - clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.700ns  (logic 2.167ns (38.018%)  route 3.533ns (61.982%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 8.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         1.740    -0.872    cam2hdmi_bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cam2hdmi_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.462 r  cam2hdmi_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.510     1.973    cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y84         LUT5 (Prop_lut5_I1_O)        0.150     2.123 r  cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.620     2.743    cam2hdmi_bd_i/axiImage_0/U0/S_AXI_WVALID
    SLICE_X33Y83         LUT4 (Prop_lut4_I1_O)        0.351     3.094 f  cam2hdmi_bd_i/axiImage_0/U0/cntH[7]_i_4/O
                         net (fo=4, routed)           0.678     3.772    cam2hdmi_bd_i/axiImage_0/U0/cntH[7]_i_4_n_0
    SLICE_X31Y84         LUT5 (Prop_lut5_I0_O)        0.332     4.104 r  cam2hdmi_bd_i/axiImage_0/U0/cntH[7]_i_2/O
                         net (fo=8, routed)           0.724     4.828    cam2hdmi_bd_i/axiImage_0/U0/cntH[7]_i_2_n_0
    SLICE_X32Y87         FDRE                                         r  cam2hdmi_bd_i/axiImage_0/U0/cntH_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         1.478     8.404    cam2hdmi_bd_i/axiImage_0/U0/S_AXI_ACLK
    SLICE_X32Y87         FDRE                                         r  cam2hdmi_bd_i/axiImage_0/U0/cntH_reg[5]/C
                         clock pessimism              0.576     8.980    
                         clock uncertainty           -0.074     8.906    
    SLICE_X32Y87         FDRE (Setup_fdre_C_CE)      -0.169     8.737    cam2hdmi_bd_i/axiImage_0/U0/cntH_reg[5]
  -------------------------------------------------------------------
                         required time                          8.737    
                         arrival time                          -4.828    
  -------------------------------------------------------------------
                         slack                                  3.909    

Slack (MET) :             4.141ns  (required time - arrival time)
  Source:                 cam2hdmi_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/axiImage_0/U0/color_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cam2hdmi_bd_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cam2hdmi_bd_clk_wiz_0 rise@10.000ns - clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.480ns  (logic 2.167ns (39.544%)  route 3.313ns (60.456%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         1.740    -0.872    cam2hdmi_bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cam2hdmi_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.462 r  cam2hdmi_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.510     1.973    cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y84         LUT5 (Prop_lut5_I1_O)        0.150     2.123 r  cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.620     2.743    cam2hdmi_bd_i/axiImage_0/U0/S_AXI_WVALID
    SLICE_X33Y83         LUT4 (Prop_lut4_I1_O)        0.351     3.094 f  cam2hdmi_bd_i/axiImage_0/U0/cntH[7]_i_4/O
                         net (fo=4, routed)           0.310     3.404    cam2hdmi_bd_i/axiImage_0/U0/cntH[7]_i_4_n_0
    SLICE_X33Y84         LUT4 (Prop_lut4_I3_O)        0.332     3.736 r  cam2hdmi_bd_i/axiImage_0/U0/color[15]_i_1/O
                         net (fo=16, routed)          0.872     4.608    cam2hdmi_bd_i/axiImage_0/U0/color
    SLICE_X31Y89         FDRE                                         r  cam2hdmi_bd_i/axiImage_0/U0/color_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         1.526     8.452    cam2hdmi_bd_i/axiImage_0/U0/S_AXI_ACLK
    SLICE_X31Y89         FDRE                                         r  cam2hdmi_bd_i/axiImage_0/U0/color_reg[6]/C
                         clock pessimism              0.576     9.028    
                         clock uncertainty           -0.074     8.954    
    SLICE_X31Y89         FDRE (Setup_fdre_C_CE)      -0.205     8.749    cam2hdmi_bd_i/axiImage_0/U0/color_reg[6]
  -------------------------------------------------------------------
                         required time                          8.749    
                         arrival time                          -4.608    
  -------------------------------------------------------------------
                         slack                                  4.141    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 cam2hdmi_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/axiImage_0/U0/cntH_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cam2hdmi_bd_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cam2hdmi_bd_clk_wiz_0 rise@10.000ns - clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.509ns  (logic 2.167ns (39.337%)  route 3.342ns (60.663%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         1.740    -0.872    cam2hdmi_bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cam2hdmi_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.462 r  cam2hdmi_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.510     1.973    cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y84         LUT5 (Prop_lut5_I1_O)        0.150     2.123 r  cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.620     2.743    cam2hdmi_bd_i/axiImage_0/U0/S_AXI_WVALID
    SLICE_X33Y83         LUT4 (Prop_lut4_I1_O)        0.351     3.094 f  cam2hdmi_bd_i/axiImage_0/U0/cntH[7]_i_4/O
                         net (fo=4, routed)           0.678     3.772    cam2hdmi_bd_i/axiImage_0/U0/cntH[7]_i_4_n_0
    SLICE_X31Y84         LUT5 (Prop_lut5_I0_O)        0.332     4.104 r  cam2hdmi_bd_i/axiImage_0/U0/cntH[7]_i_2/O
                         net (fo=8, routed)           0.533     4.637    cam2hdmi_bd_i/axiImage_0/U0/cntH[7]_i_2_n_0
    SLICE_X30Y86         FDRE                                         r  cam2hdmi_bd_i/axiImage_0/U0/cntH_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         1.523     8.449    cam2hdmi_bd_i/axiImage_0/U0/S_AXI_ACLK
    SLICE_X30Y86         FDRE                                         r  cam2hdmi_bd_i/axiImage_0/U0/cntH_reg[0]/C
                         clock pessimism              0.576     9.025    
                         clock uncertainty           -0.074     8.951    
    SLICE_X30Y86         FDRE (Setup_fdre_C_CE)      -0.169     8.782    cam2hdmi_bd_i/axiImage_0/U0/cntH_reg[0]
  -------------------------------------------------------------------
                         required time                          8.782    
                         arrival time                          -4.637    
  -------------------------------------------------------------------
                         slack                                  4.145    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 cam2hdmi_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/axiImage_0/U0/cntH_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cam2hdmi_bd_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cam2hdmi_bd_clk_wiz_0 rise@10.000ns - clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.509ns  (logic 2.167ns (39.337%)  route 3.342ns (60.663%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         1.740    -0.872    cam2hdmi_bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cam2hdmi_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.462 r  cam2hdmi_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.510     1.973    cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y84         LUT5 (Prop_lut5_I1_O)        0.150     2.123 r  cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.620     2.743    cam2hdmi_bd_i/axiImage_0/U0/S_AXI_WVALID
    SLICE_X33Y83         LUT4 (Prop_lut4_I1_O)        0.351     3.094 f  cam2hdmi_bd_i/axiImage_0/U0/cntH[7]_i_4/O
                         net (fo=4, routed)           0.678     3.772    cam2hdmi_bd_i/axiImage_0/U0/cntH[7]_i_4_n_0
    SLICE_X31Y84         LUT5 (Prop_lut5_I0_O)        0.332     4.104 r  cam2hdmi_bd_i/axiImage_0/U0/cntH[7]_i_2/O
                         net (fo=8, routed)           0.533     4.637    cam2hdmi_bd_i/axiImage_0/U0/cntH[7]_i_2_n_0
    SLICE_X30Y86         FDRE                                         r  cam2hdmi_bd_i/axiImage_0/U0/cntH_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         1.523     8.449    cam2hdmi_bd_i/axiImage_0/U0/S_AXI_ACLK
    SLICE_X30Y86         FDRE                                         r  cam2hdmi_bd_i/axiImage_0/U0/cntH_reg[1]/C
                         clock pessimism              0.576     9.025    
                         clock uncertainty           -0.074     8.951    
    SLICE_X30Y86         FDRE (Setup_fdre_C_CE)      -0.169     8.782    cam2hdmi_bd_i/axiImage_0/U0/cntH_reg[1]
  -------------------------------------------------------------------
                         required time                          8.782    
                         arrival time                          -4.637    
  -------------------------------------------------------------------
                         slack                                  4.145    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 cam2hdmi_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/axiImage_0/U0/cntH_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cam2hdmi_bd_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cam2hdmi_bd_clk_wiz_0 rise@10.000ns - clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.509ns  (logic 2.167ns (39.337%)  route 3.342ns (60.663%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         1.740    -0.872    cam2hdmi_bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cam2hdmi_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.462 r  cam2hdmi_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.510     1.973    cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y84         LUT5 (Prop_lut5_I1_O)        0.150     2.123 r  cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.620     2.743    cam2hdmi_bd_i/axiImage_0/U0/S_AXI_WVALID
    SLICE_X33Y83         LUT4 (Prop_lut4_I1_O)        0.351     3.094 f  cam2hdmi_bd_i/axiImage_0/U0/cntH[7]_i_4/O
                         net (fo=4, routed)           0.678     3.772    cam2hdmi_bd_i/axiImage_0/U0/cntH[7]_i_4_n_0
    SLICE_X31Y84         LUT5 (Prop_lut5_I0_O)        0.332     4.104 r  cam2hdmi_bd_i/axiImage_0/U0/cntH[7]_i_2/O
                         net (fo=8, routed)           0.533     4.637    cam2hdmi_bd_i/axiImage_0/U0/cntH[7]_i_2_n_0
    SLICE_X30Y86         FDRE                                         r  cam2hdmi_bd_i/axiImage_0/U0/cntH_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         1.523     8.449    cam2hdmi_bd_i/axiImage_0/U0/S_AXI_ACLK
    SLICE_X30Y86         FDRE                                         r  cam2hdmi_bd_i/axiImage_0/U0/cntH_reg[6]/C
                         clock pessimism              0.576     9.025    
                         clock uncertainty           -0.074     8.951    
    SLICE_X30Y86         FDRE (Setup_fdre_C_CE)      -0.169     8.782    cam2hdmi_bd_i/axiImage_0/U0/cntH_reg[6]
  -------------------------------------------------------------------
                         required time                          8.782    
                         arrival time                          -4.637    
  -------------------------------------------------------------------
                         slack                                  4.145    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 cam2hdmi_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/axiImage_0/U0/cntH_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cam2hdmi_bd_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cam2hdmi_bd_clk_wiz_0 rise@10.000ns - clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.509ns  (logic 2.167ns (39.337%)  route 3.342ns (60.663%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         1.740    -0.872    cam2hdmi_bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cam2hdmi_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.462 r  cam2hdmi_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.510     1.973    cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y84         LUT5 (Prop_lut5_I1_O)        0.150     2.123 r  cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.620     2.743    cam2hdmi_bd_i/axiImage_0/U0/S_AXI_WVALID
    SLICE_X33Y83         LUT4 (Prop_lut4_I1_O)        0.351     3.094 f  cam2hdmi_bd_i/axiImage_0/U0/cntH[7]_i_4/O
                         net (fo=4, routed)           0.678     3.772    cam2hdmi_bd_i/axiImage_0/U0/cntH[7]_i_4_n_0
    SLICE_X31Y84         LUT5 (Prop_lut5_I0_O)        0.332     4.104 r  cam2hdmi_bd_i/axiImage_0/U0/cntH[7]_i_2/O
                         net (fo=8, routed)           0.533     4.637    cam2hdmi_bd_i/axiImage_0/U0/cntH[7]_i_2_n_0
    SLICE_X30Y86         FDRE                                         r  cam2hdmi_bd_i/axiImage_0/U0/cntH_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         1.523     8.449    cam2hdmi_bd_i/axiImage_0/U0/S_AXI_ACLK
    SLICE_X30Y86         FDRE                                         r  cam2hdmi_bd_i/axiImage_0/U0/cntH_reg[7]/C
                         clock pessimism              0.576     9.025    
                         clock uncertainty           -0.074     8.951    
    SLICE_X30Y86         FDRE (Setup_fdre_C_CE)      -0.169     8.782    cam2hdmi_bd_i/axiImage_0/U0/cntH_reg[7]
  -------------------------------------------------------------------
                         required time                          8.782    
                         arrival time                          -4.637    
  -------------------------------------------------------------------
                         slack                                  4.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cam2hdmi_bd_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns - clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.293%)  route 0.115ns (33.707%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         0.658    -0.520    cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.392 r  cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]/Q
                         net (fo=1, routed)           0.115    -0.277    cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[30]
    SLICE_X27Y99         LUT4 (Prop_lut4_I3_O)        0.098    -0.179 r  cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[31]
    SLICE_X27Y99         FDRE                                         r  cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         0.846    -0.839    cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X27Y99         FDRE                                         r  cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/C
                         clock pessimism              0.502    -0.337    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.092    -0.245    cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cam2hdmi_bd_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns - clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         0.560    -0.619    cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y96         FDRE                                         r  cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.056    -0.422    cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X32Y96         SRLC32E                                      r  cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         0.827    -0.858    cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y96         SRLC32E                                      r  cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism              0.252    -0.606    
    SLICE_X32Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.489    cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cam2hdmi_bd_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns - clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.230ns (61.022%)  route 0.147ns (38.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         0.661    -0.517    cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.389 r  cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[9]/Q
                         net (fo=1, routed)           0.147    -0.242    cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[9]
    SLICE_X29Y99         LUT3 (Prop_lut3_I2_O)        0.102    -0.140 r  cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[9]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.140    cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[9]_i_1__1_n_0
    SLICE_X29Y99         FDRE                                         r  cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         0.847    -0.838    cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X29Y99         FDRE                                         r  cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
                         clock pessimism              0.502    -0.336    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.107    -0.229    cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cam2hdmi_bd_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns - clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.226ns (60.686%)  route 0.146ns (39.314%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         0.658    -0.520    cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.392 r  cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.146    -0.246    cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[28]
    SLICE_X27Y98         LUT4 (Prop_lut4_I3_O)        0.098    -0.148 r  cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[29]
    SLICE_X27Y98         FDRE                                         r  cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         0.846    -0.839    cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X27Y98         FDRE                                         r  cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/C
                         clock pessimism              0.502    -0.337    
    SLICE_X27Y98         FDRE (Hold_fdre_C_D)         0.092    -0.245    cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cam2hdmi_bd_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns - clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.334%)  route 0.157ns (52.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         0.576    -0.603    cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X29Y88         FDRE                                         r  cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.157    -0.305    cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X30Y88         SRLC32E                                      r  cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         0.844    -0.841    cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y88         SRLC32E                                      r  cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism              0.254    -0.587    
    SLICE_X30Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.404    cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cam2hdmi_bd_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns - clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         0.558    -0.621    cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y88         FDRE                                         r  cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/Q
                         net (fo=1, routed)           0.115    -0.364    cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[16]
    SLICE_X32Y89         SRLC32E                                      r  cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         0.825    -0.860    cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y89         SRLC32E                                      r  cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism              0.272    -0.588    
    SLICE_X32Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.471    cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cam2hdmi_bd_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns - clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.965%)  route 0.116ns (45.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         0.561    -0.618    cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y98         FDRE                                         r  cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/Q
                         net (fo=1, routed)           0.116    -0.361    cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[27]
    SLICE_X32Y98         SRLC32E                                      r  cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         0.828    -0.857    cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y98         SRLC32E                                      r  cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
                         clock pessimism              0.272    -0.585    
    SLICE_X32Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.468    cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cam2hdmi_bd_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns - clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.610%)  route 0.197ns (51.390%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         0.658    -0.520    cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.197    -0.183    cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[27]
    SLICE_X27Y98         LUT4 (Prop_lut4_I3_O)        0.045    -0.138 r  cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.138    cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[28]
    SLICE_X27Y98         FDRE                                         r  cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         0.846    -0.839    cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X27Y98         FDRE                                         r  cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/C
                         clock pessimism              0.502    -0.337    
    SLICE_X27Y98         FDRE (Hold_fdre_C_D)         0.092    -0.245    cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cam2hdmi_bd_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns - clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         0.558    -0.621    cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y88         FDRE                                         r  cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.115    -0.364    cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X32Y89         SRLC32E                                      r  cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         0.825    -0.860    cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y89         SRLC32E                                      r  cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism              0.272    -0.588    
    SLICE_X32Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.473    cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_cam2hdmi_bd_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns - clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.965%)  route 0.116ns (45.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         0.561    -0.618    cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y98         FDRE                                         r  cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  cam2hdmi_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.116    -0.361    cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X32Y98         SRLC32E                                      r  cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         0.828    -0.857    cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y98         SRLC32E                                      r  cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism              0.272    -0.585    
    SLICE_X32Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.470    cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cam2hdmi_bd_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y22     cam2hdmi_bd_i/adv7511_0/U0/inst_adv7511Controller/inst_rom/Data_out_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X58Y57     cam2hdmi_bd_i/adv7511_0/U0/inst_adv7511Controller/inst_rom/cam2hdmi_bd_i/adv7511_0/U0/inst_adv7511Controller/inst_rom/Data_out_reg_cooolgate_en_gate_1_cooolDelFlop/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X58Y57     cam2hdmi_bd_i/adv7511_0/U0/inst_adv7511Controller/inst_rom/cam2hdmi_bd_i/adv7511_0/U0/inst_adv7511Controller/inst_rom/Data_out_reg_cooolgate_en_gate_2_cooolDelFlop/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X58Y57     cam2hdmi_bd_i/adv7511_0/U0/inst_adv7511Controller/inst_rom/cam2hdmi_bd_i/adv7511_0/U0/inst_adv7511Controller/inst_rom/Data_out_reg_cooolgate_en_gate_3_cooolDelFlop/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y85     cam2hdmi_bd_i/axiImage_0/U0/axi_rdata_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y92     cam2hdmi_bd_i/axiImage_0/U0/axi_rdata_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y92     cam2hdmi_bd_i/axiImage_0/U0/axi_rdata_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y84     cam2hdmi_bd_i/axiImage_0/U0/axi_rvalid_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y88     cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y88     cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X96Y35     cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[1][0]_srl2/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y89     cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y91     cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y91     cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y88     cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y88     cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y91     cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y93     cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y90     cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y90     cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y90     cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y91     cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y91     cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y91     cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y91     cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y98     cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y98     cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y101    cam2hdmi_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cam2hdmi_bd_clk_wiz_0
  To Clock:  clk_out2_cam2hdmi_bd_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_cam2hdmi_bd_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    cam2hdmi_bd_i/clk_wiz/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_cam2hdmi_bd_clk_wiz_0
  To Clock:  clk_out3_cam2hdmi_bd_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.579ns  (required time - arrival time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_cam2hdmi_bd_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cam2hdmi_bd_clk_wiz_0 rise@10.000ns - clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.009ns  (logic 1.276ns (31.827%)  route 2.733ns (68.173%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 8.616 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.866    -0.746    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X108Y19        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y19        FDRE (Prop_fdre_C_Q)         0.478    -0.268 r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[3]/Q
                         net (fo=6, routed)           0.910     0.642    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[3]
    SLICE_X109Y19        LUT5 (Prop_lut5_I0_O)        0.323     0.965 r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[9]_i_2/O
                         net (fo=6, routed)           0.762     1.728    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[9]_i_2_n_0
    SLICE_X110Y18        LUT5 (Prop_lut5_I1_O)        0.326     2.054 r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[10]_i_3/O
                         net (fo=1, routed)           0.670     2.724    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[10]_i_3_n_0
    SLICE_X110Y18        LUT4 (Prop_lut4_I2_O)        0.149     2.873 r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[10]_i_1/O
                         net (fo=1, routed)           0.391     3.264    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_0[10]
    SLICE_X110Y18        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.689     8.616    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X110Y18        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[10]/C
                         clock pessimism              0.577     9.192    
                         clock uncertainty           -0.074     9.118    
    SLICE_X110Y18        FDRE (Setup_fdre_C_D)       -0.275     8.843    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[10]
  -------------------------------------------------------------------
                         required time                          8.843    
                         arrival time                          -3.264    
  -------------------------------------------------------------------
                         slack                                  5.579    

Slack (MET) :             6.159ns  (required time - arrival time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_cam2hdmi_bd_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cam2hdmi_bd_clk_wiz_0 rise@10.000ns - clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.441ns  (logic 1.153ns (33.509%)  route 2.288ns (66.491%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 8.616 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.866    -0.746    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X108Y19        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y19        FDRE (Prop_fdre_C_Q)         0.478    -0.268 r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[3]/Q
                         net (fo=6, routed)           0.910     0.642    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[3]
    SLICE_X109Y19        LUT5 (Prop_lut5_I0_O)        0.323     0.965 r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[9]_i_2/O
                         net (fo=6, routed)           0.762     1.728    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[9]_i_2_n_0
    SLICE_X110Y18        LUT4 (Prop_lut4_I3_O)        0.352     2.080 r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[7]_i_1/O
                         net (fo=1, routed)           0.616     2.695    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_0[7]
    SLICE_X110Y18        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.689     8.616    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X110Y18        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[7]/C
                         clock pessimism              0.577     9.192    
                         clock uncertainty           -0.074     9.118    
    SLICE_X110Y18        FDRE (Setup_fdre_C_D)       -0.264     8.854    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.854    
                         arrival time                          -2.695    
  -------------------------------------------------------------------
                         slack                                  6.159    

Slack (MET) :             6.211ns  (required time - arrival time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_cam2hdmi_bd_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cam2hdmi_bd_clk_wiz_0 rise@10.000ns - clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 0.963ns (27.660%)  route 2.519ns (72.340%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.868    -0.744    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X110Y18        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y18        FDRE (Prop_fdre_C_Q)         0.419    -0.325 f  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[7]/Q
                         net (fo=7, routed)           0.847     0.523    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[7]
    SLICE_X109Y19        LUT3 (Prop_lut3_I0_O)        0.296     0.819 f  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[4]_i_3/O
                         net (fo=2, routed)           0.667     1.485    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[4]_i_3_n_0
    SLICE_X108Y19        LUT6 (Prop_lut6_I0_O)        0.124     1.609 f  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[4]_i_2/O
                         net (fo=4, routed)           0.319     1.928    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[4]_i_2_n_0
    SLICE_X108Y21        LUT2 (Prop_lut2_I1_O)        0.124     2.052 r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg[9]_i_1/O
                         net (fo=10, routed)          0.686     2.738    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg[9]_i_1_n_0
    SLICE_X110Y22        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.685     8.612    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X110Y22        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[2]/C
                         clock pessimism              0.617     9.228    
                         clock uncertainty           -0.074     9.154    
    SLICE_X110Y22        FDRE (Setup_fdre_C_CE)      -0.205     8.949    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.949    
                         arrival time                          -2.738    
  -------------------------------------------------------------------
                         slack                                  6.211    

Slack (MET) :             6.211ns  (required time - arrival time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_cam2hdmi_bd_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cam2hdmi_bd_clk_wiz_0 rise@10.000ns - clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 0.963ns (27.660%)  route 2.519ns (72.340%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.868    -0.744    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X110Y18        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y18        FDRE (Prop_fdre_C_Q)         0.419    -0.325 f  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[7]/Q
                         net (fo=7, routed)           0.847     0.523    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[7]
    SLICE_X109Y19        LUT3 (Prop_lut3_I0_O)        0.296     0.819 f  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[4]_i_3/O
                         net (fo=2, routed)           0.667     1.485    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[4]_i_3_n_0
    SLICE_X108Y19        LUT6 (Prop_lut6_I0_O)        0.124     1.609 f  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[4]_i_2/O
                         net (fo=4, routed)           0.319     1.928    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[4]_i_2_n_0
    SLICE_X108Y21        LUT2 (Prop_lut2_I1_O)        0.124     2.052 r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg[9]_i_1/O
                         net (fo=10, routed)          0.686     2.738    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg[9]_i_1_n_0
    SLICE_X110Y22        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.685     8.612    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X110Y22        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[4]/C
                         clock pessimism              0.617     9.228    
                         clock uncertainty           -0.074     9.154    
    SLICE_X110Y22        FDRE (Setup_fdre_C_CE)      -0.205     8.949    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.949    
                         arrival time                          -2.738    
  -------------------------------------------------------------------
                         slack                                  6.211    

Slack (MET) :             6.257ns  (required time - arrival time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_cam2hdmi_bd_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cam2hdmi_bd_clk_wiz_0 rise@10.000ns - clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.963ns (28.034%)  route 2.472ns (71.966%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.868    -0.744    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X110Y18        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y18        FDRE (Prop_fdre_C_Q)         0.419    -0.325 f  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[7]/Q
                         net (fo=7, routed)           0.847     0.523    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[7]
    SLICE_X109Y19        LUT3 (Prop_lut3_I0_O)        0.296     0.819 f  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[4]_i_3/O
                         net (fo=2, routed)           0.667     1.485    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[4]_i_3_n_0
    SLICE_X108Y19        LUT6 (Prop_lut6_I0_O)        0.124     1.609 f  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[4]_i_2/O
                         net (fo=4, routed)           0.319     1.928    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[4]_i_2_n_0
    SLICE_X108Y21        LUT2 (Prop_lut2_I1_O)        0.124     2.052 r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg[9]_i_1/O
                         net (fo=10, routed)          0.639     2.692    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg[9]_i_1_n_0
    SLICE_X111Y22        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.685     8.612    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X111Y22        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[5]/C
                         clock pessimism              0.617     9.228    
                         clock uncertainty           -0.074     9.154    
    SLICE_X111Y22        FDRE (Setup_fdre_C_CE)      -0.205     8.949    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.949    
                         arrival time                          -2.692    
  -------------------------------------------------------------------
                         slack                                  6.257    

Slack (MET) :             6.257ns  (required time - arrival time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_cam2hdmi_bd_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cam2hdmi_bd_clk_wiz_0 rise@10.000ns - clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.963ns (28.034%)  route 2.472ns (71.966%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.868    -0.744    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X110Y18        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y18        FDRE (Prop_fdre_C_Q)         0.419    -0.325 f  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[7]/Q
                         net (fo=7, routed)           0.847     0.523    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[7]
    SLICE_X109Y19        LUT3 (Prop_lut3_I0_O)        0.296     0.819 f  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[4]_i_3/O
                         net (fo=2, routed)           0.667     1.485    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[4]_i_3_n_0
    SLICE_X108Y19        LUT6 (Prop_lut6_I0_O)        0.124     1.609 f  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[4]_i_2/O
                         net (fo=4, routed)           0.319     1.928    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[4]_i_2_n_0
    SLICE_X108Y21        LUT2 (Prop_lut2_I1_O)        0.124     2.052 r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg[9]_i_1/O
                         net (fo=10, routed)          0.639     2.692    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg[9]_i_1_n_0
    SLICE_X111Y22        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.685     8.612    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X111Y22        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[6]/C
                         clock pessimism              0.617     9.228    
                         clock uncertainty           -0.074     9.154    
    SLICE_X111Y22        FDRE (Setup_fdre_C_CE)      -0.205     8.949    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.949    
                         arrival time                          -2.692    
  -------------------------------------------------------------------
                         slack                                  6.257    

Slack (MET) :             6.396ns  (required time - arrival time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_cam2hdmi_bd_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cam2hdmi_bd_clk_wiz_0 rise@10.000ns - clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 0.963ns (29.267%)  route 2.327ns (70.733%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.610 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.868    -0.744    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X110Y18        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y18        FDRE (Prop_fdre_C_Q)         0.419    -0.325 f  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[7]/Q
                         net (fo=7, routed)           0.847     0.523    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[7]
    SLICE_X109Y19        LUT3 (Prop_lut3_I0_O)        0.296     0.819 f  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[4]_i_3/O
                         net (fo=2, routed)           0.667     1.485    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[4]_i_3_n_0
    SLICE_X108Y19        LUT6 (Prop_lut6_I0_O)        0.124     1.609 f  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[4]_i_2/O
                         net (fo=4, routed)           0.319     1.928    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[4]_i_2_n_0
    SLICE_X108Y21        LUT2 (Prop_lut2_I1_O)        0.124     2.052 r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg[9]_i_1/O
                         net (fo=10, routed)          0.495     2.547    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg[9]_i_1_n_0
    SLICE_X108Y22        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.683     8.610    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X108Y22        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[0]/C
                         clock pessimism              0.577     9.186    
                         clock uncertainty           -0.074     9.112    
    SLICE_X108Y22        FDRE (Setup_fdre_C_CE)      -0.169     8.943    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.943    
                         arrival time                          -2.547    
  -------------------------------------------------------------------
                         slack                                  6.396    

Slack (MET) :             6.396ns  (required time - arrival time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_cam2hdmi_bd_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cam2hdmi_bd_clk_wiz_0 rise@10.000ns - clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 0.963ns (29.267%)  route 2.327ns (70.733%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.610 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.868    -0.744    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X110Y18        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y18        FDRE (Prop_fdre_C_Q)         0.419    -0.325 f  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[7]/Q
                         net (fo=7, routed)           0.847     0.523    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[7]
    SLICE_X109Y19        LUT3 (Prop_lut3_I0_O)        0.296     0.819 f  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[4]_i_3/O
                         net (fo=2, routed)           0.667     1.485    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[4]_i_3_n_0
    SLICE_X108Y19        LUT6 (Prop_lut6_I0_O)        0.124     1.609 f  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[4]_i_2/O
                         net (fo=4, routed)           0.319     1.928    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[4]_i_2_n_0
    SLICE_X108Y21        LUT2 (Prop_lut2_I1_O)        0.124     2.052 r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg[9]_i_1/O
                         net (fo=10, routed)          0.495     2.547    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg[9]_i_1_n_0
    SLICE_X108Y22        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.683     8.610    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X108Y22        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[1]/C
                         clock pessimism              0.577     9.186    
                         clock uncertainty           -0.074     9.112    
    SLICE_X108Y22        FDRE (Setup_fdre_C_CE)      -0.169     8.943    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.943    
                         arrival time                          -2.547    
  -------------------------------------------------------------------
                         slack                                  6.396    

Slack (MET) :             6.396ns  (required time - arrival time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_cam2hdmi_bd_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cam2hdmi_bd_clk_wiz_0 rise@10.000ns - clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 0.963ns (29.267%)  route 2.327ns (70.733%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.610 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.868    -0.744    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X110Y18        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y18        FDRE (Prop_fdre_C_Q)         0.419    -0.325 f  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[7]/Q
                         net (fo=7, routed)           0.847     0.523    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[7]
    SLICE_X109Y19        LUT3 (Prop_lut3_I0_O)        0.296     0.819 f  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[4]_i_3/O
                         net (fo=2, routed)           0.667     1.485    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[4]_i_3_n_0
    SLICE_X108Y19        LUT6 (Prop_lut6_I0_O)        0.124     1.609 f  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[4]_i_2/O
                         net (fo=4, routed)           0.319     1.928    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[4]_i_2_n_0
    SLICE_X108Y21        LUT2 (Prop_lut2_I1_O)        0.124     2.052 r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg[9]_i_1/O
                         net (fo=10, routed)          0.495     2.547    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg[9]_i_1_n_0
    SLICE_X108Y22        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.683     8.610    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X108Y22        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[3]/C
                         clock pessimism              0.577     9.186    
                         clock uncertainty           -0.074     9.112    
    SLICE_X108Y22        FDRE (Setup_fdre_C_CE)      -0.169     8.943    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.943    
                         arrival time                          -2.547    
  -------------------------------------------------------------------
                         slack                                  6.396    

Slack (MET) :             6.505ns  (required time - arrival time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/adv7511_0/U0/inst_syncCrsel/dataSync_reg[4][0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_cam2hdmi_bd_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cam2hdmi_bd_clk_wiz_0 rise@10.000ns - clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 0.870ns (27.702%)  route 2.271ns (72.298%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 8.618 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.865    -0.747    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X110Y21        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y21        FDRE (Prop_fdre_C_Q)         0.419    -0.328 f  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[8]/Q
                         net (fo=5, routed)           0.872     0.544    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg[8]
    SLICE_X110Y21        LUT6 (Prop_lut6_I4_O)        0.299     0.843 f  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/ramCounterReg[17]_i_4/O
                         net (fo=5, routed)           0.859     1.702    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/ramCounterReg[17]_i_4_n_0
    SLICE_X109Y20        LUT5 (Prop_lut5_I0_O)        0.152     1.854 r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/dataSync_reg[4][0]_srl6_i_1/O
                         net (fo=1, routed)           0.540     2.394    cam2hdmi_bd_i/adv7511_0/U0/inst_syncCrsel/dataSync_reg[5][0]__0_1
    SLICE_X108Y15        SRL16E                                       r  cam2hdmi_bd_i/adv7511_0/U0/inst_syncCrsel/dataSync_reg[4][0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.691     8.618    cam2hdmi_bd_i/adv7511_0/U0/inst_syncCrsel/clk_HDMI
    SLICE_X108Y15        SRL16E                                       r  cam2hdmi_bd_i/adv7511_0/U0/inst_syncCrsel/dataSync_reg[4][0]_srl6/CLK
                         clock pessimism              0.577     9.194    
                         clock uncertainty           -0.074     9.120    
    SLICE_X108Y15        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.221     8.899    cam2hdmi_bd_i/adv7511_0/U0/inst_syncCrsel/dataSync_reg[4][0]_srl6
  -------------------------------------------------------------------
                         required time                          8.899    
                         arrival time                          -2.394    
  -------------------------------------------------------------------
                         slack                                  6.505    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hd_DE_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/adv7511_0/U0/inst_syncDESync/dataSync_reg[5][0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_cam2hdmi_bd_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns - clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.630    -0.549    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X109Y20        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hd_DE_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y20        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hd_DE_out_reg/Q
                         net (fo=1, routed)           0.116    -0.291    cam2hdmi_bd_i/adv7511_0/U0/inst_syncDESync/hd_DE_out_reg__0
    SLICE_X108Y20        SRL16E                                       r  cam2hdmi_bd_i/adv7511_0/U0/inst_syncDESync/dataSync_reg[5][0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.899    -0.786    cam2hdmi_bd_i/adv7511_0/U0/inst_syncDESync/clk_HDMI
    SLICE_X108Y20        SRL16E                                       r  cam2hdmi_bd_i/adv7511_0/U0/inst_syncDESync/dataSync_reg[5][0]_srl6/CLK
                         clock pessimism              0.250    -0.536    
    SLICE_X108Y20        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.419    cam2hdmi_bd_i/adv7511_0/U0/inst_syncDESync/dataSync_reg[5][0]_srl6
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_cam2hdmi_bd_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns - clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.918%)  route 0.096ns (34.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.630    -0.549    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X110Y22        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y22        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[4]/Q
                         net (fo=8, routed)           0.096    -0.311    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg[4]
    SLICE_X111Y22        LUT6 (Prop_lut6_I2_O)        0.045    -0.266 r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_1[6]
    SLICE_X111Y22        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.898    -0.787    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X111Y22        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[6]/C
                         clock pessimism              0.251    -0.536    
    SLICE_X111Y22        FDRE (Hold_fdre_C_D)         0.092    -0.444    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_cam2hdmi_bd_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns - clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.691%)  route 0.136ns (42.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.631    -0.548    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X109Y19        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y19        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[1]/Q
                         net (fo=7, routed)           0.136    -0.270    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[1]
    SLICE_X108Y19        LUT6 (Prop_lut6_I2_O)        0.045    -0.225 r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_0[4]
    SLICE_X108Y19        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.900    -0.785    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X108Y19        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[4]/C
                         clock pessimism              0.250    -0.535    
    SLICE_X108Y19        FDRE (Hold_fdre_C_D)         0.121    -0.414    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hd_HSync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/adv7511_0/U0/inst_syncHSync/dataSync_reg[5][0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_cam2hdmi_bd_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns - clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.912%)  route 0.237ns (59.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.632    -0.547    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X108Y18        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hd_HSync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y18        FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hd_HSync_out_reg/Q
                         net (fo=2, routed)           0.237    -0.146    cam2hdmi_bd_i/adv7511_0/U0/inst_syncHSync/hd_HSync_out_reg__0
    SLICE_X108Y15        SRL16E                                       r  cam2hdmi_bd_i/adv7511_0/U0/inst_syncHSync/dataSync_reg[5][0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.904    -0.781    cam2hdmi_bd_i/adv7511_0/U0/inst_syncHSync/clk_HDMI
    SLICE_X108Y15        SRL16E                                       r  cam2hdmi_bd_i/adv7511_0/U0/inst_syncHSync/dataSync_reg[5][0]_srl6/CLK
                         clock pessimism              0.251    -0.530    
    SLICE_X108Y15        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.347    cam2hdmi_bd_i/adv7511_0/U0/inst_syncHSync/dataSync_reg[5][0]_srl6
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_cam2hdmi_bd_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns - clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.520%)  route 0.182ns (49.480%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.630    -0.549    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X110Y22        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y22        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[4]/Q
                         net (fo=8, routed)           0.182    -0.225    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg[4]
    SLICE_X111Y22        LUT5 (Prop_lut5_I2_O)        0.045    -0.180 r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_1[5]
    SLICE_X111Y22        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.898    -0.787    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X111Y22        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[5]/C
                         clock pessimism              0.251    -0.536    
    SLICE_X111Y22        FDRE (Hold_fdre_C_D)         0.092    -0.444    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hd_HSync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hd_HSync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_cam2hdmi_bd_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns - clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.632    -0.547    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X108Y18        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hd_HSync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y18        FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hd_HSync_out_reg/Q
                         net (fo=2, routed)           0.175    -0.207    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hd_HSync_out_reg_0
    SLICE_X108Y18        LUT3 (Prop_lut3_I2_O)        0.045    -0.162 r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hd_HSync_out_i_1/O
                         net (fo=1, routed)           0.000    -0.162    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hd_HSync_out_i_1_n_0
    SLICE_X108Y18        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hd_HSync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.901    -0.784    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X108Y18        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hd_HSync_out_reg/C
                         clock pessimism              0.237    -0.547    
    SLICE_X108Y18        FDRE (Hold_fdre_C_D)         0.120    -0.427    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hd_HSync_out_reg
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_cam2hdmi_bd_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns - clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.187ns (43.306%)  route 0.245ns (56.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.632    -0.547    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X110Y19        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y19        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[0]/Q
                         net (fo=8, routed)           0.245    -0.161    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[0]
    SLICE_X108Y19        LUT5 (Prop_lut5_I2_O)        0.046    -0.115 r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_0[3]
    SLICE_X108Y19        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.900    -0.785    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X108Y19        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[3]/C
                         clock pessimism              0.273    -0.512    
    SLICE_X108Y19        FDRE (Hold_fdre_C_D)         0.131    -0.381    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/inst_syncCbsel/dataSync_reg[5][0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_cam2hdmi_bd_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns - clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.246ns (61.647%)  route 0.153ns (38.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.635    -0.544    cam2hdmi_bd_i/adv7511_0/U0/inst_syncCbsel/clk_HDMI
    SLICE_X108Y15        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_syncCbsel/dataSync_reg[5][0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y15        FDRE (Prop_fdre_C_Q)         0.148    -0.396 r  cam2hdmi_bd_i/adv7511_0/U0/inst_syncCbsel/dataSync_reg[5][0]__0/Q
                         net (fo=8, routed)           0.153    -0.243    cam2hdmi_bd_i/adv7511_0/U0/inst_rgb2ycbcr/hd_D_out_reg[8]
    SLICE_X111Y14        LUT6 (Prop_lut6_I3_O)        0.098    -0.145 r  cam2hdmi_bd_i/adv7511_0/U0/inst_rgb2ycbcr/hd_D_out[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    cam2hdmi_bd_i/adv7511_0/U0/hd_D[13]
    SLICE_X111Y14        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.906    -0.779    cam2hdmi_bd_i/adv7511_0/U0/clk_HDMI
    SLICE_X111Y14        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[13]/C
                         clock pessimism              0.273    -0.506    
    SLICE_X111Y14        FDRE (Hold_fdre_C_D)         0.092    -0.414    cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[13]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/inst_syncCbsel/dataSync_reg[5][0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_cam2hdmi_bd_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns - clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.246ns (61.493%)  route 0.154ns (38.507%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.635    -0.544    cam2hdmi_bd_i/adv7511_0/U0/inst_syncCbsel/clk_HDMI
    SLICE_X108Y15        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_syncCbsel/dataSync_reg[5][0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y15        FDRE (Prop_fdre_C_Q)         0.148    -0.396 r  cam2hdmi_bd_i/adv7511_0/U0/inst_syncCbsel/dataSync_reg[5][0]__0/Q
                         net (fo=8, routed)           0.154    -0.242    cam2hdmi_bd_i/adv7511_0/U0/inst_rgb2ycbcr/hd_D_out_reg[8]
    SLICE_X111Y14        LUT6 (Prop_lut6_I3_O)        0.098    -0.144 r  cam2hdmi_bd_i/adv7511_0/U0/inst_rgb2ycbcr/hd_D_out[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    cam2hdmi_bd_i/adv7511_0/U0/hd_D[10]
    SLICE_X111Y14        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.906    -0.779    cam2hdmi_bd_i/adv7511_0/U0/clk_HDMI
    SLICE_X111Y14        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[10]/C
                         clock pessimism              0.273    -0.506    
    SLICE_X111Y14        FDRE (Hold_fdre_C_D)         0.091    -0.415    cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[10]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_cam2hdmi_bd_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns - clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.226ns (62.008%)  route 0.138ns (37.992%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.633    -0.546    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X110Y18        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y18        FDRE (Prop_fdre_C_Q)         0.128    -0.418 r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[7]/Q
                         net (fo=7, routed)           0.138    -0.279    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[7]
    SLICE_X110Y18        LUT6 (Prop_lut6_I1_O)        0.098    -0.181 r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_0[9]
    SLICE_X110Y18        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.902    -0.783    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X110Y18        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[9]/C
                         clock pessimism              0.237    -0.546    
    SLICE_X110Y18        FDRE (Hold_fdre_C_D)         0.092    -0.454    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.272    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_cam2hdmi_bd_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X108Y20    cam2hdmi_bd_i/adv7511_0/U0/hd_DE_out_reg__0/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y14    cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y13    cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y13    cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y14    cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y14    cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y14    cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y13    cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X108Y20    cam2hdmi_bd_i/adv7511_0/U0/inst_syncDESync/dataSync_reg[5][0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X108Y20    cam2hdmi_bd_i/adv7511_0/U0/inst_syncVSync/dataSync_reg[5][0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X108Y15    cam2hdmi_bd_i/adv7511_0/U0/inst_syncCbsel/dataSync_reg[4][0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X108Y15    cam2hdmi_bd_i/adv7511_0/U0/inst_syncClk/dataSync_reg[4][0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X108Y15    cam2hdmi_bd_i/adv7511_0/U0/inst_syncCrsel/dataSync_reg[4][0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X108Y15    cam2hdmi_bd_i/adv7511_0/U0/inst_syncHSync/dataSync_reg[5][0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X108Y15    cam2hdmi_bd_i/adv7511_0/U0/inst_syncCbsel/dataSync_reg[4][0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X108Y15    cam2hdmi_bd_i/adv7511_0/U0/inst_syncClk/dataSync_reg[4][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X108Y15    cam2hdmi_bd_i/adv7511_0/U0/inst_syncCrsel/dataSync_reg[4][0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X108Y20    cam2hdmi_bd_i/adv7511_0/U0/inst_syncDESync/dataSync_reg[5][0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X108Y15    cam2hdmi_bd_i/adv7511_0/U0/inst_syncCbsel/dataSync_reg[4][0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X108Y15    cam2hdmi_bd_i/adv7511_0/U0/inst_syncClk/dataSync_reg[4][0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X108Y15    cam2hdmi_bd_i/adv7511_0/U0/inst_syncCrsel/dataSync_reg[4][0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X108Y20    cam2hdmi_bd_i/adv7511_0/U0/inst_syncDESync/dataSync_reg[5][0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X108Y15    cam2hdmi_bd_i/adv7511_0/U0/inst_syncHSync/dataSync_reg[5][0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X108Y20    cam2hdmi_bd_i/adv7511_0/U0/inst_syncVSync/dataSync_reg[5][0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X108Y15    cam2hdmi_bd_i/adv7511_0/U0/inst_syncCbsel/dataSync_reg[4][0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X108Y15    cam2hdmi_bd_i/adv7511_0/U0/inst_syncClk/dataSync_reg[4][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X108Y15    cam2hdmi_bd_i/adv7511_0/U0/inst_syncCrsel/dataSync_reg[4][0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X108Y20    cam2hdmi_bd_i/adv7511_0/U0/inst_syncDESync/dataSync_reg[5][0]_srl6/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cam2hdmi_bd_clk_wiz_0
  To Clock:  clkfbout_cam2hdmi_bd_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cam2hdmi_bd_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    cam2hdmi_bd_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cam2hdmi_bd_clk_wiz_0
  To Clock:  clk_out3_cam2hdmi_bd_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.842ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.842ns  (required time - arrival time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/adv7511_0/U0/inst_syncCrsel/dataSync_reg[4][0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_cam2hdmi_bd_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cam2hdmi_bd_clk_wiz_0 rise@10.000ns - clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.801ns (23.108%)  route 2.665ns (76.892%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 8.618 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         1.794    -0.818    cam2hdmi_bd_i/adv7511_0/U0/inst_sync/clk
    SLICE_X96Y35         FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y35         FDRE (Prop_fdre_C_Q)         0.478    -0.340 r  cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/Q
                         net (fo=3, routed)           2.125     1.786    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/out
    SLICE_X109Y20        LUT5 (Prop_lut5_I3_O)        0.323     2.109 r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/dataSync_reg[4][0]_srl6_i_1/O
                         net (fo=1, routed)           0.540     2.649    cam2hdmi_bd_i/adv7511_0/U0/inst_syncCrsel/dataSync_reg[5][0]__0_1
    SLICE_X108Y15        SRL16E                                       r  cam2hdmi_bd_i/adv7511_0/U0/inst_syncCrsel/dataSync_reg[4][0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.691     8.618    cam2hdmi_bd_i/adv7511_0/U0/inst_syncCrsel/clk_HDMI
    SLICE_X108Y15        SRL16E                                       r  cam2hdmi_bd_i/adv7511_0/U0/inst_syncCrsel/dataSync_reg[4][0]_srl6/CLK
                         clock pessimism              0.288     8.906    
                         clock uncertainty           -0.194     8.711    
    SLICE_X108Y15        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.221     8.490    cam2hdmi_bd_i/adv7511_0/U0/inst_syncCrsel/dataSync_reg[4][0]_srl6
  -------------------------------------------------------------------
                         required time                          8.490    
                         arrival time                          -2.649    
  -------------------------------------------------------------------
                         slack                                  5.842    

Slack (MET) :             5.852ns  (required time - arrival time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_cam2hdmi_bd_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cam2hdmi_bd_clk_wiz_0 rise@10.000ns - clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.773ns (23.822%)  route 2.472ns (76.178%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 8.615 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         1.794    -0.818    cam2hdmi_bd_i/adv7511_0/U0/inst_sync/clk
    SLICE_X96Y35         FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y35         FDRE (Prop_fdre_C_Q)         0.478    -0.340 f  cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/Q
                         net (fo=3, routed)           1.486     1.146    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/out
    SLICE_X108Y22        LUT1 (Prop_lut1_I0_O)        0.295     1.441 r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clkCounterReg_i_1/O
                         net (fo=27, routed)          0.986     2.427    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clkCounterReg_i_1_n_0
    SLICE_X110Y19        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.688     8.615    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X110Y19        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[0]/C
                         clock pessimism              0.288     8.903    
                         clock uncertainty           -0.194     8.708    
    SLICE_X110Y19        FDRE (Setup_fdre_C_R)       -0.429     8.279    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.279    
                         arrival time                          -2.427    
  -------------------------------------------------------------------
                         slack                                  5.852    

Slack (MET) :             5.852ns  (required time - arrival time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_cam2hdmi_bd_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cam2hdmi_bd_clk_wiz_0 rise@10.000ns - clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.773ns (23.822%)  route 2.472ns (76.178%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 8.615 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         1.794    -0.818    cam2hdmi_bd_i/adv7511_0/U0/inst_sync/clk
    SLICE_X96Y35         FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y35         FDRE (Prop_fdre_C_Q)         0.478    -0.340 f  cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/Q
                         net (fo=3, routed)           1.486     1.146    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/out
    SLICE_X108Y22        LUT1 (Prop_lut1_I0_O)        0.295     1.441 r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clkCounterReg_i_1/O
                         net (fo=27, routed)          0.986     2.427    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clkCounterReg_i_1_n_0
    SLICE_X110Y19        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.688     8.615    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X110Y19        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[5]/C
                         clock pessimism              0.288     8.903    
                         clock uncertainty           -0.194     8.708    
    SLICE_X110Y19        FDRE (Setup_fdre_C_R)       -0.429     8.279    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.279    
                         arrival time                          -2.427    
  -------------------------------------------------------------------
                         slack                                  5.852    

Slack (MET) :             5.852ns  (required time - arrival time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_cam2hdmi_bd_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cam2hdmi_bd_clk_wiz_0 rise@10.000ns - clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.773ns (23.822%)  route 2.472ns (76.178%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 8.615 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         1.794    -0.818    cam2hdmi_bd_i/adv7511_0/U0/inst_sync/clk
    SLICE_X96Y35         FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y35         FDRE (Prop_fdre_C_Q)         0.478    -0.340 f  cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/Q
                         net (fo=3, routed)           1.486     1.146    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/out
    SLICE_X108Y22        LUT1 (Prop_lut1_I0_O)        0.295     1.441 r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clkCounterReg_i_1/O
                         net (fo=27, routed)          0.986     2.427    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clkCounterReg_i_1_n_0
    SLICE_X110Y19        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.688     8.615    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X110Y19        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[6]/C
                         clock pessimism              0.288     8.903    
                         clock uncertainty           -0.194     8.708    
    SLICE_X110Y19        FDRE (Setup_fdre_C_R)       -0.429     8.279    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.279    
                         arrival time                          -2.427    
  -------------------------------------------------------------------
                         slack                                  5.852    

Slack (MET) :             5.992ns  (required time - arrival time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_cam2hdmi_bd_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cam2hdmi_bd_clk_wiz_0 rise@10.000ns - clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.107ns  (logic 0.773ns (24.883%)  route 2.334ns (75.117%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 8.616 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         1.794    -0.818    cam2hdmi_bd_i/adv7511_0/U0/inst_sync/clk
    SLICE_X96Y35         FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y35         FDRE (Prop_fdre_C_Q)         0.478    -0.340 f  cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/Q
                         net (fo=3, routed)           1.486     1.146    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/out
    SLICE_X108Y22        LUT1 (Prop_lut1_I0_O)        0.295     1.441 r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clkCounterReg_i_1/O
                         net (fo=27, routed)          0.848     2.289    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clkCounterReg_i_1_n_0
    SLICE_X110Y18        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.689     8.616    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X110Y18        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[10]/C
                         clock pessimism              0.288     8.904    
                         clock uncertainty           -0.194     8.709    
    SLICE_X110Y18        FDRE (Setup_fdre_C_R)       -0.429     8.280    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[10]
  -------------------------------------------------------------------
                         required time                          8.280    
                         arrival time                          -2.289    
  -------------------------------------------------------------------
                         slack                                  5.992    

Slack (MET) :             5.992ns  (required time - arrival time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_cam2hdmi_bd_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cam2hdmi_bd_clk_wiz_0 rise@10.000ns - clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.107ns  (logic 0.773ns (24.883%)  route 2.334ns (75.117%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 8.616 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         1.794    -0.818    cam2hdmi_bd_i/adv7511_0/U0/inst_sync/clk
    SLICE_X96Y35         FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y35         FDRE (Prop_fdre_C_Q)         0.478    -0.340 f  cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/Q
                         net (fo=3, routed)           1.486     1.146    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/out
    SLICE_X108Y22        LUT1 (Prop_lut1_I0_O)        0.295     1.441 r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clkCounterReg_i_1/O
                         net (fo=27, routed)          0.848     2.289    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clkCounterReg_i_1_n_0
    SLICE_X110Y18        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.689     8.616    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X110Y18        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[7]/C
                         clock pessimism              0.288     8.904    
                         clock uncertainty           -0.194     8.709    
    SLICE_X110Y18        FDRE (Setup_fdre_C_R)       -0.429     8.280    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.280    
                         arrival time                          -2.289    
  -------------------------------------------------------------------
                         slack                                  5.992    

Slack (MET) :             5.992ns  (required time - arrival time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_cam2hdmi_bd_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cam2hdmi_bd_clk_wiz_0 rise@10.000ns - clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.107ns  (logic 0.773ns (24.883%)  route 2.334ns (75.117%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 8.616 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         1.794    -0.818    cam2hdmi_bd_i/adv7511_0/U0/inst_sync/clk
    SLICE_X96Y35         FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y35         FDRE (Prop_fdre_C_Q)         0.478    -0.340 f  cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/Q
                         net (fo=3, routed)           1.486     1.146    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/out
    SLICE_X108Y22        LUT1 (Prop_lut1_I0_O)        0.295     1.441 r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clkCounterReg_i_1/O
                         net (fo=27, routed)          0.848     2.289    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clkCounterReg_i_1_n_0
    SLICE_X110Y18        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.689     8.616    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X110Y18        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[8]/C
                         clock pessimism              0.288     8.904    
                         clock uncertainty           -0.194     8.709    
    SLICE_X110Y18        FDRE (Setup_fdre_C_R)       -0.429     8.280    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[8]
  -------------------------------------------------------------------
                         required time                          8.280    
                         arrival time                          -2.289    
  -------------------------------------------------------------------
                         slack                                  5.992    

Slack (MET) :             5.992ns  (required time - arrival time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_cam2hdmi_bd_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cam2hdmi_bd_clk_wiz_0 rise@10.000ns - clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.107ns  (logic 0.773ns (24.883%)  route 2.334ns (75.117%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 8.616 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         1.794    -0.818    cam2hdmi_bd_i/adv7511_0/U0/inst_sync/clk
    SLICE_X96Y35         FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y35         FDRE (Prop_fdre_C_Q)         0.478    -0.340 f  cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/Q
                         net (fo=3, routed)           1.486     1.146    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/out
    SLICE_X108Y22        LUT1 (Prop_lut1_I0_O)        0.295     1.441 r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clkCounterReg_i_1/O
                         net (fo=27, routed)          0.848     2.289    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clkCounterReg_i_1_n_0
    SLICE_X110Y18        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.689     8.616    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X110Y18        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[9]/C
                         clock pessimism              0.288     8.904    
                         clock uncertainty           -0.194     8.709    
    SLICE_X110Y18        FDRE (Setup_fdre_C_R)       -0.429     8.280    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hCounterReg_reg[9]
  -------------------------------------------------------------------
                         required time                          8.280    
                         arrival time                          -2.289    
  -------------------------------------------------------------------
                         slack                                  5.992    

Slack (MET) :             6.022ns  (required time - arrival time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hd_HSync_out_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_cam2hdmi_bd_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cam2hdmi_bd_clk_wiz_0 rise@10.000ns - clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.979ns  (logic 0.773ns (25.945%)  route 2.206ns (74.055%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 8.614 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         1.794    -0.818    cam2hdmi_bd_i/adv7511_0/U0/inst_sync/clk
    SLICE_X96Y35         FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y35         FDRE (Prop_fdre_C_Q)         0.478    -0.340 f  cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/Q
                         net (fo=3, routed)           1.486     1.146    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/out
    SLICE_X108Y22        LUT1 (Prop_lut1_I0_O)        0.295     1.441 r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clkCounterReg_i_1/O
                         net (fo=27, routed)          0.721     2.162    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clkCounterReg_i_1_n_0
    SLICE_X108Y18        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hd_HSync_out_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.687     8.614    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X108Y18        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hd_HSync_out_reg/C
                         clock pessimism              0.288     8.902    
                         clock uncertainty           -0.194     8.707    
    SLICE_X108Y18        FDRE (Setup_fdre_C_R)       -0.524     8.183    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hd_HSync_out_reg
  -------------------------------------------------------------------
                         required time                          8.183    
                         arrival time                          -2.162    
  -------------------------------------------------------------------
                         slack                                  6.022    

Slack (MET) :             6.051ns  (required time - arrival time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/adv7511_0/U0/inst_syncCbsel/dataSync_reg[4][0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_cam2hdmi_bd_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_cam2hdmi_bd_clk_wiz_0 rise@10.000ns - clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 0.773ns (22.510%)  route 2.661ns (77.490%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 8.618 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         1.794    -0.818    cam2hdmi_bd_i/adv7511_0/U0/inst_sync/clk
    SLICE_X96Y35         FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y35         FDRE (Prop_fdre_C_Q)         0.478    -0.340 r  cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/Q
                         net (fo=3, routed)           2.125     1.786    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/out
    SLICE_X109Y20        LUT5 (Prop_lut5_I3_O)        0.295     2.081 r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/dataSync_reg[4][0]_srl6_i_1__0/O
                         net (fo=1, routed)           0.536     2.616    cam2hdmi_bd_i/adv7511_0/U0/inst_syncCbsel/dataSync_reg[5][0]__0_1
    SLICE_X108Y15        SRL16E                                       r  cam2hdmi_bd_i/adv7511_0/U0/inst_syncCbsel/dataSync_reg[4][0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.691     8.618    cam2hdmi_bd_i/adv7511_0/U0/inst_syncCbsel/clk_HDMI
    SLICE_X108Y15        SRL16E                                       r  cam2hdmi_bd_i/adv7511_0/U0/inst_syncCbsel/dataSync_reg[4][0]_srl6/CLK
                         clock pessimism              0.288     8.906    
                         clock uncertainty           -0.194     8.711    
    SLICE_X108Y15        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044     8.667    cam2hdmi_bd_i/adv7511_0/U0/inst_syncCbsel/dataSync_reg[4][0]_srl6
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -2.616    
  -------------------------------------------------------------------
                         slack                                  6.051    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 cam2hdmi_bd_i/sdpRAM_0/U0/b_data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/adv7511_0/U0/inst_syncRamData/dataSync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_cam2hdmi_bd_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns - clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.141ns (16.589%)  route 0.709ns (83.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         0.550    -0.629    cam2hdmi_bd_i/sdpRAM_0/U0/b_clk
    SLICE_X48Y68         FDRE                                         r  cam2hdmi_bd_i/sdpRAM_0/U0/b_data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  cam2hdmi_bd_i/sdpRAM_0/U0/b_data_out_reg[0]/Q
                         net (fo=1, routed)           0.709     0.221    cam2hdmi_bd_i/adv7511_0/U0/inst_syncRamData/ram_data_in[0]
    SLICE_X61Y58         FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_syncRamData/dataSync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.849    -0.836    cam2hdmi_bd_i/adv7511_0/U0/inst_syncRamData/clk_HDMI
    SLICE_X61Y58         FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_syncRamData/dataSync_reg[0][0]/C
                         clock pessimism              0.556    -0.280    
                         clock uncertainty            0.194    -0.086    
    SLICE_X61Y58         FDRE (Hold_fdre_C_D)         0.070    -0.016    cam2hdmi_bd_i/adv7511_0/U0/inst_syncRamData/dataSync_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_cam2hdmi_bd_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns - clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.246ns (22.219%)  route 0.861ns (77.781%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         0.607    -0.572    cam2hdmi_bd_i/adv7511_0/U0/inst_sync/clk
    SLICE_X96Y35         FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y35         FDRE (Prop_fdre_C_Q)         0.148    -0.424 f  cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/Q
                         net (fo=3, routed)           0.659     0.235    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/out
    SLICE_X108Y22        LUT1 (Prop_lut1_I0_O)        0.098     0.333 r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clkCounterReg_i_1/O
                         net (fo=27, routed)          0.203     0.536    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clkCounterReg_i_1_n_0
    SLICE_X111Y22        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.898    -0.787    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X111Y22        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[5]/C
                         clock pessimism              0.556    -0.231    
                         clock uncertainty            0.194    -0.037    
    SLICE_X111Y22        FDRE (Hold_fdre_C_R)        -0.018    -0.055    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.536    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_cam2hdmi_bd_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns - clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.246ns (22.219%)  route 0.861ns (77.781%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         0.607    -0.572    cam2hdmi_bd_i/adv7511_0/U0/inst_sync/clk
    SLICE_X96Y35         FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y35         FDRE (Prop_fdre_C_Q)         0.148    -0.424 f  cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/Q
                         net (fo=3, routed)           0.659     0.235    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/out
    SLICE_X108Y22        LUT1 (Prop_lut1_I0_O)        0.098     0.333 r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clkCounterReg_i_1/O
                         net (fo=27, routed)          0.203     0.536    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clkCounterReg_i_1_n_0
    SLICE_X111Y22        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.898    -0.787    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X111Y22        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[6]/C
                         clock pessimism              0.556    -0.231    
                         clock uncertainty            0.194    -0.037    
    SLICE_X111Y22        FDRE (Hold_fdre_C_R)        -0.018    -0.055    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.536    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_cam2hdmi_bd_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns - clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.246ns (22.132%)  route 0.866ns (77.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         0.607    -0.572    cam2hdmi_bd_i/adv7511_0/U0/inst_sync/clk
    SLICE_X96Y35         FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y35         FDRE (Prop_fdre_C_Q)         0.148    -0.424 f  cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/Q
                         net (fo=3, routed)           0.659     0.235    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/out
    SLICE_X108Y22        LUT1 (Prop_lut1_I0_O)        0.098     0.333 r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clkCounterReg_i_1/O
                         net (fo=27, routed)          0.207     0.540    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clkCounterReg_i_1_n_0
    SLICE_X110Y22        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.898    -0.787    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X110Y22        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[2]/C
                         clock pessimism              0.556    -0.231    
                         clock uncertainty            0.194    -0.037    
    SLICE_X110Y22        FDRE (Hold_fdre_C_R)        -0.018    -0.055    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.540    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_cam2hdmi_bd_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns - clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.246ns (22.132%)  route 0.866ns (77.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         0.607    -0.572    cam2hdmi_bd_i/adv7511_0/U0/inst_sync/clk
    SLICE_X96Y35         FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y35         FDRE (Prop_fdre_C_Q)         0.148    -0.424 f  cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/Q
                         net (fo=3, routed)           0.659     0.235    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/out
    SLICE_X108Y22        LUT1 (Prop_lut1_I0_O)        0.098     0.333 r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clkCounterReg_i_1/O
                         net (fo=27, routed)          0.207     0.540    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clkCounterReg_i_1_n_0
    SLICE_X110Y22        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.898    -0.787    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X110Y22        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[4]/C
                         clock pessimism              0.556    -0.231    
                         clock uncertainty            0.194    -0.037    
    SLICE_X110Y22        FDRE (Hold_fdre_C_R)        -0.018    -0.055    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.540    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hd_DE_out_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_cam2hdmi_bd_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns - clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.246ns (22.059%)  route 0.869ns (77.941%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         0.607    -0.572    cam2hdmi_bd_i/adv7511_0/U0/inst_sync/clk
    SLICE_X96Y35         FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y35         FDRE (Prop_fdre_C_Q)         0.148    -0.424 f  cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/Q
                         net (fo=3, routed)           0.659     0.235    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/out
    SLICE_X108Y22        LUT1 (Prop_lut1_I0_O)        0.098     0.333 r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clkCounterReg_i_1/O
                         net (fo=27, routed)          0.211     0.544    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clkCounterReg_i_1_n_0
    SLICE_X109Y20        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hd_DE_out_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.899    -0.786    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X109Y20        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hd_DE_out_reg/C
                         clock pessimism              0.556    -0.230    
                         clock uncertainty            0.194    -0.036    
    SLICE_X109Y20        FDRE (Hold_fdre_C_R)        -0.018    -0.054    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/hd_DE_out_reg
  -------------------------------------------------------------------
                         required time                          0.054    
                         arrival time                           0.544    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/pixelNumberReg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_cam2hdmi_bd_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns - clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.246ns (22.059%)  route 0.869ns (77.941%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         0.607    -0.572    cam2hdmi_bd_i/adv7511_0/U0/inst_sync/clk
    SLICE_X96Y35         FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y35         FDRE (Prop_fdre_C_Q)         0.148    -0.424 f  cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/Q
                         net (fo=3, routed)           0.659     0.235    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/out
    SLICE_X108Y22        LUT1 (Prop_lut1_I0_O)        0.098     0.333 r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clkCounterReg_i_1/O
                         net (fo=27, routed)          0.211     0.544    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clkCounterReg_i_1_n_0
    SLICE_X109Y20        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/pixelNumberReg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.899    -0.786    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X109Y20        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/pixelNumberReg_reg/C
                         clock pessimism              0.556    -0.230    
                         clock uncertainty            0.194    -0.036    
    SLICE_X109Y20        FDRE (Hold_fdre_C_R)        -0.018    -0.054    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/pixelNumberReg_reg
  -------------------------------------------------------------------
                         required time                          0.054    
                         arrival time                           0.544    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/ram_data_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_cam2hdmi_bd_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns - clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.246ns (22.059%)  route 0.869ns (77.941%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         0.607    -0.572    cam2hdmi_bd_i/adv7511_0/U0/inst_sync/clk
    SLICE_X96Y35         FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y35         FDRE (Prop_fdre_C_Q)         0.148    -0.424 f  cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/Q
                         net (fo=3, routed)           0.659     0.235    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/out
    SLICE_X108Y22        LUT1 (Prop_lut1_I0_O)        0.098     0.333 r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clkCounterReg_i_1/O
                         net (fo=27, routed)          0.211     0.544    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clkCounterReg_i_1_n_0
    SLICE_X109Y20        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/ram_data_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.899    -0.786    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X109Y20        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/ram_data_out_reg[0]/C
                         clock pessimism              0.556    -0.230    
                         clock uncertainty            0.194    -0.036    
    SLICE_X109Y20        FDRE (Hold_fdre_C_R)        -0.018    -0.054    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/ram_data_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.054    
                         arrival time                           0.544    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_cam2hdmi_bd_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns - clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.173ns  (logic 0.246ns (20.964%)  route 0.927ns (79.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         0.607    -0.572    cam2hdmi_bd_i/adv7511_0/U0/inst_sync/clk
    SLICE_X96Y35         FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y35         FDRE (Prop_fdre_C_Q)         0.148    -0.424 f  cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/Q
                         net (fo=3, routed)           0.659     0.235    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/out
    SLICE_X108Y22        LUT1 (Prop_lut1_I0_O)        0.098     0.333 r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clkCounterReg_i_1/O
                         net (fo=27, routed)          0.269     0.602    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clkCounterReg_i_1_n_0
    SLICE_X108Y22        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.897    -0.788    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X108Y22        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[0]/C
                         clock pessimism              0.556    -0.232    
                         clock uncertainty            0.194    -0.038    
    SLICE_X108Y22        FDRE (Hold_fdre_C_R)         0.009    -0.029    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_cam2hdmi_bd_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns - clk_out1_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.173ns  (logic 0.246ns (20.964%)  route 0.927ns (79.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    cam2hdmi_bd_i/clk_wiz/inst/clk_out1_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  cam2hdmi_bd_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=961, routed)         0.607    -0.572    cam2hdmi_bd_i/adv7511_0/U0/inst_sync/clk
    SLICE_X96Y35         FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y35         FDRE (Prop_fdre_C_Q)         0.148    -0.424 f  cam2hdmi_bd_i/adv7511_0/U0/inst_sync/dataSync_reg[2][0]__0/Q
                         net (fo=3, routed)           0.659     0.235    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/out
    SLICE_X108Y22        LUT1 (Prop_lut1_I0_O)        0.098     0.333 r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clkCounterReg_i_1/O
                         net (fo=27, routed)          0.269     0.602    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clkCounterReg_i_1_n_0
    SLICE_X108Y22        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.897    -0.788    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/clk_HDMI
    SLICE_X108Y22        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[1]/C
                         clock pessimism              0.556    -0.232    
                         clock uncertainty            0.194    -0.038    
    SLICE_X108Y22        FDRE (Hold_fdre_C_R)         0.009    -0.029    cam2hdmi_bd_i/adv7511_0/U0/inst_writeToADV7511/vCounterReg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.631    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_cam2hdmi_bd_clk_wiz_0
  To Clock:  clk_50_hdmi_int

Setup :            0  Failing Endpoints,  Worst Slack        2.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.557ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.621ns  (required time - arrival time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/hd_VSync_out_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hd_vsync
                            (output port clocked by clk_50_hdmi_int  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_hdmi_int
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_50_hdmi_int fall@10.000ns - clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.963ns  (logic 4.194ns (46.794%)  route 4.769ns (53.206%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        5.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.834ns = ( 13.834 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.865    -0.747    cam2hdmi_bd_i/adv7511_0/U0/clk_HDMI
    SLICE_X108Y20        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/hd_VSync_out_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y20        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  cam2hdmi_bd_i/adv7511_0/U0/hd_VSync_out_reg__0/Q
                         net (fo=1, routed)           4.769     4.500    hd_vsync_OBUF
    W17                  OBUF (Prop_obuf_I_O)         3.716     8.216 r  hd_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     8.216    hd_vsync
    W17                                                               r  hd_vsync (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_hdmi_int fall edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.684     8.611    cam2hdmi_bd_i/adv7511_0/U0/clk_HDMI
    SLICE_X112Y23        FDRE (Prop_fdre_C_Q)         0.418     9.029 f  cam2hdmi_bd_i/adv7511_0/U0/hd_clk_out_reg/Q
                         net (fo=1, routed)           1.479    10.507    hd_clk_OBUF
    W18                  OBUF (Prop_obuf_I_O)         3.327    13.834 f  hd_clk_OBUF_inst/O
                         net (fo=0)                   0.000    13.834    hd_clk
    W18                                                               f  hd_clk (OUT)
                         clock pessimism              0.577    14.411    
                         clock uncertainty           -0.074    14.337    
                         output delay                -3.500    10.837    
  -------------------------------------------------------------------
                         required time                         10.837    
                         arrival time                          -8.216    
  -------------------------------------------------------------------
                         slack                                  2.621    

Slack (MET) :             2.726ns  (required time - arrival time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/hd_HSync_out_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hd_hsync
                            (output port clocked by clk_50_hdmi_int  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_hdmi_int
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_50_hdmi_int fall@10.000ns - clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.851ns  (logic 4.158ns (46.974%)  route 4.693ns (53.026%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        5.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.834ns = ( 13.834 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.871    -0.741    cam2hdmi_bd_i/adv7511_0/U0/clk_HDMI
    SLICE_X108Y15        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/hd_HSync_out_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y15        FDRE (Prop_fdre_C_Q)         0.478    -0.263 r  cam2hdmi_bd_i/adv7511_0/U0/hd_HSync_out_reg__0/Q
                         net (fo=1, routed)           4.693     4.431    hd_hsync_OBUF
    V17                  OBUF (Prop_obuf_I_O)         3.680     8.111 r  hd_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     8.111    hd_hsync
    V17                                                               r  hd_hsync (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_hdmi_int fall edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.684     8.611    cam2hdmi_bd_i/adv7511_0/U0/clk_HDMI
    SLICE_X112Y23        FDRE (Prop_fdre_C_Q)         0.418     9.029 f  cam2hdmi_bd_i/adv7511_0/U0/hd_clk_out_reg/Q
                         net (fo=1, routed)           1.479    10.507    hd_clk_OBUF
    W18                  OBUF (Prop_obuf_I_O)         3.327    13.834 f  hd_clk_OBUF_inst/O
                         net (fo=0)                   0.000    13.834    hd_clk
    W18                                                               f  hd_clk (OUT)
                         clock pessimism              0.577    14.411    
                         clock uncertainty           -0.074    14.337    
                         output delay                -3.500    10.837    
  -------------------------------------------------------------------
                         required time                         10.837    
                         arrival time                          -8.111    
  -------------------------------------------------------------------
                         slack                                  2.726    

Slack (MET) :             2.813ns  (required time - arrival time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hd_d[13]
                            (output port clocked by clk_50_hdmi_int  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_hdmi_int
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_50_hdmi_int fall@10.000ns - clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.801ns  (logic 3.971ns (45.118%)  route 4.830ns (54.882%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        5.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.834ns = ( 13.834 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.874    -0.738    cam2hdmi_bd_i/adv7511_0/U0/clk_HDMI
    SLICE_X111Y14        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y14        FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[13]/Q
                         net (fo=1, routed)           4.830     4.549    hd_d_OBUF[13]
    U17                  OBUF (Prop_obuf_I_O)         3.515     8.064 r  hd_d_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.064    hd_d[13]
    U17                                                               r  hd_d[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_hdmi_int fall edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.684     8.611    cam2hdmi_bd_i/adv7511_0/U0/clk_HDMI
    SLICE_X112Y23        FDRE (Prop_fdre_C_Q)         0.418     9.029 f  cam2hdmi_bd_i/adv7511_0/U0/hd_clk_out_reg/Q
                         net (fo=1, routed)           1.479    10.507    hd_clk_OBUF
    W18                  OBUF (Prop_obuf_I_O)         3.327    13.834 f  hd_clk_OBUF_inst/O
                         net (fo=0)                   0.000    13.834    hd_clk
    W18                                                               f  hd_clk (OUT)
                         clock pessimism              0.617    14.451    
                         clock uncertainty           -0.074    14.377    
                         output delay                -3.500    10.877    
  -------------------------------------------------------------------
                         required time                         10.877    
                         arrival time                          -8.064    
  -------------------------------------------------------------------
                         slack                                  2.813    

Slack (MET) :             2.866ns  (required time - arrival time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hd_d[8]
                            (output port clocked by clk_50_hdmi_int  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_hdmi_int
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_50_hdmi_int fall@10.000ns - clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.748ns  (logic 3.995ns (45.665%)  route 4.753ns (54.335%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        5.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.834ns = ( 13.834 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.874    -0.738    cam2hdmi_bd_i/adv7511_0/U0/clk_HDMI
    SLICE_X111Y13        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y13        FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[8]/Q
                         net (fo=1, routed)           4.753     4.472    hd_d_OBUF[8]
    AA17                 OBUF (Prop_obuf_I_O)         3.539     8.011 r  hd_d_OBUF[8]_inst/O
                         net (fo=0)                   0.000     8.011    hd_d[8]
    AA17                                                              r  hd_d[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_hdmi_int fall edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.684     8.611    cam2hdmi_bd_i/adv7511_0/U0/clk_HDMI
    SLICE_X112Y23        FDRE (Prop_fdre_C_Q)         0.418     9.029 f  cam2hdmi_bd_i/adv7511_0/U0/hd_clk_out_reg/Q
                         net (fo=1, routed)           1.479    10.507    hd_clk_OBUF
    W18                  OBUF (Prop_obuf_I_O)         3.327    13.834 f  hd_clk_OBUF_inst/O
                         net (fo=0)                   0.000    13.834    hd_clk
    W18                                                               f  hd_clk (OUT)
                         clock pessimism              0.617    14.451    
                         clock uncertainty           -0.074    14.377    
                         output delay                -3.500    10.877    
  -------------------------------------------------------------------
                         required time                         10.877    
                         arrival time                          -8.011    
  -------------------------------------------------------------------
                         slack                                  2.866    

Slack (MET) :             3.011ns  (required time - arrival time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hd_d[9]
                            (output port clocked by clk_50_hdmi_int  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_hdmi_int
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_50_hdmi_int fall@10.000ns - clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.604ns  (logic 4.000ns (46.489%)  route 4.604ns (53.511%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        5.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.834ns = ( 13.834 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.874    -0.738    cam2hdmi_bd_i/adv7511_0/U0/clk_HDMI
    SLICE_X111Y13        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y13        FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[9]/Q
                         net (fo=1, routed)           4.604     4.322    hd_d_OBUF[9]
    Y15                  OBUF (Prop_obuf_I_O)         3.544     7.866 r  hd_d_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.866    hd_d[9]
    Y15                                                               r  hd_d[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_hdmi_int fall edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.684     8.611    cam2hdmi_bd_i/adv7511_0/U0/clk_HDMI
    SLICE_X112Y23        FDRE (Prop_fdre_C_Q)         0.418     9.029 f  cam2hdmi_bd_i/adv7511_0/U0/hd_clk_out_reg/Q
                         net (fo=1, routed)           1.479    10.507    hd_clk_OBUF
    W18                  OBUF (Prop_obuf_I_O)         3.327    13.834 f  hd_clk_OBUF_inst/O
                         net (fo=0)                   0.000    13.834    hd_clk
    W18                                                               f  hd_clk (OUT)
                         clock pessimism              0.617    14.451    
                         clock uncertainty           -0.074    14.377    
                         output delay                -3.500    10.877    
  -------------------------------------------------------------------
                         required time                         10.877    
                         arrival time                          -7.866    
  -------------------------------------------------------------------
                         slack                                  3.011    

Slack (MET) :             3.039ns  (required time - arrival time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hd_d[14]
                            (output port clocked by clk_50_hdmi_int  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_hdmi_int
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_50_hdmi_int fall@10.000ns - clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.575ns  (logic 3.990ns (46.525%)  route 4.586ns (53.475%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        5.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.834ns = ( 13.834 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.874    -0.738    cam2hdmi_bd_i/adv7511_0/U0/clk_HDMI
    SLICE_X111Y14        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y14        FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[14]/Q
                         net (fo=1, routed)           4.586     4.304    hd_d_OBUF[14]
    V14                  OBUF (Prop_obuf_I_O)         3.534     7.837 r  hd_d_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.837    hd_d[14]
    V14                                                               r  hd_d[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_hdmi_int fall edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.684     8.611    cam2hdmi_bd_i/adv7511_0/U0/clk_HDMI
    SLICE_X112Y23        FDRE (Prop_fdre_C_Q)         0.418     9.029 f  cam2hdmi_bd_i/adv7511_0/U0/hd_clk_out_reg/Q
                         net (fo=1, routed)           1.479    10.507    hd_clk_OBUF
    W18                  OBUF (Prop_obuf_I_O)         3.327    13.834 f  hd_clk_OBUF_inst/O
                         net (fo=0)                   0.000    13.834    hd_clk
    W18                                                               f  hd_clk (OUT)
                         clock pessimism              0.617    14.451    
                         clock uncertainty           -0.074    14.377    
                         output delay                -3.500    10.877    
  -------------------------------------------------------------------
                         required time                         10.877    
                         arrival time                          -7.837    
  -------------------------------------------------------------------
                         slack                                  3.039    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hd_d[12]
                            (output port clocked by clk_50_hdmi_int  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_hdmi_int
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_50_hdmi_int fall@10.000ns - clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.551ns  (logic 3.974ns (46.475%)  route 4.577ns (53.525%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        5.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.834ns = ( 13.834 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.874    -0.738    cam2hdmi_bd_i/adv7511_0/U0/clk_HDMI
    SLICE_X111Y13        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y13        FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[12]/Q
                         net (fo=1, routed)           4.577     4.295    hd_d_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.518     7.813 r  hd_d_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.813    hd_d[12]
    V15                                                               r  hd_d[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_hdmi_int fall edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.684     8.611    cam2hdmi_bd_i/adv7511_0/U0/clk_HDMI
    SLICE_X112Y23        FDRE (Prop_fdre_C_Q)         0.418     9.029 f  cam2hdmi_bd_i/adv7511_0/U0/hd_clk_out_reg/Q
                         net (fo=1, routed)           1.479    10.507    hd_clk_OBUF
    W18                  OBUF (Prop_obuf_I_O)         3.327    13.834 f  hd_clk_OBUF_inst/O
                         net (fo=0)                   0.000    13.834    hd_clk
    W18                                                               f  hd_clk (OUT)
                         clock pessimism              0.617    14.451    
                         clock uncertainty           -0.074    14.377    
                         output delay                -3.500    10.877    
  -------------------------------------------------------------------
                         required time                         10.877    
                         arrival time                          -7.813    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.069ns  (required time - arrival time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/hd_DE_out_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hd_de
                            (output port clocked by clk_50_hdmi_int  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_hdmi_int
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_50_hdmi_int fall@10.000ns - clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.515ns  (logic 4.174ns (49.017%)  route 4.341ns (50.983%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        5.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.834ns = ( 13.834 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.865    -0.747    cam2hdmi_bd_i/adv7511_0/U0/clk_HDMI
    SLICE_X108Y20        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/hd_DE_out_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y20        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  cam2hdmi_bd_i/adv7511_0/U0/hd_DE_out_reg__0/Q
                         net (fo=1, routed)           4.341     4.072    hd_de_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.696     7.768 r  hd_de_OBUF_inst/O
                         net (fo=0)                   0.000     7.768    hd_de
    U16                                                               r  hd_de (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_hdmi_int fall edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.684     8.611    cam2hdmi_bd_i/adv7511_0/U0/clk_HDMI
    SLICE_X112Y23        FDRE (Prop_fdre_C_Q)         0.418     9.029 f  cam2hdmi_bd_i/adv7511_0/U0/hd_clk_out_reg/Q
                         net (fo=1, routed)           1.479    10.507    hd_clk_OBUF
    W18                  OBUF (Prop_obuf_I_O)         3.327    13.834 f  hd_clk_OBUF_inst/O
                         net (fo=0)                   0.000    13.834    hd_clk
    W18                                                               f  hd_clk (OUT)
                         clock pessimism              0.577    14.411    
                         clock uncertainty           -0.074    14.337    
                         output delay                -3.500    10.837    
  -------------------------------------------------------------------
                         required time                         10.837    
                         arrival time                          -7.768    
  -------------------------------------------------------------------
                         slack                                  3.069    

Slack (MET) :             3.169ns  (required time - arrival time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hd_d[15]
                            (output port clocked by clk_50_hdmi_int  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_hdmi_int
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_50_hdmi_int fall@10.000ns - clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.446ns  (logic 4.001ns (47.368%)  route 4.445ns (52.632%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        5.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.834ns = ( 13.834 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.874    -0.738    cam2hdmi_bd_i/adv7511_0/U0/clk_HDMI
    SLICE_X111Y14        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y14        FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[15]/Q
                         net (fo=1, routed)           4.445     4.164    hd_d_OBUF[15]
    V13                  OBUF (Prop_obuf_I_O)         3.545     7.708 r  hd_d_OBUF[15]_inst/O
                         net (fo=0)                   0.000     7.708    hd_d[15]
    V13                                                               r  hd_d[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_hdmi_int fall edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.684     8.611    cam2hdmi_bd_i/adv7511_0/U0/clk_HDMI
    SLICE_X112Y23        FDRE (Prop_fdre_C_Q)         0.418     9.029 f  cam2hdmi_bd_i/adv7511_0/U0/hd_clk_out_reg/Q
                         net (fo=1, routed)           1.479    10.507    hd_clk_OBUF
    W18                  OBUF (Prop_obuf_I_O)         3.327    13.834 f  hd_clk_OBUF_inst/O
                         net (fo=0)                   0.000    13.834    hd_clk
    W18                                                               f  hd_clk (OUT)
                         clock pessimism              0.617    14.451    
                         clock uncertainty           -0.074    14.377    
                         output delay                -3.500    10.877    
  -------------------------------------------------------------------
                         required time                         10.877    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                  3.169    

Slack (MET) :             3.464ns  (required time - arrival time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hd_d[11]
                            (output port clocked by clk_50_hdmi_int  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_hdmi_int
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_50_hdmi_int fall@10.000ns - clk_out3_cam2hdmi_bd_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.150ns  (logic 4.002ns (49.107%)  route 4.148ns (50.893%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.500ns
  Clock Path Skew:        5.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.834ns = ( 13.834 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.874    -0.738    cam2hdmi_bd_i/adv7511_0/U0/clk_HDMI
    SLICE_X111Y13        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y13        FDRE (Prop_fdre_C_Q)         0.456    -0.282 r  cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[11]/Q
                         net (fo=1, routed)           4.148     3.866    hd_d_OBUF[11]
    W15                  OBUF (Prop_obuf_I_O)         3.546     7.413 r  hd_d_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.413    hd_d[11]
    W15                                                               r  hd_d[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_hdmi_int fall edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     5.144 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     6.835    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          1.684     8.611    cam2hdmi_bd_i/adv7511_0/U0/clk_HDMI
    SLICE_X112Y23        FDRE (Prop_fdre_C_Q)         0.418     9.029 f  cam2hdmi_bd_i/adv7511_0/U0/hd_clk_out_reg/Q
                         net (fo=1, routed)           1.479    10.507    hd_clk_OBUF
    W18                  OBUF (Prop_obuf_I_O)         3.327    13.834 f  hd_clk_OBUF_inst/O
                         net (fo=0)                   0.000    13.834    hd_clk
    W18                                                               f  hd_clk (OUT)
                         clock pessimism              0.617    14.451    
                         clock uncertainty           -0.074    14.377    
                         output delay                -3.500    10.877    
  -------------------------------------------------------------------
                         required time                         10.877    
                         arrival time                          -7.413    
  -------------------------------------------------------------------
                         slack                                  3.464    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hd_d[8]
                            (output port clocked by clk_50_hdmi_int  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_hdmi_int
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_50_hdmi_int fall@10.000ns - clk_out3_cam2hdmi_bd_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        2.998ns  (logic 1.381ns (46.054%)  route 1.617ns (53.946%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        2.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 9.457 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.698    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421     8.278 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     8.796    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.822 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.636     9.457    cam2hdmi_bd_i/adv7511_0/U0/clk_HDMI
    SLICE_X111Y13        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y13        FDRE (Prop_fdre_C_Q)         0.141     9.598 r  cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[8]/Q
                         net (fo=1, routed)           1.617    11.216    hd_d_OBUF[8]
    AA17                 OBUF (Prop_obuf_I_O)         1.240    12.455 r  hd_d_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.455    hd_d[8]
    AA17                                                              r  hd_d[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_hdmi_int fall edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    10.446 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.926    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204     7.722 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     8.286    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.315 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.896     9.211    cam2hdmi_bd_i/adv7511_0/U0/clk_HDMI
    SLICE_X112Y23        FDRE (Prop_fdre_C_Q)         0.204     9.415 f  cam2hdmi_bd_i/adv7511_0/U0/hd_clk_out_reg/Q
                         net (fo=1, routed)           0.602    10.017    hd_clk_OBUF
    W18                  OBUF (Prop_obuf_I_O)         1.430    11.447 f  hd_clk_OBUF_inst/O
                         net (fo=0)                   0.000    11.447    hd_clk
    W18                                                               f  hd_clk (OUT)
                         clock pessimism              0.251    11.698    
                         output delay                 0.200    11.898    
  -------------------------------------------------------------------
                         required time                        -11.898    
                         arrival time                          12.455    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hd_d[9]
                            (output port clocked by clk_50_hdmi_int  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_hdmi_int
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_50_hdmi_int fall@10.000ns - clk_out3_cam2hdmi_bd_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        3.005ns  (logic 1.386ns (46.115%)  route 1.619ns (53.885%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        2.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 9.457 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.698    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421     8.278 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     8.796    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.822 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.636     9.457    cam2hdmi_bd_i/adv7511_0/U0/clk_HDMI
    SLICE_X111Y13        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y13        FDRE (Prop_fdre_C_Q)         0.141     9.598 r  cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[9]/Q
                         net (fo=1, routed)           1.619    11.217    hd_d_OBUF[9]
    Y15                  OBUF (Prop_obuf_I_O)         1.245    12.462 r  hd_d_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.462    hd_d[9]
    Y15                                                               r  hd_d[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_hdmi_int fall edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    10.446 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.926    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204     7.722 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     8.286    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.315 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.896     9.211    cam2hdmi_bd_i/adv7511_0/U0/clk_HDMI
    SLICE_X112Y23        FDRE (Prop_fdre_C_Q)         0.204     9.415 f  cam2hdmi_bd_i/adv7511_0/U0/hd_clk_out_reg/Q
                         net (fo=1, routed)           0.602    10.017    hd_clk_OBUF
    W18                  OBUF (Prop_obuf_I_O)         1.430    11.447 f  hd_clk_OBUF_inst/O
                         net (fo=0)                   0.000    11.447    hd_clk
    W18                                                               f  hd_clk (OUT)
                         clock pessimism              0.251    11.698    
                         output delay                 0.200    11.898    
  -------------------------------------------------------------------
                         required time                        -11.898    
                         arrival time                          12.462    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hd_d[10]
                            (output port clocked by clk_50_hdmi_int  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_hdmi_int
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_50_hdmi_int fall@10.000ns - clk_out3_cam2hdmi_bd_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        3.007ns  (logic 1.382ns (45.956%)  route 1.625ns (54.044%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        2.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 9.457 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.698    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421     8.278 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     8.796    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.822 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.636     9.457    cam2hdmi_bd_i/adv7511_0/U0/clk_HDMI
    SLICE_X111Y14        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y14        FDRE (Prop_fdre_C_Q)         0.141     9.598 r  cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[10]/Q
                         net (fo=1, routed)           1.625    11.223    hd_d_OBUF[10]
    W13                  OBUF (Prop_obuf_I_O)         1.241    12.464 r  hd_d_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.464    hd_d[10]
    W13                                                               r  hd_d[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_hdmi_int fall edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    10.446 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.926    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204     7.722 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     8.286    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.315 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.896     9.211    cam2hdmi_bd_i/adv7511_0/U0/clk_HDMI
    SLICE_X112Y23        FDRE (Prop_fdre_C_Q)         0.204     9.415 f  cam2hdmi_bd_i/adv7511_0/U0/hd_clk_out_reg/Q
                         net (fo=1, routed)           0.602    10.017    hd_clk_OBUF
    W18                  OBUF (Prop_obuf_I_O)         1.430    11.447 f  hd_clk_OBUF_inst/O
                         net (fo=0)                   0.000    11.447    hd_clk
    W18                                                               f  hd_clk (OUT)
                         clock pessimism              0.251    11.698    
                         output delay                 0.200    11.898    
  -------------------------------------------------------------------
                         required time                        -11.898    
                         arrival time                          12.464    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hd_d[14]
                            (output port clocked by clk_50_hdmi_int  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_hdmi_int
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_50_hdmi_int fall@10.000ns - clk_out3_cam2hdmi_bd_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        3.008ns  (logic 1.375ns (45.726%)  route 1.633ns (54.274%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        2.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 9.457 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.698    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421     8.278 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     8.796    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.822 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.636     9.457    cam2hdmi_bd_i/adv7511_0/U0/clk_HDMI
    SLICE_X111Y14        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y14        FDRE (Prop_fdre_C_Q)         0.141     9.598 r  cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[14]/Q
                         net (fo=1, routed)           1.633    11.231    hd_d_OBUF[14]
    V14                  OBUF (Prop_obuf_I_O)         1.234    12.465 r  hd_d_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.465    hd_d[14]
    V14                                                               r  hd_d[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_hdmi_int fall edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    10.446 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.926    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204     7.722 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     8.286    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.315 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.896     9.211    cam2hdmi_bd_i/adv7511_0/U0/clk_HDMI
    SLICE_X112Y23        FDRE (Prop_fdre_C_Q)         0.204     9.415 f  cam2hdmi_bd_i/adv7511_0/U0/hd_clk_out_reg/Q
                         net (fo=1, routed)           0.602    10.017    hd_clk_OBUF
    W18                  OBUF (Prop_obuf_I_O)         1.430    11.447 f  hd_clk_OBUF_inst/O
                         net (fo=0)                   0.000    11.447    hd_clk
    W18                                                               f  hd_clk (OUT)
                         clock pessimism              0.251    11.698    
                         output delay                 0.200    11.898    
  -------------------------------------------------------------------
                         required time                        -11.898    
                         arrival time                          12.465    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hd_d[12]
                            (output port clocked by clk_50_hdmi_int  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_hdmi_int
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_50_hdmi_int fall@10.000ns - clk_out3_cam2hdmi_bd_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        3.010ns  (logic 1.360ns (45.185%)  route 1.650ns (54.815%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        2.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 9.457 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.698    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421     8.278 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     8.796    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.822 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.636     9.457    cam2hdmi_bd_i/adv7511_0/U0/clk_HDMI
    SLICE_X111Y13        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y13        FDRE (Prop_fdre_C_Q)         0.141     9.598 r  cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[12]/Q
                         net (fo=1, routed)           1.650    11.248    hd_d_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.219    12.467 r  hd_d_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.467    hd_d[12]
    V15                                                               r  hd_d[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_hdmi_int fall edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    10.446 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.926    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204     7.722 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     8.286    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.315 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.896     9.211    cam2hdmi_bd_i/adv7511_0/U0/clk_HDMI
    SLICE_X112Y23        FDRE (Prop_fdre_C_Q)         0.204     9.415 f  cam2hdmi_bd_i/adv7511_0/U0/hd_clk_out_reg/Q
                         net (fo=1, routed)           0.602    10.017    hd_clk_OBUF
    W18                  OBUF (Prop_obuf_I_O)         1.430    11.447 f  hd_clk_OBUF_inst/O
                         net (fo=0)                   0.000    11.447    hd_clk
    W18                                                               f  hd_clk (OUT)
                         clock pessimism              0.251    11.698    
                         output delay                 0.200    11.898    
  -------------------------------------------------------------------
                         required time                        -11.898    
                         arrival time                          12.467    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hd_d[13]
                            (output port clocked by clk_50_hdmi_int  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_hdmi_int
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_50_hdmi_int fall@10.000ns - clk_out3_cam2hdmi_bd_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        3.012ns  (logic 1.357ns (45.047%)  route 1.655ns (54.953%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        2.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 9.457 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.698    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421     8.278 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     8.796    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.822 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.636     9.457    cam2hdmi_bd_i/adv7511_0/U0/clk_HDMI
    SLICE_X111Y14        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y14        FDRE (Prop_fdre_C_Q)         0.141     9.598 r  cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[13]/Q
                         net (fo=1, routed)           1.655    11.254    hd_d_OBUF[13]
    U17                  OBUF (Prop_obuf_I_O)         1.216    12.470 r  hd_d_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.470    hd_d[13]
    U17                                                               r  hd_d[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_hdmi_int fall edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    10.446 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.926    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204     7.722 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     8.286    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.315 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.896     9.211    cam2hdmi_bd_i/adv7511_0/U0/clk_HDMI
    SLICE_X112Y23        FDRE (Prop_fdre_C_Q)         0.204     9.415 f  cam2hdmi_bd_i/adv7511_0/U0/hd_clk_out_reg/Q
                         net (fo=1, routed)           0.602    10.017    hd_clk_OBUF
    W18                  OBUF (Prop_obuf_I_O)         1.430    11.447 f  hd_clk_OBUF_inst/O
                         net (fo=0)                   0.000    11.447    hd_clk
    W18                                                               f  hd_clk (OUT)
                         clock pessimism              0.251    11.698    
                         output delay                 0.200    11.898    
  -------------------------------------------------------------------
                         required time                        -11.898    
                         arrival time                          12.470    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hd_d[11]
                            (output port clocked by clk_50_hdmi_int  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_hdmi_int
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_50_hdmi_int fall@10.000ns - clk_out3_cam2hdmi_bd_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        3.013ns  (logic 1.388ns (46.071%)  route 1.625ns (53.929%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        2.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 9.457 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.698    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421     8.278 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     8.796    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.822 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.636     9.457    cam2hdmi_bd_i/adv7511_0/U0/clk_HDMI
    SLICE_X111Y13        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y13        FDRE (Prop_fdre_C_Q)         0.141     9.598 r  cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[11]/Q
                         net (fo=1, routed)           1.625    11.223    hd_d_OBUF[11]
    W15                  OBUF (Prop_obuf_I_O)         1.247    12.470 r  hd_d_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.470    hd_d[11]
    W15                                                               r  hd_d[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_hdmi_int fall edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    10.446 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.926    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204     7.722 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     8.286    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.315 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.896     9.211    cam2hdmi_bd_i/adv7511_0/U0/clk_HDMI
    SLICE_X112Y23        FDRE (Prop_fdre_C_Q)         0.204     9.415 f  cam2hdmi_bd_i/adv7511_0/U0/hd_clk_out_reg/Q
                         net (fo=1, routed)           0.602    10.017    hd_clk_OBUF
    W18                  OBUF (Prop_obuf_I_O)         1.430    11.447 f  hd_clk_OBUF_inst/O
                         net (fo=0)                   0.000    11.447    hd_clk
    W18                                                               f  hd_clk (OUT)
                         clock pessimism              0.251    11.698    
                         output delay                 0.200    11.898    
  -------------------------------------------------------------------
                         required time                        -11.898    
                         arrival time                          12.470    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/hd_HSync_out_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hd_hsync
                            (output port clocked by clk_50_hdmi_int  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_hdmi_int
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_50_hdmi_int fall@10.000ns - clk_out3_cam2hdmi_bd_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        3.046ns  (logic 1.408ns (46.215%)  route 1.638ns (53.785%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        2.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.544ns = ( 9.456 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.698    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421     8.278 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     8.796    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.822 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.635     9.456    cam2hdmi_bd_i/adv7511_0/U0/clk_HDMI
    SLICE_X108Y15        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/hd_HSync_out_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y15        FDRE (Prop_fdre_C_Q)         0.148     9.604 r  cam2hdmi_bd_i/adv7511_0/U0/hd_HSync_out_reg__0/Q
                         net (fo=1, routed)           1.638    11.243    hd_hsync_OBUF
    V17                  OBUF (Prop_obuf_I_O)         1.260    12.503 r  hd_hsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.503    hd_hsync
    V17                                                               r  hd_hsync (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_hdmi_int fall edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    10.446 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.926    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204     7.722 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     8.286    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.315 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.896     9.211    cam2hdmi_bd_i/adv7511_0/U0/clk_HDMI
    SLICE_X112Y23        FDRE (Prop_fdre_C_Q)         0.204     9.415 f  cam2hdmi_bd_i/adv7511_0/U0/hd_clk_out_reg/Q
                         net (fo=1, routed)           0.602    10.017    hd_clk_OBUF
    W18                  OBUF (Prop_obuf_I_O)         1.430    11.447 f  hd_clk_OBUF_inst/O
                         net (fo=0)                   0.000    11.447    hd_clk
    W18                                                               f  hd_clk (OUT)
                         clock pessimism              0.273    11.720    
                         output delay                 0.200    11.920    
  -------------------------------------------------------------------
                         required time                        -11.920    
                         arrival time                          12.503    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/hd_VSync_out_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hd_vsync
                            (output port clocked by clk_50_hdmi_int  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_hdmi_int
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_50_hdmi_int fall@10.000ns - clk_out3_cam2hdmi_bd_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        3.075ns  (logic 1.442ns (46.880%)  route 1.634ns (53.120%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        2.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.549ns = ( 9.451 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.698    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421     8.278 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     8.796    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.822 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.630     9.451    cam2hdmi_bd_i/adv7511_0/U0/clk_HDMI
    SLICE_X108Y20        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/hd_VSync_out_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y20        FDRE (Prop_fdre_C_Q)         0.148     9.599 r  cam2hdmi_bd_i/adv7511_0/U0/hd_VSync_out_reg__0/Q
                         net (fo=1, routed)           1.634    11.233    hd_vsync_OBUF
    W17                  OBUF (Prop_obuf_I_O)         1.294    12.527 r  hd_vsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.527    hd_vsync
    W17                                                               r  hd_vsync (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_hdmi_int fall edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    10.446 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.926    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204     7.722 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     8.286    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.315 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.896     9.211    cam2hdmi_bd_i/adv7511_0/U0/clk_HDMI
    SLICE_X112Y23        FDRE (Prop_fdre_C_Q)         0.204     9.415 f  cam2hdmi_bd_i/adv7511_0/U0/hd_clk_out_reg/Q
                         net (fo=1, routed)           0.602    10.017    hd_clk_OBUF
    W18                  OBUF (Prop_obuf_I_O)         1.430    11.447 f  hd_clk_OBUF_inst/O
                         net (fo=0)                   0.000    11.447    hd_clk
    W18                                                               f  hd_clk (OUT)
                         clock pessimism              0.273    11.720    
                         output delay                 0.200    11.920    
  -------------------------------------------------------------------
                         required time                        -11.920    
                         arrival time                          12.527    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_cam2hdmi_bd_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hd_d[15]
                            (output port clocked by clk_50_hdmi_int  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_hdmi_int
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_50_hdmi_int fall@10.000ns - clk_out3_cam2hdmi_bd_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        3.058ns  (logic 1.386ns (45.343%)  route 1.671ns (54.657%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.200ns
  Clock Path Skew:        2.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 9.457 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_cam2hdmi_bd_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.698    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421     8.278 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     8.796    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     8.822 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.636     9.457    cam2hdmi_bd_i/adv7511_0/U0/clk_HDMI
    SLICE_X111Y14        FDRE                                         r  cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y14        FDRE (Prop_fdre_C_Q)         0.141     9.598 r  cam2hdmi_bd_i/adv7511_0/U0/hd_D_out_reg[15]/Q
                         net (fo=1, routed)           1.671    11.270    hd_d_OBUF[15]
    V13                  OBUF (Prop_obuf_I_O)         1.245    12.515 r  hd_d_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.515    hd_d[15]
    V13                                                               r  hd_d[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_hdmi_int fall edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    cam2hdmi_bd_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    10.446 r  cam2hdmi_bd_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.926    cam2hdmi_bd_i/clk_wiz/inst/clk_in1_cam2hdmi_bd_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204     7.722 r  cam2hdmi_bd_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     8.286    cam2hdmi_bd_i/clk_wiz/inst/clk_out3_cam2hdmi_bd_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.315 r  cam2hdmi_bd_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=51, routed)          0.896     9.211    cam2hdmi_bd_i/adv7511_0/U0/clk_HDMI
    SLICE_X112Y23        FDRE (Prop_fdre_C_Q)         0.204     9.415 f  cam2hdmi_bd_i/adv7511_0/U0/hd_clk_out_reg/Q
                         net (fo=1, routed)           0.602    10.017    hd_clk_OBUF
    W18                  OBUF (Prop_obuf_I_O)         1.430    11.447 f  hd_clk_OBUF_inst/O
                         net (fo=0)                   0.000    11.447    hd_clk
    W18                                                               f  hd_clk (OUT)
                         clock pessimism              0.251    11.698    
                         output delay                 0.200    11.898    
  -------------------------------------------------------------------
                         required time                        -11.898    
                         arrival time                          12.515    
  -------------------------------------------------------------------
                         slack                                  0.617    





