INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code_local/vivado/CPU/CPU.srcs/sources_1/new/digital_tube_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digital_tube_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/code_local/vivado/CPU/CPU.srcs/test_digital/new/tb_digital.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_digital_tube_display
