0.7
2020.2
Oct 14 2022
05:20:55
D:/CN2/7_segmente/seg_7_driver/solution1/sim/verilog/csv_file_dump.svh,1673782646,verilog,,,,,,,,,,,,
D:/CN2/7_segmente/seg_7_driver/solution1/sim/verilog/dataflow_monitor.sv,1673782646,systemVerilog,D:/CN2/7_segmente/seg_7_driver/solution1/sim/verilog/nodf_module_interface.svh,,D:/CN2/7_segmente/seg_7_driver/solution1/sim/verilog/dump_file_agent.svh;D:/CN2/7_segmente/seg_7_driver/solution1/sim/verilog/csv_file_dump.svh;D:/CN2/7_segmente/seg_7_driver/solution1/sim/verilog/sample_agent.svh;D:/CN2/7_segmente/seg_7_driver/solution1/sim/verilog/sample_manager.svh;D:/CN2/7_segmente/seg_7_driver/solution1/sim/verilog/nodf_module_interface.svh;D:/CN2/7_segmente/seg_7_driver/solution1/sim/verilog/nodf_module_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/CN2/7_segmente/seg_7_driver/solution1/sim/verilog/dump_file_agent.svh,1673782646,verilog,,,,,,,,,,,,
D:/CN2/7_segmente/seg_7_driver/solution1/sim/verilog/fifo_para.vh,1673782646,verilog,,,,,,,,,,,,
D:/CN2/7_segmente/seg_7_driver/solution1/sim/verilog/nodf_module_interface.svh,1673782646,verilog,,,,nodf_module_intf,,,,,,,,
D:/CN2/7_segmente/seg_7_driver/solution1/sim/verilog/nodf_module_monitor.svh,1673782646,verilog,,,,,,,,,,,,
D:/CN2/7_segmente/seg_7_driver/solution1/sim/verilog/sample_agent.svh,1673782646,verilog,,,,,,,,,,,,
D:/CN2/7_segmente/seg_7_driver/solution1/sim/verilog/sample_manager.svh,1673782646,verilog,,,,,,,,,,,,
D:/CN2/7_segmente/seg_7_driver/solution1/sim/verilog/seg_7_driver.autotb.v,1673782646,systemVerilog,,,D:/CN2/7_segmente/seg_7_driver/solution1/sim/verilog/fifo_para.vh,apatb_seg_7_driver_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/CN2/7_segmente/seg_7_driver/solution1/sim/verilog/seg_7_driver.v,1673782616,systemVerilog,,,,seg_7_driver,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/CN2/7_segmente/seg_7_driver/solution1/sim/verilog/seg_7_driver_seg_7_code_V_ROM_AUTO_1R.v,1673782616,systemVerilog,,,,seg_7_driver_seg_7_code_V_ROM_AUTO_1R,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
