{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "riscvTop_MemoryMappedIO_0_0",
    "cell_name": "MemoryMappedIO_0",
    "component_reference": "xilinx.com:module_ref:MemoryMappedIO:1.0",
    "ip_revision": "1",
    "gen_directory": ".",
    "parameters": {
      "component_parameters": {
        "ROM_UPPER_ADDR": [ { "value": "0x7FFFFFFF", "resolve_type": "user", "format": "bitString", "usage": "all" } ],
        "RAM_UPPER_ADDR": [ { "value": "0x8001FFFF", "resolve_type": "user", "format": "bitString", "usage": "all" } ],
        "Component_Name": [ { "value": "riscvTop_MemoryMappedIO_0_0", "resolve_type": "user", "usage": "all" } ]
      },
      "model_parameters": {
        "ROM_UPPER_ADDR": [ { "value": "0x7FFFFFFF", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "RAM_UPPER_ADDR": [ { "value": "0x8001FFFF", "resolve_type": "generated", "format": "bitString", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "zynq" } ],
        "BASE_BOARD_PART": [ { "value": "" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xc7z007s" } ],
        "PACKAGE": [ { "value": "clg400" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-1" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "1" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "." } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2023.1" } ],
        "SYNTHESISFLOW": [ { "value": "OOC_HIERARCHICAL" } ]
      }
    },
    "boundary": {
      "ports": {
        "clk": [ { "direction": "in" } ],
        "enA": [ { "direction": "in" } ],
        "addrA": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "doutA": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "addrOutA": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "readValidA": [ { "direction": "out" } ],
        "enB": [ { "direction": "in" } ],
        "weB": [ { "direction": "in", "size_left": "3", "size_right": "0" } ],
        "addrB": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "dinB": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "doutB": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "addrOutB": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "readValidB": [ { "direction": "out" } ],
        "ready": [ { "direction": "out" } ],
        "memOpIn": [ { "direction": "in", "size_left": "1", "size_right": "0" } ],
        "memSizeIn": [ { "direction": "in", "size_left": "1", "size_right": "0" } ],
        "memOp": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "memSize": [ { "direction": "out", "size_left": "1", "size_right": "0" } ]
      },
      "interfaces": {
        "clk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "FREQ_HZ": [ { "value": "1000000", "value_src": "user_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "riscvTop_clk", "value_src": "default_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "clk" } ]
          }
        }
      }
    }
  }
}