<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "9,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt*, twPathRptBanner, twPathRpt*) |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead><twExecVer>Release 9.1.02i Trace </twExecVer><twCopyright>Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>trce -e 3 -xml system.twx system.ncd system.pcf

</twCmdLine><twDesign>system.ncd</twDesign><twPCF>system.pcf</twPCF><twDevInfo arch="virtex2p" pkg="ff1704"><twDevName>xc2vp100</twDevName><twSpeedGrade>-6</twSpeedGrade><twSpeedVer>PRODUCTION 1.93 2007-02-23</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twErr"></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo>INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo>INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twErrRpt><twConst twConstType="PERIOD" ><twConstHead><twConstName UCFConstName="">TS_fpga_plb_clk = PERIOD TIMEGRP &quot;fpga_plb_clk&quot; 12.5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst twConstType="PERIOD" ><twConstHead><twConstName UCFConstName="">TS_plb_clk = PERIOD TIMEGRP &quot;clkplb&quot; 12.5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst twConstType="PERIOD" ><twConstHead><twConstName UCFConstName="">TS_CLK90 = PERIOD TIMEGRP &quot;ddr_clkplb_90&quot; 12.5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst twConstType="PERIOD" ><twConstHead><twConstName UCFConstName="">TS_ddr1_clk_fb = PERIOD TIMEGRP &quot;ddr1_clk_fb&quot; 12.5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst twConstType="PATHDELAY" ><twConstHead><twConstName UCFConstName="">TSCLK2CLK90 = MAXDELAY FROM TIMEGRP &quot;clkplb&quot; TO TIMEGRP &quot;ddr_clkplb_90&quot; 2.875         ns;</twConstName><twItemCnt>20</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>20</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.764</twMaxDel></twConstHead></twConst><twConst twConstType="PERIOD" ><twConstHead><twConstName UCFConstName="">TS_fpga_opb_clk = PERIOD TIMEGRP &quot;fpga_opb_clk&quot; 25 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst twConstType="PATHDELAY" ><twConstHead><twConstName UCFConstName="">TS_DCR1 = MAXDELAY FROM TIMEGRP &quot;FFS&quot; THRU TIMEGRP &quot;DCR_DATA_GRP&quot; TO TIMEGRP         &quot;CPUS&quot; 8 ns;</twConstName><twItemCnt>448</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.974</twMaxDel></twConstHead></twConst><twConst twConstType="PATHDELAY" ><twConstHead><twConstName UCFConstName="">TS_DCR2 = MAXDELAY FROM TIMEGRP &quot;CPUS&quot; THRU TIMEGRP &quot;DCR_DATA_GRP&quot; TO TIMEGRP         &quot;CPUS&quot; 8 ns;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.975</twMaxDel></twConstHead></twConst><twConst twConstType="PATHDELAY" ><twConstHead><twConstName UCFConstName="">TS_DCR3 = MAXDELAY FROM TIMEGRP &quot;CPUS&quot; THRU TIMEGRP &quot;DCR_DATA_GRP&quot; TO TIMEGRP         &quot;FFS&quot; 8 ns;</twConstName><twItemCnt>74</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>74</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.995</twMaxDel></twConstHead></twConst><twConst twConstType="PATHDELAY" ><twConstHead><twConstName UCFConstName="">TS_CPU_2_PLB_ARB_DCR = MAXDELAY FROM TIMEGRP &quot;CPUS&quot; TO TIMEGRP         &quot;PLB_ARBITER_DCR&quot; 25 ns;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.304</twMaxDel></twConstHead></twConst><twConst twConstType="PERIOD" ><twConstHead><twConstName UCFConstName="">TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkplb_i =         PERIOD TIMEGRP         &quot;clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkplb_i&quot;         TS_fpga_plb_clk HIGH 50%;</twConstName><twItemCnt>420948</twItemCnt><twErrCntSetup>101</twErrCntSetup><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>12258</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>13.946</twMinPer></twConstHead><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>-1.446</twSlack><twSrc BELType="FF">plb_psb_bridge_i/plb_psb_bridge_i/PSBma_tea_n</twSrc><twDest BELType="FF">plb_psb_bridge_i/plb_psb_bridge_i/PSB_tea_n_O</twDest><twTotPathDel>13.946</twTotPathDel><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>plb_psb_bridge_i/plb_psb_bridge_i/PSBma_tea_n</twSrc><twDest BELType='FF'>plb_psb_bridge_i/plb_psb_bridge_i/PSB_tea_n_O</twDest><twLogLvls>10</twLogLvls><twSrcSite>AK4.ICLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLKPLB</twSrcClk><twPathDel><twSite>AK4.IQ1</twSite><twDelType>Tiockiq</twDelType><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>psb_tea_n</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/PSBma_tea_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y81.G3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.126</twDelInfo><twComp>plb_psb_bridge_i/debug_bus&lt;200&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y81.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/psb_plb_error_d1</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/psb_plb_error1</twBEL></twPathDel><twPathDel><twSite>SLICE_X128Y99.G3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/psb_plb_error</twComp></twPathDel><twPathDel><twSite>SLICE_X128Y99.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>plb_bus_Sl_MErr&lt;16&gt;</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/BGOsl_MErr_int&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y112.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y112.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>plb_bus_Sl_MErr&lt;18&gt;</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/BGOsl_MErr_int&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y116.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>plb_bus_Sl_MErr&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y116.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>plb_bus/PLB_SMErr&lt;2&gt;</twComp><twBEL>plb_bus/plb_bus/I_PLB_SLAVE_ORS/MERR_OR/Y_2_or0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y116.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>plb_bus/N472</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y116.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>plb_bus/PLB_SMErr&lt;2&gt;</twComp><twBEL>plb_bus/plb_bus/I_PLB_SLAVE_ORS/MERR_OR/Y_2_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y117.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>plb_bus/PLB_SMErr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y117.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>plb_bus_PLB_MErr&lt;2&gt;</twComp><twBEL>plb_bus/plb_bus/I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MErr_2_or00001</twBEL><twBEL>plb_bus/plb_bus/I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MErr_2_or0000_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y116.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>plb_bus_PLB_MErr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y116.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>plb_psb_bridge_i/N6833</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_plbside/plb_psb_error_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X134Y103.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.984</twDelInfo><twComp>plb_psb_bridge_i/N6833</twComp></twPathDel><twPathDel><twSite>SLICE_X134Y103.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_psbside/psb_read_data_or0000</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_plbside/plb_psb_error</twBEL></twPathDel><twPathDel><twSite>SLICE_X162Y82.G3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.896</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/plb_psb_error</twComp></twPathDel><twPathDel><twSite>SLICE_X162Y82.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>plb_psb_bridge_i/debug_bus&lt;180&gt;</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_psbside/plb_psb_access_tea_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X162Y82.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>plb_psb_bridge_i/debug_bus&lt;176&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X162Y82.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>plb_psb_bridge_i/debug_bus&lt;180&gt;</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_psbside/PSBsl_tea_n_o1</twBEL></twPathDel><twPathDel><twSite>AK4.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.697</twDelInfo><twComp>plb_psb_bridge_i/debug_bus&lt;180&gt;</twComp></twPathDel><twPathDel><twSite>AK4.OTCLK1</twSite><twDelType>Tioock</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>psb_tea_n</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/PSB_tea_n_O</twBEL></twPathDel><twLogDel>4.070</twLogDel><twRouteDel>9.876</twRouteDel><twTotDel>13.946</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CLKPLB</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>-1.428</twSlack><twSrc BELType="FF">plb_psb_bridge_i/plb_psb_bridge_i/PSBma_tea_n</twSrc><twDest BELType="FF">plb_psb_bridge_i/plb_psb_bridge_i/PSB_tea_n_O</twDest><twTotPathDel>13.928</twTotPathDel><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>plb_psb_bridge_i/plb_psb_bridge_i/PSBma_tea_n</twSrc><twDest BELType='FF'>plb_psb_bridge_i/plb_psb_bridge_i/PSB_tea_n_O</twDest><twLogLvls>10</twLogLvls><twSrcSite>AK4.ICLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLKPLB</twSrcClk><twPathDel><twSite>AK4.IQ1</twSite><twDelType>Tiockiq</twDelType><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>psb_tea_n</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/PSBma_tea_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y81.G3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.126</twDelInfo><twComp>plb_psb_bridge_i/debug_bus&lt;200&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y81.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/psb_plb_error_d1</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/psb_plb_error1</twBEL></twPathDel><twPathDel><twSite>SLICE_X128Y99.G3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/psb_plb_error</twComp></twPathDel><twPathDel><twSite>SLICE_X128Y99.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>plb_bus_Sl_MErr&lt;16&gt;</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/BGOsl_MErr_int&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y112.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y112.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>plb_bus_Sl_MErr&lt;18&gt;</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/BGOsl_MErr_int&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y116.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>plb_bus_Sl_MErr&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y116.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>plb_bus/PLB_SMErr&lt;2&gt;</twComp><twBEL>plb_bus/plb_bus/I_PLB_SLAVE_ORS/MERR_OR/Y_2_or0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y116.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>plb_bus/N472</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y116.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>plb_bus/PLB_SMErr&lt;2&gt;</twComp><twBEL>plb_bus/plb_bus/I_PLB_SLAVE_ORS/MERR_OR/Y_2_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y117.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.079</twDelInfo><twComp>plb_bus/PLB_SMErr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y117.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>plb_bus_PLB_MErr&lt;2&gt;</twComp><twBEL>plb_bus/plb_bus/I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MErr_2_or00002</twBEL><twBEL>plb_bus/plb_bus/I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MErr_2_or0000_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y116.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>plb_bus_PLB_MErr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y116.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>plb_psb_bridge_i/N6833</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_plbside/plb_psb_error_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X134Y103.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.984</twDelInfo><twComp>plb_psb_bridge_i/N6833</twComp></twPathDel><twPathDel><twSite>SLICE_X134Y103.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_psbside/psb_read_data_or0000</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_plbside/plb_psb_error</twBEL></twPathDel><twPathDel><twSite>SLICE_X162Y82.G3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.896</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/plb_psb_error</twComp></twPathDel><twPathDel><twSite>SLICE_X162Y82.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>plb_psb_bridge_i/debug_bus&lt;180&gt;</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_psbside/plb_psb_access_tea_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X162Y82.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>plb_psb_bridge_i/debug_bus&lt;176&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X162Y82.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>plb_psb_bridge_i/debug_bus&lt;180&gt;</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_psbside/PSBsl_tea_n_o1</twBEL></twPathDel><twPathDel><twSite>AK4.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.697</twDelInfo><twComp>plb_psb_bridge_i/debug_bus&lt;180&gt;</twComp></twPathDel><twPathDel><twSite>AK4.OTCLK1</twSite><twDelType>Tioock</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>psb_tea_n</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/PSB_tea_n_O</twBEL></twPathDel><twLogDel>4.070</twLogDel><twRouteDel>9.858</twRouteDel><twTotDel>13.928</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CLKPLB</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>-1.005</twSlack><twSrc BELType="FF">plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full</twSrc><twDest BELType="FF">plb_psb_bridge_i/plb_psb_bridge_i/PSB_tea_n_O</twDest><twTotPathDel>13.505</twTotPathDel><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full</twSrc><twDest BELType='FF'>plb_psb_bridge_i/plb_psb_bridge_i/PSB_tea_n_O</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X110Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLKPLB</twSrcClk><twPathDel><twSite>SLICE_X110Y115.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y95.G3</twSite><twDelType>net</twDelType><twFanCnt>98</twFanCnt><twDelInfo twEdge="twRising">2.091</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/pa1_full</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y95.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_reg</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/plb_psb_burst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X128Y99.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.107</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb_psb_burst</twComp></twPathDel><twPathDel><twSite>SLICE_X128Y99.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>plb_bus_Sl_MErr&lt;16&gt;</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/BGOsl_MErr_int&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y112.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y112.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>plb_bus_Sl_MErr&lt;18&gt;</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/BGOsl_MErr_int&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y116.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>plb_bus_Sl_MErr&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y116.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>plb_bus/PLB_SMErr&lt;2&gt;</twComp><twBEL>plb_bus/plb_bus/I_PLB_SLAVE_ORS/MERR_OR/Y_2_or0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y116.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>plb_bus/N472</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y116.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>plb_bus/PLB_SMErr&lt;2&gt;</twComp><twBEL>plb_bus/plb_bus/I_PLB_SLAVE_ORS/MERR_OR/Y_2_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X118Y117.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>plb_bus/PLB_SMErr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X118Y117.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>plb_bus_PLB_MErr&lt;2&gt;</twComp><twBEL>plb_bus/plb_bus/I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MErr_2_or00001</twBEL><twBEL>plb_bus/plb_bus/I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MErr_2_or0000_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X123Y116.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>plb_bus_PLB_MErr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X123Y116.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>plb_psb_bridge_i/N6833</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_plbside/plb_psb_error_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X134Y103.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.984</twDelInfo><twComp>plb_psb_bridge_i/N6833</twComp></twPathDel><twPathDel><twSite>SLICE_X134Y103.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_psbside/psb_read_data_or0000</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_plbside/plb_psb_error</twBEL></twPathDel><twPathDel><twSite>SLICE_X162Y82.G3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.896</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/plb_psb_error</twComp></twPathDel><twPathDel><twSite>SLICE_X162Y82.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>plb_psb_bridge_i/debug_bus&lt;180&gt;</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_psbside/plb_psb_access_tea_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X162Y82.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>plb_psb_bridge_i/debug_bus&lt;176&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X162Y82.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>plb_psb_bridge_i/debug_bus&lt;180&gt;</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_psbside/PSBsl_tea_n_o1</twBEL></twPathDel><twPathDel><twSite>AK4.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.697</twDelInfo><twComp>plb_psb_bridge_i/debug_bus&lt;180&gt;</twComp></twPathDel><twPathDel><twSite>AK4.OTCLK1</twSite><twDelType>Tioock</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>psb_tea_n</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/PSB_tea_n_O</twBEL></twPathDel><twLogDel>3.998</twLogDel><twRouteDel>9.507</twRouteDel><twTotDel>13.505</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CLKPLB</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twConst twConstType="PERIOD" ><twConstHead><twConstName UCFConstName="">TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_ddr_clkplb_90_i         = PERIOD TIMEGRP         &quot;clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_ddr_clkplb_90_i&quot;         TS_fpga_plb_clk PHASE 3.125 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst twConstType="PERIOD" ><twConstHead><twConstName UCFConstName="">TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkcpu_i =         PERIOD TIMEGRP         &quot;clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkcpu_i&quot;         TS_fpga_plb_clk / 3 HIGH 50%;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.995</twMinPer></twConstHead></twConst><twConst twConstType="PERIOD" ><twConstHead><twConstName UCFConstName="">TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_ddr_clk_fb_i         = PERIOD TIMEGRP         &quot;clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_ddr_clk_fb_i&quot;         TS_ddr1_clk_fb PHASE -1.562 ns HIGH 50%;</twConstName><twItemCnt>1204</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>884</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.788</twMinPer></twConstHead></twConst><twConst twConstType="PERIOD" ><twConstHead><twConstName UCFConstName="">TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkopb_i =         PERIOD TIMEGRP         &quot;clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkopb_i&quot;         TS_fpga_opb_clk HIGH 50%;</twConstName><twItemCnt>37891</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>2336</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>12.928</twMinPer></twConstHead></twConst><twConst twConstType="OFFSETINDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;psb_abb_n&quot; OFFSET = IN 7.3 ns BEFORE COMP &quot;fpga_plb_clk&quot;;</twConstName><twItemCnt>92</twItemCnt><twErrCntSetup>2</twErrCntSetup><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>90</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>8.323</twMinOff></twConstHead><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>-1.023</twSlack><twSrc BELType="PAD">psb_abb_n</twSrc><twDest BELType="FF">plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_1</twDest><twClkDel>-0.548</twClkDel><twClkSrc>fpga_plb_clk</twClkSrc><twClkDest>psb_tt&lt;1&gt;</twClkDest><twOff>7.300</twOff><twOffSrc>psb_abb_n</twOffSrc><twOffDest>fpga_plb_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>psb_abb_n</twSrc><twDest BELType='FF'>plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>AK8.PAD</twSrcSite><twPathDel><twSite>AK8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>psb_abb_n</twComp><twBEL>psb_abb_n</twBEL><twBEL>iobuf_120/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X187Y58.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>psb_abb_n_I</twComp></twPathDel><twPathDel><twSite>SLICE_X187Y58.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/qual_bg_s</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/qual_bg1</twBEL></twPathDel><twPathDel><twSite>SLICE_X136Y92.F3</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">3.177</twDelInfo><twComp>plb_psb_bridge_i/debug_bus&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X136Y92.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.288</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_mux0000&lt;1&gt;</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_mux0000&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>AJ10.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">2.464</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_mux0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>AJ10.OTCLK1</twSite><twDelType>Tioock</twDelType><twDelInfo twEdge="twFalling">0.254</twDelInfo><twComp>psb_tt&lt;1&gt;</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_1</twBEL></twPathDel><twLogDel>1.797</twLogDel><twRouteDel>5.978</twRouteDel><twTotDel>7.775</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CLKPLB</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDataPath><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>fpga_plb_clk</twSrc><twDest BELType='FF'>plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>AU21.PAD</twSrcSite><twPathDel><twSite>AU21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>fpga_plb_clk</twComp><twBEL>fpga_plb_clk</twBEL><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkibufg_plb</twBEL></twPathDel><twPathDel><twSite>DCM_X5Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/fpga_plb_clk_in</twComp></twPathDel><twPathDel><twSite>DCM_X5Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-5.984</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm</twComp><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX3S.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.785</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX3S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.049</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg</twComp><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg</twBEL></twPathDel><twPathDel><twSite>AJ10.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>3454</twFanCnt><twDelInfo twEdge="twRising">2.043</twDelInfo><twComp>CLKPLB</twComp></twPathDel><twLogDel>-5.167</twLogDel><twRouteDel>4.619</twRouteDel><twTotDel>-0.548</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>-0.313</twSlack><twSrc BELType="PAD">psb_abb_n</twSrc><twDest BELType="FF">plb_psb_bridge_i/plb_psb_bridge_i/PSB_tsiz_O_2</twDest><twClkDel>-0.552</twClkDel><twClkSrc>fpga_plb_clk</twClkSrc><twClkDest>psb_tsiz&lt;2&gt;</twClkDest><twOff>7.300</twOff><twOffSrc>psb_abb_n</twOffSrc><twOffDest>fpga_plb_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>psb_abb_n</twSrc><twDest BELType='FF'>plb_psb_bridge_i/plb_psb_bridge_i/PSB_tsiz_O_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>AK8.PAD</twSrcSite><twPathDel><twSite>AK8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>psb_abb_n</twComp><twBEL>psb_abb_n</twBEL><twBEL>iobuf_120/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X187Y58.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>psb_abb_n_I</twComp></twPathDel><twPathDel><twSite>SLICE_X187Y58.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/qual_bg_s</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/qual_bg1</twBEL></twPathDel><twPathDel><twSite>SLICE_X187Y58.F3</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>plb_psb_bridge_i/debug_bus&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X187Y58.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/qual_bg_s</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/plb_psb_tsiz&lt;2&gt;248_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X152Y93.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.420</twDelInfo><twComp>plb_psb_bridge_i/debug_bus&lt;48&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X152Y93.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/PSB_tsiz_O_mux0000&lt;2&gt;</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/PSB_tsiz_O_mux0000&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>AJ5.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">2.027</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/PSB_tsiz_O_mux0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>AJ5.OTCLK1</twSite><twDelType>Tioock</twDelType><twDelInfo twEdge="twFalling">0.254</twDelInfo><twComp>psb_tsiz&lt;2&gt;</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/PSB_tsiz_O_2</twBEL></twPathDel><twLogDel>2.110</twLogDel><twRouteDel>4.951</twRouteDel><twTotDel>7.061</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CLKPLB</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDataPath><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>fpga_plb_clk</twSrc><twDest BELType='FF'>plb_psb_bridge_i/plb_psb_bridge_i/PSB_tsiz_O_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>AU21.PAD</twSrcSite><twPathDel><twSite>AU21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>fpga_plb_clk</twComp><twBEL>fpga_plb_clk</twBEL><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkibufg_plb</twBEL></twPathDel><twPathDel><twSite>DCM_X5Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/fpga_plb_clk_in</twComp></twPathDel><twPathDel><twSite>DCM_X5Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-5.984</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm</twComp><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX3S.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.785</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX3S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.049</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg</twComp><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg</twBEL></twPathDel><twPathDel><twSite>AJ5.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>3454</twFanCnt><twDelInfo twEdge="twRising">2.039</twDelInfo><twComp>CLKPLB</twComp></twPathDel><twLogDel>-5.167</twLogDel><twRouteDel>4.615</twRouteDel><twTotDel>-0.552</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst twConstType="OFFSETINDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;psb_tea_n&quot; OFFSET = IN 7.3 ns BEFORE COMP &quot;fpga_plb_clk&quot;;</twConstName><twItemCnt>34</twItemCnt><twErrCntSetup>8</twErrCntSetup><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>10</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>9.370</twMinOff></twConstHead><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>-2.070</twSlack><twSrc BELType="PAD">psb_tea_n</twSrc><twDest BELType="FF">plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T</twDest><twClkDel>-0.542</twClkDel><twClkSrc>fpga_plb_clk</twClkSrc><twClkDest>psb_dbb_n</twClkDest><twOff>7.300</twOff><twOffSrc>psb_tea_n</twOffSrc><twOffDest>fpga_plb_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>psb_tea_n</twSrc><twDest BELType='FF'>plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T</twDest><twLogLvls>5</twLogLvls><twSrcSite>AK4.PAD</twSrcSite><twPathDel><twSite>AK4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>psb_tea_n</twComp><twBEL>psb_tea_n</twBEL><twBEL>iobuf_127/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X187Y65.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.258</twDelInfo><twComp>psb_tea_n_I</twComp></twPathDel><twPathDel><twSite>SLICE_X187Y65.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>plb_psb_bridge_i/N7347</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y95.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.548</twDelInfo><twComp>plb_psb_bridge_i/N7347</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y95.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_reg</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X161Y83.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.402</twDelInfo><twComp>plb_psb_bridge_i/debug_bus&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X161Y83.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_ta_unreg_cnt_not0001</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X167Y80.F4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X167Y80.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.288</twDelInfo><twComp>plb_psb_bridge_i/debug_bus&lt;11&gt;</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T_not00011</twBEL></twPathDel><twPathDel><twSite>AK11.T1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.372</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T_not0001</twComp></twPathDel><twPathDel><twSite>AK11.OTCLK1</twSite><twDelType>Tiotck</twDelType><twDelInfo twEdge="twFalling">0.371</twDelInfo><twComp>psb_dbb_n</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T</twBEL></twPathDel><twLogDel>2.490</twLogDel><twRouteDel>6.338</twRouteDel><twTotDel>8.828</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CLKPLB</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDataPath><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>fpga_plb_clk</twSrc><twDest BELType='FF'>plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T</twDest><twLogLvls>3</twLogLvls><twSrcSite>AU21.PAD</twSrcSite><twPathDel><twSite>AU21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>fpga_plb_clk</twComp><twBEL>fpga_plb_clk</twBEL><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkibufg_plb</twBEL></twPathDel><twPathDel><twSite>DCM_X5Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/fpga_plb_clk_in</twComp></twPathDel><twPathDel><twSite>DCM_X5Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-5.984</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm</twComp><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX3S.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.785</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX3S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.049</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg</twComp><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg</twBEL></twPathDel><twPathDel><twSite>AK11.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>3454</twFanCnt><twDelInfo twEdge="twRising">2.049</twDelInfo><twComp>CLKPLB</twComp></twPathDel><twLogDel>-5.167</twLogDel><twRouteDel>4.625</twRouteDel><twTotDel>-0.542</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>-1.778</twSlack><twSrc BELType="PAD">psb_tea_n</twSrc><twDest BELType="FF">plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T</twDest><twClkDel>-0.542</twClkDel><twClkSrc>fpga_plb_clk</twClkSrc><twClkDest>psb_dbb_n</twClkDest><twOff>7.300</twOff><twOffSrc>psb_tea_n</twOffSrc><twOffDest>fpga_plb_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>psb_tea_n</twSrc><twDest BELType='FF'>plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T</twDest><twLogLvls>5</twLogLvls><twSrcSite>AK4.PAD</twSrcSite><twPathDel><twSite>AK4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>psb_tea_n</twComp><twBEL>psb_tea_n</twBEL><twBEL>iobuf_127/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X187Y65.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.258</twDelInfo><twComp>psb_tea_n_I</twComp></twPathDel><twPathDel><twSite>SLICE_X187Y65.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>plb_psb_bridge_i/N7347</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y95.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.548</twDelInfo><twComp>plb_psb_bridge_i/N7347</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y95.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_reg</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X159Y82.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>plb_psb_bridge_i/debug_bus&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X159Y82.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>plb_psb_bridge_i/debug_bus&lt;5&gt;</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X167Y80.F3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X167Y80.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.288</twDelInfo><twComp>plb_psb_bridge_i/debug_bus&lt;11&gt;</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T_not00011</twBEL></twPathDel><twPathDel><twSite>AK11.T1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.372</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T_not0001</twComp></twPathDel><twPathDel><twSite>AK11.OTCLK1</twSite><twDelType>Tiotck</twDelType><twDelInfo twEdge="twFalling">0.371</twDelInfo><twComp>psb_dbb_n</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T</twBEL></twPathDel><twLogDel>2.490</twLogDel><twRouteDel>6.046</twRouteDel><twTotDel>8.536</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CLKPLB</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDataPath><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>fpga_plb_clk</twSrc><twDest BELType='FF'>plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T</twDest><twLogLvls>3</twLogLvls><twSrcSite>AU21.PAD</twSrcSite><twPathDel><twSite>AU21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>fpga_plb_clk</twComp><twBEL>fpga_plb_clk</twBEL><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkibufg_plb</twBEL></twPathDel><twPathDel><twSite>DCM_X5Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/fpga_plb_clk_in</twComp></twPathDel><twPathDel><twSite>DCM_X5Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-5.984</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm</twComp><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX3S.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.785</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX3S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.049</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg</twComp><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg</twBEL></twPathDel><twPathDel><twSite>AK11.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>3454</twFanCnt><twDelInfo twEdge="twRising">2.049</twDelInfo><twComp>CLKPLB</twComp></twPathDel><twLogDel>-5.167</twLogDel><twRouteDel>4.625</twRouteDel><twTotDel>-0.542</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>-1.611</twSlack><twSrc BELType="PAD">psb_tea_n</twSrc><twDest BELType="FF">plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_O</twDest><twClkDel>-0.542</twClkDel><twClkSrc>fpga_plb_clk</twClkSrc><twClkDest>psb_dbb_n</twClkDest><twOff>7.300</twOff><twOffSrc>psb_tea_n</twOffSrc><twOffDest>fpga_plb_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>psb_tea_n</twSrc><twDest BELType='FF'>plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_O</twDest><twLogLvls>5</twLogLvls><twSrcSite>AK4.PAD</twSrcSite><twPathDel><twSite>AK4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>psb_tea_n</twComp><twBEL>psb_tea_n</twBEL><twBEL>iobuf_127/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X187Y65.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.258</twDelInfo><twComp>psb_tea_n_I</twComp></twPathDel><twPathDel><twSite>SLICE_X187Y65.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>plb_psb_bridge_i/N7347</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y95.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.548</twDelInfo><twComp>plb_psb_bridge_i/N7347</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y95.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_reg</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X161Y83.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.402</twDelInfo><twComp>plb_psb_bridge_i/debug_bus&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X161Y83.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_ta_unreg_cnt_not0001</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X162Y83.G4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X162Y83.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_O_mux0000</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_O_mux00001</twBEL></twPathDel><twPathDel><twSite>AK11.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.487</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_O_mux0000</twComp></twPathDel><twPathDel><twSite>AK11.OTCLK1</twSite><twDelType>Tioock</twDelType><twDelInfo twEdge="twFalling">0.254</twDelInfo><twComp>psb_dbb_n</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_O</twBEL></twPathDel><twLogDel>2.398</twLogDel><twRouteDel>5.971</twRouteDel><twTotDel>8.369</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CLKPLB</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDataPath><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>fpga_plb_clk</twSrc><twDest BELType='FF'>plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_O</twDest><twLogLvls>3</twLogLvls><twSrcSite>AU21.PAD</twSrcSite><twPathDel><twSite>AU21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>fpga_plb_clk</twComp><twBEL>fpga_plb_clk</twBEL><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkibufg_plb</twBEL></twPathDel><twPathDel><twSite>DCM_X5Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/fpga_plb_clk_in</twComp></twPathDel><twPathDel><twSite>DCM_X5Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-5.984</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm</twComp><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX3S.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.785</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX3S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.049</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg</twComp><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg</twBEL></twPathDel><twPathDel><twSite>AK11.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>3454</twFanCnt><twDelInfo twEdge="twRising">2.049</twDelInfo><twComp>CLKPLB</twComp></twPathDel><twLogDel>-5.167</twLogDel><twRouteDel>4.625</twRouteDel><twTotDel>-0.542</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;lbus_oe_n&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>7.488</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;fpga_config_flash_cs_n&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.028</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETINDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;psb_dbb_n&quot; OFFSET = IN 7.3 ns BEFORE COMP &quot;fpga_plb_clk&quot;;</twConstName><twItemCnt>130</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>130</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>7.225</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;lbus_we_n&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>7.488</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETINDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;psb_aack_n&quot; OFFSET = IN 7.3 ns BEFORE COMP &quot;fpga_plb_clk&quot;;</twConstName><twItemCnt>84</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>83</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>7.303</twMinOff></twConstHead><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>-0.003</twSlack><twSrc BELType="PAD">psb_aack_n</twSrc><twDest BELType="FF">plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_1</twDest><twClkDel>-0.548</twClkDel><twClkSrc>fpga_plb_clk</twClkSrc><twClkDest>psb_tt&lt;1&gt;</twClkDest><twOff>7.300</twOff><twOffSrc>psb_aack_n</twOffSrc><twOffDest>fpga_plb_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>psb_aack_n</twSrc><twDest BELType='FF'>plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>AL3.PAD</twSrcSite><twPathDel><twSite>AL3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>psb_aack_n</twComp><twBEL>psb_aack_n</twBEL><twBEL>iobuf_122/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X136Y92.F2</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">2.807</twDelInfo><twComp>psb_aack_n_I</twComp></twPathDel><twPathDel><twSite>SLICE_X136Y92.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.288</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_mux0000&lt;1&gt;</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_mux0000&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>AJ10.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">2.464</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_mux0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>AJ10.OTCLK1</twSite><twDelType>Tioock</twDelType><twDelInfo twEdge="twFalling">0.254</twDelInfo><twComp>psb_tt&lt;1&gt;</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_1</twBEL></twPathDel><twLogDel>1.484</twLogDel><twRouteDel>5.271</twRouteDel><twTotDel>6.755</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CLKPLB</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDataPath><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>fpga_plb_clk</twSrc><twDest BELType='FF'>plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>AU21.PAD</twSrcSite><twPathDel><twSite>AU21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>fpga_plb_clk</twComp><twBEL>fpga_plb_clk</twBEL><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkibufg_plb</twBEL></twPathDel><twPathDel><twSite>DCM_X5Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/fpga_plb_clk_in</twComp></twPathDel><twPathDel><twSite>DCM_X5Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-5.984</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm</twComp><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX3S.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.785</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX3S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.049</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg</twComp><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg</twBEL></twPathDel><twPathDel><twSite>AJ10.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>3454</twFanCnt><twDelInfo twEdge="twRising">2.043</twDelInfo><twComp>CLKPLB</twComp></twPathDel><twLogDel>-5.167</twLogDel><twRouteDel>4.619</twRouteDel><twTotDel>-0.548</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst twConstType="OFFSETINDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;psb_artry_n&quot; OFFSET = IN 7.3 ns BEFORE COMP &quot;fpga_plb_clk&quot;;</twConstName><twItemCnt>94</twItemCnt><twErrCntSetup>2</twErrCntSetup><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>92</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>8.222</twMinOff></twConstHead><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>-0.922</twSlack><twSrc BELType="PAD">psb_artry_n</twSrc><twDest BELType="FF">plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_1</twDest><twClkDel>-0.548</twClkDel><twClkSrc>fpga_plb_clk</twClkSrc><twClkDest>psb_tt&lt;1&gt;</twClkDest><twOff>7.300</twOff><twOffSrc>psb_artry_n</twOffSrc><twOffDest>fpga_plb_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>psb_artry_n</twSrc><twDest BELType='FF'>plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>AL2.PAD</twSrcSite><twPathDel><twSite>AL2.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>psb_artry_n</twComp><twBEL>psb_artry_n</twBEL><twBEL>iobuf_121/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X187Y58.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>psb_artry_n_I</twComp></twPathDel><twPathDel><twSite>SLICE_X187Y58.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/qual_bg_s</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/qual_bg1</twBEL></twPathDel><twPathDel><twSite>SLICE_X136Y92.F3</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">3.177</twDelInfo><twComp>plb_psb_bridge_i/debug_bus&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X136Y92.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.288</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_mux0000&lt;1&gt;</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_mux0000&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>AJ10.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">2.464</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_mux0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>AJ10.OTCLK1</twSite><twDelType>Tioock</twDelType><twDelInfo twEdge="twFalling">0.254</twDelInfo><twComp>psb_tt&lt;1&gt;</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_1</twBEL></twPathDel><twLogDel>1.797</twLogDel><twRouteDel>5.877</twRouteDel><twTotDel>7.674</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CLKPLB</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDataPath><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>fpga_plb_clk</twSrc><twDest BELType='FF'>plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>AU21.PAD</twSrcSite><twPathDel><twSite>AU21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>fpga_plb_clk</twComp><twBEL>fpga_plb_clk</twBEL><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkibufg_plb</twBEL></twPathDel><twPathDel><twSite>DCM_X5Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/fpga_plb_clk_in</twComp></twPathDel><twPathDel><twSite>DCM_X5Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-5.984</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm</twComp><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX3S.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.785</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX3S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.049</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg</twComp><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg</twBEL></twPathDel><twPathDel><twSite>AJ10.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>3454</twFanCnt><twDelInfo twEdge="twRising">2.043</twDelInfo><twComp>CLKPLB</twComp></twPathDel><twLogDel>-5.167</twLogDel><twRouteDel>4.619</twRouteDel><twTotDel>-0.548</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>-0.212</twSlack><twSrc BELType="PAD">psb_artry_n</twSrc><twDest BELType="FF">plb_psb_bridge_i/plb_psb_bridge_i/PSB_tsiz_O_2</twDest><twClkDel>-0.552</twClkDel><twClkSrc>fpga_plb_clk</twClkSrc><twClkDest>psb_tsiz&lt;2&gt;</twClkDest><twOff>7.300</twOff><twOffSrc>psb_artry_n</twOffSrc><twOffDest>fpga_plb_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>psb_artry_n</twSrc><twDest BELType='FF'>plb_psb_bridge_i/plb_psb_bridge_i/PSB_tsiz_O_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>AL2.PAD</twSrcSite><twPathDel><twSite>AL2.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>psb_artry_n</twComp><twBEL>psb_artry_n</twBEL><twBEL>iobuf_121/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X187Y58.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>psb_artry_n_I</twComp></twPathDel><twPathDel><twSite>SLICE_X187Y58.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/qual_bg_s</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/qual_bg1</twBEL></twPathDel><twPathDel><twSite>SLICE_X187Y58.F3</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>plb_psb_bridge_i/debug_bus&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X187Y58.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/qual_bg_s</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/plb_psb_tsiz&lt;2&gt;248_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X152Y93.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.420</twDelInfo><twComp>plb_psb_bridge_i/debug_bus&lt;48&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X152Y93.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/PSB_tsiz_O_mux0000&lt;2&gt;</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/PSB_tsiz_O_mux0000&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>AJ5.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">2.027</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/PSB_tsiz_O_mux0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>AJ5.OTCLK1</twSite><twDelType>Tioock</twDelType><twDelInfo twEdge="twFalling">0.254</twDelInfo><twComp>psb_tsiz&lt;2&gt;</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/PSB_tsiz_O_2</twBEL></twPathDel><twLogDel>2.110</twLogDel><twRouteDel>4.850</twRouteDel><twTotDel>6.960</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CLKPLB</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDataPath><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>fpga_plb_clk</twSrc><twDest BELType='FF'>plb_psb_bridge_i/plb_psb_bridge_i/PSB_tsiz_O_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>AU21.PAD</twSrcSite><twPathDel><twSite>AU21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>fpga_plb_clk</twComp><twBEL>fpga_plb_clk</twBEL><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkibufg_plb</twBEL></twPathDel><twPathDel><twSite>DCM_X5Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/fpga_plb_clk_in</twComp></twPathDel><twPathDel><twSite>DCM_X5Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-5.984</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm</twComp><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX3S.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.785</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX3S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.049</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg</twComp><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg</twBEL></twPathDel><twPathDel><twSite>AJ5.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>3454</twFanCnt><twDelInfo twEdge="twRising">2.039</twDelInfo><twComp>CLKPLB</twComp></twPathDel><twLogDel>-5.167</twLogDel><twRouteDel>4.615</twRouteDel><twTotDel>-0.552</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst twConstType="OFFSETINDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;psb_ta_n&quot; OFFSET = IN 7.3 ns BEFORE COMP &quot;fpga_plb_clk&quot;;</twConstName><twItemCnt>532</twItemCnt><twErrCntSetup>20</twErrCntSetup><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>138</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>9.391</twMinOff></twConstHead><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>-2.091</twSlack><twSrc BELType="PAD">psb_ta_n</twSrc><twDest BELType="FF">plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T</twDest><twClkDel>-0.542</twClkDel><twClkSrc>fpga_plb_clk</twClkSrc><twClkDest>psb_dbb_n</twClkDest><twOff>7.300</twOff><twOffSrc>psb_ta_n</twOffSrc><twOffDest>fpga_plb_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>psb_ta_n</twSrc><twDest BELType='FF'>plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T</twDest><twLogLvls>5</twLogLvls><twSrcSite>AK3.PAD</twSrcSite><twPathDel><twSite>AK3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>psb_ta_n</twComp><twBEL>psb_ta_n</twBEL><twBEL>iobuf_126/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X187Y65.F4</twSite><twDelType>net</twDelType><twFanCnt>258</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>psb_ta_n_I</twComp></twPathDel><twPathDel><twSite>SLICE_X187Y65.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>plb_psb_bridge_i/N7347</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y95.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.548</twDelInfo><twComp>plb_psb_bridge_i/N7347</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y95.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_reg</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X161Y83.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.402</twDelInfo><twComp>plb_psb_bridge_i/debug_bus&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X161Y83.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_ta_unreg_cnt_not0001</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X167Y80.F4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X167Y80.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.288</twDelInfo><twComp>plb_psb_bridge_i/debug_bus&lt;11&gt;</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T_not00011</twBEL></twPathDel><twPathDel><twSite>AK11.T1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.372</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T_not0001</twComp></twPathDel><twPathDel><twSite>AK11.OTCLK1</twSite><twDelType>Tiotck</twDelType><twDelInfo twEdge="twFalling">0.371</twDelInfo><twComp>psb_dbb_n</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T</twBEL></twPathDel><twLogDel>2.490</twLogDel><twRouteDel>6.359</twRouteDel><twTotDel>8.849</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CLKPLB</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDataPath><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>fpga_plb_clk</twSrc><twDest BELType='FF'>plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T</twDest><twLogLvls>3</twLogLvls><twSrcSite>AU21.PAD</twSrcSite><twPathDel><twSite>AU21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>fpga_plb_clk</twComp><twBEL>fpga_plb_clk</twBEL><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkibufg_plb</twBEL></twPathDel><twPathDel><twSite>DCM_X5Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/fpga_plb_clk_in</twComp></twPathDel><twPathDel><twSite>DCM_X5Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-5.984</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm</twComp><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX3S.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.785</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX3S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.049</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg</twComp><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg</twBEL></twPathDel><twPathDel><twSite>AK11.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>3454</twFanCnt><twDelInfo twEdge="twRising">2.049</twDelInfo><twComp>CLKPLB</twComp></twPathDel><twLogDel>-5.167</twLogDel><twRouteDel>4.625</twRouteDel><twTotDel>-0.542</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>-1.799</twSlack><twSrc BELType="PAD">psb_ta_n</twSrc><twDest BELType="FF">plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T</twDest><twClkDel>-0.542</twClkDel><twClkSrc>fpga_plb_clk</twClkSrc><twClkDest>psb_dbb_n</twClkDest><twOff>7.300</twOff><twOffSrc>psb_ta_n</twOffSrc><twOffDest>fpga_plb_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>psb_ta_n</twSrc><twDest BELType='FF'>plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T</twDest><twLogLvls>5</twLogLvls><twSrcSite>AK3.PAD</twSrcSite><twPathDel><twSite>AK3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>psb_ta_n</twComp><twBEL>psb_ta_n</twBEL><twBEL>iobuf_126/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X187Y65.F4</twSite><twDelType>net</twDelType><twFanCnt>258</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>psb_ta_n_I</twComp></twPathDel><twPathDel><twSite>SLICE_X187Y65.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>plb_psb_bridge_i/N7347</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y95.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.548</twDelInfo><twComp>plb_psb_bridge_i/N7347</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y95.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_reg</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X159Y82.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>plb_psb_bridge_i/debug_bus&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X159Y82.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>plb_psb_bridge_i/debug_bus&lt;5&gt;</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X167Y80.F3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X167Y80.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.288</twDelInfo><twComp>plb_psb_bridge_i/debug_bus&lt;11&gt;</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T_not00011</twBEL></twPathDel><twPathDel><twSite>AK11.T1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.372</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T_not0001</twComp></twPathDel><twPathDel><twSite>AK11.OTCLK1</twSite><twDelType>Tiotck</twDelType><twDelInfo twEdge="twFalling">0.371</twDelInfo><twComp>psb_dbb_n</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T</twBEL></twPathDel><twLogDel>2.490</twLogDel><twRouteDel>6.067</twRouteDel><twTotDel>8.557</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CLKPLB</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDataPath><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>fpga_plb_clk</twSrc><twDest BELType='FF'>plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T</twDest><twLogLvls>3</twLogLvls><twSrcSite>AU21.PAD</twSrcSite><twPathDel><twSite>AU21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>fpga_plb_clk</twComp><twBEL>fpga_plb_clk</twBEL><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkibufg_plb</twBEL></twPathDel><twPathDel><twSite>DCM_X5Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/fpga_plb_clk_in</twComp></twPathDel><twPathDel><twSite>DCM_X5Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-5.984</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm</twComp><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX3S.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.785</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX3S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.049</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg</twComp><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg</twBEL></twPathDel><twPathDel><twSite>AK11.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>3454</twFanCnt><twDelInfo twEdge="twRising">2.049</twDelInfo><twComp>CLKPLB</twComp></twPathDel><twLogDel>-5.167</twLogDel><twRouteDel>4.625</twRouteDel><twTotDel>-0.542</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>-1.632</twSlack><twSrc BELType="PAD">psb_ta_n</twSrc><twDest BELType="FF">plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_O</twDest><twClkDel>-0.542</twClkDel><twClkSrc>fpga_plb_clk</twClkSrc><twClkDest>psb_dbb_n</twClkDest><twOff>7.300</twOff><twOffSrc>psb_ta_n</twOffSrc><twOffDest>fpga_plb_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>psb_ta_n</twSrc><twDest BELType='FF'>plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_O</twDest><twLogLvls>5</twLogLvls><twSrcSite>AK3.PAD</twSrcSite><twPathDel><twSite>AK3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>psb_ta_n</twComp><twBEL>psb_ta_n</twBEL><twBEL>iobuf_126/IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X187Y65.F4</twSite><twDelType>net</twDelType><twFanCnt>258</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>psb_ta_n_I</twComp></twPathDel><twPathDel><twSite>SLICE_X187Y65.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>plb_psb_bridge_i/N7347</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y95.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.548</twDelInfo><twComp>plb_psb_bridge_i/N7347</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y95.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_reg</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X161Y83.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.402</twDelInfo><twComp>plb_psb_bridge_i/debug_bus&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X161Y83.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_ta_unreg_cnt_not0001</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X162Y83.G4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X162Y83.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_O_mux0000</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_O_mux00001</twBEL></twPathDel><twPathDel><twSite>AK11.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.487</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_O_mux0000</twComp></twPathDel><twPathDel><twSite>AK11.OTCLK1</twSite><twDelType>Tioock</twDelType><twDelInfo twEdge="twFalling">0.254</twDelInfo><twComp>psb_dbb_n</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_O</twBEL></twPathDel><twLogDel>2.398</twLogDel><twRouteDel>5.992</twRouteDel><twTotDel>8.390</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CLKPLB</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDataPath><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>fpga_plb_clk</twSrc><twDest BELType='FF'>plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_O</twDest><twLogLvls>3</twLogLvls><twSrcSite>AU21.PAD</twSrcSite><twPathDel><twSite>AU21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>fpga_plb_clk</twComp><twBEL>fpga_plb_clk</twBEL><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkibufg_plb</twBEL></twPathDel><twPathDel><twSite>DCM_X5Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/fpga_plb_clk_in</twComp></twPathDel><twPathDel><twSite>DCM_X5Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-5.984</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm</twComp><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX3S.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.785</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX3S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.049</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg</twComp><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg</twBEL></twPathDel><twPathDel><twSite>AK11.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>3454</twFanCnt><twDelInfo twEdge="twRising">2.049</twDelInfo><twComp>CLKPLB</twComp></twPathDel><twLogDel>-5.167</twLogDel><twRouteDel>4.625</twRouteDel><twTotDel>-0.542</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;lbus_data&lt;0&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>9.116</twMinOff></twConstHead><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>-0.116</twSlack><twSrc BELType="FF">opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/EXTo_we_n</twSrc><twDest BELType="PAD">lbus_data&lt;0&gt;</twDest><twClkDel>-0.366</twClkDel><twClkSrc>fpga_opb_clk</twClkSrc><twClkDest>lbus_data_T</twClkDest><twDataDel>9.482</twDataDel><twDataSrc>lbus_data_T</twDataSrc><twDataDest>lbus_data&lt;0&gt;</twDataDest><twOff>9.000</twOff><twOffSrc>fpga_opb_clk</twOffSrc><twOffDest>lbus_data&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="17"><twSrc BELType='PAD'>fpga_opb_clk</twSrc><twDest BELType='FF'>opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/EXTo_we_n</twDest><twLogLvls>3</twLogLvls><twSrcSite>AT21.PAD</twSrcSite><twPathDel><twSite>AT21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>fpga_opb_clk</twComp><twBEL>fpga_opb_clk</twBEL><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkibufg_opb</twBEL></twPathDel><twPathDel><twSite>DCM_X4Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/fpga_opb_clk_in</twComp></twPathDel><twPathDel><twSite>DCM_X4Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-5.598</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/opb_dcm</twComp><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/opb_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1S.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.393</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkopb_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX1S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.057</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkopb_bufg</twComp><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkopb_bufg</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y237.CLK</twSite><twDelType>net</twDelType><twFanCnt>778</twFanCnt><twDelInfo twEdge="twRising">2.017</twDelInfo><twComp>CLKOPB</twComp></twPathDel><twLogDel>-4.599</twLogDel><twRouteDel>4.233</twRouteDel><twTotDel>-0.366</twTotDel></twClkPath><twDataPath maxSiteLen="16"><twSrc BELType='FF'>opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/EXTo_we_n</twSrc><twDest BELType='PAD'>lbus_data&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X89Y237.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLKOPB</twSrcClk><twPathDel><twSite>SLICE_X89Y237.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>lbus_data_T</twComp><twBEL>opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/EXTo_we_n</twBEL></twPathDel><twPathDel><twSite>AU9.T1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">6.316</twDelInfo><twComp>lbus_data_T</twComp></twPathDel><twPathDel><twSite>AU9.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.792</twDelInfo><twComp>lbus_data&lt;0&gt;</twComp><twBEL>iobuf_33/OBUFT</twBEL><twBEL>lbus_data&lt;0&gt;</twBEL></twPathDel><twLogDel>3.166</twLogDel><twRouteDel>6.316</twRouteDel><twTotDel>9.482</twTotDel><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;lbus_data&lt;1&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>9.116</twMinOff></twConstHead><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>-0.116</twSlack><twSrc BELType="FF">opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/EXTo_we_n</twSrc><twDest BELType="PAD">lbus_data&lt;1&gt;</twDest><twClkDel>-0.366</twClkDel><twClkSrc>fpga_opb_clk</twClkSrc><twClkDest>lbus_data_T</twClkDest><twDataDel>9.482</twDataDel><twDataSrc>lbus_data_T</twDataSrc><twDataDest>lbus_data&lt;1&gt;</twDataDest><twOff>9.000</twOff><twOffSrc>fpga_opb_clk</twOffSrc><twOffDest>lbus_data&lt;1&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="17"><twSrc BELType='PAD'>fpga_opb_clk</twSrc><twDest BELType='FF'>opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/EXTo_we_n</twDest><twLogLvls>3</twLogLvls><twSrcSite>AT21.PAD</twSrcSite><twPathDel><twSite>AT21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>fpga_opb_clk</twComp><twBEL>fpga_opb_clk</twBEL><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkibufg_opb</twBEL></twPathDel><twPathDel><twSite>DCM_X4Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/fpga_opb_clk_in</twComp></twPathDel><twPathDel><twSite>DCM_X4Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-5.598</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/opb_dcm</twComp><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/opb_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1S.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.393</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkopb_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX1S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.057</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkopb_bufg</twComp><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkopb_bufg</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y237.CLK</twSite><twDelType>net</twDelType><twFanCnt>778</twFanCnt><twDelInfo twEdge="twRising">2.017</twDelInfo><twComp>CLKOPB</twComp></twPathDel><twLogDel>-4.599</twLogDel><twRouteDel>4.233</twRouteDel><twTotDel>-0.366</twTotDel></twClkPath><twDataPath maxSiteLen="16"><twSrc BELType='FF'>opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/EXTo_we_n</twSrc><twDest BELType='PAD'>lbus_data&lt;1&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X89Y237.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLKOPB</twSrcClk><twPathDel><twSite>SLICE_X89Y237.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>lbus_data_T</twComp><twBEL>opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/EXTo_we_n</twBEL></twPathDel><twPathDel><twSite>AV9.T1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">6.316</twDelInfo><twComp>lbus_data_T</twComp></twPathDel><twPathDel><twSite>AV9.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.792</twDelInfo><twComp>lbus_data&lt;1&gt;</twComp><twBEL>iobuf_34/OBUFT</twBEL><twBEL>lbus_data&lt;1&gt;</twBEL></twPathDel><twLogDel>3.166</twLogDel><twRouteDel>6.316</twRouteDel><twTotDel>9.482</twTotDel><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;lbus_data&lt;2&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>9.095</twMinOff></twConstHead><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>-0.095</twSlack><twSrc BELType="FF">opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/EXTo_we_n</twSrc><twDest BELType="PAD">lbus_data&lt;2&gt;</twDest><twClkDel>-0.366</twClkDel><twClkSrc>fpga_opb_clk</twClkSrc><twClkDest>lbus_data_T</twClkDest><twDataDel>9.461</twDataDel><twDataSrc>lbus_data_T</twDataSrc><twDataDest>lbus_data&lt;2&gt;</twDataDest><twOff>9.000</twOff><twOffSrc>fpga_opb_clk</twOffSrc><twOffDest>lbus_data&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="17"><twSrc BELType='PAD'>fpga_opb_clk</twSrc><twDest BELType='FF'>opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/EXTo_we_n</twDest><twLogLvls>3</twLogLvls><twSrcSite>AT21.PAD</twSrcSite><twPathDel><twSite>AT21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>fpga_opb_clk</twComp><twBEL>fpga_opb_clk</twBEL><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkibufg_opb</twBEL></twPathDel><twPathDel><twSite>DCM_X4Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/fpga_opb_clk_in</twComp></twPathDel><twPathDel><twSite>DCM_X4Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-5.598</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/opb_dcm</twComp><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/opb_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1S.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.393</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkopb_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX1S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.057</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkopb_bufg</twComp><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkopb_bufg</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y237.CLK</twSite><twDelType>net</twDelType><twFanCnt>778</twFanCnt><twDelInfo twEdge="twRising">2.017</twDelInfo><twComp>CLKOPB</twComp></twPathDel><twLogDel>-4.599</twLogDel><twRouteDel>4.233</twRouteDel><twTotDel>-0.366</twTotDel></twClkPath><twDataPath maxSiteLen="16"><twSrc BELType='FF'>opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/EXTo_we_n</twSrc><twDest BELType='PAD'>lbus_data&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X89Y237.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLKOPB</twSrcClk><twPathDel><twSite>SLICE_X89Y237.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>lbus_data_T</twComp><twBEL>opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/EXTo_we_n</twBEL></twPathDel><twPathDel><twSite>AY9.T1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">6.295</twDelInfo><twComp>lbus_data_T</twComp></twPathDel><twPathDel><twSite>AY9.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.792</twDelInfo><twComp>lbus_data&lt;2&gt;</twComp><twBEL>iobuf_35/OBUFT</twBEL><twBEL>lbus_data&lt;2&gt;</twBEL></twPathDel><twLogDel>3.166</twLogDel><twRouteDel>6.295</twRouteDel><twTotDel>9.461</twTotDel><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;lbus_data&lt;3&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>9.095</twMinOff></twConstHead><twPathRpt><twConstOffOut twDataPathType = "twDataPathMaxDelay"><twSlack>-0.095</twSlack><twSrc BELType="FF">opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/EXTo_we_n</twSrc><twDest BELType="PAD">lbus_data&lt;3&gt;</twDest><twClkDel>-0.366</twClkDel><twClkSrc>fpga_opb_clk</twClkSrc><twClkDest>lbus_data_T</twClkDest><twDataDel>9.461</twDataDel><twDataSrc>lbus_data_T</twDataSrc><twDataDest>lbus_data&lt;3&gt;</twDataDest><twOff>9.000</twOff><twOffSrc>fpga_opb_clk</twOffSrc><twOffDest>lbus_data&lt;3&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="17"><twSrc BELType='PAD'>fpga_opb_clk</twSrc><twDest BELType='FF'>opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/EXTo_we_n</twDest><twLogLvls>3</twLogLvls><twSrcSite>AT21.PAD</twSrcSite><twPathDel><twSite>AT21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>fpga_opb_clk</twComp><twBEL>fpga_opb_clk</twBEL><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkibufg_opb</twBEL></twPathDel><twPathDel><twSite>DCM_X4Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/fpga_opb_clk_in</twComp></twPathDel><twPathDel><twSite>DCM_X4Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-5.598</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/opb_dcm</twComp><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/opb_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX1S.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.393</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkopb_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX1S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.057</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkopb_bufg</twComp><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkopb_bufg</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y237.CLK</twSite><twDelType>net</twDelType><twFanCnt>778</twFanCnt><twDelInfo twEdge="twRising">2.017</twDelInfo><twComp>CLKOPB</twComp></twPathDel><twLogDel>-4.599</twLogDel><twRouteDel>4.233</twRouteDel><twTotDel>-0.366</twTotDel></twClkPath><twDataPath maxSiteLen="16"><twSrc BELType='FF'>opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/EXTo_we_n</twSrc><twDest BELType='PAD'>lbus_data&lt;3&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X89Y237.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLKOPB</twSrcClk><twPathDel><twSite>SLICE_X89Y237.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>lbus_data_T</twComp><twBEL>opbslave_ext_bridge_i/opbslave_ext_bridge_i/bridge/EXTo_we_n</twBEL></twPathDel><twPathDel><twSite>AW9.T1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">6.295</twDelInfo><twComp>lbus_data_T</twComp></twPathDel><twPathDel><twSite>AW9.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.792</twDelInfo><twComp>lbus_data&lt;3&gt;</twComp><twBEL>iobuf_36/OBUFT</twBEL><twBEL>lbus_data&lt;3&gt;</twBEL></twPathDel><twLogDel>3.166</twLogDel><twRouteDel>6.295</twRouteDel><twTotDel>9.461</twTotDel><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;lbus_data&lt;4&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>8.951</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;lbus_data&lt;5&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>8.951</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;lbus_data&lt;6&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>8.948</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;lbus_data&lt;7&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>8.948</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;lbus_data&lt;8&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.967</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;lbus_data&lt;9&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.762</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;lbus_data&lt;10&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.692</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;lbus_data&lt;11&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.811</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;lbus_data&lt;12&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.906</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;lbus_data&lt;13&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.510</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;lbus_data&lt;14&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>6.113</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;lbus_data&lt;15&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.913</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;lbus_addr&lt;0&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>7.780</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;lbus_addr&lt;1&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>7.780</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;lbus_addr&lt;2&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.468</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;lbus_addr&lt;3&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.468</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;lbus_addr&lt;4&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.468</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;lbus_addr&lt;5&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.468</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;lbus_addr&lt;6&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.243</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;lbus_addr&lt;7&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.243</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;lbus_addr&lt;8&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.243</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;lbus_addr&lt;9&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.243</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;lbus_addr&lt;10&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.017</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;lbus_addr&lt;11&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.017</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;lbus_addr&lt;12&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.243</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;lbus_addr&lt;13&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.243</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;lbus_addr&lt;14&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.243</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;lbus_addr&lt;15&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.237</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;lbus_addr&lt;16&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.237</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;lbus_addr&lt;17&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.237</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;lbus_addr&lt;18&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.237</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;lbus_addr&lt;19&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.465</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;lbus_addr&lt;20&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.465</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;lbus_addr&lt;21&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.465</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;lbus_addr&lt;22&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.465</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;lbus_addr&lt;23&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.695</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;lbus_addr&lt;24&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.695</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETINDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;psb_bg_n&quot; OFFSET = IN 7.3 ns BEFORE COMP &quot;fpga_plb_clk&quot;;</twConstName><twItemCnt>92</twItemCnt><twErrCntSetup>2</twErrCntSetup><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>90</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>8.401</twMinOff></twConstHead><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>-1.101</twSlack><twSrc BELType="PAD">psb_bg_n</twSrc><twDest BELType="FF">plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_1</twDest><twClkDel>-0.548</twClkDel><twClkSrc>fpga_plb_clk</twClkSrc><twClkDest>psb_tt&lt;1&gt;</twClkDest><twOff>7.300</twOff><twOffSrc>psb_bg_n</twOffSrc><twOffDest>fpga_plb_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>psb_bg_n</twSrc><twDest BELType='FF'>plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>AK7.PAD</twSrcSite><twPathDel><twSite>AK7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>psb_bg_n</twComp><twBEL>psb_bg_n</twBEL><twBEL>psb_bg_n_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X187Y58.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>psb_bg_n_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X187Y58.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/qual_bg_s</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/qual_bg1</twBEL></twPathDel><twPathDel><twSite>SLICE_X136Y92.F3</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">3.177</twDelInfo><twComp>plb_psb_bridge_i/debug_bus&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X136Y92.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.288</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_mux0000&lt;1&gt;</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_mux0000&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>AJ10.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">2.464</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_mux0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>AJ10.OTCLK1</twSite><twDelType>Tioock</twDelType><twDelInfo twEdge="twFalling">0.254</twDelInfo><twComp>psb_tt&lt;1&gt;</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_1</twBEL></twPathDel><twLogDel>1.797</twLogDel><twRouteDel>6.056</twRouteDel><twTotDel>7.853</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CLKPLB</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDataPath><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>fpga_plb_clk</twSrc><twDest BELType='FF'>plb_psb_bridge_i/plb_psb_bridge_i/PSB_tt_O_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>AU21.PAD</twSrcSite><twPathDel><twSite>AU21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>fpga_plb_clk</twComp><twBEL>fpga_plb_clk</twBEL><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkibufg_plb</twBEL></twPathDel><twPathDel><twSite>DCM_X5Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/fpga_plb_clk_in</twComp></twPathDel><twPathDel><twSite>DCM_X5Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-5.984</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm</twComp><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX3S.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.785</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX3S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.049</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg</twComp><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg</twBEL></twPathDel><twPathDel><twSite>AJ10.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>3454</twFanCnt><twDelInfo twEdge="twRising">2.043</twDelInfo><twComp>CLKPLB</twComp></twPathDel><twLogDel>-5.167</twLogDel><twRouteDel>4.619</twRouteDel><twTotDel>-0.548</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRpt><twConstOffIn  twDurationNotSpecified = "true"><twSlack>-0.391</twSlack><twSrc BELType="PAD">psb_bg_n</twSrc><twDest BELType="FF">plb_psb_bridge_i/plb_psb_bridge_i/PSB_tsiz_O_2</twDest><twClkDel>-0.552</twClkDel><twClkSrc>fpga_plb_clk</twClkSrc><twClkDest>psb_tsiz&lt;2&gt;</twClkDest><twOff>7.300</twOff><twOffSrc>psb_bg_n</twOffSrc><twOffDest>fpga_plb_clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>psb_bg_n</twSrc><twDest BELType='FF'>plb_psb_bridge_i/plb_psb_bridge_i/PSB_tsiz_O_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>AK7.PAD</twSrcSite><twPathDel><twSite>AK7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>psb_bg_n</twComp><twBEL>psb_bg_n</twBEL><twBEL>psb_bg_n_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X187Y58.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>psb_bg_n_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X187Y58.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/qual_bg_s</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/qual_bg1</twBEL></twPathDel><twPathDel><twSite>SLICE_X187Y58.F3</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>plb_psb_bridge_i/debug_bus&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X187Y58.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/qual_bg_s</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/plb_psb_tsiz&lt;2&gt;248_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X152Y93.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.420</twDelInfo><twComp>plb_psb_bridge_i/debug_bus&lt;48&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X152Y93.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.313</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/PSB_tsiz_O_mux0000&lt;2&gt;</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/PSB_tsiz_O_mux0000&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>AJ5.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">2.027</twDelInfo><twComp>plb_psb_bridge_i/plb_psb_bridge_i/PSB_tsiz_O_mux0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>AJ5.OTCLK1</twSite><twDelType>Tioock</twDelType><twDelInfo twEdge="twFalling">0.254</twDelInfo><twComp>psb_tsiz&lt;2&gt;</twComp><twBEL>plb_psb_bridge_i/plb_psb_bridge_i/PSB_tsiz_O_2</twBEL></twPathDel><twLogDel>2.110</twLogDel><twRouteDel>5.029</twRouteDel><twTotDel>7.139</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CLKPLB</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDataPath><twClkPath maxSiteLen="14"><twSrc BELType='PAD'>fpga_plb_clk</twSrc><twDest BELType='FF'>plb_psb_bridge_i/plb_psb_bridge_i/PSB_tsiz_O_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>AU21.PAD</twSrcSite><twPathDel><twSite>AU21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>fpga_plb_clk</twComp><twBEL>fpga_plb_clk</twBEL><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkibufg_plb</twBEL></twPathDel><twPathDel><twSite>DCM_X5Y0.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/fpga_plb_clk_in</twComp></twPathDel><twPathDel><twSite>DCM_X5Y0.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-5.984</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm</twComp><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX3S.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.785</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX3S.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.049</twDelInfo><twComp>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg</twComp><twBEL>clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg</twBEL></twPathDel><twPathDel><twSite>AJ5.OTCLK1</twSite><twDelType>net</twDelType><twFanCnt>3454</twFanCnt><twDelInfo twEdge="twRising">2.039</twDelInfo><twComp>CLKPLB</twComp></twPathDel><twLogDel>-5.167</twLogDel><twRouteDel>4.615</twRouteDel><twTotDel>-0.552</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst twConstType="OFFSETINDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;psb_dbg_n&quot; OFFSET = IN 7.3 ns BEFORE COMP &quot;fpga_plb_clk&quot;;</twConstName><twItemCnt>130</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>130</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>7.115</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;flash_cs_n&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>6.598</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;sysace_cs_n&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.592</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;cpld_bg_n&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>2.824</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead><twConstName UCFConstName="">COMP &quot;cpld_cs_n&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.285</twMinOff></twConstHead></twConst><twUnmetConstCnt>11</twUnmetConstCnt><twDataSheet twNameLen="22"><twSUH2ClkList twDestWidth = "11" twPhaseWidth = "6"><twDest>fpga_plb_clk</twDest><twSUH2Clk ><twSrc>psb_aack_n</twSrc><twSUHTime twInternalClk ="CLKPLB" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">7.303</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.884</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>psb_abb_n</twSrc><twSUHTime twInternalClk ="CLKPLB" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">8.323</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.206</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>psb_artry_n</twSrc><twSUHTime twInternalClk ="CLKPLB" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">8.222</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.884</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>psb_bg_n</twSrc><twSUHTime twInternalClk ="CLKPLB" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">8.401</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.269</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>psb_dbb_n</twSrc><twSUHTime twInternalClk ="CLKPLB" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">7.225</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.891</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>psb_dbg_n</twSrc><twSUHTime twInternalClk ="CLKPLB" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">7.115</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.894</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>psb_ta_n</twSrc><twSUHTime twInternalClk ="CLKPLB" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">9.391</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.891</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>psb_tea_n</twSrc><twSUHTime twInternalClk ="CLKPLB" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">9.370</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.891</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList twDestWidth = "22" twPhaseWidth = "6"><twSrc>fpga_opb_clk</twSrc><twClk2Out  twOutPad = "cpld_bg_n" twMinTime = "1.912" twMinEdge ="twRising" twMaxTime = "2.824" twMaxEdge ="twRising" twInternalClk="CLKOPB" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpld_cs_n" twMinTime = "3.878" twMinEdge ="twRising" twMaxTime = "5.285" twMaxEdge ="twRising" twInternalClk="CLKOPB" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "flash_cs_n" twMinTime = "4.928" twMinEdge ="twRising" twMaxTime = "6.598" twMaxEdge ="twRising" twInternalClk="CLKOPB" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fpga_config_flash_cs_n" twMinTime = "1.784" twMinEdge ="twRising" twMaxTime = "5.028" twMaxEdge ="twRising" twInternalClk="CLKOPB" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lbus_addr&lt;0&gt;" twMinTime = "3.307" twMinEdge ="twRising" twMaxTime = "7.780" twMaxEdge ="twRising" twInternalClk="CLKOPB" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lbus_addr&lt;1&gt;" twMinTime = "4.302" twMinEdge ="twRising" twMaxTime = "7.780" twMaxEdge ="twRising" twInternalClk="CLKOPB" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lbus_addr&lt;2&gt;" twMinTime = "3.047" twMinEdge ="twRising" twMaxTime = "5.468" twMaxEdge ="twRising" twInternalClk="CLKOPB" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lbus_addr&lt;3&gt;" twMinTime = "3.273" twMinEdge ="twRising" twMaxTime = "5.468" twMaxEdge ="twRising" twInternalClk="CLKOPB" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lbus_addr&lt;4&gt;" twMinTime = "3.228" twMinEdge ="twRising" twMaxTime = "5.468" twMaxEdge ="twRising" twInternalClk="CLKOPB" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lbus_addr&lt;5&gt;" twMinTime = "3.275" twMinEdge ="twRising" twMaxTime = "5.468" twMaxEdge ="twRising" twInternalClk="CLKOPB" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lbus_addr&lt;6&gt;" twMinTime = "3.448" twMinEdge ="twRising" twMaxTime = "5.243" twMaxEdge ="twRising" twInternalClk="CLKOPB" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lbus_addr&lt;7&gt;" twMinTime = "3.568" twMinEdge ="twRising" twMaxTime = "5.243" twMaxEdge ="twRising" twInternalClk="CLKOPB" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lbus_addr&lt;8&gt;" twMinTime = "3.257" twMinEdge ="twRising" twMaxTime = "5.243" twMaxEdge ="twRising" twInternalClk="CLKOPB" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lbus_addr&lt;9&gt;" twMinTime = "3.090" twMinEdge ="twRising" twMaxTime = "5.243" twMaxEdge ="twRising" twInternalClk="CLKOPB" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lbus_addr&lt;10&gt;" twMinTime = "3.060" twMinEdge ="twRising" twMaxTime = "5.017" twMaxEdge ="twRising" twInternalClk="CLKOPB" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lbus_addr&lt;11&gt;" twMinTime = "3.273" twMinEdge ="twRising" twMaxTime = "5.017" twMaxEdge ="twRising" twInternalClk="CLKOPB" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lbus_addr&lt;12&gt;" twMinTime = "3.019" twMinEdge ="twRising" twMaxTime = "5.243" twMaxEdge ="twRising" twInternalClk="CLKOPB" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lbus_addr&lt;13&gt;" twMinTime = "3.525" twMinEdge ="twRising" twMaxTime = "5.243" twMaxEdge ="twRising" twInternalClk="CLKOPB" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lbus_addr&lt;14&gt;" twMinTime = "3.245" twMinEdge ="twRising" twMaxTime = "5.243" twMaxEdge ="twRising" twInternalClk="CLKOPB" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lbus_addr&lt;15&gt;" twMinTime = "3.839" twMinEdge ="twRising" twMaxTime = "5.237" twMaxEdge ="twRising" twInternalClk="CLKOPB" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lbus_addr&lt;16&gt;" twMinTime = "3.521" twMinEdge ="twRising" twMaxTime = "5.237" twMaxEdge ="twRising" twInternalClk="CLKOPB" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lbus_addr&lt;17&gt;" twMinTime = "3.373" twMinEdge ="twRising" twMaxTime = "5.237" twMaxEdge ="twRising" twInternalClk="CLKOPB" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lbus_addr&lt;18&gt;" twMinTime = "3.515" twMinEdge ="twRising" twMaxTime = "5.237" twMaxEdge ="twRising" twInternalClk="CLKOPB" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lbus_addr&lt;19&gt;" twMinTime = "3.201" twMinEdge ="twRising" twMaxTime = "5.465" twMaxEdge ="twRising" twInternalClk="CLKOPB" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lbus_addr&lt;20&gt;" twMinTime = "3.111" twMinEdge ="twRising" twMaxTime = "5.465" twMaxEdge ="twRising" twInternalClk="CLKOPB" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lbus_addr&lt;21&gt;" twMinTime = "3.154" twMinEdge ="twRising" twMaxTime = "5.465" twMaxEdge ="twRising" twInternalClk="CLKOPB" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lbus_addr&lt;22&gt;" twMinTime = "3.417" twMinEdge ="twRising" twMaxTime = "5.465" twMaxEdge ="twRising" twInternalClk="CLKOPB" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lbus_addr&lt;23&gt;" twMinTime = "3.621" twMinEdge ="twRising" twMaxTime = "5.695" twMaxEdge ="twRising" twInternalClk="CLKOPB" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lbus_addr&lt;24&gt;" twMinTime = "3.553" twMinEdge ="twRising" twMaxTime = "5.695" twMaxEdge ="twRising" twInternalClk="CLKOPB" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lbus_data&lt;0&gt;" twMinTime = "4.494" twMinEdge ="twRising" twMaxTime = "9.116" twMaxEdge ="twRising" twInternalClk="CLKOPB" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lbus_data&lt;1&gt;" twMinTime = "5.372" twMinEdge ="twRising" twMaxTime = "9.116" twMaxEdge ="twRising" twInternalClk="CLKOPB" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lbus_data&lt;2&gt;" twMinTime = "4.485" twMinEdge ="twRising" twMaxTime = "9.095" twMaxEdge ="twRising" twInternalClk="CLKOPB" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lbus_data&lt;3&gt;" twMinTime = "5.371" twMinEdge ="twRising" twMaxTime = "9.095" twMaxEdge ="twRising" twInternalClk="CLKOPB" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lbus_data&lt;4&gt;" twMinTime = "4.854" twMinEdge ="twRising" twMaxTime = "8.951" twMaxEdge ="twRising" twInternalClk="CLKOPB" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lbus_data&lt;5&gt;" twMinTime = "4.842" twMinEdge ="twRising" twMaxTime = "8.951" twMaxEdge ="twRising" twInternalClk="CLKOPB" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lbus_data&lt;6&gt;" twMinTime = "5.025" twMinEdge ="twRising" twMaxTime = "8.948" twMaxEdge ="twRising" twInternalClk="CLKOPB" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lbus_data&lt;7&gt;" twMinTime = "4.758" twMinEdge ="twRising" twMaxTime = "8.948" twMaxEdge ="twRising" twInternalClk="CLKOPB" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lbus_data&lt;8&gt;" twMinTime = "2.848" twMinEdge ="twRising" twMaxTime = "5.967" twMaxEdge ="twRising" twInternalClk="CLKOPB" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lbus_data&lt;9&gt;" twMinTime = "2.848" twMinEdge ="twRising" twMaxTime = "5.762" twMaxEdge ="twRising" twInternalClk="CLKOPB" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lbus_data&lt;10&gt;" twMinTime = "2.848" twMinEdge ="twRising" twMaxTime = "5.692" twMaxEdge ="twRising" twInternalClk="CLKOPB" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lbus_data&lt;11&gt;" twMinTime = "2.848" twMinEdge ="twRising" twMaxTime = "5.811" twMaxEdge ="twRising" twInternalClk="CLKOPB" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lbus_data&lt;12&gt;" twMinTime = "3.028" twMinEdge ="twRising" twMaxTime = "5.906" twMaxEdge ="twRising" twInternalClk="CLKOPB" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lbus_data&lt;13&gt;" twMinTime = "3.028" twMinEdge ="twRising" twMaxTime = "5.510" twMaxEdge ="twRising" twInternalClk="CLKOPB" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lbus_data&lt;14&gt;" twMinTime = "3.028" twMinEdge ="twRising" twMaxTime = "6.113" twMaxEdge ="twRising" twInternalClk="CLKOPB" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lbus_data&lt;15&gt;" twMinTime = "3.028" twMinEdge ="twRising" twMaxTime = "5.913" twMaxEdge ="twRising" twInternalClk="CLKOPB" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lbus_oe_n" twMinTime = "3.337" twMinEdge ="twRising" twMaxTime = "7.488" twMaxEdge ="twRising" twInternalClk="CLKOPB" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "lbus_we_n" twMinTime = "2.375" twMinEdge ="twRising" twMaxTime = "7.488" twMaxEdge ="twRising" twInternalClk="CLKOPB" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sysace_cs_n" twMinTime = "4.122" twMinEdge ="twRising" twMaxTime = "5.592" twMaxEdge ="twRising" twInternalClk="CLKOPB" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList twDestWidth = "11"><twDest>ddr1_clk_fb</twDest><twClk2SU><twSrc>ddr1_clk_fb</twSrc><twRiseRise>6.596</twRiseRise><twFallRise>5.342</twFallRise><twRiseFall>5.394</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "12"><twDest>fpga_opb_clk</twDest><twClk2SU><twSrc>fpga_opb_clk</twSrc><twRiseRise>12.928</twRiseRise><twFallRise>1.532</twFallRise></twClk2SU><twClk2SU><twSrc>fpga_plb_clk</twSrc><twRiseRise>5.659</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "12"><twDest>fpga_plb_clk</twDest><twClk2SU><twSrc>fpga_opb_clk</twSrc><twRiseRise>7.588</twRiseRise></twClk2SU><twClk2SU><twSrc>fpga_plb_clk</twSrc><twRiseRise>13.946</twRiseRise><twFallRise>4.973</twFallRise><twRiseFall>5.705</twRiseFall><twFallFall>4.973</twFallFall></twClk2SU></twClk2SUList><twOffsetTables><twOffsetOutTable twDestWidth = "9" twMinSlack = "1.512" twMaxSlack = "1.512" twRelSkew = "0.000" ><twConstName>COMP &quot;lbus_oe_n&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "lbus_oe_n" twSlack = "1.512" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "22" twMinSlack = "3.972" twMaxSlack = "3.972" twRelSkew = "0.000" ><twConstName>COMP &quot;fpga_config_flash_cs_n&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "fpga_config_flash_cs_n" twSlack = "3.972" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "9" twMinSlack = "1.512" twMaxSlack = "1.512" twRelSkew = "0.000" ><twConstName>COMP &quot;lbus_we_n&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "lbus_we_n" twSlack = "1.512" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "12" twMinSlack = "-0.116" twMaxSlack = "-0.116" twRelSkew = "0.000" ><twConstName>COMP &quot;lbus_data&lt;0&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "lbus_data&lt;0&gt;" twSlack = "-0.116" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "12" twMinSlack = "-0.116" twMaxSlack = "-0.116" twRelSkew = "0.000" ><twConstName>COMP &quot;lbus_data&lt;1&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "lbus_data&lt;1&gt;" twSlack = "-0.116" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "12" twMinSlack = "-0.095" twMaxSlack = "-0.095" twRelSkew = "0.000" ><twConstName>COMP &quot;lbus_data&lt;2&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "lbus_data&lt;2&gt;" twSlack = "-0.095" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "12" twMinSlack = "-0.095" twMaxSlack = "-0.095" twRelSkew = "0.000" ><twConstName>COMP &quot;lbus_data&lt;3&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "lbus_data&lt;3&gt;" twSlack = "-0.095" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "12" twMinSlack = "0.049" twMaxSlack = "0.049" twRelSkew = "0.000" ><twConstName>COMP &quot;lbus_data&lt;4&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "lbus_data&lt;4&gt;" twSlack = "0.049" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "12" twMinSlack = "0.049" twMaxSlack = "0.049" twRelSkew = "0.000" ><twConstName>COMP &quot;lbus_data&lt;5&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "lbus_data&lt;5&gt;" twSlack = "0.049" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "12" twMinSlack = "0.052" twMaxSlack = "0.052" twRelSkew = "0.000" ><twConstName>COMP &quot;lbus_data&lt;6&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "lbus_data&lt;6&gt;" twSlack = "0.052" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "12" twMinSlack = "0.052" twMaxSlack = "0.052" twRelSkew = "0.000" ><twConstName>COMP &quot;lbus_data&lt;7&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "lbus_data&lt;7&gt;" twSlack = "0.052" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "12" twMinSlack = "3.033" twMaxSlack = "3.033" twRelSkew = "0.000" ><twConstName>COMP &quot;lbus_data&lt;8&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "lbus_data&lt;8&gt;" twSlack = "3.033" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "12" twMinSlack = "3.238" twMaxSlack = "3.238" twRelSkew = "0.000" ><twConstName>COMP &quot;lbus_data&lt;9&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "lbus_data&lt;9&gt;" twSlack = "3.238" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "13" twMinSlack = "3.308" twMaxSlack = "3.308" twRelSkew = "0.000" ><twConstName>COMP &quot;lbus_data&lt;10&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "lbus_data&lt;10&gt;" twSlack = "3.308" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "13" twMinSlack = "3.189" twMaxSlack = "3.189" twRelSkew = "0.000" ><twConstName>COMP &quot;lbus_data&lt;11&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "lbus_data&lt;11&gt;" twSlack = "3.189" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "13" twMinSlack = "3.094" twMaxSlack = "3.094" twRelSkew = "0.000" ><twConstName>COMP &quot;lbus_data&lt;12&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "lbus_data&lt;12&gt;" twSlack = "3.094" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "13" twMinSlack = "3.490" twMaxSlack = "3.490" twRelSkew = "0.000" ><twConstName>COMP &quot;lbus_data&lt;13&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "lbus_data&lt;13&gt;" twSlack = "3.490" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "13" twMinSlack = "2.887" twMaxSlack = "2.887" twRelSkew = "0.000" ><twConstName>COMP &quot;lbus_data&lt;14&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "lbus_data&lt;14&gt;" twSlack = "2.887" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "13" twMinSlack = "3.087" twMaxSlack = "3.087" twRelSkew = "0.000" ><twConstName>COMP &quot;lbus_data&lt;15&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "lbus_data&lt;15&gt;" twSlack = "3.087" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "12" twMinSlack = "1.220" twMaxSlack = "1.220" twRelSkew = "0.000" ><twConstName>COMP &quot;lbus_addr&lt;0&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "lbus_addr&lt;0&gt;" twSlack = "1.220" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "12" twMinSlack = "1.220" twMaxSlack = "1.220" twRelSkew = "0.000" ><twConstName>COMP &quot;lbus_addr&lt;1&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "lbus_addr&lt;1&gt;" twSlack = "1.220" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "12" twMinSlack = "3.532" twMaxSlack = "3.532" twRelSkew = "0.000" ><twConstName>COMP &quot;lbus_addr&lt;2&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "lbus_addr&lt;2&gt;" twSlack = "3.532" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "12" twMinSlack = "3.532" twMaxSlack = "3.532" twRelSkew = "0.000" ><twConstName>COMP &quot;lbus_addr&lt;3&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "lbus_addr&lt;3&gt;" twSlack = "3.532" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "12" twMinSlack = "3.532" twMaxSlack = "3.532" twRelSkew = "0.000" ><twConstName>COMP &quot;lbus_addr&lt;4&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "lbus_addr&lt;4&gt;" twSlack = "3.532" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "12" twMinSlack = "3.532" twMaxSlack = "3.532" twRelSkew = "0.000" ><twConstName>COMP &quot;lbus_addr&lt;5&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "lbus_addr&lt;5&gt;" twSlack = "3.532" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "12" twMinSlack = "3.757" twMaxSlack = "3.757" twRelSkew = "0.000" ><twConstName>COMP &quot;lbus_addr&lt;6&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "lbus_addr&lt;6&gt;" twSlack = "3.757" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "12" twMinSlack = "3.757" twMaxSlack = "3.757" twRelSkew = "0.000" ><twConstName>COMP &quot;lbus_addr&lt;7&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "lbus_addr&lt;7&gt;" twSlack = "3.757" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "12" twMinSlack = "3.757" twMaxSlack = "3.757" twRelSkew = "0.000" ><twConstName>COMP &quot;lbus_addr&lt;8&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "lbus_addr&lt;8&gt;" twSlack = "3.757" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "12" twMinSlack = "3.757" twMaxSlack = "3.757" twRelSkew = "0.000" ><twConstName>COMP &quot;lbus_addr&lt;9&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "lbus_addr&lt;9&gt;" twSlack = "3.757" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "13" twMinSlack = "3.983" twMaxSlack = "3.983" twRelSkew = "0.000" ><twConstName>COMP &quot;lbus_addr&lt;10&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "lbus_addr&lt;10&gt;" twSlack = "3.983" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "13" twMinSlack = "3.983" twMaxSlack = "3.983" twRelSkew = "0.000" ><twConstName>COMP &quot;lbus_addr&lt;11&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "lbus_addr&lt;11&gt;" twSlack = "3.983" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "13" twMinSlack = "3.757" twMaxSlack = "3.757" twRelSkew = "0.000" ><twConstName>COMP &quot;lbus_addr&lt;12&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "lbus_addr&lt;12&gt;" twSlack = "3.757" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "13" twMinSlack = "3.757" twMaxSlack = "3.757" twRelSkew = "0.000" ><twConstName>COMP &quot;lbus_addr&lt;13&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "lbus_addr&lt;13&gt;" twSlack = "3.757" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "13" twMinSlack = "3.757" twMaxSlack = "3.757" twRelSkew = "0.000" ><twConstName>COMP &quot;lbus_addr&lt;14&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "lbus_addr&lt;14&gt;" twSlack = "3.757" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "13" twMinSlack = "3.763" twMaxSlack = "3.763" twRelSkew = "0.000" ><twConstName>COMP &quot;lbus_addr&lt;15&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "lbus_addr&lt;15&gt;" twSlack = "3.763" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "13" twMinSlack = "3.763" twMaxSlack = "3.763" twRelSkew = "0.000" ><twConstName>COMP &quot;lbus_addr&lt;16&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "lbus_addr&lt;16&gt;" twSlack = "3.763" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "13" twMinSlack = "3.763" twMaxSlack = "3.763" twRelSkew = "0.000" ><twConstName>COMP &quot;lbus_addr&lt;17&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "lbus_addr&lt;17&gt;" twSlack = "3.763" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "13" twMinSlack = "3.763" twMaxSlack = "3.763" twRelSkew = "0.000" ><twConstName>COMP &quot;lbus_addr&lt;18&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "lbus_addr&lt;18&gt;" twSlack = "3.763" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "13" twMinSlack = "3.535" twMaxSlack = "3.535" twRelSkew = "0.000" ><twConstName>COMP &quot;lbus_addr&lt;19&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "lbus_addr&lt;19&gt;" twSlack = "3.535" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "13" twMinSlack = "3.535" twMaxSlack = "3.535" twRelSkew = "0.000" ><twConstName>COMP &quot;lbus_addr&lt;20&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "lbus_addr&lt;20&gt;" twSlack = "3.535" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "13" twMinSlack = "3.535" twMaxSlack = "3.535" twRelSkew = "0.000" ><twConstName>COMP &quot;lbus_addr&lt;21&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "lbus_addr&lt;21&gt;" twSlack = "3.535" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "13" twMinSlack = "3.535" twMaxSlack = "3.535" twRelSkew = "0.000" ><twConstName>COMP &quot;lbus_addr&lt;22&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "lbus_addr&lt;22&gt;" twSlack = "3.535" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "13" twMinSlack = "3.305" twMaxSlack = "3.305" twRelSkew = "0.000" ><twConstName>COMP &quot;lbus_addr&lt;23&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "lbus_addr&lt;23&gt;" twSlack = "3.305" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "13" twMinSlack = "3.305" twMaxSlack = "3.305" twRelSkew = "0.000" ><twConstName>COMP &quot;lbus_addr&lt;24&gt;&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "lbus_addr&lt;24&gt;" twSlack = "3.305" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "10" twMinSlack = "2.402" twMaxSlack = "2.402" twRelSkew = "0.000" ><twConstName>COMP &quot;flash_cs_n&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "flash_cs_n" twSlack = "2.402" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "11" twMinSlack = "3.408" twMaxSlack = "3.408" twRelSkew = "0.000" ><twConstName>COMP &quot;sysace_cs_n&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "sysace_cs_n" twSlack = "3.408" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "9" twMinSlack = "6.176" twMaxSlack = "6.176" twRelSkew = "0.000" ><twConstName>COMP &quot;cpld_bg_n&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "cpld_bg_n" twSlack = "6.176" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "9" twMinSlack = "3.715" twMaxSlack = "3.715" twRelSkew = "0.000" ><twConstName>COMP &quot;cpld_cs_n&quot; OFFSET = OUT 9 ns AFTER COMP &quot;fpga_opb_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "cpld_cs_n" twSlack = "3.715" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet></twErrRpt></twBody><twSum><twErrCnt>140</twErrCnt><twScore>74005</twScore><twConstCov><twPathCnt>461905</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>47491</twConnCnt></twConstCov><twStats><twMinPer>13.946</twMinPer><twMaxFreq>71.705</twMaxFreq><twMaxFromToDel>7.975</twMaxFromToDel><twMinInBeforeClk>9.391</twMinInBeforeClk><twMinOutAfterClk>9.116</twMinOutAfterClk></twStats></twSum><twFoot><twTimestamp>Tue Feb 16 14:14:06 2010 </twTimestamp></twFoot><twClientInfo><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 647 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
