// Seed: 2871394469
module module_0 ();
  wire [1 'b0 : (  -1  )  ==  -1 'b0] id_1;
  wire id_2;
  logic [-1 : 1] id_3;
  ;
endmodule
module module_1 (
    output logic id_0,
    input  wire  id_1
);
  always @(posedge -1) id_0 = 1;
  assign id_0 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44
);
  inout wire id_44;
  input wire id_43;
  input wire id_42;
  inout wire id_41;
  inout wire id_40;
  inout wire id_39;
  output wire id_38;
  input wire id_37;
  output wire id_36;
  input logic [7:0] id_35;
  inout wire id_34;
  inout wire id_33;
  output wire id_32;
  inout wire id_31;
  output wire id_30;
  output wire id_29;
  input wire id_28;
  inout wire id_27;
  inout wire id_26;
  inout wire id_25;
  input wire id_24;
  inout wire id_23;
  output wire id_22;
  output wire id_21;
  input wire id_20;
  output wire id_19;
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  inout reg id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  module_0 modCall_1 ();
  output wire id_2;
  output wire id_1;
  generate
    for (id_45 = id_17; (id_5); id_9 = id_8) begin : LABEL_0
      logic id_46 = id_17;
    end
  endgenerate
endmodule
