// Seed: 2760678301
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  initial begin
    #1;
  end
  wire id_5;
  assign id_4 = id_5;
  wire id_6, id_7;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    input supply1 id_2,
    output tri1 id_3,
    output wor id_4,
    input tri id_5,
    input supply1 id_6,
    input supply0 id_7,
    input wand id_8
);
  assign id_3 = id_2;
  wire id_10;
  module_0(
      id_10, id_10, id_10, id_10
  );
endmodule
