	component bemicro_cv is
		port (
			led_export                    : out   std_logic_vector(7 downto 0);                     -- export
			sw_export                     : in    std_logic_vector(2 downto 0)  := (others => 'X'); -- export
			pb_export                     : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- export
			ddr3_mem_a                    : out   std_logic_vector(12 downto 0);                    -- mem_a
			ddr3_mem_ba                   : out   std_logic_vector(2 downto 0);                     -- mem_ba
			ddr3_mem_ck                   : out   std_logic_vector(0 downto 0);                     -- mem_ck
			ddr3_mem_ck_n                 : out   std_logic_vector(0 downto 0);                     -- mem_ck_n
			ddr3_mem_cke                  : out   std_logic_vector(0 downto 0);                     -- mem_cke
			ddr3_mem_cs_n                 : out   std_logic_vector(0 downto 0);                     -- mem_cs_n
			ddr3_mem_dm                   : out   std_logic_vector(1 downto 0);                     -- mem_dm
			ddr3_mem_ras_n                : out   std_logic_vector(0 downto 0);                     -- mem_ras_n
			ddr3_mem_cas_n                : out   std_logic_vector(0 downto 0);                     -- mem_cas_n
			ddr3_mem_we_n                 : out   std_logic_vector(0 downto 0);                     -- mem_we_n
			ddr3_mem_reset_n              : out   std_logic;                                        -- mem_reset_n
			ddr3_mem_dq                   : inout std_logic_vector(15 downto 0) := (others => 'X'); -- mem_dq
			ddr3_mem_dqs                  : inout std_logic_vector(1 downto 0)  := (others => 'X'); -- mem_dqs
			ddr3_mem_dqs_n                : inout std_logic_vector(1 downto 0)  := (others => 'X'); -- mem_dqs_n
			ddr3_mem_odt                  : out   std_logic_vector(0 downto 0);                     -- mem_odt
			reset_reset_n                 : in    std_logic                     := 'X';             -- reset_n
			ddr3_oct_rzqin                : in    std_logic                     := 'X';             -- rzqin
			ddr3_status_local_init_done   : out   std_logic;                                        -- local_init_done
			ddr3_status_local_cal_success : out   std_logic;                                        -- local_cal_success
			ddr3_status_local_cal_fail    : out   std_logic;                                        -- local_cal_fail
			clk_clk                       : in    std_logic                     := 'X'              -- clk
		);
	end component bemicro_cv;

