// Seed: 2911308325
module module_0 (
    output logic id_0,
    id_3,
    input  wand  id_1
);
  id_4(
      id_3, id_0 - id_1, id_1, id_5
  );
  assign module_1.type_0 = 0;
  initial begin : LABEL_0
    if (id_3 + 1) id_0 <= 1 & -1;
    else id_3 = 1;
  end
endmodule
module module_1 (
    input supply0 id_0,
    output logic id_1,
    input tri0 id_2,
    input wire id_3,
    input tri id_4,
    id_8,
    input wire id_5,
    input wire id_6
);
  wor id_9 = id_0 | (1), id_10 = id_9;
  always id_1 <= id_8[-1'd0 :-1];
  logic [7:0] id_11, id_12 = id_11, id_13, id_14, id_15;
  function id_16;
    input id_17, id_18;
    @(*) id_17 = id_17;
  endfunction
  wire id_19;
  wire id_20, id_21;
  module_0 modCall_1 (
      id_1,
      id_5
  );
endmodule
