$date
	Thu Apr 11 22:34:45 2024
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module Testbench_4to1_Multiplexer_32bit $end
$var wire 32 ! out [31:0] $end
$var reg 32 " A [31:0] $end
$var reg 32 # B [31:0] $end
$var reg 32 $ C [31:0] $end
$var reg 32 % D [31:0] $end
$var reg 2 & sel [1:0] $end
$scope module DUT $end
$var wire 32 ' A [31:0] $end
$var wire 32 ( B [31:0] $end
$var wire 32 ) C [31:0] $end
$var wire 32 * D [31:0] $end
$var wire 2 + sel [1:0] $end
$var reg 32 , out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10101010101010100101010101010101 ,
b0 +
b11011101110111011000100010001000 *
b11001100110011000111011101110111 )
b10111011101110110110011001100110 (
b10101010101010100101010101010101 '
b0 &
b11011101110111011000100010001000 %
b11001100110011000111011101110111 $
b10111011101110110110011001100110 #
b10101010101010100101010101010101 "
b10101010101010100101010101010101 !
$end
#10000
b10111011101110110110011001100110 ,
b10111011101110110110011001100110 !
b1 &
b1 +
#20000
b11001100110011000111011101110111 ,
b11001100110011000111011101110111 !
b10 &
b10 +
#30000
b11011101110111011000100010001000 ,
b11011101110111011000100010001000 !
b11 &
b11 +
#40000
