

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Fri Mar 16 11:40:09 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        MATRIX_MULTIPLICATION_16_PIPELINE_3
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35tcpg236-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.00|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   21|   21|   22|   22|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_Col  |   19|   19|         4|          2|          1|     9|    yes   |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 1
  Pipeline-0: II = 2, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	6  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
6 --> 
* FSM state operations: 

 <State 1>: 1.17ns
ST_1: StgValue_7 (8)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %b_2), !map !7

ST_1: StgValue_8 (9)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %b_1), !map !14

ST_1: StgValue_9 (10)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %b_0), !map !20

ST_1: StgValue_10 (11)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %a_2), !map !26

ST_1: StgValue_11 (12)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %a_1), !map !30

ST_1: StgValue_12 (13)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %a_0), !map !34

ST_1: StgValue_13 (14)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap([9 x i16]* %res), !map !38

ST_1: StgValue_14 (15)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matrixmul_str) nounwind

ST_1: b_0_addr (16)  [1/1] 0.00ns
:8  %b_0_addr = getelementptr [3 x i8]* %b_0, i64 0, i64 0

ST_1: b_1_addr (17)  [1/1] 0.00ns
:9  %b_1_addr = getelementptr [3 x i8]* %b_1, i64 0, i64 0

ST_1: b_2_addr (18)  [1/1] 0.00ns
:10  %b_2_addr = getelementptr [3 x i8]* %b_2, i64 0, i64 0

ST_1: b_0_addr_1 (19)  [1/1] 0.00ns
:11  %b_0_addr_1 = getelementptr [3 x i8]* %b_0, i64 0, i64 1

ST_1: b_1_addr_1 (20)  [1/1] 0.00ns
:12  %b_1_addr_1 = getelementptr [3 x i8]* %b_1, i64 0, i64 1

ST_1: b_2_addr_1 (21)  [1/1] 0.00ns
:13  %b_2_addr_1 = getelementptr [3 x i8]* %b_2, i64 0, i64 1

ST_1: b_0_addr_2 (22)  [1/1] 0.00ns
:14  %b_0_addr_2 = getelementptr [3 x i8]* %b_0, i64 0, i64 2

ST_1: b_1_addr_2 (23)  [1/1] 0.00ns
:15  %b_1_addr_2 = getelementptr [3 x i8]* %b_1, i64 0, i64 2

ST_1: b_2_addr_2 (24)  [1/1] 0.00ns
:16  %b_2_addr_2 = getelementptr [3 x i8]* %b_2, i64 0, i64 2

ST_1: StgValue_24 (25)  [1/1] 1.17ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:11
:17  br label %1


 <State 2>: 4.65ns
ST_2: indvar_flatten (27)  [1/1] 0.00ns
:0  %indvar_flatten = phi i4 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]

ST_2: i (28)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:17
:1  %i = phi i2 [ 0, %0 ], [ %tmp_mid2_v, %.reset ]

ST_2: j (29)  [1/1] 0.00ns
:2  %j = phi i2 [ 0, %0 ], [ %j_1, %.reset ]

ST_2: exitcond_flatten (30)  [1/1] 2.11ns
:3  %exitcond_flatten = icmp eq i4 %indvar_flatten, -7

ST_2: indvar_flatten_next (31)  [1/1] 1.69ns
:4  %indvar_flatten_next = add i4 %indvar_flatten, 1

ST_2: StgValue_30 (32)  [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %2, label %.reset

ST_2: i_1 (34)  [1/1] 1.58ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:11
.reset:0  %i_1 = add i2 %i, 1

ST_2: exitcond (37)  [1/1] 1.50ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:14
.reset:3  %exitcond = icmp eq i2 %j, -1

ST_2: j_mid2 (38)  [1/1] 1.50ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:14
.reset:4  %j_mid2 = select i1 %exitcond, i2 0, i2 %j

ST_2: tmp_mid2_v (39)  [1/1] 1.50ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:17
.reset:5  %tmp_mid2_v = select i1 %exitcond, i2 %i_1, i2 %i

ST_2: tmp_mid2 (40)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:17
.reset:6  %tmp_mid2 = zext i2 %tmp_mid2_v to i64

ST_2: a_0_addr (52)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:17
.reset:18  %a_0_addr = getelementptr [3 x i8]* %a_0, i64 0, i64 %tmp_mid2

ST_2: a_0_load (53)  [2/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:20
.reset:19  %a_0_load = load i8* %a_0_addr, align 1

ST_2: b_0_load (55)  [2/2] 1.57ns
.reset:21  %b_0_load = load i8* %b_0_addr, align 1

ST_2: b_1_load (56)  [2/2] 1.57ns
.reset:22  %b_1_load = load i8* %b_1_addr, align 1

ST_2: b_2_load (57)  [2/2] 1.57ns
.reset:23  %b_2_load = load i8* %b_2_addr, align 1

ST_2: a_1_addr (61)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:17
.reset:27  %a_1_addr = getelementptr [3 x i8]* %a_1, i64 0, i64 %tmp_mid2

ST_2: a_1_load (62)  [2/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:20
.reset:28  %a_1_load = load i8* %a_1_addr, align 1

ST_2: a_2_addr (70)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:17
.reset:36  %a_2_addr = getelementptr [3 x i8]* %a_2, i64 0, i64 %tmp_mid2

ST_2: a_2_load (71)  [2/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:20
.reset:37  %a_2_load = load i8* %a_2_addr, align 1

ST_2: b_0_load_2 (73)  [2/2] 1.57ns
.reset:39  %b_0_load_2 = load i8* %b_0_addr_2, align 1

ST_2: b_1_load_2 (74)  [2/2] 1.57ns
.reset:40  %b_1_load_2 = load i8* %b_1_addr_2, align 1

ST_2: b_2_load_2 (75)  [2/2] 1.57ns
.reset:41  %b_2_load_2 = load i8* %b_2_addr_2, align 1


 <State 3>: 2.86ns
ST_3: a_0_load (53)  [1/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:20
.reset:19  %a_0_load = load i8* %a_0_addr, align 1

ST_3: b_0_load (55)  [1/2] 1.57ns
.reset:21  %b_0_load = load i8* %b_0_addr, align 1

ST_3: b_1_load (56)  [1/2] 1.57ns
.reset:22  %b_1_load = load i8* %b_1_addr, align 1

ST_3: b_2_load (57)  [1/2] 1.57ns
.reset:23  %b_2_load = load i8* %b_2_addr, align 1

ST_3: tmp_4 (58)  [1/1] 1.30ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:14
.reset:24  %tmp_4 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %b_0_load, i8 %b_1_load, i8 %b_2_load, i2 %j_mid2)

ST_3: a_1_load (62)  [1/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:20
.reset:28  %a_1_load = load i8* %a_1_addr, align 1

ST_3: b_0_load_1 (64)  [2/2] 1.57ns
.reset:30  %b_0_load_1 = load i8* %b_0_addr_1, align 1

ST_3: b_1_load_1 (65)  [2/2] 1.57ns
.reset:31  %b_1_load_1 = load i8* %b_1_addr_1, align 1

ST_3: b_2_load_1 (66)  [2/2] 1.57ns
.reset:32  %b_2_load_1 = load i8* %b_2_addr_1, align 1

ST_3: a_2_load (71)  [1/2] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:20
.reset:37  %a_2_load = load i8* %a_2_addr, align 1

ST_3: b_0_load_2 (73)  [1/2] 1.57ns
.reset:39  %b_0_load_2 = load i8* %b_0_addr_2, align 1

ST_3: b_1_load_2 (74)  [1/2] 1.57ns
.reset:40  %b_1_load_2 = load i8* %b_1_addr_2, align 1

ST_3: b_2_load_2 (75)  [1/2] 1.57ns
.reset:41  %b_2_load_2 = load i8* %b_2_addr_2, align 1

ST_3: tmp_9 (76)  [1/1] 1.30ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:14
.reset:42  %tmp_9 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %b_0_load_2, i8 %b_1_load_2, i8 %b_2_load_2, i2 %j_mid2)

ST_3: j_1 (83)  [1/1] 1.58ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:14
.reset:49  %j_1 = add i2 %j_mid2, 1


 <State 4>: 8.00ns
ST_4: tmp_5 (54)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:20
.reset:20  %tmp_5 = sext i8 %a_0_load to i16

ST_4: tmp_6 (59)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:20
.reset:25  %tmp_6 = sext i8 %tmp_4 to i16

ST_4: tmp_7 (60)  [1/1] 2.46ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:20
.reset:26  %tmp_7 = mul i16 %tmp_6, %tmp_5

ST_4: b_0_load_1 (64)  [1/2] 1.57ns
.reset:30  %b_0_load_1 = load i8* %b_0_addr_1, align 1

ST_4: b_1_load_1 (65)  [1/2] 1.57ns
.reset:31  %b_1_load_1 = load i8* %b_1_addr_1, align 1

ST_4: b_2_load_1 (66)  [1/2] 1.57ns
.reset:32  %b_2_load_1 = load i8* %b_2_addr_1, align 1

ST_4: tmp_8 (67)  [1/1] 1.30ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:14
.reset:33  %tmp_8 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %b_0_load_1, i8 %b_1_load_1, i8 %b_2_load_1, i2 %j_mid2)

ST_4: tmp_5_2 (72)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:20
.reset:38  %tmp_5_2 = sext i8 %a_2_load to i16

ST_4: tmp_6_2 (77)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:20
.reset:43  %tmp_6_2 = sext i8 %tmp_9 to i16

ST_4: tmp_7_2 (78)  [1/1] 4.67ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:20
.reset:44  %tmp_7_2 = mul i16 %tmp_6_2, %tmp_5_2

ST_4: tmp1 (79)  [1/1] 3.33ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:20
.reset:45  %tmp1 = add i16 %tmp_7_2, %tmp_7


 <State 5>: 7.36ns
ST_5: StgValue_74 (35)  [1/1] 0.00ns
.reset:1  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @Row_Col_str)

ST_5: empty (36)  [1/1] 0.00ns
.reset:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

ST_5: tmp_mid2_cast (41)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:17
.reset:7  %tmp_mid2_cast = zext i2 %tmp_mid2_v to i5

ST_5: tmp (42)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:17
.reset:8  %tmp = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_mid2_v, i2 0)

ST_5: p_shl_cast (43)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:17
.reset:9  %p_shl_cast = zext i4 %tmp to i5

ST_5: tmp_1 (44)  [1/1] 1.20ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:17
.reset:10  %tmp_1 = sub i5 %p_shl_cast, %tmp_mid2_cast

ST_5: StgValue_80 (45)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:14
.reset:11  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str3) nounwind

ST_5: tmp_3 (46)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:14
.reset:12  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str3) nounwind

ST_5: StgValue_82 (47)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:15
.reset:13  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_5: tmp_2_cast (48)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:17
.reset:14  %tmp_2_cast = zext i2 %j_mid2 to i5

ST_5: tmp_s (49)  [1/1] 1.20ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:17
.reset:15  %tmp_s = add i5 %tmp_1, %tmp_2_cast

ST_5: tmp_10_cast (50)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:17
.reset:16  %tmp_10_cast = sext i5 %tmp_s to i64

ST_5: res_addr (51)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:17
.reset:17  %res_addr = getelementptr [9 x i16]* %res, i64 0, i64 %tmp_10_cast

ST_5: tmp_5_1 (63)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:20
.reset:29  %tmp_5_1 = sext i8 %a_1_load to i16

ST_5: tmp_6_1 (68)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:20
.reset:34  %tmp_6_1 = sext i8 %tmp_8 to i16

ST_5: tmp_7_1 (69)  [1/1] 2.46ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:20
.reset:35  %tmp_7_1 = mul i16 %tmp_6_1, %tmp_5_1

ST_5: tmp_8_2 (80)  [1/1] 3.33ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:20
.reset:46  %tmp_8_2 = add i16 %tmp_7_1, %tmp1

ST_5: StgValue_91 (81)  [1/1] 1.57ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:20
.reset:47  store i16 %tmp_8_2, i16* %res_addr, align 2

ST_5: empty_2 (82)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:22
.reset:48  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str3, i32 %tmp_3) nounwind

ST_5: StgValue_93 (84)  [1/1] 0.00ns
.reset:50  br label %1


 <State 6>: 0.00ns
ST_6: StgValue_94 (86)  [1/1] 0.00ns  loc: ../../../../../../home/drsatya/Desktop/lab1/mat_pipline_3.cpp:24
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ b_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ b_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7          (specbitsmap      ) [ 0000000]
StgValue_8          (specbitsmap      ) [ 0000000]
StgValue_9          (specbitsmap      ) [ 0000000]
StgValue_10         (specbitsmap      ) [ 0000000]
StgValue_11         (specbitsmap      ) [ 0000000]
StgValue_12         (specbitsmap      ) [ 0000000]
StgValue_13         (specbitsmap      ) [ 0000000]
StgValue_14         (spectopmodule    ) [ 0000000]
b_0_addr            (getelementptr    ) [ 0011110]
b_1_addr            (getelementptr    ) [ 0011110]
b_2_addr            (getelementptr    ) [ 0011110]
b_0_addr_1          (getelementptr    ) [ 0011110]
b_1_addr_1          (getelementptr    ) [ 0011110]
b_2_addr_1          (getelementptr    ) [ 0011110]
b_0_addr_2          (getelementptr    ) [ 0011110]
b_1_addr_2          (getelementptr    ) [ 0011110]
b_2_addr_2          (getelementptr    ) [ 0011110]
StgValue_24         (br               ) [ 0111110]
indvar_flatten      (phi              ) [ 0010000]
i                   (phi              ) [ 0010000]
j                   (phi              ) [ 0010000]
exitcond_flatten    (icmp             ) [ 0011110]
indvar_flatten_next (add              ) [ 0111110]
StgValue_30         (br               ) [ 0000000]
i_1                 (add              ) [ 0000000]
exitcond            (icmp             ) [ 0000000]
j_mid2              (select           ) [ 0011110]
tmp_mid2_v          (select           ) [ 0111110]
tmp_mid2            (zext             ) [ 0000000]
a_0_addr            (getelementptr    ) [ 0001000]
a_1_addr            (getelementptr    ) [ 0001000]
a_2_addr            (getelementptr    ) [ 0001000]
a_0_load            (load             ) [ 0010100]
b_0_load            (load             ) [ 0000000]
b_1_load            (load             ) [ 0000000]
b_2_load            (load             ) [ 0000000]
tmp_4               (mux              ) [ 0010100]
a_1_load            (load             ) [ 0011110]
a_2_load            (load             ) [ 0010100]
b_0_load_2          (load             ) [ 0000000]
b_1_load_2          (load             ) [ 0000000]
b_2_load_2          (load             ) [ 0000000]
tmp_9               (mux              ) [ 0010100]
j_1                 (add              ) [ 0111110]
tmp_5               (sext             ) [ 0000000]
tmp_6               (sext             ) [ 0000000]
tmp_7               (mul              ) [ 0000000]
b_0_load_1          (load             ) [ 0000000]
b_1_load_1          (load             ) [ 0000000]
b_2_load_1          (load             ) [ 0000000]
tmp_8               (mux              ) [ 0001010]
tmp_5_2             (sext             ) [ 0000000]
tmp_6_2             (sext             ) [ 0000000]
tmp_7_2             (mul              ) [ 0000000]
tmp1                (add              ) [ 0001010]
StgValue_74         (specloopname     ) [ 0000000]
empty               (speclooptripcount) [ 0000000]
tmp_mid2_cast       (zext             ) [ 0000000]
tmp                 (bitconcatenate   ) [ 0000000]
p_shl_cast          (zext             ) [ 0000000]
tmp_1               (sub              ) [ 0000000]
StgValue_80         (specloopname     ) [ 0000000]
tmp_3               (specregionbegin  ) [ 0000000]
StgValue_82         (specpipeline     ) [ 0000000]
tmp_2_cast          (zext             ) [ 0000000]
tmp_s               (add              ) [ 0000000]
tmp_10_cast         (sext             ) [ 0000000]
res_addr            (getelementptr    ) [ 0000000]
tmp_5_1             (sext             ) [ 0000000]
tmp_6_1             (sext             ) [ 0000000]
tmp_7_1             (mul              ) [ 0000000]
tmp_8_2             (add              ) [ 0000000]
StgValue_91         (store            ) [ 0000000]
empty_2             (specregionend    ) [ 0000000]
StgValue_93         (br               ) [ 0111110]
StgValue_94         (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixmul_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Col_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="b_0_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="1" slack="0"/>
<pin id="68" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_0_addr/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="b_1_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="1" slack="0"/>
<pin id="76" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="b_2_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="1" slack="0"/>
<pin id="84" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_2_addr/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="b_0_addr_1_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_0_addr_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="b_1_addr_1_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="1" slack="0"/>
<pin id="100" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="b_2_addr_1_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="1" slack="0"/>
<pin id="108" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_2_addr_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="b_0_addr_2_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="3" slack="0"/>
<pin id="116" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_0_addr_2/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="b_1_addr_2_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="3" slack="0"/>
<pin id="124" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr_2/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="b_2_addr_2_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="3" slack="0"/>
<pin id="132" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_2_addr_2/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="a_0_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="2" slack="0"/>
<pin id="140" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_0_addr/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="2" slack="0"/>
<pin id="145" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="146" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_0_load/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="2" slack="1"/>
<pin id="150" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="184" dir="0" index="3" bw="2" slack="1"/>
<pin id="185" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="151" dir="1" index="2" bw="8" slack="0"/>
<pin id="186" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_0_load/2 b_0_load_2/2 b_0_load_1/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="2" slack="1"/>
<pin id="154" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="187" dir="0" index="3" bw="2" slack="1"/>
<pin id="188" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="155" dir="1" index="2" bw="8" slack="0"/>
<pin id="189" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_1_load/2 b_1_load_2/2 b_1_load_1/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="2" slack="1"/>
<pin id="158" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="190" dir="0" index="3" bw="2" slack="1"/>
<pin id="191" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="159" dir="1" index="2" bw="8" slack="0"/>
<pin id="192" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_2_load/2 b_2_load_2/2 b_2_load_1/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="a_1_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="2" slack="0"/>
<pin id="164" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_1_addr/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="2" slack="0"/>
<pin id="169" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="170" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_1_load/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="a_2_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="2" slack="0"/>
<pin id="176" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_2_addr/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="2" slack="0"/>
<pin id="181" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="182" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_2_load/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="res_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="16" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="5" slack="0"/>
<pin id="197" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/5 "/>
</bind>
</comp>

<comp id="200" class="1004" name="StgValue_91_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_91/5 "/>
</bind>
</comp>

<comp id="205" class="1005" name="indvar_flatten_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="4" slack="1"/>
<pin id="207" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="indvar_flatten_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="4" slack="0"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="216" class="1005" name="i_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="2" slack="1"/>
<pin id="218" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="i_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="2" slack="0"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="227" class="1005" name="j_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="2" slack="1"/>
<pin id="229" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="j_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="2" slack="1"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="0" index="1" bw="8" slack="0"/>
<pin id="241" dir="0" index="2" bw="8" slack="0"/>
<pin id="242" dir="0" index="3" bw="8" slack="0"/>
<pin id="243" dir="0" index="4" bw="2" slack="1"/>
<pin id="244" dir="1" index="5" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/3 tmp_8/4 "/>
</bind>
</comp>

<comp id="249" class="1005" name="reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="1"/>
<pin id="251" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 tmp_8 "/>
</bind>
</comp>

<comp id="253" class="1004" name="exitcond_flatten_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="0"/>
<pin id="255" dir="0" index="1" bw="4" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="indvar_flatten_next_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="i_1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="2" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="exitcond_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="2" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="j_mid2_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="2" slack="0"/>
<pin id="281" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_mid2_v_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="2" slack="0"/>
<pin id="288" dir="0" index="2" bw="2" slack="0"/>
<pin id="289" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2_v/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_mid2_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="2" slack="0"/>
<pin id="295" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_mid2/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_9_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="0" index="1" bw="8" slack="0"/>
<pin id="303" dir="0" index="2" bw="8" slack="0"/>
<pin id="304" dir="0" index="3" bw="8" slack="0"/>
<pin id="305" dir="0" index="4" bw="2" slack="1"/>
<pin id="306" dir="1" index="5" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="j_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="2" slack="1"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_5_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="1"/>
<pin id="318" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_6_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="1"/>
<pin id="321" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_5_2_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="1"/>
<pin id="325" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5_2/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_6_2_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="1"/>
<pin id="328" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6_2/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_7_2_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="0" index="1" bw="8" slack="0"/>
<pin id="332" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_7_2/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_mid2_cast_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="2" slack="3"/>
<pin id="337" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_mid2_cast/5 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="4" slack="0"/>
<pin id="340" dir="0" index="1" bw="2" slack="3"/>
<pin id="341" dir="0" index="2" bw="1" slack="0"/>
<pin id="342" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="p_shl_cast_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="4" slack="0"/>
<pin id="347" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/5 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="0"/>
<pin id="351" dir="0" index="1" bw="2" slack="0"/>
<pin id="352" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_2_cast_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="2" slack="3"/>
<pin id="357" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_s_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="5" slack="0"/>
<pin id="360" dir="0" index="1" bw="2" slack="0"/>
<pin id="361" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_10_cast_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="5" slack="0"/>
<pin id="366" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10_cast/5 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_5_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="2"/>
<pin id="371" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5_1/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_6_1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="1"/>
<pin id="374" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6_1/5 "/>
</bind>
</comp>

<comp id="376" class="1007" name="grp_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="0"/>
<pin id="378" dir="0" index="1" bw="8" slack="0"/>
<pin id="379" dir="0" index="2" bw="16" slack="0"/>
<pin id="380" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_7/4 tmp1/4 "/>
</bind>
</comp>

<comp id="384" class="1007" name="grp_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="0"/>
<pin id="386" dir="0" index="1" bw="8" slack="0"/>
<pin id="387" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="388" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_7_1/5 tmp_8_2/5 "/>
</bind>
</comp>

<comp id="392" class="1005" name="b_0_addr_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="2" slack="1"/>
<pin id="394" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_0_addr "/>
</bind>
</comp>

<comp id="397" class="1005" name="b_1_addr_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="2" slack="1"/>
<pin id="399" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_1_addr "/>
</bind>
</comp>

<comp id="402" class="1005" name="b_2_addr_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="2" slack="1"/>
<pin id="404" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_2_addr "/>
</bind>
</comp>

<comp id="407" class="1005" name="b_0_addr_1_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="2" slack="2"/>
<pin id="409" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="b_0_addr_1 "/>
</bind>
</comp>

<comp id="412" class="1005" name="b_1_addr_1_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="2" slack="2"/>
<pin id="414" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="b_1_addr_1 "/>
</bind>
</comp>

<comp id="417" class="1005" name="b_2_addr_1_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="2" slack="2"/>
<pin id="419" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="b_2_addr_1 "/>
</bind>
</comp>

<comp id="422" class="1005" name="b_0_addr_2_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="2" slack="1"/>
<pin id="424" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_0_addr_2 "/>
</bind>
</comp>

<comp id="427" class="1005" name="b_1_addr_2_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="2" slack="1"/>
<pin id="429" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_1_addr_2 "/>
</bind>
</comp>

<comp id="432" class="1005" name="b_2_addr_2_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="2" slack="1"/>
<pin id="434" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_2_addr_2 "/>
</bind>
</comp>

<comp id="437" class="1005" name="exitcond_flatten_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="1"/>
<pin id="439" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="441" class="1005" name="indvar_flatten_next_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="4" slack="0"/>
<pin id="443" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="446" class="1005" name="j_mid2_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="2" slack="1"/>
<pin id="448" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="454" class="1005" name="tmp_mid2_v_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="2" slack="0"/>
<pin id="456" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="tmp_mid2_v "/>
</bind>
</comp>

<comp id="461" class="1005" name="a_0_addr_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="2" slack="1"/>
<pin id="463" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_0_addr "/>
</bind>
</comp>

<comp id="466" class="1005" name="a_1_addr_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="2" slack="1"/>
<pin id="468" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_1_addr "/>
</bind>
</comp>

<comp id="471" class="1005" name="a_2_addr_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="2" slack="1"/>
<pin id="473" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_2_addr "/>
</bind>
</comp>

<comp id="476" class="1005" name="a_0_load_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8" slack="1"/>
<pin id="478" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_0_load "/>
</bind>
</comp>

<comp id="481" class="1005" name="a_1_load_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="8" slack="2"/>
<pin id="483" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="a_1_load "/>
</bind>
</comp>

<comp id="486" class="1005" name="a_2_load_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="8" slack="1"/>
<pin id="488" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_2_load "/>
</bind>
</comp>

<comp id="491" class="1005" name="tmp_9_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="8" slack="1"/>
<pin id="493" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="496" class="1005" name="j_1_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="2" slack="1"/>
<pin id="498" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="501" class="1005" name="tmp1_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="16" slack="1"/>
<pin id="503" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="20" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="71"><net_src comp="20" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="20" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="20" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="20" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="20" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="22" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="20" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="24" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="20" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="24" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="20" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="20" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="136" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="165"><net_src comp="2" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="20" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="160" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="20" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="172" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="198"><net_src comp="12" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="20" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="204"><net_src comp="193" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="26" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="28" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="28" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="245"><net_src comp="38" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="148" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="247"><net_src comp="152" pin="2"/><net_sink comp="238" pin=2"/></net>

<net id="248"><net_src comp="156" pin="2"/><net_sink comp="238" pin=3"/></net>

<net id="252"><net_src comp="238" pin="5"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="209" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="30" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="209" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="32" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="220" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="34" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="231" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="36" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="282"><net_src comp="271" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="28" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="231" pin="4"/><net_sink comp="277" pin=2"/></net>

<net id="290"><net_src comp="271" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="265" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="220" pin="4"/><net_sink comp="285" pin=2"/></net>

<net id="296"><net_src comp="285" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="299"><net_src comp="293" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="307"><net_src comp="38" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="148" pin="5"/><net_sink comp="300" pin=1"/></net>

<net id="309"><net_src comp="152" pin="5"/><net_sink comp="300" pin=2"/></net>

<net id="310"><net_src comp="156" pin="5"/><net_sink comp="300" pin=3"/></net>

<net id="315"><net_src comp="34" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="322"><net_src comp="249" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="333"><net_src comp="326" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="323" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="343"><net_src comp="48" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="28" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="348"><net_src comp="338" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="345" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="335" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="362"><net_src comp="349" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="355" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="367"><net_src comp="358" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="375"><net_src comp="249" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="381"><net_src comp="319" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="316" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="329" pin="2"/><net_sink comp="376" pin=2"/></net>

<net id="389"><net_src comp="372" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="369" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="384" pin="3"/><net_sink comp="200" pin=1"/></net>

<net id="395"><net_src comp="64" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="400"><net_src comp="72" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="405"><net_src comp="80" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="410"><net_src comp="88" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="415"><net_src comp="96" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="420"><net_src comp="104" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="425"><net_src comp="112" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="148" pin=3"/></net>

<net id="430"><net_src comp="120" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="152" pin=3"/></net>

<net id="435"><net_src comp="128" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="156" pin=3"/></net>

<net id="440"><net_src comp="253" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="259" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="449"><net_src comp="277" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="238" pin=4"/></net>

<net id="451"><net_src comp="446" pin="1"/><net_sink comp="300" pin=4"/></net>

<net id="452"><net_src comp="446" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="453"><net_src comp="446" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="457"><net_src comp="285" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="459"><net_src comp="454" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="460"><net_src comp="454" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="464"><net_src comp="136" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="469"><net_src comp="160" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="474"><net_src comp="172" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="479"><net_src comp="143" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="484"><net_src comp="167" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="489"><net_src comp="179" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="494"><net_src comp="300" pin="5"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="499"><net_src comp="311" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="504"><net_src comp="376" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="384" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {5 }
 - Input state : 
	Port: matrixmul : a_0 | {2 3 }
	Port: matrixmul : a_1 | {2 3 }
	Port: matrixmul : a_2 | {2 3 }
	Port: matrixmul : b_0 | {2 3 4 }
	Port: matrixmul : b_1 | {2 3 4 }
	Port: matrixmul : b_2 | {2 3 4 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_30 : 2
		i_1 : 1
		exitcond : 1
		j_mid2 : 2
		tmp_mid2_v : 2
		tmp_mid2 : 3
		a_0_addr : 4
		a_0_load : 5
		a_1_addr : 4
		a_1_load : 5
		a_2_addr : 4
		a_2_load : 5
	State 3
		tmp_4 : 1
		tmp_9 : 1
	State 4
		tmp_7 : 1
		tmp_8 : 1
		tmp_7_2 : 1
		tmp1 : 2
	State 5
		p_shl_cast : 1
		tmp_1 : 2
		tmp_s : 3
		tmp_10_cast : 4
		res_addr : 5
		tmp_7_1 : 1
		tmp_8_2 : 2
		StgValue_91 : 6
		empty_2 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|    mux   |         grp_fu_238         |    0    |    69   |    15   |
|          |        tmp_9_fu_300        |    0    |    69   |    15   |
|----------|----------------------------|---------|---------|---------|
|          | indvar_flatten_next_fu_259 |    0    |    17   |    9    |
|    add   |         i_1_fu_265         |    0    |    11   |    8    |
|          |         j_1_fu_311         |    0    |    11   |    8    |
|          |        tmp_s_fu_358        |    0    |    0    |    8    |
|----------|----------------------------|---------|---------|---------|
|    mul   |       tmp_7_2_fu_329       |    0    |    0    |    62   |
|----------|----------------------------|---------|---------|---------|
|    sub   |        tmp_1_fu_349        |    0    |    0    |    8    |
|----------|----------------------------|---------|---------|---------|
|  select  |        j_mid2_fu_277       |    0    |    0    |    2    |
|          |      tmp_mid2_v_fu_285     |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|   icmp   |   exitcond_flatten_fu_253  |    0    |    0    |    2    |
|          |       exitcond_fu_271      |    0    |    0    |    1    |
|----------|----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_376         |    1    |    0    |    0    |
|          |         grp_fu_384         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       tmp_mid2_fu_293      |    0    |    0    |    0    |
|   zext   |    tmp_mid2_cast_fu_335    |    0    |    0    |    0    |
|          |      p_shl_cast_fu_345     |    0    |    0    |    0    |
|          |      tmp_2_cast_fu_355     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_5_fu_316        |    0    |    0    |    0    |
|          |        tmp_6_fu_319        |    0    |    0    |    0    |
|          |       tmp_5_2_fu_323       |    0    |    0    |    0    |
|   sext   |       tmp_6_2_fu_326       |    0    |    0    |    0    |
|          |     tmp_10_cast_fu_364     |    0    |    0    |    0    |
|          |       tmp_5_1_fu_369       |    0    |    0    |    0    |
|          |       tmp_6_1_fu_372       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|         tmp_fu_338         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    2    |   177   |   140   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      a_0_addr_reg_461     |    2   |
|      a_0_load_reg_476     |    8   |
|      a_1_addr_reg_466     |    2   |
|      a_1_load_reg_481     |    8   |
|      a_2_addr_reg_471     |    2   |
|      a_2_load_reg_486     |    8   |
|     b_0_addr_1_reg_407    |    2   |
|     b_0_addr_2_reg_422    |    2   |
|      b_0_addr_reg_392     |    2   |
|     b_1_addr_1_reg_412    |    2   |
|     b_1_addr_2_reg_427    |    2   |
|      b_1_addr_reg_397     |    2   |
|     b_2_addr_1_reg_417    |    2   |
|     b_2_addr_2_reg_432    |    2   |
|      b_2_addr_reg_402     |    2   |
|  exitcond_flatten_reg_437 |    1   |
|         i_reg_216         |    2   |
|indvar_flatten_next_reg_441|    4   |
|   indvar_flatten_reg_205  |    4   |
|        j_1_reg_496        |    2   |
|       j_mid2_reg_446      |    2   |
|         j_reg_227         |    2   |
|          reg_249          |    8   |
|        tmp1_reg_501       |   16   |
|       tmp_9_reg_491       |    8   |
|     tmp_mid2_v_reg_454    |    2   |
+---------------------------+--------+
|           Total           |   99   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_143 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_148 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_152 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_156 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_167 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_179 |  p0  |   2  |   2  |    4   ||    9    |
|     grp_fu_384    |  p1  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   40   ||  8.211  ||    63   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   177  |   140  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   63   |
|  Register |    -   |    -   |   99   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    8   |   276  |   203  |
+-----------+--------+--------+--------+--------+
