<HTML>
<HEAD><TITLE>Project Summary</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Mrp"></A>         Lattice Mapping Report File for Design Module 'FinalProject'


<A name="mrp_di"></A><B><U><big>Design Information</big></U></B>

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Commercial
     ECE272Final_ECE272Final.ngd -o ECE272Final_ECE272Final_map.ncd -pr
     ECE272Final_ECE272Final.prf -mp ECE272Final_ECE272Final.mrp
     Z:/Windows.Documents/Desktop/ECE272Final/ECE272Final.lpf -c 0
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 2.2.0.101
Mapped on:  05/28/14  13:18:26


<A name="mrp_ds"></A><B><U><big>Design Summary</big></U></B>
   Number of registers:    9
      PFU registers:    9
      PIO registers:    0
   Number of SLICEs:             9 out of  3432 (0%)
      SLICEs(logic/ROM):         9 out of   858 (1%)
      SLICEs(logic/ROM/RAM):     0 out of  2574 (0%)
          As RAM:            0 out of  2574 (0%)
          As Logic/ROM:      0 out of  2574 (0%)
   Number of logic LUT4s:       8
   Number of distributed RAM:   0 (0 LUT4s)
   Number of ripple logic:      5 (10 LUT4s)
   Number of shift registers:   0
   Total number of LUT4s:      18
   Number of PIO sites used: 20 + 4(JTAG) out of 115 (21%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net osc: 6 loads, 6 rising, 0 falling (Driver: osc_int )
   Number of Clock Enables:  0
   Number of LSRs:  1

     Net ADC/n14: 5 loads, 5 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net ADC/n14: 5 loads
     Net ADC/count_2: 3 loads
     Net ADC/count_3: 3 loads
     Net ADC/count_4: 3 loads
     Net ADC/count_6: 3 loads
     Net ADC/count_7: 3 loads
     Net ADC/count_0: 2 loads
     Net ADC/count_1: 2 loads
     Net ADC/count_5: 2 loads
     Net ADC/n133: 2 loads




   Number of warnings:  0
   Number of errors:    0




<A name="mrp_dwe"></A><B><U><big>Design Errors/Warnings</big></U></B>

   No errors or warnings present.



<A name="mrp_ioa"></A><B><U><big>IO (PIO) Attributes</big></U></B>

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| RD_n                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CS_n                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| WR_n                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| led_7               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| led_6               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| led_5               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| led_4               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| led_3               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| led_2               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| led_1               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| led_0               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| reset_n             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

| in_7                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| in_6                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| in_5                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| in_4                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| in_3                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| in_2                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| in_1                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| in_0                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+



<A name="mrp_rm"></A><B><U><big>Removed logic</big></U></B>

Block i125 undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.
Signal ADC/dff_15_11_add_4_1/S0 undriven or does not drive anything - clipped.
Signal ADC/dff_15_11_add_4_1/CI undriven or does not drive anything - clipped.
Signal ADC/dff_15_11_add_4_9/S1 undriven or does not drive anything - clipped.
Signal ADC/dff_15_11_add_4_9/CO undriven or does not drive anything - clipped.



<A name="mrp_mem"></A><B><U><big>Memory Usage</big></U></B>


OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                osc_int
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     osc
  OSC Nominal Frequency (MHz):                      2.08



<A name="mrp_asic"></A><B><U><big>ASIC Components</big></U></B>
---------------

Instance Name: osc_int
         Type: OSCH



<A name="mrp_gsr"></A><B><U><big>GSR Usage</big></U></B>
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is 'reset_n_c'.

GSR Property:
   The design components with GSR property set to ENABLED will respond to global

        set reset while the components with GSR property set to DISABLED will
        not.

Components with synchronous local reset also reset by asynchronous GSR
----------------------------------------------------------------------

These components have the GSR property set to ENABLED and the local reset is
     synchronous. The components will respond to the synchronous local reset and
     to the unrelated asynchronous reset signal 'reset_n_c' via the GSR
     component.

Type and number of components of the type:
   Register = 8

Type and instance name of component:
   Register : ADC/dff_15_11__i7
   Register : ADC/dff_15_11__i6
   Register : ADC/dff_15_11__i5
   Register : ADC/dff_15_11__i4
   Register : ADC/dff_15_11__i3
   Register : ADC/dff_15_11__i2
   Register : ADC/dff_15_11__i1
   Register : ADC/dff_15_11__i0



<A name="mrp_runtime"></A><B><U><big>Run Time and Memory Usage</big></U></B>
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 59 MB

































Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2013 Lattice Semiconductor
     Corporation,  All rights reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
