verilog work "full_adder.v"
verilog work "six_bit_adder.v"
