<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>tvm: include/tvm/tir/stmt.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">tvm
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_b4c7d8e826c599ba55146c099a14beb5.html">tvm</a></li><li class="navelem"><a class="el" href="dir_72c2f11201cd7636dc7624de0754daa5.html">tir</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">stmt.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>TIR statements.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;<a class="el" href="tir_2expr_8h_source.html">tvm/tir/expr.h</a>&gt;</code><br />
<code>#include &lt;string&gt;</code><br />
<code>#include &lt;type_traits&gt;</code><br />
<code>#include &lt;utility&gt;</code><br />
<code>#include &lt;vector&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for stmt.h:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="stmt_8h__incl.svg" width="4655" height="1291"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="stmt_8h__dep__incl.svg" width="3166" height="991"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="stmt_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1tir_1_1StmtNode.html">tvm::tir::StmtNode</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base node of all statements.  <a href="classtvm_1_1tir_1_1StmtNode.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1tir_1_1Stmt.html">tvm::tir::Stmt</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Container of all statements.  <a href="classtvm_1_1tir_1_1Stmt.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1tir_1_1LetStmtNode.html">tvm::tir::LetStmtNode</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classtvm_1_1tir_1_1Let.html" title="Managed reference to LetNode. ">Let</a> binding, bind var to value, then run body.  <a href="classtvm_1_1tir_1_1LetStmtNode.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1tir_1_1LetStmt.html">tvm::tir::LetStmt</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Managed reference to <a class="el" href="classtvm_1_1tir_1_1LetStmtNode.html" title="Let binding, bind var to value, then run body. ">LetStmtNode</a>.  <a href="classtvm_1_1tir_1_1LetStmt.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1tir_1_1AttrStmtNode.html">tvm::tir::AttrStmtNode</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define certain auxiliary attribute for the body to be a symbolic value. This provide auxiliary information for IR passes that transforms body.  <a href="classtvm_1_1tir_1_1AttrStmtNode.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1tir_1_1AttrStmt.html">tvm::tir::AttrStmt</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Managed reference to <a class="el" href="classtvm_1_1tir_1_1AttrStmtNode.html" title="Define certain auxiliary attribute for the body to be a symbolic value. This provide auxiliary inform...">AttrStmtNode</a>.  <a href="classtvm_1_1tir_1_1AttrStmt.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1tir_1_1AssertStmtNode.html">tvm::tir::AssertStmtNode</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assert condition, if an error occurs, return the error message.  <a href="classtvm_1_1tir_1_1AssertStmtNode.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1tir_1_1AssertStmt.html">tvm::tir::AssertStmt</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Managed reference to <a class="el" href="classtvm_1_1tir_1_1AssertStmtNode.html" title="Assert condition, if an error occurs, return the error message. ">AssertStmtNode</a>.  <a href="classtvm_1_1tir_1_1AssertStmt.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1tir_1_1StoreNode.html">tvm::tir::StoreNode</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classtvm_1_1tir_1_1Store.html" title="Managed reference to StoreNode. ">Store</a> value to the buffer.  <a href="classtvm_1_1tir_1_1StoreNode.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1tir_1_1Store.html">tvm::tir::Store</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Managed reference to <a class="el" href="classtvm_1_1tir_1_1StoreNode.html" title="Store value to the buffer. ">StoreNode</a>.  <a href="classtvm_1_1tir_1_1Store.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1tir_1_1BufferStoreNode.html">tvm::tir::BufferStoreNode</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classtvm_1_1tir_1_1Store.html" title="Managed reference to StoreNode. ">Store</a> value to the high dimension buffer.  <a href="classtvm_1_1tir_1_1BufferStoreNode.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1tir_1_1BufferStore.html">tvm::tir::BufferStore</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Managed reference to <a class="el" href="classtvm_1_1tir_1_1BufferStoreNode.html" title="Store value to the high dimension buffer. ">BufferStoreNode</a>.  <a href="classtvm_1_1tir_1_1BufferStore.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1tir_1_1BufferRealizeNode.html">tvm::tir::BufferRealizeNode</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Annotate the region where the buffer need to be read and write in the body. We only need to allocate the space for the corresponding region.  <a href="classtvm_1_1tir_1_1BufferRealizeNode.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1tir_1_1BufferRealize.html">tvm::tir::BufferRealize</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Managed reference to <a class="el" href="classtvm_1_1tir_1_1BufferRealizeNode.html" title="Annotate the region where the buffer need to be read and write in the body. We only need to allocate ...">BufferRealizeNode</a>.  <a href="classtvm_1_1tir_1_1BufferRealize.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1tir_1_1ProducerStoreNode.html">tvm::tir::ProducerStoreNode</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classtvm_1_1tir_1_1Store.html" title="Managed reference to StoreNode. ">Store</a> value into mult-dimensional array that will be read by the consumer of the producer.  <a href="classtvm_1_1tir_1_1ProducerStoreNode.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1tir_1_1ProducerStore.html">tvm::tir::ProducerStore</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Managed reference to <a class="el" href="classtvm_1_1tir_1_1ProducerStoreNode.html" title="Store value into mult-dimensional array that will be read by the consumer of the producer. ">ProducerStoreNode</a>.  <a href="classtvm_1_1tir_1_1ProducerStore.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1tir_1_1ProducerRealizeNode.html">tvm::tir::ProducerRealizeNode</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Annotate the bounds where the data produced by the producer need to be written and read in body. We will need to allocate space for the corresponding regions.  <a href="classtvm_1_1tir_1_1ProducerRealizeNode.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1tir_1_1ProducerRealize.html">tvm::tir::ProducerRealize</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Managed reference to <a class="el" href="classtvm_1_1tir_1_1ProducerRealizeNode.html" title="Annotate the bounds where the data produced by the producer need to be written and read in body...">ProducerRealizeNode</a>.  <a href="classtvm_1_1tir_1_1ProducerRealize.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1tir_1_1AllocateNode.html">tvm::tir::AllocateNode</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classtvm_1_1tir_1_1Allocate.html" title="Managed reference to AllocateNode. ">Allocate</a> a buffer that can be used in body.  <a href="classtvm_1_1tir_1_1AllocateNode.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1tir_1_1Allocate.html">tvm::tir::Allocate</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Managed reference to <a class="el" href="classtvm_1_1tir_1_1AllocateNode.html" title="Allocate a buffer that can be used in body. ">AllocateNode</a>.  <a href="classtvm_1_1tir_1_1Allocate.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1tir_1_1AllocateConstNode.html">tvm::tir::AllocateConstNode</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classtvm_1_1tir_1_1Allocate.html" title="Managed reference to AllocateNode. ">Allocate</a> a buffer that can be used in body.  <a href="classtvm_1_1tir_1_1AllocateConstNode.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1tir_1_1AllocateConst.html">tvm::tir::AllocateConst</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Managed reference to <a class="el" href="classtvm_1_1tir_1_1AllocateConstNode.html" title="Allocate a buffer that can be used in body. ">AllocateConstNode</a>.  <a href="classtvm_1_1tir_1_1AllocateConst.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1tir_1_1DeclBufferNode.html">tvm::tir::DeclBufferNode</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Declare a buffer that can be used in the body.  <a href="classtvm_1_1tir_1_1DeclBufferNode.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1tir_1_1DeclBuffer.html">tvm::tir::DeclBuffer</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Managed reference to <a class="el" href="classtvm_1_1tir_1_1DeclBufferNode.html" title="Declare a buffer that can be used in the body. ">DeclBufferNode</a>.  <a href="classtvm_1_1tir_1_1DeclBuffer.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1tir_1_1SeqStmtNode.html">tvm::tir::SeqStmtNode</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The container of seq statement. Represent a sequence of statements.  <a href="classtvm_1_1tir_1_1SeqStmtNode.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1tir_1_1SeqStmt.html">tvm::tir::SeqStmt</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sequence statement.  <a href="classtvm_1_1tir_1_1SeqStmt.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1tir_1_1SeqStmt_1_1Flattener.html">tvm::tir::SeqStmt::Flattener</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper class to flatten sequence of arguments into Array.  <a href="classtvm_1_1tir_1_1SeqStmt_1_1Flattener.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1tir_1_1IfThenElseNode.html">tvm::tir::IfThenElseNode</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classtvm_1_1tir_1_1IfThenElse.html" title="Managed reference to IfThenElseNode. ">IfThenElse</a> statment.  <a href="classtvm_1_1tir_1_1IfThenElseNode.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1tir_1_1IfThenElse.html">tvm::tir::IfThenElse</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Managed reference to <a class="el" href="classtvm_1_1tir_1_1IfThenElseNode.html" title="IfThenElse statment. ">IfThenElseNode</a>.  <a href="classtvm_1_1tir_1_1IfThenElse.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1tir_1_1EvaluateNode.html">tvm::tir::EvaluateNode</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Evaluates an expression. This is mostly used for putting a <a class="el" href="classtvm_1_1tir_1_1Call.html" title="Managed reference to CallNode. ">Call</a> node into <a class="el" href="classtvm_1_1tir_1_1Stmt.html" title="Container of all statements. ">Stmt</a>.  <a href="classtvm_1_1tir_1_1EvaluateNode.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1tir_1_1Evaluate.html">tvm::tir::Evaluate</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Managed reference to <a class="el" href="classtvm_1_1tir_1_1EvaluateNode.html" title="Evaluates an expression. This is mostly used for putting a Call node into Stmt. ">EvaluateNode</a>.  <a href="classtvm_1_1tir_1_1Evaluate.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1tir_1_1ForNode.html">tvm::tir::ForNode</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">A for loop, with poissible type annotations.  <a href="classtvm_1_1tir_1_1ForNode.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1tir_1_1For.html">tvm::tir::For</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Managed reference to <a class="el" href="classtvm_1_1tir_1_1ForNode.html" title="A for loop, with poissible type annotations. ">ForNode</a>.  <a href="classtvm_1_1tir_1_1For.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1tir_1_1WhileNode.html">tvm::tir::WhileNode</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">A <a class="el" href="classtvm_1_1tir_1_1While.html" title="Managed reference to WhileNode. ">While</a> loop.  <a href="classtvm_1_1tir_1_1WhileNode.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1tir_1_1While.html">tvm::tir::While</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Managed reference to <a class="el" href="classtvm_1_1tir_1_1WhileNode.html" title="A While loop. ">WhileNode</a>.  <a href="classtvm_1_1tir_1_1While.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1tir_1_1PrefetchNode.html">tvm::tir::PrefetchNode</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">A prefetch hint for a buffer.  <a href="classtvm_1_1tir_1_1PrefetchNode.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1tir_1_1Prefetch.html">tvm::tir::Prefetch</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Managed reference to <a class="el" href="classtvm_1_1tir_1_1PrefetchNode.html" title="A prefetch hint for a buffer. ">PrefetchNode</a>.  <a href="classtvm_1_1tir_1_1Prefetch.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1tir_1_1BufferRegionNode.html">tvm::tir::BufferRegionNode</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Representing the region of multi-dimensional buffer access.  <a href="classtvm_1_1tir_1_1BufferRegionNode.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1tir_1_1BufferRegion.html">tvm::tir::BufferRegion</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Managed reference to <a class="el" href="classtvm_1_1tir_1_1BufferRegionNode.html" title="Representing the region of multi-dimensional buffer access. ">BufferRegionNode</a>.  <a href="classtvm_1_1tir_1_1BufferRegion.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1tir_1_1MatchBufferRegionNode.html">tvm::tir::MatchBufferRegionNode</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Match introduces a constraint that the source buffer region can be remapped to the data layout specified by the buffer field. The constraint can be checked in later part of lowering (or optionally during runtime).  <a href="classtvm_1_1tir_1_1MatchBufferRegionNode.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1tir_1_1MatchBufferRegion.html">tvm::tir::MatchBufferRegion</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Managed reference to <a class="el" href="classtvm_1_1tir_1_1MatchBufferRegionNode.html" title="Match introduces a constraint that the source buffer region can be remapped to the data layout specif...">MatchBufferRegionNode</a>.  <a href="classtvm_1_1tir_1_1MatchBufferRegion.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1tir_1_1BlockNode.html">tvm::tir::BlockNode</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">A block is a basic schedule unit in TIR.  <a href="classtvm_1_1tir_1_1BlockNode.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1tir_1_1Block.html">tvm::tir::Block</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Managed reference to <a class="el" href="classtvm_1_1tir_1_1BlockNode.html" title="A block is a basic schedule unit in TIR. ">BlockNode</a>.  <a href="classtvm_1_1tir_1_1Block.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1tir_1_1BlockRealizeNode.html">tvm::tir::BlockRealizeNode</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">A block realization node represents execution of the block at the binding values.  <a href="classtvm_1_1tir_1_1BlockRealizeNode.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1tir_1_1BlockRealize.html">tvm::tir::BlockRealize</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Managed reference to <a class="el" href="classtvm_1_1tir_1_1BlockRealizeNode.html" title="A block realization node represents execution of the block at the binding values. ...">BlockRealizeNode</a>.  <a href="classtvm_1_1tir_1_1BlockRealize.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacetvm"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm.html">tvm</a></td></tr>
<tr class="memdesc:namespacetvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">runtime implementation for LibTorch/TorchScript. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacetvm_1_1tir"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html">tvm::tir</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacetvm_1_1tir_1_1attr"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html">tvm::tir::attr</a></td></tr>
<tr class="memdesc:namespacetvm_1_1tir_1_1attr"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classtvm_1_1tir_1_1PrimFunc.html" title="Managed reference to PrimFuncNode. ">PrimFunc</a> specific attribute names. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a9f59694e9c3912cc5e80654ddbc1e40a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#a9f59694e9c3912cc5e80654ddbc1e40a">tvm::tir::ForKind</a> : int { <br />
&#160;&#160;<a class="el" href="namespacetvm_1_1tir.html#a9f59694e9c3912cc5e80654ddbc1e40aaf54983ae8eb79e77ee6be2f8384e1cb1">tvm::tir::ForKind::kSerial</a> = 0, 
<a class="el" href="namespacetvm_1_1tir.html#a9f59694e9c3912cc5e80654ddbc1e40aa6fb3551e3657204372d76d2d9b83a3b9">tvm::tir::ForKind::kParallel</a> = 1, 
<a class="el" href="namespacetvm_1_1tir.html#add7d0a6b1dd91f0c3c5dd2f4cf64358ead3e330e7fdb5593e51d3fad3845e0be6">tvm::tir::kVectorized</a> = 2, 
<a class="el" href="namespacetvm_1_1tir.html#add7d0a6b1dd91f0c3c5dd2f4cf64358ea1bc8dc9347e62b074ae6ba7c20bcee16">tvm::tir::kUnrolled</a> = 3, 
<br />
&#160;&#160;<a class="el" href="namespacetvm_1_1tir.html#a9f59694e9c3912cc5e80654ddbc1e40aa037de60b0cc37e063125a29b487104b7">tvm::tir::ForKind::kThreadBinding</a> = 4
<br />
 }<tr class="memdesc:a9f59694e9c3912cc5e80654ddbc1e40a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The kind of the loop.  <a href="namespacetvm_1_1tir.html#a9f59694e9c3912cc5e80654ddbc1e40a">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:a9f59694e9c3912cc5e80654ddbc1e40a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a385e883a7cecc309d063786e5fdf2c4b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#a385e883a7cecc309d063786e5fdf2c4b">tvm::tir::attr::IsPragmaKey</a> (const std::string &amp;attr_key)</td></tr>
<tr class="memdesc:a385e883a7cecc309d063786e5fdf2c4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if attr_key is a pragma key extension.  <a href="namespacetvm_1_1tir_1_1attr.html#a385e883a7cecc309d063786e5fdf2c4b">More...</a><br /></td></tr>
<tr class="separator:a385e883a7cecc309d063786e5fdf2c4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf355a4fdeb063b1adb4946cad5fca68"><td class="memItemLeft" align="right" valign="top">PrimExpr&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#abf355a4fdeb063b1adb4946cad5fca68">tvm::tir::TypeAnnotation</a> (DataType dtype, Span span=Span())</td></tr>
<tr class="memdesc:abf355a4fdeb063b1adb4946cad5fca68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a type annotation expression.  <a href="namespacetvm_1_1tir.html#abf355a4fdeb063b1adb4946cad5fca68">More...</a><br /></td></tr>
<tr class="separator:abf355a4fdeb063b1adb4946cad5fca68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba58d59be99ed4026f32b0c10f690929"><td class="memItemLeft" align="right" valign="top">std::ostream &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#aba58d59be99ed4026f32b0c10f690929">tvm::tir::operator&lt;&lt;</a> (std::ostream &amp;os, ForKind kind)</td></tr>
<tr class="separator:aba58d59be99ed4026f32b0c10f690929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03c36414c1be2960099e023ffba09f6e"><td class="memItemLeft" align="right" valign="top">const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir.html#a03c36414c1be2960099e023ffba09f6e">tvm::tir::ForKind2String</a> (ForKind t)</td></tr>
<tr class="separator:a03c36414c1be2960099e023ffba09f6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a399eed804ecc482a607f0f65f07b78dd"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#a399eed804ecc482a607f0f65f07b78dd">tvm::tir::attr::thread_extent</a> = &quot;thread_extent&quot;</td></tr>
<tr class="memdesc:a399eed804ecc482a607f0f65f07b78dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mark launching extent of thread, used by device API.  <a href="namespacetvm_1_1tir_1_1attr.html#a399eed804ecc482a607f0f65f07b78dd">More...</a><br /></td></tr>
<tr class="separator:a399eed804ecc482a607f0f65f07b78dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a464533c1560ace5e0b5071ba6902482e"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#a464533c1560ace5e0b5071ba6902482e">tvm::tir::attr::virtual_thread</a> = &quot;virtual_thread&quot;</td></tr>
<tr class="memdesc:a464533c1560ace5e0b5071ba6902482e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mark launching of a virtual thread.  <a href="namespacetvm_1_1tir_1_1attr.html#a464533c1560ace5e0b5071ba6902482e">More...</a><br /></td></tr>
<tr class="separator:a464533c1560ace5e0b5071ba6902482e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac62a341bfebe5448f290aa54b0f84cac"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#ac62a341bfebe5448f290aa54b0f84cac">tvm::tir::attr::coproc_scope</a> = &quot;coproc_scope&quot;</td></tr>
<tr class="memdesc:ac62a341bfebe5448f290aa54b0f84cac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mark region is processed by a co-proccesor.  <a href="namespacetvm_1_1tir_1_1attr.html#ac62a341bfebe5448f290aa54b0f84cac">More...</a><br /></td></tr>
<tr class="separator:ac62a341bfebe5448f290aa54b0f84cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1d3379e8d6486e79853e254ea9a724e"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#ae1d3379e8d6486e79853e254ea9a724e">tvm::tir::attr::coproc_uop_scope</a> = &quot;coproc_uop_scope&quot;</td></tr>
<tr class="memdesc:ae1d3379e8d6486e79853e254ea9a724e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mark region creates coprocessor micro ops, can be reused if corresponding variable is independent.  <a href="namespacetvm_1_1tir_1_1attr.html#ae1d3379e8d6486e79853e254ea9a724e">More...</a><br /></td></tr>
<tr class="separator:ae1d3379e8d6486e79853e254ea9a724e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14c2370f3a08792a6aaf70d7a3c773e4"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#a14c2370f3a08792a6aaf70d7a3c773e4">tvm::tir::attr::volatile_scope</a> = &quot;volatile_scope&quot;</td></tr>
<tr class="memdesc:a14c2370f3a08792a6aaf70d7a3c773e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mark the scope as volatile access for certain handle.  <a href="namespacetvm_1_1tir_1_1attr.html#a14c2370f3a08792a6aaf70d7a3c773e4">More...</a><br /></td></tr>
<tr class="separator:a14c2370f3a08792a6aaf70d7a3c773e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bd38b620e1e9907216f3e583839dea3"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#a4bd38b620e1e9907216f3e583839dea3">tvm::tir::attr::extern_scope</a> = &quot;extern_scope&quot;</td></tr>
<tr class="memdesc:a4bd38b620e1e9907216f3e583839dea3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mark the scope as generated by extern primitive. such scope can contain arbitrary ir program and we need to be careful when make certain assumptions about the structure of the program.  <a href="namespacetvm_1_1tir_1_1attr.html#a4bd38b620e1e9907216f3e583839dea3">More...</a><br /></td></tr>
<tr class="separator:a4bd38b620e1e9907216f3e583839dea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00a6b89838348f152d844cead81b5016"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#a00a6b89838348f152d844cead81b5016">tvm::tir::attr::compute_scope</a> = &quot;compute_scope&quot;</td></tr>
<tr class="memdesc:a00a6b89838348f152d844cead81b5016"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mark the scope as when computation start to happen This can hint some code generator to create a new function for compute.  <a href="namespacetvm_1_1tir_1_1attr.html#a00a6b89838348f152d844cead81b5016">More...</a><br /></td></tr>
<tr class="separator:a00a6b89838348f152d844cead81b5016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af27d464f2065dc5f77408df7b94d4bb6"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#af27d464f2065dc5f77408df7b94d4bb6">tvm::tir::attr::storage_alignment</a> = &quot;storage_alignment&quot;</td></tr>
<tr class="memdesc:af27d464f2065dc5f77408df7b94d4bb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mark storage alignment requirement of buffers.  <a href="namespacetvm_1_1tir_1_1attr.html#af27d464f2065dc5f77408df7b94d4bb6">More...</a><br /></td></tr>
<tr class="separator:af27d464f2065dc5f77408df7b94d4bb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf70bbdafa7344811d336422bf95cdc5"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#acf70bbdafa7344811d336422bf95cdc5">tvm::tir::attr::realize_scope</a> = &quot;realize_scope&quot;</td></tr>
<tr class="memdesc:acf70bbdafa7344811d336422bf95cdc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mark storage scope of realization.  <a href="namespacetvm_1_1tir_1_1attr.html#acf70bbdafa7344811d336422bf95cdc5">More...</a><br /></td></tr>
<tr class="separator:acf70bbdafa7344811d336422bf95cdc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61b1ef1047fb722a4e5ec2167c9963d7"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#a61b1ef1047fb722a4e5ec2167c9963d7">tvm::tir::attr::device_id</a> = &quot;device_id&quot;</td></tr>
<tr class="memdesc:a61b1ef1047fb722a4e5ec2167c9963d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">The allocation device for global malloc in host.  <a href="namespacetvm_1_1tir_1_1attr.html#a61b1ef1047fb722a4e5ec2167c9963d7">More...</a><br /></td></tr>
<tr class="separator:a61b1ef1047fb722a4e5ec2167c9963d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e4e7cd47471a9089022214d63d24206"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#a7e4e7cd47471a9089022214d63d24206">tvm::tir::attr::device_type</a> = &quot;device_type&quot;</td></tr>
<tr class="memdesc:a7e4e7cd47471a9089022214d63d24206"><td class="mdescLeft">&#160;</td><td class="mdescRight">The device type.  <a href="namespacetvm_1_1tir_1_1attr.html#a7e4e7cd47471a9089022214d63d24206">More...</a><br /></td></tr>
<tr class="separator:a7e4e7cd47471a9089022214d63d24206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9125ab905a93924ee79269aa808ed517"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#a9125ab905a93924ee79269aa808ed517">tvm::tir::attr::loop_scope</a> = &quot;loop_scope&quot;</td></tr>
<tr class="memdesc:a9125ab905a93924ee79269aa808ed517"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mark of loop scope.  <a href="namespacetvm_1_1tir_1_1attr.html#a9125ab905a93924ee79269aa808ed517">More...</a><br /></td></tr>
<tr class="separator:a9125ab905a93924ee79269aa808ed517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50fc9633b9cfbcefa2393dbb2ece1846"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#a50fc9633b9cfbcefa2393dbb2ece1846">tvm::tir::attr::reduce_scope</a> = &quot;reduce_scope&quot;</td></tr>
<tr class="memdesc:a50fc9633b9cfbcefa2393dbb2ece1846"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mark of reduce scope.  <a href="namespacetvm_1_1tir_1_1attr.html#a50fc9633b9cfbcefa2393dbb2ece1846">More...</a><br /></td></tr>
<tr class="separator:a50fc9633b9cfbcefa2393dbb2ece1846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a8b8af5c21a3c26954d0ae482e7230e"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#a8a8b8af5c21a3c26954d0ae482e7230e">tvm::tir::attr::pragma_auto_unroll_max_step</a> = &quot;pragma_auto_unroll_max_step&quot;</td></tr>
<tr class="memdesc:a8a8b8af5c21a3c26954d0ae482e7230e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pragma: auto-unroll, max_step.  <a href="namespacetvm_1_1tir_1_1attr.html#a8a8b8af5c21a3c26954d0ae482e7230e">More...</a><br /></td></tr>
<tr class="separator:a8a8b8af5c21a3c26954d0ae482e7230e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a288b5c4a7961450f4007d684a9098010"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#a288b5c4a7961450f4007d684a9098010">tvm::tir::attr::pragma_unroll_explicit</a> = &quot;pragma_unroll_explicit&quot;</td></tr>
<tr class="memdesc:a288b5c4a7961450f4007d684a9098010"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pragma: unroll explicit.  <a href="namespacetvm_1_1tir_1_1attr.html#a288b5c4a7961450f4007d684a9098010">More...</a><br /></td></tr>
<tr class="separator:a288b5c4a7961450f4007d684a9098010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af08d3d2b645a914f1a64d81e45f3b86a"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#af08d3d2b645a914f1a64d81e45f3b86a">tvm::tir::attr::pragma_scope_prefix</a> = &quot;pragma_&quot;</td></tr>
<tr class="memdesc:af08d3d2b645a914f1a64d81e45f3b86a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mark region is guarded by the pragma extension.  <a href="namespacetvm_1_1tir_1_1attr.html#af08d3d2b645a914f1a64d81e45f3b86a">More...</a><br /></td></tr>
<tr class="separator:af08d3d2b645a914f1a64d81e45f3b86a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2823f2e8c3ae9eec6c8f797752d1f9b5"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#a2823f2e8c3ae9eec6c8f797752d1f9b5">tvm::tir::attr::pragma_import_c</a> = &quot;pragma_import_c&quot;</td></tr>
<tr class="memdesc:a2823f2e8c3ae9eec6c8f797752d1f9b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Import C source or file into the final code gen module.  <a href="namespacetvm_1_1tir_1_1attr.html#a2823f2e8c3ae9eec6c8f797752d1f9b5">More...</a><br /></td></tr>
<tr class="separator:a2823f2e8c3ae9eec6c8f797752d1f9b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af00ba402645b1def7c543af3c48be80d"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#af00ba402645b1def7c543af3c48be80d">tvm::tir::attr::pragma_import_llvm</a> = &quot;pragma_import_llvm&quot;</td></tr>
<tr class="memdesc:af00ba402645b1def7c543af3c48be80d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Import llvm source or file into the final code gen module.  <a href="namespacetvm_1_1tir_1_1attr.html#af00ba402645b1def7c543af3c48be80d">More...</a><br /></td></tr>
<tr class="separator:af00ba402645b1def7c543af3c48be80d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96774004fd5b6411f6c37b8923b71834"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#a96774004fd5b6411f6c37b8923b71834">tvm::tir::attr::pragma_tensor_core</a> = &quot;pragma_tensor_core&quot;</td></tr>
<tr class="memdesc:a96774004fd5b6411f6c37b8923b71834"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to modify the AST to support Tensor Core.  <a href="namespacetvm_1_1tir_1_1attr.html#a96774004fd5b6411f6c37b8923b71834">More...</a><br /></td></tr>
<tr class="separator:a96774004fd5b6411f6c37b8923b71834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac95fbd1c09a60b10c7a5d07f6c4b68a6"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#ac95fbd1c09a60b10c7a5d07f6c4b68a6">tvm::tir::attr::prefetch_scope</a> = &quot;prefetch_scope&quot;</td></tr>
<tr class="memdesc:ac95fbd1c09a60b10c7a5d07f6c4b68a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mark of prefetch scope, value=offset, run prefetch of Tensor on the current loop scope.  <a href="namespacetvm_1_1tir_1_1attr.html#ac95fbd1c09a60b10c7a5d07f6c4b68a6">More...</a><br /></td></tr>
<tr class="separator:ac95fbd1c09a60b10c7a5d07f6c4b68a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace6dc58c76a20757b54c5afd76bdbf53"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#ace6dc58c76a20757b54c5afd76bdbf53">tvm::tir::attr::layout_transforms</a> = &quot;layout_transforms&quot;</td></tr>
<tr class="memdesc:ace6dc58c76a20757b54c5afd76bdbf53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Marks the layout transforms to be used for a tensor.  <a href="namespacetvm_1_1tir_1_1attr.html#ace6dc58c76a20757b54c5afd76bdbf53">More...</a><br /></td></tr>
<tr class="separator:ace6dc58c76a20757b54c5afd76bdbf53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf23614bc95ff92e0aa41a519eec08e4"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#acf23614bc95ff92e0aa41a519eec08e4">tvm::tir::attr::axis_separators</a> = &quot;axis_separators&quot;</td></tr>
<tr class="memdesc:acf23614bc95ff92e0aa41a519eec08e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Marks the physical axis separators.  <a href="namespacetvm_1_1tir_1_1attr.html#acf23614bc95ff92e0aa41a519eec08e4">More...</a><br /></td></tr>
<tr class="separator:acf23614bc95ff92e0aa41a519eec08e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9231fc0afe37a8d46a90a1c5fdf522bb"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#a9231fc0afe37a8d46a90a1c5fdf522bb">tvm::tir::attr::double_buffer_scope</a> = &quot;double_buffer_scope&quot;</td></tr>
<tr class="memdesc:a9231fc0afe37a8d46a90a1c5fdf522bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Marks production of double buffer data.  <a href="namespacetvm_1_1tir_1_1attr.html#a9231fc0afe37a8d46a90a1c5fdf522bb">More...</a><br /></td></tr>
<tr class="separator:a9231fc0afe37a8d46a90a1c5fdf522bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af84871a6d841168f8501f141676dfaeb"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#af84871a6d841168f8501f141676dfaeb">tvm::tir::attr::double_buffer_write</a> = &quot;double_buffer_write&quot;</td></tr>
<tr class="memdesc:af84871a6d841168f8501f141676dfaeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Marks region used by double buffer write.  <a href="namespacetvm_1_1tir_1_1attr.html#af84871a6d841168f8501f141676dfaeb">More...</a><br /></td></tr>
<tr class="separator:af84871a6d841168f8501f141676dfaeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d0392acd85eb3cd406315d3c02eadd8"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#a5d0392acd85eb3cd406315d3c02eadd8">tvm::tir::attr::rolling_buffer_scope</a> = &quot;rolling_buffer_scope&quot;</td></tr>
<tr class="memdesc:a5d0392acd85eb3cd406315d3c02eadd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mark realization for rolling buffer optimization.  <a href="namespacetvm_1_1tir_1_1attr.html#a5d0392acd85eb3cd406315d3c02eadd8">More...</a><br /></td></tr>
<tr class="separator:a5d0392acd85eb3cd406315d3c02eadd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84f5d42e968fd8f4cdd7a4aac7ba2137"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#a84f5d42e968fd8f4cdd7a4aac7ba2137">tvm::tir::attr::scan_update_scope</a> = &quot;scan_update_scope&quot;</td></tr>
<tr class="memdesc:a84f5d42e968fd8f4cdd7a4aac7ba2137"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mark of scan update scope.  <a href="namespacetvm_1_1tir_1_1attr.html#a84f5d42e968fd8f4cdd7a4aac7ba2137">More...</a><br /></td></tr>
<tr class="separator:a84f5d42e968fd8f4cdd7a4aac7ba2137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af18e3a9ba11d436e02b55e420647b22b"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#af18e3a9ba11d436e02b55e420647b22b">tvm::tir::attr::scan_init_scope</a> = &quot;scan_init_scope&quot;</td></tr>
<tr class="memdesc:af18e3a9ba11d436e02b55e420647b22b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mark of scan init scope.  <a href="namespacetvm_1_1tir_1_1attr.html#af18e3a9ba11d436e02b55e420647b22b">More...</a><br /></td></tr>
<tr class="separator:af18e3a9ba11d436e02b55e420647b22b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ff3c4642eebe20842b1c26e98288a5d"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#a0ff3c4642eebe20842b1c26e98288a5d">tvm::tir::attr::buffer_dim_align</a> = &quot;buffer_dim_align&quot;</td></tr>
<tr class="memdesc:a0ff3c4642eebe20842b1c26e98288a5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mark alignment of buffer dimension stmt.node is Tensor stmt.value is tvm_tuple(dim, align, offset) This gives hint to require stride of dim to be k * align + offset.  <a href="namespacetvm_1_1tir_1_1attr.html#a0ff3c4642eebe20842b1c26e98288a5d">More...</a><br /></td></tr>
<tr class="separator:a0ff3c4642eebe20842b1c26e98288a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac76fd8d0227265617e2f2bb8402d1e19"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#ac76fd8d0227265617e2f2bb8402d1e19">tvm::tir::attr::buffer_bound</a> = &quot;buffer_bound&quot;</td></tr>
<tr class="memdesc:ac76fd8d0227265617e2f2bb8402d1e19"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mark stores/loads with theirs bounds.  <a href="namespacetvm_1_1tir_1_1attr.html#ac76fd8d0227265617e2f2bb8402d1e19">More...</a><br /></td></tr>
<tr class="separator:ac76fd8d0227265617e2f2bb8402d1e19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0497d7cff1d672920c2fbd4d92869e62"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#a0497d7cff1d672920c2fbd4d92869e62">tvm::tir::attr::buffer_bind_scope</a> = &quot;buffer_bind_scope&quot;</td></tr>
<tr class="memdesc:a0497d7cff1d672920c2fbd4d92869e62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bind the buffer specification to the region of the op When this scope occurs, the stmt.node is a Array&lt;NodeRef&gt; = [buffer, tensor] stmt.value is a tvm_tuple(min0, extent0, min1, extent1, ...). The scope represents that we need to bind the storage region of tensor to buffer. This will affect replacement of some variables inside the scope that corresponds to field of buffer to be the actual expressions of tensor during storage flattening phase.  <a href="namespacetvm_1_1tir_1_1attr.html#a0497d7cff1d672920c2fbd4d92869e62">More...</a><br /></td></tr>
<tr class="separator:a0497d7cff1d672920c2fbd4d92869e62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad39d05bd13aeed7af51e9f8e323d263b"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#ad39d05bd13aeed7af51e9f8e323d263b">tvm::tir::attr::channel_read_scope</a> = &quot;channel_read_scope&quot;</td></tr>
<tr class="memdesc:ad39d05bd13aeed7af51e9f8e323d263b"><td class="mdescLeft">&#160;</td><td class="mdescRight">channel read scope  <a href="namespacetvm_1_1tir_1_1attr.html#ad39d05bd13aeed7af51e9f8e323d263b">More...</a><br /></td></tr>
<tr class="separator:ad39d05bd13aeed7af51e9f8e323d263b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14632ed9597f1c21a0dbd23949e5916e"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#a14632ed9597f1c21a0dbd23949e5916e">tvm::tir::attr::channel_read_advance</a> = &quot;channel_read_advance&quot;</td></tr>
<tr class="memdesc:a14632ed9597f1c21a0dbd23949e5916e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Advance step of channel after end of scope.  <a href="namespacetvm_1_1tir_1_1attr.html#a14632ed9597f1c21a0dbd23949e5916e">More...</a><br /></td></tr>
<tr class="separator:a14632ed9597f1c21a0dbd23949e5916e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52f378fc437bd4f7f6508c8e2e9b3e05"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#a52f378fc437bd4f7f6508c8e2e9b3e05">tvm::tir::attr::channel_write_scope</a> = &quot;channel_write_scope&quot;</td></tr>
<tr class="memdesc:a52f378fc437bd4f7f6508c8e2e9b3e05"><td class="mdescLeft">&#160;</td><td class="mdescRight">channel write scope  <a href="namespacetvm_1_1tir_1_1attr.html#a52f378fc437bd4f7f6508c8e2e9b3e05">More...</a><br /></td></tr>
<tr class="separator:a52f378fc437bd4f7f6508c8e2e9b3e05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8886f0bca07d9fa56db9edea67b1a8d"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#ad8886f0bca07d9fa56db9edea67b1a8d">tvm::tir::attr::channel_write_advance</a> = &quot;channel_write_advance&quot;</td></tr>
<tr class="memdesc:ad8886f0bca07d9fa56db9edea67b1a8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Advance step of channel after end of scope.  <a href="namespacetvm_1_1tir_1_1attr.html#ad8886f0bca07d9fa56db9edea67b1a8d">More...</a><br /></td></tr>
<tr class="separator:ad8886f0bca07d9fa56db9edea67b1a8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19ecbf068afc115a2282e533c0fe518d"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#a19ecbf068afc115a2282e533c0fe518d">tvm::tir::attr::pipeline_stage_scope</a> = &quot;pipeline_stage_scope&quot;</td></tr>
<tr class="memdesc:a19ecbf068afc115a2282e533c0fe518d"><td class="mdescLeft">&#160;</td><td class="mdescRight">pipeline stage scope, implies always execution  <a href="namespacetvm_1_1tir_1_1attr.html#a19ecbf068afc115a2282e533c0fe518d">More...</a><br /></td></tr>
<tr class="separator:a19ecbf068afc115a2282e533c0fe518d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee14d4d24b86179fd19938a02bc15512"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#aee14d4d24b86179fd19938a02bc15512">tvm::tir::attr::pipeline_exec_scope</a> = &quot;pipeline_exec_scope&quot;</td></tr>
<tr class="memdesc:aee14d4d24b86179fd19938a02bc15512"><td class="mdescLeft">&#160;</td><td class="mdescRight">pipeline execution scope, implies the scope can be pipelined.  <a href="namespacetvm_1_1tir_1_1attr.html#aee14d4d24b86179fd19938a02bc15512">More...</a><br /></td></tr>
<tr class="separator:aee14d4d24b86179fd19938a02bc15512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36db026f638ad3d951c302796ddcae24"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#a36db026f638ad3d951c302796ddcae24">tvm::tir::attr::device_scope</a> = &quot;device_scope&quot;</td></tr>
<tr class="memdesc:a36db026f638ad3d951c302796ddcae24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mark that it is in the device scope.  <a href="namespacetvm_1_1tir_1_1attr.html#a36db026f638ad3d951c302796ddcae24">More...</a><br /></td></tr>
<tr class="separator:a36db026f638ad3d951c302796ddcae24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af86552e1cc4180ec1c8e14b582e49c16"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#af86552e1cc4180ec1c8e14b582e49c16">tvm::tir::attr::async_scope</a> = &quot;async_scope&quot;</td></tr>
<tr class="memdesc:af86552e1cc4180ec1c8e14b582e49c16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mark that the attached statement runs asynchronously.  <a href="namespacetvm_1_1tir_1_1attr.html#af86552e1cc4180ec1c8e14b582e49c16">More...</a><br /></td></tr>
<tr class="separator:af86552e1cc4180ec1c8e14b582e49c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f02d8d6218ac28f5a4cee86173c9131"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#a5f02d8d6218ac28f5a4cee86173c9131">tvm::tir::attr::async_commit_queue_scope</a> = &quot;async_commit_queue_scope&quot;</td></tr>
<tr class="memdesc:a5f02d8d6218ac28f5a4cee86173c9131"><td class="mdescLeft">&#160;</td><td class="mdescRight">Annotations for invoking and synchronizing asynchronous operations.  <a href="namespacetvm_1_1tir_1_1attr.html#a5f02d8d6218ac28f5a4cee86173c9131">More...</a><br /></td></tr>
<tr class="separator:a5f02d8d6218ac28f5a4cee86173c9131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2304828e489c908f0b1f08d7384b711"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#aa2304828e489c908f0b1f08d7384b711">tvm::tir::attr::async_wait_queue_scope</a> = &quot;async_wait_queue_scope&quot;</td></tr>
<tr class="separator:aa2304828e489c908f0b1f08d7384b711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdb4f6108d157e56396592097f6ac12f"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#acdb4f6108d157e56396592097f6ac12f">tvm::tir::attr::async_wait_inflight_count</a> = &quot;async_wait_inflight_count&quot;</td></tr>
<tr class="separator:acdb4f6108d157e56396592097f6ac12f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93d76d80fd7252d66991dc650693c0ef"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#a93d76d80fd7252d66991dc650693c0ef">tvm::tir::attr::fragment_shape</a> = &quot;fragment_shape&quot;</td></tr>
<tr class="memdesc:a93d76d80fd7252d66991dc650693c0ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mark that the shape of TensorCore fragment.  <a href="namespacetvm_1_1tir_1_1attr.html#a93d76d80fd7252d66991dc650693c0ef">More...</a><br /></td></tr>
<tr class="separator:a93d76d80fd7252d66991dc650693c0ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b33cc65f756817e691b49782ee103bd"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#a9b33cc65f756817e691b49782ee103bd">tvm::tir::attr::fragment_layout</a> = &quot;fragment_layout&quot;</td></tr>
<tr class="memdesc:a9b33cc65f756817e691b49782ee103bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mark that the layout of TensorCore fragment.  <a href="namespacetvm_1_1tir_1_1attr.html#a9b33cc65f756817e691b49782ee103bd">More...</a><br /></td></tr>
<tr class="separator:a9b33cc65f756817e691b49782ee103bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d026645d3f86d9cc2e693fa232fddec"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#a0d026645d3f86d9cc2e693fa232fddec">tvm::tir::attr::hand_threaded</a> = &quot;hand_threaded&quot;</td></tr>
<tr class="memdesc:a0d026645d3f86d9cc2e693fa232fddec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mark that the kernel is hand threaded and doesn't need syncs inserted.  <a href="namespacetvm_1_1tir_1_1attr.html#a0d026645d3f86d9cc2e693fa232fddec">More...</a><br /></td></tr>
<tr class="separator:a0d026645d3f86d9cc2e693fa232fddec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c66b2c968e985c3f4264979c18622e8"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#a3c66b2c968e985c3f4264979c18622e8">tvm::tir::attr::script_parsing_detect_access</a> = &quot;tir.script_parsing_detect_access&quot;</td></tr>
<tr class="memdesc:a3c66b2c968e985c3f4264979c18622e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mark whether the script-completer need to fill in missing access region during script parsing.  <a href="namespacetvm_1_1tir_1_1attr.html#a3c66b2c968e985c3f4264979c18622e8">More...</a><br /></td></tr>
<tr class="separator:a3c66b2c968e985c3f4264979c18622e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6bb4bdf780d88ac330ad27c6c94e0f7"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#ae6bb4bdf780d88ac330ad27c6c94e0f7">tvm::tir::attr::pragma_loop_partition_hint</a> = &quot;pragma_loop_partition_hint&quot;</td></tr>
<tr class="memdesc:ae6bb4bdf780d88ac330ad27c6c94e0f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mark that the loop should be partitioned.  <a href="namespacetvm_1_1tir_1_1attr.html#ae6bb4bdf780d88ac330ad27c6c94e0f7">More...</a><br /></td></tr>
<tr class="separator:ae6bb4bdf780d88ac330ad27c6c94e0f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e695603b89f78f4a481817dbaf7a082"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#a2e695603b89f78f4a481817dbaf7a082">tvm::tir::attr::software_pipeline_stage</a> = &quot;software_pipeline_stage&quot;</td></tr>
<tr class="memdesc:a2e695603b89f78f4a481817dbaf7a082"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mark the stage of a statement in the software pipeline.  <a href="namespacetvm_1_1tir_1_1attr.html#a2e695603b89f78f4a481817dbaf7a082">More...</a><br /></td></tr>
<tr class="separator:a2e695603b89f78f4a481817dbaf7a082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a064b547bf5b0579f9b42906c6a9c581d"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#a064b547bf5b0579f9b42906c6a9c581d">tvm::tir::attr::software_pipeline_order</a> = &quot;software_pipeline_order&quot;</td></tr>
<tr class="memdesc:a064b547bf5b0579f9b42906c6a9c581d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mark the order of a statement in the software pipeline.  <a href="namespacetvm_1_1tir_1_1attr.html#a064b547bf5b0579f9b42906c6a9c581d">More...</a><br /></td></tr>
<tr class="separator:a064b547bf5b0579f9b42906c6a9c581d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ff3ec02ce6acef9dd5c20f1aacc19bc"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#a7ff3ec02ce6acef9dd5c20f1aacc19bc">tvm::tir::attr::software_pipeline_async_stages</a> = &quot;software_pipeline_async_stages&quot;</td></tr>
<tr class="memdesc:a7ff3ec02ce6acef9dd5c20f1aacc19bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">List stages in the software pipeline that should run asynchronously.  <a href="namespacetvm_1_1tir_1_1attr.html#a7ff3ec02ce6acef9dd5c20f1aacc19bc">More...</a><br /></td></tr>
<tr class="separator:a7ff3ec02ce6acef9dd5c20f1aacc19bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cf212844cfa05381db84b0c470318e3"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#a9cf212844cfa05381db84b0c470318e3">tvm::tir::attr::layout_free_buffers</a> = &quot;layout_free_buffers&quot;</td></tr>
<tr class="memdesc:a9cf212844cfa05381db84b0c470318e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mark the buffers which is const access and can be transformed layout.  <a href="namespacetvm_1_1tir_1_1attr.html#a9cf212844cfa05381db84b0c470318e3">More...</a><br /></td></tr>
<tr class="separator:a9cf212844cfa05381db84b0c470318e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a992522880c3206e3c5ca39f2524906"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#a1a992522880c3206e3c5ca39f2524906">tvm::tir::attr::manifest_shared_memory_local_stage</a> = &quot;tir.manifest_shared_memory_local_stage&quot;</td></tr>
<tr class="memdesc:a1a992522880c3206e3c5ca39f2524906"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mark the local stage for the shared memory access should be added.  <a href="namespacetvm_1_1tir_1_1attr.html#a1a992522880c3206e3c5ca39f2524906">More...</a><br /></td></tr>
<tr class="separator:a1a992522880c3206e3c5ca39f2524906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aa4a05a037f033dfdf56f8d19dd7f3d"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#a2aa4a05a037f033dfdf56f8d19dd7f3d">tvm::tir::attr::meta_schedule_tiling_structure</a> = &quot;meta_schedule.tiling_structure&quot;</td></tr>
<tr class="memdesc:a2aa4a05a037f033dfdf56f8d19dd7f3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mark the tiling structure of blocks that are applied by rule Multi-Level-Tiling.  <a href="namespacetvm_1_1tir_1_1attr.html#a2aa4a05a037f033dfdf56f8d19dd7f3d">More...</a><br /></td></tr>
<tr class="separator:a2aa4a05a037f033dfdf56f8d19dd7f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82bba3064a40ce62c958db4b120471a7"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#a82bba3064a40ce62c958db4b120471a7">tvm::tir::attr::meta_schedule_cooperative_fetch</a> = &quot;meta_schedule.cooperative_fetch&quot;</td></tr>
<tr class="memdesc:a82bba3064a40ce62c958db4b120471a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mark that the loop should be further skip and bound to environment threads to enable cooperative fetching.  <a href="namespacetvm_1_1tir_1_1attr.html#a82bba3064a40ce62c958db4b120471a7">More...</a><br /></td></tr>
<tr class="separator:a82bba3064a40ce62c958db4b120471a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a694f6b5653f5e1ee916abf107462cd7b"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#a694f6b5653f5e1ee916abf107462cd7b">tvm::tir::attr::meta_schedule_thread_extent_low_inclusive</a></td></tr>
<tr class="memdesc:a694f6b5653f5e1ee916abf107462cd7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">The allowed range of thread extent in thread bindings.  <a href="namespacetvm_1_1tir_1_1attr.html#a694f6b5653f5e1ee916abf107462cd7b">More...</a><br /></td></tr>
<tr class="separator:a694f6b5653f5e1ee916abf107462cd7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad73f6ad441e1be3b2e71dead1e89f4bb"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#ad73f6ad441e1be3b2e71dead1e89f4bb">tvm::tir::attr::meta_schedule_thread_extent_high_inclusive</a></td></tr>
<tr class="memdesc:ad73f6ad441e1be3b2e71dead1e89f4bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">The allowed range of thread extent in thread bindings.  <a href="namespacetvm_1_1tir_1_1attr.html#ad73f6ad441e1be3b2e71dead1e89f4bb">More...</a><br /></td></tr>
<tr class="separator:ad73f6ad441e1be3b2e71dead1e89f4bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a350918383cf7d7c9a95114ab7fda7781"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#a350918383cf7d7c9a95114ab7fda7781">tvm::tir::attr::meta_schedule_random_compute_producer</a></td></tr>
<tr class="memdesc:a350918383cf7d7c9a95114ab7fda7781"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mark the block whose producer needs to be applied by rule Random-Compute-Location.  <a href="namespacetvm_1_1tir_1_1attr.html#a350918383cf7d7c9a95114ab7fda7781">More...</a><br /></td></tr>
<tr class="separator:a350918383cf7d7c9a95114ab7fda7781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdc8510abcf9d0c3b3dd9f30046b5c0f"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#afdc8510abcf9d0c3b3dd9f30046b5c0f">tvm::tir::attr::meta_schedule_parallel</a> = &quot;meta_schedule.parallel&quot;</td></tr>
<tr class="memdesc:afdc8510abcf9d0c3b3dd9f30046b5c0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mark auto-parallel setting on the block.  <a href="namespacetvm_1_1tir_1_1attr.html#afdc8510abcf9d0c3b3dd9f30046b5c0f">More...</a><br /></td></tr>
<tr class="separator:afdc8510abcf9d0c3b3dd9f30046b5c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7d82995b58b837ac941af54bb70afec"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#af7d82995b58b837ac941af54bb70afec">tvm::tir::attr::meta_schedule_vectorize</a> = &quot;meta_schedule.vectorize&quot;</td></tr>
<tr class="memdesc:af7d82995b58b837ac941af54bb70afec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mark auto-vectorize setting on the block.  <a href="namespacetvm_1_1tir_1_1attr.html#af7d82995b58b837ac941af54bb70afec">More...</a><br /></td></tr>
<tr class="separator:af7d82995b58b837ac941af54bb70afec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07e62a6db9189700e996599541506e7c"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#a07e62a6db9189700e996599541506e7c">tvm::tir::attr::meta_schedule_unroll_explicit</a> = &quot;meta_schedule.unroll_explicit&quot;</td></tr>
<tr class="memdesc:a07e62a6db9189700e996599541506e7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mark auto-unroll setting on the block.  <a href="namespacetvm_1_1tir_1_1attr.html#a07e62a6db9189700e996599541506e7c">More...</a><br /></td></tr>
<tr class="separator:a07e62a6db9189700e996599541506e7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5267857a903d20285f4e0af38d2d9004"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#a5267857a903d20285f4e0af38d2d9004">tvm::tir::attr::meta_schedule_unroll_implicit</a> = &quot;meta_schedule.unroll_implicit&quot;</td></tr>
<tr class="memdesc:a5267857a903d20285f4e0af38d2d9004"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mark auto-unroll setting on the block.  <a href="namespacetvm_1_1tir_1_1attr.html#a5267857a903d20285f4e0af38d2d9004">More...</a><br /></td></tr>
<tr class="separator:a5267857a903d20285f4e0af38d2d9004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16f0de00900235f9c158f20f345604a4"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#a16f0de00900235f9c158f20f345604a4">tvm::tir::attr::meta_schedule_auto_tensorize</a> = &quot;meta_schedule.auto_tensorize&quot;</td></tr>
<tr class="memdesc:a16f0de00900235f9c158f20f345604a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mark that a block should be further rewritten using tensorization.  <a href="namespacetvm_1_1tir_1_1attr.html#a16f0de00900235f9c158f20f345604a4">More...</a><br /></td></tr>
<tr class="separator:a16f0de00900235f9c158f20f345604a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a763184e47fc7f1423d12e5f919d932be"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#a763184e47fc7f1423d12e5f919d932be">tvm::tir::attr::meta_schedule_layout_rewrite_preproc</a> = &quot;meta_schedule.layout_rewrite_preproc&quot;</td></tr>
<tr class="memdesc:a763184e47fc7f1423d12e5f919d932be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mark that a block is a preprocessor block for layout rewrite.  <a href="namespacetvm_1_1tir_1_1attr.html#a763184e47fc7f1423d12e5f919d932be">More...</a><br /></td></tr>
<tr class="separator:a763184e47fc7f1423d12e5f919d932be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82af28d290971bb889ea37caca78ff46"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#a82af28d290971bb889ea37caca78ff46">tvm::tir::attr::meta_schedule_auto_tensorize_init</a> = &quot;meta_schedule.auto_tensorize_init&quot;</td></tr>
<tr class="memdesc:a82af28d290971bb889ea37caca78ff46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mark that the init statement of a block should be further rewritten using tensorization.  <a href="namespacetvm_1_1tir_1_1attr.html#a82af28d290971bb889ea37caca78ff46">More...</a><br /></td></tr>
<tr class="separator:a82af28d290971bb889ea37caca78ff46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a350f417c4c3ed61f4578c5e5cb72d667"><td class="memItemLeft" align="right" valign="top">constexpr const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacetvm_1_1tir_1_1attr.html#a350f417c4c3ed61f4578c5e5cb72d667">tvm::tir::attr::warp_execution</a> = &quot;warp_execution&quot;</td></tr>
<tr class="memdesc:a350f417c4c3ed61f4578c5e5cb72d667"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mark that a block is executed by a warp. This implies the extend of threadIdx.x is warp size.  <a href="namespacetvm_1_1tir_1_1attr.html#a350f417c4c3ed61f4578c5e5cb72d667">More...</a><br /></td></tr>
<tr class="separator:a350f417c4c3ed61f4578c5e5cb72d667"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>TIR statements. </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
