
synpwrap -prj "SeeBetterLogic_FX3_SeeBetterLogic_FX3_synplify.tcl" -log "SeeBetterLogic_FX3_SeeBetterLogic_FX3.srf"
Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.2.0.134

==contents of SeeBetterLogic_FX3_SeeBetterLogic_FX3.srf
#Build: Synplify Pro I-2013.09L-SP1-1 , Build 098R, Apr 15 2014
#install: C:\lscc\diamond\3.2_x64\synpbase
#OS: Windows 7 6.1
#Hostname: LATTICEDVM

#Implementation: SeeBetterLogic_FX3

$ Start of Compile
#Wed Oct 01 15:56:59 2014

Synopsys VHDL Compiler, version comp201309rcp1, Build 147R, built Apr 16 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@N: CD720 :"C:\lscc\diamond\3.2_x64\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ns
@N:"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":13:7:13:14|Top entity is set to TopLevel.
File C:\lscc\diamond\3.2_x64\synpbase\lib\vhd2008\misc.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\CAVIAR2WSAER.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\CMCell.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\ExtRAMController.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\latch3.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\OBTConfigRecords.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\RetinaFilter.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\MullerCelement.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ext\FIFODualClock.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ext\FIFO.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ext\PLL.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\ChangeDetector.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\ShiftRegister.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\LogicClockSynchronizer.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\fx3\FX3USBClockSynchronizer.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\fx3\FX3StateMachine.vhd changed - recompiling
File C:\lscc\diamond\3.2_x64\synpbase\lib\vhd\math_real.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\TimestampGenerator.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerStateMachine.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERStateMachine.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCStateMachine.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUStateMachine.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ExtTriggerSPIConfig.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ExtTriggerStateMachine.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\SPIConfig.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MISCAERStateMachine.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\FifoMerger.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCell.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ChipBiasStateMachine.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ChipBiasSPIConfig.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\PRCell.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TrackCell.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\AERArbriter.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\ObjectTracker.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\BGF_OBT_top.vhd changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCell_tb.vhd changed - recompiling
VHDL syntax check successful!
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCell.vhd changed - recompiling
@N: CD231 :"C:\lscc\diamond\3.2_x64\synpbase\lib\vhd2008\std1164.vhd":913:16:913:17|Using onehot encoding for type mvl9plus ('U'="1000000000")
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":13:7:13:14|Synthesizing work.toplevel.structural 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":142:8:142:19|Signal caviaro_data is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":142:22:142:34|Signal tcaviaro_data is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":143:32:143:45|Signal caviar_ack_aux is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":143:74:143:85|Signal tcaviaro_req is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":143:88:143:99|Signal tcaviaro_ack is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":143:148:143:149|Signal kk is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":145:8:145:16|Signal timertest is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":147:8:147:13|Signal spi_wr is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":148:8:148:15|Signal spi_data is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":149:8:149:18|Signal spi_address is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":150:8:150:10|Signal led is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":151:8:151:16|Signal ot_active is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":152:8:152:19|Signal ws2caviar_en is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":152:22:152:27|Signal bgafen is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":152:67:152:74|Signal davis_en is undriven 
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\SPIConfig.vhd":6:7:6:15|Synthesizing work.spiconfig.behavioral 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\SPIConfig.vhd":28:13:28:14|Using onehot encoding for type tstate (stidle="1000")
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\ContinuousCounter.vhd":22:7:22:23|Synthesizing work.continuouscounter.behavioral 
Post processing for work.continuouscounter.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\ShiftRegister.vhd":22:7:22:19|Synthesizing work.shiftregister.behavioral 
Post processing for work.shiftregister.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\ShiftRegister.vhd":22:7:22:19|Synthesizing work.shiftregister.behavioral 
Post processing for work.shiftregister.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\EdgeDetector.vhd":8:7:8:18|Synthesizing work.edgedetector.behavioral 
Post processing for work.edgedetector.behavioral
Post processing for work.spiconfig.behavioral
@W: CL169 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\SPIConfig.vhd":227:2:227:3|Pruning register SPIMISO_DZO_cl_2  
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ExtTriggerSPIConfig.vhd":6:7:6:25|Synthesizing work.exttriggerspiconfig.behavioral 
Post processing for work.exttriggerspiconfig.behavioral
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ExtTriggerSPIConfig.vhd":100:2:100:3|All reachable assignments to ExtTriggerOutput_DP(24) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ExtTriggerSPIConfig.vhd":100:2:100:3|All reachable assignments to ExtTriggerOutput_DP(25) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ExtTriggerSPIConfig.vhd":100:2:100:3|All reachable assignments to ExtTriggerOutput_DP(26) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ExtTriggerSPIConfig.vhd":100:2:100:3|All reachable assignments to ExtTriggerOutput_DP(27) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ExtTriggerSPIConfig.vhd":100:2:100:3|All reachable assignments to ExtTriggerOutput_DP(28) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ExtTriggerSPIConfig.vhd":100:2:100:3|All reachable assignments to ExtTriggerOutput_DP(29) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ExtTriggerSPIConfig.vhd":100:2:100:3|All reachable assignments to ExtTriggerOutput_DP(30) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ExtTriggerSPIConfig.vhd":100:2:100:3|All reachable assignments to ExtTriggerOutput_DP(31) assign '0'; register removed by optimization
@W: CL279 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ExtTriggerSPIConfig.vhd":100:2:100:3|Pruning register bits 31 to 24 of ExtTriggerInput_DP(31 downto 0)  
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ExtTriggerStateMachine.vhd":11:7:11:28|Synthesizing work.exttriggerstatemachine.behavioral 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ExtTriggerStateMachine.vhd":37:13:37:14|Using onehot encoding for type tstate (stidle="1000")
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\SimpleRegister.vhd":4:7:4:20|Synthesizing work.simpleregister.behavioral 
Post processing for work.simpleregister.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\PulseGenerator.vhd":10:7:10:20|Synthesizing work.pulsegenerator.behavioral 
Post processing for work.pulsegenerator.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\PulseDetector.vhd":10:7:10:19|Synthesizing work.pulsedetector.behavioral 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\PulseDetector.vhd":26:13:26:14|Using onehot encoding for type tstate (stwaitforpulse="100")
Post processing for work.pulsedetector.behavioral
Post processing for work.exttriggerstatemachine.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ext\FIFO.vhd":6:7:6:10|Synthesizing work.fifo.structural 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ext\FIFO.vhd":27:13:27:14|Using onehot encoding for type tstate (stinit="100")
@W: CD280 :"C:\lscc\diamond\3.2_x64\cae_library\synthesis\vhdl\pmi_def.vhd":584:12:584:19|Unbound component pmi_fifo mapped to black box
@N: CD630 :"C:\lscc\diamond\3.2_x64\cae_library\synthesis\vhdl\pmi_def.vhd":584:12:584:19|Synthesizing work.pmi_fifo_work_toplevel_structural_0.syn_black_box 
Post processing for work.pmi_fifo_work_toplevel_structural_0.syn_black_box
Post processing for work.fifo.structural
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":6:7:6:18|Synthesizing work.imuspiconfig.behavioral 
Post processing for work.imuspiconfig.behavioral
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(8) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(9) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(10) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(11) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(12) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(13) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(14) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(15) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(16) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(17) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(18) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(19) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(20) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(21) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(22) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(23) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(24) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(25) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(26) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(27) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(28) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(29) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(30) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|All reachable assignments to IMUOutput_DP(31) assign '0'; register removed by optimization
@W: CL279 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":84:2:84:3|Pruning register bits 31 to 8 of IMUInput_DP(31 downto 0)  
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUStateMachine.vhd":12:7:12:21|Synthesizing work.imustatemachine.behavioral 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUStateMachine.vhd":33:13:33:14|Using onehot encoding for type tstate (stidle="10000000000000000000000000000")
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUStateMachine.vhd":41:16:41:17|Using onehot encoding for type ti2cstate (sti2cidle="1000000000")
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\ChangeDetector.vhd":9:7:9:20|Synthesizing work.changedetector.behavioral 
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\BufferClear.vhd":13:7:13:17|Synthesizing work.bufferclear.behavioral 
Post processing for work.bufferclear.behavioral
Post processing for work.changedetector.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\ChangeDetector.vhd":9:7:9:20|Synthesizing work.changedetector.behavioral 
Post processing for work.changedetector.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\ChangeDetector.vhd":9:7:9:20|Synthesizing work.changedetector.behavioral 
Post processing for work.changedetector.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\ChangeDetector.vhd":9:7:9:20|Synthesizing work.changedetector.behavioral 
Post processing for work.changedetector.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\ContinuousCounter.vhd":22:7:22:23|Synthesizing work.continuouscounter.behavioral 
Post processing for work.continuouscounter.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\ContinuousCounter.vhd":22:7:22:23|Synthesizing work.continuouscounter.behavioral 
Post processing for work.continuouscounter.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\ContinuousCounter.vhd":22:7:22:23|Synthesizing work.continuouscounter.behavioral 
Post processing for work.continuouscounter.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\PulseGenerator.vhd":10:7:10:20|Synthesizing work.pulsegenerator.behavioral 
Post processing for work.pulsegenerator.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\ShiftRegister.vhd":22:7:22:19|Synthesizing work.shiftregister.behavioral 
Post processing for work.shiftregister.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\ShiftRegister.vhd":22:7:22:19|Synthesizing work.shiftregister.behavioral 
Post processing for work.shiftregister.behavioral
Post processing for work.imustatemachine.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ext\FIFO.vhd":6:7:6:10|Synthesizing work.fifo.structural 
@W: CD136 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ext\FIFO.vhd":28:49:28:56|syn_encoding should immediately follow type declaration ... ignoring attribute.
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ext\FIFO.vhd":27:13:27:14|Using onehot encoding for type tstate (stinit="100")
@W: CD280 :"C:\lscc\diamond\3.2_x64\cae_library\synthesis\vhdl\pmi_def.vhd":584:12:584:19|Unbound component pmi_fifo mapped to black box
@N: CD630 :"C:\lscc\diamond\3.2_x64\cae_library\synthesis\vhdl\pmi_def.vhd":584:12:584:19|Synthesizing work.pmi_fifo_work_toplevel_structural_1.syn_black_box 
Post processing for work.pmi_fifo_work_toplevel_structural_1.syn_black_box
Post processing for work.fifo.structural
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":6:7:6:21|Synthesizing work.apsadcspiconfig.behavioral 
Post processing for work.apsadcspiconfig.behavioral
@W: CL271 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|Pruning bits 31 to 1 of APSADCInput_DP_3(31 downto 0) -- not in use ... 
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(1) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(2) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(3) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(4) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(5) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(6) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(7) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(8) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(9) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(10) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(11) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(12) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(13) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(14) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(15) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(16) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(17) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(18) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(19) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(20) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(21) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(22) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(23) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(24) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(25) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(26) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(27) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(28) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(29) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(30) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":48:2:48:3|All reachable assignments to APSADCOutput_DP(31) assign '0'; register removed by optimization
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCStateMachine.vhd":8:7:8:24|Synthesizing work.apsadcstatemachine.behavioral 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCStateMachine.vhd":40:13:40:14|Using onehot encoding for type tstate (stidle="10")
Post processing for work.apsadcstatemachine.behavioral
@W: CL240 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCStateMachine.vhd":31:2:31:17|APSADCStandby_SO is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCStateMachine.vhd":30:2:30:23|APSADCOutputEnable_SBO is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCStateMachine.vhd":29:2:29:15|APSADCClock_CO is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCStateMachine.vhd":25:2:25:17|APSChipTXGate_SO is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCStateMachine.vhd":24:2:24:18|APSChipColMode_DO is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCStateMachine.vhd":23:2:23:18|APSChipColSRIn_SO is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCStateMachine.vhd":22:2:22:21|APSChipColSRClock_SO is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCStateMachine.vhd":21:2:21:18|APSChipRowSRIn_SO is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCStateMachine.vhd":20:2:20:21|APSChipRowSRClock_SO is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ext\FIFO.vhd":6:7:6:10|Synthesizing work.fifo.structural 
@W: CD136 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ext\FIFO.vhd":28:49:28:56|syn_encoding should immediately follow type declaration ... ignoring attribute.
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ext\FIFO.vhd":27:13:27:14|Using onehot encoding for type tstate (stinit="100")
@W: CD280 :"C:\lscc\diamond\3.2_x64\cae_library\synthesis\vhdl\pmi_def.vhd":584:12:584:19|Unbound component pmi_fifo mapped to black box
@N: CD630 :"C:\lscc\diamond\3.2_x64\cae_library\synthesis\vhdl\pmi_def.vhd":584:12:584:19|Synthesizing work.pmi_fifo_work_toplevel_structural_2.syn_black_box 
Post processing for work.pmi_fifo_work_toplevel_structural_2.syn_black_box
Post processing for work.fifo.structural
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MISCAERStateMachine.vhd":8:7:8:25|Synthesizing work.miscaerstatemachine.behavioral 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MISCAERStateMachine.vhd":33:12:33:13|Using onehot encoding for type state (stidle="10000000")
@W: CD434 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MISCAERStateMachine.vhd":80:85:80:100|Signal ackdelaynotify_s in the sensitivity list is not used in the process
@W: CD434 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MISCAERStateMachine.vhd":80:103:80:122|Signal ackextensionnotify_s in the sensitivity list is not used in the process
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MISCAERStateMachine.vhd":40:25:40:40|Signal ackdelaynotify_s is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MISCAERStateMachine.vhd":43:29:43:48|Signal ackextensionnotify_s is undriven 
Post processing for work.miscaerstatemachine.behavioral
@W: CL240 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MISCAERStateMachine.vhd":43:29:43:48|ackExtensionNotify_S is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MISCAERStateMachine.vhd":40:25:40:40|ackDelayNotify_S is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL190 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MISCAERStateMachine.vhd":201:2:201:3|Optimizing register bit OutFifoData_DO(11) to a constant 0
@W: CL260 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MISCAERStateMachine.vhd":201:2:201:3|Pruning register bit 11 of OutFifoData_DO(14 downto 0)  
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ext\FIFO.vhd":6:7:6:10|Synthesizing work.fifo.structural 
@W: CD136 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ext\FIFO.vhd":28:49:28:56|syn_encoding should immediately follow type declaration ... ignoring attribute.
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ext\FIFO.vhd":27:13:27:14|Using onehot encoding for type tstate (stinit="100")
@W: CD280 :"C:\lscc\diamond\3.2_x64\cae_library\synthesis\vhdl\pmi_def.vhd":584:12:584:19|Unbound component pmi_fifo mapped to black box
@N: CD630 :"C:\lscc\diamond\3.2_x64\cae_library\synthesis\vhdl\pmi_def.vhd":584:12:584:19|Synthesizing work.pmi_fifo_work_toplevel_structural_3.syn_black_box 
Post processing for work.pmi_fifo_work_toplevel_structural_3.syn_black_box
Post processing for work.fifo.structural
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":6:7:6:21|Synthesizing work.dvsaerspiconfig.behavioral 
Post processing for work.dvsaerspiconfig.behavioral
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(5) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(6) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(7) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(8) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(9) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(10) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(11) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(12) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(13) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(14) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(15) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(16) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(17) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(18) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(19) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(20) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(21) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(22) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(23) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(24) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(25) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(26) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(27) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(28) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(29) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(30) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|All reachable assignments to DVSAEROutput_DP(31) assign '0'; register removed by optimization
@W: CL279 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":56:2:56:3|Pruning register bits 31 to 5 of DVSAERInput_DP(31 downto 0)  
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERStateMachine.vhd":8:7:8:24|Synthesizing work.dvsaerstatemachine.behavioral 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERStateMachine.vhd":32:13:32:14|Using onehot encoding for type tstate (stidle="100000")
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\ContinuousCounter.vhd":22:7:22:23|Synthesizing work.continuouscounter.behavioral 
Post processing for work.continuouscounter.behavioral
Post processing for work.dvsaerstatemachine.behavioral
@W: CL190 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERStateMachine.vhd":172:2:172:3|Optimizing register bit OutFifoData_DO(8) to a constant 0
@W: CL190 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERStateMachine.vhd":172:2:172:3|Optimizing register bit OutFifoData_DO(9) to a constant 0
@W: CL190 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERStateMachine.vhd":172:2:172:3|Optimizing register bit OutFifoData_DO(10) to a constant 0
@W: CL190 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERStateMachine.vhd":172:2:172:3|Optimizing register bit OutFifoData_DO(11) to a constant 0
@W: CL190 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERStateMachine.vhd":172:2:172:3|Optimizing register bit OutFifoData_DO(14) to a constant 0
@W: CL260 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERStateMachine.vhd":172:2:172:3|Pruning register bit 14 of OutFifoData_DO(14 downto 0)  
@W: CL279 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERStateMachine.vhd":172:2:172:3|Pruning register bits 11 to 8 of OutFifoData_DO(14 downto 0)  
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\FifoMerger.vhd":9:7:9:16|Synthesizing work.fifomerger.behavioral 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\FifoMerger.vhd":32:13:32:14|Using onehot encoding for type tstate (idle="100")
Post processing for work.fifomerger.behavioral
@A: CL282 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\FifoMerger.vhd":67:2:67:3|Feedback mux created for signal State_DP[0:2] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":6:7:6:26|Synthesizing work.multiplexerspiconfig.behavioral 
Post processing for work.multiplexerspiconfig.behavioral
@W: CL271 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|Pruning bits 31 to 1 of MultiplexerInput_DP_3(31 downto 0) -- not in use ... 
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(1) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(2) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(3) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(4) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(5) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(6) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(7) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(8) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(9) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(10) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(11) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(12) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(13) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(14) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(15) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(16) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(17) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(18) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(19) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(20) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(21) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(22) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(23) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(24) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(25) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(26) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(27) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(28) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(29) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(30) assign '0'; register removed by optimization
@W: CL111 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":56:2:56:3|All reachable assignments to MultiplexerOutput_DP(31) assign '0'; register removed by optimization
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerStateMachine.vhd":8:7:8:29|Synthesizing work.multiplexerstatemachine.behavioral 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerStateMachine.vhd":45:13:45:14|Using onehot encoding for type tstate (stidle="1000000000000")
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\ChangeDetector.vhd":9:7:9:20|Synthesizing work.changedetector.behavioral 
Post processing for work.changedetector.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\ContinuousCounter.vhd":22:7:22:23|Synthesizing work.continuouscounter.behavioral 
Post processing for work.continuouscounter.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\PulseDetector.vhd":10:7:10:19|Synthesizing work.pulsedetector.behavioral 
@W: CD136 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\PulseDetector.vhd":27:49:27:56|syn_encoding should immediately follow type declaration ... ignoring attribute.
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\PulseDetector.vhd":26:13:26:14|Using onehot encoding for type tstate (stwaitforpulse="100")
Post processing for work.pulsedetector.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\TimestampGenerator.vhd":9:7:9:24|Synthesizing work.timestampgenerator.structural 
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\ContinuousCounter.vhd":22:7:22:23|Synthesizing work.continuouscounter.behavioral 
Post processing for work.continuouscounter.behavioral
Post processing for work.timestampgenerator.structural
Post processing for work.multiplexerstatemachine.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ext\FIFODualClock.vhd":6:7:6:19|Synthesizing work.fifodualclock.structural 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ext\FIFODualClock.vhd":28:13:28:14|Using onehot encoding for type tstate (stinit="100")
@W: CD280 :"C:\lscc\diamond\3.2_x64\cae_library\synthesis\vhdl\pmi_def.vhd":551:12:551:22|Unbound component pmi_fifo_dc mapped to black box
@N: CD630 :"C:\lscc\diamond\3.2_x64\cae_library\synthesis\vhdl\pmi_def.vhd":551:12:551:22|Synthesizing work.pmi_fifo_dc_work_toplevel_structural_0.syn_black_box 
Post processing for work.pmi_fifo_dc_work_toplevel_structural_0.syn_black_box
Post processing for work.fifodualclock.structural
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\fx3\FX3StateMachine.vhd":11:7:11:21|Synthesizing work.fx3statemachine.behavioral 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\fx3\FX3StateMachine.vhd":35:13:35:14|Using onehot encoding for type tstate (stidle0="100000000000000000")
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\ContinuousCounter.vhd":22:7:22:23|Synthesizing work.continuouscounter.behavioral 
Post processing for work.continuouscounter.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\ContinuousCounter.vhd":22:7:22:23|Synthesizing work.continuouscounter.behavioral 
Post processing for work.continuouscounter.behavioral
Post processing for work.fx3statemachine.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ext\PLL.vhd":5:7:5:9|Synthesizing work.pll.structural 
@W: CD280 :"C:\lscc\diamond\3.2_x64\cae_library\synthesis\vhdl\pmi_def.vhd":1143:12:1143:18|Unbound component pmi_pll mapped to black box
@N: CD630 :"C:\lscc\diamond\3.2_x64\cae_library\synthesis\vhdl\pmi_def.vhd":1143:12:1143:18|Synthesizing work.pmi_pll.syn_black_box 
Post processing for work.pmi_pll.syn_black_box
Post processing for work.pll.structural
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\LogicClockSynchronizer.vhd":4:7:4:28|Synthesizing work.logicclocksynchronizer.structural 
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\DFFSynchronizer.vhd":6:7:6:21|Synthesizing work.dffsynchronizer.behavioral 
Post processing for work.dffsynchronizer.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\DFFSynchronizer.vhd":6:7:6:21|Synthesizing work.dffsynchronizer.behavioral 
Post processing for work.dffsynchronizer.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\ResetSynchronizer.vhd":10:7:10:23|Synthesizing work.resetsynchronizer.behavioral 
Post processing for work.resetsynchronizer.behavioral
Post processing for work.logicclocksynchronizer.structural
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\fx3\FX3USBClockSynchronizer.vhd":4:7:4:29|Synthesizing work.fx3usbclocksynchronizer.structural 
Post processing for work.fx3usbclocksynchronizer.structural
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\CAVIAR2WSAER.vhd":24:7:24:18|Synthesizing work.caviar2wsaer.structural 
@N: CD233 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\CAVIAR2WSAER.vhd":41:12:41:13|Using sequential encoding for type tsm
@W: CD604 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\CAVIAR2WSAER.vhd":103:1:103:14|OTHERS clause is not synthesized 
Post processing for work.caviar2wsaer.structural
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCell.vhd":26:7:26:22|Synthesizing work.objectmotioncell.behavioural 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCell.vhd":55:13:55:14|Using onehot encoding for type tst (idle="100000000000")
@W: CG296 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCell.vhd":127:13:127:19|Incomplete sensitivity list - assuming completeness
@W: CG290 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCell.vhd":138:25:138:35|Referenced variable timestamp_s is not in sensitivity list
@W: CD434 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCell.vhd":237:62:237:71|Signal psmack_abi in the sensitivity list is not used in the process
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\MullerCelement.vhd":26:7:26:20|Synthesizing work.mullercelement.behavioural 
@N: CD364 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\MullerCelement.vhd":46:16:46:20|Removed redundant assignment
@N: CD364 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\MullerCelement.vhd":47:16:47:20|Removed redundant assignment
Post processing for work.mullercelement.behavioural
@W: CL117 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\MullerCelement.vhd":44:1:44:4|Latch generated from process for signal state; possible missing assignment in an if or case statement.
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\ContinuousCounter.vhd":22:7:22:23|Synthesizing work.continuouscounter.behavioral 
Post processing for work.continuouscounter.behavioral
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\ContinuousCounter.vhd":22:7:22:23|Synthesizing work.continuouscounter.behavioral 
Post processing for work.continuouscounter.behavioral
Post processing for work.objectmotioncell.behavioural
@W: CL169 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCell.vhd":133:1:133:2|Pruning register CurrentTimeStamp_S_2(31 downto 0)  
@W: CL169 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCell.vhd":133:1:133:2|Pruning register SubtractionTimesDT_S_3(31 downto 0)  
@W: CL169 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCell.vhd":133:1:133:2|Pruning register MembranePotential_S_3(31 downto 0)  
@W: CL169 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCell.vhd":133:1:133:2|Pruning register TimeBetween2Events_S_3(31 downto 0)  
@W: CL169 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCell.vhd":133:1:133:2|Pruning register PreviousTimeStamp_S_4(31 downto 0)  
@W: CL168 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCell.vhd":104:24:104:45|Pruning instance TimeStampTimer -- not in use ... 
@N: CD630 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\WSAER2CAVIAR2.vhd":24:7:24:18|Synthesizing work.wsaer2caviar.structural 
@N: CD231 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\WSAER2CAVIAR2.vhd":45:12:45:13|Using onehot encoding for type tst (idle="10000000")
@W: CD604 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\WSAER2CAVIAR2.vhd":115:3:115:16|OTHERS clause is not synthesized 
@W: CG296 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\WSAER2CAVIAR2.vhd":71:0:71:6|Incomplete sensitivity list - assuming completeness
@W: CG290 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\WSAER2CAVIAR2.vhd":82:8:82:17|Referenced variable wsaer_data is not in sensitivity list
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\WSAER2CAVIAR2.vhd":43:10:43:19|Signal dwsaer_req is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\WSAER2CAVIAR2.vhd":43:21:43:31|Signal d1wsaer_req is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\WSAER2CAVIAR2.vhd":43:33:43:43|Signal d2wsaer_req is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\WSAER2CAVIAR2.vhd":43:46:43:56|Signal wsaer_data9 is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\WSAER2CAVIAR2.vhd":43:59:43:63|Signal last9 is undriven 
@W: CD638 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\WSAER2CAVIAR2.vhd":44:10:44:19|Signal latched_ev is undriven 
Post processing for work.wsaer2caviar.structural
Post processing for work.toplevel.structural
@W: CL240 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":152:67:152:74|DAVIS_en is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":152:8:152:19|WS2CAVIAR_en is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":151:8:151:16|Bit 0 of signal ot_active is floating -- simulation mismatch possible.
@W: CL252 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":151:8:151:16|Bit 1 of signal ot_active is floating -- simulation mismatch possible.
@W: CL252 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":151:8:151:16|Bit 2 of signal ot_active is floating -- simulation mismatch possible.
@W: CL252 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":151:8:151:16|Bit 3 of signal ot_active is floating -- simulation mismatch possible.
@W: CL252 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":150:8:150:10|Bit 0 of signal led is floating -- simulation mismatch possible.
@W: CL252 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":150:8:150:10|Bit 1 of signal led is floating -- simulation mismatch possible.
@W: CL252 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":150:8:150:10|Bit 2 of signal led is floating -- simulation mismatch possible.
@W: CL240 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":69:2:69:16|SyncOutClock_CO is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL169 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":172:2:172:3|Pruning register testcnt_3(7 downto 0)  
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\WSAER2CAVIAR2.vhd":51:3:51:4|Trying to extract state machine for register cs
Extracted state machine for register cs
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCell.vhd":133:1:133:2|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 12 reachable states with original encodings of:
   000000000001
   000000000010
   000000000100
   000000001000
   000000010000
   000000100000
   000001000000
   000010000000
   000100000000
   001000000000
   010000000000
   100000000000
@W: CL246 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCell.vhd":35:2:35:13|Input port bits 12 to 9 of pdvsdata_adi(16 downto 0) are unused 
@W: CL246 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCell.vhd":35:2:35:13|Input port bits 4 to 0 of pdvsdata_adi(16 downto 0) are unused 
@W: CL159 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\ObjectMotionCell.vhd":45:2:45:14|Input TimerLimit_SI is unused
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\CAVIAR2WSAER.vhd":48:3:48:4|Trying to extract state machine for register cs
Extracted state machine for register cs
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\fx3\FX3StateMachine.vhd":283:2:283:3|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 18 reachable states with original encodings of:
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
   100000000000000000
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ext\FIFODualClock.vhd":131:2:131:3|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 3 reachable states with original encodings of:
   001
   010
   100
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\PulseDetector.vhd":89:2:89:3|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 3 reachable states with original encodings of:
   001
   010
   100
@W: CL189 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerStateMachine.vhd":369:2:369:3|Register bit StateTimestampNext_DP(stdropdata) is always 0, optimizing ...
@W: CL189 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerStateMachine.vhd":369:2:369:3|Register bit StateTimestampNext_DP(stprepareexttrigger) is always 0, optimizing ...
@W: CL189 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerStateMachine.vhd":369:2:369:3|Register bit StateTimestampNext_DP(stprepareimu) is always 0, optimizing ...
@W: CL189 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerStateMachine.vhd":369:2:369:3|Register bit StateTimestampNext_DP(stprepareapsadc) is always 0, optimizing ...
@W: CL189 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerStateMachine.vhd":369:2:369:3|Register bit StateTimestampNext_DP(stpreparedvsaer) is always 0, optimizing ...
@W: CL189 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerStateMachine.vhd":369:2:369:3|Register bit StateTimestampNext_DP(sttimestampwrap) is always 0, optimizing ...
@W: CL189 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerStateMachine.vhd":369:2:369:3|Register bit StateTimestampNext_DP(sttimestampreset) is always 0, optimizing ...
@W: CL189 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerStateMachine.vhd":369:2:369:3|Register bit StateTimestampNext_DP(stidle) is always 0, optimizing ...
@W: CL260 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerStateMachine.vhd":369:2:369:3|Pruning register bit 0 of StateTimestampNext_DP(0 to 12)  
@W: CL260 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerStateMachine.vhd":369:2:369:3|Pruning register bit 2 of StateTimestampNext_DP(0 to 12)  
@W: CL260 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerStateMachine.vhd":369:2:369:3|Pruning register bit 4 of StateTimestampNext_DP(0 to 12)  
@W: CL260 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerStateMachine.vhd":369:2:369:3|Pruning register bit 6 of StateTimestampNext_DP(0 to 12)  
@W: CL260 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerStateMachine.vhd":369:2:369:3|Pruning register bit 8 of StateTimestampNext_DP(0 to 12)  
@W: CL279 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerStateMachine.vhd":369:2:369:3|Pruning register bits 10 to 12 of StateTimestampNext_DP(0 to 12)  
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerStateMachine.vhd":369:2:369:3|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 13 reachable states with original encodings of:
   0000000000001
   0000000000010
   0000000000100
   0000000001000
   0000000010000
   0000000100000
   0000001000000
   0000010000000
   0000100000000
   0001000000000
   0010000000000
   0100000000000
   1000000000000
@W: CL246 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MultiplexerSPIConfig.vhd":15:2:15:20|Input port bits 31 to 1 of configparaminput_di(31 downto 0) are unused 
@W: CL247 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\FifoMerger.vhd":16:2:16:18|Input port bit 1 of fifoin1control_si(1 downto 0) is unused 
@W: CL247 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\FifoMerger.vhd":20:2:20:18|Input port bit 1 of fifoin2control_si(1 downto 0) is unused 
@W: CL247 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\FifoMerger.vhd":24:2:24:18|Input port bit 1 of fifooutcontrol_si(1 downto 0) is unused 
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERStateMachine.vhd":172:2:172:3|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@W: CL247 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERStateMachine.vhd":16:2:16:18|Input port bit 1 of outfifocontrol_si(1 downto 0) is unused 
@W: CL246 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\DVSAERSPIConfig.vhd":15:2:15:20|Input port bits 31 to 5 of configparaminput_di(31 downto 0) are unused 
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ext\FIFO.vhd":121:2:121:3|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 3 reachable states with original encodings of:
   001
   010
   100
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MISCAERStateMachine.vhd":201:2:201:3|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
@W: CL260 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MISCAERStateMachine.vhd":201:2:201:3|Pruning register bit 10 of OutFifoData_DO(10 downto 0)  
@W: CL159 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\MISCAERStateMachine.vhd":16:2:16:18|Input OutFifoControl_SI is unused
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ext\FIFO.vhd":121:2:121:3|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 3 reachable states with original encodings of:
   001
   010
   100
@W: CL190 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCStateMachine.vhd":75:2:75:3|Optimizing register bit State_DP(stidle) to a constant 0
@W: CL169 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCStateMachine.vhd":75:2:75:3|Pruning register State_DP(stidle)  
@W: CL159 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCStateMachine.vhd":12:2:12:9|Input Clock_CI is unused
@W: CL159 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCStateMachine.vhd":13:2:13:9|Input Reset_RI is unused
@W: CL159 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCStateMachine.vhd":16:2:16:18|Input OutFifoControl_SI is unused
@W: CL159 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCStateMachine.vhd":27:2:27:14|Input APSADCData_DI is unused
@W: CL159 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCStateMachine.vhd":28:2:28:18|Input APSADCOverflow_SI is unused
@W: CL159 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCStateMachine.vhd":34:2:34:16|Input APSADCConfig_DI is unused
@W: CL246 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\APSADCSPIConfig.vhd":15:2:15:20|Input port bits 31 to 1 of configparaminput_di(31 downto 0) are unused 
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ext\FIFO.vhd":121:2:121:3|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 3 reachable states with original encodings of:
   001
   010
   100
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUStateMachine.vhd":805:2:805:3|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 29 reachable states with original encodings of:
   00000000000000000000000000001
   00000000000000000000000000010
   00000000000000000000000000100
   00000000000000000000000001000
   00000000000000000000000010000
   00000000000000000000000100000
   00000000000000000000001000000
   00000000000000000000010000000
   00000000000000000000100000000
   00000000000000000001000000000
   00000000000000000010000000000
   00000000000000000100000000000
   00000000000000001000000000000
   00000000000000010000000000000
   00000000000000100000000000000
   00000000000001000000000000000
   00000000000010000000000000000
   00000000000100000000000000000
   00000000001000000000000000000
   00000000010000000000000000000
   00000000100000000000000000000
   00000001000000000000000000000
   00000010000000000000000000000
   00000100000000000000000000000
   00001000000000000000000000000
   00010000000000000000000000000
   00100000000000000000000000000
   01000000000000000000000000000
   10000000000000000000000000000
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUStateMachine.vhd":132:2:132:3|Trying to extract state machine for register I2CState_DP
Extracted state machine for register I2CState_DP
State machine has 10 reachable states with original encodings of:
   0000000001
   0000000010
   0000000100
   0000001000
   0000010000
   0000100000
   0001000000
   0010000000
   0100000000
   1000000000
@W: CL247 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUStateMachine.vhd":18:2:18:18|Input port bit 1 of outfifocontrol_si(1 downto 0) is unused 
@W: CL246 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\IMUSPIConfig.vhd":15:2:15:20|Input port bits 31 to 8 of configparaminput_di(31 downto 0) are unused 
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ext\FIFO.vhd":121:2:121:3|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 3 reachable states with original encodings of:
   001
   010
   100
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\support\PulseDetector.vhd":89:2:89:3|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 3 reachable states with original encodings of:
   001
   010
   100
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ExtTriggerStateMachine.vhd":104:2:104:3|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
@W: CL247 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ExtTriggerStateMachine.vhd":19:2:19:18|Input port bit 1 of outfifocontrol_si(1 downto 0) is unused 
@W: CL246 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\ExtTriggerSPIConfig.vhd":17:2:17:20|Input port bits 31 to 24 of configparaminput_di(31 downto 0) are unused 
@N: CL201 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\..\common-source\SPIConfig.vhd":227:2:227:3|Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
@W: CL159 :"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\private-source\TopLevel.vhd":18:2:18:24|Input SPIAlternativeSelect_SI is unused
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 122MB peak: 137MB)

Process took 0h:00m:05s realtime, 0h:00m:04s cputime
# Wed Oct 01 15:57:04 2014

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 908R, Built Apr 16 2014 10:10:17
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2013.09L-SP1-1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@L: E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\SeeBetterLogic_FX3_SeeBetterLogic_FX3_scck.rpt 
Printing clock  summary report in "E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\SeeBetterLogic_FX3_SeeBetterLogic_FX3_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 117MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 117MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 127MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 129MB)

@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\caviar2wsaer.vhd":48:3:48:4|Removing sequential instance alex[1:0] of view:PrimLib.dffr(prim) in hierarchy view:work.CAVIAR2WSAER(structural) because there are no references to its outputs 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\caviar2wsaer.vhd":48:3:48:4|Removing sequential instance WSAER_data[17:0] of view:PrimLib.dffre(prim) in hierarchy view:work.CAVIAR2WSAER(structural) because there are no references to its outputs 
@N: BN115 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\logicclocksynchronizer.vhd":83:28:83:47|Removing instance syncSyncOutSwitch of view:work.DFFSynchronizerZ0_syncSyncOutSwitch(behavioral) because there are no references to its outputs 
@N: BN115 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\logicclocksynchronizer.vhd":90:26:90:45|Removing instance syncSyncInClock of view:work.DFFSynchronizerZ0_syncSyncInClock(behavioral) because there are no references to its outputs 
@N: BN115 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\logicclocksynchronizer.vhd":97:27:97:46|Removing instance syncSyncInSwitch of view:work.DFFSynchronizerZ0_syncSyncInSwitch(behavioral) because there are no references to its outputs 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\dvsaerstatemachine.vhd":172:2:172:3|Removing sequential instance DVSAERAck_SBO of view:PrimLib.dffs(prim) in hierarchy view:work.DVSAERStateMachine(behavioral) because there are no references to its outputs 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\miscaerstatemachine.vhd":201:2:201:3|Removing sequential instance MISCAERAck_SBO of view:PrimLib.dffs(prim) in hierarchy view:work.MISCAERStateMachine(behavioral) because there are no references to its outputs 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\ext\fifo.vhd":121:2:121:3|Removing sequential instance FifoControl_SO\.ReadSide\.AlmostEmpty_S of view:PrimLib.dffs(prim) in hierarchy view:work.FIFO_15_16_0_4_16_14_EBR_dvsAerFifo(structural) because there are no references to its outputs 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\ext\fifo.vhd":121:2:121:3|Removing sequential instance FifoControl_SO\.ReadSide\.AlmostEmpty_S of view:PrimLib.dffs(prim) in hierarchy view:work.FIFO_15_16_0_4_16_14_EBR_miscAerFifo(structural) because there are no references to its outputs 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\dffsynchronizer.vhd":28:2:28:3|Removing sequential instance SyncSignalSyncFF_S[0] of view:PrimLib.dffr(prim) in hierarchy view:work.DFFSynchronizerZ0_syncSyncOutSwitch(behavioral) because there are no references to its outputs 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\dffsynchronizer.vhd":28:2:28:3|Removing sequential instance SyncSignalSyncFF_S[0] of view:PrimLib.dffr(prim) in hierarchy view:work.DFFSynchronizerZ0_syncSyncInClock(behavioral) because there are no references to its outputs 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\dffsynchronizer.vhd":28:2:28:3|Removing sequential instance SyncSignalSyncFF_S[0] of view:PrimLib.dffr(prim) in hierarchy view:work.DFFSynchronizerZ0_syncSyncInSwitch(behavioral) because there are no references to its outputs 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\dffsynchronizer.vhd":28:2:28:3|Removing sequential instance SyncSignalDemetFF_S[0] of view:PrimLib.dffr(prim) in hierarchy view:work.DFFSynchronizerZ0_syncSyncOutSwitch(behavioral) because there are no references to its outputs 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\dffsynchronizer.vhd":28:2:28:3|Removing sequential instance SyncSignalDemetFF_S[0] of view:PrimLib.dffr(prim) in hierarchy view:work.DFFSynchronizerZ0_syncSyncInClock(behavioral) because there are no references to its outputs 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\dffsynchronizer.vhd":28:2:28:3|Removing sequential instance SyncSignalDemetFF_S[0] of view:PrimLib.dffr(prim) in hierarchy view:work.DFFSynchronizerZ0_syncSyncInSwitch(behavioral) because there are no references to its outputs 
@W: MT462 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\mullercelement.vhd":44:1:44:4|Net OMCell.AcknowledgeCElement.un1_ain appears to be an unidentified clock source. Assuming default frequency. 
syn_allowed_resources : blockrams=38  set on top level netlist TopLevel


Clock Summary
**************

Start                              Requested      Requested     Clock        Clock                
Clock                              Frequency      Period        Type         Group                
--------------------------------------------------------------------------------------------------
PLL|OutClock_CO_inferred_clock     59.2 MHz       16.893        inferred     Autoconstr_clkgroup_0
System                             1251.7 MHz     0.799         system       system_clkgroup      
TopLevel|USBClock_CI               349.7 MHz      2.860         inferred     Autoconstr_clkgroup_1
==================================================================================================

@W: MT531 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\mullercelement.vhd":44:1:44:4|Found signal identified as System clock which controls 1 sequential elements including OMCell.AcknowledgeCElement.Cout.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\wsaer2caviar2.vhd":51:3:51:4|Found inferred clock PLL|OutClock_CO_inferred_clock which controls 5383 sequential elements including BWSAER2CAVIAR.CAVIAR_data[16:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\resetsynchronizer.vhd":26:2:26:3|Found inferred clock TopLevel|USBClock_CI which controls 75 sequential elements including syncInputsToUSBClock.syncReset.SyncSignalDemetFF_S. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 111MB peak: 179MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Wed Oct 01 15:57:09 2014

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 908R, Built Apr 16 2014 10:10:17
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2013.09L-SP1-1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 156MB peak: 159MB)

@W: MO111 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\toplevel.vhd":268:126:268:128|Tristate driver DVSAERAck_SBO_1 on net DVSAERAck_SBO_1 has its enable tied to GND (module TopLevel) 
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\multiplexerspiconfig.vhd":56:2:56:3|Removing sequential instance multiplexerSPIConfig.MultiplexerInput_DP[0],  because it is equivalent to instance apsadcSPIConfig.APSADCInput_DP[0]

Available hyper_sources - for debug and ip models
	None Found

@W: MT462 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\mullercelement.vhd":44:1:44:4|Net OMCell.AcknowledgeCElement.un1_ain appears to be an unidentified clock source. Assuming default frequency. 
@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\pulsegenerator.vhd":66:2:66:3|Removing sequential instance LengthCount_DP[5:0] of view:PrimLib.dffr(prim) in hierarchy view:work.PulseGeneratorZ0_timestampEnableGenerate(behavioral) because there are no references to its outputs 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\pulsegenerator.vhd":66:2:66:3|Removing sequential instance LengthCount_DP[5:0] of view:PrimLib.dffr(prim) in hierarchy view:work.PulseGeneratorZ0(behavioral) because there are no references to its outputs 

Finished RTL optimizations (Real Time elapsed 0h:00m:37s; CPU Time elapsed 0h:00m:37s; Memory used current: 231MB peak: 444MB)

@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\dvsaerspiconfig.vhd":56:2:56:3|Removing instance dvsaerSPIConfig.DVSAERInput_DP[0],  because it is equivalent to instance apsadcSPIConfig.APSADCInput_DP[0]
Encoding state machine cs[0:7] (view:work.WSAER2CAVIAR(structural))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
@N:"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\wsaer2caviar2.vhd":51:3:51:4|Found counter in view:work.WSAER2CAVIAR(structural) inst cnt[4:0]
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\wsaer2caviar2.vhd":51:3:51:4|Removing sequential instance CAVIAR_data[12] in hierarchy view:work.WSAER2CAVIAR(structural) because there are no references to its outputs 
@A: BN291 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\wsaer2caviar2.vhd":51:3:51:4|Boundary register CAVIAR_data[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\wsaer2caviar2.vhd":51:3:51:4|Removing sequential instance CAVIAR_data[11] in hierarchy view:work.WSAER2CAVIAR(structural) because there are no references to its outputs 
@A: BN291 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\wsaer2caviar2.vhd":51:3:51:4|Boundary register CAVIAR_data[11] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\wsaer2caviar2.vhd":51:3:51:4|Removing sequential instance CAVIAR_data[10] in hierarchy view:work.WSAER2CAVIAR(structural) because there are no references to its outputs 
@A: BN291 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\wsaer2caviar2.vhd":51:3:51:4|Boundary register CAVIAR_data[10] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\wsaer2caviar2.vhd":51:3:51:4|Removing sequential instance CAVIAR_data[9] in hierarchy view:work.WSAER2CAVIAR(structural) because there are no references to its outputs 
@A: BN291 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\wsaer2caviar2.vhd":51:3:51:4|Boundary register CAVIAR_data[9] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\wsaer2caviar2.vhd":51:3:51:4|Removing sequential instance CAVIAR_data[4] in hierarchy view:work.WSAER2CAVIAR(structural) because there are no references to its outputs 
@A: BN291 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\wsaer2caviar2.vhd":51:3:51:4|Boundary register CAVIAR_data[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\wsaer2caviar2.vhd":51:3:51:4|Removing sequential instance CAVIAR_data[3] in hierarchy view:work.WSAER2CAVIAR(structural) because there are no references to its outputs 
@A: BN291 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\wsaer2caviar2.vhd":51:3:51:4|Boundary register CAVIAR_data[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\wsaer2caviar2.vhd":51:3:51:4|Removing sequential instance CAVIAR_data[2] in hierarchy view:work.WSAER2CAVIAR(structural) because there are no references to its outputs 
@A: BN291 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\wsaer2caviar2.vhd":51:3:51:4|Boundary register CAVIAR_data[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\wsaer2caviar2.vhd":51:3:51:4|Removing sequential instance CAVIAR_data[1] in hierarchy view:work.WSAER2CAVIAR(structural) because there are no references to its outputs 
@A: BN291 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\wsaer2caviar2.vhd":51:3:51:4|Boundary register CAVIAR_data[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\wsaer2caviar2.vhd":51:3:51:4|Removing sequential instance CAVIAR_data[0] in hierarchy view:work.WSAER2CAVIAR(structural) because there are no references to its outputs 
@A: BN291 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\wsaer2caviar2.vhd":51:3:51:4|Boundary register CAVIAR_data[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: MF179 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\wsaer2caviar2.vhd":61:7:61:21|Found 5 bit by 5 bit '==' comparator, 'un6_cnt'
Encoding state machine State_DP[0:11] (view:work.ObjectMotionCell(behavioural))
original code -> new code
   000000000001 -> 000000000001
   000000000010 -> 000000000010
   000000000100 -> 000000000100
   000000001000 -> 000000001000
   000000010000 -> 000000010000
   000000100000 -> 000000100000
   000001000000 -> 000001000000
   000010000000 -> 000010000000
   000100000000 -> 000100000000
   001000000000 -> 001000000000
   010000000000 -> 010000000000
   100000000000 -> 100000000000
@N:"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\continuouscounter.vhd":70:2:70:3|Found counter in view:work.ContinuousCounter_32_false_true_false_false(behavioral) inst Count_DP[31:0]
Encoding state machine cs[0:3] (view:work.CAVIAR2WSAER(structural))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine State_DP[0:17] (view:work.FX3Statemachine(behavioral))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
@W: MO129 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\fx3\fx3statemachine.vhd":283:2:283:3|Sequential instance usbFX3SM.USBFifoAddress_DO[1] reduced to a combinational gate by constant propagation
@N:"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\continuouscounter.vhd":70:2:70:3|Found counter in view:work.ContinuousCounter_17_false_true_false_false(behavioral) inst Count_DP[16:0]
Encoding state machine State_DP[0:2] (view:work.FIFODualClock(structural))
original code -> new code
   001 -> 00
   010 -> 01
   100 -> 10
Encoding state machine State_DP[0:12] (view:work.MultiplexerStateMachine(behavioral))
original code -> new code
   0000000000001 -> 0000000000001
   0000000000010 -> 0000000000010
   0000000000100 -> 0000000000100
   0000000001000 -> 0000000001000
   0000000010000 -> 0000000010000
   0000000100000 -> 0000000100000
   0000001000000 -> 0000001000000
   0000010000000 -> 0000010000000
   0000100000000 -> 0000100000000
   0001000000000 -> 0001000000000
   0010000000000 -> 0010000000000
   0100000000000 -> 0100000000000
   1000000000000 -> 1000000000000
@N:"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\pulsegenerator.vhd":66:2:66:3|Found counter in view:work.PulseGeneratorZ0_timestampEnableGenerate(behavioral) inst IntervalCount_DP[5:0]
@N:"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\continuouscounter.vhd":70:2:70:3|Found counter in view:work.ContinuousCounter_15_true_true_true_true(behavioral) inst Count_DP[14:0]
Encoding state machine State_DP[0:2] (view:work.PulseDetector_2(behavioral))
original code -> new code
   001 -> 00
   010 -> 01
   100 -> 10
@N:"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\continuouscounter.vhd":70:2:70:3|Found counter in view:work.ContinuousCounter_12_true_true_true_true(behavioral) inst Count_DP[11:0]
@N: MF179 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\changedetector.vhd":40:5:40:34|Found 15 bit by 15 bit '==' comparator, 'detectChange\.un4_inputdata_di'
Encoding state machine State_DP[0:2] (view:work.FIFO_15_16_0_4_16_14_EBR_MergerAerFifo(structural))
original code -> new code
   001 -> 00
   010 -> 01
   100 -> 10
Encoding state machine State_DP[0:2] (view:work.FIFO_15_16_0_4_16_14_EBR_dvsAerFifo(structural))
original code -> new code
   001 -> 00
   010 -> 01
   100 -> 10
Encoding state machine State_DP[0:5] (view:work.DVSAERStateMachine(behavioral))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N:"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\continuouscounter.vhd":70:2:70:3|Found counter in view:work.ContinuousCounter_5_true_true_false_false_ackDelayCounter(behavioral) inst Count_DP[4:0]
@N: MF179 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\continuouscounter.vhd":53:6:53:28|Found 5 bit by 5 bit '==' comparator, 'counterLogic\.un95_clear_si'
@N: MF179 :|Found 5 bit by 5 bit '==' comparator, 'overflowLogicProcesses\.overflowLogic\.un5_overflow_at_zero'
@N:"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\continuouscounter.vhd":70:2:70:3|Found counter in view:work.ContinuousCounter_5_true_true_false_false_ackExtensionCounter(behavioral) inst Count_DP[4:0]
@N: MF179 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\continuouscounter.vhd":53:6:53:28|Found 5 bit by 5 bit '==' comparator, 'counterLogic\.un95_clear_si'
@N: MF179 :|Found 5 bit by 5 bit '==' comparator, 'overflowLogicProcesses\.overflowLogic\.un5_overflow_at_zero'
Encoding state machine State_DP[0:2] (view:work.FIFO_15_16_0_4_16_14_EBR_miscAerFifo(structural))
original code -> new code
   001 -> 00
   010 -> 01
   100 -> 10
Encoding state machine State_DP[0:7] (view:work.MISCAERStateMachine(behavioral))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\miscaerstatemachine.vhd":201:2:201:3|Removing sequential instance State_DP[0] of view:PrimLib.dffr(prim) in hierarchy view:work.MISCAERStateMachine(behavioral) because there are no references to its outputs 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\miscaerstatemachine.vhd":201:2:201:3|Removing sequential instance State_DP[4] of view:PrimLib.dffr(prim) in hierarchy view:work.MISCAERStateMachine(behavioral) because there are no references to its outputs 
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\miscaerstatemachine.vhd":201:2:201:3|Removing instance miscAerSM.OutFifoData_DO_1[9],  because it is equivalent to instance miscAerSM.OutFifoData_DO_1[14]
Encoding state machine State_DP[0:2] (view:work.FIFO_15_128_0_8_128_120_EBR(structural))
original code -> new code
   001 -> 00
   010 -> 01
   100 -> 10
Encoding state machine State_DP[0:2] (view:work.FIFO_15_14_0_7_14_7_EBR(structural))
original code -> new code
   001 -> 00
   010 -> 01
   100 -> 10
Encoding state machine State_DP[0:2] (view:work.FIFO_15_4_0_1_4_3_EBR(structural))
original code -> new code
   001 -> 00
   010 -> 01
   100 -> 10
Encoding state machine State_DP[0:3] (view:work.ExtTriggerStateMachine(behavioral))
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
   1000 -> 11
Encoding state machine State_DP[0:2] (view:work.PulseDetector_27(behavioral))
original code -> new code
   001 -> 00
   010 -> 01
   100 -> 10
@N:"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\pulsedetector.vhd":89:2:89:3|Found counter in view:work.PulseDetector_27(behavioral) inst Count_DP[26:0]
@N:"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\pulsegenerator.vhd":66:2:66:3|Found counter in view:work.PulseGeneratorZ1(behavioral) inst LengthCount_DP[26:0]
@N:"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\pulsegenerator.vhd":66:2:66:3|Found counter in view:work.PulseGeneratorZ1(behavioral) inst IntervalCount_DP[26:0]
Encoding state machine State_DP[0:3] (view:work.SPIConfig(behavioral))
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
   1000 -> 11
@W: MO129 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\spiconfig.vhd":227:2:227:3|Sequential instance spiConfiguration.ParamOutput_DP[24] reduced to a combinational gate by constant propagation
@W: MO129 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\spiconfig.vhd":227:2:227:3|Sequential instance spiConfiguration.ParamOutput_DP[25] reduced to a combinational gate by constant propagation
@W: MO129 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\spiconfig.vhd":227:2:227:3|Sequential instance spiConfiguration.ParamOutput_DP[26] reduced to a combinational gate by constant propagation
@W: MO129 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\spiconfig.vhd":227:2:227:3|Sequential instance spiConfiguration.ParamOutput_DP[27] reduced to a combinational gate by constant propagation
@W: MO129 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\spiconfig.vhd":227:2:227:3|Sequential instance spiConfiguration.ParamOutput_DP[28] reduced to a combinational gate by constant propagation
@W: MO129 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\spiconfig.vhd":227:2:227:3|Sequential instance spiConfiguration.ParamOutput_DP[29] reduced to a combinational gate by constant propagation
@W: MO129 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\spiconfig.vhd":227:2:227:3|Sequential instance spiConfiguration.ParamOutput_DP[30] reduced to a combinational gate by constant propagation
@W: MO129 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\spiconfig.vhd":227:2:227:3|Sequential instance spiConfiguration.ParamOutput_DP[31] reduced to a combinational gate by constant propagation
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\spiconfig.vhd":227:2:227:3|Removing sequential instance ParamInput_DP[31] in hierarchy view:work.SPIConfig(behavioral) because there are no references to its outputs 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\spiconfig.vhd":227:2:227:3|Removing sequential instance ParamInput_DP[30] in hierarchy view:work.SPIConfig(behavioral) because there are no references to its outputs 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\spiconfig.vhd":227:2:227:3|Removing sequential instance ParamInput_DP[29] in hierarchy view:work.SPIConfig(behavioral) because there are no references to its outputs 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\spiconfig.vhd":227:2:227:3|Removing sequential instance ParamInput_DP[28] in hierarchy view:work.SPIConfig(behavioral) because there are no references to its outputs 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\spiconfig.vhd":227:2:227:3|Removing sequential instance ParamInput_DP[27] in hierarchy view:work.SPIConfig(behavioral) because there are no references to its outputs 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\spiconfig.vhd":227:2:227:3|Removing sequential instance ParamInput_DP[26] in hierarchy view:work.SPIConfig(behavioral) because there are no references to its outputs 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\spiconfig.vhd":227:2:227:3|Removing sequential instance ParamInput_DP[25] in hierarchy view:work.SPIConfig(behavioral) because there are no references to its outputs 
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\spiconfig.vhd":227:2:227:3|Removing sequential instance ParamInput_DP[24] in hierarchy view:work.SPIConfig(behavioral) because there are no references to its outputs 
@N:"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\continuouscounter.vhd":70:2:70:3|Found counter in view:work.ContinuousCounter_6_true_false_false_false(behavioral) inst Count_DP[5:0]
Encoding state machine State_DP[0:28] (view:work.IMUStateMachine(behavioral))
original code -> new code
   00000000000000000000000000001 -> 00000000000000000000000000001
   00000000000000000000000000010 -> 00000000000000000000000000010
   00000000000000000000000000100 -> 00000000000000000000000000100
   00000000000000000000000001000 -> 00000000000000000000000001000
   00000000000000000000000010000 -> 00000000000000000000000010000
   00000000000000000000000100000 -> 00000000000000000000000100000
   00000000000000000000001000000 -> 00000000000000000000001000000
   00000000000000000000010000000 -> 00000000000000000000010000000
   00000000000000000000100000000 -> 00000000000000000000100000000
   00000000000000000001000000000 -> 00000000000000000001000000000
   00000000000000000010000000000 -> 00000000000000000010000000000
   00000000000000000100000000000 -> 00000000000000000100000000000
   00000000000000001000000000000 -> 00000000000000001000000000000
   00000000000000010000000000000 -> 00000000000000010000000000000
   00000000000000100000000000000 -> 00000000000000100000000000000
   00000000000001000000000000000 -> 00000000000001000000000000000
   00000000000010000000000000000 -> 00000000000010000000000000000
   00000000000100000000000000000 -> 00000000000100000000000000000
   00000000001000000000000000000 -> 00000000001000000000000000000
   00000000010000000000000000000 -> 00000000010000000000000000000
   00000000100000000000000000000 -> 00000000100000000000000000000
   00000001000000000000000000000 -> 00000001000000000000000000000
   00000010000000000000000000000 -> 00000010000000000000000000000
   00000100000000000000000000000 -> 00000100000000000000000000000
   00001000000000000000000000000 -> 00001000000000000000000000000
   00010000000000000000000000000 -> 00010000000000000000000000000
   00100000000000000000000000000 -> 00100000000000000000000000000
   01000000000000000000000000000 -> 01000000000000000000000000000
   10000000000000000000000000000 -> 10000000000000000000000000000
Encoding state machine I2CState_DP[0:9] (view:work.IMUStateMachine(behavioral))
original code -> new code
   0000000001 -> 0000000001
   0000000010 -> 0000000010
   0000000100 -> 0000000100
   0000001000 -> 0000001000
   0000010000 -> 0000010000
   0000100000 -> 0000100000
   0001000000 -> 0001000000
   0010000000 -> 0010000000
   0100000000 -> 0100000000
   1000000000 -> 1000000000
@N: BN362 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imustatemachine.vhd":132:2:132:3|Removing sequential instance I2CState_DP[0] of view:PrimLib.dffr(prim) in hierarchy view:work.IMUStateMachine(behavioral) because there are no references to its outputs 
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\changedetector.vhd":49:2:49:3|Removing instance imuSM.detectRunChange.PreviousData_DP[0],  because it is equivalent to instance imuSM.delayRun.Output_SO[0]
@N:"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\pulsegenerator.vhd":66:2:66:3|Found counter in view:work.PulseGeneratorZ0(behavioral) inst IntervalCount_DP[5:0]
@N:"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\continuouscounter.vhd":70:2:70:3|Found counter in view:work.ContinuousCounter_5_true_false_false_false(behavioral) inst Count_DP[4:0]
@N: MF179 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\changedetector.vhd":40:5:40:34|Found 8 bit by 8 bit '==' comparator, 'detectChange\.un2_inputdata_di'
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\changedetector.vhd":49:2:49:3|Removing instance multiplexerSM.timestampChangeDetector.PreviousData_DP[0],  because it is equivalent to instance multiplexerSM.TimestampBuffer_D[0]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\changedetector.vhd":49:2:49:3|Removing instance multiplexerSM.timestampChangeDetector.PreviousData_DP[1],  because it is equivalent to instance multiplexerSM.TimestampBuffer_D[1]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\changedetector.vhd":49:2:49:3|Removing instance multiplexerSM.timestampChangeDetector.PreviousData_DP[2],  because it is equivalent to instance multiplexerSM.TimestampBuffer_D[2]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\changedetector.vhd":49:2:49:3|Removing instance multiplexerSM.timestampChangeDetector.PreviousData_DP[3],  because it is equivalent to instance multiplexerSM.TimestampBuffer_D[3]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\changedetector.vhd":49:2:49:3|Removing instance multiplexerSM.timestampChangeDetector.PreviousData_DP[4],  because it is equivalent to instance multiplexerSM.TimestampBuffer_D[4]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\changedetector.vhd":49:2:49:3|Removing instance multiplexerSM.timestampChangeDetector.PreviousData_DP[5],  because it is equivalent to instance multiplexerSM.TimestampBuffer_D[5]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\changedetector.vhd":49:2:49:3|Removing instance multiplexerSM.timestampChangeDetector.PreviousData_DP[6],  because it is equivalent to instance multiplexerSM.TimestampBuffer_D[6]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\changedetector.vhd":49:2:49:3|Removing instance multiplexerSM.timestampChangeDetector.PreviousData_DP[7],  because it is equivalent to instance multiplexerSM.TimestampBuffer_D[7]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\changedetector.vhd":49:2:49:3|Removing instance multiplexerSM.timestampChangeDetector.PreviousData_DP[8],  because it is equivalent to instance multiplexerSM.TimestampBuffer_D[8]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\changedetector.vhd":49:2:49:3|Removing instance multiplexerSM.timestampChangeDetector.PreviousData_DP[9],  because it is equivalent to instance multiplexerSM.TimestampBuffer_D[9]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\changedetector.vhd":49:2:49:3|Removing instance multiplexerSM.timestampChangeDetector.PreviousData_DP[10],  because it is equivalent to instance multiplexerSM.TimestampBuffer_D[10]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\changedetector.vhd":49:2:49:3|Removing instance multiplexerSM.timestampChangeDetector.PreviousData_DP[11],  because it is equivalent to instance multiplexerSM.TimestampBuffer_D[11]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\changedetector.vhd":49:2:49:3|Removing instance multiplexerSM.timestampChangeDetector.PreviousData_DP[12],  because it is equivalent to instance multiplexerSM.TimestampBuffer_D[12]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\changedetector.vhd":49:2:49:3|Removing instance multiplexerSM.timestampChangeDetector.PreviousData_DP[13],  because it is equivalent to instance multiplexerSM.TimestampBuffer_D[13]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\changedetector.vhd":49:2:49:3|Removing instance multiplexerSM.timestampChangeDetector.PreviousData_DP[14],  because it is equivalent to instance multiplexerSM.TimestampBuffer_D[14]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerspiconfig.vhd":100:2:100:3|Removing instance extTriggerSPIConfig.ExtTriggerInput_DP[0],  because it is equivalent to instance apsadcSPIConfig.APSADCInput_DP[0]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imuspiconfig.vhd":84:2:84:3|Removing instance imuSPIConfig.IMUInput_DP[0],  because it is equivalent to instance apsadcSPIConfig.APSADCInput_DP[0]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerspiconfig.vhd":100:2:100:3|Removing instance extTriggerSPIConfig.ExtTriggerInput_DP[1],  because it is equivalent to instance dvsaerSPIConfig.DVSAERInput_DP[1]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imuspiconfig.vhd":84:2:84:3|Removing instance imuSPIConfig.IMUInput_DP[1],  because it is equivalent to instance dvsaerSPIConfig.DVSAERInput_DP[1]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerspiconfig.vhd":100:2:100:3|Removing instance extTriggerSPIConfig.ExtTriggerInput_DP[2],  because it is equivalent to instance dvsaerSPIConfig.DVSAERInput_DP[2]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imuspiconfig.vhd":84:2:84:3|Removing instance imuSPIConfig.IMUInput_DP[2],  because it is equivalent to instance dvsaerSPIConfig.DVSAERInput_DP[2]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerspiconfig.vhd":100:2:100:3|Removing instance extTriggerSPIConfig.ExtTriggerInput_DP[3],  because it is equivalent to instance dvsaerSPIConfig.DVSAERInput_DP[3]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imuspiconfig.vhd":84:2:84:3|Removing instance imuSPIConfig.IMUInput_DP[3],  because it is equivalent to instance dvsaerSPIConfig.DVSAERInput_DP[3]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerspiconfig.vhd":100:2:100:3|Removing instance extTriggerSPIConfig.ExtTriggerInput_DP[4],  because it is equivalent to instance dvsaerSPIConfig.DVSAERInput_DP[4]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imuspiconfig.vhd":84:2:84:3|Removing instance imuSPIConfig.IMUInput_DP[4],  because it is equivalent to instance dvsaerSPIConfig.DVSAERInput_DP[4]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imuspiconfig.vhd":84:2:84:3|Removing instance imuSPIConfig.IMUInput_DP[5],  because it is equivalent to instance extTriggerSPIConfig.ExtTriggerInput_DP[5]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imuspiconfig.vhd":84:2:84:3|Removing instance imuSPIConfig.IMUInput_DP[6],  because it is equivalent to instance extTriggerSPIConfig.ExtTriggerInput_DP[6]
@W: BN132 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imuspiconfig.vhd":84:2:84:3|Removing instance imuSPIConfig.IMUInput_DP[7],  because it is equivalent to instance extTriggerSPIConfig.ExtTriggerInput_DP[7]

Finished factoring (Real Time elapsed 0h:00m:53s; CPU Time elapsed 0h:00m:52s; Memory used current: 319MB peak: 444MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:55s; CPU Time elapsed 0h:00m:54s; Memory used current: 297MB peak: 444MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:01m:01s; CPU Time elapsed 0h:01m:00s; Memory used current: 300MB peak: 444MB)

@N: FA113 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerstatemachine.vhd":150:29:150:83|Pipelining module GeneratePulseLength_D[26:1]
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerstatemachine.vhd":104:2:104:3|Register ExtTriggerConfig_D\[GeneratePulseLength_D\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerspiconfig.vhd":100:2:100:3|Register ExtTriggerConfigReg_DP\[GeneratePulseLength_D\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\apsadcspiconfig.vhd":48:2:48:3|Register APSADCInput_DP[0] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\dvsaerspiconfig.vhd":56:2:56:3|Register DVSAERInput_DP[4:0] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerspiconfig.vhd":100:2:100:3|Register ExtTriggerInput_DP[23:0] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imuspiconfig.vhd":84:2:84:3|Register IMUConfigReg_DP\[SampleRateDivider_D\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imuspiconfig.vhd":84:2:84:3|Register IMUConfigReg_DP\[GyroStandby_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imuspiconfig.vhd":84:2:84:3|Register IMUConfigReg_DP\[AccelStandby_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imuspiconfig.vhd":84:2:84:3|Register IMUConfigReg_DP\[TempStandby_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imuspiconfig.vhd":84:2:84:3|Register IMUConfigReg_DP\[Run_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imuspiconfig.vhd":84:2:84:3|Register IMUConfigReg_DP\[LPCycle_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerspiconfig.vhd":100:2:100:3|Register ExtTriggerConfigReg_DP\[GeneratePulsePolarity_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerspiconfig.vhd":100:2:100:3|Register ExtTriggerConfigReg_DP\[DetectPulses_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerspiconfig.vhd":100:2:100:3|Register ExtTriggerConfigReg_DP\[DetectPulsePolarity_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerspiconfig.vhd":100:2:100:3|Register ExtTriggerConfigReg_DP\[RunGenerator_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerspiconfig.vhd":100:2:100:3|Register ExtTriggerConfigReg_DP\[RunDetector_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerspiconfig.vhd":100:2:100:3|Register ExtTriggerConfigReg_DP\[GenerateUseCustomSignal_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerspiconfig.vhd":100:2:100:3|Register ExtTriggerConfigReg_DP\[DetectRisingEdges_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerspiconfig.vhd":100:2:100:3|Register ExtTriggerConfigReg_DP\[DetectFallingEdges_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\apsadcspiconfig.vhd":48:2:48:3|Register APSADCConfigReg_DP\[Run_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\dvsaerspiconfig.vhd":56:2:56:3|Register DVSAERConfigReg_DP\[Run_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\multiplexerspiconfig.vhd":56:2:56:3|Register MultiplexerConfigReg_DP\[TimestampRun_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\multiplexerspiconfig.vhd":56:2:56:3|Register MultiplexerConfigReg_DP\[TimestampReset_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\multiplexerspiconfig.vhd":56:2:56:3|Register MultiplexerConfigReg_DP\[Run_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imuspiconfig.vhd":84:2:84:3|Register IMUConfigReg_DP\[DigitalLowPassFilter_D\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\dvsaerspiconfig.vhd":56:2:56:3|Register DVSAERConfigReg_DP\[AckExtension_D\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\dvsaerspiconfig.vhd":56:2:56:3|Register DVSAERConfigReg_DP\[AckDelay_D\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerspiconfig.vhd":100:2:100:3|Register ExtTriggerConfigReg_DP\[GeneratePulseInterval_D\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerspiconfig.vhd":100:2:100:3|Register ExtTriggerConfigReg_DP\[DetectPulseLength_D\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imuspiconfig.vhd":84:2:84:3|Register IMUConfigReg_DP\[LPWakeup_D\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imuspiconfig.vhd":84:2:84:3|Register IMUConfigReg_DP\[GyroFullScale_D\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imuspiconfig.vhd":84:2:84:3|Register IMUConfigReg_DP\[AccelFullScale_D\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\spiconfig.vhd":227:2:227:3|Register ParamInput_DP[31:0] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imustatemachine.vhd":805:2:805:3|Register IMUConfigReg_D\[SampleRateDivider_D\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imustatemachine.vhd":805:2:805:3|Register IMUConfigReg_D\[GyroStandby_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imustatemachine.vhd":805:2:805:3|Register IMUConfigReg_D\[AccelStandby_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imustatemachine.vhd":805:2:805:3|Register IMUConfigReg_D\[TempStandby_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imustatemachine.vhd":805:2:805:3|Register IMUConfigReg_D\[Run_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imustatemachine.vhd":805:2:805:3|Register IMUConfigReg_D\[LPCycle_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerstatemachine.vhd":104:2:104:3|Register ExtTriggerConfig_D\[GeneratePulsePolarity_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerstatemachine.vhd":104:2:104:3|Register ExtTriggerConfig_D\[DetectPulses_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerstatemachine.vhd":104:2:104:3|Register ExtTriggerConfig_D\[DetectPulsePolarity_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerstatemachine.vhd":104:2:104:3|Register ExtTriggerConfig_D\[RunGenerator_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerstatemachine.vhd":104:2:104:3|Register ExtTriggerConfig_D\[RunDetector_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerstatemachine.vhd":104:2:104:3|Register ExtTriggerConfig_D\[GenerateUseCustomSignal_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerstatemachine.vhd":104:2:104:3|Register ExtTriggerConfig_D\[DetectRisingEdges_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerstatemachine.vhd":104:2:104:3|Register ExtTriggerConfig_D\[DetectFallingEdges_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\dvsaerstatemachine.vhd":172:2:172:3|Register DVSAERConfigReg_D\[Run_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\multiplexerstatemachine.vhd":369:2:369:3|Register MultiplexerConfigReg_D\[TimestampRun_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\multiplexerstatemachine.vhd":369:2:369:3|Register MultiplexerConfigReg_D\[TimestampReset_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\multiplexerstatemachine.vhd":369:2:369:3|Register MultiplexerConfigReg_D\[Run_S\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imustatemachine.vhd":805:2:805:3|Register IMUConfigReg_D\[DigitalLowPassFilter_D\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\dvsaerstatemachine.vhd":172:2:172:3|Register DVSAERConfigReg_D\[AckExtension_D\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\dvsaerstatemachine.vhd":172:2:172:3|Register DVSAERConfigReg_D\[AckDelay_D\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerstatemachine.vhd":104:2:104:3|Register ExtTriggerConfig_D\[GeneratePulseInterval_D\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\exttriggerstatemachine.vhd":104:2:104:3|Register ExtTriggerConfig_D\[DetectPulseLength_D\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imustatemachine.vhd":805:2:805:3|Register IMUConfigReg_D\[LPWakeup_D\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imustatemachine.vhd":805:2:805:3|Register IMUConfigReg_D\[GyroFullScale_D\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imustatemachine.vhd":805:2:805:3|Register IMUConfigReg_D\[AccelFullScale_D\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\shiftregister.vhd":75:2:75:3|Register ShiftReg_DP[7:0] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\spiconfig.vhd":227:2:227:3|Register ParamAddressReg_DP[7:0] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\changedetector.vhd":49:2:49:3|Register PreviousData_DP[7:0] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\changedetector.vhd":49:2:49:3|Register PreviousData_DP[1:0] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\simpleregister.vhd":20:2:20:3|Register Output_SO[0] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\changedetector.vhd":49:2:49:3|Register PreviousData_DP[2:0] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\spiconfig.vhd":227:2:227:3|Register ModuleAddressReg_DP[6:0] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\spiconfig.vhd":227:2:227:3|Register ReadOperationReg_SP pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\multiplexerspiconfig.vhd":56:2:56:3|Register MultiplexerOutput_DP[0] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\dvsaerspiconfig.vhd":56:2:56:3|Register DVSAEROutput_DP[4:0] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\imuspiconfig.vhd":84:2:84:3|Register IMUOutput_DP[7:0] pushed in.
@N: FA113 :|Pipelining module NoName
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":133:1:133:2|Register Inhibition_S[31:0] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":133:1:133:2|Register State_DP[0:11] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":133:1:133:2|Register arrayOfSubunits\[0\]\[0\] pushed in.
@N: FA113 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\continuouscounter.vhd":92:7:92:34|Pipelining module overflowLogicProcesses\.overflowLogic\.un5_overflow_at_zero
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\dvsaerstatemachine.vhd":172:2:172:3|Register DVSAERConfigReg_D\[AckExtension_D\] pushed in.
@N: FA113 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\support\continuouscounter.vhd":92:7:92:34|Pipelining module overflowLogicProcesses\.overflowLogic\.un5_overflow_at_zero
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\dvsaerstatemachine.vhd":172:2:172:3|Register DVSAERConfigReg_D\[AckDelay_D\] pushed in.
@N: FA113 :|Pipelining module NoName
@N: MF169 :|Register NoName pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":133:1:133:2|Register arrayOfSubunits\[0\]\[0\] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":133:1:133:2|Register State_DP[0:11] pushed in.
@N: MF169 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":133:1:133:2|Register arrayOfSubunits\[0\]\[8\] pushed in.

Starting Early Timing Optimization (Real Time elapsed 0h:05m:54s; CPU Time elapsed 0h:05m:52s; Memory used current: 1590MB peak: 1591MB)


Finished Early Timing Optimization (Real Time elapsed 0h:06m:05s; CPU Time elapsed 0h:06m:04s; Memory used current: 607MB peak: 1595MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:06m:07s; CPU Time elapsed 0h:06m:05s; Memory used current: 601MB peak: 1595MB)


Finished preparing to map (Real Time elapsed 0h:06m:15s; CPU Time elapsed 0h:06m:14s; Memory used current: 594MB peak: 1595MB)


Finished technology mapping (Real Time elapsed 0h:06m:23s; CPU Time elapsed 0h:06m:22s; Memory used current: 630MB peak: 1595MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:06m:45s		   -16.23ns		20557 /      9424
------------------------------------------------------------

@N: FX271 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\fx3\fx3statemachine.vhd":283:2:283:3|Instance "usbFX3SM.State_DP[9]" with 6 loads replicated 1 times to improve timing 
@N: FX271 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\fx3\fx3statemachine.vhd":283:2:283:3|Instance "usbFX3SM.State_DP[0]" with 6 loads replicated 1 times to improve timing 
@N: FX271 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\fx3\fx3statemachine.vhd":283:2:283:3|Instance "usbFX3SM.State_DP[15]" with 4 loads replicated 1 times to improve timing 
@N: FX271 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\fx3\fx3statemachine.vhd":283:2:283:3|Instance "usbFX3SM.State_DP[2]" with 4 loads replicated 1 times to improve timing 
@N: FX271 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":133:1:133:2|Instance "OMCell.State_DP[5]" with 50 loads replicated 3 times to improve timing 
@N: FX271 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\ext\fifodualclock.vhd":131:2:131:3|Instance "logicUSBFifo.State_DP_ns_0_a2[0]" with 2 loads replicated 1 times to improve timing 
Timing driven replication report
Added 7 Registers via timing driven replication
Added 5 LUTs via timing driven replication


@N: FX271 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":133:1:133:2|Instance "OMCell.State_DP[10]" with 3949 loads replicated 3 times to improve timing 
@N: FX271 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":133:1:133:2|Instance "OMCell.State_DP[7]" with 4036 loads replicated 3 times to improve timing 
Added 6 Registers via timing driven replication
Added 3 LUTs via timing driven replication

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:06m:57s		    -0.93ns		20589 /      9437
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:06m:59s		    -0.93ns		20588 /      9437
   2		0h:06m:59s		    -0.93ns		20589 /      9437
------------------------------------------------------------

@N: FX103 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\wsaer2caviar2.vhd":51:3:51:4|Instance "BWSAER2CAVIAR.CAVIAR_data[7]" with "1565" loads has been replicated "1" time(s) due to a soft fanout limit of "1000" 
@N: FX103 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\wsaer2caviar2.vhd":51:3:51:4|Instance "BWSAER2CAVIAR.CAVIAR_data[8]" with "1563" loads has been replicated "1" time(s) due to a soft fanout limit of "1000" 
@N: FX103 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":133:1:133:2|Instance "OMCell.State_DP_7_rep1" with "1015" loads has been replicated "1" time(s) due to a soft fanout limit of "1000" 
@N: FX103 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":133:1:133:2|Instance "OMCell.State_DP[7]" with "1014" loads has been replicated "1" time(s) due to a soft fanout limit of "1000" 
@N: FX103 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\objectmotioncell.vhd":133:1:133:2|Instance "OMCell.State_DP_7_rep2" with "1014" loads has been replicated "1" time(s) due to a soft fanout limit of "1000" 
Net buffering Report for view:work.TopLevel(structural):
Added 0 Buffers
Added 5 Registers via replication
Added 0 LUTs via replication


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:07m:02s; CPU Time elapsed 0h:07m:00s; Memory used current: 601MB peak: 1595MB)

@N: FX164 |The option to pack flops in the IOB has not been specified 
@W: MO111 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\private-source\toplevel.vhd":49:2:49:14|Tristate driver DVSAERAck_SBO_obuft.un1[0] on net DVSAERAck_SBO has its enable tied to GND (module TopLevel) 
Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net CAVIAR_ack
1) instance I_5417.lat_r (view:work.TopLevel(structural)), output net "CAVIAR_ack" in work.TopLevel(structural)
    net        CAVIAR_ack
    input  pin I_5417.lat/I[0]
    instance   I_5417.lat (cell or)
    output pin I_5417.lat/OUT
    net        I_5417.t1
    input  pin I_5417.lat_r/I[1]
    instance   I_5417.lat_r (cell and)
    output pin I_5417.lat_r/OUT
    net        CAVIAR_ack
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:07m:27s; CPU Time elapsed 0h:07m:26s; Memory used current: 607MB peak: 1595MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 77 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 9365 clock pin(s) of sequential element(s)
0 instances converted, 9365 sequential instances remain driven by gated/generated clocks

================================== Non-Gated/Non-Generated Clocks ===================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance              
-----------------------------------------------------------------------------------------------------
@K:CKID0002       USBClock_CI         port                   77         logicUSBFifo_FifoData_DOio[0]
=====================================================================================================
======================================================================================================= Gated/Generated Clocks =======================================================================================================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       logicClockPLL.pll     pmi_pll                9365       BCAVIAR2WSAER_WSAER_reqio     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
======================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\SeeBetterLogic_FX3_SeeBetterLogic_FX3.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:07m:33s; CPU Time elapsed 0h:07m:31s; Memory used current: 567MB peak: 1595MB)

Writing EDIF Netlist and constraint files
I-2013.09L-SP1-1 
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@W: BW261 |Block-path constraint from CLKNET "PLL|OutClock_CO_inferred_clock" to PORT "TopLevel|USBClock_CI" not forward annotated in -lpf file. 
@W: BW261 |Block-path constraint from PORT "TopLevel|USBClock_CI" to CLKNET "PLL|OutClock_CO_inferred_clock" not forward annotated in -lpf file. 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:07m:37s; CPU Time elapsed 0h:07m:34s; Memory used current: 579MB peak: 1595MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net G_5429
1) instance I_5417.lat_r (view:work.TopLevel(structural)), output net "G_5429" in work.TopLevel(structural)
    net        G_5429
    input  pin I_5417.lat_r/C0
    instance   I_5417.lat_r (cell PFUMX)
    output pin I_5417.lat_r/Z
    net        BWSAER2CAVIAR.G_5429
End of loops
@W: MT246 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\ext\fifo.vhd":41:22:41:45|Blackbox pmi_fifo_work_toplevel_structural_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\ext\fifo.vhd":41:22:41:45|Blackbox pmi_fifo_work_toplevel_structural_1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\ext\fifo.vhd":41:22:41:45|Blackbox pmi_fifo_work_toplevel_structural_2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\ext\fifo.vhd":41:22:41:45|Blackbox pmi_fifo_work_toplevel_structural_3 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\ext\fifodualclock.vhd":46:31:46:57|Blackbox pmi_fifo_dc_work_toplevel_structural_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\..\common-source\ext\pll.vhd":18:21:18:43|Blackbox pmi_pll is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock TopLevel|USBClock_CI with period 2.94ns. Please declare a user-defined clock on object "p:USBClock_CI"

@W: MT420 |Found inferred clock PLL|OutClock_CO_inferred_clock with period 86.93ns. Please declare a user-defined clock on object "n:logicClockPLL.OutClock_CO"



##### START OF TIMING REPORT #####[
# Timing Report written on Wed Oct 01 16:04:49 2014
#


Top view:               TopLevel
Requested Frequency:    11.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -15.341

                                   Requested      Estimated      Requested     Estimated                 Clock        Clock                
Starting Clock                     Frequency      Frequency      Period        Period        Slack       Type         Group                
-------------------------------------------------------------------------------------------------------------------------------------------
PLL|OutClock_CO_inferred_clock     11.5 MHz       9.8 MHz        86.933        102.274       -15.341     inferred     Autoconstr_clkgroup_0
TopLevel|USBClock_CI               340.7 MHz      289.6 MHz      2.935         3.453         -0.518      inferred     Autoconstr_clkgroup_1
System                             1670.6 MHz     1420.1 MHz     0.599         0.704         -0.106      system       system_clkgroup      
===========================================================================================================================================





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------
System                          System                          |  0.599       -0.106   |  No paths    -      |  No paths    -      |  No paths    -    
System                          PLL|OutClock_CO_inferred_clock  |  86.933      84.540   |  No paths    -      |  No paths    -      |  No paths    -    
System                          TopLevel|USBClock_CI            |  2.935       2.509    |  No paths    -      |  No paths    -      |  No paths    -    
PLL|OutClock_CO_inferred_clock  System                          |  86.933      -14.917  |  No paths    -      |  No paths    -      |  No paths    -    
PLL|OutClock_CO_inferred_clock  PLL|OutClock_CO_inferred_clock  |  86.933      -15.341  |  No paths    -      |  No paths    -      |  No paths    -    
TopLevel|USBClock_CI            System                          |  2.935       -0.690   |  No paths    -      |  No paths    -      |  No paths    -    
TopLevel|USBClock_CI            TopLevel|USBClock_CI            |  2.935       -0.518   |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PLL|OutClock_CO_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                        Starting                                                                                    Arrival            
Instance                                                Reference                          Type        Pin     Net                                  Time        Slack  
                                                        Clock                                                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
syncInputsToLogicClock.syncReset.SyncSignalSyncFF_S     PLL|OutClock_CO_inferred_clock     FD1S3BX     Q       LogicReset_R                         101.850     -15.341
OMCell.Inhibition_S_pipe_115                            PLL|OutClock_CO_inferred_clock     FD1S3DX     Q       Inhibition_S_pipe_115                0.813       56.951 
OMCell.Inhibition_S_pipe_1447                           PLL|OutClock_CO_inferred_clock     FD1S3DX     Q       Inhibition_S_pipe_1447               0.813       56.951 
OMCell.Inhibition_S_pipe_1448                           PLL|OutClock_CO_inferred_clock     FD1S3BX     Q       Inhibition_S_pipe_1448               0.813       56.951 
OMCell.Inhibition_S_pipe_2178                           PLL|OutClock_CO_inferred_clock     FD1S3DX     Q       un1_arrayOfSubunits_15_14_1f[15]     0.721       56.951 
OMCell.Inhibition_S_pipe_2180                           PLL|OutClock_CO_inferred_clock     FD1S3DX     Q       un1_Inhibition_S_1_0_0_0_47          0.721       56.951 
OMCell.Inhibition_S_pipe_2181                           PLL|OutClock_CO_inferred_clock     FD1S3DX     Q       Inhibition_S_pipe_2181               0.813       56.951 
OMCell.Inhibition_S_pipe_2183                           PLL|OutClock_CO_inferred_clock     FD1S3BX     Q       un1_arrayOfSubunits_15_15_1f[15]     0.721       56.951 
OMCell.Inhibition_S_pipe_2177                           PLL|OutClock_CO_inferred_clock     FD1S3BX     Q       Inhibition_S_pipe_2177               0.770       56.994 
OMCell.Inhibition_S_pipe_2179                           PLL|OutClock_CO_inferred_clock     FD1S3DX     Q       Inhibition_S_pipe_2179               0.770       56.994 
=======================================================================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                                                                     Required            
Instance                       Reference                          Type                                       Pin         Net                Time         Slack  
                               Clock                                                                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------------
MergerFifos.State_DP[0]        PLL|OutClock_CO_inferred_clock     FD1P3AX                                    SP          LogicReset_R_i     86.509       -15.341
MergerFifos.State_DP[1]        PLL|OutClock_CO_inferred_clock     FD1P3AX                                    SP          LogicReset_R_i     86.509       -15.341
MergerFifos.State_DP[2]        PLL|OutClock_CO_inferred_clock     FD1P3AX                                    SP          LogicReset_R_i     86.509       -15.341
extTriggerFifo.fifo            PLL|OutClock_CO_inferred_clock     pmi_fifo_work_toplevel_structural_0        Reset       LogicReset_R       86.933       -14.917
apsAdcFifo.fifo                PLL|OutClock_CO_inferred_clock     pmi_fifo_work_toplevel_structural_2        Reset       LogicReset_R       86.933       -14.917
MergerAerFifo.fifo             PLL|OutClock_CO_inferred_clock     pmi_fifo_work_toplevel_structural_3        Reset       LogicReset_R       86.933       -14.917
dvsAerFifo.fifo                PLL|OutClock_CO_inferred_clock     pmi_fifo_work_toplevel_structural_3        Reset       LogicReset_R       86.933       -14.917
miscAerFifo.fifo               PLL|OutClock_CO_inferred_clock     pmi_fifo_work_toplevel_structural_3        Reset       LogicReset_R       86.933       -14.917
imuFifo.fifo                   PLL|OutClock_CO_inferred_clock     pmi_fifo_work_toplevel_structural_1        Reset       LogicReset_R       86.933       -14.917
logicUSBFifo.fifoDualClock     PLL|OutClock_CO_inferred_clock     pmi_fifo_dc_work_toplevel_structural_0     RPReset     LogicReset_R       86.933       -14.917
================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      86.933
    - Setup time:                            0.424
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         86.509

    - Propagation time:                      101.850
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -15.341

    Number of logic level(s):                1
    Starting point:                          syncInputsToLogicClock.syncReset.SyncSignalSyncFF_S / Q
    Ending point:                            MergerFifos.State_DP[0] / SP
    The start point is clocked by            PLL|OutClock_CO_inferred_clock [rising] on pin CK
    The end   point is clocked by            PLL|OutClock_CO_inferred_clock [rising] on pin CK

Instance / Net                                                              Pin      Pin                 Arrival     No. of    
Name                                                            Type        Name     Dir     Delay       Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
syncInputsToLogicClock.syncReset.SyncSignalSyncFF_S             FD1S3BX     Q        Out     101.850     101.850     -         
LogicReset_R                                                    Net         -        -       -           -           9389      
syncInputsToLogicClock.syncReset.SyncSignalSyncFF_S_RNIFC84     INV         A        In      0.000       101.850     -         
syncInputsToLogicClock.syncReset.SyncSignalSyncFF_S_RNIFC84     INV         Z        Out     0.000       101.850     -         
LogicReset_R_i                                                  Net         -        -       -           -           3         
MergerFifos.State_DP[0]                                         FD1P3AX     SP       In      0.000       101.850     -         
===============================================================================================================================


Path information for path number 2: 
      Requested Period:                      86.933
    - Setup time:                            0.424
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         86.509

    - Propagation time:                      101.850
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -15.341

    Number of logic level(s):                1
    Starting point:                          syncInputsToLogicClock.syncReset.SyncSignalSyncFF_S / Q
    Ending point:                            MergerFifos.State_DP[2] / SP
    The start point is clocked by            PLL|OutClock_CO_inferred_clock [rising] on pin CK
    The end   point is clocked by            PLL|OutClock_CO_inferred_clock [rising] on pin CK

Instance / Net                                                              Pin      Pin                 Arrival     No. of    
Name                                                            Type        Name     Dir     Delay       Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
syncInputsToLogicClock.syncReset.SyncSignalSyncFF_S             FD1S3BX     Q        Out     101.850     101.850     -         
LogicReset_R                                                    Net         -        -       -           -           9389      
syncInputsToLogicClock.syncReset.SyncSignalSyncFF_S_RNIFC84     INV         A        In      0.000       101.850     -         
syncInputsToLogicClock.syncReset.SyncSignalSyncFF_S_RNIFC84     INV         Z        Out     0.000       101.850     -         
LogicReset_R_i                                                  Net         -        -       -           -           3         
MergerFifos.State_DP[2]                                         FD1P3AX     SP       In      0.000       101.850     -         
===============================================================================================================================


Path information for path number 3: 
      Requested Period:                      86.933
    - Setup time:                            0.424
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         86.509

    - Propagation time:                      101.850
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -15.341

    Number of logic level(s):                1
    Starting point:                          syncInputsToLogicClock.syncReset.SyncSignalSyncFF_S / Q
    Ending point:                            MergerFifos.State_DP[1] / SP
    The start point is clocked by            PLL|OutClock_CO_inferred_clock [rising] on pin CK
    The end   point is clocked by            PLL|OutClock_CO_inferred_clock [rising] on pin CK

Instance / Net                                                              Pin      Pin                 Arrival     No. of    
Name                                                            Type        Name     Dir     Delay       Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
syncInputsToLogicClock.syncReset.SyncSignalSyncFF_S             FD1S3BX     Q        Out     101.850     101.850     -         
LogicReset_R                                                    Net         -        -       -           -           9389      
syncInputsToLogicClock.syncReset.SyncSignalSyncFF_S_RNIFC84     INV         A        In      0.000       101.850     -         
syncInputsToLogicClock.syncReset.SyncSignalSyncFF_S_RNIFC84     INV         Z        Out     0.000       101.850     -         
LogicReset_R_i                                                  Net         -        -       -           -           3         
MergerFifos.State_DP[1]                                         FD1P3AX     SP       In      0.000       101.850     -         
===============================================================================================================================


Path information for path number 4: 
      Requested Period:                      86.933
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         86.933

    - Propagation time:                      101.850
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -14.917

    Number of logic level(s):                0
    Starting point:                          syncInputsToLogicClock.syncReset.SyncSignalSyncFF_S / Q
    Ending point:                            extTriggerFifo.fifo / Reset
    The start point is clocked by            PLL|OutClock_CO_inferred_clock [rising] on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                                                                  Pin       Pin                 Arrival     No. of    
Name                                                    Type                                    Name      Dir     Delay       Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------
syncInputsToLogicClock.syncReset.SyncSignalSyncFF_S     FD1S3BX                                 Q         Out     101.850     101.850     -         
LogicReset_R                                            Net                                     -         -       -           -           9389      
extTriggerFifo.fifo                                     pmi_fifo_work_toplevel_structural_0     Reset     In      0.000       101.850     -         
====================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      86.933
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         86.933

    - Propagation time:                      101.850
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -14.917

    Number of logic level(s):                0
    Starting point:                          syncInputsToLogicClock.syncReset.SyncSignalSyncFF_S / Q
    Ending point:                            imuFifo.fifo / Reset
    The start point is clocked by            PLL|OutClock_CO_inferred_clock [rising] on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                                                                  Pin       Pin                 Arrival     No. of    
Name                                                    Type                                    Name      Dir     Delay       Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------
syncInputsToLogicClock.syncReset.SyncSignalSyncFF_S     FD1S3BX                                 Q         Out     101.850     101.850     -         
LogicReset_R                                            Net                                     -         -       -           -           9389      
imuFifo.fifo                                            pmi_fifo_work_toplevel_structural_1     Reset     In      0.000       101.850     -         
====================================================================================================================================================




====================================
Detailed Report for Clock: TopLevel|USBClock_CI
====================================



Starting Points with Worst Slack
********************************

                                            Starting                                                          Arrival           
Instance                                    Reference                Type        Pin     Net                  Time        Slack 
                                            Clock                                                                               
--------------------------------------------------------------------------------------------------------------------------------
usbFX3SM.State_DP[11]                       TopLevel|USBClock_CI     FD1S3DX     Q       State_DP[11]         0.813       -0.690
usbFX3SM.State_DP_fast[0]                   TopLevel|USBClock_CI     FD1S3DX     Q       State_DP_fast[0]     0.813       -0.690
usbFX3SM.State_DP_fast[9]                   TopLevel|USBClock_CI     FD1S3DX     Q       State_DP_fast[9]     0.813       -0.690
usbFX3SM.State_DP_fast[2]                   TopLevel|USBClock_CI     FD1S3DX     Q       State_DP_fast[2]     0.721       -0.598
usbFX3SM.earlyPacketCounter.Count_DP[5]     TopLevel|USBClock_CI     FD1P3DX     Q       Count_DP[5]          0.813       -0.518
usbFX3SM.earlyPacketCounter.Count_DP[6]     TopLevel|USBClock_CI     FD1P3DX     Q       Count_DP[6]          0.813       -0.518
usbFX3SM.earlyPacketCounter.Count_DP[7]     TopLevel|USBClock_CI     FD1P3DX     Q       Count_DP[7]          0.813       -0.518
usbFX3SM.earlyPacketCounter.Count_DP[8]     TopLevel|USBClock_CI     FD1P3DX     Q       Count_DP[8]          0.813       -0.518
usbFX3SM.earlyPacketCounter.Count_DP[0]     TopLevel|USBClock_CI     FD1P3DX     Q       Count_DP[0]          0.840       -0.481
usbFX3SM.earlyPacketCounter.Count_DP[9]     TopLevel|USBClock_CI     FD1P3DX     Q       Count_DP[9]          0.770       -0.475
================================================================================================================================


Ending Points with Worst Slack
******************************

                                            Starting                                                                                        Required           
Instance                                    Reference                Type                                       Pin      Net                Time         Slack 
                                            Clock                                                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------
logicUSBFifo.fifoDualClock                  TopLevel|USBClock_CI     pmi_fifo_dc_work_toplevel_structural_0     RdEn     State_DP_ns[0]     2.935        -0.690
usbFX3SM.earlyPacketCounter.Count_DP[0]     TopLevel|USBClock_CI     FD1P3DX                                    SP       N_592_i            2.511        -0.518
usbFX3SM.earlyPacketCounter.Count_DP[1]     TopLevel|USBClock_CI     FD1P3DX                                    SP       N_592_i            2.511        -0.518
usbFX3SM.earlyPacketCounter.Count_DP[2]     TopLevel|USBClock_CI     FD1P3DX                                    SP       N_592_i            2.511        -0.518
usbFX3SM.earlyPacketCounter.Count_DP[3]     TopLevel|USBClock_CI     FD1P3DX                                    SP       N_592_i            2.511        -0.518
usbFX3SM.earlyPacketCounter.Count_DP[4]     TopLevel|USBClock_CI     FD1P3DX                                    SP       N_592_i            2.511        -0.518
usbFX3SM.earlyPacketCounter.Count_DP[5]     TopLevel|USBClock_CI     FD1P3DX                                    SP       N_592_i            2.511        -0.518
usbFX3SM.earlyPacketCounter.Count_DP[6]     TopLevel|USBClock_CI     FD1P3DX                                    SP       N_592_i            2.511        -0.518
usbFX3SM.earlyPacketCounter.Count_DP[7]     TopLevel|USBClock_CI     FD1P3DX                                    SP       N_592_i            2.511        -0.518
usbFX3SM.earlyPacketCounter.Count_DP[8]     TopLevel|USBClock_CI     FD1P3DX                                    SP       N_592_i            2.511        -0.518
===============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.935
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.935

    - Propagation time:                      3.625
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.690

    Number of logic level(s):                4
    Starting point:                          usbFX3SM.State_DP[11] / Q
    Ending point:                            logicUSBFifo.fifoDualClock / RdEn
    The start point is clocked by            TopLevel|USBClock_CI [rising] on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                     Type                                       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
usbFX3SM.State_DP[11]                    FD1S3DX                                    Q        Out     0.813     0.813       -         
State_DP[11]                             Net                                        -        -       -         -           3         
usbFX3SM.USBFifoWriteReg_SB_i_a2_0_1     ORCALUT4                                   A        In      0.000     0.813       -         
usbFX3SM.USBFifoWriteReg_SB_i_a2_0_1     ORCALUT4                                   Z        Out     0.656     1.469       -         
USBFifoWriteReg_SB_i_a2_0_1              Net                                        -        -       -         -           1         
usbFX3SM.USBFifoWriteReg_SB_i_a2_0       ORCALUT4                                   D        In      0.000     1.469       -         
usbFX3SM.USBFifoWriteReg_SB_i_a2_0       ORCALUT4                                   Z        Out     0.704     2.173       -         
N_179                                    Net                                        -        -       -         -           2         
logicUSBFifo.State_DP_RNIOGOC1[1]        ORCALUT4                                   C        In      0.000     2.173       -         
logicUSBFifo.State_DP_RNIOGOC1[1]        ORCALUT4                                   Z        Out     0.796     2.969       -         
EmptyReg_S_i_a3                          Net                                        -        -       -         -           5         
logicUSBFifo.State_DP_ns_0_a2[0]         ORCALUT4                                   A        In      0.000     2.969       -         
logicUSBFifo.State_DP_ns_0_a2[0]         ORCALUT4                                   Z        Out     0.656     3.625       -         
State_DP_ns[0]                           Net                                        -        -       -         -           1         
logicUSBFifo.fifoDualClock               pmi_fifo_dc_work_toplevel_structural_0     RdEn     In      0.000     3.625       -         
=====================================================================================================================================


Path information for path number 2: 
      Requested Period:                      2.935
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.935

    - Propagation time:                      3.625
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.690

    Number of logic level(s):                4
    Starting point:                          usbFX3SM.State_DP_fast[0] / Q
    Ending point:                            logicUSBFifo.fifoDualClock / RdEn
    The start point is clocked by            TopLevel|USBClock_CI [rising] on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                     Type                                       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
usbFX3SM.State_DP_fast[0]                FD1S3DX                                    Q        Out     0.813     0.813       -         
State_DP_fast[0]                         Net                                        -        -       -         -           3         
usbFX3SM.USBFifoWriteReg_SB_i_a2_0_1     ORCALUT4                                   B        In      0.000     0.813       -         
usbFX3SM.USBFifoWriteReg_SB_i_a2_0_1     ORCALUT4                                   Z        Out     0.656     1.469       -         
USBFifoWriteReg_SB_i_a2_0_1              Net                                        -        -       -         -           1         
usbFX3SM.USBFifoWriteReg_SB_i_a2_0       ORCALUT4                                   D        In      0.000     1.469       -         
usbFX3SM.USBFifoWriteReg_SB_i_a2_0       ORCALUT4                                   Z        Out     0.704     2.173       -         
N_179                                    Net                                        -        -       -         -           2         
logicUSBFifo.State_DP_RNIOGOC1[1]        ORCALUT4                                   C        In      0.000     2.173       -         
logicUSBFifo.State_DP_RNIOGOC1[1]        ORCALUT4                                   Z        Out     0.796     2.969       -         
EmptyReg_S_i_a3                          Net                                        -        -       -         -           5         
logicUSBFifo.State_DP_ns_0_a2[0]         ORCALUT4                                   A        In      0.000     2.969       -         
logicUSBFifo.State_DP_ns_0_a2[0]         ORCALUT4                                   Z        Out     0.656     3.625       -         
State_DP_ns[0]                           Net                                        -        -       -         -           1         
logicUSBFifo.fifoDualClock               pmi_fifo_dc_work_toplevel_structural_0     RdEn     In      0.000     3.625       -         
=====================================================================================================================================


Path information for path number 3: 
      Requested Period:                      2.935
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.935

    - Propagation time:                      3.625
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.690

    Number of logic level(s):                4
    Starting point:                          usbFX3SM.State_DP_fast[9] / Q
    Ending point:                            logicUSBFifo.fifoDualClock / RdEn
    The start point is clocked by            TopLevel|USBClock_CI [rising] on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                     Type                                       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
usbFX3SM.State_DP_fast[9]                FD1S3DX                                    Q        Out     0.813     0.813       -         
State_DP_fast[9]                         Net                                        -        -       -         -           3         
usbFX3SM.USBFifoWriteReg_SB_i_a2_0_1     ORCALUT4                                   D        In      0.000     0.813       -         
usbFX3SM.USBFifoWriteReg_SB_i_a2_0_1     ORCALUT4                                   Z        Out     0.656     1.469       -         
USBFifoWriteReg_SB_i_a2_0_1              Net                                        -        -       -         -           1         
usbFX3SM.USBFifoWriteReg_SB_i_a2_0       ORCALUT4                                   D        In      0.000     1.469       -         
usbFX3SM.USBFifoWriteReg_SB_i_a2_0       ORCALUT4                                   Z        Out     0.704     2.173       -         
N_179                                    Net                                        -        -       -         -           2         
logicUSBFifo.State_DP_RNIOGOC1[1]        ORCALUT4                                   C        In      0.000     2.173       -         
logicUSBFifo.State_DP_RNIOGOC1[1]        ORCALUT4                                   Z        Out     0.796     2.969       -         
EmptyReg_S_i_a3                          Net                                        -        -       -         -           5         
logicUSBFifo.State_DP_ns_0_a2[0]         ORCALUT4                                   A        In      0.000     2.969       -         
logicUSBFifo.State_DP_ns_0_a2[0]         ORCALUT4                                   Z        Out     0.656     3.625       -         
State_DP_ns[0]                           Net                                        -        -       -         -           1         
logicUSBFifo.fifoDualClock               pmi_fifo_dc_work_toplevel_structural_0     RdEn     In      0.000     3.625       -         
=====================================================================================================================================


Path information for path number 4: 
      Requested Period:                      2.935
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.935

    - Propagation time:                      3.533
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.598

    Number of logic level(s):                4
    Starting point:                          usbFX3SM.State_DP_fast[2] / Q
    Ending point:                            logicUSBFifo.fifoDualClock / RdEn
    The start point is clocked by            TopLevel|USBClock_CI [rising] on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                     Type                                       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
usbFX3SM.State_DP_fast[2]                FD1S3DX                                    Q        Out     0.721     0.721       -         
State_DP_fast[2]                         Net                                        -        -       -         -           1         
usbFX3SM.USBFifoWriteReg_SB_i_a2_0_1     ORCALUT4                                   C        In      0.000     0.721       -         
usbFX3SM.USBFifoWriteReg_SB_i_a2_0_1     ORCALUT4                                   Z        Out     0.656     1.377       -         
USBFifoWriteReg_SB_i_a2_0_1              Net                                        -        -       -         -           1         
usbFX3SM.USBFifoWriteReg_SB_i_a2_0       ORCALUT4                                   D        In      0.000     1.377       -         
usbFX3SM.USBFifoWriteReg_SB_i_a2_0       ORCALUT4                                   Z        Out     0.704     2.081       -         
N_179                                    Net                                        -        -       -         -           2         
logicUSBFifo.State_DP_RNIOGOC1[1]        ORCALUT4                                   C        In      0.000     2.081       -         
logicUSBFifo.State_DP_RNIOGOC1[1]        ORCALUT4                                   Z        Out     0.796     2.877       -         
EmptyReg_S_i_a3                          Net                                        -        -       -         -           5         
logicUSBFifo.State_DP_ns_0_a2[0]         ORCALUT4                                   A        In      0.000     2.877       -         
logicUSBFifo.State_DP_ns_0_a2[0]         ORCALUT4                                   Z        Out     0.656     3.533       -         
State_DP_ns[0]                           Net                                        -        -       -         -           1         
logicUSBFifo.fifoDualClock               pmi_fifo_dc_work_toplevel_structural_0     RdEn     In      0.000     3.533       -         
=====================================================================================================================================


Path information for path number 5: 
      Requested Period:                      2.935
    - Setup time:                            0.425
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.511

    - Propagation time:                      3.028
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.518

    Number of logic level(s):                3
    Starting point:                          usbFX3SM.earlyPacketCounter.Count_DP[5] / Q
    Ending point:                            usbFX3SM.earlyPacketCounter.Count_DP[0] / SP
    The start point is clocked by            TopLevel|USBClock_CI [rising] on pin CK
    The end   point is clocked by            TopLevel|USBClock_CI [rising] on pin CK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
usbFX3SM.earlyPacketCounter.Count_DP[5]              FD1P3DX      Q        Out     0.813     0.813       -         
Count_DP[5]                                          Net          -        -       -         -           3         
usbFX3SM.earlyPacketCounter.Count_DP_RNIQ0E4[5]      ORCALUT4     A        In      0.000     0.813       -         
usbFX3SM.earlyPacketCounter.Count_DP_RNIQ0E4[5]      ORCALUT4     Z        Out     0.656     1.469       -         
Count_DPlde_i_a2_5                                   Net          -        -       -         -           1         
usbFX3SM.earlyPacketCounter.Count_DP_RNII5O7[1]      ORCALUT4     D        In      0.000     1.469       -         
usbFX3SM.earlyPacketCounter.Count_DP_RNII5O7[1]      ORCALUT4     Z        Out     0.704     2.173       -         
Count_DPlde_i_a2_7                                   Net          -        -       -         -           2         
usbFX3SM.earlyPacketCounter.Count_DP_RNI9NPV1[2]     ORCALUT4     B        In      0.000     2.173       -         
usbFX3SM.earlyPacketCounter.Count_DP_RNI9NPV1[2]     ORCALUT4     Z        Out     0.855     3.028       -         
N_592_i                                              Net          -        -       -         -           17        
usbFX3SM.earlyPacketCounter.Count_DP[0]              FD1P3DX      SP       In      0.000     3.028       -         
===================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                                       Arrival           
Instance                       Reference     Type                                       Pin             Net                   Time        Slack 
                               Clock                                                                                                            
------------------------------------------------------------------------------------------------------------------------------------------------
dvsAerFifo.fifo                System        pmi_fifo_work_toplevel_structural_3        Empty           FIFOEmpty_S           0.000       -0.106
extTriggerFifo.fifo            System        pmi_fifo_work_toplevel_structural_0        Empty           FIFOEmpty_S           0.000       -0.106
imuFifo.fifo                   System        pmi_fifo_work_toplevel_structural_1        Empty           FIFOEmpty_S           0.000       -0.106
MergerAerFifo.fifo             System        pmi_fifo_work_toplevel_structural_3        Empty           FIFOEmpty_S           0.000       -0.106
apsAdcFifo.fifo                System        pmi_fifo_work_toplevel_structural_2        Empty           FIFOEmpty_S           0.000       -0.106
miscAerFifo.fifo               System        pmi_fifo_work_toplevel_structural_3        Empty           FIFOEmpty_S           0.000       -0.106
logicUSBFifo.fifoDualClock     System        pmi_fifo_dc_work_toplevel_structural_0     Empty           FIFOEmpty_S           0.000       -0.057
imuFifo.fifo                   System        pmi_fifo_work_toplevel_structural_1        Full            Full_0                0.000       0.326 
logicUSBFifo.fifoDualClock     System        pmi_fifo_dc_work_toplevel_structural_0     AlmostEmpty     FIFOAlmostEmpty_S     0.000       2.509 
logicUSBFifo.fifoDualClock     System        pmi_fifo_dc_work_toplevel_structural_0     Q[0]            DataInReg_D[0]        0.000       2.840 
================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                                               Required           
Instance                                                 Reference     Type                                       Pin      Net                  Time         Slack 
                                                         Clock                                                                                                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
extTriggerFifo.fifo                                      System        pmi_fifo_work_toplevel_structural_0        RdEn     State_DP_ns[0]       0.599        -0.106
dvsAerFifo.fifo                                          System        pmi_fifo_work_toplevel_structural_3        RdEn     State_DN[1]          0.599        -0.106
imuFifo.fifo                                             System        pmi_fifo_work_toplevel_structural_1        RdEn     State_DN[1]          0.599        -0.106
apsAdcFifo.fifo                                          System        pmi_fifo_work_toplevel_structural_2        RdEn     N_315_i              0.599        -0.106
miscAerFifo.fifo                                         System        pmi_fifo_work_toplevel_structural_3        RdEn     State_DN[1]          0.599        -0.106
MergerAerFifo.fifo                                       System        pmi_fifo_work_toplevel_structural_3        RdEn     State_DN[1]          0.599        -0.106
logicUSBFifo.fifoDualClock                               System        pmi_fifo_dc_work_toplevel_structural_0     RdEn     State_DP_ns[0]       0.599        -0.057
imuFifo.fifo                                             System        pmi_fifo_work_toplevel_structural_1        WrEn     Write_S              0.599        0.326 
logicUSBFifo.FifoControl_SO\.ReadSide\.AlmostEmpty_S     System        FD1S3BX                                    D        AlmostEmptyReg_S     2.883        2.509 
logicUSBFifo.FifoControl_SO\.ReadSide\.Empty_S           System        FD1S3BX                                    D        N_27_i               2.883        2.509 
===================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      0.599
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         0.599

    - Propagation time:                      0.704
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.106

    Number of logic level(s):                1
    Starting point:                          dvsAerFifo.fifo / Empty
    Ending point:                            dvsAerFifo.fifo / RdEn
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                             Pin       Pin               Arrival     No. of    
Name                               Type                                    Name      Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
dvsAerFifo.fifo                    pmi_fifo_work_toplevel_structural_3     Empty     Out     0.000     0.000       -         
FIFOEmpty_S                        Net                                     -         -       -         -           2         
dvsAerFifo.State_DP_ns_0_a2[0]     ORCALUT4                                B         In      0.000     0.000       -         
dvsAerFifo.State_DP_ns_0_a2[0]     ORCALUT4                                Z         Out     0.704     0.704       -         
State_DN[1]                        Net                                     -         -       -         -           2         
dvsAerFifo.fifo                    pmi_fifo_work_toplevel_structural_3     RdEn      In      0.000     0.704       -         
=============================================================================================================================


Path information for path number 2: 
      Requested Period:                      0.599
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         0.599

    - Propagation time:                      0.704
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.106

    Number of logic level(s):                1
    Starting point:                          extTriggerFifo.fifo / Empty
    Ending point:                            extTriggerFifo.fifo / RdEn
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                 Pin       Pin               Arrival     No. of    
Name                                   Type                                    Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
extTriggerFifo.fifo                    pmi_fifo_work_toplevel_structural_0     Empty     Out     0.000     0.000       -         
FIFOEmpty_S                            Net                                     -         -       -         -           3         
extTriggerFifo.State_DP_ns_0_a2[0]     ORCALUT4                                A         In      0.000     0.000       -         
extTriggerFifo.State_DP_ns_0_a2[0]     ORCALUT4                                Z         Out     0.704     0.704       -         
State_DP_ns[0]                         Net                                     -         -       -         -           2         
extTriggerFifo.fifo                    pmi_fifo_work_toplevel_structural_0     RdEn      In      0.000     0.704       -         
=================================================================================================================================


Path information for path number 3: 
      Requested Period:                      0.599
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         0.599

    - Propagation time:                      0.704
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.106

    Number of logic level(s):                1
    Starting point:                          imuFifo.fifo / Empty
    Ending point:                            imuFifo.fifo / RdEn
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                          Pin       Pin               Arrival     No. of    
Name                            Type                                    Name      Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
imuFifo.fifo                    pmi_fifo_work_toplevel_structural_1     Empty     Out     0.000     0.000       -         
FIFOEmpty_S                     Net                                     -         -       -         -           3         
imuFifo.State_DP_ns_0_a2[0]     ORCALUT4                                A         In      0.000     0.000       -         
imuFifo.State_DP_ns_0_a2[0]     ORCALUT4                                Z         Out     0.704     0.704       -         
State_DN[1]                     Net                                     -         -       -         -           2         
imuFifo.fifo                    pmi_fifo_work_toplevel_structural_1     RdEn      In      0.000     0.704       -         
==========================================================================================================================


Path information for path number 4: 
      Requested Period:                      0.599
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         0.599

    - Propagation time:                      0.704
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.106

    Number of logic level(s):                1
    Starting point:                          MergerAerFifo.fifo / Empty
    Ending point:                            MergerAerFifo.fifo / RdEn
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                     Pin       Pin               Arrival     No. of    
Name                                       Type                                    Name      Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
MergerAerFifo.fifo                         pmi_fifo_work_toplevel_structural_3     Empty     Out     0.000     0.000       -         
FIFOEmpty_S                                Net                                     -         -       -         -           2         
MergerAerFifo.State_DP_ns_0_a2_0_a2[0]     ORCALUT4                                A         In      0.000     0.000       -         
MergerAerFifo.State_DP_ns_0_a2_0_a2[0]     ORCALUT4                                Z         Out     0.704     0.704       -         
State_DN[1]                                Net                                     -         -       -         -           2         
MergerAerFifo.fifo                         pmi_fifo_work_toplevel_structural_3     RdEn      In      0.000     0.704       -         
=====================================================================================================================================


Path information for path number 5: 
      Requested Period:                      0.599
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         0.599

    - Propagation time:                      0.704
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.106

    Number of logic level(s):                1
    Starting point:                          apsAdcFifo.fifo / Empty
    Ending point:                            apsAdcFifo.fifo / RdEn
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                      Pin       Pin               Arrival     No. of    
Name                        Type                                    Name      Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
apsAdcFifo.fifo             pmi_fifo_work_toplevel_structural_2     Empty     Out     0.000     0.000       -         
FIFOEmpty_S                 Net                                     -         -       -         -           3         
apsAdcFifo.fifo_RNI83FP     ORCALUT4                                B         In      0.000     0.000       -         
apsAdcFifo.fifo_RNI83FP     ORCALUT4                                Z         Out     0.704     0.704       -         
N_315_i                     Net                                     -         -       -         -           2         
apsAdcFifo.fifo             pmi_fifo_work_toplevel_structural_2     RdEn      In      0.000     0.704       -         
======================================================================================================================



##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report
Part: lfe3_17ea-7

Register bits: 9442 of 17280 (55%)
PIC Latch:       0
I/O cells:       77


Details:
BB:             1
CCU2C:          1748
FD1P3AX:        3
FD1P3BX:        128
FD1P3DX:        2515
FD1S3BX:        1828
FD1S3DX:        4926
GSR:            1
IB:             23
IFS1P3BX:       2
IFS1P3DX:       13
INV:            14
L6MUX21:        432
OB:             50
OBZ:            3
OFS1P3BX:       6
OFS1P3DX:       21
ORCALUT4:       20571
PFUMX:          886
PUR:            1
VHI:            77
VLO:            61
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:07m:41s; CPU Time elapsed 0h:07m:37s; Memory used current: 116MB peak: 1595MB)

Process took 0h:07m:41s realtime, 0h:07m:37s cputime
# Wed Oct 01 16:04:51 2014

###########################################################]


Synthesis exit by 0.
