/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Mon Jul 28 13:28:42 2014
 *                 Full Compile MD5 Checksum  c5ff84748c7fa0d54c801cf0c03aeeca
 *                     (minus title and desc)
 *                 MD5 Checksum               62ec62fd8717a3b00aa7784ade95abce
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     14541
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_V3D_PCTR_H__
#define BCHP_V3D_PCTR_H__

/***************************************************************************
 *V3D_PCTR - V3D support Registers
 ***************************************************************************/
#define BCHP_V3D_PCTR_PCTRC                      0x00bea670 /* [WO] Performance Counter Clear */
#define BCHP_V3D_PCTR_PCTRE                      0x00bea674 /* [RW] Performance Counter Enables */
#define BCHP_V3D_PCTR_PCTR0                      0x00bea680 /* [RO] Performance Counter Count 0 */
#define BCHP_V3D_PCTR_PCTRS0                     0x00bea684 /* [RW] Performance Counter Mapping 0 */
#define BCHP_V3D_PCTR_PCTR1                      0x00bea688 /* [RO] Performance Counter Count 1 */
#define BCHP_V3D_PCTR_PCTRS1                     0x00bea68c /* [RW] Performance Counter Mapping 1 */
#define BCHP_V3D_PCTR_PCTR2                      0x00bea690 /* [RO] Performance Counter Count 2 */
#define BCHP_V3D_PCTR_PCTRS2                     0x00bea694 /* [RW] Performance Counter Mapping 2 */
#define BCHP_V3D_PCTR_PCTR3                      0x00bea698 /* [RO] Performance Counter Count 3 */
#define BCHP_V3D_PCTR_PCTRS3                     0x00bea69c /* [RW] Performance Counter Mapping 3 */
#define BCHP_V3D_PCTR_PCTR4                      0x00bea6a0 /* [RO] Performance Counter Count 4 */
#define BCHP_V3D_PCTR_PCTRS4                     0x00bea6a4 /* [RW] Performance Counter Mapping 4 */
#define BCHP_V3D_PCTR_PCTR5                      0x00bea6a8 /* [RO] Performance Counter Count 5 */
#define BCHP_V3D_PCTR_PCTRS5                     0x00bea6ac /* [RW] Performance Counter Mapping 5 */
#define BCHP_V3D_PCTR_PCTR6                      0x00bea6b0 /* [RO] Performance Counter Count 6 */
#define BCHP_V3D_PCTR_PCTRS6                     0x00bea6b4 /* [RW] Performance Counter Mapping 6 */
#define BCHP_V3D_PCTR_PCTR7                      0x00bea6b8 /* [RO] Performance Counter Count 7 */
#define BCHP_V3D_PCTR_PCTRS7                     0x00bea6bc /* [RW] Performance Counter Mapping 7 */
#define BCHP_V3D_PCTR_PCTR8                      0x00bea6c0 /* [RO] Performance Counter Count 8 */
#define BCHP_V3D_PCTR_PCTRS8                     0x00bea6c4 /* [RW] Performance Counter Mapping 8 */
#define BCHP_V3D_PCTR_PCTR9                      0x00bea6c8 /* [RO] Performance Counter Count 9 */
#define BCHP_V3D_PCTR_PCTRS9                     0x00bea6cc /* [RW] Performance Counter Mapping 9 */
#define BCHP_V3D_PCTR_PCTR10                     0x00bea6d0 /* [RO] Performance Counter Count 10 */
#define BCHP_V3D_PCTR_PCTRS10                    0x00bea6d4 /* [RW] Performance Counter Mapping 10 */
#define BCHP_V3D_PCTR_PCTR11                     0x00bea6d8 /* [RO] Performance Counter Count 11 */
#define BCHP_V3D_PCTR_PCTRS11                    0x00bea6dc /* [RW] Performance Counter Mapping 11 */
#define BCHP_V3D_PCTR_PCTR12                     0x00bea6e0 /* [RO] Performance Counter Count 12 */
#define BCHP_V3D_PCTR_PCTRS12                    0x00bea6e4 /* [RW] Performance Counter Mapping 12 */
#define BCHP_V3D_PCTR_PCTR13                     0x00bea6e8 /* [RO] Performance Counter Count 13 */
#define BCHP_V3D_PCTR_PCTRS13                    0x00bea6ec /* [RW] Performance Counter Mapping 13 */
#define BCHP_V3D_PCTR_PCTR14                     0x00bea6f0 /* [RO] Performance Counter Count 14 */
#define BCHP_V3D_PCTR_PCTRS14                    0x00bea6f4 /* [RW] Performance Counter Mapping 14 */
#define BCHP_V3D_PCTR_PCTR15                     0x00bea6f8 /* [RO] Performance Counter Count 15 */
#define BCHP_V3D_PCTR_PCTRS15                    0x00bea6fc /* [RW] Performance Counter Mapping 15 */

/***************************************************************************
 *PCTRC - Performance Counter Clear
 ***************************************************************************/
/* V3D_PCTR :: PCTRC :: reserved0 [31:16] */
#define BCHP_V3D_PCTR_PCTRC_reserved0_MASK                         0xffff0000
#define BCHP_V3D_PCTR_PCTRC_reserved0_SHIFT                        16

/* V3D_PCTR :: PCTRC :: CTCLR0_CTCLR15 [15:00] */
#define BCHP_V3D_PCTR_PCTRC_CTCLR0_CTCLR15_MASK                    0x0000ffff
#define BCHP_V3D_PCTR_PCTRC_CTCLR0_CTCLR15_SHIFT                   0
#define BCHP_V3D_PCTR_PCTRC_CTCLR0_CTCLR15_DEFAULT                 0x00000000

/***************************************************************************
 *PCTRE - Performance Counter Enables
 ***************************************************************************/
/* V3D_PCTR :: PCTRE :: CTEN [31:31] */
#define BCHP_V3D_PCTR_PCTRE_CTEN_MASK                              0x80000000
#define BCHP_V3D_PCTR_PCTRE_CTEN_SHIFT                             31

/* V3D_PCTR :: PCTRE :: reserved0 [30:16] */
#define BCHP_V3D_PCTR_PCTRE_reserved0_MASK                         0x7fff0000
#define BCHP_V3D_PCTR_PCTRE_reserved0_SHIFT                        16

/* V3D_PCTR :: PCTRE :: CTEN0_CTEN15 [15:00] */
#define BCHP_V3D_PCTR_PCTRE_CTEN0_CTEN15_MASK                      0x0000ffff
#define BCHP_V3D_PCTR_PCTRE_CTEN0_CTEN15_SHIFT                     0
#define BCHP_V3D_PCTR_PCTRE_CTEN0_CTEN15_DEFAULT                   0x00000000

/***************************************************************************
 *PCTR0 - Performance Counter Count 0
 ***************************************************************************/
/* V3D_PCTR :: PCTR0 :: PCTR [31:00] */
#define BCHP_V3D_PCTR_PCTR0_PCTR_MASK                              0xffffffff
#define BCHP_V3D_PCTR_PCTR0_PCTR_SHIFT                             0
#define BCHP_V3D_PCTR_PCTR0_PCTR_DEFAULT                           0x00000000

/***************************************************************************
 *PCTRS0 - Performance Counter Mapping 0
 ***************************************************************************/
/* V3D_PCTR :: PCTRS0 :: reserved0 [31:06] */
#define BCHP_V3D_PCTR_PCTRS0_reserved0_MASK                        0xffffffc0
#define BCHP_V3D_PCTR_PCTRS0_reserved0_SHIFT                       6

/* V3D_PCTR :: PCTRS0 :: PCTRS [05:00] */
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_MASK                            0x0000003f
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_SHIFT                           0
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_DEFAULT                         0x00000000
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_fep_valid_primts_no_pixels      0
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_fep_valid_prims                 1
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_fep_ez_nfclip_quads             2
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_fep_valid_quads                 3
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_tlb_quads_stencil_fail          4
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_tlb_quads_stencilz_fail         5
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_tlb_quads_stencilz_pass         6
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_tlb_quads_zero_cov              7
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_tlb_quads_nonzero_cov           8
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_tlb_quads_written               9
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_ptb_prim_viewpoint_discard      10
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_ptb_prim_clip                   11
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_ptb_prim_rev                    12
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_qpu_idle_cycles                 13
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_qpu_active_cycles_vertex_coord_user 14
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_qpu_active_cycles_frag          15
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_qpu_cycles_valid_instr          16
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_qpu_cycles_tmu_stall            17
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_qpu_cycles_scoreboard_stall     18
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_qpu_cycles_varyings_stall       19
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_qpu_ic_hit                      20
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_qpu_ic_miss                     21
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_qpu_uc_hit                      22
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_qpu_uc_miss                     23
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_tmu_tcache_access               24
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_tmu_tcache_miss                 25
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_vpm_vdw_stall                   26
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_vpm_vcd_stall                   27
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_l2c_hits                        28
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_l2c_misses                      29
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_l2t_hits                        30
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_l2t_misses                      31
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_cycle_count                     32
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_qpu_cycles_stalled_vertex_coord_user 33
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_qpu_cycles_stalled_fragment     34
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_ptb_prims_binned                35
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_axi_writes_watch_0              36
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_axi_reads_watch_0               37
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_axi_write_stalls_watch_0        38
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_axi_read_stalls_watch_0         39
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_axi_write_bytes_watch_0         40
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_axi_read_bytes_watch_0          41
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_axi_writes_watch_1              42
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_axi_reads_watch_1               43
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_axi_write_stalls_watch_1        44
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_axi_read_stalls_watch_1         45
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_axi_write_bytes_watch_1         46
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_axi_read_bytes_watch_1          47
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_tlb_partial_quads               48
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_tmu_config_accesses             49
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_l2t_no_id_stall                 50
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_l2t_com_que_stall               51
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_l2t_rw_conflict_stall           52
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_tmu_active_cycles               53
#define BCHP_V3D_PCTR_PCTRS0_PCTRS_tmu_stalled_cycles              54

/***************************************************************************
 *PCTR1 - Performance Counter Count 1
 ***************************************************************************/
/* V3D_PCTR :: PCTR1 :: PCTR [31:00] */
#define BCHP_V3D_PCTR_PCTR1_PCTR_MASK                              0xffffffff
#define BCHP_V3D_PCTR_PCTR1_PCTR_SHIFT                             0
#define BCHP_V3D_PCTR_PCTR1_PCTR_DEFAULT                           0x00000000

/***************************************************************************
 *PCTRS1 - Performance Counter Mapping 1
 ***************************************************************************/
/* V3D_PCTR :: PCTRS1 :: reserved0 [31:06] */
#define BCHP_V3D_PCTR_PCTRS1_reserved0_MASK                        0xffffffc0
#define BCHP_V3D_PCTR_PCTRS1_reserved0_SHIFT                       6

/* V3D_PCTR :: PCTRS1 :: PCTRS [05:00] */
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_MASK                            0x0000003f
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_SHIFT                           0
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_DEFAULT                         0x00000000
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_fep_valid_primts_no_pixels      0
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_fep_valid_prims                 1
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_fep_ez_nfclip_quads             2
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_fep_valid_quads                 3
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_tlb_quads_stencil_fail          4
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_tlb_quads_stencilz_fail         5
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_tlb_quads_stencilz_pass         6
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_tlb_quads_zero_cov              7
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_tlb_quads_nonzero_cov           8
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_tlb_quads_written               9
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_ptb_prim_viewpoint_discard      10
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_ptb_prim_clip                   11
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_ptb_prim_rev                    12
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_qpu_idle_cycles                 13
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_qpu_active_cycles_vertex_coord_user 14
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_qpu_active_cycles_frag          15
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_qpu_cycles_valid_instr          16
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_qpu_cycles_tmu_stall            17
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_qpu_cycles_scoreboard_stall     18
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_qpu_cycles_varyings_stall       19
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_qpu_ic_hit                      20
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_qpu_ic_miss                     21
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_qpu_uc_hit                      22
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_qpu_uc_miss                     23
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_tmu_tcache_access               24
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_tmu_tcache_miss                 25
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_vpm_vdw_stall                   26
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_vpm_vcd_stall                   27
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_l2c_hits                        28
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_l2c_misses                      29
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_l2t_hits                        30
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_l2t_misses                      31
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_cycle_count                     32
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_qpu_cycles_stalled_vertex_coord_user 33
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_qpu_cycles_stalled_fragment     34
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_ptb_prims_binned                35
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_axi_writes_watch_0              36
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_axi_reads_watch_0               37
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_axi_write_stalls_watch_0        38
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_axi_read_stalls_watch_0         39
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_axi_write_bytes_watch_0         40
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_axi_read_bytes_watch_0          41
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_axi_writes_watch_1              42
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_axi_reads_watch_1               43
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_axi_write_stalls_watch_1        44
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_axi_read_stalls_watch_1         45
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_axi_write_bytes_watch_1         46
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_axi_read_bytes_watch_1          47
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_tlb_partial_quads               48
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_tmu_config_accesses             49
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_l2t_no_id_stall                 50
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_l2t_com_que_stall               51
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_l2t_rw_conflict_stall           52
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_tmu_active_cycles               53
#define BCHP_V3D_PCTR_PCTRS1_PCTRS_tmu_stalled_cycles              54

/***************************************************************************
 *PCTR2 - Performance Counter Count 2
 ***************************************************************************/
/* V3D_PCTR :: PCTR2 :: PCTR [31:00] */
#define BCHP_V3D_PCTR_PCTR2_PCTR_MASK                              0xffffffff
#define BCHP_V3D_PCTR_PCTR2_PCTR_SHIFT                             0
#define BCHP_V3D_PCTR_PCTR2_PCTR_DEFAULT                           0x00000000

/***************************************************************************
 *PCTRS2 - Performance Counter Mapping 2
 ***************************************************************************/
/* V3D_PCTR :: PCTRS2 :: reserved0 [31:06] */
#define BCHP_V3D_PCTR_PCTRS2_reserved0_MASK                        0xffffffc0
#define BCHP_V3D_PCTR_PCTRS2_reserved0_SHIFT                       6

/* V3D_PCTR :: PCTRS2 :: PCTRS [05:00] */
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_MASK                            0x0000003f
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_SHIFT                           0
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_DEFAULT                         0x00000000
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_fep_valid_primts_no_pixels      0
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_fep_valid_prims                 1
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_fep_ez_nfclip_quads             2
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_fep_valid_quads                 3
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_tlb_quads_stencil_fail          4
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_tlb_quads_stencilz_fail         5
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_tlb_quads_stencilz_pass         6
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_tlb_quads_zero_cov              7
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_tlb_quads_nonzero_cov           8
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_tlb_quads_written               9
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_ptb_prim_viewpoint_discard      10
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_ptb_prim_clip                   11
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_ptb_prim_rev                    12
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_qpu_idle_cycles                 13
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_qpu_active_cycles_vertex_coord_user 14
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_qpu_active_cycles_frag          15
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_qpu_cycles_valid_instr          16
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_qpu_cycles_tmu_stall            17
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_qpu_cycles_scoreboard_stall     18
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_qpu_cycles_varyings_stall       19
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_qpu_ic_hit                      20
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_qpu_ic_miss                     21
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_qpu_uc_hit                      22
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_qpu_uc_miss                     23
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_tmu_tcache_access               24
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_tmu_tcache_miss                 25
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_vpm_vdw_stall                   26
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_vpm_vcd_stall                   27
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_l2c_hits                        28
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_l2c_misses                      29
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_l2t_hits                        30
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_l2t_misses                      31
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_cycle_count                     32
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_qpu_cycles_stalled_vertex_coord_user 33
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_qpu_cycles_stalled_fragment     34
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_ptb_prims_binned                35
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_axi_writes_watch_0              36
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_axi_reads_watch_0               37
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_axi_write_stalls_watch_0        38
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_axi_read_stalls_watch_0         39
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_axi_write_bytes_watch_0         40
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_axi_read_bytes_watch_0          41
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_axi_writes_watch_1              42
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_axi_reads_watch_1               43
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_axi_write_stalls_watch_1        44
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_axi_read_stalls_watch_1         45
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_axi_write_bytes_watch_1         46
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_axi_read_bytes_watch_1          47
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_tlb_partial_quads               48
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_tmu_config_accesses             49
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_l2t_no_id_stall                 50
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_l2t_com_que_stall               51
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_l2t_rw_conflict_stall           52
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_tmu_active_cycles               53
#define BCHP_V3D_PCTR_PCTRS2_PCTRS_tmu_stalled_cycles              54

/***************************************************************************
 *PCTR3 - Performance Counter Count 3
 ***************************************************************************/
/* V3D_PCTR :: PCTR3 :: PCTR [31:00] */
#define BCHP_V3D_PCTR_PCTR3_PCTR_MASK                              0xffffffff
#define BCHP_V3D_PCTR_PCTR3_PCTR_SHIFT                             0
#define BCHP_V3D_PCTR_PCTR3_PCTR_DEFAULT                           0x00000000

/***************************************************************************
 *PCTRS3 - Performance Counter Mapping 3
 ***************************************************************************/
/* V3D_PCTR :: PCTRS3 :: reserved0 [31:06] */
#define BCHP_V3D_PCTR_PCTRS3_reserved0_MASK                        0xffffffc0
#define BCHP_V3D_PCTR_PCTRS3_reserved0_SHIFT                       6

/* V3D_PCTR :: PCTRS3 :: PCTRS [05:00] */
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_MASK                            0x0000003f
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_SHIFT                           0
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_DEFAULT                         0x00000000
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_fep_valid_primts_no_pixels      0
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_fep_valid_prims                 1
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_fep_ez_nfclip_quads             2
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_fep_valid_quads                 3
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_tlb_quads_stencil_fail          4
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_tlb_quads_stencilz_fail         5
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_tlb_quads_stencilz_pass         6
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_tlb_quads_zero_cov              7
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_tlb_quads_nonzero_cov           8
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_tlb_quads_written               9
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_ptb_prim_viewpoint_discard      10
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_ptb_prim_clip                   11
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_ptb_prim_rev                    12
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_qpu_idle_cycles                 13
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_qpu_active_cycles_vertex_coord_user 14
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_qpu_active_cycles_frag          15
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_qpu_cycles_valid_instr          16
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_qpu_cycles_tmu_stall            17
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_qpu_cycles_scoreboard_stall     18
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_qpu_cycles_varyings_stall       19
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_qpu_ic_hit                      20
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_qpu_ic_miss                     21
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_qpu_uc_hit                      22
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_qpu_uc_miss                     23
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_tmu_tcache_access               24
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_tmu_tcache_miss                 25
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_vpm_vdw_stall                   26
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_vpm_vcd_stall                   27
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_l2c_hits                        28
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_l2c_misses                      29
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_l2t_hits                        30
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_l2t_misses                      31
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_cycle_count                     32
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_qpu_cycles_stalled_vertex_coord_user 33
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_qpu_cycles_stalled_fragment     34
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_ptb_prims_binned                35
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_axi_writes_watch_0              36
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_axi_reads_watch_0               37
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_axi_write_stalls_watch_0        38
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_axi_read_stalls_watch_0         39
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_axi_write_bytes_watch_0         40
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_axi_read_bytes_watch_0          41
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_axi_writes_watch_1              42
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_axi_reads_watch_1               43
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_axi_write_stalls_watch_1        44
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_axi_read_stalls_watch_1         45
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_axi_write_bytes_watch_1         46
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_axi_read_bytes_watch_1          47
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_tlb_partial_quads               48
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_tmu_config_accesses             49
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_l2t_no_id_stall                 50
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_l2t_com_que_stall               51
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_l2t_rw_conflict_stall           52
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_tmu_active_cycles               53
#define BCHP_V3D_PCTR_PCTRS3_PCTRS_tmu_stalled_cycles              54

/***************************************************************************
 *PCTR4 - Performance Counter Count 4
 ***************************************************************************/
/* V3D_PCTR :: PCTR4 :: PCTR [31:00] */
#define BCHP_V3D_PCTR_PCTR4_PCTR_MASK                              0xffffffff
#define BCHP_V3D_PCTR_PCTR4_PCTR_SHIFT                             0
#define BCHP_V3D_PCTR_PCTR4_PCTR_DEFAULT                           0x00000000

/***************************************************************************
 *PCTRS4 - Performance Counter Mapping 4
 ***************************************************************************/
/* V3D_PCTR :: PCTRS4 :: reserved0 [31:06] */
#define BCHP_V3D_PCTR_PCTRS4_reserved0_MASK                        0xffffffc0
#define BCHP_V3D_PCTR_PCTRS4_reserved0_SHIFT                       6

/* V3D_PCTR :: PCTRS4 :: PCTRS [05:00] */
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_MASK                            0x0000003f
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_SHIFT                           0
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_DEFAULT                         0x00000000
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_fep_valid_primts_no_pixels      0
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_fep_valid_prims                 1
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_fep_ez_nfclip_quads             2
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_fep_valid_quads                 3
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_tlb_quads_stencil_fail          4
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_tlb_quads_stencilz_fail         5
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_tlb_quads_stencilz_pass         6
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_tlb_quads_zero_cov              7
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_tlb_quads_nonzero_cov           8
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_tlb_quads_written               9
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_ptb_prim_viewpoint_discard      10
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_ptb_prim_clip                   11
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_ptb_prim_rev                    12
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_qpu_idle_cycles                 13
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_qpu_active_cycles_vertex_coord_user 14
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_qpu_active_cycles_frag          15
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_qpu_cycles_valid_instr          16
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_qpu_cycles_tmu_stall            17
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_qpu_cycles_scoreboard_stall     18
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_qpu_cycles_varyings_stall       19
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_qpu_ic_hit                      20
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_qpu_ic_miss                     21
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_qpu_uc_hit                      22
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_qpu_uc_miss                     23
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_tmu_tcache_access               24
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_tmu_tcache_miss                 25
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_vpm_vdw_stall                   26
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_vpm_vcd_stall                   27
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_l2c_hits                        28
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_l2c_misses                      29
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_l2t_hits                        30
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_l2t_misses                      31
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_cycle_count                     32
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_qpu_cycles_stalled_vertex_coord_user 33
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_qpu_cycles_stalled_fragment     34
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_ptb_prims_binned                35
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_axi_writes_watch_0              36
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_axi_reads_watch_0               37
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_axi_write_stalls_watch_0        38
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_axi_read_stalls_watch_0         39
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_axi_write_bytes_watch_0         40
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_axi_read_bytes_watch_0          41
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_axi_writes_watch_1              42
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_axi_reads_watch_1               43
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_axi_write_stalls_watch_1        44
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_axi_read_stalls_watch_1         45
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_axi_write_bytes_watch_1         46
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_axi_read_bytes_watch_1          47
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_tlb_partial_quads               48
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_tmu_config_accesses             49
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_l2t_no_id_stall                 50
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_l2t_com_que_stall               51
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_l2t_rw_conflict_stall           52
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_tmu_active_cycles               53
#define BCHP_V3D_PCTR_PCTRS4_PCTRS_tmu_stalled_cycles              54

/***************************************************************************
 *PCTR5 - Performance Counter Count 5
 ***************************************************************************/
/* V3D_PCTR :: PCTR5 :: PCTR [31:00] */
#define BCHP_V3D_PCTR_PCTR5_PCTR_MASK                              0xffffffff
#define BCHP_V3D_PCTR_PCTR5_PCTR_SHIFT                             0
#define BCHP_V3D_PCTR_PCTR5_PCTR_DEFAULT                           0x00000000

/***************************************************************************
 *PCTRS5 - Performance Counter Mapping 5
 ***************************************************************************/
/* V3D_PCTR :: PCTRS5 :: reserved0 [31:06] */
#define BCHP_V3D_PCTR_PCTRS5_reserved0_MASK                        0xffffffc0
#define BCHP_V3D_PCTR_PCTRS5_reserved0_SHIFT                       6

/* V3D_PCTR :: PCTRS5 :: PCTRS [05:00] */
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_MASK                            0x0000003f
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_SHIFT                           0
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_DEFAULT                         0x00000000
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_fep_valid_primts_no_pixels      0
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_fep_valid_prims                 1
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_fep_ez_nfclip_quads             2
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_fep_valid_quads                 3
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_tlb_quads_stencil_fail          4
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_tlb_quads_stencilz_fail         5
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_tlb_quads_stencilz_pass         6
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_tlb_quads_zero_cov              7
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_tlb_quads_nonzero_cov           8
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_tlb_quads_written               9
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_ptb_prim_viewpoint_discard      10
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_ptb_prim_clip                   11
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_ptb_prim_rev                    12
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_qpu_idle_cycles                 13
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_qpu_active_cycles_vertex_coord_user 14
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_qpu_active_cycles_frag          15
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_qpu_cycles_valid_instr          16
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_qpu_cycles_tmu_stall            17
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_qpu_cycles_scoreboard_stall     18
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_qpu_cycles_varyings_stall       19
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_qpu_ic_hit                      20
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_qpu_ic_miss                     21
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_qpu_uc_hit                      22
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_qpu_uc_miss                     23
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_tmu_tcache_access               24
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_tmu_tcache_miss                 25
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_vpm_vdw_stall                   26
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_vpm_vcd_stall                   27
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_l2c_hits                        28
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_l2c_misses                      29
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_l2t_hits                        30
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_l2t_misses                      31
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_cycle_count                     32
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_qpu_cycles_stalled_vertex_coord_user 33
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_qpu_cycles_stalled_fragment     34
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_ptb_prims_binned                35
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_axi_writes_watch_0              36
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_axi_reads_watch_0               37
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_axi_write_stalls_watch_0        38
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_axi_read_stalls_watch_0         39
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_axi_write_bytes_watch_0         40
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_axi_read_bytes_watch_0          41
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_axi_writes_watch_1              42
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_axi_reads_watch_1               43
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_axi_write_stalls_watch_1        44
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_axi_read_stalls_watch_1         45
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_axi_write_bytes_watch_1         46
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_axi_read_bytes_watch_1          47
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_tlb_partial_quads               48
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_tmu_config_accesses             49
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_l2t_no_id_stall                 50
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_l2t_com_que_stall               51
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_l2t_rw_conflict_stall           52
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_tmu_active_cycles               53
#define BCHP_V3D_PCTR_PCTRS5_PCTRS_tmu_stalled_cycles              54

/***************************************************************************
 *PCTR6 - Performance Counter Count 6
 ***************************************************************************/
/* V3D_PCTR :: PCTR6 :: PCTR [31:00] */
#define BCHP_V3D_PCTR_PCTR6_PCTR_MASK                              0xffffffff
#define BCHP_V3D_PCTR_PCTR6_PCTR_SHIFT                             0
#define BCHP_V3D_PCTR_PCTR6_PCTR_DEFAULT                           0x00000000

/***************************************************************************
 *PCTRS6 - Performance Counter Mapping 6
 ***************************************************************************/
/* V3D_PCTR :: PCTRS6 :: reserved0 [31:06] */
#define BCHP_V3D_PCTR_PCTRS6_reserved0_MASK                        0xffffffc0
#define BCHP_V3D_PCTR_PCTRS6_reserved0_SHIFT                       6

/* V3D_PCTR :: PCTRS6 :: PCTRS [05:00] */
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_MASK                            0x0000003f
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_SHIFT                           0
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_DEFAULT                         0x00000000
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_fep_valid_primts_no_pixels      0
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_fep_valid_prims                 1
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_fep_ez_nfclip_quads             2
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_fep_valid_quads                 3
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_tlb_quads_stencil_fail          4
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_tlb_quads_stencilz_fail         5
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_tlb_quads_stencilz_pass         6
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_tlb_quads_zero_cov              7
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_tlb_quads_nonzero_cov           8
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_tlb_quads_written               9
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_ptb_prim_viewpoint_discard      10
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_ptb_prim_clip                   11
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_ptb_prim_rev                    12
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_qpu_idle_cycles                 13
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_qpu_active_cycles_vertex_coord_user 14
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_qpu_active_cycles_frag          15
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_qpu_cycles_valid_instr          16
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_qpu_cycles_tmu_stall            17
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_qpu_cycles_scoreboard_stall     18
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_qpu_cycles_varyings_stall       19
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_qpu_ic_hit                      20
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_qpu_ic_miss                     21
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_qpu_uc_hit                      22
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_qpu_uc_miss                     23
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_tmu_tcache_access               24
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_tmu_tcache_miss                 25
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_vpm_vdw_stall                   26
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_vpm_vcd_stall                   27
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_l2c_hits                        28
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_l2c_misses                      29
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_l2t_hits                        30
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_l2t_misses                      31
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_cycle_count                     32
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_qpu_cycles_stalled_vertex_coord_user 33
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_qpu_cycles_stalled_fragment     34
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_ptb_prims_binned                35
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_axi_writes_watch_0              36
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_axi_reads_watch_0               37
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_axi_write_stalls_watch_0        38
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_axi_read_stalls_watch_0         39
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_axi_write_bytes_watch_0         40
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_axi_read_bytes_watch_0          41
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_axi_writes_watch_1              42
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_axi_reads_watch_1               43
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_axi_write_stalls_watch_1        44
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_axi_read_stalls_watch_1         45
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_axi_write_bytes_watch_1         46
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_axi_read_bytes_watch_1          47
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_tlb_partial_quads               48
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_tmu_config_accesses             49
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_l2t_no_id_stall                 50
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_l2t_com_que_stall               51
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_l2t_rw_conflict_stall           52
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_tmu_active_cycles               53
#define BCHP_V3D_PCTR_PCTRS6_PCTRS_tmu_stalled_cycles              54

/***************************************************************************
 *PCTR7 - Performance Counter Count 7
 ***************************************************************************/
/* V3D_PCTR :: PCTR7 :: PCTR [31:00] */
#define BCHP_V3D_PCTR_PCTR7_PCTR_MASK                              0xffffffff
#define BCHP_V3D_PCTR_PCTR7_PCTR_SHIFT                             0
#define BCHP_V3D_PCTR_PCTR7_PCTR_DEFAULT                           0x00000000

/***************************************************************************
 *PCTRS7 - Performance Counter Mapping 7
 ***************************************************************************/
/* V3D_PCTR :: PCTRS7 :: reserved0 [31:06] */
#define BCHP_V3D_PCTR_PCTRS7_reserved0_MASK                        0xffffffc0
#define BCHP_V3D_PCTR_PCTRS7_reserved0_SHIFT                       6

/* V3D_PCTR :: PCTRS7 :: PCTRS [05:00] */
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_MASK                            0x0000003f
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_SHIFT                           0
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_DEFAULT                         0x00000000
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_fep_valid_primts_no_pixels      0
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_fep_valid_prims                 1
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_fep_ez_nfclip_quads             2
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_fep_valid_quads                 3
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_tlb_quads_stencil_fail          4
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_tlb_quads_stencilz_fail         5
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_tlb_quads_stencilz_pass         6
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_tlb_quads_zero_cov              7
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_tlb_quads_nonzero_cov           8
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_tlb_quads_written               9
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_ptb_prim_viewpoint_discard      10
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_ptb_prim_clip                   11
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_ptb_prim_rev                    12
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_qpu_idle_cycles                 13
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_qpu_active_cycles_vertex_coord_user 14
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_qpu_active_cycles_frag          15
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_qpu_cycles_valid_instr          16
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_qpu_cycles_tmu_stall            17
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_qpu_cycles_scoreboard_stall     18
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_qpu_cycles_varyings_stall       19
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_qpu_ic_hit                      20
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_qpu_ic_miss                     21
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_qpu_uc_hit                      22
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_qpu_uc_miss                     23
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_tmu_tcache_access               24
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_tmu_tcache_miss                 25
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_vpm_vdw_stall                   26
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_vpm_vcd_stall                   27
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_l2c_hits                        28
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_l2c_misses                      29
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_l2t_hits                        30
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_l2t_misses                      31
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_cycle_count                     32
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_qpu_cycles_stalled_vertex_coord_user 33
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_qpu_cycles_stalled_fragment     34
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_ptb_prims_binned                35
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_axi_writes_watch_0              36
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_axi_reads_watch_0               37
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_axi_write_stalls_watch_0        38
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_axi_read_stalls_watch_0         39
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_axi_write_bytes_watch_0         40
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_axi_read_bytes_watch_0          41
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_axi_writes_watch_1              42
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_axi_reads_watch_1               43
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_axi_write_stalls_watch_1        44
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_axi_read_stalls_watch_1         45
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_axi_write_bytes_watch_1         46
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_axi_read_bytes_watch_1          47
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_tlb_partial_quads               48
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_tmu_config_accesses             49
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_l2t_no_id_stall                 50
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_l2t_com_que_stall               51
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_l2t_rw_conflict_stall           52
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_tmu_active_cycles               53
#define BCHP_V3D_PCTR_PCTRS7_PCTRS_tmu_stalled_cycles              54

/***************************************************************************
 *PCTR8 - Performance Counter Count 8
 ***************************************************************************/
/* V3D_PCTR :: PCTR8 :: PCTR [31:00] */
#define BCHP_V3D_PCTR_PCTR8_PCTR_MASK                              0xffffffff
#define BCHP_V3D_PCTR_PCTR8_PCTR_SHIFT                             0
#define BCHP_V3D_PCTR_PCTR8_PCTR_DEFAULT                           0x00000000

/***************************************************************************
 *PCTRS8 - Performance Counter Mapping 8
 ***************************************************************************/
/* V3D_PCTR :: PCTRS8 :: reserved0 [31:06] */
#define BCHP_V3D_PCTR_PCTRS8_reserved0_MASK                        0xffffffc0
#define BCHP_V3D_PCTR_PCTRS8_reserved0_SHIFT                       6

/* V3D_PCTR :: PCTRS8 :: PCTRS [05:00] */
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_MASK                            0x0000003f
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_SHIFT                           0
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_DEFAULT                         0x00000000
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_fep_valid_primts_no_pixels      0
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_fep_valid_prims                 1
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_fep_ez_nfclip_quads             2
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_fep_valid_quads                 3
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_tlb_quads_stencil_fail          4
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_tlb_quads_stencilz_fail         5
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_tlb_quads_stencilz_pass         6
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_tlb_quads_zero_cov              7
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_tlb_quads_nonzero_cov           8
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_tlb_quads_written               9
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_ptb_prim_viewpoint_discard      10
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_ptb_prim_clip                   11
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_ptb_prim_rev                    12
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_qpu_idle_cycles                 13
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_qpu_active_cycles_vertex_coord_user 14
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_qpu_active_cycles_frag          15
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_qpu_cycles_valid_instr          16
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_qpu_cycles_tmu_stall            17
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_qpu_cycles_scoreboard_stall     18
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_qpu_cycles_varyings_stall       19
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_qpu_ic_hit                      20
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_qpu_ic_miss                     21
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_qpu_uc_hit                      22
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_qpu_uc_miss                     23
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_tmu_tcache_access               24
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_tmu_tcache_miss                 25
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_vpm_vdw_stall                   26
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_vpm_vcd_stall                   27
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_l2c_hits                        28
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_l2c_misses                      29
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_l2t_hits                        30
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_l2t_misses                      31
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_cycle_count                     32
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_qpu_cycles_stalled_vertex_coord_user 33
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_qpu_cycles_stalled_fragment     34
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_ptb_prims_binned                35
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_axi_writes_watch_0              36
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_axi_reads_watch_0               37
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_axi_write_stalls_watch_0        38
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_axi_read_stalls_watch_0         39
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_axi_write_bytes_watch_0         40
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_axi_read_bytes_watch_0          41
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_axi_writes_watch_1              42
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_axi_reads_watch_1               43
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_axi_write_stalls_watch_1        44
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_axi_read_stalls_watch_1         45
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_axi_write_bytes_watch_1         46
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_axi_read_bytes_watch_1          47
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_tlb_partial_quads               48
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_tmu_config_accesses             49
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_l2t_no_id_stall                 50
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_l2t_com_que_stall               51
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_l2t_rw_conflict_stall           52
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_tmu_active_cycles               53
#define BCHP_V3D_PCTR_PCTRS8_PCTRS_tmu_stalled_cycles              54

/***************************************************************************
 *PCTR9 - Performance Counter Count 9
 ***************************************************************************/
/* V3D_PCTR :: PCTR9 :: PCTR [31:00] */
#define BCHP_V3D_PCTR_PCTR9_PCTR_MASK                              0xffffffff
#define BCHP_V3D_PCTR_PCTR9_PCTR_SHIFT                             0
#define BCHP_V3D_PCTR_PCTR9_PCTR_DEFAULT                           0x00000000

/***************************************************************************
 *PCTRS9 - Performance Counter Mapping 9
 ***************************************************************************/
/* V3D_PCTR :: PCTRS9 :: reserved0 [31:06] */
#define BCHP_V3D_PCTR_PCTRS9_reserved0_MASK                        0xffffffc0
#define BCHP_V3D_PCTR_PCTRS9_reserved0_SHIFT                       6

/* V3D_PCTR :: PCTRS9 :: PCTRS [05:00] */
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_MASK                            0x0000003f
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_SHIFT                           0
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_DEFAULT                         0x00000000
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_fep_valid_primts_no_pixels      0
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_fep_valid_prims                 1
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_fep_ez_nfclip_quads             2
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_fep_valid_quads                 3
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_tlb_quads_stencil_fail          4
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_tlb_quads_stencilz_fail         5
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_tlb_quads_stencilz_pass         6
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_tlb_quads_zero_cov              7
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_tlb_quads_nonzero_cov           8
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_tlb_quads_written               9
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_ptb_prim_viewpoint_discard      10
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_ptb_prim_clip                   11
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_ptb_prim_rev                    12
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_qpu_idle_cycles                 13
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_qpu_active_cycles_vertex_coord_user 14
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_qpu_active_cycles_frag          15
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_qpu_cycles_valid_instr          16
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_qpu_cycles_tmu_stall            17
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_qpu_cycles_scoreboard_stall     18
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_qpu_cycles_varyings_stall       19
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_qpu_ic_hit                      20
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_qpu_ic_miss                     21
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_qpu_uc_hit                      22
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_qpu_uc_miss                     23
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_tmu_tcache_access               24
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_tmu_tcache_miss                 25
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_vpm_vdw_stall                   26
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_vpm_vcd_stall                   27
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_l2c_hits                        28
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_l2c_misses                      29
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_l2t_hits                        30
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_l2t_misses                      31
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_cycle_count                     32
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_qpu_cycles_stalled_vertex_coord_user 33
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_qpu_cycles_stalled_fragment     34
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_ptb_prims_binned                35
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_axi_writes_watch_0              36
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_axi_reads_watch_0               37
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_axi_write_stalls_watch_0        38
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_axi_read_stalls_watch_0         39
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_axi_write_bytes_watch_0         40
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_axi_read_bytes_watch_0          41
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_axi_writes_watch_1              42
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_axi_reads_watch_1               43
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_axi_write_stalls_watch_1        44
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_axi_read_stalls_watch_1         45
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_axi_write_bytes_watch_1         46
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_axi_read_bytes_watch_1          47
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_tlb_partial_quads               48
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_tmu_config_accesses             49
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_l2t_no_id_stall                 50
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_l2t_com_que_stall               51
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_l2t_rw_conflict_stall           52
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_tmu_active_cycles               53
#define BCHP_V3D_PCTR_PCTRS9_PCTRS_tmu_stalled_cycles              54

/***************************************************************************
 *PCTR10 - Performance Counter Count 10
 ***************************************************************************/
/* V3D_PCTR :: PCTR10 :: PCTR [31:00] */
#define BCHP_V3D_PCTR_PCTR10_PCTR_MASK                             0xffffffff
#define BCHP_V3D_PCTR_PCTR10_PCTR_SHIFT                            0
#define BCHP_V3D_PCTR_PCTR10_PCTR_DEFAULT                          0x00000000

/***************************************************************************
 *PCTRS10 - Performance Counter Mapping 10
 ***************************************************************************/
/* V3D_PCTR :: PCTRS10 :: reserved0 [31:06] */
#define BCHP_V3D_PCTR_PCTRS10_reserved0_MASK                       0xffffffc0
#define BCHP_V3D_PCTR_PCTRS10_reserved0_SHIFT                      6

/* V3D_PCTR :: PCTRS10 :: PCTRS [05:00] */
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_MASK                           0x0000003f
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_SHIFT                          0
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_DEFAULT                        0x00000000
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_fep_valid_primts_no_pixels     0
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_fep_valid_prims                1
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_fep_ez_nfclip_quads            2
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_fep_valid_quads                3
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_tlb_quads_stencil_fail         4
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_tlb_quads_stencilz_fail        5
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_tlb_quads_stencilz_pass        6
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_tlb_quads_zero_cov             7
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_tlb_quads_nonzero_cov          8
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_tlb_quads_written              9
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_ptb_prim_viewpoint_discard     10
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_ptb_prim_clip                  11
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_ptb_prim_rev                   12
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_qpu_idle_cycles                13
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_qpu_active_cycles_vertex_coord_user 14
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_qpu_active_cycles_frag         15
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_qpu_cycles_valid_instr         16
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_qpu_cycles_tmu_stall           17
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_qpu_cycles_scoreboard_stall    18
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_qpu_cycles_varyings_stall      19
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_qpu_ic_hit                     20
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_qpu_ic_miss                    21
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_qpu_uc_hit                     22
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_qpu_uc_miss                    23
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_tmu_tcache_access              24
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_tmu_tcache_miss                25
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_vpm_vdw_stall                  26
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_vpm_vcd_stall                  27
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_l2c_hits                       28
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_l2c_misses                     29
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_l2t_hits                       30
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_l2t_misses                     31
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_cycle_count                    32
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_qpu_cycles_stalled_vertex_coord_user 33
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_qpu_cycles_stalled_fragment    34
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_ptb_prims_binned               35
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_axi_writes_watch_0             36
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_axi_reads_watch_0              37
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_axi_write_stalls_watch_0       38
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_axi_read_stalls_watch_0        39
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_axi_write_bytes_watch_0        40
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_axi_read_bytes_watch_0         41
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_axi_writes_watch_1             42
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_axi_reads_watch_1              43
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_axi_write_stalls_watch_1       44
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_axi_read_stalls_watch_1        45
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_axi_write_bytes_watch_1        46
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_axi_read_bytes_watch_1         47
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_tlb_partial_quads              48
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_tmu_config_accesses            49
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_l2t_no_id_stall                50
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_l2t_com_que_stall              51
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_l2t_rw_conflict_stall          52
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_tmu_active_cycles              53
#define BCHP_V3D_PCTR_PCTRS10_PCTRS_tmu_stalled_cycles             54

/***************************************************************************
 *PCTR11 - Performance Counter Count 11
 ***************************************************************************/
/* V3D_PCTR :: PCTR11 :: PCTR [31:00] */
#define BCHP_V3D_PCTR_PCTR11_PCTR_MASK                             0xffffffff
#define BCHP_V3D_PCTR_PCTR11_PCTR_SHIFT                            0
#define BCHP_V3D_PCTR_PCTR11_PCTR_DEFAULT                          0x00000000

/***************************************************************************
 *PCTRS11 - Performance Counter Mapping 11
 ***************************************************************************/
/* V3D_PCTR :: PCTRS11 :: reserved0 [31:06] */
#define BCHP_V3D_PCTR_PCTRS11_reserved0_MASK                       0xffffffc0
#define BCHP_V3D_PCTR_PCTRS11_reserved0_SHIFT                      6

/* V3D_PCTR :: PCTRS11 :: PCTRS [05:00] */
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_MASK                           0x0000003f
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_SHIFT                          0
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_DEFAULT                        0x00000000
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_fep_valid_primts_no_pixels     0
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_fep_valid_prims                1
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_fep_ez_nfclip_quads            2
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_fep_valid_quads                3
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_tlb_quads_stencil_fail         4
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_tlb_quads_stencilz_fail        5
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_tlb_quads_stencilz_pass        6
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_tlb_quads_zero_cov             7
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_tlb_quads_nonzero_cov          8
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_tlb_quads_written              9
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_ptb_prim_viewpoint_discard     10
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_ptb_prim_clip                  11
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_ptb_prim_rev                   12
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_qpu_idle_cycles                13
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_qpu_active_cycles_vertex_coord_user 14
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_qpu_active_cycles_frag         15
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_qpu_cycles_valid_instr         16
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_qpu_cycles_tmu_stall           17
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_qpu_cycles_scoreboard_stall    18
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_qpu_cycles_varyings_stall      19
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_qpu_ic_hit                     20
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_qpu_ic_miss                    21
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_qpu_uc_hit                     22
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_qpu_uc_miss                    23
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_tmu_tcache_access              24
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_tmu_tcache_miss                25
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_vpm_vdw_stall                  26
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_vpm_vcd_stall                  27
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_l2c_hits                       28
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_l2c_misses                     29
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_l2t_hits                       30
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_l2t_misses                     31
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_cycle_count                    32
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_qpu_cycles_stalled_vertex_coord_user 33
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_qpu_cycles_stalled_fragment    34
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_ptb_prims_binned               35
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_axi_writes_watch_0             36
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_axi_reads_watch_0              37
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_axi_write_stalls_watch_0       38
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_axi_read_stalls_watch_0        39
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_axi_write_bytes_watch_0        40
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_axi_read_bytes_watch_0         41
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_axi_writes_watch_1             42
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_axi_reads_watch_1              43
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_axi_write_stalls_watch_1       44
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_axi_read_stalls_watch_1        45
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_axi_write_bytes_watch_1        46
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_axi_read_bytes_watch_1         47
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_tlb_partial_quads              48
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_tmu_config_accesses            49
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_l2t_no_id_stall                50
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_l2t_com_que_stall              51
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_l2t_rw_conflict_stall          52
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_tmu_active_cycles              53
#define BCHP_V3D_PCTR_PCTRS11_PCTRS_tmu_stalled_cycles             54

/***************************************************************************
 *PCTR12 - Performance Counter Count 12
 ***************************************************************************/
/* V3D_PCTR :: PCTR12 :: PCTR [31:00] */
#define BCHP_V3D_PCTR_PCTR12_PCTR_MASK                             0xffffffff
#define BCHP_V3D_PCTR_PCTR12_PCTR_SHIFT                            0
#define BCHP_V3D_PCTR_PCTR12_PCTR_DEFAULT                          0x00000000

/***************************************************************************
 *PCTRS12 - Performance Counter Mapping 12
 ***************************************************************************/
/* V3D_PCTR :: PCTRS12 :: reserved0 [31:06] */
#define BCHP_V3D_PCTR_PCTRS12_reserved0_MASK                       0xffffffc0
#define BCHP_V3D_PCTR_PCTRS12_reserved0_SHIFT                      6

/* V3D_PCTR :: PCTRS12 :: PCTRS [05:00] */
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_MASK                           0x0000003f
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_SHIFT                          0
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_DEFAULT                        0x00000000
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_fep_valid_primts_no_pixels     0
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_fep_valid_prims                1
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_fep_ez_nfclip_quads            2
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_fep_valid_quads                3
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_tlb_quads_stencil_fail         4
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_tlb_quads_stencilz_fail        5
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_tlb_quads_stencilz_pass        6
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_tlb_quads_zero_cov             7
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_tlb_quads_nonzero_cov          8
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_tlb_quads_written              9
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_ptb_prim_viewpoint_discard     10
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_ptb_prim_clip                  11
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_ptb_prim_rev                   12
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_qpu_idle_cycles                13
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_qpu_active_cycles_vertex_coord_user 14
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_qpu_active_cycles_frag         15
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_qpu_cycles_valid_instr         16
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_qpu_cycles_tmu_stall           17
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_qpu_cycles_scoreboard_stall    18
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_qpu_cycles_varyings_stall      19
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_qpu_ic_hit                     20
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_qpu_ic_miss                    21
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_qpu_uc_hit                     22
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_qpu_uc_miss                    23
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_tmu_tcache_access              24
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_tmu_tcache_miss                25
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_vpm_vdw_stall                  26
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_vpm_vcd_stall                  27
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_l2c_hits                       28
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_l2c_misses                     29
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_l2t_hits                       30
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_l2t_misses                     31
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_cycle_count                    32
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_qpu_cycles_stalled_vertex_coord_user 33
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_qpu_cycles_stalled_fragment    34
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_ptb_prims_binned               35
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_axi_writes_watch_0             36
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_axi_reads_watch_0              37
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_axi_write_stalls_watch_0       38
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_axi_read_stalls_watch_0        39
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_axi_write_bytes_watch_0        40
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_axi_read_bytes_watch_0         41
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_axi_writes_watch_1             42
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_axi_reads_watch_1              43
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_axi_write_stalls_watch_1       44
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_axi_read_stalls_watch_1        45
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_axi_write_bytes_watch_1        46
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_axi_read_bytes_watch_1         47
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_tlb_partial_quads              48
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_tmu_config_accesses            49
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_l2t_no_id_stall                50
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_l2t_com_que_stall              51
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_l2t_rw_conflict_stall          52
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_tmu_active_cycles              53
#define BCHP_V3D_PCTR_PCTRS12_PCTRS_tmu_stalled_cycles             54

/***************************************************************************
 *PCTR13 - Performance Counter Count 13
 ***************************************************************************/
/* V3D_PCTR :: PCTR13 :: PCTR [31:00] */
#define BCHP_V3D_PCTR_PCTR13_PCTR_MASK                             0xffffffff
#define BCHP_V3D_PCTR_PCTR13_PCTR_SHIFT                            0
#define BCHP_V3D_PCTR_PCTR13_PCTR_DEFAULT                          0x00000000

/***************************************************************************
 *PCTRS13 - Performance Counter Mapping 13
 ***************************************************************************/
/* V3D_PCTR :: PCTRS13 :: reserved0 [31:06] */
#define BCHP_V3D_PCTR_PCTRS13_reserved0_MASK                       0xffffffc0
#define BCHP_V3D_PCTR_PCTRS13_reserved0_SHIFT                      6

/* V3D_PCTR :: PCTRS13 :: PCTRS [05:00] */
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_MASK                           0x0000003f
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_SHIFT                          0
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_DEFAULT                        0x00000000
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_fep_valid_primts_no_pixels     0
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_fep_valid_prims                1
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_fep_ez_nfclip_quads            2
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_fep_valid_quads                3
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_tlb_quads_stencil_fail         4
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_tlb_quads_stencilz_fail        5
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_tlb_quads_stencilz_pass        6
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_tlb_quads_zero_cov             7
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_tlb_quads_nonzero_cov          8
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_tlb_quads_written              9
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_ptb_prim_viewpoint_discard     10
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_ptb_prim_clip                  11
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_ptb_prim_rev                   12
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_qpu_idle_cycles                13
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_qpu_active_cycles_vertex_coord_user 14
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_qpu_active_cycles_frag         15
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_qpu_cycles_valid_instr         16
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_qpu_cycles_tmu_stall           17
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_qpu_cycles_scoreboard_stall    18
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_qpu_cycles_varyings_stall      19
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_qpu_ic_hit                     20
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_qpu_ic_miss                    21
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_qpu_uc_hit                     22
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_qpu_uc_miss                    23
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_tmu_tcache_access              24
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_tmu_tcache_miss                25
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_vpm_vdw_stall                  26
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_vpm_vcd_stall                  27
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_l2c_hits                       28
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_l2c_misses                     29
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_l2t_hits                       30
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_l2t_misses                     31
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_cycle_count                    32
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_qpu_cycles_stalled_vertex_coord_user 33
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_qpu_cycles_stalled_fragment    34
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_ptb_prims_binned               35
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_axi_writes_watch_0             36
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_axi_reads_watch_0              37
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_axi_write_stalls_watch_0       38
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_axi_read_stalls_watch_0        39
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_axi_write_bytes_watch_0        40
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_axi_read_bytes_watch_0         41
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_axi_writes_watch_1             42
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_axi_reads_watch_1              43
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_axi_write_stalls_watch_1       44
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_axi_read_stalls_watch_1        45
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_axi_write_bytes_watch_1        46
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_axi_read_bytes_watch_1         47
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_tlb_partial_quads              48
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_tmu_config_accesses            49
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_l2t_no_id_stall                50
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_l2t_com_que_stall              51
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_l2t_rw_conflict_stall          52
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_tmu_active_cycles              53
#define BCHP_V3D_PCTR_PCTRS13_PCTRS_tmu_stalled_cycles             54

/***************************************************************************
 *PCTR14 - Performance Counter Count 14
 ***************************************************************************/
/* V3D_PCTR :: PCTR14 :: PCTR [31:00] */
#define BCHP_V3D_PCTR_PCTR14_PCTR_MASK                             0xffffffff
#define BCHP_V3D_PCTR_PCTR14_PCTR_SHIFT                            0
#define BCHP_V3D_PCTR_PCTR14_PCTR_DEFAULT                          0x00000000

/***************************************************************************
 *PCTRS14 - Performance Counter Mapping 14
 ***************************************************************************/
/* V3D_PCTR :: PCTRS14 :: reserved0 [31:06] */
#define BCHP_V3D_PCTR_PCTRS14_reserved0_MASK                       0xffffffc0
#define BCHP_V3D_PCTR_PCTRS14_reserved0_SHIFT                      6

/* V3D_PCTR :: PCTRS14 :: PCTRS [05:00] */
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_MASK                           0x0000003f
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_SHIFT                          0
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_DEFAULT                        0x00000000
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_fep_valid_primts_no_pixels     0
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_fep_valid_prims                1
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_fep_ez_nfclip_quads            2
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_fep_valid_quads                3
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_tlb_quads_stencil_fail         4
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_tlb_quads_stencilz_fail        5
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_tlb_quads_stencilz_pass        6
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_tlb_quads_zero_cov             7
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_tlb_quads_nonzero_cov          8
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_tlb_quads_written              9
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_ptb_prim_viewpoint_discard     10
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_ptb_prim_clip                  11
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_ptb_prim_rev                   12
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_qpu_idle_cycles                13
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_qpu_active_cycles_vertex_coord_user 14
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_qpu_active_cycles_frag         15
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_qpu_cycles_valid_instr         16
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_qpu_cycles_tmu_stall           17
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_qpu_cycles_scoreboard_stall    18
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_qpu_cycles_varyings_stall      19
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_qpu_ic_hit                     20
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_qpu_ic_miss                    21
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_qpu_uc_hit                     22
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_qpu_uc_miss                    23
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_tmu_tcache_access              24
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_tmu_tcache_miss                25
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_vpm_vdw_stall                  26
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_vpm_vcd_stall                  27
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_l2c_hits                       28
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_l2c_misses                     29
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_l2t_hits                       30
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_l2t_misses                     31
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_cycle_count                    32
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_qpu_cycles_stalled_vertex_coord_user 33
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_qpu_cycles_stalled_fragment    34
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_ptb_prims_binned               35
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_axi_writes_watch_0             36
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_axi_reads_watch_0              37
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_axi_write_stalls_watch_0       38
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_axi_read_stalls_watch_0        39
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_axi_write_bytes_watch_0        40
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_axi_read_bytes_watch_0         41
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_axi_writes_watch_1             42
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_axi_reads_watch_1              43
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_axi_write_stalls_watch_1       44
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_axi_read_stalls_watch_1        45
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_axi_write_bytes_watch_1        46
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_axi_read_bytes_watch_1         47
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_tlb_partial_quads              48
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_tmu_config_accesses            49
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_l2t_no_id_stall                50
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_l2t_com_que_stall              51
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_l2t_rw_conflict_stall          52
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_tmu_active_cycles              53
#define BCHP_V3D_PCTR_PCTRS14_PCTRS_tmu_stalled_cycles             54

/***************************************************************************
 *PCTR15 - Performance Counter Count 15
 ***************************************************************************/
/* V3D_PCTR :: PCTR15 :: PCTR [31:00] */
#define BCHP_V3D_PCTR_PCTR15_PCTR_MASK                             0xffffffff
#define BCHP_V3D_PCTR_PCTR15_PCTR_SHIFT                            0
#define BCHP_V3D_PCTR_PCTR15_PCTR_DEFAULT                          0x00000000

/***************************************************************************
 *PCTRS15 - Performance Counter Mapping 15
 ***************************************************************************/
/* V3D_PCTR :: PCTRS15 :: reserved0 [31:06] */
#define BCHP_V3D_PCTR_PCTRS15_reserved0_MASK                       0xffffffc0
#define BCHP_V3D_PCTR_PCTRS15_reserved0_SHIFT                      6

/* V3D_PCTR :: PCTRS15 :: PCTRS [05:00] */
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_MASK                           0x0000003f
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_SHIFT                          0
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_DEFAULT                        0x00000000
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_fep_valid_primts_no_pixels     0
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_fep_valid_prims                1
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_fep_ez_nfclip_quads            2
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_fep_valid_quads                3
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_tlb_quads_stencil_fail         4
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_tlb_quads_stencilz_fail        5
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_tlb_quads_stencilz_pass        6
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_tlb_quads_zero_cov             7
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_tlb_quads_nonzero_cov          8
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_tlb_quads_written              9
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_ptb_prim_viewpoint_discard     10
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_ptb_prim_clip                  11
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_ptb_prim_rev                   12
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_qpu_idle_cycles                13
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_qpu_active_cycles_vertex_coord_user 14
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_qpu_active_cycles_frag         15
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_qpu_cycles_valid_instr         16
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_qpu_cycles_tmu_stall           17
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_qpu_cycles_scoreboard_stall    18
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_qpu_cycles_varyings_stall      19
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_qpu_ic_hit                     20
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_qpu_ic_miss                    21
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_qpu_uc_hit                     22
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_qpu_uc_miss                    23
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_tmu_tcache_access              24
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_tmu_tcache_miss                25
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_vpm_vdw_stall                  26
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_vpm_vcd_stall                  27
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_l2c_hits                       28
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_l2c_misses                     29
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_l2t_hits                       30
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_l2t_misses                     31
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_cycle_count                    32
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_qpu_cycles_stalled_vertex_coord_user 33
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_qpu_cycles_stalled_fragment    34
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_ptb_prims_binned               35
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_axi_writes_watch_0             36
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_axi_reads_watch_0              37
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_axi_write_stalls_watch_0       38
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_axi_read_stalls_watch_0        39
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_axi_write_bytes_watch_0        40
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_axi_read_bytes_watch_0         41
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_axi_writes_watch_1             42
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_axi_reads_watch_1              43
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_axi_write_stalls_watch_1       44
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_axi_read_stalls_watch_1        45
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_axi_write_bytes_watch_1        46
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_axi_read_bytes_watch_1         47
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_tlb_partial_quads              48
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_tmu_config_accesses            49
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_l2t_no_id_stall                50
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_l2t_com_que_stall              51
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_l2t_rw_conflict_stall          52
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_tmu_active_cycles              53
#define BCHP_V3D_PCTR_PCTRS15_PCTRS_tmu_stalled_cycles             54

#endif /* #ifndef BCHP_V3D_PCTR_H__ */

/* End of File */
