--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml m.twx m.ncd -o m.twr m.pcf -ucf initialize.ucf

Design file:              m.ncd
Physical constraint file: m.pcf
Device,package,speed:     xc3s400,tq144,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
CLK_PAR     |    8.119(R)|    0.219(R)|clk_BUFGP         |   0.000|
HALL11      |    2.334(R)|    0.694(R)|clk_BUFGP         |   0.000|
HALL12      |    3.358(R)|    0.265(R)|clk_BUFGP         |   0.000|
HALL13      |    3.591(R)|   -0.871(R)|clk_BUFGP         |   0.000|
HALL14      |    2.952(R)|    0.330(R)|clk_BUFGP         |   0.000|
HALL21      |    1.186(R)|    0.721(R)|clk_BUFGP         |   0.000|
HALL22      |    3.242(R)|    0.626(R)|clk_BUFGP         |   0.000|
HALL23      |    2.883(R)|   -0.015(R)|clk_BUFGP         |   0.000|
HALL24      |    1.545(R)|    0.461(R)|clk_BUFGP         |   0.000|
HALL31      |    1.206(R)|    0.510(R)|clk_BUFGP         |   0.000|
HALL32      |    1.020(R)|    0.659(R)|clk_BUFGP         |   0.000|
HALL33      |    1.924(R)|   -0.071(R)|clk_BUFGP         |   0.000|
HALL34      |    1.150(R)|    0.548(R)|clk_BUFGP         |   0.000|
MOTOR_NUM<0>|    7.058(R)|   -1.036(R)|clk_BUFGP         |   0.000|
MOTOR_NUM<1>|    6.635(R)|   -1.053(R)|clk_BUFGP         |   0.000|
PARITY_IN   |    8.521(R)|   -2.430(R)|clk_BUFGP         |   0.000|
RPM_IN<0>   |    7.793(R)|    0.514(R)|clk_BUFGP         |   0.000|
RPM_IN<1>   |    8.592(R)|    0.637(R)|clk_BUFGP         |   0.000|
RPM_IN<2>   |    7.304(R)|    0.398(R)|clk_BUFGP         |   0.000|
RPM_IN<3>   |    5.866(R)|    0.609(R)|clk_BUFGP         |   0.000|
RPM_IN<4>   |    5.338(R)|    0.798(R)|clk_BUFGP         |   0.000|
RPM_IN<5>   |    5.738(R)|    0.906(R)|clk_BUFGP         |   0.000|
RPM_IN<6>   |    5.767(R)|    0.901(R)|clk_BUFGP         |   0.000|
RPM_IN<7>   |    5.906(R)|    0.615(R)|clk_BUFGP         |   0.000|
TXE         |    5.520(R)|   -1.737(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DATA_USB<0> |   11.839(R)|clk_BUFGP         |   0.000|
DATA_USB<1> |   11.074(R)|clk_BUFGP         |   0.000|
DATA_USB<2> |   11.464(R)|clk_BUFGP         |   0.000|
DATA_USB<3> |   11.021(R)|clk_BUFGP         |   0.000|
DATA_USB<4> |   10.661(R)|clk_BUFGP         |   0.000|
DATA_USB<5> |   11.359(R)|clk_BUFGP         |   0.000|
DATA_USB<6> |   10.897(R)|clk_BUFGP         |   0.000|
DATA_USB<7> |   11.238(R)|clk_BUFGP         |   0.000|
HALL_OUT    |    8.454(R)|clk_BUFGP         |   0.000|
LED<1>      |   10.624(R)|clk_BUFGP         |   0.000|
LED<2>      |   11.417(R)|clk_BUFGP         |   0.000|
LED<3>      |   10.401(R)|clk_BUFGP         |   0.000|
M1n1        |   12.708(R)|clk_BUFGP         |   0.000|
M1n2        |   10.698(R)|clk_BUFGP         |   0.000|
M1n3        |   12.602(R)|clk_BUFGP         |   0.000|
M1n4        |   10.601(R)|clk_BUFGP         |   0.000|
M1p1        |   11.996(R)|clk_BUFGP         |   0.000|
M1p2        |   11.193(R)|clk_BUFGP         |   0.000|
M1p3        |   13.273(R)|clk_BUFGP         |   0.000|
M1p4        |   11.431(R)|clk_BUFGP         |   0.000|
M2n1        |   11.997(R)|clk_BUFGP         |   0.000|
M2n2        |   11.489(R)|clk_BUFGP         |   0.000|
M2n3        |   12.521(R)|clk_BUFGP         |   0.000|
M2n4        |   11.457(R)|clk_BUFGP         |   0.000|
M2p1        |   11.560(R)|clk_BUFGP         |   0.000|
M2p2        |   11.635(R)|clk_BUFGP         |   0.000|
M2p3        |   12.324(R)|clk_BUFGP         |   0.000|
M2p4        |   11.615(R)|clk_BUFGP         |   0.000|
M3n1        |   11.855(R)|clk_BUFGP         |   0.000|
M3n2        |   11.178(R)|clk_BUFGP         |   0.000|
M3n3        |   11.947(R)|clk_BUFGP         |   0.000|
M3n4        |   11.322(R)|clk_BUFGP         |   0.000|
M3p1        |   11.774(R)|clk_BUFGP         |   0.000|
M3p2        |   10.741(R)|clk_BUFGP         |   0.000|
M3p3        |   11.972(R)|clk_BUFGP         |   0.000|
M3p4        |   11.191(R)|clk_BUFGP         |   0.000|
USB_WR      |   10.610(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock TEST_KEY<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    3.407|    3.407|
TEST_KEY<1>    |         |         |    3.426|    3.426|
TEST_KEY<2>    |         |         |    3.546|    3.546|
TEST_KEY<3>    |         |         |    4.167|    4.167|
clk            |         |         |    7.289|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TEST_KEY<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    2.896|    2.896|
TEST_KEY<1>    |         |         |    2.915|    2.915|
TEST_KEY<2>    |         |         |    3.035|    3.035|
TEST_KEY<3>    |         |         |    3.656|    3.656|
clk            |         |         |    7.289|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TEST_KEY<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    2.861|    2.861|
TEST_KEY<1>    |         |         |    2.880|    2.880|
TEST_KEY<2>    |         |         |    3.000|    3.000|
TEST_KEY<3>    |         |         |    3.621|    3.621|
clk            |         |         |    7.289|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TEST_KEY<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |         |    2.376|    2.376|
TEST_KEY<1>    |         |         |    2.395|    2.395|
TEST_KEY<2>    |         |         |    2.515|    2.515|
TEST_KEY<3>    |         |         |    3.136|    3.136|
clk            |         |         |    7.289|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TEST_KEY<0>    |         |   10.318|         |         |
TEST_KEY<1>    |         |   10.318|         |         |
TEST_KEY<2>    |         |   10.318|         |         |
TEST_KEY<3>    |         |   10.318|         |         |
clk            |   30.644|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Mar 08 22:40:16 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 204 MB



