---
title: "External Latch"
reference_url: https://sneslab.net/wiki/External_Latch
categories:
  - "SNES_Hardware"
  - "Traces"
  - "Flags"
downloaded_at: 2026-02-14T11:58:29-08:00
cleaned_at: 2026-02-14T17:54:13-08:00
---

The **EXTLATCH** line connects pin 29 of the S-PPU2 to JPIO7 on the Front Panel Daughterboard, where it is called JPIO7.

According to fullsnes, it is the lightpen signal.

There is also the **external latch flag**, which is bit 6 of 213Fh.
