

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_loop_output'
================================================================
* Date:           Wed Oct  8 15:53:23 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1036|     1036|  10.360 us|  10.360 us|  1036|  1036|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_output  |     1034|     1034|        12|          1|          1|  1024|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sum_11_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_11_reload"   --->   Operation 16 'read' 'sum_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %i"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc28.i"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_11 = load i11 %i" [activation_accelerator.cpp:387]   --->   Operation 19 'load' 'i_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.94ns)   --->   "%icmp_ln383 = icmp_eq  i11 %i_11, i11 1024" [activation_accelerator.cpp:383]   --->   Operation 20 'icmp' 'icmp_ln383' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.79ns)   --->   "%add_ln383 = add i11 %i_11, i11 1" [activation_accelerator.cpp:383]   --->   Operation 22 'add' 'add_ln383' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln383 = br i1 %icmp_ln383, void %for.inc28.i.split, void %if.end73.loopexit.exitStub" [activation_accelerator.cpp:383]   --->   Operation 23 'br' 'br_ln383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %i_11, i32 1, i32 9" [activation_accelerator.cpp:385]   --->   Operation 24 'partselect' 'lshr_ln' <Predicate = (!icmp_ln383)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln385 = zext i9 %lshr_ln" [activation_accelerator.cpp:385]   --->   Operation 25 'zext' 'zext_ln385' <Predicate = (!icmp_ln383)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%exp_vals_addr = getelementptr i32 %exp_vals, i64 0, i64 %zext_ln385" [activation_accelerator.cpp:385]   --->   Operation 26 'getelementptr' 'exp_vals_addr' <Predicate = (!icmp_ln383)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%exp_vals_1_addr = getelementptr i32 %exp_vals_1, i64 0, i64 %zext_ln385" [activation_accelerator.cpp:385]   --->   Operation 27 'getelementptr' 'exp_vals_1_addr' <Predicate = (!icmp_ln383)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln385 = trunc i11 %i_11" [activation_accelerator.cpp:385]   --->   Operation 28 'trunc' 'trunc_ln385' <Predicate = (!icmp_ln383)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (1.23ns)   --->   "%exp_vals_load = load i9 %exp_vals_addr" [activation_accelerator.cpp:385]   --->   Operation 29 'load' 'exp_vals_load' <Predicate = (!icmp_ln383)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 30 [2/2] (1.23ns)   --->   "%exp_vals_1_load = load i9 %exp_vals_1_addr" [activation_accelerator.cpp:385]   --->   Operation 30 'load' 'exp_vals_1_load' <Predicate = (!icmp_ln383)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%lshr_ln387_1 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %i_11, i32 3, i32 9" [activation_accelerator.cpp:387]   --->   Operation 31 'partselect' 'lshr_ln387_1' <Predicate = (!icmp_ln383)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln387 = trunc i11 %i_11" [activation_accelerator.cpp:387]   --->   Operation 32 'trunc' 'trunc_ln387' <Predicate = (!icmp_ln383)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.44ns)   --->   "%switch_ln387 = switch i3 %trunc_ln387, void %arrayidx271.i.case.7, i3 0, void %arrayidx271.i.case.0, i3 1, void %arrayidx271.i.case.1, i3 2, void %arrayidx271.i.case.2, i3 3, void %arrayidx271.i.case.3, i3 4, void %arrayidx271.i.case.4, i3 5, void %arrayidx271.i.case.5, i3 6, void %arrayidx271.i.case.6" [activation_accelerator.cpp:387]   --->   Operation 33 'switch' 'switch_ln387' <Predicate = (!icmp_ln383)> <Delay = 0.44>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln383 = store i11 %add_ln383, i11 %i" [activation_accelerator.cpp:383]   --->   Operation 34 'store' 'store_ln383' <Predicate = (!icmp_ln383)> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln383 = br void %for.inc28.i" [activation_accelerator.cpp:383]   --->   Operation 35 'br' 'br_ln383' <Predicate = (!icmp_ln383)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.66>
ST_2 : Operation 36 [1/2] (1.23ns)   --->   "%exp_vals_load = load i9 %exp_vals_addr" [activation_accelerator.cpp:385]   --->   Operation 36 'load' 'exp_vals_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 37 [1/2] (1.23ns)   --->   "%exp_vals_1_load = load i9 %exp_vals_1_addr" [activation_accelerator.cpp:385]   --->   Operation 37 'load' 'exp_vals_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 38 [1/1] (0.42ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %exp_vals_load, i32 %exp_vals_1_load, i1 %trunc_ln385" [activation_accelerator.cpp:385]   --->   Operation 38 'mux' 'tmp_s' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.05>
ST_3 : Operation 39 [9/9] (7.05ns)   --->   "%y_val = fdiv i32 %tmp_s, i32 %sum_11_reload_read" [activation_accelerator.cpp:385]   --->   Operation 39 'fdiv' 'y_val' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.05>
ST_4 : Operation 40 [8/9] (7.05ns)   --->   "%y_val = fdiv i32 %tmp_s, i32 %sum_11_reload_read" [activation_accelerator.cpp:385]   --->   Operation 40 'fdiv' 'y_val' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.05>
ST_5 : Operation 41 [7/9] (7.05ns)   --->   "%y_val = fdiv i32 %tmp_s, i32 %sum_11_reload_read" [activation_accelerator.cpp:385]   --->   Operation 41 'fdiv' 'y_val' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.05>
ST_6 : Operation 42 [6/9] (7.05ns)   --->   "%y_val = fdiv i32 %tmp_s, i32 %sum_11_reload_read" [activation_accelerator.cpp:385]   --->   Operation 42 'fdiv' 'y_val' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.05>
ST_7 : Operation 43 [5/9] (7.05ns)   --->   "%y_val = fdiv i32 %tmp_s, i32 %sum_11_reload_read" [activation_accelerator.cpp:385]   --->   Operation 43 'fdiv' 'y_val' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.05>
ST_8 : Operation 44 [4/9] (7.05ns)   --->   "%y_val = fdiv i32 %tmp_s, i32 %sum_11_reload_read" [activation_accelerator.cpp:385]   --->   Operation 44 'fdiv' 'y_val' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.05>
ST_9 : Operation 45 [3/9] (7.05ns)   --->   "%y_val = fdiv i32 %tmp_s, i32 %sum_11_reload_read" [activation_accelerator.cpp:385]   --->   Operation 45 'fdiv' 'y_val' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.05>
ST_10 : Operation 46 [2/9] (7.05ns)   --->   "%y_val = fdiv i32 %tmp_s, i32 %sum_11_reload_read" [activation_accelerator.cpp:385]   --->   Operation 46 'fdiv' 'y_val' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.05>
ST_11 : Operation 47 [1/9] (7.05ns)   --->   "%y_val = fdiv i32 %tmp_s, i32 %sum_11_reload_read" [activation_accelerator.cpp:385]   --->   Operation 47 'fdiv' 'y_val' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln387 = bitcast i32 %y_val" [activation_accelerator.cpp:387]   --->   Operation 48 'bitcast' 'bitcast_ln387' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln387, i32 16, i32 31" [activation_accelerator.cpp:387]   --->   Operation 49 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 77 'ret' 'ret_ln0' <Predicate = (icmp_ln383)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 1.23>
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "%specpipeline_ln384 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [activation_accelerator.cpp:384]   --->   Operation 50 'specpipeline' 'specpipeline_ln384' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln383 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [activation_accelerator.cpp:383]   --->   Operation 51 'specloopname' 'specloopname_ln383' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln387 = zext i7 %lshr_ln387_1" [activation_accelerator.cpp:387]   --->   Operation 52 'zext' 'zext_ln387' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_32 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i64 0, i64 %zext_ln387" [activation_accelerator.cpp:387]   --->   Operation 53 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_33 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i64 0, i64 %zext_ln387" [activation_accelerator.cpp:387]   --->   Operation 54 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_33' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 55 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_34 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i64 0, i64 %zext_ln387" [activation_accelerator.cpp:387]   --->   Operation 55 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_34' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 56 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_35 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i64 0, i64 %zext_ln387" [activation_accelerator.cpp:387]   --->   Operation 56 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_35' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_36 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i64 0, i64 %zext_ln387" [activation_accelerator.cpp:387]   --->   Operation 57 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_37 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i64 0, i64 %zext_ln387" [activation_accelerator.cpp:387]   --->   Operation 58 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_38 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i64 0, i64 %zext_ln387" [activation_accelerator.cpp:387]   --->   Operation 59 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_38' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_39 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln387" [activation_accelerator.cpp:387]   --->   Operation 60 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_39' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 61 [1/1] (1.23ns)   --->   "%store_ln387 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_38" [activation_accelerator.cpp:387]   --->   Operation 61 'store' 'store_ln387' <Predicate = (trunc_ln387 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln387 = br void %arrayidx271.i.exit" [activation_accelerator.cpp:387]   --->   Operation 62 'br' 'br_ln387' <Predicate = (trunc_ln387 == 6)> <Delay = 0.00>
ST_12 : Operation 63 [1/1] (1.23ns)   --->   "%store_ln387 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_37" [activation_accelerator.cpp:387]   --->   Operation 63 'store' 'store_ln387' <Predicate = (trunc_ln387 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln387 = br void %arrayidx271.i.exit" [activation_accelerator.cpp:387]   --->   Operation 64 'br' 'br_ln387' <Predicate = (trunc_ln387 == 5)> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (1.23ns)   --->   "%store_ln387 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_36" [activation_accelerator.cpp:387]   --->   Operation 65 'store' 'store_ln387' <Predicate = (trunc_ln387 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln387 = br void %arrayidx271.i.exit" [activation_accelerator.cpp:387]   --->   Operation 66 'br' 'br_ln387' <Predicate = (trunc_ln387 == 4)> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (1.23ns)   --->   "%store_ln387 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_35" [activation_accelerator.cpp:387]   --->   Operation 67 'store' 'store_ln387' <Predicate = (trunc_ln387 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln387 = br void %arrayidx271.i.exit" [activation_accelerator.cpp:387]   --->   Operation 68 'br' 'br_ln387' <Predicate = (trunc_ln387 == 3)> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (1.23ns)   --->   "%store_ln387 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_34" [activation_accelerator.cpp:387]   --->   Operation 69 'store' 'store_ln387' <Predicate = (trunc_ln387 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln387 = br void %arrayidx271.i.exit" [activation_accelerator.cpp:387]   --->   Operation 70 'br' 'br_ln387' <Predicate = (trunc_ln387 == 2)> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (1.23ns)   --->   "%store_ln387 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_33" [activation_accelerator.cpp:387]   --->   Operation 71 'store' 'store_ln387' <Predicate = (trunc_ln387 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln387 = br void %arrayidx271.i.exit" [activation_accelerator.cpp:387]   --->   Operation 72 'br' 'br_ln387' <Predicate = (trunc_ln387 == 1)> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (1.23ns)   --->   "%store_ln387 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_32" [activation_accelerator.cpp:387]   --->   Operation 73 'store' 'store_ln387' <Predicate = (trunc_ln387 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln387 = br void %arrayidx271.i.exit" [activation_accelerator.cpp:387]   --->   Operation 74 'br' 'br_ln387' <Predicate = (trunc_ln387 == 0)> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (1.23ns)   --->   "%store_ln387 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_39" [activation_accelerator.cpp:387]   --->   Operation 75 'store' 'store_ln387' <Predicate = (trunc_ln387 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln387 = br void %arrayidx271.i.exit" [activation_accelerator.cpp:387]   --->   Operation 76 'br' 'br_ln387' <Predicate = (trunc_ln387 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.37ns
The critical path consists of the following:
	'alloca' operation ('i') [12]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:387) on local variable 'i' [17]  (0 ns)
	'getelementptr' operation ('exp_vals_addr', activation_accelerator.cpp:385) [27]  (0 ns)
	'load' operation ('exp_vals_load', activation_accelerator.cpp:385) on array 'exp_vals' [30]  (1.24 ns)
	blocking operation 0.134 ns on control path)

 <State 2>: 1.66ns
The critical path consists of the following:
	'load' operation ('exp_vals_load', activation_accelerator.cpp:385) on array 'exp_vals' [30]  (1.24 ns)
	'mux' operation ('tmp_s', activation_accelerator.cpp:385) [32]  (0.427 ns)

 <State 3>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y_val', activation_accelerator.cpp:385) [33]  (7.06 ns)

 <State 4>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y_val', activation_accelerator.cpp:385) [33]  (7.06 ns)

 <State 5>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y_val', activation_accelerator.cpp:385) [33]  (7.06 ns)

 <State 6>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y_val', activation_accelerator.cpp:385) [33]  (7.06 ns)

 <State 7>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y_val', activation_accelerator.cpp:385) [33]  (7.06 ns)

 <State 8>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y_val', activation_accelerator.cpp:385) [33]  (7.06 ns)

 <State 9>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y_val', activation_accelerator.cpp:385) [33]  (7.06 ns)

 <State 10>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y_val', activation_accelerator.cpp:385) [33]  (7.06 ns)

 <State 11>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('y_val', activation_accelerator.cpp:385) [33]  (7.06 ns)

 <State 12>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_34', activation_accelerator.cpp:387) [40]  (0 ns)
	'store' operation ('store_ln387', activation_accelerator.cpp:387) of variable 'trunc_ln', activation_accelerator.cpp:387 on array 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5' [61]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
