/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [7:0] _02_;
  wire [5:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_13z;
  wire [12:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [17:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire [31:0] celloutsig_0_3z;
  wire [11:0] celloutsig_0_48z;
  wire [5:0] celloutsig_0_4z;
  wire [8:0] celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_70z;
  wire [5:0] celloutsig_0_71z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [4:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [23:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [23:0] celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = ~(celloutsig_0_2z & celloutsig_0_3z[22]);
  assign celloutsig_0_18z = !(celloutsig_0_7z ? celloutsig_0_2z : celloutsig_0_16z);
  assign celloutsig_1_3z = ~((in_data[176] | celloutsig_1_1z) & (celloutsig_1_1z | celloutsig_1_0z[0]));
  assign celloutsig_1_7z = ~((celloutsig_1_6z | celloutsig_1_4z[2]) & (celloutsig_1_4z[8] | celloutsig_1_1z));
  assign celloutsig_1_14z = ~((celloutsig_1_5z[3] | celloutsig_1_9z[4]) & (celloutsig_1_0z[2] | celloutsig_1_4z[2]));
  assign celloutsig_0_16z = ~((celloutsig_0_4z[4] | celloutsig_0_14z[9]) & (celloutsig_0_6z | celloutsig_0_2z));
  assign celloutsig_0_5z = celloutsig_0_2z ^ celloutsig_0_0z[3];
  assign celloutsig_1_16z = celloutsig_1_14z ^ celloutsig_1_9z[4];
  assign celloutsig_0_2z = celloutsig_0_0z[4] ^ in_data[23];
  assign celloutsig_1_1z = ~(in_data[137] ^ celloutsig_1_0z[6]);
  assign celloutsig_1_18z = ~(celloutsig_1_8z[2] ^ celloutsig_1_4z[6]);
  assign celloutsig_1_8z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z } + { celloutsig_1_0z[5:2], celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_19z = { celloutsig_0_3z[13:5], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_18z } + celloutsig_0_3z[23:6];
  reg [7:0] _16_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _16_ <= 8'h00;
    else _16_ <= in_data[44:37];
  assign { _00_, _02_[6:4], _01_, _02_[2:0] } = _16_;
  assign celloutsig_0_23z = in_data[42:40] === celloutsig_0_13z;
  assign celloutsig_0_1z = celloutsig_0_0z > in_data[26:21];
  assign celloutsig_0_70z = celloutsig_0_53z[8:4] % { 1'h1, celloutsig_0_14z[6:3] };
  assign celloutsig_1_0z = in_data[154:147] % { 1'h1, in_data[170:164] };
  assign celloutsig_1_4z = { celloutsig_1_0z[5], celloutsig_1_3z, celloutsig_1_0z } % { 1'h1, in_data[162:157], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_14z = { celloutsig_0_4z[5:1], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_4z } % { 1'h1, in_data[47:39], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_13z = celloutsig_0_0z[2:0] * celloutsig_0_4z[4:2];
  assign celloutsig_0_6z = { celloutsig_0_3z[6:2], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z } != in_data[82:73];
  assign celloutsig_0_53z = ~ { _02_[6:5], celloutsig_0_23z, celloutsig_0_0z };
  assign celloutsig_1_5z = ~ { celloutsig_1_4z[8:6], celloutsig_1_2z };
  assign celloutsig_1_12z = | { celloutsig_1_8z[8:2], celloutsig_1_1z, celloutsig_1_9z };
  assign celloutsig_1_2z = ~^ { in_data[182:176], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_6z = ~^ in_data[125:116];
  assign celloutsig_0_48z = celloutsig_0_3z[28:17] << celloutsig_0_19z[16:5];
  assign celloutsig_0_71z = celloutsig_0_48z[6:1] << { _02_[5:4], _01_, _02_[2:0] };
  assign celloutsig_0_0z = in_data[53:48] >> in_data[23:18];
  assign celloutsig_0_4z = celloutsig_0_3z[13:8] >> { celloutsig_0_0z[5:1], celloutsig_0_2z };
  assign celloutsig_1_17z = { celloutsig_1_0z[4:1], celloutsig_1_12z } >> celloutsig_1_8z[5:1];
  assign celloutsig_1_19z = { celloutsig_1_17z[4:2], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_16z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_5z } >> { celloutsig_1_8z[23:1], celloutsig_1_12z };
  assign celloutsig_1_9z = { celloutsig_1_4z[3:2], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_6z } - celloutsig_1_0z[4:0];
  assign { celloutsig_0_3z[3:2], celloutsig_0_3z[31:4] } = ~ { celloutsig_0_2z, celloutsig_0_1z, in_data[57:36], celloutsig_0_0z };
  assign { _02_[7], _02_[3] } = { _00_, _01_ };
  assign celloutsig_0_3z[1:0] = celloutsig_0_3z[3:2];
  assign { out_data[128], out_data[119:96], out_data[36:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_70z, celloutsig_0_71z };
endmodule
