Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : gray_mini
Version: T-2022.03-SP2
Date   : Mon May 12 15:08:40 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          0.33
  Critical Path Slack:          -0.28
  Critical Path Clk Period:      0.10
  Total Negative Slack:         -1.07
  No. of Violating Paths:        4.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          0.24
  Critical Path Slack:          -0.14
  Critical Path Clk Period:       n/a
  Total Negative Slack:         -0.97
  No. of Violating Paths:        8.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                100
  Buf/Inv Cell Count:              40
  Buf Cell Count:                  15
  Inv Cell Count:                  25
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        96
  Sequential Cell Count:            4
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       87.780000
  Noncombinational Area:    21.280001
  Buf/Inv Area:             25.270000
  Total Buffer Area:            11.97
  Total Inverter Area:          13.30
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               109.060001
  Design Area:             109.060001


  Design Rules
  -----------------------------------
  Total Number of Nets:           110
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: acf3030

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.03
  Logic Optimization:                  0.79
  Mapping Optimization:                1.14
  -----------------------------------------
  Overall Compile Time:                2.36
  Overall Compile Wall Clock Time:     2.59

  --------------------------------------------------------------------

  Design  WNS: 0.28  TNS: 2.04  Number of Violating Paths: 12


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
