
# Messages from "go new"

# Info: Branching solution 'solution.v3' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v2' at state 'initial' (PRJ-2)

# Messages from "go analyze"

# Info: Completed transformation 'analyze' on solution 'solution.v3': elapsed time 0.30 seconds, memory usage 1316244kB, peak memory usage 1316244kB (SOL-9)
Moving session transcript to file "/home/dss545/small_projects/fir_filter/fir_filter/catapult.log"
Source file analysis completed (CIN-68)
Front End called with arguments: -- /home/dss545/small_projects/fir_filter/fir_filter/fir_filter.h /home/dss545/small_projects/fir_filter/fir_filter/fir_filter.c (CIN-69)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Info: Starting transformation 'analyze' on solution 'solution.v3' (SOL-8)
solution design set fir -top (HC-8)
# Warning: Integer directive values of OPT_CONST_MULTS directive is deprecated (SIF-14)

# Messages from "go compile"

# Info: Completed transformation 'compile' on solution 'fir.v1': elapsed time 0.89 seconds, memory usage 1316244kB, peak memory usage 1316244kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 10, Real ops = 3, Vars = 5 (SOL-21)
INOUT port 'input' is only used as an input. (OPT-10)
# Info: CDesignChecker Shell script written to '/home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir.v1/CDesignChecker/design_checker.sh'
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Synthesizing routine 'fir' (CIN-13)
Found top design routine 'fir' specified by directive (CIN-52)
Optimizing block '/fir' ... (CIN-4)
Inlining routine 'fir' (CIN-14)
Generating synthesis internal form... (CIN-3)
# Info: Starting transformation 'compile' on solution 'fir.v1' (SOL-8)
Loop '/fir/core/for' iterated at most 128 times. (LOOP-2)
Design 'fir' was read (SOL-1)
INOUT port 'output' is only used as an output. (OPT-11)

# Messages from "go libraries"

# Info: Design complexity at end of 'libraries': Total ops = 10, Real ops = 3, Vars = 5 (SOL-21)
# Info: Completed transformation 'libraries' on solution 'fir.v1': elapsed time 0.77 seconds, memory usage 1316244kB, peak memory usage 1316244kB (SOL-9)
Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/nangate/nangate-45nm_beh.lib' [nangate-45nm_beh]... (LIB-49)
# Info: Starting transformation 'libraries' on solution 'fir.v1' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)

# Messages from "go assembly"

# Info: Design complexity at end of 'assembly': Total ops = 10, Real ops = 3, Vars = 5 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'fir.v1': elapsed time 0.08 seconds, memory usage 1316244kB, peak memory usage 1316244kB (SOL-9)
# Info: Starting transformation 'assembly' on solution 'fir.v1' (SOL-8)

# Messages from "go architect"

# Info: Design complexity at end of 'loops': Total ops = 14, Real ops = 3, Vars = 7 (SOL-21)
# Info: Completed transformation 'loops' on solution 'fir.v1': elapsed time 0.02 seconds, memory usage 1316244kB, peak memory usage 1316244kB (SOL-9)
Loop '/fir/core/for' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'fir.v1' (SOL-8)
Loop '/fir/core/main' is left rolled. (LOOP-4)
# Info: Design complexity at end of 'memories': Total ops = 400, Real ops = 3, Vars = 264 (SOL-21)
# Info: Completed transformation 'memories' on solution 'fir.v1': elapsed time 5.85 seconds, memory usage 1316260kB, peak memory usage 1316260kB (SOL-9)
I/O-Port Resource '/fir/input:rsc' (from var: input) mapped to 'ccs_ioport.ccs_in' (size: 4096). (MEM-2)
# Info: Starting transformation 'memories' on solution 'fir.v1' (SOL-8)
I/O-Port Resource '/fir/output:rsc' (from var: output) mapped to 'ccs_ioport.ccs_out' (size: 4096). (MEM-2)
# Info: Design complexity at end of 'cluster': Total ops = 400, Real ops = 3, Vars = 264 (SOL-21)
# Info: Completed transformation 'cluster' on solution 'fir.v1': elapsed time 0.13 seconds, memory usage 1316260kB, peak memory usage 1316260kB (SOL-9)
# Info: Starting transformation 'cluster' on solution 'fir.v1' (SOL-8)
# Info: Completed transformation 'architect' on solution 'fir.v1': elapsed time 2.23 seconds, memory usage 1316260kB, peak memory usage 1316260kB (SOL-9)
# Warning: Extrapolation detected. Script '/home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir.v1/adjust_char_library.tcl' generated. (LIB-142)
# Info: Design complexity at end of 'architect': Total ops = 2946, Real ops = 386, Vars = 521 (SOL-21)
Design 'fir' contains '386' real operations. (SOL-11)
# Info: Starting transformation 'architect' on solution 'fir.v1' (SOL-8)

# Messages from "go allocate"

# Info: Design complexity at end of 'allocate': Total ops = 2946, Real ops = 386, Vars = 521 (SOL-21)
# Info: Completed transformation 'allocate' on solution 'fir.v1': elapsed time 8.95 seconds, memory usage 1316260kB, peak memory usage 1316260kB (SOL-9)
At least one feasible schedule exists. (CRAAS-9)
Performing concurrent resource allocation and scheduling on '/fir/core' (CRAAS-1)
# Info: Initial schedule of SEQUENTIAL '/fir/core': Latency = 383, Area (Datapath, Register, Total) = 14629.09, 53084.62, 67713.71 (CRAAS-11)
Resource allocation and scheduling done. (CRAAS-2)
# Info: Starting transformation 'allocate' on solution 'fir.v1' (SOL-8)
# Info: Final schedule of SEQUENTIAL '/fir/core': Latency = 383, Area (Datapath, Register, Total) = 11927.40, 53084.62, 65012.02 (CRAAS-12)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Info: Select qualified components for data operations ... (CRAAS-3)
Prescheduled LOOP '/fir/core/main' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/fir/core/for' (3 c-steps) (SCHD-7)
Prescheduled SEQUENTIAL '/fir/core' (total length 386 c-steps) (SCHD-8)
Prescheduled LOOP '/fir/core/core:rlp' (0 c-steps) (SCHD-7)
Netlist written to file 'schedule.gnt' (NET-4)

# Messages from "go schedule"

# Info: Design complexity at end of 'schedule': Total ops = 2346, Real ops = 386, Vars = 538 (SOL-21)
# Info: Completed transformation 'schedule' on solution 'fir.v1': elapsed time 9.28 seconds, memory usage 1389988kB, peak memory usage 1389988kB (SOL-9)
Global signal 'input:rsc.triosy.lz' added to design 'fir' for component 'input:rsc.triosy:obj' (LIB-3)
Global signal 'output:rsc.dat' added to design 'fir' for component 'output:rsci' (LIB-3)
Report written to file 'cycle.rpt'
Global signal 'output:rsc.triosy.lz' added to design 'fir' for component 'output:rsc.triosy:obj' (LIB-3)
# Info: Starting transformation 'schedule' on solution 'fir.v1' (SOL-8)
Global signal 'input:rsc.dat' added to design 'fir' for component 'input:rsci' (LIB-3)
Performing concurrent resource allocation and scheduling on '/fir/core' (CRAAS-1)

# Messages from "go dpfsm"

# Info: Design complexity at end of 'dpfsm': Total ops = 4042, Real ops = 2531, Vars = 876 (SOL-21)
# Info: Completed transformation 'dpfsm' on solution 'fir.v1': elapsed time 15.97 seconds, memory usage 1389988kB, peak memory usage 1389988kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'fir.v1' (SOL-8)
Performing FSM extraction... (FSM-1)

# Messages from "go extract"

# Info: Design complexity at end of 'instance': Total ops = 2990, Real ops = 1673, Vars = 2983 (SOL-21)
# Info: Completed transformation 'instance' on solution 'fir.v1': elapsed time 11.05 seconds, memory usage 1389988kB, peak memory usage 1389988kB (SOL-9)
# Info: Starting transformation 'instance' on solution 'fir.v1' (SOL-8)
Netlist written to file 'schematic.nlv' (NET-4)
# Info: Design complexity at end of 'extract': Total ops = 2990, Real ops = 1673, Vars = 547 (SOL-21)
# Info: Completed transformation 'extract' on solution 'fir.v1': elapsed time 13.76 seconds, memory usage 1389988kB, peak memory usage 1389988kB (SOL-9)
Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
order file name is: rtl.v_order.txt
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.v
# Info: Starting transformation 'extract' on solution 'fir.v1' (SOL-8)
Netlist written to file 'rtl.v' (NET-4)
generate concat
Report written to file 'rtl.rpt'
Netlist written to file 'rtl.vhdl' (NET-4)
Generating scverify_top.cpp ()
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
Add dependent file: ./rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
order file name is: rtl.vhdl_order.txt
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.v
generate concat
Finished writing concatenated simulation file: /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir.v1/concat_sim_rtl.v
Add dependent file: ./rtl.vhdl
Add dependent file: ./rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Finished writing concatenated file: /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir.v1/concat_rtl.v
Generating SCVerify testbench files
Add dependent file: ./rtl.v
Finished writing concatenated simulation file: /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir.v1/concat_sim_rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
order file name is: rtl.vhdl_order_sim.txt
order file name is: rtl.v_order_sim.txt
Finished writing concatenated file: /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir.v1/concat_rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
