<?xml version="1.0" ?><html><head><link href="analysis.css" rel="stylesheet" type="text/css"/></head><title>Global I Variables for BL08J-MO-STEP-07</title><body><h1>Global I Variables for BL08J-MO-STEP-07</h1><table><tr><th>I-Variable</th><th>Value</th><th>Description</th></tr><tr><td>i0</td><td>0</td><td>Serial card number</td></tr><tr><td>i1</td><td>0</td><td>Serial card mode</td></tr><tr><td>i2</td><td>1</td><td>Control panel port activation</td></tr><tr><td>i3</td><td>2</td><td>I/O handshake control</td></tr><tr><td>i4</td><td>0</td><td>Communications integrity mode</td></tr><tr><td>i5</td><td>2</td><td>PLC program control</td></tr><tr><td>i6</td><td>1</td><td>Error reporting mode</td></tr><tr><td>i7</td><td>0</td><td>Phase cycle extension</td></tr><tr><td>i8</td><td>2</td><td>Real-time interrupt period</td></tr><tr><td>i9</td><td>2</td><td>Full/abbreviated listing control</td></tr><tr><td>i10</td><td>1677653</td><td>Servo interrupt time</td></tr><tr><td>i11</td><td>0</td><td>Programmed move calculation time</td></tr><tr><td>i12</td><td>0</td><td>Lookahead spline time</td></tr><tr><td>i13</td><td>0</td><td>Foreground in-position check enable</td></tr><tr><td>i14</td><td>0</td><td>Temporary buffer save enable</td></tr><tr><td>i15</td><td>0</td><td>Degree/radian control for user trig functions</td></tr><tr><td>i16</td><td>5</td><td>Rotary buffer request on point</td></tr><tr><td>i17</td><td>5</td><td>Rotary buffer request off point</td></tr><tr><td>i18</td><td>10</td><td>Fixed buffer full warning point</td></tr><tr><td>i19</td><td>7007</td><td>Clock source I-variable number</td></tr><tr><td>i20</td><td>0</td><td>Macro IC 0 base address</td></tr><tr><td>i21</td><td>0</td><td>Macro IC 1 base address</td></tr><tr><td>i22</td><td>0</td><td>Macro IC 2 base address</td></tr><tr><td>i23</td><td>0</td><td>Macro IC 3 base address</td></tr><tr><td>i24</td><td>0</td><td>Main DPRAM base address</td></tr><tr><td>i25</td><td>0</td><td>Reserved</td></tr><tr><td>i26</td><td>0</td><td>Reserved</td></tr><tr><td>i27</td><td>0</td><td>Reserved</td></tr><tr><td>i28</td><td>0</td><td>Reserved</td></tr><tr><td>i29</td><td>0</td><td>Reserved</td></tr><tr><td>i30</td><td>0</td><td>Compensation table wrap enable</td></tr><tr><td>i31</td><td>0</td><td>Reserved</td></tr><tr><td>i32</td><td>0</td><td>Reserved</td></tr><tr><td>i33</td><td>0</td><td>Reserved</td></tr><tr><td>i34</td><td>0</td><td>Reserved</td></tr><tr><td>i35</td><td>0</td><td>Reserved</td></tr><tr><td>i36</td><td>0</td><td>Reserved</td></tr><tr><td>i37</td><td>0</td><td>Additional wait states</td></tr><tr><td>i38</td><td>0</td><td>Reserved</td></tr><tr><td>i39</td><td>0</td><td>UBUS accessory ID variable display control</td></tr><tr><td>i40</td><td>0</td><td>Watchdog timer reset value</td></tr><tr><td>i41</td><td>0</td><td>I-variable lockout control</td></tr><tr><td>i42</td><td>0</td><td>Spline/PVT time control mode</td></tr><tr><td>i43</td><td>0</td><td>Auxiliary serial port parser disable</td></tr><tr><td>i44</td><td>0</td><td>PMAC ladder program enable</td></tr><tr><td>i45</td><td>0</td><td>Foreground binary rotary buffer transfer enable</td></tr><tr><td>i46</td><td>0</td><td>P&amp;Q-variable storage location</td></tr><tr><td>i47</td><td>0</td><td>DPRAM motor data foreground reporting period</td></tr><tr><td>i48</td><td>0</td><td>DPRAM motor data foreground reporting enable</td></tr><tr><td>i49</td><td>0</td><td>DPRAM background data reporting enable</td></tr><tr><td>i50</td><td>20</td><td>DPRAM background data reporting period</td></tr><tr><td>i51</td><td>0</td><td>Compensation table enable</td></tr><tr><td>i52</td><td>7</td><td>CPU frequency control</td></tr><tr><td>i53</td><td>12</td><td>Auxiliary serial port baud rate control</td></tr><tr><td>i54</td><td>12</td><td>Serial port baud rate control</td></tr><tr><td>i55</td><td>0</td><td>DPRAM background variable buffers enable</td></tr><tr><td>i56</td><td>0</td><td>DPRAM ASCII communications interrupt enable</td></tr><tr><td>i57</td><td>0</td><td>DPRAM motor data background reporting enable</td></tr><tr><td>i58</td><td>0</td><td>DPRAM ASCII communications enable</td></tr><tr><td>i59</td><td>0</td><td>Motor/CS group select</td></tr><tr><td>i60</td><td>15</td><td>Filtered velocity sample time</td></tr><tr><td>i61</td><td>8</td><td>Filtered velocity shift</td></tr><tr><td>i62</td><td>0</td><td>Internal message carriage return control</td></tr><tr><td>i63</td><td>1</td><td>Control-X echo enable</td></tr><tr><td>i64</td><td>1</td><td>Internal response tag enable</td></tr><tr><td>i65</td><td>1031</td><td>Reserved</td></tr><tr><td>i66</td><td>0</td><td>Reserved</td></tr><tr><td>i67</td><td>0</td><td>Reserved</td></tr><tr><td>i68</td><td>15</td><td>Coordinate system activation control</td></tr><tr><td>i69</td><td>0</td><td>Reserved</td></tr><tr><td>i70</td><td>0</td><td>Macro IC 0 node auxiliary register enable</td></tr><tr><td>i71</td><td>0</td><td>Macro IC 0 node protocol type control</td></tr><tr><td>i72</td><td>0</td><td>Macro IC 1 node auxiliary register enable</td></tr><tr><td>i73</td><td>0</td><td>Macro IC 1 node protocol type control</td></tr><tr><td>i74</td><td>0</td><td>Macro IC 2 node auxiliary register enable</td></tr><tr><td>i75</td><td>0</td><td>Macro IC 2 node protocol type control</td></tr><tr><td>i76</td><td>0</td><td>Macro IC 3 node auxiliary register enable</td></tr><tr><td>i77</td><td>0</td><td>Macro IC 3 node protocol type control</td></tr><tr><td>i78</td><td>0</td><td>Macro type 1 master/slave communications timeout</td></tr><tr><td>i79</td><td>0</td><td>Macro type 1 master/master communications timeout</td></tr><tr><td>i80</td><td>0</td><td>Macro ring check period</td></tr><tr><td>i81</td><td>0</td><td>Macro maximum ring error count</td></tr><tr><td>i82</td><td>0</td><td>Macro minimum sync packet count</td></tr><tr><td>i83</td><td>0</td><td>Macro parallel ring enable mask</td></tr><tr><td>i84</td><td>0</td><td>Macro IC# for master communications</td></tr><tr><td>i85</td><td>0</td><td>Macro ring order number</td></tr><tr><td>i86</td><td>0</td><td>Reserved</td></tr><tr><td>i87</td><td>0</td><td>Reserved</td></tr><tr><td>i88</td><td>0</td><td>Reserved</td></tr><tr><td>i89</td><td>0</td><td>Reserved</td></tr><tr><td>i90</td><td>57</td><td>VME address modifier</td></tr><tr><td>i91</td><td>4</td><td>VME address modifier don't care bits</td></tr><tr><td>i92</td><td>255</td><td>VME base address bits A31-A24</td></tr><tr><td>i93</td><td>127</td><td>VME mailbox base address bits A23-A16 ISA DPRAM base address bits A23-A16</td></tr><tr><td>i94</td><td>160</td><td>VME mailbox base address bits A15-A08 ISA DPRAM base address bits A15-A14 &amp; control</td></tr><tr><td>i95</td><td>7</td><td>VME interrupt level</td></tr><tr><td>i96</td><td>161</td><td>VME interrupt vector</td></tr><tr><td>i97</td><td>0</td><td>VME DPRAM base address bits A23-A20</td></tr><tr><td>i98</td><td>96</td><td>VME DPRAM enable</td></tr><tr><td>i99</td><td>48</td><td>VME address width control</td></tr></table></body></html>