

================================================================
== Vitis HLS Report for 'Gelu_layer_1'
================================================================
* Date:           Fri Sep 15 09:17:25 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.431 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3110|     3110|  10.356 us|  10.356 us|  3110|  3110|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+-----------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                         |                             |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                 Instance                |            Module           |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------------------------+-----------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_Gelu_layer_1_Pipeline_l_j20_fu_1082  |Gelu_layer_1_Pipeline_l_j20  |     3108|     3108|  10.350 us|  10.350 us|  3108|  3108|       no|
        +-----------------------------------------+-----------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   512|    50195|    73609|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       74|    -|
|Register             |        -|     -|      523|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|   512|    50718|    73685|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    17|        5|       16|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     5|        1|        5|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+-----------------------------+---------+-----+-------+-------+-----+
    |                 Instance                |            Module           | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +-----------------------------------------+-----------------------------+---------+-----+-------+-------+-----+
    |grp_Gelu_layer_1_Pipeline_l_j20_fu_1082  |Gelu_layer_1_Pipeline_l_j20  |        0|  512|  50195|  31769|    0|
    |mux_4979_32_1_1_U23679                   |mux_4979_32_1_1              |        0|    0|      0|   2615|    0|
    |mux_4979_32_1_1_U23680                   |mux_4979_32_1_1              |        0|    0|      0|   2615|    0|
    |mux_4979_32_1_1_U23681                   |mux_4979_32_1_1              |        0|    0|      0|   2615|    0|
    |mux_4979_32_1_1_U23682                   |mux_4979_32_1_1              |        0|    0|      0|   2615|    0|
    |mux_4979_32_1_1_U23683                   |mux_4979_32_1_1              |        0|    0|      0|   2615|    0|
    |mux_4979_32_1_1_U23684                   |mux_4979_32_1_1              |        0|    0|      0|   2615|    0|
    |mux_4979_32_1_1_U23685                   |mux_4979_32_1_1              |        0|    0|      0|   2615|    0|
    |mux_4979_32_1_1_U23686                   |mux_4979_32_1_1              |        0|    0|      0|   2615|    0|
    |mux_4979_32_1_1_U23687                   |mux_4979_32_1_1              |        0|    0|      0|   2615|    0|
    |mux_4979_32_1_1_U23688                   |mux_4979_32_1_1              |        0|    0|      0|   2615|    0|
    |mux_4979_32_1_1_U23689                   |mux_4979_32_1_1              |        0|    0|      0|   2615|    0|
    |mux_4979_32_1_1_U23690                   |mux_4979_32_1_1              |        0|    0|      0|   2615|    0|
    |mux_4979_32_1_1_U23691                   |mux_4979_32_1_1              |        0|    0|      0|   2615|    0|
    |mux_4979_32_1_1_U23692                   |mux_4979_32_1_1              |        0|    0|      0|   2615|    0|
    |mux_4979_32_1_1_U23693                   |mux_4979_32_1_1              |        0|    0|      0|   2615|    0|
    |mux_4979_32_1_1_U23694                   |mux_4979_32_1_1              |        0|    0|      0|   2615|    0|
    +-----------------------------------------+-----------------------------+---------+-----+-------+-------+-----+
    |Total                                    |                             |        0|  512|  50195|  73609|    0|
    +-----------------------------------------+-----------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  20|          4|    1|          4|
    |ap_done            |   9|          2|    1|          2|
    |outp_ds110_read    |   9|          2|    1|          2|
    |outp_gelu11_write  |   9|          2|    1|          2|
    |ps_id_blk_n        |   9|          2|    1|          2|
    |ps_id_c1_blk_n     |   9|          2|    1|          2|
    |real_start         |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  74|         16|    7|         16|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+----+----+-----+-----------+
    |                         Name                         | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                             |   3|   0|    3|          0|
    |ap_done_reg                                           |   1|   0|    1|          0|
    |grp_Gelu_layer_1_Pipeline_l_j20_fu_1082_ap_start_reg  |   1|   0|    1|          0|
    |ps_id_read_reg_17129                                  |   5|   0|    5|          0|
    |start_once_reg                                        |   1|   0|    1|          0|
    |tmp_3383_i_reg_17144                                  |  32|   0|   32|          0|
    |tmp_3384_i_reg_17149                                  |  32|   0|   32|          0|
    |tmp_3385_i_reg_17154                                  |  32|   0|   32|          0|
    |tmp_3386_i_reg_17159                                  |  32|   0|   32|          0|
    |tmp_3387_i_reg_17164                                  |  32|   0|   32|          0|
    |tmp_3388_i_reg_17169                                  |  32|   0|   32|          0|
    |tmp_3389_i_reg_17174                                  |  32|   0|   32|          0|
    |tmp_3390_i_reg_17179                                  |  32|   0|   32|          0|
    |tmp_3391_i_reg_17184                                  |  32|   0|   32|          0|
    |tmp_3392_i_reg_17189                                  |  32|   0|   32|          0|
    |tmp_3393_i_reg_17194                                  |  32|   0|   32|          0|
    |tmp_3394_i_reg_17199                                  |  32|   0|   32|          0|
    |tmp_3395_i_reg_17204                                  |  32|   0|   32|          0|
    |tmp_3396_i_reg_17209                                  |  32|   0|   32|          0|
    |tmp_i_5241_reg_17139                                  |  32|   0|   32|          0|
    |tmp_i_reg_17134                                       |  32|   0|   32|          0|
    +------------------------------------------------------+----+----+-----+-----------+
    |Total                                                 | 523|   0|  523|          0|
    +------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  Gelu_layer.1|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  Gelu_layer.1|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  Gelu_layer.1|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  Gelu_layer.1|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  Gelu_layer.1|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  Gelu_layer.1|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  Gelu_layer.1|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  Gelu_layer.1|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  Gelu_layer.1|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  Gelu_layer.1|  return value|
|outp_ds110_dout             |   in|  512|     ap_fifo|    outp_ds110|       pointer|
|outp_ds110_num_data_valid   |   in|    3|     ap_fifo|    outp_ds110|       pointer|
|outp_ds110_fifo_cap         |   in|    3|     ap_fifo|    outp_ds110|       pointer|
|outp_ds110_empty_n          |   in|    1|     ap_fifo|    outp_ds110|       pointer|
|outp_ds110_read             |  out|    1|     ap_fifo|    outp_ds110|       pointer|
|outp_gelu11_din             |  out|  128|     ap_fifo|   outp_gelu11|       pointer|
|outp_gelu11_num_data_valid  |   in|    3|     ap_fifo|   outp_gelu11|       pointer|
|outp_gelu11_fifo_cap        |   in|    3|     ap_fifo|   outp_gelu11|       pointer|
|outp_gelu11_full_n          |   in|    1|     ap_fifo|   outp_gelu11|       pointer|
|outp_gelu11_write           |  out|    1|     ap_fifo|   outp_gelu11|       pointer|
|ps_id_dout                  |   in|    5|     ap_fifo|         ps_id|       pointer|
|ps_id_num_data_valid        |   in|    2|     ap_fifo|         ps_id|       pointer|
|ps_id_fifo_cap              |   in|    2|     ap_fifo|         ps_id|       pointer|
|ps_id_empty_n               |   in|    1|     ap_fifo|         ps_id|       pointer|
|ps_id_read                  |  out|    1|     ap_fifo|         ps_id|       pointer|
|ps_id_c1_din                |  out|    5|     ap_fifo|      ps_id_c1|       pointer|
|ps_id_c1_num_data_valid     |   in|    2|     ap_fifo|      ps_id_c1|       pointer|
|ps_id_c1_fifo_cap           |   in|    2|     ap_fifo|      ps_id_c1|       pointer|
|ps_id_c1_full_n             |   in|    1|     ap_fifo|      ps_id_c1|       pointer|
|ps_id_c1_write              |  out|    1|     ap_fifo|      ps_id_c1|       pointer|
+----------------------------+-----+-----+------------+--------------+--------------+

