<!DOCTYPE html><html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en-us" lang="en-us" data-whc_version="24.1">
    <head><link rel="shortcut icon" href="oxygen-webhelp\template\resources/images/favicon.ico"/><link rel="icon" href="oxygen-webhelp\template\resources/images/favicon.ico"/><meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/><meta name="viewport" content="width=device-width, initial-scale=1.0"/><meta http-equiv="X-UA-Compatible" content="IE=edge"/><meta name="description" content="To enable fast simulation, the DDR controller follows a BFM behavioral model. It is a single model for DDR controller+PHY+DDR Memory, with no activity seen on the DDR pins connected to an external DDR ..."/><meta name="copyright" content="(C) Copyright 2023"/><meta name="generator" content="DITA-OT"/><title>18.1.2.4 DDR Controller</title><!--  Generated with Oxygen version 24.1, build number 2022062014.  --><meta name="wh-path2root" content=""/><meta name="wh-toc-id" content="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE-d10733e18860"/><meta name="wh-source-relpath" content="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE.xml"/><meta name="wh-out-relpath" content="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE.html"/>
    <!-- Latest compiled and minified Bootstrap CSS -->
    <link rel="stylesheet" type="text/css" href="./oxygen-webhelp/lib/bootstrap/css/bootstrap.min.css"/>
    
    <link rel="stylesheet" href="./oxygen-webhelp/lib/jquery-ui/jquery-ui.min.css"/>
    
    <!-- Template default styles  -->
    <link rel="stylesheet" type="text/css" href="./oxygen-webhelp/app/topic-page.css?buildId=2022062014"/>
    
    
    <script src="./oxygen-webhelp/lib/jquery/jquery-3.5.1.min.js"></script>
    
    <script data-main="./oxygen-webhelp/app/topic-page.js" src="./oxygen-webhelp/lib/requirejs/require.js"></script>
<link rel="stylesheet" type="text/css" href="oxygen-webhelp/template/microchip.css?buildId=2022062014"/><link rel="stylesheet" type="text/css" href="oxygen-webhelp/template/notes.css?buildId=2022062014"/>
<script src="mchp-context-help.js"></script>
<link href="https://fonts.googleapis.com/css?family=Open+Sans:400,600,300" rel="stylesheet" type="text/css"/>
<script src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js?config=TeX-MML-AM_CHTML" async="" type="text/javascript"></script>
</head>

    <body id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE" class="wh_topic_page frmBody">
        <a href="#wh_topic_body" class="sr-only sr-only-focusable">
            Jump to main content
        </a>
        
        
        
        
        <header class="navbar navbar-default wh_header">
    <div class="container-fluid">
        <div class="wh_header_flex_container navbar-nav navbar-expand-md navbar-dark">
            <div class="wh_logo_and_publication_title_container">
                <div class="wh_logo_and_publication_title">
                    
                    <a href="index.html" class=" wh_logo d-none d-sm-block "><img src="oxygen-webhelp\template\resources/images/microchip.png" alt="Libero SoC Design Suite Help Documentation v2023.1"/></a>
                    <div class=" wh_publication_title "><a href="index.html">Libero SoC Design Suite Help Documentation v2023.1</a></div>
                    
                </div>
                
                
            </div>

            <div class="wh_top_menu_and_indexterms_link collapse navbar-collapse" id="wh_top_menu_and_indexterms_link">
                
                
                
                
            </div>
        </div>
    </div>
</header>
        
        
         
        
        <div class=" wh_search_input navbar-form wh_topic_page_search search " role="form">
            
            
            
            <form id="searchForm" method="get" role="search" action="search.html"><div><input type="search" placeholder="Search " class="wh_search_textfield" id="textToSearch" name="searchQuery" aria-label="Search query" required="required"/><button type="submit" class="wh_search_button" aria-label="Search"><span class="search_input_text">Search</span></button></div></form>
            
            <div class="mchp-color-stripe-grid-container">
  <div class="mchp-main-bar mchp-orange-bar"></div>
  <div class="mchp-main-bar mchp-blue-bar"></div>
  <div class="mchp-main-bar mchp-green-bar"></div>
</div>
            
        </div>
        
        <div class="container-fluid" id="wh_topic_container">
            <div class="row">

                <nav class="wh_tools d-print-none navbar-expand-md" aria-label="Tools">
                    
                    <div data-tooltip-position="bottom" class=" wh_breadcrumb "><ol class="d-print-none"><li><span class="home"><a href="index.html"><span>Home</span></a></span></li><li><div class="topicref"><div class="title"><a href="GUID-A3BE55C2-E7D7-4BA1-868F-50D40539557F.html"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">18</ph>
PolarFire SoC Microcontroller Subsystem (MSS)</a><div class="wh-tooltip"><p class="shortdesc">Information about PolarFire SoC Microcontroller Subsystem (MSS) </p></div></div></div></li><li><div class="topicref"><div class="title"><a href="GUID-A3BE55C2-E7D7-4BA1-868F-50D40539557F.html"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">18.1</ph>
PolarFire SoC MSS Simulation</a><div class="wh-tooltip"><p class="shortdesc">Information about PolarFire SoC MSS Simulation</p></div></div></div></li><li><div class="topicref" data-id="GUID-C6E6D8E0-C726-46F1-ADEA-D21BA9D5101E"><div class="title"><a href="GUID-C6E6D8E0-C726-46F1-ADEA-D21BA9D5101E.html"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">18.1.2</ph>
Simulation Flow</a></div></div></li><li class="active"><div class="topicref" data-id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE"><div class="title"><a href="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE.html"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">18.1.2.4</ph>
DDR Controller</a></div></div></li></ol></div>
                    
                    
                    
                    <div class="wh_right_tools">
                        <button class="wh_hide_highlight" aria-label="Toggle search highlights" title="Toggle search highlights"></button>
                        <button class="webhelp_expand_collapse_sections" data-next-state="collapsed" aria-label="Collapse sections" title="Collapse sections"></button>
                        
                        
                        
                        
                        <div class=" wh_print_link print d-none d-md-inline-block "><button onClick="window.print()" title="Print this page" aria-label="Print this page"></button></div>
                        
                        <button type="button" id="wh_toc_button" class="custom-toggler navbar-toggler collapsed wh_toggle_button navbar-light" aria-expanded="false" aria-label="Toggle publishing table of content" aria-controls="wh_publication_toc">
                            <span class="navbar-toggler-icon"></span>
                        </button>
                    </div>
                    
                </nav>
            </div>
            
            <div class="row" style="margin-top: -1em;"><div class="col-lg-7 col-md-7 col-sm-12 offset-lg-3 offset-md-3 text-right border-bottom mb-1"><h2 class="text-dark">v2023.1</h2></div></div>
            
            
            <div class="wh_content_area">
                <div class="row">
                    
                        <nav id="wh_publication_toc" class="col-lg-3 col-md-3 col-sm-12 d-md-block d-none d-print-none" aria-label="Table of Contents Container">
                            <div id="wh_publication_toc_content">
		                        
                            	<div class=" wh_publication_toc " data-tooltip-position="right"><span class="expand-button-action-labels"><span id="button-expand-action" role="button" aria-label="Expand"></span><span id="button-collapse-action" role="button" aria-label="Collapse"></span><span id="button-pending-action" role="button" aria-label="Pending"></span></span><ul role="tree" aria-label="Table of Contents"><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e11" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e11-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-46C62B2B-C0F5-4745-A239-30359ACE975F.html#GUID-46C62B2B-C0F5-4745-A239-30359ACE975F" id="tocId-d10733e11-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">1</ph>
What's New in Libero SoC Design Suite</a><div class="wh-tooltip"><p class="shortdesc">Information about what is new in Libero SoC Design Suite</p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e32" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e32-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-F4DA9B8C-A57C-4789-9E76-B9414C7CF2BD.html" id="tocId-d10733e32-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">2</ph>
Getting Started with Libero SoC Design Suite</a><div class="wh-tooltip"><p class="shortdesc">Information to get you started with Libero SoC Design Suite</p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e980" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e980-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-D3BE74A4-8846-442A-9F67-834757001FE2.html#GUID-D3BE74A4-8846-442A-9F67-834757001FE2" id="tocId-d10733e980-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3</ph>
Design Flow</a><div class="wh-tooltip"><p class="shortdesc">Information about Design Flow </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e4478" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e4478-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-7F4D2E9B-B8E9-4C1D-A95F-38595DAAC69F.html" id="tocId-d10733e4478-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">4</ph>
Block Flow</a><div class="wh-tooltip"><p class="shortdesc">Information about Block Flow </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e4796" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e4796-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-D6C8FB9D-ADD4-4049-80BA-384419E2D7BE.html" id="tocId-d10733e4796-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">5</ph>
SmartDesign</a><div class="wh-tooltip"><p class="shortdesc">Information about SmartDesign</p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e5234" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e5234-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-D94007C1-0B6E-4334-ADEB-CFEBF4720193.html" id="tocId-d10733e5234-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">6</ph>
Netlist Viewer</a><div class="wh-tooltip"><p class="shortdesc">Information about Netlist Viewer </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e5743" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e5743-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-E78D5FFC-5EE9-4357-B323-0C2542D77E05.html" id="tocId-d10733e5743-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">7</ph>
I/O Editor</a><div class="wh-tooltip"><p class="shortdesc">Information about I/O Editor </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e6741" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e6741-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-6A5B14AF-39E9-4253-BF83-0C1A6025FBCE.html#GUID-6A5B14AF-39E9-4253-BF83-0C1A6025FBCE" id="tocId-d10733e6741-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">8</ph>
PDC Commands</a><div class="wh-tooltip"><p class="shortdesc">Information about PDC commands for all families</p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e7290" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e7290-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-CB6776E3-CA38-4648-8851-E8AA02A71A5F.html#GUID-CB6776E3-CA38-4648-8851-E8AA02A71A5F" id="tocId-d10733e7290-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">9</ph>
Chip Planner</a><div class="wh-tooltip"><p class="shortdesc">Information about Chip Planner </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e8143" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e8143-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-0762AE7A-5D6B-420E-9D05-1D0EE8C92015.html#GUID-0762AE7A-5D6B-420E-9D05-1D0EE8C92015" id="tocId-d10733e8143-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">10</ph>
Timing Constraints Editor</a><div class="wh-tooltip"><p class="shortdesc">Information about Timing Constraints Editor </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e8501" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e8501-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-7F57BCC7-CF46-4183-A20E-A841B92323C3.html#GUID-7F57BCC7-CF46-4183-A20E-A841B92323C3" id="tocId-d10733e8501-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">11</ph>
SmartTime Static Timing Analyzer</a><div class="wh-tooltip"><p class="shortdesc">Information about SmartTime Static Timing Analyzer </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e9939" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e9939-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-9A0E67E1-13F5-4140-92B6-4829C11F6991.html" id="tocId-d10733e9939-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">12</ph>
SmartPower</a><div class="wh-tooltip"><p class="shortdesc">Information about SmartPower</p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e10983" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e10983-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-E29B8E54-4CD2-4854-A63B-1B18D4B17A0D.html" id="tocId-d10733e10983-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">13</ph>
Programming and Debugging</a><div class="wh-tooltip"><p class="shortdesc">Information about Programming and Debugging </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e15005" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e15005-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-FCAAF92F-8261-4ED7-B44E-A8742CEA0859.html" id="tocId-d10733e15005-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">14</ph>
Macro Library</a><div class="wh-tooltip"><p class="shortdesc">Information about Macro Library for SmartFusion2, IGLOO2 and
				PolarFire</p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e17747" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e17747-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-81D89143-7721-417B-9A7C-FE911F855C5E.html" id="tocId-d10733e17747-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">15</ph>
Custom Flow</a><div class="wh-tooltip"><p class="shortdesc">Information about Custom Flow </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e18292" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e18292-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-131B6EA5-C4CE-4B56-9546-7B6F0DEA140D.html#GUID-131B6EA5-C4CE-4B56-9546-7B6F0DEA140D" id="tocId-d10733e18292-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">16</ph>
Design Separation Methodology</a><div class="wh-tooltip"><p class="shortdesc">Information about Design Separation Methodology</p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e18550" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e18550-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-06F3E474-1157-44B5-ACBB-4A9562D2DF70.html" id="tocId-d10733e18550-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">17</ph>
Microchip Separation Verification Tool</a><div class="wh-tooltip"><p class="shortdesc">Information about Microchip Separation Verification Tool </p></div></div></div></li><li role="treeitem" aria-expanded="true"><div data-tocid="tocId-d10733e18729" class="topicref" data-state="expanded"><span role="button" tabindex="0" aria-labelledby="button-collapse-action tocId-d10733e18729-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-A3BE55C2-E7D7-4BA1-868F-50D40539557F.html" id="tocId-d10733e18729-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">18</ph>
PolarFire SoC Microcontroller Subsystem (MSS)</a><div class="wh-tooltip"><p class="shortdesc">Information about PolarFire SoC Microcontroller Subsystem (MSS) </p></div></div></div><ul role="group" class="navbar-nav nav-list"><li role="treeitem" aria-expanded="true"><div data-tocid="tocId-d10733e18733" class="topicref" data-state="expanded"><span role="button" tabindex="0" aria-labelledby="button-collapse-action tocId-d10733e18733-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-A3BE55C2-E7D7-4BA1-868F-50D40539557F.html" id="tocId-d10733e18733-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">18.1</ph>
PolarFire SoC MSS Simulation</a><div class="wh-tooltip"><p class="shortdesc">Information about PolarFire SoC MSS Simulation</p></div></div></div><ul role="group" class="navbar-nav nav-list"><li role="treeitem"><div data-tocid="GUID-A3BE55C2-E7D7-4BA1-868F-50D40539557F-d10733e18737" class="topicref introduction" data-id="GUID-A3BE55C2-E7D7-4BA1-868F-50D40539557F" data-state="leaf"><span role="button" class="wh-expand-btn"></span><div class="title"><a href="GUID-A3BE55C2-E7D7-4BA1-868F-50D40539557F.html" id="GUID-A3BE55C2-E7D7-4BA1-868F-50D40539557F-d10733e18737-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">18.1</ph>
Introduction</a></div></div></li><li role="treeitem"><div data-tocid="GUID-1F9AC156-8543-4289-AEF0-42D98AC19E6D-d10733e18745" class="topicref" data-id="GUID-1F9AC156-8543-4289-AEF0-42D98AC19E6D" data-state="leaf"><span role="button" class="wh-expand-btn"></span><div class="title"><a href="GUID-1F9AC156-8543-4289-AEF0-42D98AC19E6D.html" id="GUID-1F9AC156-8543-4289-AEF0-42D98AC19E6D-d10733e18745-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">18.1.1</ph>
Creating a new PolarFire SoC Project</a></div></div></li><li role="treeitem" aria-expanded="true"><div data-tocid="GUID-C6E6D8E0-C726-46F1-ADEA-D21BA9D5101E-d10733e18753" class="topicref" data-id="GUID-C6E6D8E0-C726-46F1-ADEA-D21BA9D5101E" data-state="expanded"><span role="button" tabindex="0" aria-labelledby="button-collapse-action GUID-C6E6D8E0-C726-46F1-ADEA-D21BA9D5101E-d10733e18753-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-C6E6D8E0-C726-46F1-ADEA-D21BA9D5101E.html" id="GUID-C6E6D8E0-C726-46F1-ADEA-D21BA9D5101E-d10733e18753-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">18.1.2</ph>
Simulation Flow</a></div></div><ul role="group" class="navbar-nav nav-list"><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-ED03BEDA-8293-49B8-8436-8C836C5AD7DD-d10733e18762" class="topicref" data-id="GUID-ED03BEDA-8293-49B8-8436-8C836C5AD7DD" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-ED03BEDA-8293-49B8-8436-8C836C5AD7DD-d10733e18762-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-ED03BEDA-8293-49B8-8436-8C836C5AD7DD.html#GUID-ED03BEDA-8293-49B8-8436-8C836C5AD7DD" id="GUID-ED03BEDA-8293-49B8-8436-8C836C5AD7DD-d10733e18762-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">18.1.2.1</ph>
FIC Interface</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-7CAE071E-CF96-42BF-ADD4-28446D79D191-d10733e18779" class="topicref" data-id="GUID-7CAE071E-CF96-42BF-ADD4-28446D79D191" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-7CAE071E-CF96-42BF-ADD4-28446D79D191-d10733e18779-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-7CAE071E-CF96-42BF-ADD4-28446D79D191.html#GUID-7CAE071E-CF96-42BF-ADD4-28446D79D191" id="GUID-7CAE071E-CF96-42BF-ADD4-28446D79D191-d10733e18779-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">18.1.2.2</ph>
Interrupts</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-D4A63E23-97E2-4A01-9F56-BEA2E6923DCB-d10733e18804" class="topicref" data-id="GUID-D4A63E23-97E2-4A01-9F56-BEA2E6923DCB" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-D4A63E23-97E2-4A01-9F56-BEA2E6923DCB-d10733e18804-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-D4A63E23-97E2-4A01-9F56-BEA2E6923DCB.html#GUID-D4A63E23-97E2-4A01-9F56-BEA2E6923DCB" id="GUID-D4A63E23-97E2-4A01-9F56-BEA2E6923DCB-d10733e18804-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">18.1.2.3</ph>
User Cryptoprocessor</a></div></div></li><li role="treeitem" class="active"><div data-tocid="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE-d10733e18860" class="topicref" data-id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE" data-state="leaf"><span role="button" class="wh-expand-btn"></span><div class="title"><a href="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE.html" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE-d10733e18860-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">18.1.2.4</ph>
DDR Controller</a></div></div></li><li role="treeitem"><div data-tocid="GUID-4AFF2337-4706-4047-9B3F-816B296AE461-d10733e18868" class="topicref" data-id="GUID-4AFF2337-4706-4047-9B3F-816B296AE461" data-state="leaf"><span role="button" class="wh-expand-btn"></span><div class="title"><a href="GUID-4AFF2337-4706-4047-9B3F-816B296AE461.html" id="GUID-4AFF2337-4706-4047-9B3F-816B296AE461-d10733e18868-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">18.1.2.5</ph>
QoS Parameter</a></div></div></li><li role="treeitem"><div data-tocid="GUID-92BA32AF-EC47-4C33-AC54-539F495FB8CF-d10733e18876" class="topicref" data-id="GUID-92BA32AF-EC47-4C33-AC54-539F495FB8CF" data-state="leaf"><span role="button" class="wh-expand-btn"></span><div class="title"><a href="GUID-92BA32AF-EC47-4C33-AC54-539F495FB8CF.html" id="GUID-92BA32AF-EC47-4C33-AC54-539F495FB8CF-d10733e18876-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">18.1.2.6</ph>
L2-LIM Access</a></div></div></li></ul></li></ul></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e18884" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e18884-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-8F623149-225E-4A84-8BC9-3142A409FAD4.html" id="tocId-d10733e18884-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">18.2</ph>
PolarFire SoC MSS Configurator</a><div class="wh-tooltip"><p class="shortdesc">Information about PolarFire SoC MSS Configurator</p></div></div></div></li></ul></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e19158" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e19158-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-E81358E3-CE5A-43CA-AD69-88CE30DD4E28.html" id="tocId-d10733e19158-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">19</ph>
Tcl Command Reference</a><div class="wh-tooltip"><p class="shortdesc">Information about Tcl Command Reference </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e25143" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e25143-link" class="wh-expand-btn"></span><div class="title"><a href="Chunk1489019750.html#Chunk1489019750" id="tocId-d10733e25143-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">20</ph>
Download the Libero SoC Design Suite documentation</a><div class="wh-tooltip"><p class="shortdesc">Information to help you download the Libero SoC Design Suite
				documentation</p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e25203" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e25203-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-B0F8792A-2285-4431-ADB6-3EB1A9E39744.html" id="tocId-d10733e25203-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">21</ph>
More Information</a><div class="wh-tooltip"><p class="shortdesc">Additional information about other Microchip products</p></div></div></div></li><li role="treeitem"><div data-tocid="GUID-0B2DB328-9CF8-4727-9E22-E588F9FBE52B-d10733e25272" class="topicref" data-id="GUID-0B2DB328-9CF8-4727-9E22-E588F9FBE52B" data-state="leaf"><span role="button" class="wh-expand-btn"></span><div class="title"><a href="GUID-0B2DB328-9CF8-4727-9E22-E588F9FBE52B.html" id="GUID-0B2DB328-9CF8-4727-9E22-E588F9FBE52B-d10733e25272-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">22</ph>
Technical Support</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e25282" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e25282-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-98F6498F-0C2F-4D7F-87F6-A792AFD2A286.html" id="tocId-d10733e25282-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">23</ph>
About Microchip</a><div class="wh-tooltip"><p class="shortdesc">More information about Microchip</p></div></div></div></li></ul></div>
		                        
                            </div>
                        </nav>
                    
                    
                    <div class="col-lg-7 col-md-9 col-sm-12" id="wh_topic_body">
                        <button id="wh_close_publication_toc_button" class="close-toc-button d-none" aria-label="Toggle publishing table of content" aria-controls="wh_publication_toc" aria-expanded="true">
                            <span class="close-toc-icon-container">
                                <span class="close-toc-icon"></span>     
                            </span>
                        </button>
                        <button id="wh_close_topic_toc_button" class="close-toc-button d-none" aria-label="Toggle topic table of content" aria-controls="wh_topic_toc" aria-expanded="true">
                            <span class="close-toc-icon-container">
                                <span class="close-toc-icon"></span>     
                            </span>
                        </button>
                        
                        <div class=" wh_topic_content body "><main role="main"><article role="article" aria-labelledby="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__GUID-F8802EA6-18F7-43BD-98FE-5EEDE3B9799E"><h1 class="- topic/title title topictitle1" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__GUID-F8802EA6-18F7-43BD-98FE-5EEDE3B9799E" style="display:inline-block">18.1.2.4 DDR Controller</h1><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=DDR%20Controller">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">To enable fast simulation, the DDR controller follows a BFM behavioral model. It is a single
            model for DDR controller+PHY+DDR Memory, with no activity seen on the DDR pins connected
            to an external DDR memory. The DDR memory is modeled as a sparse array; it performs
            address decoding and prints row, column, bank, and rank address information in a
            simulation log. The following figure shows the Unused DDR dialog box.</p><figure class="- topic/fig fig fignone" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__FIG_SLR_XRS_W4B" data-ofbid="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__FIG_SLR_XRS_W4B"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 18-7. <span id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__GUID-13DDC076-4706-4782-8A9D-058476724132" class="fig--title">Unused DDR</span></span></figcaption><img class="- topic/image image break" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__IMAGE_VNB_ZRS_W4B" src="GUID-D25AEBE5-94FF-455D-B06C-10FF40A0DEFA-low.png"/></figure><p class="- topic/p p">When no DDR memory is selected in MSS stand-alone configurator, and FIC tries to access the DDR
            memory, MSS simulation model displays the following message in the simulation log.</p><pre class="+ topic/pre pr-d/codeblock pre codeblock"><code># DDR is set to unused in the MSS Configuration, cannot process AXI transaction with address 00c7000000.</code></pre><p class="- topic/p p">The MSS stand-alone configurator configures the MSS DDR and generates configuration parameters. The simulation model considers only the parameters in the following table.</p><div class="table-container"><table class="- topic/table table frame-none" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676" data-ofbid="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676" data-cols="2"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 18-10. </span></span><span class="table--title" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__GUID-106EE260-8284-4777-AF8E-9693980DDB65">MSS DDR Configuration Parameter Support</span></caption><colgroup><col style="width:75.78692493946731%"/><col style="width:24.213075060532688%"/></colgroup><thead class="- topic/thead thead"><tr class="- topic/row"><th class="- topic/entry entry colsep-1 rowsep-1" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676__entry__1">MSS Configurator</th><th class="- topic/entry entry colsep-0 rowsep-1" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676__entry__2">Considered Parameters</th></tr></thead><tbody class="- topic/tbody tbody valign-top"><tr class="- topic/row"><td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676__entry__1">DDR_DDRC_CFG_CHIPADDR_MAP_CFG_CHIPADDR_MAP</td><td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676__entry__2">All possible values</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676__entry__1">DDR_DDRC_CFG_BANKADDR_MAP_0_CFG_BANKADDR_MAP_0</td><td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676__entry__2">All possible values</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676__entry__1">DDR_DDRC_CFG_ROWADDR_MAP_0_CFG_ROWADDR_MAP_0</td><td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676__entry__2">All possible values</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676__entry__1">DDR_DDRC_CFG_ROWADDR_MAP_1_CFG_ROWADDR_MAP_1</td><td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676__entry__2">All possible values</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676__entry__1">DDR_DDRC_CFG_ROWADDR_MAP_2_CFG_ROWADDR_MAP_2</td><td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676__entry__2">All possible values</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676__entry__1">DDR_DDRC_CFG_ROWADDR_MAP_3_CFG_ROWADDR_MAP_3</td><td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676__entry__2">All possible values</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676__entry__1">DDR_DDRC_CFG_COLADDR_MAP_0_CFG_COLADDR_MAP_0</td><td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676__entry__2">All possible values</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676__entry__1">DDR_DDRC_CFG_COLADDR_MAP_1_CFG_COLADDR_MAP_1</td><td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676__entry__2">All possible values</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676__entry__1">DDR_DDRC_CFG_COLADDR_MAP_2_CFG_COLADDR_MAP_2</td><td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676__entry__2">All possible values</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676__entry__1">DDR_DDRC_CFG_MEM_COLBITS_CFG_MEM_COLBITS</td><td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676__entry__2">All possible values</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676__entry__1">DDR_DDRC_CFG_MEM_ROWBITS_CFG_MEM_ROWBITS</td><td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676__entry__2">All possible values</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676__entry__1">DDR_DDRC_CFG_MEM_BANKBITS_CFG_MEM_BANKBITS</td><td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676__entry__2">All possible values</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676__entry__1">DDR_DDRC_CFG_NUM_RANKS_CFG_NUM_RANKS</td><td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676__entry__2">All possible values</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676__entry__1">DDR_DDRC_CFG_MANUAL_ADDRESS_MAP_CFG_MANUAL_ADDRESS_MAP</td><td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676__entry__2">All possible values</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676__entry__1">DDR_DDRC_CFG_MEMORY_TYPE_CFG_MEMORY_TYPE</td><td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676__entry__2">All possible values</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676__entry__1">DDR_DDRC_CFG_BG_INTERLEAVE_CFG_BG_INTERLEAVE</td><td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676__entry__2">All possible values</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676__entry__1">DDR_DDRC_CFG_BL_MODE_CFG_BL_MODE</td><td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676__entry__2">8</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676__entry__1">DDR_DDRC_CFG_DQ_WIDTH_CFG_DQ_WIDTH</td><td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676__entry__2">All possible values</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676__entry__1">DDR_DDRC_CFG_CWL_CFG_CWL(DDR3/3L/4)<p class="- topic/p p"></p></td><td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676__entry__2">All possible values</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676__entry__1">DDR_DDRC_CFG_CL_CFG_CL(DDR3/3L/4)</td><td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676__entry__2">All possible values</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676__entry__1">DDR_DDRC_CFG_WL_CFG_WL(LPDDR3/4)</td><td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676__entry__2">All possible values</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676__entry__1">DDR_DDRC_CFG_RL_CFG_RL(LPDDR3/4)</td><td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676__entry__2">All possible values</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-1 rowsep-0" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676__entry__1">DDR_DDRC_CFG_CLK_FREQ</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE___REF52430676__entry__2">All possible values</td></tr></tbody></table></div><p class="- topic/p p">The following are the MSS DDR model limitations.</p>
        <ul class="- topic/ul ul">
            <li class="- topic/li li" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__GUID-AB2CA8F8-EDE9-4F52-8C53-E2088953607B" data-ofbid="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__GUID-AB2CA8F8-EDE9-4F52-8C53-E2088953607B">AXI transactions with 64-bit data only are supported. There is no support for word
                (32-bit), halfword (16-bit) based, and byte (8-bit) based AXI transactions.</li>
            <li class="- topic/li li" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__GUID-C0F8CB98-A53E-4F98-9DE0-3967CCD19EAA" data-ofbid="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__GUID-C0F8CB98-A53E-4F98-9DE0-3967CCD19EAA">Supports Burst Length of Fixed BL8 only.</li>
        </ul><p class="- topic/p p">In page hits and page misses in real time applications, this simulation model always considers
            page hits to avoid latencies caused by page misses.</p><p class="- topic/p p">You can access MSS DDR from any FIC interface and choose to share (compromise) bandwidth to the
            QoS initiator. By default, this QoS initiator is enabled and accesses DDR with default
            configurations. See <a class="- topic/xref xref" href="GUID-4AFF2337-4706-4047-9B3F-816B296AE461.html">QoS Parameter</a> for more details.</p><p class="- topic/p p">The fabric initiator can access the DDR memory with the following AXI address region.</p><div class="table-container"><table class="- topic/table table frame-all" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__TABLE_UCK_HPV_2PB" data-ofbid="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__TABLE_UCK_HPV_2PB" data-cols="5"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 18-11. </span></span><span class="table--title" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__GUID-A08D3280-8619-40D1-A8D1-CA6D86160F89">AXI Address Region</span></caption><colgroup><col style="width:20%"/><col style="width:20%"/><col style="width:20%"/><col style="width:20%"/><col style="width:20%"/></colgroup><thead class="- topic/thead thead"><tr class="- topic/row"><th class="- topic/entry entry colsep-1 rowsep-1" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__TABLE_UCK_HPV_2PB__entry__1">Type</th><th class="- topic/entry entry colsep-1 rowsep-1" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__TABLE_UCK_HPV_2PB__entry__2">64-bit Address Start</th><th class="- topic/entry entry colsep-1 rowsep-1" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__TABLE_UCK_HPV_2PB__entry__3">64-bit Address End</th><th class="- topic/entry entry colsep-1 rowsep-1" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__TABLE_UCK_HPV_2PB__entry__4">32-bit Address Start</th><th class="- topic/entry entry colsep-0 rowsep-1" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__TABLE_UCK_HPV_2PB__entry__5">32-bit Address End</th></tr></thead><tbody class="- topic/tbody tbody"><tr class="- topic/row"><td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__TABLE_UCK_HPV_2PB__entry__1">Non-Cache access</td><td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__TABLE_UCK_HPV_2PB__entry__2">0x14_0000_0000</td><td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__TABLE_UCK_HPV_2PB__entry__3">0x17_ffff_ffff</td><td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__TABLE_UCK_HPV_2PB__entry__4">0xc000_0000</td><td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__TABLE_UCK_HPV_2PB__entry__5">0xcfff_ffff</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-1 rowsep-0" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__TABLE_UCK_HPV_2PB__entry__1">Non-Cache WCB access</td><td class="- topic/entry entry colsep-1 rowsep-0" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__TABLE_UCK_HPV_2PB__entry__2">0x18_0000_0000</td><td class="- topic/entry entry colsep-1 rowsep-0" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__TABLE_UCK_HPV_2PB__entry__3">0x1b_ffff_ffff</td><td class="- topic/entry entry colsep-1 rowsep-0" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__TABLE_UCK_HPV_2PB__entry__4">0xd000_0000</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__TABLE_UCK_HPV_2PB__entry__5">0xdfff_ffff</td></tr></tbody></table></div><p class="- topic/p p">In <span class="+ topic/ph ui-d/uicontrol ph uicontrol">DDR Memory Partition</span> tab of MSS stand-alone configurator, the DDR
            memory is partitioned into <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Cached</span> and
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Non-Cached</span> region as shown in the following figure.</p><figure class="- topic/fig fig fignone" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__FIG_TXT_Q2W_W4B" data-ofbid="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__FIG_TXT_Q2W_W4B"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 18-8. <span id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__GUID-E6A2412F-D5C8-4A4C-A982-7CEF606C470D" class="fig--title">DDR Memory Partition</span></span></figcaption><img class="- topic/image image break" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__IMAGE_UXT_Q2W_W4B" src="GUID-2A82B61F-2406-4D6F-8B51-25852C8C4EDD-low.png"/></figure><p class="- topic/p p">The stand-alone MSS configurator calculates the Physical DDR offset for each region, and this
            information is also used by the MSS simulation model. At present, the MSS-DDR simulation
            model supports access of Non-Cache region only from FPGA fabric.</p><p class="- topic/p p">After configuring the MSS-DDR and creating a Libero project, you can launch the pre-synthesis
            simulation. The following is an example of a simulation log of a fabric initiator, for
            example, PCIe-BFM accessing MSS-DDR.</p><pre class="+ topic/pre pr-d/codeblock pre codeblock"><code>###########################################################################
# AMBA BFM Model
# Version 2.1 22Dec08
#  
# Opening BFM Script file PCIE_1.vec
# Read 41 Vectors - Compiler Version 26.28
# BFM :Filenames referenced in Vectors
# PF_PCIE_C1_PF_PCIE_C1_0_PF_PCIE_PCIE_1_user.bfm
# BFM:22:writemultiple64 x c7000000 00000000 ... at 105 ns
# BFM: Data Write c7000000 0000000000000001
# BFM:24:readmultchk64 x c7000000 00000000 ... at 145 ns
# BFM: Data Write c7000008 0000000000000002
# Writing to DDR3 Memory @ rank = 0, bank = 00, row = 00700, col = 00000000, data = 00000001
# Writing to DDR3 Memory @ rank = 0, bank = 00, row = 00700, col = 00000001, data = 00000000
# Writing to DDR3 Memory @ rank = 0, bank = 00, row = 00700, col = 00000002, data = 00000002
# Writing to DDR3 Memory @ rank = 0, bank = 00, row = 00700, col = 00000003, data = 00000000
# Writing to DDR3 Memory @ rank = 0, bank = 00, row = 00700, col = 00000004, data = 00000003
# Writing to DDR3 Memory @ rank = 0, bank = 00, row = 00700, col = 00000005, data = 00000000
# Writing to DDR3 Memory @ rank = 0, bank = 00, row = 00700, col = 00000006, data = xxxxxxxx
# Writing to DDR3 Memory @ rank = 0, bank = 00, row = 00700, col = 00000007, data = xxxxxxxx
# BFM: Data Write c7000010 0000000000000003
# Reading from DDR3 Memory @ rank = 0, bank = 00, row = 00700, col = 00000000, data = 00000001
# Reading from DDR3 Memory @ rank = 0, bank = 00, row = 00700, col = 00000001, data = 00000000
# Reading from DDR3 Memory @ rank = 0, bank = 00, row = 00700, col = 00000002, data = 00000002
# Reading from DDR3 Memory @ rank = 0, bank = 00, row = 00700, col = 00000003, data = 00000000
# Reading from DDR3 Memory @ rank = 0, bank = 00, row = 00700, col = 00000004, data = 00000003
# Reading from DDR3 Memory @ rank = 0, bank = 00, row = 00700, col = 00000005, data = 00000000
# Reading from DDR3 Memory @ rank = 0, bank = 00, row = 00700, col = 00000006, data = xxxxxxxx
# Reading from DDR3 Memory @ rank = 0, bank = 00, row = 00700, col = 00000007, data = xxxxxxxx
# BFM: Data Read c7000000 0000000000000001 MASK:ffffffffffffffff at 385.000000ns
# BFM:27:return
# BFM: Data Read c7000008 0000000000000002 MASK:ffffffffffffffff at 395.000000ns
# BFM: Data Read c7000010 0000000000000003 MASK:ffffffffffffffff at 405.000000ns
#############################################################################
#  
# PCIE1 BFM Simulation Complete - 3 Instructions - NO ERRORS
#  
#############################################################################
</code></pre><p class="- topic/p p">You can disable the row and column related prints coming from the emulated DDR memory by using
                v<sub class="+ topic/ph hi-d/sub ph sub">sim</sub> commands as listed in following table.</p><div class="table-container"><table class="- topic/table table frame-all" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__TABLE_TZH_XSV_2PB" data-ofbid="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__TABLE_TZH_XSV_2PB" data-cols="3"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 18-12. </span></span><span class="table--title" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__GUID-ED5CF2DC-F940-4B5C-A2CB-41F4EC80F1B3">MSS DDR vsim Parameters</span></caption><colgroup><col style="width:28.653295128939828%"/><col style="width:38.108882521489974%"/><col style="width:33.237822349570195%"/></colgroup><thead class="- topic/thead thead"><tr class="- topic/row"><th class="- topic/entry entry colsep-1 rowsep-1" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__TABLE_TZH_XSV_2PB__entry__1">Parameter</th><th class="- topic/entry entry colsep-1 rowsep-1" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__TABLE_TZH_XSV_2PB__entry__2">Description</th><th class="- topic/entry entry colsep-0 rowsep-1" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__TABLE_TZH_XSV_2PB__entry__3">Value</th></tr></thead><tbody class="- topic/tbody tbody"><tr class="- topic/row"><td class="- topic/entry entry colsep-1 rowsep-0" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__TABLE_TZH_XSV_2PB__entry__1">DEBUG_MEM</td><td class="- topic/entry entry colsep-1 rowsep-0" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__TABLE_TZH_XSV_2PB__entry__2"><p class="- topic/p p">Enable/disable the prints coming from DDR memory in simulation log.</p><p class="- topic/p p">You can change
                                the value of this parameter through v<sub class="+ topic/ph hi-d/sub ph sub">sim</sub> command as
                                follows.</p><p class="- topic/p p">To disable the prints:</p><span class="+ topic/ph sw-d/filepath ph filepath">vsim -L polarfire
                                -L presynth -t 1ps -gDEBUG_MEM=0 presynth.tb</span></td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__TABLE_TZH_XSV_2PB__entry__3"><ul class="- topic/ul ul"><li class="- topic/li li" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__GUID-A169D9A9-66DA-4488-9FDA-1320BC907AB9" data-ofbid="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__GUID-A169D9A9-66DA-4488-9FDA-1320BC907AB9">1: Prints row and column related information in
                                    the simulation log (Default)</li><li class="- topic/li li" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__GUID-A24FFA7E-41CC-4B06-B241-016FA04EA859" data-ofbid="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__GUID-A24FFA7E-41CC-4B06-B241-016FA04EA859">0: Does not print row and column related
                                    information in simulation log</li></ul></td></tr></tbody></table></div><p class="- topic/p p">The following is an example of a simulation log where PCIe-BFM accessing MSS-DDR with DDR memory and prints are disabled.</p><pre class="+ topic/pre pr-d/codeblock pre codeblock"><code>###########################################################################
# AMBA BFM Model
# Version 2.1 22Dec08
#  
# Opening BFM Script file PCIE_1.vec
# Read 41 Vectors - Compiler Version 26.28
# BFM :Filenames referenced in Vectors
# PF_PCIE_C1_PF_PCIE_C1_0_PF_PCIE_PCIE_1_user.bfm
# BFM:22:writemultiple64 x c7000000 00000000 ... at 105 ns
# BFM: Data Write c7000000 0000000000000001
# BFM:24:readmultchk64 x c7000000 00000000 ... at 145 ns
# BFM: Data Write c7000008 0000000000000002
# BFM: Data Write c7000010 0000000000000003
# BFM: Data Read c7000000 0000000000000001 MASK:ffffffffffffffff at 385.000000ns
# BFM:27:return
# BFM: Data Read c7000008 0000000000000002 MASK:ffffffffffffffff at 395.000000ns
# BFM: Data Read c7000010 0000000000000003 MASK:ffffffffffffffff at 405.000000ns
#############################################################################
#  
# PCIE1 BFM Simulation Complete - 3 Instructions - NO ERRORS
#  
#############################################################################
</code></pre><section class="- topic/section section" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__SECTION_UHR_TCY_C5B" data-ofbid="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__SECTION_UHR_TCY_C5B"><h2 class="- topic/title title sectiontitle">DDR Memory Initialization</h2><div class="- topic/p p">DDR memory is modeled as a sparse array, and it allows you to initialize DDR memory content with
                the <span class="+ topic/ph sw-d/filepath ph filepath">.mem</span> file. The pre-initialized DDR memory helps in many
                applications by avoiding you to perform first AXI write transactions and then
                readback, instead, the fabric ​host can now start reading the DDR memory from the
                start of the simulation. Follow the steps to initialize the DDR memory:<ol class="- topic/ol ol" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__UL_JHS_FDY_C5B" data-ofbid="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__UL_JHS_FDY_C5B">
                    <li class="- topic/li li" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__GUID-2C6AD7FB-05B2-4A60-BA6D-4EB10A7ABFCD" data-ofbid="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__GUID-2C6AD7FB-05B2-4A60-BA6D-4EB10A7ABFCD">Prepare a user
                            <span class="+ topic/ph sw-d/filepath ph filepath">.mem</span> file with the AXI address and data.</li>
                    <li class="- topic/li li" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__GUID-2D7F5C62-B422-440D-8342-6B2C5E960560" data-ofbid="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__GUID-2D7F5C62-B422-440D-8342-6B2C5E960560">Execute a python script that
                        converts the user <span class="+ topic/ph sw-d/filepath ph filepath">.mem</span> file to ddr
                            <span class="+ topic/ph sw-d/filepath ph filepath">.mem</span> file. The simulation model reads the
                            <span class="+ topic/ph sw-d/filepath ph filepath">.mem</span> file The address and data content from this
                        file is used to initialize the internal memory array.</li>
                    <li class="- topic/li li" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__GUID-27BC7D67-7BA3-4B37-BFC3-A8815979B663" data-ofbid="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__GUID-27BC7D67-7BA3-4B37-BFC3-A8815979B663">Run a simulation to see and
                        use the initialized data.</li>
                </ol></div></section><section class="- topic/section section" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__SECTION_QLF_C2Y_C5B" data-ofbid="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__SECTION_QLF_C2Y_C5B"><h2 class="- topic/title title sectiontitle">User memory file (<span class="+ topic/ph sw-d/filepath ph filepath">.mem</span>)</h2><p class="- topic/p p">Follow the instructions while creating a user <span class="+ topic/ph sw-d/filepath ph filepath">.mem</span> file:</p><ul class="- topic/ul ul" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__UL_R42_32Y_C5B" data-ofbid="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__UL_R42_32Y_C5B"><li class="- topic/li li" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__GUID-58B99ECC-A3C6-473F-A032-A0A7069844E7" data-ofbid="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__GUID-58B99ECC-A3C6-473F-A032-A0A7069844E7">The AXI address must start with "@" in each
                    address line, and it must be within the range as listed in the following
                        table.<div class="table-container"><table class="- topic/table table frame-all" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__TABLE_G3T_R2Y_C5B" data-ofbid="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__TABLE_G3T_R2Y_C5B" data-cols="2"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 18-13. </span></span><span class="table--title" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__GUID-B3FDAFDF-E2AD-4793-B6F0-D650017AD147"><strong class="+ topic/ph hi-d/b ph b">Configurable
                                Address in User Memory File</strong></span></caption><colgroup><col style="width:50%"/><col style="width:50%"/></colgroup><thead class="- topic/thead thead">
                                <tr class="- topic/row">
                                    <th class="- topic/entry entry colsep-1 rowsep-1" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__TABLE_G3T_R2Y_C5B__entry__1">Address Segment</th>
                                    <th class="- topic/entry entry colsep-0 rowsep-1" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__TABLE_G3T_R2Y_C5B__entry__2">Range</th>
                                </tr>
                            </thead><tbody class="- topic/tbody tbody">
                                <tr class="- topic/row">
                                    <td class="- topic/entry entry colsep-1 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__TABLE_G3T_R2Y_C5B__entry__1">32-bit address segment</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-1" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__TABLE_G3T_R2Y_C5B__entry__2">0xC000_0000 to 0xCFFF_FFFF</td>
                                </tr>
                                <tr class="- topic/row">
                                    <td class="- topic/entry entry colsep-1 rowsep-0" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__TABLE_G3T_R2Y_C5B__entry__1">38-bit address segment</td>
                                    <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__TABLE_G3T_R2Y_C5B__entry__2">0x14_0000_0000 to 0x17_FFFF_FFFF</td>
                                </tr>
                            </tbody></table></div><div class="- topic/note note tip note_tip" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__NOTE_VCW_Z2Y_C5B" data-ofbid="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__NOTE_VCW_Z2Y_C5B"><span class="note__title">Tip:</span> The memory contents can be
                        distributed by specifying multiple AXI start addresses of the corresponding
                        segment. The model automatically calculates incremental addresses for each
                        location within the segment.</div></li><li class="- topic/li li" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__GUID-46F620E4-984E-4A3F-83F5-FEB1344BEF8E" data-ofbid="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__GUID-46F620E4-984E-4A3F-83F5-FEB1344BEF8E">For <code class="+ topic/ph pr-d/codeph ph codeph">DQ_WIDTH</code> = 16 configuration,
                    specify the AXI address with offset of 0x10 only. The maximum address that can
                    be given in user mem file is 0xCFFF_FFF0 for 32-bit address and 0x17_FFFF_FFF0
                    for 38-bit address. The AXI data to be initialized must have width =
                        (<code class="+ topic/ph pr-d/codeph ph codeph">DQ_WIDTH * BL_MAX</code>) = 16*8 = 128 bits. <div class="- topic/note note important note_important" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__NOTE_RQR_JFY_C5B" data-ofbid="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__NOTE_RQR_JFY_C5B"><span class="note__title">Important:</span> At present, only
                            <code class="+ topic/ph pr-d/codeph ph codeph">BL_MAX</code> = 8 is supported in simulation.</div><p class="- topic/p p">The
                        following code block shows the user memory file
                    format.</p><pre class="+ topic/pre pr-d/codeblock pre codeblock" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__CODEBLOCK_FVY_MFY_C5B" data-ofbid="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__CODEBLOCK_FVY_MFY_C5B"><code>@ 32-bit AXI address
128 bits of AXI data
128 bits of AXI data
.
.
128 bits of AXI data
@ 38-bit AXI address
128 bits of AXI data
128 bits of AXI data
.
.
128 bits of AXI data
</code></pre></li><li class="- topic/li li" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__GUID-60B429BC-D466-401D-ABF2-BED20D1616F2" data-ofbid="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__GUID-60B429BC-D466-401D-ABF2-BED20D1616F2">For <code class="+ topic/ph pr-d/codeph ph codeph">DQ_WIDTH</code>=32 configuration,
                    specify the AXI address with offset of 0x20 only. The maximum address that can
                    be given in the user mem file is 0xCFFF_FFE0 for 32-bit address and
                    0x17_FFFF_FFE0 for 38-bit address. The AXI data to be initialized must have
                    width = (<code class="+ topic/ph pr-d/codeph ph codeph">DQ_WIDTH * BL_MAX</code>) = 32*8 = 256 bits. <div class="- topic/note note important note_important" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__NOTE_KKP_5FY_C5B" data-ofbid="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__NOTE_KKP_5FY_C5B"><span class="note__title">Important:</span> At present, only
                            <code class="+ topic/ph pr-d/codeph ph codeph">BL_MAX</code> = 8 is supported in simulation.</div><p class="- topic/p p">The
                        following code block shows the user memory file
                    format.</p><pre class="+ topic/pre pr-d/codeblock pre codeblock" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__CODEBLOCK_ZHY_XFY_C5B" data-ofbid="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__CODEBLOCK_ZHY_XFY_C5B"><code>@ 32-bit AXI address
256 bits of AXI data
256 bits of AXI data
.
.
128 bits of AXI data
@ 38-bit AXI address
256 bits of AXI data
256 bits of AXI data
.
.
256 bits of AXI data
</code></pre></li><li class="- topic/li li" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__GUID-9CA90C7A-8549-4957-ADB2-B4A7820E1B4E" data-ofbid="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__GUID-9CA90C7A-8549-4957-ADB2-B4A7820E1B4E">If the AXI data width in each line of the user
                    memory file is less than (<code class="+ topic/ph pr-d/codeph ph codeph">DQ_WIDTH * BL_MAX</code>), then the MSB bits
                    are initialized with "0" in simulation. If the AXI data width in each line of
                    memory file is greater than (<code class="+ topic/ph pr-d/codeph ph codeph">DQ_WIDTH * BL_MAX</code>), then all the
                    bits are initialized with "x" in simulation.</li></ul></section><section class="- topic/section section" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__SECTION_GH1_MGY_C5B" data-ofbid="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__SECTION_GH1_MGY_C5B"><h2 class="- topic/title title sectiontitle">Python Script Execution</h2><div class="- topic/p p">Once the user <span class="+ topic/ph sw-d/filepath ph filepath">.mem</span> file is generated, parse this through a <span class="- topic/ph ph"><a class="- topic/xref xref" href="https://ww1.microchip.com/downloads/secure/aemDocuments/documents/FPGA/SOCDesignFiles/pfsoc_mss_ddr_init_v2.zip" target="_blank" rel="external noopener">python script</a></span> that generates a <span class="+ topic/ph sw-d/filepath ph filepath">ddr
                    mem</span> file. This script converts AXI address to DDR Physical address as
                per DDR configuration. To run this script, Python3 must be installed on your PC.
                    <div class="- topic/note note important note_important" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__NOTE_MWP_SGY_C5B" data-ofbid="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__NOTE_MWP_SGY_C5B"><span class="note__title">Important:</span> Generate the <span class="+ topic/ph sw-d/filepath ph filepath">ddr
                        mem</span> file with the name
                        “<span class="+ topic/ph sw-d/filepath ph filepath">PFSoC_MSS_DDR_INIT.mem</span>” only, and it must be available
                    in the simulation folder of the Libero design project for the simulation to
                    run.</div></div><p class="- topic/p p">The following are the arguments to the script:</p><ul class="- topic/ul ul" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__UL_PGH_2HY_C5B" data-ofbid="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__UL_PGH_2HY_C5B"><li class="- topic/li li" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__GUID-9AEA326E-605B-43DB-85AE-42ADD328F4AE" data-ofbid="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__GUID-9AEA326E-605B-43DB-85AE-42ADD328F4AE"><code class="+ topic/ph pr-d/codeph ph codeph">-netlist_path</code> followed by the name and location of netlist generated by pfsoc mss configurator (<span class="+ topic/ph sw-d/filepath ph filepath">.v</span> file).</li><li class="- topic/li li" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__GUID-04921953-E7B2-48EA-8442-D2A61184D360" data-ofbid="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__GUID-04921953-E7B2-48EA-8442-D2A61184D360"><code class="+ topic/ph pr-d/codeph ph codeph">-user_mem_path</code> followed by the name and location of the user memory file.</li><li class="- topic/li li" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__GUID-BAA92AAC-B31C-428D-84AA-604004788DBC" data-ofbid="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__GUID-BAA92AAC-B31C-428D-84AA-604004788DBC"><code class="+ topic/ph pr-d/codeph ph codeph">-ddr_mem_path</code> followed by the name “<span class="+ topic/ph sw-d/filepath ph filepath">PFSoC_MSS_DDR_INIT.mem</span>” and the location of the <span class="+ topic/ph sw-d/filepath ph filepath">ddr mem</span> file.</li></ul><p class="- topic/p p">Syntax:</p><pre class="+ topic/pre pr-d/codeblock pre codeblock" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__CODEBLOCK_KYK_R3Y_C5B" data-ofbid="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__CODEBLOCK_KYK_R3Y_C5B"><code>pfsoc_mss_ddr_init_v2.py -netlist_path &lt;path to netlist file&gt; -user_mem_path &lt;path to input user mem file&gt; -ddr_mem_path &lt;path to output ddr mem file&gt;</code></pre><p class="- topic/p p">The following figure shows an example of the execution of the script in Cygwin terminal.</p><figure class="- topic/fig fig fignone" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__FIG_NHL_W3Y_C5B" data-ofbid="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__FIG_NHL_W3Y_C5B"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 18-9. <span id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__GUID-859B0458-0D20-4910-91A8-ACE73CE2F92C" class="fig--title">Execution of Script in Cygwin
                    Terminal</span></span></figcaption>
                
                <img class="- topic/image image" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__IMAGE_TKW_YMC_LVB" src="GUID-6DC40E01-FE60-4791-B5A8-45C5D1F73086-low.png"/>
            </figure></section><section class="- topic/section section" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__SECTION_OYK_NKY_C5B" data-ofbid="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__SECTION_OYK_NKY_C5B"><h2 class="- topic/title title sectiontitle">Running a simulation</h2><p class="- topic/p p">The generated <span class="+ topic/ph sw-d/filepath ph filepath">ddr mem</span> file must be named as
                    <span class="+ topic/ph sw-d/filepath ph filepath">PFSoC_MSS_DDR_INIT.mem</span>, and it must be available in the
                simulation folder of the Libero design project for simulation to run. To run a
                simulation, add <span class="+ topic/ph sw-d/filepath ph filepath">+PFSoC_MSS_DDR_INIT_FILE</span> as an additional
                option in <span class="+ topic/ph ui-d/menucascade ph menucascade"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">Command</span><abbr title="and then"> &gt; </abbr><span class="+ topic/ph ui-d/uicontrol ph uicontrol">Project settings</span><abbr title="and then"> &gt; </abbr><span class="+ topic/ph ui-d/uicontrol ph uicontrol">Vsim commands</span><abbr title="and then"> &gt; </abbr><span class="+ topic/ph ui-d/uicontrol ph uicontrol">Additional options</span></span> as shown in the following figure.</p><figure class="- topic/fig fig fignone" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__FIG_GNB_4SY_C5B" data-ofbid="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__FIG_GNB_4SY_C5B"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 18-10. <span id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__GUID-91561DDC-29F3-47FE-AB3C-7AA52CA785AD" class="fig--title">Project Settings</span></span></figcaption><img class="- topic/image image" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__IMAGE_E5X_RSY_C5B" src="GUID-4137EB18-88A9-4231-AC8B-48650E5E12CB-low.png"/></figure><p class="- topic/p p">With this additional <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Vsim</span> option, the DDR simulation model invokes the
                task to read the contents from <span class="+ topic/ph sw-d/filepath ph filepath">ddr mem</span> file and initializes the
                internal memory array. The following examples show user mem file contents along with
                the initialized array in simulation.</p><ul class="- topic/ul ul" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__UL_ZSC_ZSY_C5B" data-ofbid="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__UL_ZSC_ZSY_C5B"><li class="- topic/li li" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__GUID-7EE30F6D-6872-40BC-A6CB-E9D97CFA1970" data-ofbid="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__GUID-7EE30F6D-6872-40BC-A6CB-E9D97CFA1970">User mem file for <code class="+ topic/ph pr-d/codeph ph codeph">DQ_WIDTH</code> = 16, <code class="+ topic/ph pr-d/codeph ph codeph">BL_MAX</code> = 8<pre class="+ topic/pre pr-d/codeblock pre codeblock" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__CODEBLOCK_W15_1TY_C5B" data-ofbid="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__CODEBLOCK_W15_1TY_C5B"><code>@C0000000
06967346CDB6CCA21AE9AF8F3A6E9214  
@C0000020
06967346CDB6CCA21AE9AF8F3A6E9214
7FA596AB8AC68D27EC35BFECC46B376E
5A79211F6A8908C93C98A549E62C5DA9
63FAAC6091B17839AB0B562D323CA51E
501C37F12E4CA0A4C7EA3B8A9BF6279B
36C9B82EEF96B7347B1FA7EC1A9FF18D
@CFFFFFF0
05E7A8E08DF5F46333A09306618C0E3B
@1400000000
E4B5EBEE9490330FCE5D1363A3EC87C7
@1400000020
52DB6E20042C0369F87425568F9D0B23
4E9CD44A938EE3B6FB5FED6565E1B655
58F737326DA54C9BC236B4F42D47DFC8
@14FFFFFFF0
12345678901234567891234567891234
</code></pre><figure class="- topic/fig fig fignone" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__FIG_OTS_FTY_C5B" data-ofbid="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__FIG_OTS_FTY_C5B"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 18-11. <span id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__GUID-E9A1C9EA-D631-4902-A2BA-BBCBF666E003" class="fig--title">Initialized DDR Memory Array</span></span></figcaption><img class="- topic/image image" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__IMAGE_KBT_GTY_C5B" src="GUID-A8737BDE-D38A-4654-8A27-4254421FB1B7-low.png"/></figure></li><li class="- topic/li li" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__GUID-18BCF8FC-88D9-47B9-B6E1-2E44BE4E5D7E" data-ofbid="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__GUID-18BCF8FC-88D9-47B9-B6E1-2E44BE4E5D7E">User mem file for <code class="+ topic/ph pr-d/codeph ph codeph">DQ_WIDTH</code> = 32, <code class="+ topic/ph pr-d/codeph ph codeph">BL_MAX</code> = 8<pre class="+ topic/pre pr-d/codeblock pre codeblock" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__CODEBLOCK_THH_QTY_C5B" data-ofbid="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__CODEBLOCK_THH_QTY_C5B"><code>@C0000000
06967346CDB6CCA21AE9AF8F3A6E921406967346CDB6CCA21AE9AF8F3A6E9214  
@C0000020						
06967346CDB6CCA21AE9AF8F3A6E921406967346CDB6CCA21AE9AF8F3A6E9214
7FA596AB8AC68D27EC35BFECC46B376E7FA596AB8AC68D27EC35BFECC46B376E
5A79211F6A8908C93C98A549E62C5DA95A79211F6A8908C93C98A549E62C5DA9
63FAAC6091B17839AB0B562D323CA51E63FAAC6091B17839AB0B562D323CA51E
501C37F12E4CA0A4C7EA3B8A9BF6279B501C37F12E4CA0A4C7EA3B8A9BF6279B
36C9B82EEF96B7347B1FA7EC1A9FF18D36C9B82EEF96B7347B1FA7EC1A9FF18D
@CFFFFFE0
05E7A8E08DF5F46333A09306618C0E3B05E7A8E08DF5F46333A09306618C0E3B
@1400000000
E4B5EBEE9490330FCE5D1363A3EC87C7E4B5EBEE9490330FCE5D1363A3EC87C7
@1400000020
52DB6E20042C0369F87425568F9D0B2352DB6E20042C0369F87425568F9D0B23
4E9CD44A938EE3B6FB5FED6565E1B6554E9CD44A938EE3B6FB5FED6565E1B655
58F737326DA54C9BC236B4F42D47DFC858F737326DA54C9BC236B4F42D47DFC8
@14FFFFFFE0
1234567890123456789123456789123412345678901234567891234567891234
</code></pre><figure class="- topic/fig fig fignone" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__FIG_NG2_RTY_C5B" data-ofbid="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__FIG_NG2_RTY_C5B"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 18-12. <span id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__GUID-28F71492-3C9C-452B-AEE9-9C83B00AB130" class="fig--title">Initialized DDR Memory Array</span></span></figcaption><img class="- topic/image image" id="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__IMAGE_MQL_VTY_C5B" src="GUID-1389BCFF-CD0F-4D14-B03F-648FEF93E71B-low.png"/></figure></li></ul></section></div></article></main></div>
                        
                        
                        
                        
                        
                        
                    </div>
                    
                        <nav role="navigation" id="wh_topic_toc" aria-label="On this page" class="col-lg-2 d-none d-lg-block navbar d-print-none"> 
                            <div id="wh_topic_toc_content">
		                        
	                            <div class=" wh_topic_toc "><div class="wh_topic_label">On this page</div><ul><li class="section-item"><div class="section-title"><a href="#GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__SECTION_UHR_TCY_C5B" data-tocid="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__SECTION_UHR_TCY_C5B">DDR Memory Initialization</a></div></li><li class="section-item"><div class="section-title"><a href="#GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__SECTION_QLF_C2Y_C5B" data-tocid="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__SECTION_QLF_C2Y_C5B">User memory file (<span class="+ topic/ph sw-d/filepath ph filepath">.mem</span>)</a></div></li><li class="section-item"><div class="section-title"><a href="#GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__SECTION_GH1_MGY_C5B" data-tocid="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__SECTION_GH1_MGY_C5B">Python Script Execution</a></div></li><li class="section-item"><div class="section-title"><a href="#GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__SECTION_OYK_NKY_C5B" data-tocid="GUID-0459C86C-46AA-4EFA-A320-2786EC8153DE__SECTION_OYK_NKY_C5B">Running a simulation</a></div></li></ul></div>
	                        	
                        	</div>
                        </nav>
                    
                </div>
            </div>
            
            
            
        </div> 
        <footer class="navbar navbar-default wh_footer">
  <div class=" footer-container mx-auto ">
    <div class="footer">
  <div class="mchp-wh-footer">
    <div class="mchp-footer">
      <div class="mchp-footer-tier1">
        <div class="spacer"></div>
        <div class="mchp-footer-container">
          <div class="mchp-footer-links mchp-social-media-links">
            <div class="mchp-component-items">
              <div class="mchp-component-item">
                <a class="cmp-image__link" href="https://www.facebook.com/pages/Microchip-Technology-Inc/20320981741" target="_blank">
                  <img class="cmp-image__image" alt="Microchip Facebook" src="oxygen-webhelp/template/resources/images/201016-corp-facebook.png"/>
                </a>
              </div>
              <div class="mchp-component-item">
                <a class="cmp-image__link" href="https://www.linkedin.com/company/microchip-technology" target="_blank">
                  <img class="cmp-image__image" alt="Microchip LinkedIn" src="oxygen-webhelp/template/resources/images/201016-corp-linkedin.png"/>
                </a>
              </div>
              <div class="mchp-component-item">
                <a class="cmp-image__link" href="https://twitter.com/MicrochipTech" target="_blank">
                  <img class="cmp-image__image" alt="Microchip Twitter" src="oxygen-webhelp/template/resources/images/201016-corp-twitter.png"/>
                </a>
              </div>
              <div class="mchp-component-item">
                <a class="cmp-image__link" href="https://www.youtube.com/user/MicrochipTechnology" target="_blank">
                  <img class="cmp-image__image" alt="Microchip YouTube" src="oxygen-webhelp/template/resources/images/201016-corp-youtube.png"/>
                </a>
              </div>
              <div class="mchp-component-item">
                <a class="cmp-image__link" href="https://www.instagram.com/microchiptechnologyinc/" target="_blank">
                  <img class="cmp-image__image" alt="Microchip Instagram" src="oxygen-webhelp/template/resources/images/201016-corp-instagram.png"/>
                </a>
              </div>
              <div class="mchp-component-item">
                <a class="cmp-image__link" href="https://www.weibo.com/microchiptech" target="_blank">
                  <img class="cmp-image__image" alt="Microchip Weibo" src="oxygen-webhelp/template/resources/images/201016-corp-weibo.png"/>
                </a>
              </div>
              <div class="mchp-component-item">
                <a class="cmp-image__link" href="https://www.microchip.com/en-us/about/blog" target="_blank">
                  <img class="cmp-image__image" alt="Microchip Blog" src="oxygen-webhelp/template/resources/images/201016-corp-blog.png"/>
                </a>
              </div>
            </div>
          </div>
          <div class="mchp-footer-links">
            <div class="mchp-component-items">
              <div class="mchp-component-item">
                <div class="link">
                  <a href="https://www.microchip.com/about-us/contact-us" class="mchp-link__link">Contact</a>
                  <span class="mchp-link__separator">|</span>
                </div>
              </div>
              <div class="mchp-component-item ">
                <div class="link">
                  <a href="https://www.microchip.com/en-us/about/legal-information" class="mchp-link__link">Legal</a>
                  <span class="mchp-link__separator">|</span>
                </div>
              </div>
              <div class="mchp-component-item ">
                <div class="link">
                  <a href="https://www.microchip.com/en-us/about/legal-information/privacy-policy" class="mchp-link__link">Privacy Policy</a>
                  <span class="mchp-link__separator">|</span>
                </div>
              </div>
              <div class="mchp-component-item ">
                <div class="link">
                  <a href="https://www.microchip.com/en-us/about/legal-information/microchip-cookie-statement" class="mchp-link__link">Cookies</a>
                  <span class="mchp-link__separator">|</span>
                </div>
              </div>
              <div class="mchp-component-item">
                <div class="link">
                  <a href="https://careers.microchip.com/" class="mchp-link__link">Careers</a>
                  <span class="mchp-link__separator"></span>
                </div>
              </div>
            </div>
          </div>
          <div class="mchp-footer-newsletter">
            <div class="cmp-text">
              <p>Stay on the leading edge with our blog</p>
            </div>
            <div class="mchp-button-wrapper">
              <a role="button" href="https://www.microchip.com/en-us/about/blog" class="mchp-button mchp-button-regular solid">
                <span class="mchp-button__span">MicroSolutions</span>
              </a>
            </div>
          </div>
        </div>
        <div class="graphic">
          <img src="oxygen-webhelp/template/resources/images/footer-graphic.png"/>
        </div>
      </div>
      <div class="mchp-footer-tier2">
        <p class="mchp-copyright">© Copyright 1998-2022 Microchip Technology Inc. All rights reserved.</p>
      </div>
    </div>
  </div>
  <!-- Global site tag (gtag.js) - Google Analytics -->
  <script async="true" src="https://www.googletagmanager.com/gtag/js?id=UA-2724382-19"></script>
  <script>
    window.dataLayer = window.dataLayer || [];  
    function gtag(){dataLayer.push(arguments);}  
    gtag('js', new Date());   
    gtag('config', 'UA-2724382-19');
  </script>
</div>
  </div>
</footer>
        
        <div id="go2top" class="d-print-none">
            <span class="oxy-icon oxy-icon-up"></span>
        </div>
        
        <div id="modal_img_large" class="modal">
            <span class="close oxy-icon oxy-icon-remove"></span>
            <div id="modal_img_container"></div>
            <div id="caption"></div>
        </div>
        
        
        
    </body>
</html>