

<!DOCTYPE html>
<html lang="en">

<head>

  <meta charset="utf-8" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  <meta name="generator" content="HelpNDoc Personal Edition 9.0.0.156">
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <link rel="icon" href="favicon.ico"/>

  <title>Multi-Dimensional Registers</title>
  <meta name="description" content="Complete documentation of IDesignSpec suite of products" /> 
  <meta name="keywords" content="Advanced Topics">



  
  

  <!-- Twitter Card data -->
  <meta name="twitter:card" content="summary">
  <meta name="twitter:title" content="Multi-Dimensional Registers">
  <meta name="twitter:description" content="Complete documentation of IDesignSpec suite of products">

  <!-- Open Graph data -->
  <meta property="og:title" content="Multi-Dimensional Registers" />
  <meta property="og:type" content="article" />
  <meta property="og:description" content="Complete documentation of IDesignSpec suite of products" />
  <meta property="og:site_name" content="IDesignSpec&trade;" /> 

  <!-- Bootstrap core CSS -->
  <link href="vendors/bootstrap-3.4.1/css/bootstrap.min.css" rel="stylesheet"/>

  <!-- IE10 viewport hack for Surface/desktop Windows 8 bug -->
  <link href="vendors/bootstrap-3.4.1/css/ie10-viewport-bug-workaround.css" rel="stylesheet"/>

  <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
  <!--[if lt IE 9]>
      <script src="vendors/html5shiv-3.7.3/html5shiv.min.js"></script>
      <script src="vendors/respond-1.4.2/respond.min.js"></script>
    <![endif]-->

  <!-- JsTree styles -->
  <link href="vendors/jstree-3.3.10/themes/default/style.min.css" rel="stylesheet"/>

  <!-- Hnd styles -->
  <link href="css/layout.min.css" rel="stylesheet" />
  <link href="css/effects.min.css" rel="stylesheet" />
  <link href="css/theme-light-blue.min.css" rel="stylesheet" />
  <link href="css/print.min.css" rel="stylesheet" media="print" />
  <style type="text/css">nav { width: 350px} @media screen and (min-width:769px) { body.md-nav-expanded div#main { margin-left: 350px} body.md-nav-expanded header { padding-left: 364px} }</style>
  <style type="text/css">.navigation #inline-toc { width: auto !important}</style>

  <!-- Content style -->
  <link href="css/hnd.content.css" rel="stylesheet" />

  



</head>

<body class="md-nav-expanded">



  

  <div id="skip-link">
    <a href="#main-content" class="element-invisible">Skip to main content</a>
  </div>

  <header class="headroom">
    <button class="hnd-toggle btn btn-default">
      <span class="sr-only">Toggle navigation</span>
      <span class="icon-bar"></span><span class="icon-bar"></span><span class="icon-bar"></span>        
    </button>
    <h1>IDesignSpec&trade;</h1>
    
  </header>

  <nav id="panel-left" class="md-nav-expanded">
    <!-- Nav tabs -->
    <ul class="tab-tabs nav nav-tabs" role="tablist">
      <li id="nav-close" role="presentation"> 
        <button class="hnd-toggle btn btn-default" aria-label="close">
          <span class="glyphicon glyphicon-remove" aria-hidden="true"></span>
        </button>
      </li>
      
	  
        <li role="presentation" class="tab active">
            <a href="#contents" id="tab-contents" aria-controls="contents" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-list"></i>
                Contents
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#index" id="tab-index" aria-controls="index" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-asterisk"></i>
                Index
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#search" id="tab-search" aria-controls="search" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-search"></i>
                Search
            </a>
        </li>
      
    </ul>  <!-- /Nav tabs -->

    <!-- Tab panes -->
    <div class="tab-content">
	  
      <div role="tabpanel" class="tab-pane active" id="contents">
        <div id="toc" class="tree-container unselectable"
            data-url="_toc.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /contents-->
      
      <div role="tabpanel" class="tab-pane" id="index">
        <div id="keywords" class="tree-container unselectable"
            data-url="_keywords.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /index-->
      
      <div role="tabpanel" class="tab-pane" id="search">
        <div class="search-content">
          <div class="search-input">
            <form id="search-form">
              <div class="form-group">
                <div class="input-group">
                  <input type="text" class="form-control" id="input-search" name="input-search" placeholder="Search..." aria-label="Search..." />
                  <span class="input-group-btn">
                    <button class="btn btn-default" type="submit" aria-label="Search...">
                      <span class="glyphicon glyphicon-search" aria-hidden="true"></span>
                    </button>
                  </span>
                </div>
              </div>
            </form>
          </div>  <!-- /search-input -->
          <div class="search-result">
            <div id="search-info"></div>
            <div class="tree-container unselectable" id="search-tree"></div>
          </div>  <!-- /search-result -->
        </div>  <!-- /search-content -->
      </div>  <!-- /search-->
      
    </div>  <!-- /Tab panes -->

  </nav>

  <div id="main">

    <article>
        <div id="topic-content" class="container-fluid" 
		  data-hnd-id="MultiDimensionalRegisters"
		  data-hnd-context="107"
		  data-hnd-title="Multi-Dimensional Registers"
		>
            
                <div class="navigation">
                    <ol class="breadcrumb">
                        <li><a href="AdvancedTopics.html">Advanced Topics</a></li>
                    </ol>
                    <div class="nav-arrows">
                        <div class="btn-group btn-group" role="group"><a class="btn btn-default" href="AdvancedTopics.html" title="Advanced Topics" role="button"><span class="glyphicon glyphicon-menu-up" aria-hidden="true"></span></a><a class="btn btn-default" href="IDSwithVivado.html" title="IDS with Vivado" role="button"><span class="glyphicon glyphicon-menu-left" aria-hidden="true"></span></a><a class="btn btn-default" href="MultipleFilesGeneration.html" title="Multiple Files Generation" role="button"><span class="glyphicon glyphicon-menu-right" aria-hidden="true"></span></a></div>
                    </div>
                </div> 
            

            <a id="main-content"></a>

            <h2>Multi-Dimensional Registers</h2>

            <div class="main-content">
                
<h1 class="rvps106"><span class="rvts0"><span class="rvts316">Multi Dimensional Registers</span></span></h1>
<h1 class="rvps106"><span class="rvts0"><span class="rvts316">"repeat" Property&nbsp;</span></span></h1>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">"repeat" property on chip/block/section/registers repeats the template the number of times as specified in the property. This property enhances the template scope in one-dimension or multi-dimensions depending upon its usage.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<h3 class="rvps105"><span class="rvts0"><span class="rvts273">One-Dimensional Array</span></span></h3>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts260">Usage:</span><span class="rvts14"> repeat=&lt;any positive integer value&gt;</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<h2 class="rvps111"><span class="rvts0"><span class="rvts292">Example in IDS-Word</span></span></h2>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem809.png"></p>
<p class="rvps3"><span class="rvts14"><br/></span></p>
<h2 class="rvps111"><span class="rvts0"><span class="rvts292">Example in IDS-Excel</span></span></h2>
<p class="rvps3"><span class="rvts14"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem1153.png"></p>
<p class="rvps3"><span class="rvts14"><br/></span></p>
<p class="rvps3"><span class="rvts288"><br/></span></p>
<h4 class="rvps218"><span class="rvts0"><span class="rvts969">Example in SystemRDL</span></span></h4>
<p class="rvps2"><span class="rvts356">addrmap block {</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; reg reg1 {</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; field {</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; hw = r;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; }fld[31:0] = 0x0ff;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; };</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; reg1 reg1[4] @0x0;</span></p>
<p class="rvps2"><span class="rvts356">};</span></p>
<h4 class="rvps218"><span class="rvts0"><span class="rvts1184">Verilog Output</span></span></h4>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">module Block_IDS(</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp; // REGISTER : REG PORT SIGNAL</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp; Reg_enb,</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp; Reg_fld_r,</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp; //BUS signals</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp;.</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp;.</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp;.</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp; );</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp; </span><span class="rvts895">// REGISTER : REG</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; parameter Reg_count = 4;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; // REGISTER : REG SIGNALS</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; wire &nbsp; &nbsp;Reg_decode[Reg_count-1 : 0]; &nbsp; &nbsp; &nbsp; &nbsp;// DECODE</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; wire &nbsp; &nbsp;[Reg_count-1 : 0]Reg_wr_valid; &nbsp; &nbsp; &nbsp;// WRITE VALID</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; wire &nbsp; &nbsp;[bus_width-1 : 0] Reg_rd_data[Reg_count-1 : 0]; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;// READ DATA</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; wire &nbsp; [Reg_address_width-1 : 0] Reg_offset[Reg_count-1 : 0]; &nbsp;// OFFSET</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; wor &nbsp; &nbsp; [bus_width-1 : 0] Reg_rd_data_wor;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; output [Reg_count-1 : 0] Reg_enb; &nbsp; &nbsp;// REGISTER ENABLE</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; // BUFFER SIGNAL FOR EACH FIELD</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; reg [31 : 0] Reg_fld_q[Reg_count-1 : 0] ; &nbsp; &nbsp; &nbsp;// FIELD : FLD</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; // READ DATA SIGNAL FOR EACH FIELD</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; output &nbsp;[Reg_count*32-1 : 0] Reg_fld_r ; &nbsp; &nbsp; &nbsp;// FIELD : FLD</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; //-----------------------------------------------------</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts14">&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp;</span><span class="rvts895"> generate</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; genvar Reg_i;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; for( Reg_i = 0; Reg_i &lt; Reg_count; Reg_i = Reg_i + 1)</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; begin : Reg_gen</span></p>
<p class="rvps2"><span class="rvts895">&nbsp;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; assign Reg_wr_valid[Reg_i] = Reg_decode[Reg_i] &amp;&amp; wr_stb;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; assign Reg_enb[Reg_i] &nbsp; &nbsp; &nbsp;= Reg_wr_valid[Reg_i];</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; assign Reg_offset[Reg_i] = block_offset+'h0 + Reg_i * 'h4;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; assign Reg_decode[Reg_i] = (address[Reg_address_width-1 : 0] &nbsp;== Reg_offset[Reg_i]) ? 1'b1 : 1'b0;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; always @(posedge clk)</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (!reset_l)</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg_fld_q[Reg_i] &lt;= 32'b00000000000000000000000011111111;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; //----------------------------------------------------------------------------</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // FIELD &nbsp;: FLD</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // HW ACCESS &nbsp;: &nbsp;READ-ONLY &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; WIDTH &nbsp;: &nbsp;32</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // SW ACCESS &nbsp;: &nbsp;READ-WRITE &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;OFFSET : &nbsp;0</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; //-----------------------------------------------------------------</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // DESCRIPTION &nbsp; : &nbsp;NA</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; //</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (Reg_wr_valid[Reg_i]) &nbsp; // FLD : SW Write</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg_fld_q[Reg_i] &lt;= ( wr_data[31 : 0] &amp; reg_enb[31 : 0] ) | (Reg_fld_q[Reg_i] &amp; (~reg_enb[31 : 0]));</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; //----------------------------------------------------------------------------</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end // always clk</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts895">&nbsp;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // ----------------------------------------------------------------</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // HW OUTPUT READ DATA FOR EACH FIELD</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; assign Reg_fld_r[(Reg_i) *32+31 : &nbsp;(Reg_i) *32 ] = &nbsp;Reg_fld_q[Reg_i] ; &nbsp; &nbsp;// Field : FLD</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // ----------------------------------------------------------------</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; assign Reg_rd_data[Reg_i] = Reg_decode[Reg_i] ? {Reg_fld_q[Reg_i]} : 32'b00000000000000000000000000000000;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; assign Reg_rd_data_wor = Reg_rd_data[Reg_i];</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; end //Reg_gen</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; endgenerate</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp; .</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp; .</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts14">endmodule</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><a name="Multi"></a><span class="rvts14"><br/></span></p>
<h3 class="rvps105"><span class="rvts0"><span class="rvts273">Multi-Dimensional Array</span></span></h3>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts260">Usage: </span><span class="rvts14">repeat=&lt;comma separated positive integer values&gt;</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<h2 class="rvps111"><span class="rvts0"><span class="rvts292">Example in IDS-Word</span></span></h2>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem808.png"></p>
<p class="rvps3"><span class="rvts14"><br/></span></p>
<p class="rvps3"><span class="rvts14"><br/></span></p>
<h2 class="rvps111"><span class="rvts0"><span class="rvts292">Example in IDS-Excel</span></span></h2>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem1154.png"></p>
<h4 class="rvps218"><span class="rvts0"><span class="rvts1184"><br/></span></span></h4>
<h4 class="rvps218"><span class="rvts0"><span class="rvts969">Example in SystemRDL</span></span></h4>
<p class="rvps2"><span class="rvts338"><br/></span></p>
<p class="rvps2"><span class="rvts356">addrmap block {</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; reg reg1 {</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; field {</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; hw = r;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; }fld[31:0] = 0x0ff;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; };</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; reg1 reg1[4][3][2] @0x0;</span></p>
<p class="rvps2"><span class="rvts356">};</span></p>
<h4 class="rvps218"><span class="rvts0"><span class="rvts1184"><br/></span></span></h4>
<h4 class="rvps218"><span class="rvts0"><span class="rvts1184"><br/></span></span></h4>
<h4 class="rvps218"><span class="rvts0"><span class="rvts1184">Verilog Output</span></span></h4>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">module Block_IDS(</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp; // REGISTER : REG PORT SIGNAL</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp; Reg_enb,</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp; Reg_fld_r,</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp; //AMBA signals</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp; .</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp; .</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp; .</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp; );</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp;</span><span class="rvts895"> // REGISTER : REG1</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; parameter Reg1count &nbsp; &nbsp; &nbsp; &nbsp; = 4;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; parameter Reg1address_width = addr_width;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; // REGISTER : REG2</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; parameter Reg2count &nbsp; &nbsp; &nbsp; &nbsp; = 3;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; parameter Reg2address_width = addr_width;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; // REGISTER : REG3</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; parameter Reg3count &nbsp; &nbsp; &nbsp; &nbsp; = 2;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; parameter Reg3address_width = addr_width;</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp;</span><span class="rvts895">&nbsp;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; //-----------------------------------------------------</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; // REGISTER : REG SIGNALS</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; wire &nbsp; &nbsp;Reg_decode[Reg1count-1 : 0][Reg2count-1 : 0][Reg3count-1 : 0]; &nbsp; &nbsp; &nbsp; &nbsp;// DECODE</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; wire &nbsp; &nbsp;[Reg1count*Reg2count*Reg3count-1 : 0]Reg_wr_valid; &nbsp; &nbsp; &nbsp;// WRITE VALID</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; wire &nbsp; &nbsp;[bus_width-1 : 0] Reg_rd_data[Reg1count-1 : 0][Reg2count-1 : 0][Reg3count-1 : 0]; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;// READ DATA</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; wire &nbsp; [Reg3address_width-1 : 0] Reg_offset[Reg1count-1 : 0][Reg2count-1 : 0][Reg3count-1 : 0]; &nbsp;// OFFSET</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; wor &nbsp; &nbsp; [bus_width-1 : 0] Reg_rd_data_wor;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; output [Reg1count*Reg2count*Reg3count-1 : 0] Reg_enb; &nbsp; &nbsp;// REGISTER ENABLE</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; // BUFFER SIGNAL FOR EACH FIELD</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; reg [31 : 0] Reg_fld_q[Reg1count-1 : 0][Reg2count-1 : 0][Reg3count-1 : 0] ; &nbsp; &nbsp; &nbsp;// FIELD : FLD</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; // READ DATA SIGNAL FOR EACH FIELD</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; output &nbsp;[Reg1count*Reg2count*Reg3count*32-1 : 0] Reg_fld_r ; &nbsp; &nbsp; &nbsp;// FIELD : FLD</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; //-----------------------------------------------------</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp;.</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp;.</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp;.</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp;.</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp;</span><span class="rvts895"> generate</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; genvar Reg1i;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; for( Reg1i = 0; Reg1i &lt; Reg1count; Reg1i = Reg1i + 1)</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; begin : Reg1gen</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; genvar Reg2i;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; for( Reg2i = 0; Reg2i &lt; Reg2count; Reg2i = Reg2i + 1)</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin : Reg2gen</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; genvar Reg3i;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; for( Reg3i = 0; Reg3i &lt; Reg3count; Reg3i = Reg3i + 1)</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin : Reg3gen &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; assign Reg_wr_valid[Reg1i * Reg2count * Reg3count + Reg2i * Reg3count + &nbsp;Reg3i] = Reg_decode[Reg1i][Reg2i][Reg3i] &amp;&amp; wr_stb;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; assign Reg_enb[Reg1i * Reg2count * Reg3count + Reg2i * Reg3count + &nbsp;Reg3i] &nbsp; &nbsp; &nbsp;= Reg_wr_valid[Reg1i * Reg2count * Reg3count + Reg2i * Reg3count + &nbsp;Reg3i];</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; assign Reg_offset[Reg1i][Reg2i][Reg3i] = block_offset+ + 'h0 + Reg1i * 'h18 + 'h0 + Reg2i * 'h8 + 'h0 + Reg3i * 'h4 + 'h0;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; assign Reg_decode[Reg1i][Reg2i][Reg3i] = (address[Reg3address_width-1 : 0] &nbsp;== Reg_offset[Reg1i][Reg2i][Reg3i]) ? 1'b1 : 1'b0;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts895"> always @(posedge clk)</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (!reset_l)</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg_fld_q[Reg1i][Reg2i][Reg3i] &lt;= 32'b00000000000000000000000011111111;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;if (Reg_wr_valid[Reg1i * Reg2count * Reg3count + Reg2i * Reg3count + &nbsp;Reg3i]) &nbsp; // FLD : SW Write</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg_fld_q[Reg1i][Reg2i][Reg3i] &lt;= ( wr_data[31 : 0] &amp; reg_enb[31 : 0] ) | (Reg_fld_q[Reg1i][Reg2i][Reg3i] &amp; (~reg_enb[31 : 0]));</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; //----------------------------------------------------------------------------</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end // always clk</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // ----------------------------------------------------------------</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // HW OUTPUT READ DATA FOR EACH FIELD</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; assign Reg_fld_r[(Reg1i * Reg2count * Reg3count + Reg2i * Reg3count + &nbsp;Reg3i) *32+31 : &nbsp;(Reg1i * Reg2count * Reg3count + Reg2i * Reg3count + &nbsp;Reg3i) *32 ] = &nbsp;Reg_fld_q[Reg1i][Reg2i][Reg3i] ; &nbsp; &nbsp;// Field : FLD</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // ----------------------------------------------------------------</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; assign Reg_rd_data[Reg1i][Reg2i][Reg3i] = Reg_decode[Reg1i][Reg2i][Reg3i] ? {Reg_fld_q[Reg1i][Reg2i][Reg3i]} : 32'b00000000000000000000000000000000;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; assign Reg_rd_data_wor = Reg_rd_data[Reg1i][Reg2i][Reg3i];</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end //Reg3gen</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end //Reg2gen</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; &nbsp; &nbsp; end //Reg1gen</span></p>
<p class="rvps2"><span class="rvts895">&nbsp; &nbsp; endgenerate</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp; .</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp; .</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp; .</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts14">endmodule</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><a name="Packed_array"></a><span class="rvts396">Packed Array in RTL:</span></p>
<p class="rvps2"><span class="rvts32"><br/></span></p>
<p class="rvps2"><span class="rvts32">With the help of -rtl_array "pack" switch in command line, we can make the signals (input, output or wire) in the packed array form. It is supported through command line from the top and is supported for RTL output. It gives us the multi-dimensional packed array in RTL output ans it also support for</span><span class="rvts73"> </span><span class="rvts72">the top_property named rtl_pack_array=true for packed array. Fixed packed arrays in case of hw=w and sw=r.</span></p>
<p class="rvps2"><span class="rvts398"><br/></span></p>
<p class="rvps2"><span class="rvts63">SystemRDL Input :</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts397">property chip{type=boolean; component=addrmap;};</span></p>
<p class="rvps2"><span class="rvts397">addrmap block{</span></p>
<p class="rvps2"><span class="rvts397">regfile sec1{</span></p>
<p class="rvps2"><span class="rvts397">regfile sec2{</span></p>
<p class="rvps2"><span class="rvts397">reg regB{</span></p>
<p class="rvps2"><span class="rvts397">regwidth=32;</span></p>
<p class="rvps2"><span class="rvts397">field{sw=rw;hw=rw;fieldwidth=32;}f1;</span></p>
<p class="rvps2"><span class="rvts397">};</span></p>
<p class="rvps2"><span class="rvts397">regB regB[4];</span></p>
<p class="rvps2"><span class="rvts397">};</span></p>
<p class="rvps2"><span class="rvts397">sec2 s2[5];</span></p>
<p class="rvps2"><span class="rvts397">};</span></p>
<p class="rvps2"><span class="rvts397">sec1 s1[2];</span></p>
<p class="rvps2"><span class="rvts397">};</span></p>
<p class="rvps2"><span class="rvts397">addrmap chip1{</span></p>
<p class="rvps2"><span class="rvts397">chip=true;</span></p>
<p class="rvps2"><span class="rvts397">block block1[2];</span></p>
<p class="rvps2"><span class="rvts397">};</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts63">IDS-NG Input:</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 645px; height : 499px;" src="lib/NewItem4583.png"></p>
<p class="rvps3"><img alt="" style="width : 632px; height : 42px;" src="lib/NewItem4582.png"></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts63">IDSExcel Input:</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 624px; height : 226px;" src="lib/NewItem4581.png"></p>
<p class="rvps2"><span class="rvts460"><br/></span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts63">Command Line used:</span></p>
<p class="rvps2"><span class="rvts63"><br/></span></p>
<p class="rvps2"><span class="rvts1189">idsbatch test.rdl -out verilog -bus apb -dir out </span><span class="rvts1190">-rtl_array “pack”</span><span class="rvts1189"> -if -preserve</span></p>
<p class="rvps2"><span class="rvts72">or we can generate packed array as</span><span class="rvts397">&nbsp;</span><span class="rvts73">&nbsp;</span></p>
<p class="rvps2"><span class="rvts1189">idsbatch test.rdl -out verilog -bus apb -dir out </span><span class="rvts1190">-top_property "rtl_pack_array=true"</span><span class="rvts1189"> -if -preserve</span></p>
<p class="rvps2"><span class="rvts460"><br/></span></p>
<p class="rvps2"><span class="rvts63">RTL Output:</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts1191">block1.v</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts1049">.</span></p>
<p class="rvps2"><span class="rvts1049">. .</span></p>
<p class="rvps2"><span class="rvts1049">. . .</span></p>
<p class="rvps2"><span class="rvts397">// SECTION : S1</span></p>
<p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;parameter s1_count = 2;</span></p>
<p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;// SECTION : S2</span></p>
<p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;parameter s2_count = 5;</span></p>
<p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;// REGISTER : REGB</span></p>
<p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;parameter s2_regB_count = 4;</span></p>
<p class="rvps2"><span class="rvts1049">.</span></p>
<p class="rvps2"><span class="rvts1049">. .</span></p>
<p class="rvps2"><span class="rvts1049">. . .</span></p>
<p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;wire [bus_width-1 : 0] s2_regB_rd_data[s1_count-1 : 0][s2_count-1 : 0][s2_regB_count-1 : 0];&nbsp; &nbsp; &nbsp; &nbsp; // Read Data</span></p>
<p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;output [s1_count*s2_count*s2_regB_count-1 : 0]s2_regB_enb; // REGISTER ENABLE</span></p>
<p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts403">reg [s1_count-1 : 0][s2_count-1 : 0][s2_regB_count-1 : 0] [32-1 : 0] s2_regB_f1_q;</span><span class="rvts473"> // FIELD : f1</span></p>
<p class="rvps2"><span class="rvts403">&nbsp;&nbsp;&nbsp;&nbsp;input [s1_count -1 : 0 ][s2_count -1 : 0 ][s2_regB_count-1 : 0][32 - 1 : 0] s2_regB_f1_in;</span></p>
<p class="rvps2"><span class="rvts403">&nbsp;&nbsp;&nbsp;&nbsp;input [s1_count -1 : 0 ][s2_count -1 : 0 ][s2_regB_count-1 : 0]s2_regB_f1_in_enb;</span></p>
<p class="rvps2"><span class="rvts403">&nbsp;&nbsp;&nbsp;&nbsp;output [s1_count-1 : 0][s2_count-1 : 0][s2_regB_count-1 : 0][32 - 1 : 0] s2_regB_f1_r;</span></p>
<p class="rvps2"><span class="rvts397">.</span></p>
<p class="rvps2"><span class="rvts397">. .</span></p>
<p class="rvps2"><span class="rvts397">. . .&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts397">&nbsp;begin&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts397">&nbsp;&nbsp;if (s2_regB_f1_in_enb</span><span class="rvts403">[s1_i][s2_i][s2_regB_i])</span><span class="rvts397"> //f1 : HW Write</span></p>
<p class="rvps2"><span class="rvts397">&nbsp;begin</span></p>
<p class="rvps2"><span class="rvts397">&nbsp;&nbsp;s2_regB_f1_q[s1_i][s2_i][s2_regB_i] &lt;= s2_regB_f1_in</span><span class="rvts403">[s1_i][s2_i][s2_regB_i]</span><span class="rvts397">;</span></p>
<p class="rvps2"><span class="rvts397">&nbsp;end</span></p>
<p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;else</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts397">assign s2_regB_f1_r[s1_i][s2_i][s2_regB_i]=s2_regB_f1_q</span><span class="rvts403">[s1_i][s2_i][s2_regB_i]</span><span class="rvts397">; // Field : F1</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts1191">chip1.v</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;// REGISTER&nbsp; : REGB SIGNALS</span></p>
<p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;output [block1_count*block1_idss1_count*block1_idss2_count*block1_idss2_regB_count-1 : 0]block1_idss2_regB_enb; // REGISTER ENABLE</span></p>
<p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;input </span><span class="rvts403">[block1_count -1 : 0 ][block1_idss1_count -1 : 0 ][block1_idss2_count -1 : 0 ][block1_idss2_regB_count-1 : 0][32 - 1 : 0]</span><span class="rvts397"> block1_idss2_regB_f1_in;</span></p>
<p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;input </span><span class="rvts403">[block1_count -1 : 0 ][block1_idss1_count -1 : 0 ][block1_idss2_count -1 : 0 ][block1_idss2_regB_count-1 : 0]</span><span class="rvts397">block1_idss2_regB_f1_in_enb;</span></p>
<p class="rvps2"><span class="rvts397">&nbsp;&nbsp;&nbsp;&nbsp;output </span><span class="rvts403">[block1_count-1 : 0][block1_idss1_count-1 : 0][block1_idss2_count-1 : 0][block1_idss2_regB_count-1 : 0][32 - 1 : 0]</span><span class="rvts397"> block1_idss2_regB_f1_r;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts14"></span><span class="rvts6"></span></p>
<p class="rvps5" style="clear: both;"><span class="rvts12">Created with the Personal Edition of HelpNDoc: </span><a class="rvts13" href="https://www.helpndoc.com">Easy EBook and documentation generator</a></p>

            </div>
            
            <div id="topic_footer"><div id="topic_footer_content">&copy; 2007 - 2023 Agnisys&reg; Inc. All Rights Reserved.                                         https://www.agnisys.com/submit-feedback/                 </div></div>
        </div>  <!-- /#topic-content -->
    </article>

    <footer></footer>

  </div>  <!-- /#main -->

  <div class="mask" data-toggle="sm-nav-expanded"></div>
  
  <!-- Modal -->
  <div class="modal fade" id="hndModal" tabindex="-1" role="dialog" aria-labelledby="hndModalLabel">
    <div class="modal-dialog" role="document">
      <div class="modal-content">
        <div class="modal-header">
          <button type="button" class="close" data-dismiss="modal" aria-label="Close"><span aria-hidden="true">&times;</span></button>
          <h4 class="modal-title" id="hndModalLabel"></h4>
        </div>
        <div class="modal-body">
        </div>
        <div class="modal-footer">
          <button type="button" class="btn btn-primary modal-btn-close" data-dismiss="modal">Close</button>
        </div>
      </div>
    </div>
  </div>

  <!-- Splitter -->
  <div id="hnd-splitter" style="left: 350px"></div>  

  <!-- Scripts -->
  <script src="vendors/jquery-3.5.1/jquery.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/bootstrap.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/ie10-viewport-bug-workaround.js"></script>
  <script src="vendors/markjs-8.11.1/jquery.mark.min.js"></script>
  <script src="vendors/uri-1.19.11/uri.min.js"></script>
  <script src="vendors/imageMapResizer-1.0.10/imageMapResizer.min.js"></script>
  <script src="vendors/headroom-0.11.0/headroom.min.js"></script>
  <script src="vendors/jstree-3.3.10/jstree.min.js"></script>  
  <script src="vendors/interactjs-1.9.22/interact.min.js"></script>  

  <!-- HelpNDoc scripts -->
  <script src="js/polyfill.object.min.js"></script>
  <script src="_translations.js"></script>
  <script src="js/hndsd.min.js"></script>
  <script src="js/hndse.min.js"></script>
  <script src="js/app.min.js"></script>

  <!-- Init script -->
  <script>
    $(function() {
      // Create the app
      var app = new Hnd.App({
        searchEngineMinChars: 3
      });
      // Update translations
      hnd_ut(app);
	  // Instanciate imageMapResizer
	  imageMapResize();
	  // Custom JS
	  
      // Boot the app
      app.Boot();
    });
  </script>



</body>

</html>

