0.7
2020.2
May  7 2023
15:10:42
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer18_out.v,1712785736,systemVerilog,,,,AESL_axi_s_layer18_out,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/AESL_axi_s_y0_input.v,1712785736,systemVerilog,,,,AESL_axi_s_y0_input,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/AESL_axi_s_y_profile_input.v,1712785736,systemVerilog,,,,AESL_axi_s_y_profile_input,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/AESL_deadlock_detection_unit.v,1712785736,systemVerilog,,,,AESL_deadlock_detect_unit,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/AESL_deadlock_detector.v,1712785737,systemVerilog,,,,AESL_deadlock_detector,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v,1712785737,systemVerilog,,,,AESL_deadlock_idx0_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v,1712785737,systemVerilog,,,,AESL_deadlock_kernel_monitor_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/AESL_deadlock_report_unit.v,1712785736,systemVerilog,,,,AESL_deadlock_report_unit,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/AESL_fifo.v,1712785736,systemVerilog,,,,fifo,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/csv_file_dump.svh,1712785737,verilog,,,,,,,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/dataflow_monitor.sv,1712785737,systemVerilog,/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/df_fifo_interface.svh;/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/df_process_interface.svh;/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/nodf_module_interface.svh;/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/upc_loop_interface.svh,,/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/dump_file_agent.svh;/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/csv_file_dump.svh;/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/sample_agent.svh;/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/loop_sample_agent.svh;/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/sample_manager.svh;/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/nodf_module_interface.svh;/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/nodf_module_monitor.svh;/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/df_fifo_interface.svh;/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/df_fifo_monitor.svh;/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/df_process_interface.svh;/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/df_process_monitor.svh;/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/upc_loop_interface.svh;/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/df_fifo_interface.svh,1712785737,verilog,,,,df_fifo_intf,,,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/df_fifo_monitor.svh,1712785737,verilog,,,,,,,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/df_process_interface.svh,1712785737,verilog,,,,df_process_intf,,,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/df_process_monitor.svh,1712785737,verilog,,,,,,,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/dump_file_agent.svh,1712785737,verilog,,,,,,,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/fifo_para.vh,1712785737,verilog,,,,,,,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/loop_sample_agent.svh,1712785737,verilog,,,,,,,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject.autotb.v,1712785737,systemVerilog,,,/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/fifo_para.vh,apatb_myproject_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject.v,1712556243,systemVerilog,,,,myproject,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_3u_config2_s.v,1712556240,systemVerilog,,,,myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_3u_config2_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s.v,1712556241,systemVerilog,,,,myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_25u_config12_s.v,1712556242,systemVerilog,,,,myproject_concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_25u_config12_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_25u_config12_s_out_data_RqcK.v,1712556242,systemVerilog,,,,myproject_concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_25u_config12_s_out_data_RqcK,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1.v,1712556242,systemVerilog,,,,myproject_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_3u_config2_s.v,1712556240,systemVerilog,,,,myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_3u_config2_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config6_s.v,1712556242,systemVerilog,,,,myproject_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config6_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_dense_array_ap_fixed_25u_array_ap_fixed_16_6_5_3_0_4u_config13_s.v,1712556242,systemVerilog,,,,myproject_dense_array_ap_fixed_25u_array_ap_fixed_16_6_5_3_0_4u_config13_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_dense_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_1u_config16_s.v,1712556243,systemVerilog,,,,myproject_dense_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_1u_config16_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.v,1712556240,systemVerilog,,,,myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s.v,1712556241,systemVerilog,,,,myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_fifo_w16_d150_A.v,1712556243,systemVerilog,,,,myproject_fifo_w16_d150_A;myproject_fifo_w16_d150_A_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_fifo_w16_d1_S.v,1712556243,systemVerilog,,,,myproject_fifo_w16_d1_S;myproject_fifo_w16_d1_S_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_fifo_w400_d1_S.v,1712556243,systemVerilog,,,,myproject_fifo_w400_d1_S;myproject_fifo_w400_d1_S_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_fifo_w48_d104_A.v,1712556243,systemVerilog,,,,myproject_fifo_w48_d104_A;myproject_fifo_w48_d104_A_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_fifo_w48_d24_A.v,1712556243,systemVerilog,,,,myproject_fifo_w48_d24_A;myproject_fifo_w48_d24_A_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_fifo_w48_d48_A.v,1712556243,systemVerilog,,,,myproject_fifo_w48_d48_A;myproject_fifo_w48_d48_A_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_fifo_w64_d1_S.v,1712556243,systemVerilog,,,,myproject_fifo_w64_d1_S;myproject_fifo_w64_d1_S_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_fifo_w64_d24_A.v,1712556243,systemVerilog,,,,myproject_fifo_w64_d24_A;myproject_fifo_w64_d24_A_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_fifo_w64_d6_S.v,1712556243,systemVerilog,,,,myproject_fifo_w64_d6_S;myproject_fifo_w64_d6_S_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_fifo_w72_d104_A.v,1712556243,systemVerilog,,,,myproject_fifo_w72_d104_A;myproject_fifo_w72_d104_A_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_fifo_w96_d1_S.v,1712556243,systemVerilog,,,,myproject_fifo_w96_d1_S;myproject_fifo_w96_d1_S_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_fifo_w96_d24_A.v,1712556243,systemVerilog,,,,myproject_fifo_w96_d24_A;myproject_fifo_w96_d24_A_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_flow_control_loop_pipe.v,1712556244,systemVerilog,,,,myproject_flow_control_loop_pipe,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_flow_control_loop_pipe_sequential_init.v,1712556244,systemVerilog,,,,myproject_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_mul_16s_10ns_26_1_1.v,1712556241,systemVerilog,,,,myproject_mul_16s_10ns_26_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_mul_16s_10s_26_1_1.v,1712556241,systemVerilog,,,,myproject_mul_16s_10s_26_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_mul_16s_11ns_27_1_1.v,1712556241,systemVerilog,,,,myproject_mul_16s_11ns_27_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_mul_16s_11s_27_1_1.v,1712556241,systemVerilog,,,,myproject_mul_16s_11s_27_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_mul_16s_12ns_28_1_1.v,1712556241,systemVerilog,,,,myproject_mul_16s_12ns_28_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_mul_16s_12s_28_1_1.v,1712556241,systemVerilog,,,,myproject_mul_16s_12s_28_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_mul_16s_13ns_29_1_1.v,1712556241,systemVerilog,,,,myproject_mul_16s_13ns_29_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_mul_16s_13s_29_1_1.v,1712556241,systemVerilog,,,,myproject_mul_16s_13s_29_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_mul_16s_14ns_30_1_1.v,1712556241,systemVerilog,,,,myproject_mul_16s_14ns_30_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_mul_16s_14s_30_1_1.v,1712556241,systemVerilog,,,,myproject_mul_16s_14s_30_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_mul_16s_15ns_31_1_1.v,1712556241,systemVerilog,,,,myproject_mul_16s_15ns_31_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_mul_16s_15s_31_1_1.v,1712556241,systemVerilog,,,,myproject_mul_16s_15s_31_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_mul_16s_16ns_31_1_1.v,1712556241,systemVerilog,,,,myproject_mul_16s_16ns_31_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_mul_16s_16s_31_1_1.v,1712556241,systemVerilog,,,,myproject_mul_16s_16s_31_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_mul_16s_17ns_31_1_1.v,1712556242,systemVerilog,,,,myproject_mul_16s_17ns_31_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_mul_16s_17s_31_1_1.v,1712556242,systemVerilog,,,,myproject_mul_16s_17s_31_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_mul_16s_5ns_21_1_1.v,1712556240,systemVerilog,,,,myproject_mul_16s_5ns_21_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_mul_16s_5s_21_1_1.v,1712556240,systemVerilog,,,,myproject_mul_16s_5s_21_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_mul_16s_7s_23_1_1.v,1712556241,systemVerilog,,,,myproject_mul_16s_7s_23_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_mul_16s_9ns_25_1_1.v,1712556241,systemVerilog,,,,myproject_mul_16s_9ns_25_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_mul_24ns_18ns_37_1_1.v,1712556243,systemVerilog,,,,myproject_mul_24ns_18ns_37_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_mul_24ns_18s_37_1_1.v,1712556243,systemVerilog,,,,myproject_mul_24ns_18s_37_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_pooling2d_cl_array_ap_ufixed_3u_array_ap_fixed_16_6_5_3_0_3u_config5_s.v,1712556240,systemVerilog,,,,myproject_pooling2d_cl_array_ap_ufixed_3u_array_ap_fixed_16_6_5_3_0_3u_config5_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_pooling2d_cl_array_ap_ufixed_3u_array_ap_fixed_16_6_5_3_0_3u_config5_s_void_pdEe.v,1712556240,systemVerilog,,,,myproject_pooling2d_cl_array_ap_ufixed_3u_array_ap_fixed_16_6_5_3_0_3u_config5_s_void_pdEe;myproject_pooling2d_cl_array_ap_ufixed_3u_array_ap_fixed_16_6_5_3_0_3u_config5_s_void_pdEe_core,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.v,1712556242,systemVerilog,,,,myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_void_pmb6.v,1712556242,systemVerilog,,,,myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_void_pmb6;myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_void_pmb6_core,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_regslice_both.v,1712556244,systemVerilog,,,,myproject_regslice_both;myproject_regslice_both_w1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_relu_array_ap_fixed_3u_array_ap_ufixed_24_8_4_0_0_3u_relu_config4_s.v,1712556240,systemVerilog,,,,myproject_relu_array_ap_fixed_3u_array_ap_ufixed_24_8_4_0_0_3u_relu_config4_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_relu_array_ap_fixed_4u_array_ap_ufixed_24_8_4_0_0_4u_relu_config15_s.v,1712556243,systemVerilog,,,,myproject_relu_array_ap_fixed_4u_array_ap_ufixed_24_8_4_0_0_4u_relu_config15_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_relu_array_ap_fixed_4u_array_ap_ufixed_24_8_4_0_0_4u_relu_config8_s.v,1712556242,systemVerilog,,,,myproject_relu_array_ap_fixed_4u_array_ap_ufixed_24_8_4_0_0_4u_relu_config8_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.v,1712556240,systemVerilog,,,,myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.v,1712556240,systemVerilog,,,,myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb;myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config6_s.v,1712556241,systemVerilog,,,,myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config6_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config6_s_p_ZZN4nnet25conv_2d_g8j.v,1712556241,systemVerilog,,,,myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config6_s_p_ZZN4nnet25conv_2d_g8j;myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config6_s_p_ZZN4nnet25conv_2d_g8j_core,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_s.v,1712556243,systemVerilog,,,,myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_s_sigmoid_table_Rsc4.v,1712556243,systemVerilog,,,,myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_s_sigmoid_table_Rsc4,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_start_for_concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_25u_config12_U0.v,1712556243,systemVerilog,,,,myproject_start_for_concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_25u_config12_U0;myproject_start_for_concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_25u_config12_U0_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_3u_config2_U0.v,1712556243,systemVerilog,,,,myproject_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_3u_config2_U0;myproject_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_3u_config2_U0_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config6_U0.v,1712556243,systemVerilog,,,,myproject_start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config6_U0;myproject_start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_start_for_dense_array_ap_fixed_25u_array_ap_fixed_16_6_5_3_0_4u_config13_U0.v,1712556243,systemVerilog,,,,myproject_start_for_dense_array_ap_fixed_25u_array_ap_fixed_16_6_5_3_0_4u_config13_U0;myproject_start_for_dense_array_ap_fixed_25u_array_ap_fixed_16_6_5_3_0_4u_config13_U0_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_start_for_dense_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_1u_config16_U0.v,1712556243,systemVerilog,,,,myproject_start_for_dense_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_1u_config16_U0;myproject_start_for_dense_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_1u_config16_U0_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_start_for_pooling2d_cl_array_ap_ufixed_3u_array_ap_fixed_16_6_5_3_0_3u_configtde.v,1712556243,systemVerilog,,,,myproject_start_for_pooling2d_cl_array_ap_ufixed_3u_array_ap_fixed_16_6_5_3_0_3u_configtde;myproject_start_for_pooling2d_cl_array_ap_ufixed_3u_array_ap_fixed_16_6_5_3_0_3u_configtde_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configvdy.v,1712556243,systemVerilog,,,,myproject_start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configvdy;myproject_start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configvdy_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_start_for_relu_array_ap_fixed_3u_array_ap_ufixed_24_8_4_0_0_3u_relu_config4_U0.v,1712556243,systemVerilog,,,,myproject_start_for_relu_array_ap_fixed_3u_array_ap_ufixed_24_8_4_0_0_3u_relu_config4_U0;myproject_start_for_relu_array_ap_fixed_3u_array_ap_ufixed_24_8_4_0_0_3u_relu_config4_U0_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_24_8_4_0_0_4u_relu_config15_U0.v,1712556243,systemVerilog,,,,myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_24_8_4_0_0_4u_relu_config15_U0;myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_24_8_4_0_0_4u_relu_config15_U0_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_24_8_4_0_0_4u_relu_config8_U0.v,1712556243,systemVerilog,,,,myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_24_8_4_0_0_4u_relu_config8_U0;myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_24_8_4_0_0_4u_relu_config8_U0_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_U0.v,1712556243,systemVerilog,,,,myproject_start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_U0;myproject_start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_U0_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_start_for_zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config2udo.v,1712556243,systemVerilog,,,,myproject_start_for_zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config2udo;myproject_start_for_zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config2udo_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_s.v,1712556240,systemVerilog,,,,myproject_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config20_s.v,1712556241,systemVerilog,,,,myproject_zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config20_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_1u_config19_Pipeline_PadMain.v,1712556240,systemVerilog,,,,myproject_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_1u_config19_Pipeline_PadMain,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_1u_config19_Pipeline_PadTopWidth.v,1712556240,systemVerilog,,,,myproject_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_1u_config19_Pipeline_PadTopWidth,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config20_Pipeline_PadMain.v,1712556241,systemVerilog,,,,myproject_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config20_Pipeline_PadMain,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config20_Pipeline_PadTopWidth.v,1712556241,systemVerilog,,,,myproject_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config20_Pipeline_PadTopWidth,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_zeropad2d_cl_array_array_ap_fixed_1u_config19_Pipeline_PadBottomWidth.v,1712556240,systemVerilog,,,,myproject_zeropad2d_cl_array_array_ap_fixed_1u_config19_Pipeline_PadBottomWidth,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/myproject_zeropad2d_cl_array_array_ap_fixed_3u_config20_Pipeline_PadBottomWidth.v,1712556241,systemVerilog,,,,myproject_zeropad2d_cl_array_array_ap_fixed_3u_config20_Pipeline_PadBottomWidth,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/nodf_module_interface.svh,1712785737,verilog,,,,nodf_module_intf,,,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/nodf_module_monitor.svh,1712785737,verilog,,,,,,,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/sample_agent.svh,1712785737,verilog,,,,,,,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/sample_manager.svh,1712785737,verilog,,,,,,,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/upc_loop_interface.svh,1712785737,verilog,,,,upc_loop_intf,,,,,,,,
/u1/hjia625/conifer/pruned_cnn/myproject_prj/solution1/sim/verilog/upc_loop_monitor.svh,1712785737,verilog,,,,,,,,,,,,
