<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   xhwicap_l.h File Reference
</title>
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">
<!-- Generated by Doxygen 1.4.5 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="annotated.html"><span>Classes</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
  </ul></div>
<h1>xhwicap_l.h File Reference</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
This header file contains identifiers and basic driver functions (or macros) that can be used to access the device. Other driver functions are defined in xhwicap.h.<p>
<pre>
 MODIFICATION HISTORY:</pre><p>
<pre> Ver   Who  Date     Changes
 ----- ---- -------- -------------------------------------------------------
 2.00a sv   09/28/07 First release for the FIFO mode
 3.00a sv   11/28/08 Added Abort bit definition in the Control Register
		      Removed XHI_WFO_MAX_VACANCY and XHI_RFO_MAX_OCCUPANCY
		      definitions.
 3.01a sv   10/21/09 Corrected the IDCODE definitions for some of the
                     V5 FX parts.
 4.00a hvm  11/30/09 Added support for V6 and updated with HAL phase 1
		      modifications
 5.00a hvm  02/04/10 Added S6 Support
 5.03a hvm  15/4/11  Updated with V6 CXT device definitions.
 6.00a hvm  08/01/11 Updated with K7 device Ids.
 7.00a bss  03/14/12 Added EOS mask and Hang mask CR CR 637538
		      Added Virtex 7 and Zynq Idcodes - CR 647140, CR 643295</pre><p>
<pre> 8.00a bss  06/20/12 Deleted Hang mask definition as per CR 656162
 9.0   bss  02/20/14 Added Kintex 8 and Virtex72000T device Idcodes.</pre><p>
<pre> </pre> 
<p>
<code>#include &lt;xil_types.h&gt;</code><br>
<code>#include &lt;xil_assert.h&gt;</code><br>
<code>#include &quot;xil_io.h&quot;</code><br>
<code>#include &quot;xhwicap_family.h&quot;</code><br>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Register Map</h2></td></tr>
<tr><td colspan="2">Register offsets for the <a class="el" href="struct_x_hw_icap.html">XHwIcap</a> device. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#9fa1b11a027b3aa39e81c3c55d4419fb">XHI_GIER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x1C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#c690a5b77ce4704c62c5b4484fd9dc5a">XHI_IPISR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#56fed6552fe1e0e9c933339a9056f00d">XHI_IPIER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x28</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#6d4ef3c051e3dd5ce62912b6f65730e1">XHI_WF_OFFSET</a>&nbsp;&nbsp;&nbsp;0x100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#4a306dfe22e455cc18ce8f230b2a48ce">XHI_RF_OFFSET</a>&nbsp;&nbsp;&nbsp;0x104</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#fa071ab9833341305209852867788984">XHI_SZ_OFFSET</a>&nbsp;&nbsp;&nbsp;0x108</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#45c251d3c7b753c4f6d0f85d623281d5">XHI_CR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x10C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#9455ad393136ad4e7d6c8ba45f8687d9">XHI_SR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x110</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#ea45f5f544ba2f25d9133215960adcea">XHI_WFV_OFFSET</a>&nbsp;&nbsp;&nbsp;0x114</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#a69dd6529cc2bb6e9ae0f4b69837a7ad">XHI_RFO_OFFSET</a>&nbsp;&nbsp;&nbsp;0x118</td></tr>

<tr><td colspan="2"><br><h2>Device Global Interrupt Enable Register (GIER) bit definitions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#192ffce1954391085a3606564e8f56d4">XHI_GIER_GIE_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>

<tr><td colspan="2"><br><h2>HwIcap Device Interrupt Status/Enable Registers</h2></td></tr>
<tr><td colspan="2"><b> Interrupt Status Register (IPISR) </b><p>
This register holds the interrupt status flags for the device. These bits are toggle on write.<p>
<b> Interrupt Enable Register (IPIER) </b><p>
This register is used to enable interrupt sources for the device. Writing a '1' to a bit in this register enables the corresponding Interrupt. Writing a '0' to a bit in this register disables the corresponding Interrupt.<p>
IPISR/IPIER registers have the same bit definitions and are only defined once. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#523f146cb01e5bc2c0cb4faafd232a21">XHI_IPIXR_RFULL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#cfd0f3f556b46159c81e2cedb35d66c6">XHI_IPIXR_WEMPTY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#5b69e4bb1a7d3c707d16fab0c5463b8f">XHI_IPIXR_RDP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#b78bd03260c6eb1ae3da36d992c98076">XHI_IPIXR_WRP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#65ccf2adb8311453fe3adef36199c5d7">XHI_IPIXR_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000F</td></tr>

<tr><td colspan="2"><br><h2>Control Register (CR)</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#9a1b8892a829271c47027e4012a84b76">XHI_CR_SW_ABORT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#2b12c18189d8577b44ceff56d642a39f">XHI_CR_SW_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#ff2ad38a03fb993f3f126357d9939b9d">XHI_CR_FIFO_CLR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#7df456d869dd2abd4441d71e3d7baf95">XHI_CR_READ_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#d3e7b2ac471a83ad393f32ad2204afa9">XHI_CR_WRITE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td colspan="2"><br><h2>Status Register (SR)</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#b8a5b2237d46ef763ad0aa249fb87beb">XHI_SR_CFGERR_N_MASK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#e2777f03369f3c9f84f0e87990260c8b">XHI_SR_DALIGN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#f1d96840fd915898cbe32967f52a5de9">XHI_SR_RIP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#36dff6ee1a92ce7a5c88bf6e53122e36">XHI_SR_IN_ABORT_N_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#cdc3ebeb2044c7e4ca17559923af5146">XHI_SR_DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#2eb862e5d8122b599d7f393267c244a1">XHI_SR_EOS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#d04bd26fd00b7aacb15ef70d76f4a695">XHwIcap_ReadReg</a>(BaseAddress, RegOffset)&nbsp;&nbsp;&nbsp;XHwIcap_In32((BaseAddress) + (RegOffset))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__l_8h.html#ed63810a91b8ef9a4f7f670a688c8cf8">XHwIcap_WriteReg</a>(BaseAddress, RegOffset, RegisterValue)&nbsp;&nbsp;&nbsp;XHwIcap_Out32((BaseAddress) + (RegOffset), (RegisterValue))</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="ff2ad38a03fb993f3f126357d9939b9d"></a><!-- doxytag: member="xhwicap_l.h::XHI_CR_FIFO_CLR_MASK" ref="ff2ad38a03fb993f3f126357d9939b9d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XHI_CR_FIFO_CLR_MASK&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
FIFO Clear Mask     </td>
  </tr>
</table>
<a class="anchor" name="45c251d3c7b753c4f6d0f85d623281d5"></a><!-- doxytag: member="xhwicap_l.h::XHI_CR_OFFSET" ref="45c251d3c7b753c4f6d0f85d623281d5" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XHI_CR_OFFSET&nbsp;&nbsp;&nbsp;0x10C          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Control Register     </td>
  </tr>
</table>
<a class="anchor" name="7df456d869dd2abd4441d71e3d7baf95"></a><!-- doxytag: member="xhwicap_l.h::XHI_CR_READ_MASK" ref="7df456d869dd2abd4441d71e3d7baf95" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XHI_CR_READ_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read from ICAP to FIFO     </td>
  </tr>
</table>
<a class="anchor" name="9a1b8892a829271c47027e4012a84b76"></a><!-- doxytag: member="xhwicap_l.h::XHI_CR_SW_ABORT_MASK" ref="9a1b8892a829271c47027e4012a84b76" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XHI_CR_SW_ABORT_MASK&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Abort current ICAP Read/Write     </td>
  </tr>
</table>
<a class="anchor" name="2b12c18189d8577b44ceff56d642a39f"></a><!-- doxytag: member="xhwicap_l.h::XHI_CR_SW_RESET_MASK" ref="2b12c18189d8577b44ceff56d642a39f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XHI_CR_SW_RESET_MASK&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
SW Reset Mask     </td>
  </tr>
</table>
<a class="anchor" name="d3e7b2ac471a83ad393f32ad2204afa9"></a><!-- doxytag: member="xhwicap_l.h::XHI_CR_WRITE_MASK" ref="d3e7b2ac471a83ad393f32ad2204afa9" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XHI_CR_WRITE_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Write from FIFO to ICAP     </td>
  </tr>
</table>
<a class="anchor" name="192ffce1954391085a3606564e8f56d4"></a><!-- doxytag: member="xhwicap_l.h::XHI_GIER_GIE_MASK" ref="192ffce1954391085a3606564e8f56d4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XHI_GIER_GIE_MASK&nbsp;&nbsp;&nbsp;0x80000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Global Interrupt enable Mask     </td>
  </tr>
</table>
<a class="anchor" name="9fa1b11a027b3aa39e81c3c55d4419fb"></a><!-- doxytag: member="xhwicap_l.h::XHI_GIER_OFFSET" ref="9fa1b11a027b3aa39e81c3c55d4419fb" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XHI_GIER_OFFSET&nbsp;&nbsp;&nbsp;0x1C          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device Global Interrupt Enable Reg     </td>
  </tr>
</table>
<a class="anchor" name="56fed6552fe1e0e9c933339a9056f00d"></a><!-- doxytag: member="xhwicap_l.h::XHI_IPIER_OFFSET" ref="56fed6552fe1e0e9c933339a9056f00d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XHI_IPIER_OFFSET&nbsp;&nbsp;&nbsp;0x28          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interrupt Enable Register     </td>
  </tr>
</table>
<a class="anchor" name="c690a5b77ce4704c62c5b4484fd9dc5a"></a><!-- doxytag: member="xhwicap_l.h::XHI_IPISR_OFFSET" ref="c690a5b77ce4704c62c5b4484fd9dc5a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XHI_IPISR_OFFSET&nbsp;&nbsp;&nbsp;0x20          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interrupt Status Register     </td>
  </tr>
</table>
<a class="anchor" name="65ccf2adb8311453fe3adef36199c5d7"></a><!-- doxytag: member="xhwicap_l.h::XHI_IPIXR_ALL_MASK" ref="65ccf2adb8311453fe3adef36199c5d7" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XHI_IPIXR_ALL_MASK&nbsp;&nbsp;&nbsp;0x0000000F          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Mask of all interrupts     </td>
  </tr>
</table>
<a class="anchor" name="5b69e4bb1a7d3c707d16fab0c5463b8f"></a><!-- doxytag: member="xhwicap_l.h::XHI_IPIXR_RDP_MASK" ref="5b69e4bb1a7d3c707d16fab0c5463b8f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XHI_IPIXR_RDP_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read FIFO half full     </td>
  </tr>
</table>
<a class="anchor" name="523f146cb01e5bc2c0cb4faafd232a21"></a><!-- doxytag: member="xhwicap_l.h::XHI_IPIXR_RFULL_MASK" ref="523f146cb01e5bc2c0cb4faafd232a21" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XHI_IPIXR_RFULL_MASK&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read FIFO Full     </td>
  </tr>
</table>
<a class="anchor" name="cfd0f3f556b46159c81e2cedb35d66c6"></a><!-- doxytag: member="xhwicap_l.h::XHI_IPIXR_WEMPTY_MASK" ref="cfd0f3f556b46159c81e2cedb35d66c6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XHI_IPIXR_WEMPTY_MASK&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Write FIFO Empty     </td>
  </tr>
</table>
<a class="anchor" name="b78bd03260c6eb1ae3da36d992c98076"></a><!-- doxytag: member="xhwicap_l.h::XHI_IPIXR_WRP_MASK" ref="b78bd03260c6eb1ae3da36d992c98076" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XHI_IPIXR_WRP_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Write FIFO half full     </td>
  </tr>
</table>
<a class="anchor" name="4a306dfe22e455cc18ce8f230b2a48ce"></a><!-- doxytag: member="xhwicap_l.h::XHI_RF_OFFSET" ref="4a306dfe22e455cc18ce8f230b2a48ce" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XHI_RF_OFFSET&nbsp;&nbsp;&nbsp;0x104          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read FIFO     </td>
  </tr>
</table>
<a class="anchor" name="a69dd6529cc2bb6e9ae0f4b69837a7ad"></a><!-- doxytag: member="xhwicap_l.h::XHI_RFO_OFFSET" ref="a69dd6529cc2bb6e9ae0f4b69837a7ad" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XHI_RFO_OFFSET&nbsp;&nbsp;&nbsp;0x118          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read FIFO Occupancy Register     </td>
  </tr>
</table>
<a class="anchor" name="b8a5b2237d46ef763ad0aa249fb87beb"></a><!-- doxytag: member="xhwicap_l.h::XHI_SR_CFGERR_N_MASK" ref="b8a5b2237d46ef763ad0aa249fb87beb" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XHI_SR_CFGERR_N_MASK&nbsp;&nbsp;&nbsp;0x00000100          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Config Error Mask     </td>
  </tr>
</table>
<a class="anchor" name="e2777f03369f3c9f84f0e87990260c8b"></a><!-- doxytag: member="xhwicap_l.h::XHI_SR_DALIGN_MASK" ref="e2777f03369f3c9f84f0e87990260c8b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XHI_SR_DALIGN_MASK&nbsp;&nbsp;&nbsp;0x00000080          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Data Alignment Mask     </td>
  </tr>
</table>
<a class="anchor" name="cdc3ebeb2044c7e4ca17559923af5146"></a><!-- doxytag: member="xhwicap_l.h::XHI_SR_DONE_MASK" ref="cdc3ebeb2044c7e4ca17559923af5146" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XHI_SR_DONE_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Done bit Mask     </td>
  </tr>
</table>
<a class="anchor" name="2eb862e5d8122b599d7f393267c244a1"></a><!-- doxytag: member="xhwicap_l.h::XHI_SR_EOS_MASK" ref="2eb862e5d8122b599d7f393267c244a1" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XHI_SR_EOS_MASK&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
EOS bit Mask     </td>
  </tr>
</table>
<a class="anchor" name="36dff6ee1a92ce7a5c88bf6e53122e36"></a><!-- doxytag: member="xhwicap_l.h::XHI_SR_IN_ABORT_N_MASK" ref="36dff6ee1a92ce7a5c88bf6e53122e36" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XHI_SR_IN_ABORT_N_MASK&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Select Map Abort Mask     </td>
  </tr>
</table>
<a class="anchor" name="9455ad393136ad4e7d6c8ba45f8687d9"></a><!-- doxytag: member="xhwicap_l.h::XHI_SR_OFFSET" ref="9455ad393136ad4e7d6c8ba45f8687d9" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XHI_SR_OFFSET&nbsp;&nbsp;&nbsp;0x110          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Status Register     </td>
  </tr>
</table>
<a class="anchor" name="f1d96840fd915898cbe32967f52a5de9"></a><!-- doxytag: member="xhwicap_l.h::XHI_SR_RIP_MASK" ref="f1d96840fd915898cbe32967f52a5de9" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XHI_SR_RIP_MASK&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read back Mask     </td>
  </tr>
</table>
<a class="anchor" name="fa071ab9833341305209852867788984"></a><!-- doxytag: member="xhwicap_l.h::XHI_SZ_OFFSET" ref="fa071ab9833341305209852867788984" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XHI_SZ_OFFSET&nbsp;&nbsp;&nbsp;0x108          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Size Register     </td>
  </tr>
</table>
<a class="anchor" name="6d4ef3c051e3dd5ce62912b6f65730e1"></a><!-- doxytag: member="xhwicap_l.h::XHI_WF_OFFSET" ref="6d4ef3c051e3dd5ce62912b6f65730e1" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XHI_WF_OFFSET&nbsp;&nbsp;&nbsp;0x100          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Write FIFO     </td>
  </tr>
</table>
<a class="anchor" name="ea45f5f544ba2f25d9133215960adcea"></a><!-- doxytag: member="xhwicap_l.h::XHI_WFV_OFFSET" ref="ea45f5f544ba2f25d9133215960adcea" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XHI_WFV_OFFSET&nbsp;&nbsp;&nbsp;0x114          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Write FIFO Vacancy Register     </td>
  </tr>
</table>
<a class="anchor" name="d04bd26fd00b7aacb15ef70d76f4a695"></a><!-- doxytag: member="xhwicap_l.h::XHwIcap_ReadReg" ref="d04bd26fd00b7aacb15ef70d76f4a695" args="(BaseAddress, RegOffset)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XHwIcap_ReadReg          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>RegOffset&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;XHwIcap_In32((BaseAddress) + (RegOffset))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read from the specified HwIcap device register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>contains the offset from the 1st register of the device to select the specific register.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>The value read from the register.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-Style signature: u32 <a class="el" href="xhwicap__l_8h.html#d04bd26fd00b7aacb15ef70d76f4a695">XHwIcap_ReadReg(u32 BaseAddress, u32 RegOffset)</a>; </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="ed63810a91b8ef9a4f7f670a688c8cf8"></a><!-- doxytag: member="xhwicap_l.h::XHwIcap_WriteReg" ref="ed63810a91b8ef9a4f7f670a688c8cf8" args="(BaseAddress, RegOffset, RegisterValue)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XHwIcap_WriteReg          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>RegOffset,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>RegisterValue&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;XHwIcap_Out32((BaseAddress) + (RegOffset), (RegisterValue))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Write to the specified HwIcap device register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>contains the offset from the 1st register of the device to select the specific register. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegisterValue</em>&nbsp;</td><td>is the value to be written to the register.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-Style signature: void XHwIcap_WriteReg(u32 BaseAddress, u32 RegOffset, u32 RegisterValue); </dd></dl>
    </td>
  </tr>
</table>
Copyright @ 1995-2014 Xilinx, Inc. All rights reserved. 
