/*
 * ARM Limited (ARM) is supplying this software for use with Cortex-M
 * processor based microcontroller, but can be equally used for other
 * suitable processor architectures. This file can be freely distributed.
 * Modifications to this file shall be clearly marked.
 * 
 * THIS SOFTWARE IS PROVIDED "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED
 * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
 * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
 * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
 *
 * @file     A31L12x.sfd
 * @brief    CMSIS-SVD SFD File
 * @version  1.0
 * @date     23. July 2020
 * @note     Generated by SVDConv V3.3.18 on Thursday, 23.07.2020 15:16:06
 *           from File 'A31L12x.svd',
 *           last modified on Thursday, 23.07.2020 05:36:30
 */




// ---------------------------  Register Item Address: INTC_PATRIG  -------------------------------
// SVD Line: 117

unsigned int INTC_PATRIG __AT (0x40001000);



// -----------------------------  Field Item: INTC_PATRIG_ITRIG9  ---------------------------------
// SVD Line: 126

//  <item> SFDITEM_FIELD__INTC_PATRIG_ITRIG9
//    <name> ITRIG9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40001000) \nPort A Interrupt Trigger Selection 9\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PATRIG ) </loc>
//      <o.9..9> ITRIG9
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PATRIG_ITRIG8  ---------------------------------
// SVD Line: 144

//  <item> SFDITEM_FIELD__INTC_PATRIG_ITRIG8
//    <name> ITRIG8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40001000) \nPort A Interrupt Trigger Selection 8\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PATRIG ) </loc>
//      <o.8..8> ITRIG8
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PATRIG_ITRIG7  ---------------------------------
// SVD Line: 162

//  <item> SFDITEM_FIELD__INTC_PATRIG_ITRIG7
//    <name> ITRIG7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001000) \nPort A Interrupt Trigger Selection 7\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PATRIG ) </loc>
//      <o.7..7> ITRIG7
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PATRIG_ITRIG6  ---------------------------------
// SVD Line: 180

//  <item> SFDITEM_FIELD__INTC_PATRIG_ITRIG6
//    <name> ITRIG6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40001000) \nPort A Interrupt Trigger Selection 6\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PATRIG ) </loc>
//      <o.6..6> ITRIG6
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PATRIG_ITRIG5  ---------------------------------
// SVD Line: 198

//  <item> SFDITEM_FIELD__INTC_PATRIG_ITRIG5
//    <name> ITRIG5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40001000) \nPort A Interrupt Trigger Selection 5\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PATRIG ) </loc>
//      <o.5..5> ITRIG5
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PATRIG_ITRIG4  ---------------------------------
// SVD Line: 216

//  <item> SFDITEM_FIELD__INTC_PATRIG_ITRIG4
//    <name> ITRIG4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40001000) \nPort A Interrupt Trigger Selection 4\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PATRIG ) </loc>
//      <o.4..4> ITRIG4
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PATRIG_ITRIG3  ---------------------------------
// SVD Line: 234

//  <item> SFDITEM_FIELD__INTC_PATRIG_ITRIG3
//    <name> ITRIG3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001000) \nPort A Interrupt Trigger Selection 3\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PATRIG ) </loc>
//      <o.3..3> ITRIG3
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PATRIG_ITRIG2  ---------------------------------
// SVD Line: 252

//  <item> SFDITEM_FIELD__INTC_PATRIG_ITRIG2
//    <name> ITRIG2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001000) \nPort A Interrupt Trigger Selection 2\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PATRIG ) </loc>
//      <o.2..2> ITRIG2
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PATRIG_ITRIG1  ---------------------------------
// SVD Line: 270

//  <item> SFDITEM_FIELD__INTC_PATRIG_ITRIG1
//    <name> ITRIG1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001000) \nPort A Interrupt Trigger Selection 1\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PATRIG ) </loc>
//      <o.1..1> ITRIG1
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PATRIG_ITRIG0  ---------------------------------
// SVD Line: 288

//  <item> SFDITEM_FIELD__INTC_PATRIG_ITRIG0
//    <name> ITRIG0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001000) \nPort A Interrupt Trigger Selection 0\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PATRIG ) </loc>
//      <o.0..0> ITRIG0
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: INTC_PATRIG  ----------------------------------
// SVD Line: 117

//  <rtree> SFDITEM_REG__INTC_PATRIG
//    <name> PATRIG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001000) Port A Interrupt Trigger Selection Register </i>
//    <loc> ( (unsigned int)((INTC_PATRIG >> 0) & 0xFFFFFFFF), ((INTC_PATRIG = (INTC_PATRIG & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__INTC_PATRIG_ITRIG9 </item>
//    <item> SFDITEM_FIELD__INTC_PATRIG_ITRIG8 </item>
//    <item> SFDITEM_FIELD__INTC_PATRIG_ITRIG7 </item>
//    <item> SFDITEM_FIELD__INTC_PATRIG_ITRIG6 </item>
//    <item> SFDITEM_FIELD__INTC_PATRIG_ITRIG5 </item>
//    <item> SFDITEM_FIELD__INTC_PATRIG_ITRIG4 </item>
//    <item> SFDITEM_FIELD__INTC_PATRIG_ITRIG3 </item>
//    <item> SFDITEM_FIELD__INTC_PATRIG_ITRIG2 </item>
//    <item> SFDITEM_FIELD__INTC_PATRIG_ITRIG1 </item>
//    <item> SFDITEM_FIELD__INTC_PATRIG_ITRIG0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: INTC_PBTRIG  -------------------------------
// SVD Line: 308

unsigned int INTC_PBTRIG __AT (0x40001004);



// -----------------------------  Field Item: INTC_PBTRIG_ITRIG12  --------------------------------
// SVD Line: 317

//  <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG12
//    <name> ITRIG12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40001004) \nPort B Interrupt Trigger Selection 12\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBTRIG ) </loc>
//      <o.12..12> ITRIG12
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PBTRIG_ITRIG11  --------------------------------
// SVD Line: 335

//  <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG11
//    <name> ITRIG11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40001004) \nPort B Interrupt Trigger Selection 11\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBTRIG ) </loc>
//      <o.11..11> ITRIG11
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PBTRIG_ITRIG10  --------------------------------
// SVD Line: 353

//  <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG10
//    <name> ITRIG10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40001004) \nPort B Interrupt Trigger Selection 10\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBTRIG ) </loc>
//      <o.10..10> ITRIG10
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PBTRIG_ITRIG9  ---------------------------------
// SVD Line: 371

//  <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG9
//    <name> ITRIG9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40001004) \nPort B Interrupt Trigger Selection 9\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBTRIG ) </loc>
//      <o.9..9> ITRIG9
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PBTRIG_ITRIG8  ---------------------------------
// SVD Line: 389

//  <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG8
//    <name> ITRIG8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40001004) \nPort B Interrupt Trigger Selection 8\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBTRIG ) </loc>
//      <o.8..8> ITRIG8
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PBTRIG_ITRIG7  ---------------------------------
// SVD Line: 407

//  <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG7
//    <name> ITRIG7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001004) \nPort B Interrupt Trigger Selection 7\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBTRIG ) </loc>
//      <o.7..7> ITRIG7
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PBTRIG_ITRIG6  ---------------------------------
// SVD Line: 425

//  <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG6
//    <name> ITRIG6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40001004) \nPort B Interrupt Trigger Selection 6\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBTRIG ) </loc>
//      <o.6..6> ITRIG6
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PBTRIG_ITRIG5  ---------------------------------
// SVD Line: 443

//  <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG5
//    <name> ITRIG5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40001004) \nPort B Interrupt Trigger Selection 5\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBTRIG ) </loc>
//      <o.5..5> ITRIG5
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PBTRIG_ITRIG4  ---------------------------------
// SVD Line: 461

//  <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG4
//    <name> ITRIG4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40001004) \nPort B Interrupt Trigger Selection 4\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBTRIG ) </loc>
//      <o.4..4> ITRIG4
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PBTRIG_ITRIG3  ---------------------------------
// SVD Line: 479

//  <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG3
//    <name> ITRIG3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001004) \nPort B Interrupt Trigger Selection 3\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBTRIG ) </loc>
//      <o.3..3> ITRIG3
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PBTRIG_ITRIG2  ---------------------------------
// SVD Line: 497

//  <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG2
//    <name> ITRIG2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001004) \nPort B Interrupt Trigger Selection 2\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBTRIG ) </loc>
//      <o.2..2> ITRIG2
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PBTRIG_ITRIG1  ---------------------------------
// SVD Line: 515

//  <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG1
//    <name> ITRIG1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001004) \nPort B Interrupt Trigger Selection 1\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBTRIG ) </loc>
//      <o.1..1> ITRIG1
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PBTRIG_ITRIG0  ---------------------------------
// SVD Line: 533

//  <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG0
//    <name> ITRIG0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001004) \nPort B Interrupt Trigger Selection 0\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBTRIG ) </loc>
//      <o.0..0> ITRIG0
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: INTC_PBTRIG  ----------------------------------
// SVD Line: 308

//  <rtree> SFDITEM_REG__INTC_PBTRIG
//    <name> PBTRIG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001004) Port B Interrupt Trigger Selection Register </i>
//    <loc> ( (unsigned int)((INTC_PBTRIG >> 0) & 0xFFFFFFFF), ((INTC_PBTRIG = (INTC_PBTRIG & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG12 </item>
//    <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG11 </item>
//    <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG10 </item>
//    <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG9 </item>
//    <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG8 </item>
//    <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG7 </item>
//    <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG6 </item>
//    <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG5 </item>
//    <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG4 </item>
//    <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG3 </item>
//    <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG2 </item>
//    <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG1 </item>
//    <item> SFDITEM_FIELD__INTC_PBTRIG_ITRIG0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: INTC_PCTRIG  -------------------------------
// SVD Line: 553

unsigned int INTC_PCTRIG __AT (0x40001008);



// -----------------------------  Field Item: INTC_PCTRIG_ITRIG11  --------------------------------
// SVD Line: 562

//  <item> SFDITEM_FIELD__INTC_PCTRIG_ITRIG11
//    <name> ITRIG11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40001008) \nPort C Interrupt Trigger Selection 11\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PCTRIG ) </loc>
//      <o.11..11> ITRIG11
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PCTRIG_ITRIG10  --------------------------------
// SVD Line: 580

//  <item> SFDITEM_FIELD__INTC_PCTRIG_ITRIG10
//    <name> ITRIG10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40001008) \nPort C Interrupt Trigger Selection 10\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PCTRIG ) </loc>
//      <o.10..10> ITRIG10
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PCTRIG_ITRIG9  ---------------------------------
// SVD Line: 598

//  <item> SFDITEM_FIELD__INTC_PCTRIG_ITRIG9
//    <name> ITRIG9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40001008) \nPort C Interrupt Trigger Selection 9\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PCTRIG ) </loc>
//      <o.9..9> ITRIG9
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PCTRIG_ITRIG8  ---------------------------------
// SVD Line: 616

//  <item> SFDITEM_FIELD__INTC_PCTRIG_ITRIG8
//    <name> ITRIG8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40001008) \nPort C Interrupt Trigger Selection 8\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PCTRIG ) </loc>
//      <o.8..8> ITRIG8
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PCTRIG_ITRIG7  ---------------------------------
// SVD Line: 634

//  <item> SFDITEM_FIELD__INTC_PCTRIG_ITRIG7
//    <name> ITRIG7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001008) \nPort C Interrupt Trigger Selection 7\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PCTRIG ) </loc>
//      <o.7..7> ITRIG7
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PCTRIG_ITRIG6  ---------------------------------
// SVD Line: 652

//  <item> SFDITEM_FIELD__INTC_PCTRIG_ITRIG6
//    <name> ITRIG6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40001008) \nPort C Interrupt Trigger Selection 6\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PCTRIG ) </loc>
//      <o.6..6> ITRIG6
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PCTRIG_ITRIG5  ---------------------------------
// SVD Line: 670

//  <item> SFDITEM_FIELD__INTC_PCTRIG_ITRIG5
//    <name> ITRIG5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40001008) \nPort C Interrupt Trigger Selection 5\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PCTRIG ) </loc>
//      <o.5..5> ITRIG5
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PCTRIG_ITRIG4  ---------------------------------
// SVD Line: 688

//  <item> SFDITEM_FIELD__INTC_PCTRIG_ITRIG4
//    <name> ITRIG4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40001008) \nPort C Interrupt Trigger Selection 4\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PCTRIG ) </loc>
//      <o.4..4> ITRIG4
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PCTRIG_ITRIG3  ---------------------------------
// SVD Line: 706

//  <item> SFDITEM_FIELD__INTC_PCTRIG_ITRIG3
//    <name> ITRIG3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001008) \nPort C Interrupt Trigger Selection 3\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PCTRIG ) </loc>
//      <o.3..3> ITRIG3
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PCTRIG_ITRIG2  ---------------------------------
// SVD Line: 724

//  <item> SFDITEM_FIELD__INTC_PCTRIG_ITRIG2
//    <name> ITRIG2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001008) \nPort C Interrupt Trigger Selection 2\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PCTRIG ) </loc>
//      <o.2..2> ITRIG2
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PCTRIG_ITRIG1  ---------------------------------
// SVD Line: 742

//  <item> SFDITEM_FIELD__INTC_PCTRIG_ITRIG1
//    <name> ITRIG1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001008) \nPort C Interrupt Trigger Selection 1\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PCTRIG ) </loc>
//      <o.1..1> ITRIG1
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PCTRIG_ITRIG0  ---------------------------------
// SVD Line: 760

//  <item> SFDITEM_FIELD__INTC_PCTRIG_ITRIG0
//    <name> ITRIG0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001008) \nPort C Interrupt Trigger Selection 0\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PCTRIG ) </loc>
//      <o.0..0> ITRIG0
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: INTC_PCTRIG  ----------------------------------
// SVD Line: 553

//  <rtree> SFDITEM_REG__INTC_PCTRIG
//    <name> PCTRIG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001008) Port C Interrupt Trigger Selection Register </i>
//    <loc> ( (unsigned int)((INTC_PCTRIG >> 0) & 0xFFFFFFFF), ((INTC_PCTRIG = (INTC_PCTRIG & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__INTC_PCTRIG_ITRIG11 </item>
//    <item> SFDITEM_FIELD__INTC_PCTRIG_ITRIG10 </item>
//    <item> SFDITEM_FIELD__INTC_PCTRIG_ITRIG9 </item>
//    <item> SFDITEM_FIELD__INTC_PCTRIG_ITRIG8 </item>
//    <item> SFDITEM_FIELD__INTC_PCTRIG_ITRIG7 </item>
//    <item> SFDITEM_FIELD__INTC_PCTRIG_ITRIG6 </item>
//    <item> SFDITEM_FIELD__INTC_PCTRIG_ITRIG5 </item>
//    <item> SFDITEM_FIELD__INTC_PCTRIG_ITRIG4 </item>
//    <item> SFDITEM_FIELD__INTC_PCTRIG_ITRIG3 </item>
//    <item> SFDITEM_FIELD__INTC_PCTRIG_ITRIG2 </item>
//    <item> SFDITEM_FIELD__INTC_PCTRIG_ITRIG1 </item>
//    <item> SFDITEM_FIELD__INTC_PCTRIG_ITRIG0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: INTC_PDTRIG  -------------------------------
// SVD Line: 780

unsigned int INTC_PDTRIG __AT (0x4000100C);



// -----------------------------  Field Item: INTC_PDTRIG_ITRIG7  ---------------------------------
// SVD Line: 789

//  <item> SFDITEM_FIELD__INTC_PDTRIG_ITRIG7
//    <name> ITRIG7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000100C) \nPort D Interrupt Trigger Selection 7\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PDTRIG ) </loc>
//      <o.7..7> ITRIG7
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PDTRIG_ITRIG6  ---------------------------------
// SVD Line: 807

//  <item> SFDITEM_FIELD__INTC_PDTRIG_ITRIG6
//    <name> ITRIG6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000100C) \nPort D Interrupt Trigger Selection 6\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PDTRIG ) </loc>
//      <o.6..6> ITRIG6
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PDTRIG_ITRIG5  ---------------------------------
// SVD Line: 825

//  <item> SFDITEM_FIELD__INTC_PDTRIG_ITRIG5
//    <name> ITRIG5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000100C) \nPort D Interrupt Trigger Selection 5\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PDTRIG ) </loc>
//      <o.5..5> ITRIG5
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PDTRIG_ITRIG4  ---------------------------------
// SVD Line: 843

//  <item> SFDITEM_FIELD__INTC_PDTRIG_ITRIG4
//    <name> ITRIG4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000100C) \nPort D Interrupt Trigger Selection 4\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PDTRIG ) </loc>
//      <o.4..4> ITRIG4
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PDTRIG_ITRIG3  ---------------------------------
// SVD Line: 861

//  <item> SFDITEM_FIELD__INTC_PDTRIG_ITRIG3
//    <name> ITRIG3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000100C) \nPort D Interrupt Trigger Selection 3\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PDTRIG ) </loc>
//      <o.3..3> ITRIG3
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PDTRIG_ITRIG2  ---------------------------------
// SVD Line: 879

//  <item> SFDITEM_FIELD__INTC_PDTRIG_ITRIG2
//    <name> ITRIG2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000100C) \nPort D Interrupt Trigger Selection 2\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PDTRIG ) </loc>
//      <o.2..2> ITRIG2
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PDTRIG_ITRIG1  ---------------------------------
// SVD Line: 897

//  <item> SFDITEM_FIELD__INTC_PDTRIG_ITRIG1
//    <name> ITRIG1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000100C) \nPort D Interrupt Trigger Selection 1\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PDTRIG ) </loc>
//      <o.1..1> ITRIG1
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PDTRIG_ITRIG0  ---------------------------------
// SVD Line: 915

//  <item> SFDITEM_FIELD__INTC_PDTRIG_ITRIG0
//    <name> ITRIG0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000100C) \nPort D Interrupt Trigger Selection 0\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PDTRIG ) </loc>
//      <o.0..0> ITRIG0
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: INTC_PDTRIG  ----------------------------------
// SVD Line: 780

//  <rtree> SFDITEM_REG__INTC_PDTRIG
//    <name> PDTRIG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000100C) Port D Interrupt Trigger Selection Register </i>
//    <loc> ( (unsigned int)((INTC_PDTRIG >> 0) & 0xFFFFFFFF), ((INTC_PDTRIG = (INTC_PDTRIG & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__INTC_PDTRIG_ITRIG7 </item>
//    <item> SFDITEM_FIELD__INTC_PDTRIG_ITRIG6 </item>
//    <item> SFDITEM_FIELD__INTC_PDTRIG_ITRIG5 </item>
//    <item> SFDITEM_FIELD__INTC_PDTRIG_ITRIG4 </item>
//    <item> SFDITEM_FIELD__INTC_PDTRIG_ITRIG3 </item>
//    <item> SFDITEM_FIELD__INTC_PDTRIG_ITRIG2 </item>
//    <item> SFDITEM_FIELD__INTC_PDTRIG_ITRIG1 </item>
//    <item> SFDITEM_FIELD__INTC_PDTRIG_ITRIG0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: INTC_PETRIG  -------------------------------
// SVD Line: 935

unsigned int INTC_PETRIG __AT (0x40001010);



// -----------------------------  Field Item: INTC_PETRIG_ITRIG4  ---------------------------------
// SVD Line: 944

//  <item> SFDITEM_FIELD__INTC_PETRIG_ITRIG4
//    <name> ITRIG4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40001010) \nPort E Interrupt Trigger Selection 4\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PETRIG ) </loc>
//      <o.4..4> ITRIG4
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PETRIG_ITRIG3  ---------------------------------
// SVD Line: 962

//  <item> SFDITEM_FIELD__INTC_PETRIG_ITRIG3
//    <name> ITRIG3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001010) \nPort E Interrupt Trigger Selection 3\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PETRIG ) </loc>
//      <o.3..3> ITRIG3
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PETRIG_ITRIG2  ---------------------------------
// SVD Line: 980

//  <item> SFDITEM_FIELD__INTC_PETRIG_ITRIG2
//    <name> ITRIG2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001010) \nPort E Interrupt Trigger Selection 2\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PETRIG ) </loc>
//      <o.2..2> ITRIG2
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PETRIG_ITRIG1  ---------------------------------
// SVD Line: 998

//  <item> SFDITEM_FIELD__INTC_PETRIG_ITRIG1
//    <name> ITRIG1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001010) \nPort E Interrupt Trigger Selection 1\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PETRIG ) </loc>
//      <o.1..1> ITRIG1
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PETRIG_ITRIG0  ---------------------------------
// SVD Line: 1016

//  <item> SFDITEM_FIELD__INTC_PETRIG_ITRIG0
//    <name> ITRIG0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001010) \nPort E Interrupt Trigger Selection 0\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PETRIG ) </loc>
//      <o.0..0> ITRIG0
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: INTC_PETRIG  ----------------------------------
// SVD Line: 935

//  <rtree> SFDITEM_REG__INTC_PETRIG
//    <name> PETRIG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001010) Port E Interrupt Trigger Selection Register </i>
//    <loc> ( (unsigned int)((INTC_PETRIG >> 0) & 0xFFFFFFFF), ((INTC_PETRIG = (INTC_PETRIG & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__INTC_PETRIG_ITRIG4 </item>
//    <item> SFDITEM_FIELD__INTC_PETRIG_ITRIG3 </item>
//    <item> SFDITEM_FIELD__INTC_PETRIG_ITRIG2 </item>
//    <item> SFDITEM_FIELD__INTC_PETRIG_ITRIG1 </item>
//    <item> SFDITEM_FIELD__INTC_PETRIG_ITRIG0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: INTC_PFTRIG  -------------------------------
// SVD Line: 1036

unsigned int INTC_PFTRIG __AT (0x40001014);



// -----------------------------  Field Item: INTC_PFTRIG_ITRIG3  ---------------------------------
// SVD Line: 1045

//  <item> SFDITEM_FIELD__INTC_PFTRIG_ITRIG3
//    <name> ITRIG3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001014) \nPort F Interrupt Trigger Selection 3\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PFTRIG ) </loc>
//      <o.3..3> ITRIG3
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PFTRIG_ITRIG2  ---------------------------------
// SVD Line: 1063

//  <item> SFDITEM_FIELD__INTC_PFTRIG_ITRIG2
//    <name> ITRIG2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001014) \nPort F Interrupt Trigger Selection 2\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PFTRIG ) </loc>
//      <o.2..2> ITRIG2
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PFTRIG_ITRIG1  ---------------------------------
// SVD Line: 1081

//  <item> SFDITEM_FIELD__INTC_PFTRIG_ITRIG1
//    <name> ITRIG1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001014) \nPort F Interrupt Trigger Selection 1\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PFTRIG ) </loc>
//      <o.1..1> ITRIG1
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PFTRIG_ITRIG0  ---------------------------------
// SVD Line: 1099

//  <item> SFDITEM_FIELD__INTC_PFTRIG_ITRIG0
//    <name> ITRIG0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001014) \nPort F Interrupt Trigger Selection 0\n0 : Edge = Edge trigger interrupt\n1 : Level = Level trigger interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PFTRIG ) </loc>
//      <o.0..0> ITRIG0
//        <0=> 0: Edge = Edge trigger interrupt
//        <1=> 1: Level = Level trigger interrupt
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: INTC_PFTRIG  ----------------------------------
// SVD Line: 1036

//  <rtree> SFDITEM_REG__INTC_PFTRIG
//    <name> PFTRIG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001014) Port F Interrupt Trigger Selection Register </i>
//    <loc> ( (unsigned int)((INTC_PFTRIG >> 0) & 0xFFFFFFFF), ((INTC_PFTRIG = (INTC_PFTRIG & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__INTC_PFTRIG_ITRIG3 </item>
//    <item> SFDITEM_FIELD__INTC_PFTRIG_ITRIG2 </item>
//    <item> SFDITEM_FIELD__INTC_PFTRIG_ITRIG1 </item>
//    <item> SFDITEM_FIELD__INTC_PFTRIG_ITRIG0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: INTC_PACR  --------------------------------
// SVD Line: 1119

unsigned int INTC_PACR __AT (0x40001100);



// ------------------------------  Field Item: INTC_PACR_INTCTL9  ---------------------------------
// SVD Line: 1128

//  <item> SFDITEM_FIELD__INTC_PACR_INTCTL9
//    <name> INTCTL9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40001100) \nPort A Interrupt Control 9\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PACR ) </loc>
//      <o.19..18> INTCTL9
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PACR_INTCTL8  ---------------------------------
// SVD Line: 1156

//  <item> SFDITEM_FIELD__INTC_PACR_INTCTL8
//    <name> INTCTL8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40001100) \nPort A Interrupt Control 8\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PACR ) </loc>
//      <o.17..16> INTCTL8
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PACR_INTCTL7  ---------------------------------
// SVD Line: 1184

//  <item> SFDITEM_FIELD__INTC_PACR_INTCTL7
//    <name> INTCTL7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40001100) \nPort A Interrupt Control 7\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PACR ) </loc>
//      <o.15..14> INTCTL7
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PACR_INTCTL6  ---------------------------------
// SVD Line: 1212

//  <item> SFDITEM_FIELD__INTC_PACR_INTCTL6
//    <name> INTCTL6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40001100) \nPort A Interrupt Control 6\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PACR ) </loc>
//      <o.13..12> INTCTL6
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PACR_INTCTL5  ---------------------------------
// SVD Line: 1240

//  <item> SFDITEM_FIELD__INTC_PACR_INTCTL5
//    <name> INTCTL5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40001100) \nPort A Interrupt Control 5\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PACR ) </loc>
//      <o.11..10> INTCTL5
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PACR_INTCTL4  ---------------------------------
// SVD Line: 1268

//  <item> SFDITEM_FIELD__INTC_PACR_INTCTL4
//    <name> INTCTL4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40001100) \nPort A Interrupt Control 4\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PACR ) </loc>
//      <o.9..8> INTCTL4
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PACR_INTCTL3  ---------------------------------
// SVD Line: 1296

//  <item> SFDITEM_FIELD__INTC_PACR_INTCTL3
//    <name> INTCTL3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40001100) \nPort A Interrupt Control 3\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PACR ) </loc>
//      <o.7..6> INTCTL3
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PACR_INTCTL2  ---------------------------------
// SVD Line: 1324

//  <item> SFDITEM_FIELD__INTC_PACR_INTCTL2
//    <name> INTCTL2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40001100) \nPort A Interrupt Control 2\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PACR ) </loc>
//      <o.5..4> INTCTL2
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PACR_INTCTL1  ---------------------------------
// SVD Line: 1352

//  <item> SFDITEM_FIELD__INTC_PACR_INTCTL1
//    <name> INTCTL1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40001100) \nPort A Interrupt Control 1\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PACR ) </loc>
//      <o.3..2> INTCTL1
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PACR_INTCTL0  ---------------------------------
// SVD Line: 1380

//  <item> SFDITEM_FIELD__INTC_PACR_INTCTL0
//    <name> INTCTL0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40001100) \nPort A Interrupt Control 0\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PACR ) </loc>
//      <o.1..0> INTCTL0
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: INTC_PACR  -----------------------------------
// SVD Line: 1119

//  <rtree> SFDITEM_REG__INTC_PACR
//    <name> PACR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001100) Port A Interrupt Control Register </i>
//    <loc> ( (unsigned int)((INTC_PACR >> 0) & 0xFFFFFFFF), ((INTC_PACR = (INTC_PACR & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__INTC_PACR_INTCTL9 </item>
//    <item> SFDITEM_FIELD__INTC_PACR_INTCTL8 </item>
//    <item> SFDITEM_FIELD__INTC_PACR_INTCTL7 </item>
//    <item> SFDITEM_FIELD__INTC_PACR_INTCTL6 </item>
//    <item> SFDITEM_FIELD__INTC_PACR_INTCTL5 </item>
//    <item> SFDITEM_FIELD__INTC_PACR_INTCTL4 </item>
//    <item> SFDITEM_FIELD__INTC_PACR_INTCTL3 </item>
//    <item> SFDITEM_FIELD__INTC_PACR_INTCTL2 </item>
//    <item> SFDITEM_FIELD__INTC_PACR_INTCTL1 </item>
//    <item> SFDITEM_FIELD__INTC_PACR_INTCTL0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: INTC_PBCR  --------------------------------
// SVD Line: 1410

unsigned int INTC_PBCR __AT (0x40001104);



// -----------------------------  Field Item: INTC_PBCR_INTCTL12  ---------------------------------
// SVD Line: 1419

//  <item> SFDITEM_FIELD__INTC_PBCR_INTCTL12
//    <name> INTCTL12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40001104) \nPort B Interrupt Control 12\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBCR ) </loc>
//      <o.25..24> INTCTL12
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PBCR_INTCTL11  ---------------------------------
// SVD Line: 1447

//  <item> SFDITEM_FIELD__INTC_PBCR_INTCTL11
//    <name> INTCTL11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40001104) \nPort B Interrupt Control 11\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBCR ) </loc>
//      <o.23..22> INTCTL11
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PBCR_INTCTL10  ---------------------------------
// SVD Line: 1475

//  <item> SFDITEM_FIELD__INTC_PBCR_INTCTL10
//    <name> INTCTL10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40001104) \nPort B Interrupt Control 10\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBCR ) </loc>
//      <o.21..20> INTCTL10
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PBCR_INTCTL9  ---------------------------------
// SVD Line: 1503

//  <item> SFDITEM_FIELD__INTC_PBCR_INTCTL9
//    <name> INTCTL9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40001104) \nPort B Interrupt Control 9\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBCR ) </loc>
//      <o.19..18> INTCTL9
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PBCR_INTCTL8  ---------------------------------
// SVD Line: 1531

//  <item> SFDITEM_FIELD__INTC_PBCR_INTCTL8
//    <name> INTCTL8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40001104) \nPort B Interrupt Control 8\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBCR ) </loc>
//      <o.17..16> INTCTL8
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PBCR_INTCTL7  ---------------------------------
// SVD Line: 1559

//  <item> SFDITEM_FIELD__INTC_PBCR_INTCTL7
//    <name> INTCTL7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40001104) \nPort B Interrupt Control 7\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBCR ) </loc>
//      <o.15..14> INTCTL7
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PBCR_INTCTL6  ---------------------------------
// SVD Line: 1587

//  <item> SFDITEM_FIELD__INTC_PBCR_INTCTL6
//    <name> INTCTL6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40001104) \nPort B Interrupt Control 6\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBCR ) </loc>
//      <o.13..12> INTCTL6
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PBCR_INTCTL5  ---------------------------------
// SVD Line: 1615

//  <item> SFDITEM_FIELD__INTC_PBCR_INTCTL5
//    <name> INTCTL5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40001104) \nPort B Interrupt Control 5\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBCR ) </loc>
//      <o.11..10> INTCTL5
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PBCR_INTCTL4  ---------------------------------
// SVD Line: 1643

//  <item> SFDITEM_FIELD__INTC_PBCR_INTCTL4
//    <name> INTCTL4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40001104) \nPort B Interrupt Control 4\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBCR ) </loc>
//      <o.9..8> INTCTL4
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PBCR_INTCTL3  ---------------------------------
// SVD Line: 1671

//  <item> SFDITEM_FIELD__INTC_PBCR_INTCTL3
//    <name> INTCTL3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40001104) \nPort B Interrupt Control 3\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBCR ) </loc>
//      <o.7..6> INTCTL3
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PBCR_INTCTL2  ---------------------------------
// SVD Line: 1699

//  <item> SFDITEM_FIELD__INTC_PBCR_INTCTL2
//    <name> INTCTL2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40001104) \nPort B Interrupt Control 2\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBCR ) </loc>
//      <o.5..4> INTCTL2
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PBCR_INTCTL1  ---------------------------------
// SVD Line: 1727

//  <item> SFDITEM_FIELD__INTC_PBCR_INTCTL1
//    <name> INTCTL1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40001104) \nPort B Interrupt Control 1\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBCR ) </loc>
//      <o.3..2> INTCTL1
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PBCR_INTCTL0  ---------------------------------
// SVD Line: 1755

//  <item> SFDITEM_FIELD__INTC_PBCR_INTCTL0
//    <name> INTCTL0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40001104) \nPort B Interrupt Control 0\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBCR ) </loc>
//      <o.1..0> INTCTL0
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: INTC_PBCR  -----------------------------------
// SVD Line: 1410

//  <rtree> SFDITEM_REG__INTC_PBCR
//    <name> PBCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001104) Port B Interrupt Control Register </i>
//    <loc> ( (unsigned int)((INTC_PBCR >> 0) & 0xFFFFFFFF), ((INTC_PBCR = (INTC_PBCR & ~(0x3FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__INTC_PBCR_INTCTL12 </item>
//    <item> SFDITEM_FIELD__INTC_PBCR_INTCTL11 </item>
//    <item> SFDITEM_FIELD__INTC_PBCR_INTCTL10 </item>
//    <item> SFDITEM_FIELD__INTC_PBCR_INTCTL9 </item>
//    <item> SFDITEM_FIELD__INTC_PBCR_INTCTL8 </item>
//    <item> SFDITEM_FIELD__INTC_PBCR_INTCTL7 </item>
//    <item> SFDITEM_FIELD__INTC_PBCR_INTCTL6 </item>
//    <item> SFDITEM_FIELD__INTC_PBCR_INTCTL5 </item>
//    <item> SFDITEM_FIELD__INTC_PBCR_INTCTL4 </item>
//    <item> SFDITEM_FIELD__INTC_PBCR_INTCTL3 </item>
//    <item> SFDITEM_FIELD__INTC_PBCR_INTCTL2 </item>
//    <item> SFDITEM_FIELD__INTC_PBCR_INTCTL1 </item>
//    <item> SFDITEM_FIELD__INTC_PBCR_INTCTL0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: INTC_PCCR  --------------------------------
// SVD Line: 1785

unsigned int INTC_PCCR __AT (0x40001108);



// -----------------------------  Field Item: INTC_PCCR_INTCTL11  ---------------------------------
// SVD Line: 1794

//  <item> SFDITEM_FIELD__INTC_PCCR_INTCTL11
//    <name> INTCTL11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x40001108) \nPort C Interrupt Control 11\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PCCR ) </loc>
//      <o.23..22> INTCTL11
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PCCR_INTCTL10  ---------------------------------
// SVD Line: 1822

//  <item> SFDITEM_FIELD__INTC_PCCR_INTCTL10
//    <name> INTCTL10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40001108) \nPort C Interrupt Control 10\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PCCR ) </loc>
//      <o.21..20> INTCTL10
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PCCR_INTCTL9  ---------------------------------
// SVD Line: 1850

//  <item> SFDITEM_FIELD__INTC_PCCR_INTCTL9
//    <name> INTCTL9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40001108) \nPort C Interrupt Control 9\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PCCR ) </loc>
//      <o.19..18> INTCTL9
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PCCR_INTCTL8  ---------------------------------
// SVD Line: 1878

//  <item> SFDITEM_FIELD__INTC_PCCR_INTCTL8
//    <name> INTCTL8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40001108) \nPort C Interrupt Control 8\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PCCR ) </loc>
//      <o.17..16> INTCTL8
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PCCR_INTCTL7  ---------------------------------
// SVD Line: 1906

//  <item> SFDITEM_FIELD__INTC_PCCR_INTCTL7
//    <name> INTCTL7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40001108) \nPort C Interrupt Control 7\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PCCR ) </loc>
//      <o.15..14> INTCTL7
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PCCR_INTCTL6  ---------------------------------
// SVD Line: 1934

//  <item> SFDITEM_FIELD__INTC_PCCR_INTCTL6
//    <name> INTCTL6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40001108) \nPort C Interrupt Control 6\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PCCR ) </loc>
//      <o.13..12> INTCTL6
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PCCR_INTCTL5  ---------------------------------
// SVD Line: 1962

//  <item> SFDITEM_FIELD__INTC_PCCR_INTCTL5
//    <name> INTCTL5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40001108) \nPort C Interrupt Control 5\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PCCR ) </loc>
//      <o.11..10> INTCTL5
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PCCR_INTCTL4  ---------------------------------
// SVD Line: 1990

//  <item> SFDITEM_FIELD__INTC_PCCR_INTCTL4
//    <name> INTCTL4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40001108) \nPort C Interrupt Control 4\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PCCR ) </loc>
//      <o.9..8> INTCTL4
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PCCR_INTCTL3  ---------------------------------
// SVD Line: 2018

//  <item> SFDITEM_FIELD__INTC_PCCR_INTCTL3
//    <name> INTCTL3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40001108) \nPort C Interrupt Control 3\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PCCR ) </loc>
//      <o.7..6> INTCTL3
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PCCR_INTCTL2  ---------------------------------
// SVD Line: 2046

//  <item> SFDITEM_FIELD__INTC_PCCR_INTCTL2
//    <name> INTCTL2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40001108) \nPort C Interrupt Control 2\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PCCR ) </loc>
//      <o.5..4> INTCTL2
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PCCR_INTCTL1  ---------------------------------
// SVD Line: 2074

//  <item> SFDITEM_FIELD__INTC_PCCR_INTCTL1
//    <name> INTCTL1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40001108) \nPort C Interrupt Control 1\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PCCR ) </loc>
//      <o.3..2> INTCTL1
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PCCR_INTCTL0  ---------------------------------
// SVD Line: 2102

//  <item> SFDITEM_FIELD__INTC_PCCR_INTCTL0
//    <name> INTCTL0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40001108) \nPort C Interrupt Control 0\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PCCR ) </loc>
//      <o.1..0> INTCTL0
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: INTC_PCCR  -----------------------------------
// SVD Line: 1785

//  <rtree> SFDITEM_REG__INTC_PCCR
//    <name> PCCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001108) Port C Interrupt Control Register </i>
//    <loc> ( (unsigned int)((INTC_PCCR >> 0) & 0xFFFFFFFF), ((INTC_PCCR = (INTC_PCCR & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__INTC_PCCR_INTCTL11 </item>
//    <item> SFDITEM_FIELD__INTC_PCCR_INTCTL10 </item>
//    <item> SFDITEM_FIELD__INTC_PCCR_INTCTL9 </item>
//    <item> SFDITEM_FIELD__INTC_PCCR_INTCTL8 </item>
//    <item> SFDITEM_FIELD__INTC_PCCR_INTCTL7 </item>
//    <item> SFDITEM_FIELD__INTC_PCCR_INTCTL6 </item>
//    <item> SFDITEM_FIELD__INTC_PCCR_INTCTL5 </item>
//    <item> SFDITEM_FIELD__INTC_PCCR_INTCTL4 </item>
//    <item> SFDITEM_FIELD__INTC_PCCR_INTCTL3 </item>
//    <item> SFDITEM_FIELD__INTC_PCCR_INTCTL2 </item>
//    <item> SFDITEM_FIELD__INTC_PCCR_INTCTL1 </item>
//    <item> SFDITEM_FIELD__INTC_PCCR_INTCTL0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: INTC_PDCR  --------------------------------
// SVD Line: 2132

unsigned int INTC_PDCR __AT (0x4000110C);



// ------------------------------  Field Item: INTC_PDCR_INTCTL7  ---------------------------------
// SVD Line: 2141

//  <item> SFDITEM_FIELD__INTC_PDCR_INTCTL7
//    <name> INTCTL7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x4000110C) \nPort D Interrupt Control 7\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PDCR ) </loc>
//      <o.15..14> INTCTL7
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PDCR_INTCTL6  ---------------------------------
// SVD Line: 2169

//  <item> SFDITEM_FIELD__INTC_PDCR_INTCTL6
//    <name> INTCTL6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x4000110C) \nPort D Interrupt Control 6\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PDCR ) </loc>
//      <o.13..12> INTCTL6
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PDCR_INTCTL5  ---------------------------------
// SVD Line: 2197

//  <item> SFDITEM_FIELD__INTC_PDCR_INTCTL5
//    <name> INTCTL5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x4000110C) \nPort D Interrupt Control 5\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PDCR ) </loc>
//      <o.11..10> INTCTL5
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PDCR_INTCTL4  ---------------------------------
// SVD Line: 2225

//  <item> SFDITEM_FIELD__INTC_PDCR_INTCTL4
//    <name> INTCTL4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x4000110C) \nPort D Interrupt Control 4\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PDCR ) </loc>
//      <o.9..8> INTCTL4
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PDCR_INTCTL3  ---------------------------------
// SVD Line: 2253

//  <item> SFDITEM_FIELD__INTC_PDCR_INTCTL3
//    <name> INTCTL3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x4000110C) \nPort D Interrupt Control 3\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PDCR ) </loc>
//      <o.7..6> INTCTL3
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PDCR_INTCTL2  ---------------------------------
// SVD Line: 2281

//  <item> SFDITEM_FIELD__INTC_PDCR_INTCTL2
//    <name> INTCTL2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4000110C) \nPort D Interrupt Control 2\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PDCR ) </loc>
//      <o.5..4> INTCTL2
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PDCR_INTCTL1  ---------------------------------
// SVD Line: 2309

//  <item> SFDITEM_FIELD__INTC_PDCR_INTCTL1
//    <name> INTCTL1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x4000110C) \nPort D Interrupt Control 1\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PDCR ) </loc>
//      <o.3..2> INTCTL1
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PDCR_INTCTL0  ---------------------------------
// SVD Line: 2337

//  <item> SFDITEM_FIELD__INTC_PDCR_INTCTL0
//    <name> INTCTL0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4000110C) \nPort D Interrupt Control 0\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PDCR ) </loc>
//      <o.1..0> INTCTL0
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: INTC_PDCR  -----------------------------------
// SVD Line: 2132

//  <rtree> SFDITEM_REG__INTC_PDCR
//    <name> PDCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000110C) Port D Interrupt Control Register </i>
//    <loc> ( (unsigned int)((INTC_PDCR >> 0) & 0xFFFFFFFF), ((INTC_PDCR = (INTC_PDCR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__INTC_PDCR_INTCTL7 </item>
//    <item> SFDITEM_FIELD__INTC_PDCR_INTCTL6 </item>
//    <item> SFDITEM_FIELD__INTC_PDCR_INTCTL5 </item>
//    <item> SFDITEM_FIELD__INTC_PDCR_INTCTL4 </item>
//    <item> SFDITEM_FIELD__INTC_PDCR_INTCTL3 </item>
//    <item> SFDITEM_FIELD__INTC_PDCR_INTCTL2 </item>
//    <item> SFDITEM_FIELD__INTC_PDCR_INTCTL1 </item>
//    <item> SFDITEM_FIELD__INTC_PDCR_INTCTL0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: INTC_PECR  --------------------------------
// SVD Line: 2367

unsigned int INTC_PECR __AT (0x40001110);



// ------------------------------  Field Item: INTC_PECR_INTCTL4  ---------------------------------
// SVD Line: 2376

//  <item> SFDITEM_FIELD__INTC_PECR_INTCTL4
//    <name> INTCTL4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40001110) \nPort E Interrupt Control 4\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PECR ) </loc>
//      <o.9..8> INTCTL4
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PECR_INTCTL3  ---------------------------------
// SVD Line: 2404

//  <item> SFDITEM_FIELD__INTC_PECR_INTCTL3
//    <name> INTCTL3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40001110) \nPort E Interrupt Control 3\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PECR ) </loc>
//      <o.7..6> INTCTL3
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PECR_INTCTL2  ---------------------------------
// SVD Line: 2432

//  <item> SFDITEM_FIELD__INTC_PECR_INTCTL2
//    <name> INTCTL2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40001110) \nPort E Interrupt Control 2\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PECR ) </loc>
//      <o.5..4> INTCTL2
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PECR_INTCTL1  ---------------------------------
// SVD Line: 2460

//  <item> SFDITEM_FIELD__INTC_PECR_INTCTL1
//    <name> INTCTL1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40001110) \nPort E Interrupt Control 1\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PECR ) </loc>
//      <o.3..2> INTCTL1
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PECR_INTCTL0  ---------------------------------
// SVD Line: 2488

//  <item> SFDITEM_FIELD__INTC_PECR_INTCTL0
//    <name> INTCTL0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40001110) \nPort E Interrupt Control 0\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PECR ) </loc>
//      <o.1..0> INTCTL0
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: INTC_PECR  -----------------------------------
// SVD Line: 2367

//  <rtree> SFDITEM_REG__INTC_PECR
//    <name> PECR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001110) Port E Interrupt Control Register </i>
//    <loc> ( (unsigned int)((INTC_PECR >> 0) & 0xFFFFFFFF), ((INTC_PECR = (INTC_PECR & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__INTC_PECR_INTCTL4 </item>
//    <item> SFDITEM_FIELD__INTC_PECR_INTCTL3 </item>
//    <item> SFDITEM_FIELD__INTC_PECR_INTCTL2 </item>
//    <item> SFDITEM_FIELD__INTC_PECR_INTCTL1 </item>
//    <item> SFDITEM_FIELD__INTC_PECR_INTCTL0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: INTC_PFCR  --------------------------------
// SVD Line: 2518

unsigned int INTC_PFCR __AT (0x40001114);



// ------------------------------  Field Item: INTC_PFCR_INTCTL3  ---------------------------------
// SVD Line: 2527

//  <item> SFDITEM_FIELD__INTC_PFCR_INTCTL3
//    <name> INTCTL3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40001114) \nPort F Interrupt Control 3\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PFCR ) </loc>
//      <o.7..6> INTCTL3
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PFCR_INTCTL2  ---------------------------------
// SVD Line: 2555

//  <item> SFDITEM_FIELD__INTC_PFCR_INTCTL2
//    <name> INTCTL2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40001114) \nPort F Interrupt Control 2\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PFCR ) </loc>
//      <o.5..4> INTCTL2
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PFCR_INTCTL1  ---------------------------------
// SVD Line: 2583

//  <item> SFDITEM_FIELD__INTC_PFCR_INTCTL1
//    <name> INTCTL1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40001114) \nPort F Interrupt Control 1\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PFCR ) </loc>
//      <o.3..2> INTCTL1
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PFCR_INTCTL0  ---------------------------------
// SVD Line: 2611

//  <item> SFDITEM_FIELD__INTC_PFCR_INTCTL0
//    <name> INTCTL0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40001114) \nPort F Interrupt Control 0\n0 : Disable = Disable external interrupt.\n1 : FallingEdgeLowLevel = Interrupt on falling edge or on low level\n2 : RisingEdgeHighLevel = Interrupt on rising edge or on high level\n3 : BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PFCR ) </loc>
//      <o.1..0> INTCTL0
//        <0=> 0: Disable = Disable external interrupt.
//        <1=> 1: FallingEdgeLowLevel = Interrupt on falling edge or on low level
//        <2=> 2: RisingEdgeHighLevel = Interrupt on rising edge or on high level
//        <3=> 3: BothEdgeNoLevel = Interrupt on both falling and rising edge, No level interrupt
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: INTC_PFCR  -----------------------------------
// SVD Line: 2518

//  <rtree> SFDITEM_REG__INTC_PFCR
//    <name> PFCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001114) Port F Interrupt Control Register </i>
//    <loc> ( (unsigned int)((INTC_PFCR >> 0) & 0xFFFFFFFF), ((INTC_PFCR = (INTC_PFCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__INTC_PFCR_INTCTL3 </item>
//    <item> SFDITEM_FIELD__INTC_PFCR_INTCTL2 </item>
//    <item> SFDITEM_FIELD__INTC_PFCR_INTCTL1 </item>
//    <item> SFDITEM_FIELD__INTC_PFCR_INTCTL0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: INTC_PAFLAG  -------------------------------
// SVD Line: 2641

unsigned int INTC_PAFLAG __AT (0x40001200);



// ------------------------------  Field Item: INTC_PAFLAG_FLAG9  ---------------------------------
// SVD Line: 2650

//  <item> SFDITEM_FIELD__INTC_PAFLAG_FLAG9
//    <name> FLAG9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40001200) \nPort A Interrupt Flag 9\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PAFLAG ) </loc>
//      <o.9..9> FLAG9
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PAFLAG_FLAG8  ---------------------------------
// SVD Line: 2668

//  <item> SFDITEM_FIELD__INTC_PAFLAG_FLAG8
//    <name> FLAG8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40001200) \nPort A Interrupt Flag 8\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PAFLAG ) </loc>
//      <o.8..8> FLAG8
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PAFLAG_FLAG7  ---------------------------------
// SVD Line: 2686

//  <item> SFDITEM_FIELD__INTC_PAFLAG_FLAG7
//    <name> FLAG7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001200) \nPort A Interrupt Flag 7\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PAFLAG ) </loc>
//      <o.7..7> FLAG7
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PAFLAG_FLAG6  ---------------------------------
// SVD Line: 2704

//  <item> SFDITEM_FIELD__INTC_PAFLAG_FLAG6
//    <name> FLAG6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40001200) \nPort A Interrupt Flag 6\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PAFLAG ) </loc>
//      <o.6..6> FLAG6
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PAFLAG_FLAG5  ---------------------------------
// SVD Line: 2722

//  <item> SFDITEM_FIELD__INTC_PAFLAG_FLAG5
//    <name> FLAG5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40001200) \nPort A Interrupt Flag 5\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PAFLAG ) </loc>
//      <o.5..5> FLAG5
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PAFLAG_FLAG4  ---------------------------------
// SVD Line: 2740

//  <item> SFDITEM_FIELD__INTC_PAFLAG_FLAG4
//    <name> FLAG4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40001200) \nPort A Interrupt Flag 4\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PAFLAG ) </loc>
//      <o.4..4> FLAG4
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PAFLAG_FLAG3  ---------------------------------
// SVD Line: 2758

//  <item> SFDITEM_FIELD__INTC_PAFLAG_FLAG3
//    <name> FLAG3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001200) \nPort A Interrupt Flag 3\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PAFLAG ) </loc>
//      <o.3..3> FLAG3
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PAFLAG_FLAG2  ---------------------------------
// SVD Line: 2776

//  <item> SFDITEM_FIELD__INTC_PAFLAG_FLAG2
//    <name> FLAG2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001200) \nPort A Interrupt Flag 2\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PAFLAG ) </loc>
//      <o.2..2> FLAG2
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PAFLAG_FLAG1  ---------------------------------
// SVD Line: 2794

//  <item> SFDITEM_FIELD__INTC_PAFLAG_FLAG1
//    <name> FLAG1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001200) \nPort A Interrupt Flag 1\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PAFLAG ) </loc>
//      <o.1..1> FLAG1
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PAFLAG_FLAG0  ---------------------------------
// SVD Line: 2812

//  <item> SFDITEM_FIELD__INTC_PAFLAG_FLAG0
//    <name> FLAG0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001200) \nPort A Interrupt Flag 0\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PAFLAG ) </loc>
//      <o.0..0> FLAG0
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: INTC_PAFLAG  ----------------------------------
// SVD Line: 2641

//  <rtree> SFDITEM_REG__INTC_PAFLAG
//    <name> PAFLAG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001200) Port A Interrupt Flag Register </i>
//    <loc> ( (unsigned int)((INTC_PAFLAG >> 0) & 0xFFFFFFFF), ((INTC_PAFLAG = (INTC_PAFLAG & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__INTC_PAFLAG_FLAG9 </item>
//    <item> SFDITEM_FIELD__INTC_PAFLAG_FLAG8 </item>
//    <item> SFDITEM_FIELD__INTC_PAFLAG_FLAG7 </item>
//    <item> SFDITEM_FIELD__INTC_PAFLAG_FLAG6 </item>
//    <item> SFDITEM_FIELD__INTC_PAFLAG_FLAG5 </item>
//    <item> SFDITEM_FIELD__INTC_PAFLAG_FLAG4 </item>
//    <item> SFDITEM_FIELD__INTC_PAFLAG_FLAG3 </item>
//    <item> SFDITEM_FIELD__INTC_PAFLAG_FLAG2 </item>
//    <item> SFDITEM_FIELD__INTC_PAFLAG_FLAG1 </item>
//    <item> SFDITEM_FIELD__INTC_PAFLAG_FLAG0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: INTC_PBFLAG  -------------------------------
// SVD Line: 2832

unsigned int INTC_PBFLAG __AT (0x40001204);



// -----------------------------  Field Item: INTC_PBFLAG_FLAG12  ---------------------------------
// SVD Line: 2841

//  <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG12
//    <name> FLAG12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40001204) \nPort B Interrupt Flag 12\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBFLAG ) </loc>
//      <o.12..12> FLAG12
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PBFLAG_FLAG11  ---------------------------------
// SVD Line: 2859

//  <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG11
//    <name> FLAG11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40001204) \nPort B Interrupt Flag 11\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBFLAG ) </loc>
//      <o.11..11> FLAG11
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PBFLAG_FLAG10  ---------------------------------
// SVD Line: 2877

//  <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG10
//    <name> FLAG10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40001204) \nPort B Interrupt Flag 10\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBFLAG ) </loc>
//      <o.10..10> FLAG10
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PBFLAG_FLAG9  ---------------------------------
// SVD Line: 2895

//  <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG9
//    <name> FLAG9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40001204) \nPort B Interrupt Flag 9\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBFLAG ) </loc>
//      <o.9..9> FLAG9
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PBFLAG_FLAG8  ---------------------------------
// SVD Line: 2913

//  <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG8
//    <name> FLAG8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40001204) \nPort B Interrupt Flag 8\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBFLAG ) </loc>
//      <o.8..8> FLAG8
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PBFLAG_FLAG7  ---------------------------------
// SVD Line: 2931

//  <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG7
//    <name> FLAG7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001204) \nPort B Interrupt Flag 7\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBFLAG ) </loc>
//      <o.7..7> FLAG7
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PBFLAG_FLAG6  ---------------------------------
// SVD Line: 2949

//  <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG6
//    <name> FLAG6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40001204) \nPort B Interrupt Flag 6\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBFLAG ) </loc>
//      <o.6..6> FLAG6
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PBFLAG_FLAG5  ---------------------------------
// SVD Line: 2967

//  <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG5
//    <name> FLAG5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40001204) \nPort B Interrupt Flag 5\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBFLAG ) </loc>
//      <o.5..5> FLAG5
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PBFLAG_FLAG4  ---------------------------------
// SVD Line: 2985

//  <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG4
//    <name> FLAG4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40001204) \nPort B Interrupt Flag 4\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBFLAG ) </loc>
//      <o.4..4> FLAG4
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PBFLAG_FLAG3  ---------------------------------
// SVD Line: 3003

//  <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG3
//    <name> FLAG3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001204) \nPort B Interrupt Flag 3\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBFLAG ) </loc>
//      <o.3..3> FLAG3
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PBFLAG_FLAG2  ---------------------------------
// SVD Line: 3021

//  <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG2
//    <name> FLAG2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001204) \nPort B Interrupt Flag 2\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBFLAG ) </loc>
//      <o.2..2> FLAG2
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PBFLAG_FLAG1  ---------------------------------
// SVD Line: 3039

//  <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG1
//    <name> FLAG1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001204) \nPort B Interrupt Flag 1\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBFLAG ) </loc>
//      <o.1..1> FLAG1
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PBFLAG_FLAG0  ---------------------------------
// SVD Line: 3057

//  <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG0
//    <name> FLAG0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001204) \nPort B Interrupt Flag 0\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PBFLAG ) </loc>
//      <o.0..0> FLAG0
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: INTC_PBFLAG  ----------------------------------
// SVD Line: 2832

//  <rtree> SFDITEM_REG__INTC_PBFLAG
//    <name> PBFLAG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001204) Port B Interrupt Flag Register </i>
//    <loc> ( (unsigned int)((INTC_PBFLAG >> 0) & 0xFFFFFFFF), ((INTC_PBFLAG = (INTC_PBFLAG & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG12 </item>
//    <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG11 </item>
//    <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG10 </item>
//    <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG9 </item>
//    <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG8 </item>
//    <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG7 </item>
//    <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG6 </item>
//    <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG5 </item>
//    <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG4 </item>
//    <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG3 </item>
//    <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG2 </item>
//    <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG1 </item>
//    <item> SFDITEM_FIELD__INTC_PBFLAG_FLAG0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: INTC_PCFLAG  -------------------------------
// SVD Line: 3077

unsigned int INTC_PCFLAG __AT (0x40001208);



// -----------------------------  Field Item: INTC_PCFLAG_FLAG11  ---------------------------------
// SVD Line: 3086

//  <item> SFDITEM_FIELD__INTC_PCFLAG_FLAG11
//    <name> FLAG11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40001208) \nPort C Interrupt Flag 11\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PCFLAG ) </loc>
//      <o.11..11> FLAG11
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_PCFLAG_FLAG10  ---------------------------------
// SVD Line: 3104

//  <item> SFDITEM_FIELD__INTC_PCFLAG_FLAG10
//    <name> FLAG10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40001208) \nPort C Interrupt Flag 10\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PCFLAG ) </loc>
//      <o.10..10> FLAG10
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PCFLAG_FLAG9  ---------------------------------
// SVD Line: 3122

//  <item> SFDITEM_FIELD__INTC_PCFLAG_FLAG9
//    <name> FLAG9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40001208) \nPort C Interrupt Flag 9\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PCFLAG ) </loc>
//      <o.9..9> FLAG9
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PCFLAG_FLAG8  ---------------------------------
// SVD Line: 3140

//  <item> SFDITEM_FIELD__INTC_PCFLAG_FLAG8
//    <name> FLAG8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40001208) \nPort C Interrupt Flag 8\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PCFLAG ) </loc>
//      <o.8..8> FLAG8
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PCFLAG_FLAG7  ---------------------------------
// SVD Line: 3158

//  <item> SFDITEM_FIELD__INTC_PCFLAG_FLAG7
//    <name> FLAG7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001208) \nPort C Interrupt Flag 7\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PCFLAG ) </loc>
//      <o.7..7> FLAG7
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PCFLAG_FLAG6  ---------------------------------
// SVD Line: 3176

//  <item> SFDITEM_FIELD__INTC_PCFLAG_FLAG6
//    <name> FLAG6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40001208) \nPort C Interrupt Flag 6\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PCFLAG ) </loc>
//      <o.6..6> FLAG6
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PCFLAG_FLAG5  ---------------------------------
// SVD Line: 3194

//  <item> SFDITEM_FIELD__INTC_PCFLAG_FLAG5
//    <name> FLAG5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40001208) \nPort C Interrupt Flag 5\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PCFLAG ) </loc>
//      <o.5..5> FLAG5
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PCFLAG_FLAG4  ---------------------------------
// SVD Line: 3212

//  <item> SFDITEM_FIELD__INTC_PCFLAG_FLAG4
//    <name> FLAG4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40001208) \nPort C Interrupt Flag 4\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PCFLAG ) </loc>
//      <o.4..4> FLAG4
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PCFLAG_FLAG3  ---------------------------------
// SVD Line: 3230

//  <item> SFDITEM_FIELD__INTC_PCFLAG_FLAG3
//    <name> FLAG3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001208) \nPort C Interrupt Flag 3\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PCFLAG ) </loc>
//      <o.3..3> FLAG3
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PCFLAG_FLAG2  ---------------------------------
// SVD Line: 3248

//  <item> SFDITEM_FIELD__INTC_PCFLAG_FLAG2
//    <name> FLAG2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001208) \nPort C Interrupt Flag 2\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PCFLAG ) </loc>
//      <o.2..2> FLAG2
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PCFLAG_FLAG1  ---------------------------------
// SVD Line: 3266

//  <item> SFDITEM_FIELD__INTC_PCFLAG_FLAG1
//    <name> FLAG1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001208) \nPort C Interrupt Flag 1\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PCFLAG ) </loc>
//      <o.1..1> FLAG1
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PCFLAG_FLAG0  ---------------------------------
// SVD Line: 3284

//  <item> SFDITEM_FIELD__INTC_PCFLAG_FLAG0
//    <name> FLAG0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001208) \nPort C Interrupt Flag 0\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PCFLAG ) </loc>
//      <o.0..0> FLAG0
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: INTC_PCFLAG  ----------------------------------
// SVD Line: 3077

//  <rtree> SFDITEM_REG__INTC_PCFLAG
//    <name> PCFLAG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001208) Port C Interrupt Flag Register </i>
//    <loc> ( (unsigned int)((INTC_PCFLAG >> 0) & 0xFFFFFFFF), ((INTC_PCFLAG = (INTC_PCFLAG & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__INTC_PCFLAG_FLAG11 </item>
//    <item> SFDITEM_FIELD__INTC_PCFLAG_FLAG10 </item>
//    <item> SFDITEM_FIELD__INTC_PCFLAG_FLAG9 </item>
//    <item> SFDITEM_FIELD__INTC_PCFLAG_FLAG8 </item>
//    <item> SFDITEM_FIELD__INTC_PCFLAG_FLAG7 </item>
//    <item> SFDITEM_FIELD__INTC_PCFLAG_FLAG6 </item>
//    <item> SFDITEM_FIELD__INTC_PCFLAG_FLAG5 </item>
//    <item> SFDITEM_FIELD__INTC_PCFLAG_FLAG4 </item>
//    <item> SFDITEM_FIELD__INTC_PCFLAG_FLAG3 </item>
//    <item> SFDITEM_FIELD__INTC_PCFLAG_FLAG2 </item>
//    <item> SFDITEM_FIELD__INTC_PCFLAG_FLAG1 </item>
//    <item> SFDITEM_FIELD__INTC_PCFLAG_FLAG0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: INTC_PDFLAG  -------------------------------
// SVD Line: 3304

unsigned int INTC_PDFLAG __AT (0x4000120C);



// ------------------------------  Field Item: INTC_PDFLAG_FLAG7  ---------------------------------
// SVD Line: 3313

//  <item> SFDITEM_FIELD__INTC_PDFLAG_FLAG7
//    <name> FLAG7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000120C) \nPort D Interrupt Flag 7\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PDFLAG ) </loc>
//      <o.7..7> FLAG7
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PDFLAG_FLAG6  ---------------------------------
// SVD Line: 3331

//  <item> SFDITEM_FIELD__INTC_PDFLAG_FLAG6
//    <name> FLAG6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000120C) \nPort D Interrupt Flag 6\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PDFLAG ) </loc>
//      <o.6..6> FLAG6
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PDFLAG_FLAG5  ---------------------------------
// SVD Line: 3349

//  <item> SFDITEM_FIELD__INTC_PDFLAG_FLAG5
//    <name> FLAG5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000120C) \nPort D Interrupt Flag 5\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PDFLAG ) </loc>
//      <o.5..5> FLAG5
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PDFLAG_FLAG4  ---------------------------------
// SVD Line: 3367

//  <item> SFDITEM_FIELD__INTC_PDFLAG_FLAG4
//    <name> FLAG4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000120C) \nPort D Interrupt Flag 4\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PDFLAG ) </loc>
//      <o.4..4> FLAG4
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PDFLAG_FLAG3  ---------------------------------
// SVD Line: 3385

//  <item> SFDITEM_FIELD__INTC_PDFLAG_FLAG3
//    <name> FLAG3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000120C) \nPort D Interrupt Flag 3\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PDFLAG ) </loc>
//      <o.3..3> FLAG3
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PDFLAG_FLAG2  ---------------------------------
// SVD Line: 3403

//  <item> SFDITEM_FIELD__INTC_PDFLAG_FLAG2
//    <name> FLAG2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000120C) \nPort D Interrupt Flag 2\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PDFLAG ) </loc>
//      <o.2..2> FLAG2
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PDFLAG_FLAG1  ---------------------------------
// SVD Line: 3421

//  <item> SFDITEM_FIELD__INTC_PDFLAG_FLAG1
//    <name> FLAG1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000120C) \nPort D Interrupt Flag 1\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PDFLAG ) </loc>
//      <o.1..1> FLAG1
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PDFLAG_FLAG0  ---------------------------------
// SVD Line: 3439

//  <item> SFDITEM_FIELD__INTC_PDFLAG_FLAG0
//    <name> FLAG0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000120C) \nPort D Interrupt Flag 0\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PDFLAG ) </loc>
//      <o.0..0> FLAG0
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: INTC_PDFLAG  ----------------------------------
// SVD Line: 3304

//  <rtree> SFDITEM_REG__INTC_PDFLAG
//    <name> PDFLAG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000120C) Port D Interrupt Flag Register </i>
//    <loc> ( (unsigned int)((INTC_PDFLAG >> 0) & 0xFFFFFFFF), ((INTC_PDFLAG = (INTC_PDFLAG & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__INTC_PDFLAG_FLAG7 </item>
//    <item> SFDITEM_FIELD__INTC_PDFLAG_FLAG6 </item>
//    <item> SFDITEM_FIELD__INTC_PDFLAG_FLAG5 </item>
//    <item> SFDITEM_FIELD__INTC_PDFLAG_FLAG4 </item>
//    <item> SFDITEM_FIELD__INTC_PDFLAG_FLAG3 </item>
//    <item> SFDITEM_FIELD__INTC_PDFLAG_FLAG2 </item>
//    <item> SFDITEM_FIELD__INTC_PDFLAG_FLAG1 </item>
//    <item> SFDITEM_FIELD__INTC_PDFLAG_FLAG0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: INTC_PEFLAG  -------------------------------
// SVD Line: 3459

unsigned int INTC_PEFLAG __AT (0x40001210);



// ------------------------------  Field Item: INTC_PEFLAG_FLAG4  ---------------------------------
// SVD Line: 3468

//  <item> SFDITEM_FIELD__INTC_PEFLAG_FLAG4
//    <name> FLAG4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40001210) \nPort E Interrupt Flag 4\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PEFLAG ) </loc>
//      <o.4..4> FLAG4
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PEFLAG_FLAG3  ---------------------------------
// SVD Line: 3486

//  <item> SFDITEM_FIELD__INTC_PEFLAG_FLAG3
//    <name> FLAG3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001210) \nPort E Interrupt Flag 3\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PEFLAG ) </loc>
//      <o.3..3> FLAG3
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PEFLAG_FLAG2  ---------------------------------
// SVD Line: 3504

//  <item> SFDITEM_FIELD__INTC_PEFLAG_FLAG2
//    <name> FLAG2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001210) \nPort E Interrupt Flag 2\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PEFLAG ) </loc>
//      <o.2..2> FLAG2
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PEFLAG_FLAG1  ---------------------------------
// SVD Line: 3522

//  <item> SFDITEM_FIELD__INTC_PEFLAG_FLAG1
//    <name> FLAG1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001210) \nPort E Interrupt Flag 1\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PEFLAG ) </loc>
//      <o.1..1> FLAG1
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PEFLAG_FLAG0  ---------------------------------
// SVD Line: 3540

//  <item> SFDITEM_FIELD__INTC_PEFLAG_FLAG0
//    <name> FLAG0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001210) \nPort E Interrupt Flag 0\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PEFLAG ) </loc>
//      <o.0..0> FLAG0
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: INTC_PEFLAG  ----------------------------------
// SVD Line: 3459

//  <rtree> SFDITEM_REG__INTC_PEFLAG
//    <name> PEFLAG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001210) Port E Interrupt Flag Register </i>
//    <loc> ( (unsigned int)((INTC_PEFLAG >> 0) & 0xFFFFFFFF), ((INTC_PEFLAG = (INTC_PEFLAG & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__INTC_PEFLAG_FLAG4 </item>
//    <item> SFDITEM_FIELD__INTC_PEFLAG_FLAG3 </item>
//    <item> SFDITEM_FIELD__INTC_PEFLAG_FLAG2 </item>
//    <item> SFDITEM_FIELD__INTC_PEFLAG_FLAG1 </item>
//    <item> SFDITEM_FIELD__INTC_PEFLAG_FLAG0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: INTC_PFFLAG  -------------------------------
// SVD Line: 3560

unsigned int INTC_PFFLAG __AT (0x40001214);



// ------------------------------  Field Item: INTC_PFFLAG_FLAG3  ---------------------------------
// SVD Line: 3569

//  <item> SFDITEM_FIELD__INTC_PFFLAG_FLAG3
//    <name> FLAG3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001214) \nPort F Interrupt Flag 3\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PFFLAG ) </loc>
//      <o.3..3> FLAG3
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PFFLAG_FLAG2  ---------------------------------
// SVD Line: 3587

//  <item> SFDITEM_FIELD__INTC_PFFLAG_FLAG2
//    <name> FLAG2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001214) \nPort F Interrupt Flag 2\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PFFLAG ) </loc>
//      <o.2..2> FLAG2
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PFFLAG_FLAG1  ---------------------------------
// SVD Line: 3605

//  <item> SFDITEM_FIELD__INTC_PFFLAG_FLAG1
//    <name> FLAG1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001214) \nPort F Interrupt Flag 1\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PFFLAG ) </loc>
//      <o.1..1> FLAG1
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: INTC_PFFLAG_FLAG0  ---------------------------------
// SVD Line: 3623

//  <item> SFDITEM_FIELD__INTC_PFFLAG_FLAG0
//    <name> FLAG0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001214) \nPort F Interrupt Flag 0\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_PFFLAG ) </loc>
//      <o.0..0> FLAG0
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: INTC_PFFLAG  ----------------------------------
// SVD Line: 3560

//  <rtree> SFDITEM_REG__INTC_PFFLAG
//    <name> PFFLAG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001214) Port F Interrupt Flag Register </i>
//    <loc> ( (unsigned int)((INTC_PFFLAG >> 0) & 0xFFFFFFFF), ((INTC_PFFLAG = (INTC_PFFLAG & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__INTC_PFFLAG_FLAG3 </item>
//    <item> SFDITEM_FIELD__INTC_PFFLAG_FLAG2 </item>
//    <item> SFDITEM_FIELD__INTC_PFFLAG_FLAG1 </item>
//    <item> SFDITEM_FIELD__INTC_PFFLAG_FLAG0 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: INTC_EINT0CONF1  -----------------------------
// SVD Line: 3643

unsigned int INTC_EINT0CONF1 __AT (0x40001300);



// ----------------------------  Field Item: INTC_EINT0CONF1_CONF7  -------------------------------
// SVD Line: 3652

//  <item> SFDITEM_FIELD__INTC_EINT0CONF1_CONF7
//    <name> CONF7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40001300) \nExternal Interrupt 0 Configuration 7\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT0CONF1 ) </loc>
//      <o.31..28> CONF7
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT0CONF1_CONF6  -------------------------------
// SVD Line: 3690

//  <item> SFDITEM_FIELD__INTC_EINT0CONF1_CONF6
//    <name> CONF6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40001300) \nExternal Interrupt 0 Configuration 6\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT0CONF1 ) </loc>
//      <o.27..24> CONF6
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT0CONF1_CONF5  -------------------------------
// SVD Line: 3728

//  <item> SFDITEM_FIELD__INTC_EINT0CONF1_CONF5
//    <name> CONF5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x40001300) \nExternal Interrupt 0 Configuration 5\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT0CONF1 ) </loc>
//      <o.23..20> CONF5
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT0CONF1_CONF4  -------------------------------
// SVD Line: 3766

//  <item> SFDITEM_FIELD__INTC_EINT0CONF1_CONF4
//    <name> CONF4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40001300) \nExternal Interrupt 0 Configuration 4\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT0CONF1 ) </loc>
//      <o.19..16> CONF4
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT0CONF1_CONF3  -------------------------------
// SVD Line: 3804

//  <item> SFDITEM_FIELD__INTC_EINT0CONF1_CONF3
//    <name> CONF3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40001300) \nExternal Interrupt 0 Configuration 3\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT0CONF1 ) </loc>
//      <o.15..12> CONF3
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT0CONF1_CONF2  -------------------------------
// SVD Line: 3842

//  <item> SFDITEM_FIELD__INTC_EINT0CONF1_CONF2
//    <name> CONF2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40001300) \nExternal Interrupt 0 Configuration 2\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT0CONF1 ) </loc>
//      <o.11..8> CONF2
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT0CONF1_CONF1  -------------------------------
// SVD Line: 3880

//  <item> SFDITEM_FIELD__INTC_EINT0CONF1_CONF1
//    <name> CONF1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40001300) \nExternal Interrupt 0 Configuration 1\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT0CONF1 ) </loc>
//      <o.7..4> CONF1
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT0CONF1_CONF0  -------------------------------
// SVD Line: 3918

//  <item> SFDITEM_FIELD__INTC_EINT0CONF1_CONF0
//    <name> CONF0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40001300) \nExternal Interrupt 0 Configuration 0\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT0CONF1 ) </loc>
//      <o.3..0> CONF0
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -----------------------------  Register RTree: INTC_EINT0CONF1  --------------------------------
// SVD Line: 3643

//  <rtree> SFDITEM_REG__INTC_EINT0CONF1
//    <name> EINT0CONF1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001300) External Interrupt 0 Configuration Register 1 </i>
//    <loc> ( (unsigned int)((INTC_EINT0CONF1 >> 0) & 0xFFFFFFFF), ((INTC_EINT0CONF1 = (INTC_EINT0CONF1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__INTC_EINT0CONF1_CONF7 </item>
//    <item> SFDITEM_FIELD__INTC_EINT0CONF1_CONF6 </item>
//    <item> SFDITEM_FIELD__INTC_EINT0CONF1_CONF5 </item>
//    <item> SFDITEM_FIELD__INTC_EINT0CONF1_CONF4 </item>
//    <item> SFDITEM_FIELD__INTC_EINT0CONF1_CONF3 </item>
//    <item> SFDITEM_FIELD__INTC_EINT0CONF1_CONF2 </item>
//    <item> SFDITEM_FIELD__INTC_EINT0CONF1_CONF1 </item>
//    <item> SFDITEM_FIELD__INTC_EINT0CONF1_CONF0 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: INTC_EINT1CONF1  -----------------------------
// SVD Line: 3958

unsigned int INTC_EINT1CONF1 __AT (0x40001304);



// ----------------------------  Field Item: INTC_EINT1CONF1_CONF7  -------------------------------
// SVD Line: 3967

//  <item> SFDITEM_FIELD__INTC_EINT1CONF1_CONF7
//    <name> CONF7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40001304) \nExternal Interrupt 1 Configuration 7\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT1CONF1 ) </loc>
//      <o.31..28> CONF7
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT1CONF1_CONF6  -------------------------------
// SVD Line: 4005

//  <item> SFDITEM_FIELD__INTC_EINT1CONF1_CONF6
//    <name> CONF6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40001304) \nExternal Interrupt 1 Configuration 6\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT1CONF1 ) </loc>
//      <o.27..24> CONF6
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT1CONF1_CONF5  -------------------------------
// SVD Line: 4043

//  <item> SFDITEM_FIELD__INTC_EINT1CONF1_CONF5
//    <name> CONF5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x40001304) \nExternal Interrupt 1 Configuration 5\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT1CONF1 ) </loc>
//      <o.23..20> CONF5
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT1CONF1_CONF4  -------------------------------
// SVD Line: 4081

//  <item> SFDITEM_FIELD__INTC_EINT1CONF1_CONF4
//    <name> CONF4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40001304) \nExternal Interrupt 1 Configuration 4\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT1CONF1 ) </loc>
//      <o.19..16> CONF4
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT1CONF1_CONF3  -------------------------------
// SVD Line: 4119

//  <item> SFDITEM_FIELD__INTC_EINT1CONF1_CONF3
//    <name> CONF3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40001304) \nExternal Interrupt 1 Configuration 3\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT1CONF1 ) </loc>
//      <o.15..12> CONF3
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT1CONF1_CONF2  -------------------------------
// SVD Line: 4157

//  <item> SFDITEM_FIELD__INTC_EINT1CONF1_CONF2
//    <name> CONF2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40001304) \nExternal Interrupt 1 Configuration 2\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT1CONF1 ) </loc>
//      <o.11..8> CONF2
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT1CONF1_CONF1  -------------------------------
// SVD Line: 4195

//  <item> SFDITEM_FIELD__INTC_EINT1CONF1_CONF1
//    <name> CONF1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40001304) \nExternal Interrupt 1 Configuration 1\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT1CONF1 ) </loc>
//      <o.7..4> CONF1
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT1CONF1_CONF0  -------------------------------
// SVD Line: 4233

//  <item> SFDITEM_FIELD__INTC_EINT1CONF1_CONF0
//    <name> CONF0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40001304) \nExternal Interrupt 1 Configuration 0\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT1CONF1 ) </loc>
//      <o.3..0> CONF0
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -----------------------------  Register RTree: INTC_EINT1CONF1  --------------------------------
// SVD Line: 3958

//  <rtree> SFDITEM_REG__INTC_EINT1CONF1
//    <name> EINT1CONF1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001304) External Interrupt 1 Configuration Register 1 </i>
//    <loc> ( (unsigned int)((INTC_EINT1CONF1 >> 0) & 0xFFFFFFFF), ((INTC_EINT1CONF1 = (INTC_EINT1CONF1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__INTC_EINT1CONF1_CONF7 </item>
//    <item> SFDITEM_FIELD__INTC_EINT1CONF1_CONF6 </item>
//    <item> SFDITEM_FIELD__INTC_EINT1CONF1_CONF5 </item>
//    <item> SFDITEM_FIELD__INTC_EINT1CONF1_CONF4 </item>
//    <item> SFDITEM_FIELD__INTC_EINT1CONF1_CONF3 </item>
//    <item> SFDITEM_FIELD__INTC_EINT1CONF1_CONF2 </item>
//    <item> SFDITEM_FIELD__INTC_EINT1CONF1_CONF1 </item>
//    <item> SFDITEM_FIELD__INTC_EINT1CONF1_CONF0 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: INTC_EINT2CONF1  -----------------------------
// SVD Line: 4273

unsigned int INTC_EINT2CONF1 __AT (0x40001308);



// ----------------------------  Field Item: INTC_EINT2CONF1_CONF7  -------------------------------
// SVD Line: 4282

//  <item> SFDITEM_FIELD__INTC_EINT2CONF1_CONF7
//    <name> CONF7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x40001308) \nExternal Interrupt 2 Configuration 7\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT2CONF1 ) </loc>
//      <o.31..28> CONF7
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT2CONF1_CONF6  -------------------------------
// SVD Line: 4320

//  <item> SFDITEM_FIELD__INTC_EINT2CONF1_CONF6
//    <name> CONF6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x40001308) \nExternal Interrupt 2 Configuration 6\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT2CONF1 ) </loc>
//      <o.27..24> CONF6
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT2CONF1_CONF5  -------------------------------
// SVD Line: 4358

//  <item> SFDITEM_FIELD__INTC_EINT2CONF1_CONF5
//    <name> CONF5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x40001308) \nExternal Interrupt 2 Configuration 5\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT2CONF1 ) </loc>
//      <o.23..20> CONF5
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT2CONF1_CONF4  -------------------------------
// SVD Line: 4396

//  <item> SFDITEM_FIELD__INTC_EINT2CONF1_CONF4
//    <name> CONF4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40001308) \nExternal Interrupt 2 Configuration 4\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT2CONF1 ) </loc>
//      <o.19..16> CONF4
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT2CONF1_CONF3  -------------------------------
// SVD Line: 4434

//  <item> SFDITEM_FIELD__INTC_EINT2CONF1_CONF3
//    <name> CONF3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40001308) \nExternal Interrupt 2 Configuration 3\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT2CONF1 ) </loc>
//      <o.15..12> CONF3
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT2CONF1_CONF2  -------------------------------
// SVD Line: 4472

//  <item> SFDITEM_FIELD__INTC_EINT2CONF1_CONF2
//    <name> CONF2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40001308) \nExternal Interrupt 2 Configuration 2\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT2CONF1 ) </loc>
//      <o.11..8> CONF2
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT2CONF1_CONF1  -------------------------------
// SVD Line: 4510

//  <item> SFDITEM_FIELD__INTC_EINT2CONF1_CONF1
//    <name> CONF1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40001308) \nExternal Interrupt 2 Configuration 1\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT2CONF1 ) </loc>
//      <o.7..4> CONF1
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT2CONF1_CONF0  -------------------------------
// SVD Line: 4548

//  <item> SFDITEM_FIELD__INTC_EINT2CONF1_CONF0
//    <name> CONF0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40001308) \nExternal Interrupt 2 Configuration 0\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT2CONF1 ) </loc>
//      <o.3..0> CONF0
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -----------------------------  Register RTree: INTC_EINT2CONF1  --------------------------------
// SVD Line: 4273

//  <rtree> SFDITEM_REG__INTC_EINT2CONF1
//    <name> EINT2CONF1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001308) External Interrupt 2 Configuration Register 1 </i>
//    <loc> ( (unsigned int)((INTC_EINT2CONF1 >> 0) & 0xFFFFFFFF), ((INTC_EINT2CONF1 = (INTC_EINT2CONF1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__INTC_EINT2CONF1_CONF7 </item>
//    <item> SFDITEM_FIELD__INTC_EINT2CONF1_CONF6 </item>
//    <item> SFDITEM_FIELD__INTC_EINT2CONF1_CONF5 </item>
//    <item> SFDITEM_FIELD__INTC_EINT2CONF1_CONF4 </item>
//    <item> SFDITEM_FIELD__INTC_EINT2CONF1_CONF3 </item>
//    <item> SFDITEM_FIELD__INTC_EINT2CONF1_CONF2 </item>
//    <item> SFDITEM_FIELD__INTC_EINT2CONF1_CONF1 </item>
//    <item> SFDITEM_FIELD__INTC_EINT2CONF1_CONF0 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: INTC_EINT3CONF1  -----------------------------
// SVD Line: 4588

unsigned int INTC_EINT3CONF1 __AT (0x4000130C);



// ----------------------------  Field Item: INTC_EINT3CONF1_CONF7  -------------------------------
// SVD Line: 4597

//  <item> SFDITEM_FIELD__INTC_EINT3CONF1_CONF7
//    <name> CONF7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x4000130C) \nExternal Interrupt 3 Configuration 7\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT3CONF1 ) </loc>
//      <o.31..28> CONF7
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT3CONF1_CONF6  -------------------------------
// SVD Line: 4635

//  <item> SFDITEM_FIELD__INTC_EINT3CONF1_CONF6
//    <name> CONF6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x4000130C) \nExternal Interrupt 3 Configuration 6\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT3CONF1 ) </loc>
//      <o.27..24> CONF6
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT3CONF1_CONF5  -------------------------------
// SVD Line: 4673

//  <item> SFDITEM_FIELD__INTC_EINT3CONF1_CONF5
//    <name> CONF5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x4000130C) \nExternal Interrupt 3 Configuration 5\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT3CONF1 ) </loc>
//      <o.23..20> CONF5
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT3CONF1_CONF4  -------------------------------
// SVD Line: 4711

//  <item> SFDITEM_FIELD__INTC_EINT3CONF1_CONF4
//    <name> CONF4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x4000130C) \nExternal Interrupt 3 Configuration 4\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT3CONF1 ) </loc>
//      <o.19..16> CONF4
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT3CONF1_CONF3  -------------------------------
// SVD Line: 4749

//  <item> SFDITEM_FIELD__INTC_EINT3CONF1_CONF3
//    <name> CONF3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x4000130C) \nExternal Interrupt 3 Configuration 3\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT3CONF1 ) </loc>
//      <o.15..12> CONF3
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT3CONF1_CONF2  -------------------------------
// SVD Line: 4787

//  <item> SFDITEM_FIELD__INTC_EINT3CONF1_CONF2
//    <name> CONF2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x4000130C) \nExternal Interrupt 3 Configuration 2\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT3CONF1 ) </loc>
//      <o.11..8> CONF2
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT3CONF1_CONF1  -------------------------------
// SVD Line: 4825

//  <item> SFDITEM_FIELD__INTC_EINT3CONF1_CONF1
//    <name> CONF1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x4000130C) \nExternal Interrupt 3 Configuration 1\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT3CONF1 ) </loc>
//      <o.7..4> CONF1
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT3CONF1_CONF0  -------------------------------
// SVD Line: 4863

//  <item> SFDITEM_FIELD__INTC_EINT3CONF1_CONF0
//    <name> CONF0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4000130C) \nExternal Interrupt 3 Configuration 0\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT3CONF1 ) </loc>
//      <o.3..0> CONF0
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -----------------------------  Register RTree: INTC_EINT3CONF1  --------------------------------
// SVD Line: 4588

//  <rtree> SFDITEM_REG__INTC_EINT3CONF1
//    <name> EINT3CONF1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000130C) External Interrupt 3 Configuration Register 1 </i>
//    <loc> ( (unsigned int)((INTC_EINT3CONF1 >> 0) & 0xFFFFFFFF), ((INTC_EINT3CONF1 = (INTC_EINT3CONF1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__INTC_EINT3CONF1_CONF7 </item>
//    <item> SFDITEM_FIELD__INTC_EINT3CONF1_CONF6 </item>
//    <item> SFDITEM_FIELD__INTC_EINT3CONF1_CONF5 </item>
//    <item> SFDITEM_FIELD__INTC_EINT3CONF1_CONF4 </item>
//    <item> SFDITEM_FIELD__INTC_EINT3CONF1_CONF3 </item>
//    <item> SFDITEM_FIELD__INTC_EINT3CONF1_CONF2 </item>
//    <item> SFDITEM_FIELD__INTC_EINT3CONF1_CONF1 </item>
//    <item> SFDITEM_FIELD__INTC_EINT3CONF1_CONF0 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: INTC_EINT0CONF2  -----------------------------
// SVD Line: 4903

unsigned int INTC_EINT0CONF2 __AT (0x40001310);



// ---------------------------  Field Item: INTC_EINT0CONF2_CONF12  -------------------------------
// SVD Line: 4912

//  <item> SFDITEM_FIELD__INTC_EINT0CONF2_CONF12
//    <name> CONF12 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40001310) \nExternal Interrupt 0 Configuration 12\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT0CONF2 ) </loc>
//      <o.19..16> CONF12
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: INTC_EINT0CONF2_CONF11  -------------------------------
// SVD Line: 4950

//  <item> SFDITEM_FIELD__INTC_EINT0CONF2_CONF11
//    <name> CONF11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40001310) \nExternal Interrupt 0 Configuration 11\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT0CONF2 ) </loc>
//      <o.15..12> CONF11
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: INTC_EINT0CONF2_CONF10  -------------------------------
// SVD Line: 4988

//  <item> SFDITEM_FIELD__INTC_EINT0CONF2_CONF10
//    <name> CONF10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40001310) \nExternal Interrupt 0 Configuration 10\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT0CONF2 ) </loc>
//      <o.11..8> CONF10
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT0CONF2_CONF9  -------------------------------
// SVD Line: 5026

//  <item> SFDITEM_FIELD__INTC_EINT0CONF2_CONF9
//    <name> CONF9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40001310) \nExternal Interrupt 0 Configuration 9\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT0CONF2 ) </loc>
//      <o.7..4> CONF9
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT0CONF2_CONF8  -------------------------------
// SVD Line: 5064

//  <item> SFDITEM_FIELD__INTC_EINT0CONF2_CONF8
//    <name> CONF8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40001310) \nExternal Interrupt 0 Configuration 8\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT0CONF2 ) </loc>
//      <o.3..0> CONF8
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -----------------------------  Register RTree: INTC_EINT0CONF2  --------------------------------
// SVD Line: 4903

//  <rtree> SFDITEM_REG__INTC_EINT0CONF2
//    <name> EINT0CONF2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001310) External Interrupt 0 Configuration Register 2 </i>
//    <loc> ( (unsigned int)((INTC_EINT0CONF2 >> 0) & 0xFFFFFFFF), ((INTC_EINT0CONF2 = (INTC_EINT0CONF2 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__INTC_EINT0CONF2_CONF12 </item>
//    <item> SFDITEM_FIELD__INTC_EINT0CONF2_CONF11 </item>
//    <item> SFDITEM_FIELD__INTC_EINT0CONF2_CONF10 </item>
//    <item> SFDITEM_FIELD__INTC_EINT0CONF2_CONF9 </item>
//    <item> SFDITEM_FIELD__INTC_EINT0CONF2_CONF8 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: INTC_EINT1CONF2  -----------------------------
// SVD Line: 5104

unsigned int INTC_EINT1CONF2 __AT (0x40001314);



// ---------------------------  Field Item: INTC_EINT1CONF2_CONF12  -------------------------------
// SVD Line: 5113

//  <item> SFDITEM_FIELD__INTC_EINT1CONF2_CONF12
//    <name> CONF12 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40001314) \nExternal Interrupt 1 Configuration 12\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT1CONF2 ) </loc>
//      <o.19..16> CONF12
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: INTC_EINT1CONF2_CONF11  -------------------------------
// SVD Line: 5151

//  <item> SFDITEM_FIELD__INTC_EINT1CONF2_CONF11
//    <name> CONF11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40001314) \nExternal Interrupt 1 Configuration 11\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT1CONF2 ) </loc>
//      <o.15..12> CONF11
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: INTC_EINT1CONF2_CONF10  -------------------------------
// SVD Line: 5189

//  <item> SFDITEM_FIELD__INTC_EINT1CONF2_CONF10
//    <name> CONF10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40001314) \nExternal Interrupt 1 Configuration 10\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT1CONF2 ) </loc>
//      <o.11..8> CONF10
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT1CONF2_CONF9  -------------------------------
// SVD Line: 5227

//  <item> SFDITEM_FIELD__INTC_EINT1CONF2_CONF9
//    <name> CONF9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40001314) \nExternal Interrupt 1 Configuration 9\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT1CONF2 ) </loc>
//      <o.7..4> CONF9
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT1CONF2_CONF8  -------------------------------
// SVD Line: 5265

//  <item> SFDITEM_FIELD__INTC_EINT1CONF2_CONF8
//    <name> CONF8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40001314) \nExternal Interrupt 1 Configuration 8\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT1CONF2 ) </loc>
//      <o.3..0> CONF8
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -----------------------------  Register RTree: INTC_EINT1CONF2  --------------------------------
// SVD Line: 5104

//  <rtree> SFDITEM_REG__INTC_EINT1CONF2
//    <name> EINT1CONF2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001314) External Interrupt 1 Configuration Register 2 </i>
//    <loc> ( (unsigned int)((INTC_EINT1CONF2 >> 0) & 0xFFFFFFFF), ((INTC_EINT1CONF2 = (INTC_EINT1CONF2 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__INTC_EINT1CONF2_CONF12 </item>
//    <item> SFDITEM_FIELD__INTC_EINT1CONF2_CONF11 </item>
//    <item> SFDITEM_FIELD__INTC_EINT1CONF2_CONF10 </item>
//    <item> SFDITEM_FIELD__INTC_EINT1CONF2_CONF9 </item>
//    <item> SFDITEM_FIELD__INTC_EINT1CONF2_CONF8 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: INTC_EINT2CONF2  -----------------------------
// SVD Line: 5305

unsigned int INTC_EINT2CONF2 __AT (0x40001318);



// ---------------------------  Field Item: INTC_EINT2CONF2_CONF12  -------------------------------
// SVD Line: 5314

//  <item> SFDITEM_FIELD__INTC_EINT2CONF2_CONF12
//    <name> CONF12 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x40001318) \nExternal Interrupt 2 Configuration 12\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT2CONF2 ) </loc>
//      <o.19..16> CONF12
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: INTC_EINT2CONF2_CONF11  -------------------------------
// SVD Line: 5352

//  <item> SFDITEM_FIELD__INTC_EINT2CONF2_CONF11
//    <name> CONF11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x40001318) \nExternal Interrupt 2 Configuration 11\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT2CONF2 ) </loc>
//      <o.15..12> CONF11
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: INTC_EINT2CONF2_CONF10  -------------------------------
// SVD Line: 5390

//  <item> SFDITEM_FIELD__INTC_EINT2CONF2_CONF10
//    <name> CONF10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40001318) \nExternal Interrupt 2 Configuration 10\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT2CONF2 ) </loc>
//      <o.11..8> CONF10
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT2CONF2_CONF9  -------------------------------
// SVD Line: 5428

//  <item> SFDITEM_FIELD__INTC_EINT2CONF2_CONF9
//    <name> CONF9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40001318) \nExternal Interrupt 2 Configuration 9\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT2CONF2 ) </loc>
//      <o.7..4> CONF9
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT2CONF2_CONF8  -------------------------------
// SVD Line: 5466

//  <item> SFDITEM_FIELD__INTC_EINT2CONF2_CONF8
//    <name> CONF8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40001318) \nExternal Interrupt 2 Configuration 8\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT2CONF2 ) </loc>
//      <o.3..0> CONF8
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -----------------------------  Register RTree: INTC_EINT2CONF2  --------------------------------
// SVD Line: 5305

//  <rtree> SFDITEM_REG__INTC_EINT2CONF2
//    <name> EINT2CONF2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001318) External Interrupt 2 Configuration Register 2 </i>
//    <loc> ( (unsigned int)((INTC_EINT2CONF2 >> 0) & 0xFFFFFFFF), ((INTC_EINT2CONF2 = (INTC_EINT2CONF2 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__INTC_EINT2CONF2_CONF12 </item>
//    <item> SFDITEM_FIELD__INTC_EINT2CONF2_CONF11 </item>
//    <item> SFDITEM_FIELD__INTC_EINT2CONF2_CONF10 </item>
//    <item> SFDITEM_FIELD__INTC_EINT2CONF2_CONF9 </item>
//    <item> SFDITEM_FIELD__INTC_EINT2CONF2_CONF8 </item>
//  </rtree>
//  


// -------------------------  Register Item Address: INTC_EINT3CONF2  -----------------------------
// SVD Line: 5506

unsigned int INTC_EINT3CONF2 __AT (0x4000131C);



// ---------------------------  Field Item: INTC_EINT3CONF2_CONF12  -------------------------------
// SVD Line: 5515

//  <item> SFDITEM_FIELD__INTC_EINT3CONF2_CONF12
//    <name> CONF12 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x4000131C) \nExternal Interrupt 3 Configuration 12\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT3CONF2 ) </loc>
//      <o.19..16> CONF12
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: INTC_EINT3CONF2_CONF11  -------------------------------
// SVD Line: 5553

//  <item> SFDITEM_FIELD__INTC_EINT3CONF2_CONF11
//    <name> CONF11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x4000131C) \nExternal Interrupt 3 Configuration 11\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT3CONF2 ) </loc>
//      <o.15..12> CONF11
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: INTC_EINT3CONF2_CONF10  -------------------------------
// SVD Line: 5591

//  <item> SFDITEM_FIELD__INTC_EINT3CONF2_CONF10
//    <name> CONF10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x4000131C) \nExternal Interrupt 3 Configuration 10\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT3CONF2 ) </loc>
//      <o.11..8> CONF10
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT3CONF2_CONF9  -------------------------------
// SVD Line: 5629

//  <item> SFDITEM_FIELD__INTC_EINT3CONF2_CONF9
//    <name> CONF9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x4000131C) \nExternal Interrupt 3 Configuration 9\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT3CONF2 ) </loc>
//      <o.7..4> CONF9
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_EINT3CONF2_CONF8  -------------------------------
// SVD Line: 5667

//  <item> SFDITEM_FIELD__INTC_EINT3CONF2_CONF8
//    <name> CONF8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x4000131C) \nExternal Interrupt 3 Configuration 8\n0 : PA = Select PA.\n1 : PB = Select PB.\n2 : PC = Select PC.\n3 : PD = Select PD.\n4 : PE = Select PE.\n5 : PF = Select PF.\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_EINT3CONF2 ) </loc>
//      <o.3..0> CONF8
//        <0=> 0: PA = Select PA.
//        <1=> 1: PB = Select PB.
//        <2=> 2: PC = Select PC.
//        <3=> 3: PD = Select PD.
//        <4=> 4: PE = Select PE.
//        <5=> 5: PF = Select PF.
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -----------------------------  Register RTree: INTC_EINT3CONF2  --------------------------------
// SVD Line: 5506

//  <rtree> SFDITEM_REG__INTC_EINT3CONF2
//    <name> EINT3CONF2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000131C) External Interrupt 3 Configuration Register 2 </i>
//    <loc> ( (unsigned int)((INTC_EINT3CONF2 >> 0) & 0xFFFFFFFF), ((INTC_EINT3CONF2 = (INTC_EINT3CONF2 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__INTC_EINT3CONF2_CONF12 </item>
//    <item> SFDITEM_FIELD__INTC_EINT3CONF2_CONF11 </item>
//    <item> SFDITEM_FIELD__INTC_EINT3CONF2_CONF10 </item>
//    <item> SFDITEM_FIELD__INTC_EINT3CONF2_CONF9 </item>
//    <item> SFDITEM_FIELD__INTC_EINT3CONF2_CONF8 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: INTC_MSK  --------------------------------
// SVD Line: 5707

unsigned int INTC_MSK __AT (0x40001400);



// ----------------------------  Field Item: INTC_MSK_IMSK31_DMAC4  -------------------------------
// SVD Line: 5716

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK31_DMAC4
//    <name> IMSK31_DMAC4 </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40001400) \nInterrupt Source Mask 31 (DMAC4)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.31..31> IMSK31_DMAC4
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_MSK_IMSK30_DMAC3  -------------------------------
// SVD Line: 5734

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK30_DMAC3
//    <name> IMSK30_DMAC3 </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40001400) \nInterrupt Source Mask 30 (DMAC3)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.30..30> IMSK30_DMAC3
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_MSK_IMSK29_DMAC2  -------------------------------
// SVD Line: 5752

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK29_DMAC2
//    <name> IMSK29_DMAC2 </name>
//    <rw> 
//    <i> [Bit 29] RW (@ 0x40001400) \nInterrupt Source Mask 29 (DMAC2)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.29..29> IMSK29_DMAC2
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_MSK_IMSK28_RTCC  --------------------------------
// SVD Line: 5770

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK28_RTCC
//    <name> IMSK28_RTCC </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40001400) \nInterrupt Source Mask 28 (RTCC)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.28..28> IMSK28_RTCC
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_MSK_IMSK27_NULL  --------------------------------
// SVD Line: 5788

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK27_NULL
//    <name> IMSK27_NULL </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40001400) \nInterrupt Source Mask 27 (RSVD)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.27..27> IMSK27_NULL
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_MSK_IMSK26_NULL  --------------------------------
// SVD Line: 5806

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK26_NULL
//    <name> IMSK26_NULL </name>
//    <rw> 
//    <i> [Bit 26] RW (@ 0x40001400) \nInterrupt Source Mask 26 (RSVD)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.26..26> IMSK26_NULL
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: INTC_MSK_IMSK25_LPUART  -------------------------------
// SVD Line: 5824

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK25_LPUART
//    <name> IMSK25_LPUART </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40001400) \nInterrupt Source Mask 25 (LPUART)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.25..25> IMSK25_LPUART
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_MSK_IMSK24_DMAC1  -------------------------------
// SVD Line: 5842

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK24_DMAC1
//    <name> IMSK24_DMAC1 </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40001400) \nInterrupt Source Mask 24 (DMAC1)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.24..24> IMSK24_DMAC1
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_MSK_IMSK23_DMAC0  -------------------------------
// SVD Line: 5860

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK23_DMAC0
//    <name> IMSK23_DMAC0 </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40001400) \nInterrupt Source Mask 23 (DMAC0)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.23..23> IMSK23_DMAC0
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_MSK_IMSK22_CMPn  --------------------------------
// SVD Line: 5878

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK22_CMPn
//    <name> IMSK22_CMPn </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40001400) \nInterrupt Source Mask 22 (CMP)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.22..22> IMSK22_CMPn
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: INTC_MSK_IMSK21_TIMER43  ------------------------------
// SVD Line: 5896

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK21_TIMER43
//    <name> IMSK21_TIMER43 </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40001400) \nInterrupt Source Mask 21 (TIMER43)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.21..21> IMSK21_TIMER43
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_MSK_IMSK20_UART1  -------------------------------
// SVD Line: 5914

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK20_UART1
//    <name> IMSK20_UART1 </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40001400) \nInterrupt Source Mask 20 (UART1)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.20..20> IMSK20_UART1
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_MSK_IMSK19_UART0  -------------------------------
// SVD Line: 5932

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK19_UART0
//    <name> IMSK19_UART0 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40001400) \nInterrupt Source Mask 19 (UART0)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.19..19> IMSK19_UART0
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_MSK_IMSK18_ADC  --------------------------------
// SVD Line: 5950

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK18_ADC
//    <name> IMSK18_ADC </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40001400) \nInterrupt Source Mask 18 (ADC)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.18..18> IMSK18_ADC
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_MSK_IMSK17_SC1  --------------------------------
// SVD Line: 5968

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK17_SC1
//    <name> IMSK17_SC1 </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40001400) \nInterrupt Source Mask 17 (SC1)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.17..17> IMSK17_SC1
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_MSK_IMSK16_SC0  --------------------------------
// SVD Line: 5986

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK16_SC0
//    <name> IMSK16_SC0 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40001400) \nInterrupt Source Mask 16 (SC0)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.16..16> IMSK16_SC0
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: INTC_MSK_IMSK15_TIMER50  ------------------------------
// SVD Line: 6004

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK15_TIMER50
//    <name> IMSK15_TIMER50 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40001400) \nInterrupt Source Mask 15 (TIMER50)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.15..15> IMSK15_TIMER50
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_MSK_IMSK14_I2C1  --------------------------------
// SVD Line: 6022

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK14_I2C1
//    <name> IMSK14_I2C1 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40001400) \nInterrupt Source Mask 14 (I2C1)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.14..14> IMSK14_I2C1
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_MSK_IMSK13_SPI1  --------------------------------
// SVD Line: 6040

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK13_SPI1
//    <name> IMSK13_SPI1 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40001400) \nInterrupt Source Mask 13 (SPI1)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.13..13> IMSK13_SPI1
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_MSK_IMSK12_SPI0  --------------------------------
// SVD Line: 6058

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK12_SPI0
//    <name> IMSK12_SPI0 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40001400) \nInterrupt Source Mask 12 (SPI0)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.12..12> IMSK12_SPI0
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: INTC_MSK_IMSK11_USART10  ------------------------------
// SVD Line: 6076

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK11_USART10
//    <name> IMSK11_USART10 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40001400) \nInterrupt Source Mask 11 (USART10)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.11..11> IMSK11_USART10
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_MSK_IMSK10_I2C0  --------------------------------
// SVD Line: 6094

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK10_I2C0
//    <name> IMSK10_I2C0 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40001400) \nInterrupt Source Mask 10 (I2C0)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.10..10> IMSK10_I2C0
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: INTC_MSK_IMSK9_TIMER42  -------------------------------
// SVD Line: 6112

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK9_TIMER42
//    <name> IMSK9_TIMER42 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40001400) \nInterrupt Source Mask 9 (TIMER42)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.9..9> IMSK9_TIMER42
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: INTC_MSK_IMSK8_TIMER41  -------------------------------
// SVD Line: 6130

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK8_TIMER41
//    <name> IMSK8_TIMER41 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40001400) \nInterrupt Source Mask 8 (TIMER41)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.8..8> IMSK8_TIMER41
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: INTC_MSK_IMSK7_TIMER40  -------------------------------
// SVD Line: 6148

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK7_TIMER40
//    <name> IMSK7_TIMER40 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001400) \nInterrupt Source Mask 7 (TIMER40)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.7..7> IMSK7_TIMER40
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_MSK_IMSK6_EINT3  --------------------------------
// SVD Line: 6166

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK6_EINT3
//    <name> IMSK6_EINT3 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40001400) \nInterrupt Source Mask 6 (EINT3)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.6..6> IMSK6_EINT3
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_MSK_IMSK5_EINT2  --------------------------------
// SVD Line: 6184

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK5_EINT2
//    <name> IMSK5_EINT2 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40001400) \nInterrupt Source Mask 5 (EINT2)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.5..5> IMSK5_EINT2
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_MSK_IMSK4_EINT1  --------------------------------
// SVD Line: 6202

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK4_EINT1
//    <name> IMSK4_EINT1 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40001400) \nInterrupt Source Mask 4 (EINT1)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.4..4> IMSK4_EINT1
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: INTC_MSK_IMSK3_EINT0  --------------------------------
// SVD Line: 6220

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK3_EINT0
//    <name> IMSK3_EINT0 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001400) \nInterrupt Source Mask 3 (EINT0)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.3..3> IMSK3_EINT0
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_MSK_IMSK2_WDT  ---------------------------------
// SVD Line: 6238

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK2_WDT
//    <name> IMSK2_WDT </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001400) \nInterrupt Source Mask 2 (WDT)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.2..2> IMSK2_WDT
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_MSK_IMSK1_WUT  ---------------------------------
// SVD Line: 6256

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK1_WUT
//    <name> IMSK1_WUT </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001400) \nInterrupt Source Mask 1 (WUT)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.1..1> IMSK1_WUT
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: INTC_MSK_IMSK0_LVI  ---------------------------------
// SVD Line: 6274

//  <item> SFDITEM_FIELD__INTC_MSK_IMSK0_LVI
//    <name> IMSK0_LVI </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001400) \nInterrupt Source Mask 0 (LVI)\n0 : Mask = Mask Interrupt Source\n1 : Unmask = Unmask Interrupt Source </i>
//    <combo> 
//      <loc> ( (unsigned int) INTC_MSK ) </loc>
//      <o.0..0> IMSK0_LVI
//        <0=> 0: Mask = Mask Interrupt Source
//        <1=> 1: Unmask = Unmask Interrupt Source
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: INTC_MSK  ------------------------------------
// SVD Line: 5707

//  <rtree> SFDITEM_REG__INTC_MSK
//    <name> MSK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001400) Interrupt Source Mask Register </i>
//    <loc> ( (unsigned int)((INTC_MSK >> 0) & 0xFFFFFFFF), ((INTC_MSK = (INTC_MSK & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK31_DMAC4 </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK30_DMAC3 </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK29_DMAC2 </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK28_RTCC </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK27_NULL </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK26_NULL </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK25_LPUART </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK24_DMAC1 </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK23_DMAC0 </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK22_CMPn </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK21_TIMER43 </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK20_UART1 </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK19_UART0 </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK18_ADC </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK17_SC1 </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK16_SC0 </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK15_TIMER50 </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK14_I2C1 </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK13_SPI1 </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK12_SPI0 </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK11_USART10 </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK10_I2C0 </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK9_TIMER42 </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK8_TIMER41 </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK7_TIMER40 </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK6_EINT3 </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK5_EINT2 </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK4_EINT1 </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK3_EINT0 </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK2_WDT </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK1_WUT </item>
//    <item> SFDITEM_FIELD__INTC_MSK_IMSK0_LVI </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: INTC  -------------------------------------
// SVD Line: 83

//  <view> INTC
//    <name> INTC </name>
//    <item> SFDITEM_REG__INTC_PATRIG </item>
//    <item> SFDITEM_REG__INTC_PBTRIG </item>
//    <item> SFDITEM_REG__INTC_PCTRIG </item>
//    <item> SFDITEM_REG__INTC_PDTRIG </item>
//    <item> SFDITEM_REG__INTC_PETRIG </item>
//    <item> SFDITEM_REG__INTC_PFTRIG </item>
//    <item> SFDITEM_REG__INTC_PACR </item>
//    <item> SFDITEM_REG__INTC_PBCR </item>
//    <item> SFDITEM_REG__INTC_PCCR </item>
//    <item> SFDITEM_REG__INTC_PDCR </item>
//    <item> SFDITEM_REG__INTC_PECR </item>
//    <item> SFDITEM_REG__INTC_PFCR </item>
//    <item> SFDITEM_REG__INTC_PAFLAG </item>
//    <item> SFDITEM_REG__INTC_PBFLAG </item>
//    <item> SFDITEM_REG__INTC_PCFLAG </item>
//    <item> SFDITEM_REG__INTC_PDFLAG </item>
//    <item> SFDITEM_REG__INTC_PEFLAG </item>
//    <item> SFDITEM_REG__INTC_PFFLAG </item>
//    <item> SFDITEM_REG__INTC_EINT0CONF1 </item>
//    <item> SFDITEM_REG__INTC_EINT1CONF1 </item>
//    <item> SFDITEM_REG__INTC_EINT2CONF1 </item>
//    <item> SFDITEM_REG__INTC_EINT3CONF1 </item>
//    <item> SFDITEM_REG__INTC_EINT0CONF2 </item>
//    <item> SFDITEM_REG__INTC_EINT1CONF2 </item>
//    <item> SFDITEM_REG__INTC_EINT2CONF2 </item>
//    <item> SFDITEM_REG__INTC_EINT3CONF2 </item>
//    <item> SFDITEM_REG__INTC_MSK </item>
//  </view>
//  


// --------------------------  Register Item Address: SCUCC_VENDORID  -----------------------------
// SVD Line: 6315

unsigned int SCUCC_VENDORID __AT (0x4000F000);



// ----------------------------  Field Item: SCUCC_VENDORID_VENDID  -------------------------------
// SVD Line: 6324

//  <item> SFDITEM_FIELD__SCUCC_VENDORID_VENDID
//    <name> VENDID </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x4000F000) Vendor Identification </i>
//    <edit> 
//      <loc> ( (unsigned int)((SCUCC_VENDORID >> 0) & 0xFFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: SCUCC_VENDORID  ---------------------------------
// SVD Line: 6315

//  <rtree> SFDITEM_REG__SCUCC_VENDORID
//    <name> VENDORID </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x4000F000) Vendor Identification Register </i>
//    <loc> ( (unsigned int)((SCUCC_VENDORID >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SCUCC_VENDORID_VENDID </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SCUCC_CHIPID  ------------------------------
// SVD Line: 6332

unsigned int SCUCC_CHIPID __AT (0x4000F004);



// -----------------------------  Field Item: SCUCC_CHIPID_CHIPID  --------------------------------
// SVD Line: 6341

//  <item> SFDITEM_FIELD__SCUCC_CHIPID_CHIPID
//    <name> CHIPID </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x4000F004) Chip Identification </i>
//    <edit> 
//      <loc> ( (unsigned int)((SCUCC_CHIPID >> 0) & 0xFFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: SCUCC_CHIPID  ----------------------------------
// SVD Line: 6332

//  <rtree> SFDITEM_REG__SCUCC_CHIPID
//    <name> CHIPID </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x4000F004) Chip Identification Register </i>
//    <loc> ( (unsigned int)((SCUCC_CHIPID >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SCUCC_CHIPID_CHIPID </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SCUCC_REVNR  -------------------------------
// SVD Line: 6349

unsigned int SCUCC_REVNR __AT (0x4000F008);



// ------------------------------  Field Item: SCUCC_REVNR_REVNO  ---------------------------------
// SVD Line: 6358

//  <item> SFDITEM_FIELD__SCUCC_REVNR_REVNO
//    <name> REVNO </name>
//    <r> 
//    <i> [Bits 7..0] RO (@ 0x4000F008) Chip Revision Number </i>
//    <edit> 
//      <loc> ( (unsigned char)((SCUCC_REVNR >> 0) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SCUCC_REVNR  ----------------------------------
// SVD Line: 6349

//  <rtree> SFDITEM_REG__SCUCC_REVNR
//    <name> REVNR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x4000F008) Revision Number Register </i>
//    <loc> ( (unsigned int)((SCUCC_REVNR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SCUCC_REVNR_REVNO </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SCUCC_PMREMAP  ------------------------------
// SVD Line: 6366

unsigned int SCUCC_PMREMAP __AT (0x4000F014);



// ----------------------------  Field Item: SCUCC_PMREMAP_WTIDKY  --------------------------------
// SVD Line: 6375

//  <item> SFDITEM_FIELD__SCUCC_PMREMAP_WTIDKY
//    <name> WTIDKY </name>
//    <w> 
//    <i> [Bits 31..16] WO (@ 0x4000F014) Write Identification Key (0xe2f1) </i>
//    <edit> 
//      <loc> ( (unsigned short)((SCUCC_PMREMAP >> 16) & 0x0), ((SCUCC_PMREMAP = (SCUCC_PMREMAP & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SCUCC_PMREMAP_nPMREM  --------------------------------
// SVD Line: 6388

//  <item> SFDITEM_FIELD__SCUCC_PMREMAP_nPMREM
//    <name> nPMREM </name>
//    <w> 
//    <i> [Bits 15..8] WO (@ 0x4000F014) Write Complement Key </i>
//    <edit> 
//      <loc> ( (unsigned char)((SCUCC_PMREMAP >> 8) & 0x0), ((SCUCC_PMREMAP = (SCUCC_PMREMAP & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: SCUCC_PMREMAP_PMREM  --------------------------------
// SVD Line: 6406

//  <item> SFDITEM_FIELD__SCUCC_PMREMAP_PMREM
//    <name> PMREM </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000F014) Program Memory Remap </i>
//    <edit> 
//      <loc> ( (unsigned char)((SCUCC_PMREMAP >> 0) & 0xFF), ((SCUCC_PMREMAP = (SCUCC_PMREMAP & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: SCUCC_PMREMAP  ---------------------------------
// SVD Line: 6366

//  <rtree> SFDITEM_REG__SCUCC_PMREMAP
//    <name> PMREMAP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000F014) Program Memory Remap Register </i>
//    <loc> ( (unsigned int)((SCUCC_PMREMAP >> 0) & 0xFFFFFFFF), ((SCUCC_PMREMAP = (SCUCC_PMREMAP & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCUCC_PMREMAP_WTIDKY </item>
//    <item> SFDITEM_FIELD__SCUCC_PMREMAP_nPMREM </item>
//    <item> SFDITEM_FIELD__SCUCC_PMREMAP_PMREM </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SCUCC_BTPSCR  ------------------------------
// SVD Line: 6426

unsigned int SCUCC_BTPSCR __AT (0x4000F018);



// -----------------------------  Field Item: SCUCC_BTPSCR_BFIND  ---------------------------------
// SVD Line: 6435

//  <item> SFDITEM_FIELD__SCUCC_BTPSCR_BFIND
//    <name> BFIND </name>
//    <rw> 
//    <i> [Bits 6..5] RW (@ 0x4000F018) \nBOOT Pin Function Indicator\n0 : Reserved - do not use\n1 : Reserved - do not use\n2 : PORorEXTR = Check the BOOT pin when a system reset occurs by nRESET including POR.\n3 : POR = Check the BOOT pin when a system reset occurs only by POR. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCC_BTPSCR ) </loc>
//      <o.6..5> BFIND
//        <0=> 0: 
//        <1=> 1: 
//        <2=> 2: PORorEXTR = Check the BOOT pin when a system reset occurs by nRESET including POR.
//        <3=> 3: POR = Check the BOOT pin when a system reset occurs only by POR.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SCUCC_BTPSCR_BTPSTA  --------------------------------
// SVD Line: 6453

//  <item> SFDITEM_FIELD__SCUCC_BTPSCR_BTPSTA
//    <name> BTPSTA </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x4000F018) \nBOOT Pin Status\n0 : Low = The BOOT pin is low level.\n1 : High = The BOOT pin is high level. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCC_BTPSCR ) </loc>
//      <o.0..0> BTPSTA
//        <0=> 0: Low = The BOOT pin is low level.
//        <1=> 1: High = The BOOT pin is high level.
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: SCUCC_BTPSCR  ----------------------------------
// SVD Line: 6426

//  <rtree> SFDITEM_REG__SCUCC_BTPSCR
//    <name> BTPSCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000F018) Boot Pin Status and Control Register </i>
//    <loc> ( (unsigned int)((SCUCC_BTPSCR >> 0) & 0xFFFFFFFF), ((SCUCC_BTPSCR = (SCUCC_BTPSCR & ~(0x60UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x60) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCUCC_BTPSCR_BFIND </item>
//    <item> SFDITEM_FIELD__SCUCC_BTPSCR_BTPSTA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SCUCC_RSTSSR  ------------------------------
// SVD Line: 6473

unsigned int SCUCC_RSTSSR __AT (0x4000F01C);



// ----------------------------  Field Item: SCUCC_RSTSSR_WAKUPSTA  -------------------------------
// SVD Line: 6482

//  <item> SFDITEM_FIELD__SCUCC_RSTSSR_WAKUPSTA
//    <name> WAKUPSTA </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000F01C) \nWake-Up Reset Status\n0 : NotDetected = Not detected.\n1 : Detected = WUR was detected. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCC_RSTSSR ) </loc>
//      <o.6..6> WAKUPSTA
//        <0=> 0: NotDetected = Not detected.
//        <1=> 1: Detected = WUR was detected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SCUCC_RSTSSR_MONSTA  --------------------------------
// SVD Line: 6500

//  <item> SFDITEM_FIELD__SCUCC_RSTSSR_MONSTA
//    <name> MONSTA </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000F01C) \nClock Monitoring Reset Status\n0 : NotDetected = Not detected.\n1 : Detected = CMR was detected. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCC_RSTSSR ) </loc>
//      <o.5..5> MONSTA
//        <0=> 0: NotDetected = Not detected.
//        <1=> 1: Detected = CMR was detected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SCUCC_RSTSSR_SWSTA  ---------------------------------
// SVD Line: 6518

//  <item> SFDITEM_FIELD__SCUCC_RSTSSR_SWSTA
//    <name> SWSTA </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000F01C) \nSoftware Reset Status\n0 : NotDetected = Not detected.\n1 : Detected = SWR was detected. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCC_RSTSSR ) </loc>
//      <o.4..4> SWSTA
//        <0=> 0: NotDetected = Not detected.
//        <1=> 1: Detected = SWR was detected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SCUCC_RSTSSR_EXTSTA  --------------------------------
// SVD Line: 6536

//  <item> SFDITEM_FIELD__SCUCC_RSTSSR_EXTSTA
//    <name> EXTSTA </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000F01C) \nExternal Pin Reset Status\n0 : NotDetected = Not detected.\n1 : Detected = EXTR was detected. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCC_RSTSSR ) </loc>
//      <o.3..3> EXTSTA
//        <0=> 0: NotDetected = Not detected.
//        <1=> 1: Detected = EXTR was detected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SCUCC_RSTSSR_WDTSTA  --------------------------------
// SVD Line: 6554

//  <item> SFDITEM_FIELD__SCUCC_RSTSSR_WDTSTA
//    <name> WDTSTA </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000F01C) \nWatch-Dog Timer Reset Status\n0 : NotDetected = Not detected.\n1 : Detected = WDTR was detected. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCC_RSTSSR ) </loc>
//      <o.2..2> WDTSTA
//        <0=> 0: NotDetected = Not detected.
//        <1=> 1: Detected = WDTR was detected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SCUCC_RSTSSR_LVRSTA  --------------------------------
// SVD Line: 6572

//  <item> SFDITEM_FIELD__SCUCC_RSTSSR_LVRSTA
//    <name> LVRSTA </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000F01C) \nLVR Reset Status\n0 : NotDetected = Not detected.\n1 : Detected = LVR was detected. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCC_RSTSSR ) </loc>
//      <o.1..1> LVRSTA
//        <0=> 0: NotDetected = Not detected.
//        <1=> 1: Detected = LVR was detected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SCUCC_RSTSSR_PORSTA  --------------------------------
// SVD Line: 6590

//  <item> SFDITEM_FIELD__SCUCC_RSTSSR_PORSTA
//    <name> PORSTA </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000F01C) \nPOR Reset Status\n0 : NotDetected = Not detected.\n1 : Detected = POR was detected. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCC_RSTSSR ) </loc>
//      <o.0..0> PORSTA
//        <0=> 0: NotDetected = Not detected.
//        <1=> 1: Detected = POR was detected.
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: SCUCC_RSTSSR  ----------------------------------
// SVD Line: 6473

//  <rtree> SFDITEM_REG__SCUCC_RSTSSR
//    <name> RSTSSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000F01C) Reset Source Status Register </i>
//    <loc> ( (unsigned int)((SCUCC_RSTSSR >> 0) & 0xFFFFFFFF), ((SCUCC_RSTSSR = (SCUCC_RSTSSR & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCUCC_RSTSSR_WAKUPSTA </item>
//    <item> SFDITEM_FIELD__SCUCC_RSTSSR_MONSTA </item>
//    <item> SFDITEM_FIELD__SCUCC_RSTSSR_SWSTA </item>
//    <item> SFDITEM_FIELD__SCUCC_RSTSSR_EXTSTA </item>
//    <item> SFDITEM_FIELD__SCUCC_RSTSSR_WDTSTA </item>
//    <item> SFDITEM_FIELD__SCUCC_RSTSSR_LVRSTA </item>
//    <item> SFDITEM_FIELD__SCUCC_RSTSSR_PORSTA </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SCUCC_NMISRCR  ------------------------------
// SVD Line: 6610

unsigned int SCUCC_NMISRCR __AT (0x4000F020);



// ----------------------------  Field Item: SCUCC_NMISRCR_NMICON  --------------------------------
// SVD Line: 6619

//  <item> SFDITEM_FIELD__SCUCC_NMISRCR_NMICON
//    <name> NMICON </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000F020) \nNon-Maskable Interrupt (NMI) Control\n0 : Disable = Disable NMI.\n1 : Enable = Enable NMI. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCC_NMISRCR ) </loc>
//      <o.7..7> NMICON
//        <0=> 0: Disable = Disable NMI.
//        <1=> 1: Enable = Enable NMI.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SCUCC_NMISRCR_MONINT  --------------------------------
// SVD Line: 6637

//  <item> SFDITEM_FIELD__SCUCC_NMISRCR_MONINT
//    <name> MONINT </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000F020) \nClock Monitoring Interrupt Selection\n0 : NotSelect = Non-select clock monitoring interrupt for NMI source.\n1 : Select = Select clock monitoring interrupt for NMI source. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCC_NMISRCR ) </loc>
//      <o.6..6> MONINT
//        <0=> 0: NotSelect = Non-select clock monitoring interrupt for NMI source.
//        <1=> 1: Select = Select clock monitoring interrupt for NMI source.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SCUCC_NMISRCR_NMISRC  --------------------------------
// SVD Line: 6655

//  <item> SFDITEM_FIELD__SCUCC_NMISRCR_NMISRC
//    <name> NMISRC </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x4000F020) Non-Maskable Interrupt Source Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((SCUCC_NMISRCR >> 0) & 0x1F), ((SCUCC_NMISRCR = (SCUCC_NMISRCR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: SCUCC_NMISRCR  ---------------------------------
// SVD Line: 6610

//  <rtree> SFDITEM_REG__SCUCC_NMISRCR
//    <name> NMISRCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000F020) NMI Source Selection Register </i>
//    <loc> ( (unsigned int)((SCUCC_NMISRCR >> 0) & 0xFFFFFFFF), ((SCUCC_NMISRCR = (SCUCC_NMISRCR & ~(0xDFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xDF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCUCC_NMISRCR_NMICON </item>
//    <item> SFDITEM_FIELD__SCUCC_NMISRCR_MONINT </item>
//    <item> SFDITEM_FIELD__SCUCC_NMISRCR_NMISRC </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SCUCC_SWRSTR  ------------------------------
// SVD Line: 6663

unsigned int SCUCC_SWRSTR __AT (0x4000F024);



// -----------------------------  Field Item: SCUCC_SWRSTR_WTIDKY  --------------------------------
// SVD Line: 6672

//  <item> SFDITEM_FIELD__SCUCC_SWRSTR_WTIDKY
//    <name> WTIDKY </name>
//    <w> 
//    <i> [Bits 31..16] WO (@ 0x4000F024) Write Identification Key (0x9eb3) </i>
//    <edit> 
//      <loc> ( (unsigned short)((SCUCC_SWRSTR >> 16) & 0x0), ((SCUCC_SWRSTR = (SCUCC_SWRSTR & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: SCUCC_SWRSTR_SWRST  ---------------------------------
// SVD Line: 6685

//  <item> SFDITEM_FIELD__SCUCC_SWRSTR_SWRST
//    <name> SWRST </name>
//    <w> 
//    <i> [Bits 7..0] WO (@ 0x4000F024) Software Reset (System Reset) </i>
//    <edit> 
//      <loc> ( (unsigned char)((SCUCC_SWRSTR >> 0) & 0x0), ((SCUCC_SWRSTR = (SCUCC_SWRSTR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: SCUCC_SWRSTR  ----------------------------------
// SVD Line: 6663

//  <rtree> SFDITEM_REG__SCUCC_SWRSTR
//    <name> SWRSTR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x4000F024) Software Reset Register </i>
//    <loc> ( (unsigned int)((SCUCC_SWRSTR >> 0) & 0xFFFFFFFF), ((SCUCC_SWRSTR = (SCUCC_SWRSTR & ~(0xFFFF00FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF00FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCUCC_SWRSTR_WTIDKY </item>
//    <item> SFDITEM_FIELD__SCUCC_SWRSTR_SWRST </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SCUCC_SRSTVR  ------------------------------
// SVD Line: 6705

unsigned int SCUCC_SRSTVR __AT (0x4000F028);



// -----------------------------  Field Item: SCUCC_SRSTVR_VALID  ---------------------------------
// SVD Line: 6714

//  <item> SFDITEM_FIELD__SCUCC_SRSTVR_VALID
//    <name> VALID </name>
//    <r> 
//    <i> [Bits 7..0] RO (@ 0x4000F028) System Reset Validation </i>
//    <edit> 
//      <loc> ( (unsigned char)((SCUCC_SRSTVR >> 0) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: SCUCC_SRSTVR  ----------------------------------
// SVD Line: 6705

//  <rtree> SFDITEM_REG__SCUCC_SRSTVR
//    <name> SRSTVR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x4000F028) System Reset Validation Register </i>
//    <loc> ( (unsigned int)((SCUCC_SRSTVR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SCUCC_SRSTVR_VALID </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SCUCC_WUTCR  -------------------------------
// SVD Line: 6722

unsigned int SCUCC_WUTCR __AT (0x4000F02C);



// -----------------------------  Field Item: SCUCC_WUTCR_WUTIEN  ---------------------------------
// SVD Line: 6731

//  <item> SFDITEM_FIELD__SCUCC_WUTCR_WUTIEN
//    <name> WUTIEN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000F02C) \nWake-Up Timer Interrupt Enable\n0 : Disable = Disable Wake-Up Timer interrupt.\n1 : Enable = Enable Wake-Up Timer interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCC_WUTCR ) </loc>
//      <o.7..7> WUTIEN
//        <0=> 0: Disable = Disable Wake-Up Timer interrupt.
//        <1=> 1: Enable = Enable Wake-Up Timer interrupt.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SCUCC_WUTCR_CNTRLD  ---------------------------------
// SVD Line: 6749

//  <item> SFDITEM_FIELD__SCUCC_WUTCR_CNTRLD
//    <name> CNTRLD </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000F02C) \nCounter Reload\n0 : NoEffect = No effect.\n1 : Reload = Reload data to counter. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCC_WUTCR ) </loc>
//      <o.1..1> CNTRLD
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Reload = Reload data to counter.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SCUCC_WUTCR_WUTIFLAG  --------------------------------
// SVD Line: 6767

//  <item> SFDITEM_FIELD__SCUCC_WUTCR_WUTIFLAG
//    <name> WUTIFLAG </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000F02C) \nWake-Up Timer Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCC_WUTCR ) </loc>
//      <o.0..0> WUTIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: SCUCC_WUTCR  ----------------------------------
// SVD Line: 6722

//  <rtree> SFDITEM_REG__SCUCC_WUTCR
//    <name> WUTCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000F02C) Wake-Up Timer Control Register </i>
//    <loc> ( (unsigned int)((SCUCC_WUTCR >> 0) & 0xFFFFFFFF), ((SCUCC_WUTCR = (SCUCC_WUTCR & ~(0x83UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x83) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCUCC_WUTCR_WUTIEN </item>
//    <item> SFDITEM_FIELD__SCUCC_WUTCR_CNTRLD </item>
//    <item> SFDITEM_FIELD__SCUCC_WUTCR_WUTIFLAG </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SCUCC_WUTDR  -------------------------------
// SVD Line: 6787

unsigned int SCUCC_WUTDR __AT (0x4000F030);



// -----------------------------  Field Item: SCUCC_WUTDR_WUTDATA  --------------------------------
// SVD Line: 6796

//  <item> SFDITEM_FIELD__SCUCC_WUTDR_WUTDATA
//    <name> WUTDATA </name>
//    <rw> 
//    <i> [Bits 23..0] RW (@ 0x4000F030) Wake-Up Timer Data </i>
//    <edit> 
//      <loc> ( (unsigned int)((SCUCC_WUTDR >> 0) & 0xFFFFFF), ((SCUCC_WUTDR = (SCUCC_WUTDR & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SCUCC_WUTDR  ----------------------------------
// SVD Line: 6787

//  <rtree> SFDITEM_REG__SCUCC_WUTDR
//    <name> WUTDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000F030) Wake-Up Timer Data Register </i>
//    <loc> ( (unsigned int)((SCUCC_WUTDR >> 0) & 0xFFFFFFFF), ((SCUCC_WUTDR = (SCUCC_WUTDR & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCUCC_WUTDR_WUTDATA </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SCUCC_HIRCTRM  ------------------------------
// SVD Line: 6804

unsigned int SCUCC_HIRCTRM __AT (0x4000F0A8);



// ----------------------------  Field Item: SCUCC_HIRCTRM_WTIDKY  --------------------------------
// SVD Line: 6813

//  <item> SFDITEM_FIELD__SCUCC_HIRCTRM_WTIDKY
//    <name> WTIDKY </name>
//    <w> 
//    <i> [Bits 31..16] WO (@ 0x4000F0A8) Write Identification Key (0xa6b5) </i>
//    <edit> 
//      <loc> ( (unsigned short)((SCUCC_HIRCTRM >> 16) & 0x0), ((SCUCC_HIRCTRM = (SCUCC_HIRCTRM & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: SCUCC_HIRCTRM_nTRMH  --------------------------------
// SVD Line: 6826

//  <item> SFDITEM_FIELD__SCUCC_HIRCTRM_nTRMH
//    <name> nTRMH </name>
//    <w> 
//    <i> [Bits 15..8] WO (@ 0x4000F0A8) Write Complement Key </i>
//    <edit> 
//      <loc> ( (unsigned char)((SCUCC_HIRCTRM >> 8) & 0x0), ((SCUCC_HIRCTRM = (SCUCC_HIRCTRM & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: SCUCC_HIRCTRM_CTRMH  --------------------------------
// SVD Line: 6832

//  <item> SFDITEM_FIELD__SCUCC_HIRCTRM_CTRMH
//    <name> CTRMH </name>
//    <rw> 
//    <i> [Bits 7..5] RW (@ 0x4000F0A8) Factory HIRC Coarse Trim </i>
//    <edit> 
//      <loc> ( (unsigned char)((SCUCC_HIRCTRM >> 5) & 0x7), ((SCUCC_HIRCTRM = (SCUCC_HIRCTRM & ~(0x7UL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: SCUCC_HIRCTRM_FTRMH  --------------------------------
// SVD Line: 6838

//  <item> SFDITEM_FIELD__SCUCC_HIRCTRM_FTRMH
//    <name> FTRMH </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x4000F0A8) Factory HIRC Fine Trim </i>
//    <edit> 
//      <loc> ( (unsigned char)((SCUCC_HIRCTRM >> 0) & 0x1F), ((SCUCC_HIRCTRM = (SCUCC_HIRCTRM & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: SCUCC_HIRCTRM  ---------------------------------
// SVD Line: 6804

//  <rtree> SFDITEM_REG__SCUCC_HIRCTRM
//    <name> HIRCTRM </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000F0A8) High Frequency Internal RC Trim Register (HIRCNFIG) </i>
//    <loc> ( (unsigned int)((SCUCC_HIRCTRM >> 0) & 0xFFFFFFFF), ((SCUCC_HIRCTRM = (SCUCC_HIRCTRM & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCUCC_HIRCTRM_WTIDKY </item>
//    <item> SFDITEM_FIELD__SCUCC_HIRCTRM_nTRMH </item>
//    <item> SFDITEM_FIELD__SCUCC_HIRCTRM_CTRMH </item>
//    <item> SFDITEM_FIELD__SCUCC_HIRCTRM_FTRMH </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SCUCC_WDTRCTRM  -----------------------------
// SVD Line: 6846

unsigned int SCUCC_WDTRCTRM __AT (0x4000F0AC);



// ----------------------------  Field Item: SCUCC_WDTRCTRM_WTIDKY  -------------------------------
// SVD Line: 6855

//  <item> SFDITEM_FIELD__SCUCC_WDTRCTRM_WTIDKY
//    <name> WTIDKY </name>
//    <w> 
//    <i> [Bits 31..16] WO (@ 0x4000F0AC) Write Identification Key (0x4c3d) </i>
//    <edit> 
//      <loc> ( (unsigned short)((SCUCC_WDTRCTRM >> 16) & 0x0), ((SCUCC_WDTRCTRM = (SCUCC_WDTRCTRM & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SCUCC_WDTRCTRM_nTRMW  --------------------------------
// SVD Line: 6868

//  <item> SFDITEM_FIELD__SCUCC_WDTRCTRM_nTRMW
//    <name> nTRMW </name>
//    <w> 
//    <i> [Bits 15..8] WO (@ 0x4000F0AC) Write Complement Key </i>
//    <edit> 
//      <loc> ( (unsigned char)((SCUCC_WDTRCTRM >> 8) & 0x0), ((SCUCC_WDTRCTRM = (SCUCC_WDTRCTRM & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SCUCC_WDTRCTRM_CTRMW  --------------------------------
// SVD Line: 6874

//  <item> SFDITEM_FIELD__SCUCC_WDTRCTRM_CTRMW
//    <name> CTRMW </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x4000F0AC) Factory WDTRC Coarse Trim </i>
//    <edit> 
//      <loc> ( (unsigned char)((SCUCC_WDTRCTRM >> 4) & 0xF), ((SCUCC_WDTRCTRM = (SCUCC_WDTRCTRM & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SCUCC_WDTRCTRM_FTRMW  --------------------------------
// SVD Line: 6880

//  <item> SFDITEM_FIELD__SCUCC_WDTRCTRM_FTRMW
//    <name> FTRMW </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x4000F0AC) Factory WDTRC Fine Trim </i>
//    <edit> 
//      <loc> ( (unsigned char)((SCUCC_WDTRCTRM >> 0) & 0x7), ((SCUCC_WDTRCTRM = (SCUCC_WDTRCTRM & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register RTree: SCUCC_WDTRCTRM  ---------------------------------
// SVD Line: 6846

//  <rtree> SFDITEM_REG__SCUCC_WDTRCTRM
//    <name> WDTRCTRM </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000F0AC) Watch-Dog Timer RC Trim Register (WDTRCNFIG) </i>
//    <loc> ( (unsigned int)((SCUCC_WDTRCTRM >> 0) & 0xFFFFFFFF), ((SCUCC_WDTRCTRM = (SCUCC_WDTRCTRM & ~(0xFFFFFFF7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFF7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCUCC_WDTRCTRM_WTIDKY </item>
//    <item> SFDITEM_FIELD__SCUCC_WDTRCTRM_nTRMW </item>
//    <item> SFDITEM_FIELD__SCUCC_WDTRCTRM_CTRMW </item>
//    <item> SFDITEM_FIELD__SCUCC_WDTRCTRM_FTRMW </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: SCUCC  -------------------------------------
// SVD Line: 6296

//  <view> SCUCC
//    <name> SCUCC </name>
//    <item> SFDITEM_REG__SCUCC_VENDORID </item>
//    <item> SFDITEM_REG__SCUCC_CHIPID </item>
//    <item> SFDITEM_REG__SCUCC_REVNR </item>
//    <item> SFDITEM_REG__SCUCC_PMREMAP </item>
//    <item> SFDITEM_REG__SCUCC_BTPSCR </item>
//    <item> SFDITEM_REG__SCUCC_RSTSSR </item>
//    <item> SFDITEM_REG__SCUCC_NMISRCR </item>
//    <item> SFDITEM_REG__SCUCC_SWRSTR </item>
//    <item> SFDITEM_REG__SCUCC_SRSTVR </item>
//    <item> SFDITEM_REG__SCUCC_WUTCR </item>
//    <item> SFDITEM_REG__SCUCC_WUTDR </item>
//    <item> SFDITEM_REG__SCUCC_HIRCTRM </item>
//    <item> SFDITEM_REG__SCUCC_WDTRCTRM </item>
//  </view>
//  


// ----------------------------  Register Item Address: SCUCG_SCCR  -------------------------------
// SVD Line: 6904

unsigned int SCUCG_SCCR __AT (0x40001800);



// ------------------------------  Field Item: SCUCG_SCCR_WTIDKY  ---------------------------------
// SVD Line: 6913

//  <item> SFDITEM_FIELD__SCUCG_SCCR_WTIDKY
//    <name> WTIDKY </name>
//    <w> 
//    <i> [Bits 31..16] WO (@ 0x40001800) Write Identification Key (0x570a) </i>
//    <edit> 
//      <loc> ( (unsigned short)((SCUCG_SCCR >> 16) & 0x0), ((SCUCG_SCCR = (SCUCG_SCCR & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_SCCR_MCLKSEL  ---------------------------------
// SVD Line: 6926

//  <item> SFDITEM_FIELD__SCUCG_SCCR_MCLKSEL
//    <name> MCLKSEL </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40001800) \nMain Clock Selection, MCLK\n0 : HIRC = High Frequency Internal RC Oscillator (32MHz), HIRC\n1 : XMOSC = External Main Oscillator (2 - 32MHz), XMOSC\n2 : XSOSC = External Sub Oscillator (32.768kHz), XSOSC\n3 : WDTRC = Internal Watch-Dog Timer RC Oscillator (40kHz), WDTRC </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_SCCR ) </loc>
//      <o.1..0> MCLKSEL
//        <0=> 0: HIRC = High Frequency Internal RC Oscillator (32MHz), HIRC
//        <1=> 1: XMOSC = External Main Oscillator (2 - 32MHz), XMOSC
//        <2=> 2: XSOSC = External Sub Oscillator (32.768kHz), XSOSC
//        <3=> 3: WDTRC = Internal Watch-Dog Timer RC Oscillator (40kHz), WDTRC
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: SCUCG_SCCR  -----------------------------------
// SVD Line: 6904

//  <rtree> SFDITEM_REG__SCUCG_SCCR
//    <name> SCCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001800) System Clock Control Register </i>
//    <loc> ( (unsigned int)((SCUCG_SCCR >> 0) & 0xFFFFFFFF), ((SCUCG_SCCR = (SCUCG_SCCR & ~(0xFFFF0003UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF0003) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCUCG_SCCR_WTIDKY </item>
//    <item> SFDITEM_FIELD__SCUCG_SCCR_MCLKSEL </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SCUCG_CLKSRCR  ------------------------------
// SVD Line: 6956

unsigned int SCUCG_CLKSRCR __AT (0x40001804);



// ----------------------------  Field Item: SCUCG_CLKSRCR_WTIDKY  --------------------------------
// SVD Line: 6965

//  <item> SFDITEM_FIELD__SCUCG_CLKSRCR_WTIDKY
//    <name> WTIDKY </name>
//    <w> 
//    <i> [Bits 31..16] WO (@ 0x40001804) Write Identification Key (0xa507) </i>
//    <edit> 
//      <loc> ( (unsigned short)((SCUCG_CLKSRCR >> 16) & 0x0), ((SCUCG_CLKSRCR = (SCUCG_CLKSRCR & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_CLKSRCR_HIRCSEL  -------------------------------
// SVD Line: 6978

//  <item> SFDITEM_FIELD__SCUCG_CLKSRCR_HIRCSEL
//    <name> HIRCSEL </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40001804) \nHIRC Frequency Selection\n0 : HIRC1 = 32MHz HIRC\n1 : HIRC2 = 16MHz HIRC\n2 : HIRC4 = 8MHz HIRC\n3 : HIRC8 = 4MHz HIRC </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_CLKSRCR ) </loc>
//      <o.13..12> HIRCSEL
//        <0=> 0: HIRC1 = 32MHz HIRC
//        <1=> 1: HIRC2 = 16MHz HIRC
//        <2=> 2: HIRC4 = 8MHz HIRC
//        <3=> 3: HIRC8 = 4MHz HIRC
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_CLKSRCR_XMFRNG  --------------------------------
// SVD Line: 7006

//  <item> SFDITEM_FIELD__SCUCG_CLKSRCR_XMFRNG
//    <name> XMFRNG </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40001804) \nMain Oscillator Type and Frequency Range Selection\n0 : Xtal = X-tal for XMOSC, 2 to 16MHz\n1 : Clock = External Clock for XMOSC, 2MHz to 32MHz </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_CLKSRCR ) </loc>
//      <o.8..8> XMFRNG
//        <0=> 0: Xtal = X-tal for XMOSC, 2 to 16MHz
//        <1=> 1: Clock = External Clock for XMOSC, 2MHz to 32MHz
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_CLKSRCR_WDTRCEN  -------------------------------
// SVD Line: 7024

//  <item> SFDITEM_FIELD__SCUCG_CLKSRCR_WDTRCEN
//    <name> WDTRCEN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001804) \nWDTRC Enable\n0 : Disable = Disable WDTRC.\n1 : Enable = Enable WDTRC. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_CLKSRCR ) </loc>
//      <o.3..3> WDTRCEN
//        <0=> 0: Disable = Disable WDTRC.
//        <1=> 1: Enable = Enable WDTRC.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_CLKSRCR_HIRCEN  --------------------------------
// SVD Line: 7042

//  <item> SFDITEM_FIELD__SCUCG_CLKSRCR_HIRCEN
//    <name> HIRCEN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001804) \nHIRC Enable\n0 : Disable = Disable HIRC.\n1 : Enable = Enable HIRC. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_CLKSRCR ) </loc>
//      <o.2..2> HIRCEN
//        <0=> 0: Disable = Disable HIRC.
//        <1=> 1: Enable = Enable HIRC.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_CLKSRCR_XMOSCEN  -------------------------------
// SVD Line: 7060

//  <item> SFDITEM_FIELD__SCUCG_CLKSRCR_XMOSCEN
//    <name> XMOSCEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001804) \nXMOSC Enable\n0 : Disable = Disable XMOSC.\n1 : Enable = Enable XMOSC. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_CLKSRCR ) </loc>
//      <o.1..1> XMOSCEN
//        <0=> 0: Disable = Disable XMOSC.
//        <1=> 1: Enable = Enable XMOSC.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_CLKSRCR_XSOSCEN  -------------------------------
// SVD Line: 7078

//  <item> SFDITEM_FIELD__SCUCG_CLKSRCR_XSOSCEN
//    <name> XSOSCEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001804) \nXSOSC Enable\n0 : Disable = Disable XSOSC.\n1 : Enable = Enable XSOSC. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_CLKSRCR ) </loc>
//      <o.0..0> XSOSCEN
//        <0=> 0: Disable = Disable XSOSC.
//        <1=> 1: Enable = Enable XSOSC.
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: SCUCG_CLKSRCR  ---------------------------------
// SVD Line: 6956

//  <rtree> SFDITEM_REG__SCUCG_CLKSRCR
//    <name> CLKSRCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001804) Clock Source Control Register </i>
//    <loc> ( (unsigned int)((SCUCG_CLKSRCR >> 0) & 0xFFFFFFFF), ((SCUCG_CLKSRCR = (SCUCG_CLKSRCR & ~(0xFFFF310FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF310F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCUCG_CLKSRCR_WTIDKY </item>
//    <item> SFDITEM_FIELD__SCUCG_CLKSRCR_HIRCSEL </item>
//    <item> SFDITEM_FIELD__SCUCG_CLKSRCR_XMFRNG </item>
//    <item> SFDITEM_FIELD__SCUCG_CLKSRCR_WDTRCEN </item>
//    <item> SFDITEM_FIELD__SCUCG_CLKSRCR_HIRCEN </item>
//    <item> SFDITEM_FIELD__SCUCG_CLKSRCR_XMOSCEN </item>
//    <item> SFDITEM_FIELD__SCUCG_CLKSRCR_XSOSCEN </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SCUCG_SCDIVR1  ------------------------------
// SVD Line: 7098

unsigned int SCUCG_SCDIVR1 __AT (0x40001808);



// -----------------------------  Field Item: SCUCG_SCDIVR1_WLDIV  --------------------------------
// SVD Line: 7107

//  <item> SFDITEM_FIELD__SCUCG_SCDIVR1_WLDIV
//    <name> WLDIV </name>
//    <rw> 
//    <i> [Bits 6..4] RW (@ 0x40001808) \nClock Divide for RTCC and LCD Driver/Controller, Divider 2\n0 : MCLK64 = MCLK/64\n1 : MCLK128 = MCLK/128\n2 : MCLK256 = MCLK/256\n3 : MCLK512 = MCLK/512\n4 : MCLK1024 = MCLK/1024\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_SCDIVR1 ) </loc>
//      <o.6..4> WLDIV
//        <0=> 0: MCLK64 = MCLK/64
//        <1=> 1: MCLK128 = MCLK/128
//        <2=> 2: MCLK256 = MCLK/256
//        <3=> 3: MCLK512 = MCLK/512
//        <4=> 4: MCLK1024 = MCLK/1024
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_SCDIVR1_HDIV  ---------------------------------
// SVD Line: 7140

//  <item> SFDITEM_FIELD__SCUCG_SCDIVR1_HDIV
//    <name> HDIV </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40001808) \nClock Divide for HCLK, Divider 0\n0 : MCLK16 = MCLK/16\n1 : MCLK8 = MCLK/8\n2 : MCLK4 = MCLK/4\n3 : MCLK2 = MCLK/2\n4 : MCLK1 = MCLK/1\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_SCDIVR1 ) </loc>
//      <o.2..0> HDIV
//        <0=> 0: MCLK16 = MCLK/16
//        <1=> 1: MCLK8 = MCLK/8
//        <2=> 2: MCLK4 = MCLK/4
//        <3=> 3: MCLK2 = MCLK/2
//        <4=> 4: MCLK1 = MCLK/1
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: SCUCG_SCDIVR1  ---------------------------------
// SVD Line: 7098

//  <rtree> SFDITEM_REG__SCUCG_SCDIVR1
//    <name> SCDIVR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001808) System Clock Divide Register 1 </i>
//    <loc> ( (unsigned int)((SCUCG_SCDIVR1 >> 0) & 0xFFFFFFFF), ((SCUCG_SCDIVR1 = (SCUCG_SCDIVR1 & ~(0x77UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x77) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCUCG_SCDIVR1_WLDIV </item>
//    <item> SFDITEM_FIELD__SCUCG_SCDIVR1_HDIV </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SCUCG_SCDIVR2  ------------------------------
// SVD Line: 7175

unsigned int SCUCG_SCDIVR2 __AT (0x4000180C);



// ----------------------------  Field Item: SCUCG_SCDIVR2_SYSTDIV  -------------------------------
// SVD Line: 7184

//  <item> SFDITEM_FIELD__SCUCG_SCDIVR2_SYSTDIV
//    <name> SYSTDIV </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x4000180C) \nClock Divide for SysTick Timer, Divider 3\n0 : HCLK1 = HCLK/1\n1 : HCLK2 = HCLK/2\n2 : HCLK4 = HCLK/4\n3 : HCLK8 = HCLK/8 </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_SCDIVR2 ) </loc>
//      <o.5..4> SYSTDIV
//        <0=> 0: HCLK1 = HCLK/1
//        <1=> 1: HCLK2 = HCLK/2
//        <2=> 2: HCLK4 = HCLK/4
//        <3=> 3: HCLK8 = HCLK/8
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_SCDIVR2_PDIV  ---------------------------------
// SVD Line: 7212

//  <item> SFDITEM_FIELD__SCUCG_SCDIVR2_PDIV
//    <name> PDIV </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4000180C) \nClock Divide for PCLK, Divider 1\n0 : HCLK1 = HCLK/1\n1 : HCLK2 = HCLK/2\n2 : HCLK4 = HCLK/4\n3 : HCLK8 = HCLK/8 </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_SCDIVR2 ) </loc>
//      <o.1..0> PDIV
//        <0=> 0: HCLK1 = HCLK/1
//        <1=> 1: HCLK2 = HCLK/2
//        <2=> 2: HCLK4 = HCLK/4
//        <3=> 3: HCLK8 = HCLK/8
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: SCUCG_SCDIVR2  ---------------------------------
// SVD Line: 7175

//  <rtree> SFDITEM_REG__SCUCG_SCDIVR2
//    <name> SCDIVR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000180C) System Clock Divide Register 2 </i>
//    <loc> ( (unsigned int)((SCUCG_SCDIVR2 >> 0) & 0xFFFFFFFF), ((SCUCG_SCDIVR2 = (SCUCG_SCDIVR2 & ~(0x33UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x33) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCUCG_SCDIVR2_SYSTDIV </item>
//    <item> SFDITEM_FIELD__SCUCG_SCDIVR2_PDIV </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SCUCG_CLKOCR  ------------------------------
// SVD Line: 7242

unsigned int SCUCG_CLKOCR __AT (0x40001810);



// -----------------------------  Field Item: SCUCG_CLKOCR_CLKOEN  --------------------------------
// SVD Line: 7251

//  <item> SFDITEM_FIELD__SCUCG_CLKOCR_CLKOEN
//    <name> CLKOEN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001810) \nClock Output Enable\n0 : Disable = Disable clock output.\n1 : Enable = Enable clock output. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_CLKOCR ) </loc>
//      <o.7..7> CLKOEN
//        <0=> 0: Disable = Disable clock output.
//        <1=> 1: Enable = Enable clock output.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_CLKOCR_POLSEL  --------------------------------
// SVD Line: 7269

//  <item> SFDITEM_FIELD__SCUCG_CLKOCR_POLSEL
//    <name> POLSEL </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40001810) \nClock Output Polarity Selection when disable\n0 : Low = Low level during disable\n1 : High = High level during disable </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_CLKOCR ) </loc>
//      <o.6..6> POLSEL
//        <0=> 0: Low = Low level during disable
//        <1=> 1: High = High level during disable
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_CLKOCR_CLKODIV  --------------------------------
// SVD Line: 7287

//  <item> SFDITEM_FIELD__SCUCG_CLKOCR_CLKODIV
//    <name> CLKODIV </name>
//    <rw> 
//    <i> [Bits 5..3] RW (@ 0x40001810) \nOutput Clock Divide, Divider 4\n0 : SelectedClock1 = Selected Clock/1\n1 : SelectedClock2 = Selected Clock/2\n2 : SelectedClock4 = Selected Clock/4\n3 : SelectedClock8 = Selected Clock/8\n4 : SelectedClock16 = Selected Clock/16\n5 : SelectedClock32 = Selected Clock/32\n6 : SelectedClock64 = Selected Clock/64\n7 : SelectedClock128 = Selected Clock/128 </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_CLKOCR ) </loc>
//      <o.5..3> CLKODIV
//        <0=> 0: SelectedClock1 = Selected Clock/1
//        <1=> 1: SelectedClock2 = Selected Clock/2
//        <2=> 2: SelectedClock4 = Selected Clock/4
//        <3=> 3: SelectedClock8 = Selected Clock/8
//        <4=> 4: SelectedClock16 = Selected Clock/16
//        <5=> 5: SelectedClock32 = Selected Clock/32
//        <6=> 6: SelectedClock64 = Selected Clock/64
//        <7=> 7: SelectedClock128 = Selected Clock/128
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_CLKOCR_CLKOS  ---------------------------------
// SVD Line: 7335

//  <item> SFDITEM_FIELD__SCUCG_CLKOCR_CLKOS
//    <name> CLKOS </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40001810) \nClock Output Selection\n0 : MCLK = Select MCLK.\n1 : WDTRC = Select WDTRC.\n2 : HIRC = Select HIRC.\n3 : HCLK = Select HCLK.\n4 : PCLK = Select PCLK.\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_CLKOCR ) </loc>
//      <o.2..0> CLKOS
//        <0=> 0: MCLK = Select MCLK.
//        <1=> 1: WDTRC = Select WDTRC.
//        <2=> 2: HIRC = Select HIRC.
//        <3=> 3: HCLK = Select HCLK.
//        <4=> 4: PCLK = Select PCLK.
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: SCUCG_CLKOCR  ----------------------------------
// SVD Line: 7242

//  <rtree> SFDITEM_REG__SCUCG_CLKOCR
//    <name> CLKOCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001810) Clock Output Control Register </i>
//    <loc> ( (unsigned int)((SCUCG_CLKOCR >> 0) & 0xFFFFFFFF), ((SCUCG_CLKOCR = (SCUCG_CLKOCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCUCG_CLKOCR_CLKOEN </item>
//    <item> SFDITEM_FIELD__SCUCG_CLKOCR_POLSEL </item>
//    <item> SFDITEM_FIELD__SCUCG_CLKOCR_CLKODIV </item>
//    <item> SFDITEM_FIELD__SCUCG_CLKOCR_CLKOS </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SCUCG_CMONCR  ------------------------------
// SVD Line: 7370

unsigned int SCUCG_CMONCR __AT (0x40001814);



// -----------------------------  Field Item: SCUCG_CMONCR_MONEN  ---------------------------------
// SVD Line: 7379

//  <item> SFDITEM_FIELD__SCUCG_CMONCR_MONEN
//    <name> MONEN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001814) \nClock Monitoring Enable\n0 : Disable = Disable clock monitoring.\n1 : Enable = Enable clock monitoring. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_CMONCR ) </loc>
//      <o.7..7> MONEN
//        <0=> 0: Disable = Disable clock monitoring.
//        <1=> 1: Enable = Enable clock monitoring.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_CMONCR_MACTS  ---------------------------------
// SVD Line: 7397

//  <item> SFDITEM_FIELD__SCUCG_CMONCR_MACTS
//    <name> MACTS </name>
//    <rw> 
//    <i> [Bits 6..5] RW (@ 0x40001814) \nClock Monitoring Action Selection\n0 : FlagChk = No action by clock monitoring, but flags will be set/cleared on condition\n1 : RstGen = Reset generation by clock monitoring\n2 : SysClkChg = The system clock will be changed to the WDTRC regardless of MCLKSEL[1:0] bits of system clock control register (SCU_SCCR) only when the MCLK is selected for monitoring\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_CMONCR ) </loc>
//      <o.6..5> MACTS
//        <0=> 0: FlagChk = No action by clock monitoring, but flags will be set/cleared on condition
//        <1=> 1: RstGen = Reset generation by clock monitoring
//        <2=> 2: SysClkChg = The system clock will be changed to the WDTRC regardless of MCLKSEL[1:0] bits of system clock control register (SCU_SCCR) only when the MCLK is selected for monitoring
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_CMONCR_MONFLAG  --------------------------------
// SVD Line: 7420

//  <item> SFDITEM_FIELD__SCUCG_CMONCR_MONFLAG
//    <name> MONFLAG </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001814) \nClock Monitoring Result Flag\n0 : NotReady = The clock to be monitored is not ready\n1 : Ready = The clock to be monitored is ready </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_CMONCR ) </loc>
//      <o.3..3> MONFLAG
//        <0=> 0: NotReady = The clock to be monitored is not ready
//        <1=> 1: Ready = The clock to be monitored is ready
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_CMONCR_NMINTFG  --------------------------------
// SVD Line: 7438

//  <item> SFDITEM_FIELD__SCUCG_CMONCR_NMINTFG
//    <name> NMINTFG </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001814) \nClock Monitoring Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_CMONCR ) </loc>
//      <o.2..2> NMINTFG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_CMONCR_MONCS  ---------------------------------
// SVD Line: 7456

//  <item> SFDITEM_FIELD__SCUCG_CMONCR_MONCS
//    <name> MONCS </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40001814) \nMonitored Clock Selection\n0 : MCLK = Select MCLK.\n1 : HIRC = Select HIRC.\n2 : XMOSC = Select XMOSC.\n3 : XSOSC = Select XSOSC. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_CMONCR ) </loc>
//      <o.1..0> MONCS
//        <0=> 0: MCLK = Select MCLK.
//        <1=> 1: HIRC = Select HIRC.
//        <2=> 2: XMOSC = Select XMOSC.
//        <3=> 3: XSOSC = Select XSOSC.
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: SCUCG_CMONCR  ----------------------------------
// SVD Line: 7370

//  <rtree> SFDITEM_REG__SCUCG_CMONCR
//    <name> CMONCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001814) Clock Monitoring Control Register </i>
//    <loc> ( (unsigned int)((SCUCG_CMONCR >> 0) & 0xFFFFFFFF), ((SCUCG_CMONCR = (SCUCG_CMONCR & ~(0xEFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xEF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCUCG_CMONCR_MONEN </item>
//    <item> SFDITEM_FIELD__SCUCG_CMONCR_MACTS </item>
//    <item> SFDITEM_FIELD__SCUCG_CMONCR_MONFLAG </item>
//    <item> SFDITEM_FIELD__SCUCG_CMONCR_NMINTFG </item>
//    <item> SFDITEM_FIELD__SCUCG_CMONCR_MONCS </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SCUCG_PPCLKEN1  -----------------------------
// SVD Line: 7486

unsigned int SCUCG_PPCLKEN1 __AT (0x40001820);



// ---------------------------  Field Item: SCUCG_PPCLKEN1_T50CLKE  -------------------------------
// SVD Line: 7495

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_T50CLKE
//    <name> T50CLKE </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40001820) \nTIMER50 Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN1 ) </loc>
//      <o.30..30> T50CLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: SCUCG_PPCLKEN1_T43CLKE  -------------------------------
// SVD Line: 7513

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_T43CLKE
//    <name> T43CLKE </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40001820) \nTIMER43 Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN1 ) </loc>
//      <o.25..25> T43CLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: SCUCG_PPCLKEN1_T42CLKE  -------------------------------
// SVD Line: 7531

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_T42CLKE
//    <name> T42CLKE </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40001820) \nTIMER42 Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN1 ) </loc>
//      <o.24..24> T42CLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: SCUCG_PPCLKEN1_T41CLKE  -------------------------------
// SVD Line: 7549

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_T41CLKE
//    <name> T41CLKE </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40001820) \nTIMER41 Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN1 ) </loc>
//      <o.23..23> T41CLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: SCUCG_PPCLKEN1_T40CLKE  -------------------------------
// SVD Line: 7567

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_T40CLKE
//    <name> T40CLKE </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40001820) \nTIMER40 Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN1 ) </loc>
//      <o.22..22> T40CLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_PPCLKEN1_PFCLKE  -------------------------------
// SVD Line: 7585

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_PFCLKE
//    <name> PFCLKE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40001820) \nPort F Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN1 ) </loc>
//      <o.5..5> PFCLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_PPCLKEN1_PECLKE  -------------------------------
// SVD Line: 7603

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_PECLKE
//    <name> PECLKE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40001820) \nPort E Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN1 ) </loc>
//      <o.4..4> PECLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_PPCLKEN1_PDCLKE  -------------------------------
// SVD Line: 7621

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_PDCLKE
//    <name> PDCLKE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001820) \nPort D Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN1 ) </loc>
//      <o.3..3> PDCLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_PPCLKEN1_PCCLKE  -------------------------------
// SVD Line: 7639

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_PCCLKE
//    <name> PCCLKE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001820) \nPort C Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN1 ) </loc>
//      <o.2..2> PCCLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_PPCLKEN1_PBCLKE  -------------------------------
// SVD Line: 7657

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_PBCLKE
//    <name> PBCLKE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001820) \nPort B Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN1 ) </loc>
//      <o.1..1> PBCLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_PPCLKEN1_PACLKE  -------------------------------
// SVD Line: 7675

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_PACLKE
//    <name> PACLKE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001820) \nPort A Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN1 ) </loc>
//      <o.0..0> PACLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// -----------------------------  Register RTree: SCUCG_PPCLKEN1  ---------------------------------
// SVD Line: 7486

//  <rtree> SFDITEM_REG__SCUCG_PPCLKEN1
//    <name> PPCLKEN1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001820) Peripheral Clock Enable Register 1 </i>
//    <loc> ( (unsigned int)((SCUCG_PPCLKEN1 >> 0) & 0xFFFFFFFF), ((SCUCG_PPCLKEN1 = (SCUCG_PPCLKEN1 & ~(0x43C0003FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x43C0003F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_T50CLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_T43CLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_T42CLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_T41CLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_T40CLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_PFCLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_PECLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_PDCLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_PCCLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_PBCLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN1_PACLKE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SCUCG_PPCLKEN2  -----------------------------
// SVD Line: 7695

unsigned int SCUCG_PPCLKEN2 __AT (0x40001824);



// ---------------------------  Field Item: SCUCG_PPCLKEN2_DMACLKE  -------------------------------
// SVD Line: 7704

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_DMACLKE
//    <name> DMACLKE </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40001824) \nDMAC (DMA Controller) Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN2 ) </loc>
//      <o.31..31> DMACLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: SCUCG_PPCLKEN2_CMP1CLKE  ------------------------------
// SVD Line: 7722

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_CMP1CLKE
//    <name> CMP1CLKE </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40001824) \nCMP1 (Comparator) Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN2 ) </loc>
//      <o.28..28> CMP1CLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: SCUCG_PPCLKEN2_CMP0CLKE  ------------------------------
// SVD Line: 7740

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_CMP0CLKE
//    <name> CMP0CLKE </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40001824) \nCMP0 (Comparator) Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN2 ) </loc>
//      <o.27..27> CMP0CLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: SCUCG_PPCLKEN2_SC1CLKE  -------------------------------
// SVD Line: 7758

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_SC1CLKE
//    <name> SC1CLKE </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40001824) \nSC1 (Smart Card) Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN2 ) </loc>
//      <o.25..25> SC1CLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: SCUCG_PPCLKEN2_SC0CLKE  -------------------------------
// SVD Line: 7776

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_SC0CLKE
//    <name> SC0CLKE </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40001824) \nSC0 (Smart Card) Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN2 ) </loc>
//      <o.24..24> SC0CLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: SCUCG_PPCLKEN2_SPI1CLKE  ------------------------------
// SVD Line: 7794

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_SPI1CLKE
//    <name> SPI1CLKE </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40001824) \nSPI1 Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN2 ) </loc>
//      <o.21..21> SPI1CLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: SCUCG_PPCLKEN2_SPI0CLKE  ------------------------------
// SVD Line: 7812

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_SPI0CLKE
//    <name> SPI0CLKE </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40001824) \nSPI0 Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN2 ) </loc>
//      <o.20..20> SPI0CLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_PPCLKEN2_FMCLKE  -------------------------------
// SVD Line: 7830

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_FMCLKE
//    <name> FMCLKE </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40001824) \nFMC (Flash Memory Controller) Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN2 ) </loc>
//      <o.19..19> FMCLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: SCUCG_PPCLKEN2_LVICLKE  -------------------------------
// SVD Line: 7848

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_LVICLKE
//    <name> LVICLKE </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40001824) \nLVI (Low Voltage Indicator) Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN2 ) </loc>
//      <o.18..18> LVICLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: SCUCG_PPCLKEN2_WDTCLKE  -------------------------------
// SVD Line: 7866

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_WDTCLKE
//    <name> WDTCLKE </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40001824) \nWDT (Watch-Dog Timer) Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN2 ) </loc>
//      <o.17..17> WDTCLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: SCUCG_PPCLKEN2_LPUTCLKE  ------------------------------
// SVD Line: 7884

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_LPUTCLKE
//    <name> LPUTCLKE </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40001824) \nLPUART (Low Power UART) Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN2 ) </loc>
//      <o.15..15> LPUTCLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: SCUCG_PPCLKEN2_LCDCLKE  -------------------------------
// SVD Line: 7902

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_LCDCLKE
//    <name> LCDCLKE </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40001824) \nLCD (LCD Driver) Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN2 ) </loc>
//      <o.13..13> LCDCLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_PPCLKEN2_CRCLKE  -------------------------------
// SVD Line: 7920

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_CRCLKE
//    <name> CRCLKE </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40001824) \nCRC (Cyclic Redundancy Check) Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN2 ) </loc>
//      <o.12..12> CRCLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: SCUCG_PPCLKEN2_RTCCLKE  -------------------------------
// SVD Line: 7938

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_RTCCLKE
//    <name> RTCCLKE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40001824) \nRTCC (Real Time Clock/Calendar) Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN2 ) </loc>
//      <o.11..11> RTCCLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_PPCLKEN2_ADCLKE  -------------------------------
// SVD Line: 7956

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_ADCLKE
//    <name> ADCLKE </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40001824) \nADC (Analog to Digital Converter) Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN2 ) </loc>
//      <o.10..10> ADCLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: SCUCG_PPCLKEN2_I2C1CLKE  ------------------------------
// SVD Line: 7974

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_I2C1CLKE
//    <name> I2C1CLKE </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001824) \nI2C1 (Inter-IC) Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN2 ) </loc>
//      <o.7..7> I2C1CLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: SCUCG_PPCLKEN2_I2C0CLKE  ------------------------------
// SVD Line: 7992

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_I2C0CLKE
//    <name> I2C0CLKE </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40001824) \nI2C0 (Inter-IC) Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN2 ) </loc>
//      <o.6..6> I2C0CLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: SCUCG_PPCLKEN2_UT1CLKE  -------------------------------
// SVD Line: 8010

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_UT1CLKE
//    <name> UT1CLKE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001824) \nUART1 Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN2 ) </loc>
//      <o.3..3> UT1CLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: SCUCG_PPCLKEN2_UT0CLKE  -------------------------------
// SVD Line: 8028

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_UT0CLKE
//    <name> UT0CLKE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001824) \nUART0 Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN2 ) </loc>
//      <o.2..2> UT0CLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// --------------------------  Field Item: SCUCG_PPCLKEN2_UST10CLKE  ------------------------------
// SVD Line: 8046

//  <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_UST10CLKE
//    <name> UST10CLKE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001824) \nUSART10 Clock Enable\n0 : Disable = Disable clock.\n1 : Enable = Enable clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKEN2 ) </loc>
//      <o.0..0> UST10CLKE
//        <0=> 0: Disable = Disable clock.
//        <1=> 1: Enable = Enable clock.
//    </combo>
//  </item>
//  


// -----------------------------  Register RTree: SCUCG_PPCLKEN2  ---------------------------------
// SVD Line: 7695

//  <rtree> SFDITEM_REG__SCUCG_PPCLKEN2
//    <name> PPCLKEN2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001824) Peripheral Clock Enable Register 2 </i>
//    <loc> ( (unsigned int)((SCUCG_PPCLKEN2 >> 0) & 0xFFFFFFFF), ((SCUCG_PPCLKEN2 = (SCUCG_PPCLKEN2 & ~(0x9B3EBCCDUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x9B3EBCCD) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_DMACLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_CMP1CLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_CMP0CLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_SC1CLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_SC0CLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_SPI1CLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_SPI0CLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_FMCLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_LVICLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_WDTCLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_LPUTCLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_LCDCLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_CRCLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_RTCCLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_ADCLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_I2C1CLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_I2C0CLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_UT1CLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_UT0CLKE </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKEN2_UST10CLKE </item>
//  </rtree>
//  


// --------------------------  Register Item Address: SCUCG_PPCLKSR  ------------------------------
// SVD Line: 8066

unsigned int SCUCG_PPCLKSR __AT (0x40001840);



// ----------------------------  Field Item: SCUCG_PPCLKSR_T50CLK  --------------------------------
// SVD Line: 8075

//  <item> SFDITEM_FIELD__SCUCG_PPCLKSR_T50CLK
//    <name> T50CLK </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x40001840) \nTIMER50 Clock Selection\n0 : PCLK = PCLK clock\n1 : WDTRC = WDTRC clock\n2 : HIRC = HIRC clock\n3 : XSOSC = XSOSC clock </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKSR ) </loc>
//      <o.25..24> T50CLK
//        <0=> 0: PCLK = PCLK clock
//        <1=> 1: WDTRC = WDTRC clock
//        <2=> 2: HIRC = HIRC clock
//        <3=> 3: XSOSC = XSOSC clock
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_PPCLKSR_LPUTCLK  -------------------------------
// SVD Line: 8103

//  <item> SFDITEM_FIELD__SCUCG_PPCLKSR_LPUTCLK
//    <name> LPUTCLK </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x40001840) \nLPUART (Low Power UART) Clock Selection\n0 : PCLK = PCLK clock\n1 : HIRC = HIRC clock\n2 : XSOSC = XSOSC clock\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKSR ) </loc>
//      <o.11..10> LPUTCLK
//        <0=> 0: PCLK = PCLK clock
//        <1=> 1: HIRC = HIRC clock
//        <2=> 2: XSOSC = XSOSC clock
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_PPCLKSR_RTCCLK  --------------------------------
// SVD Line: 8126

//  <item> SFDITEM_FIELD__SCUCG_PPCLKSR_RTCCLK
//    <name> RTCCLK </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40001840) \nRTCC (Real Time Clock/Calendar) Clock Selection\n0 : LowLevel = Low level (RTC stuck)\n1 : XSOSC = XSOSC clock\n2 : WDTRC = WDTRC clock\n3 : DividedMCLK = A clock of the MCLK which is divided by divider 2 </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKSR ) </loc>
//      <o.9..8> RTCCLK
//        <0=> 0: LowLevel = Low level (RTC stuck)
//        <1=> 1: XSOSC = XSOSC clock
//        <2=> 2: WDTRC = WDTRC clock
//        <3=> 3: DividedMCLK = A clock of the MCLK which is divided by divider 2
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_PPCLKSR_LCDCLK  --------------------------------
// SVD Line: 8154

//  <item> SFDITEM_FIELD__SCUCG_PPCLKSR_LCDCLK
//    <name> LCDCLK </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40001840) \nLCD (LCD Driver) Clock Selection\n0 : DividedMCLK = A clock of the MCLK which is divided by divider 2\n1 : XSOSC = XSOSC clock\n2 : WDTRC = WDTRC clock\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKSR ) </loc>
//      <o.7..6> LCDCLK
//        <0=> 0: DividedMCLK = A clock of the MCLK which is divided by divider 2
//        <1=> 1: XSOSC = XSOSC clock
//        <2=> 2: WDTRC = WDTRC clock
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_PPCLKSR_WDTCLK  --------------------------------
// SVD Line: 8177

//  <item> SFDITEM_FIELD__SCUCG_PPCLKSR_WDTCLK
//    <name> WDTCLK </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001840) \nWDT (Watch-Dog Timer) Clock Selection\n0 : WDTRC = WDTRC clock\n1 : PCLK = PCLK clock </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_PPCLKSR ) </loc>
//      <o.0..0> WDTCLK
//        <0=> 0: WDTRC = WDTRC clock
//        <1=> 1: PCLK = PCLK clock
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: SCUCG_PPCLKSR  ---------------------------------
// SVD Line: 8066

//  <rtree> SFDITEM_REG__SCUCG_PPCLKSR
//    <name> PPCLKSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001840) Peripheral Clock Selection Register </i>
//    <loc> ( (unsigned int)((SCUCG_PPCLKSR >> 0) & 0xFFFFFFFF), ((SCUCG_PPCLKSR = (SCUCG_PPCLKSR & ~(0x3000FC1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3000FC1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKSR_T50CLK </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKSR_LPUTCLK </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKSR_RTCCLK </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKSR_LCDCLK </item>
//    <item> SFDITEM_FIELD__SCUCG_PPCLKSR_WDTCLK </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SCUCG_PPRST1  ------------------------------
// SVD Line: 8197

unsigned int SCUCG_PPRST1 __AT (0x40001860);



// -----------------------------  Field Item: SCUCG_PPRST1_T50RST  --------------------------------
// SVD Line: 8206

//  <item> SFDITEM_FIELD__SCUCG_PPRST1_T50RST
//    <name> T50RST </name>
//    <rw> 
//    <i> [Bit 30] RW (@ 0x40001860) TIMER50 Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST1 ) </loc>
//      <o.30..30> T50RST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_PPRST1_T43RST  --------------------------------
// SVD Line: 8212

//  <item> SFDITEM_FIELD__SCUCG_PPRST1_T43RST
//    <name> T43RST </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40001860) TIMER43 Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST1 ) </loc>
//      <o.25..25> T43RST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_PPRST1_T42RST  --------------------------------
// SVD Line: 8218

//  <item> SFDITEM_FIELD__SCUCG_PPRST1_T42RST
//    <name> T42RST </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40001860) TIMER42 Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST1 ) </loc>
//      <o.24..24> T42RST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_PPRST1_T41RST  --------------------------------
// SVD Line: 8224

//  <item> SFDITEM_FIELD__SCUCG_PPRST1_T41RST
//    <name> T41RST </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40001860) TIMER41 Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST1 ) </loc>
//      <o.23..23> T41RST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_PPRST1_T40RST  --------------------------------
// SVD Line: 8230

//  <item> SFDITEM_FIELD__SCUCG_PPRST1_T40RST
//    <name> T40RST </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40001860) TIMER40 Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST1 ) </loc>
//      <o.22..22> T40RST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_PPRST1_PFRST  ---------------------------------
// SVD Line: 8236

//  <item> SFDITEM_FIELD__SCUCG_PPRST1_PFRST
//    <name> PFRST </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40001860) Port F Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST1 ) </loc>
//      <o.5..5> PFRST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_PPRST1_PERST  ---------------------------------
// SVD Line: 8242

//  <item> SFDITEM_FIELD__SCUCG_PPRST1_PERST
//    <name> PERST </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40001860) Port E Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST1 ) </loc>
//      <o.4..4> PERST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_PPRST1_PDRST  ---------------------------------
// SVD Line: 8248

//  <item> SFDITEM_FIELD__SCUCG_PPRST1_PDRST
//    <name> PDRST </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001860) Port D Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST1 ) </loc>
//      <o.3..3> PDRST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_PPRST1_PCRST  ---------------------------------
// SVD Line: 8254

//  <item> SFDITEM_FIELD__SCUCG_PPRST1_PCRST
//    <name> PCRST </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001860) Port C Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST1 ) </loc>
//      <o.2..2> PCRST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_PPRST1_PBRST  ---------------------------------
// SVD Line: 8260

//  <item> SFDITEM_FIELD__SCUCG_PPRST1_PBRST
//    <name> PBRST </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001860) Port B Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST1 ) </loc>
//      <o.1..1> PBRST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_PPRST1_PARST  ---------------------------------
// SVD Line: 8266

//  <item> SFDITEM_FIELD__SCUCG_PPRST1_PARST
//    <name> PARST </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001860) Port A Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST1 ) </loc>
//      <o.0..0> PARST
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: SCUCG_PPRST1  ----------------------------------
// SVD Line: 8197

//  <rtree> SFDITEM_REG__SCUCG_PPRST1
//    <name> PPRST1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001860) Peripheral Reset Register 1 </i>
//    <loc> ( (unsigned int)((SCUCG_PPRST1 >> 0) & 0xFFFFFFFF), ((SCUCG_PPRST1 = (SCUCG_PPRST1 & ~(0x43C0003FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x43C0003F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCUCG_PPRST1_T50RST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST1_T43RST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST1_T42RST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST1_T41RST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST1_T40RST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST1_PFRST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST1_PERST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST1_PDRST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST1_PCRST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST1_PBRST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST1_PARST </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SCUCG_PPRST2  ------------------------------
// SVD Line: 8274

unsigned int SCUCG_PPRST2 __AT (0x40001864);



// -----------------------------  Field Item: SCUCG_PPRST2_DMARST  --------------------------------
// SVD Line: 8283

//  <item> SFDITEM_FIELD__SCUCG_PPRST2_DMARST
//    <name> DMARST </name>
//    <rw> 
//    <i> [Bit 31] RW (@ 0x40001864) DMAC (DMA Controller) Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST2 ) </loc>
//      <o.31..31> DMARST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_PPRST2_CMP1RST  --------------------------------
// SVD Line: 8289

//  <item> SFDITEM_FIELD__SCUCG_PPRST2_CMP1RST
//    <name> CMP1RST </name>
//    <rw> 
//    <i> [Bit 28] RW (@ 0x40001864) CMP1 (Comparator) Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST2 ) </loc>
//      <o.28..28> CMP1RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_PPRST2_CMP0RST  --------------------------------
// SVD Line: 8295

//  <item> SFDITEM_FIELD__SCUCG_PPRST2_CMP0RST
//    <name> CMP0RST </name>
//    <rw> 
//    <i> [Bit 27] RW (@ 0x40001864) CMP0 (Comparator) Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST2 ) </loc>
//      <o.27..27> CMP0RST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_PPRST2_SC1RST  --------------------------------
// SVD Line: 8301

//  <item> SFDITEM_FIELD__SCUCG_PPRST2_SC1RST
//    <name> SC1RST </name>
//    <rw> 
//    <i> [Bit 25] RW (@ 0x40001864) SC1 (Smart Card) Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST2 ) </loc>
//      <o.25..25> SC1RST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_PPRST2_SC0RST  --------------------------------
// SVD Line: 8307

//  <item> SFDITEM_FIELD__SCUCG_PPRST2_SC0RST
//    <name> SC0RST </name>
//    <rw> 
//    <i> [Bit 24] RW (@ 0x40001864) SC0 (Smart Card) Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST2 ) </loc>
//      <o.24..24> SC0RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_PPRST2_SPI1RST  --------------------------------
// SVD Line: 8313

//  <item> SFDITEM_FIELD__SCUCG_PPRST2_SPI1RST
//    <name> SPI1RST </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40001864) SPI1 Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST2 ) </loc>
//      <o.21..21> SPI1RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_PPRST2_SPI0RST  --------------------------------
// SVD Line: 8319

//  <item> SFDITEM_FIELD__SCUCG_PPRST2_SPI0RST
//    <name> SPI0RST </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40001864) SPI0 Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST2 ) </loc>
//      <o.20..20> SPI0RST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_PPRST2_FMCRST  --------------------------------
// SVD Line: 8325

//  <item> SFDITEM_FIELD__SCUCG_PPRST2_FMCRST
//    <name> FMCRST </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40001864) FMC (Flash Memory Controller) Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST2 ) </loc>
//      <o.19..19> FMCRST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_PPRST2_LVIRST  --------------------------------
// SVD Line: 8331

//  <item> SFDITEM_FIELD__SCUCG_PPRST2_LVIRST
//    <name> LVIRST </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40001864) LVI (Low Voltage Indicator) Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST2 ) </loc>
//      <o.18..18> LVIRST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_PPRST2_LPUTRST  --------------------------------
// SVD Line: 8337

//  <item> SFDITEM_FIELD__SCUCG_PPRST2_LPUTRST
//    <name> LPUTRST </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40001864) LPUART (Low Power UART) Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST2 ) </loc>
//      <o.15..15> LPUTRST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_PPRST2_LCDRST  --------------------------------
// SVD Line: 8343

//  <item> SFDITEM_FIELD__SCUCG_PPRST2_LCDRST
//    <name> LCDRST </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40001864) LCD (LCD Driver) Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST2 ) </loc>
//      <o.13..13> LCDRST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_PPRST2_CRRST  ---------------------------------
// SVD Line: 8349

//  <item> SFDITEM_FIELD__SCUCG_PPRST2_CRRST
//    <name> CRRST </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40001864) CRC (Cyclic Redundancy Check) Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST2 ) </loc>
//      <o.12..12> CRRST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_PPRST2_RTCRST  --------------------------------
// SVD Line: 8355

//  <item> SFDITEM_FIELD__SCUCG_PPRST2_RTCRST
//    <name> RTCRST </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40001864) RTCC (Real Time Clock/Calendar) Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST2 ) </loc>
//      <o.11..11> RTCRST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_PPRST2_ADRST  ---------------------------------
// SVD Line: 8361

//  <item> SFDITEM_FIELD__SCUCG_PPRST2_ADRST
//    <name> ADRST </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40001864) ADC (Analog to Digital Converter) Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST2 ) </loc>
//      <o.10..10> ADRST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_PPRST2_I2C1RST  --------------------------------
// SVD Line: 8367

//  <item> SFDITEM_FIELD__SCUCG_PPRST2_I2C1RST
//    <name> I2C1RST </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001864) I2C1 (Inter-IC) Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST2 ) </loc>
//      <o.7..7> I2C1RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_PPRST2_I2C0RST  --------------------------------
// SVD Line: 8373

//  <item> SFDITEM_FIELD__SCUCG_PPRST2_I2C0RST
//    <name> I2C0RST </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40001864) I2C0 (Inter-IC) Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST2 ) </loc>
//      <o.6..6> I2C0RST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_PPRST2_UT1RST  --------------------------------
// SVD Line: 8379

//  <item> SFDITEM_FIELD__SCUCG_PPRST2_UT1RST
//    <name> UT1RST </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001864) UART1 Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST2 ) </loc>
//      <o.3..3> UT1RST
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCUCG_PPRST2_UT0RST  --------------------------------
// SVD Line: 8385

//  <item> SFDITEM_FIELD__SCUCG_PPRST2_UT0RST
//    <name> UT0RST </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001864) UART0 Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST2 ) </loc>
//      <o.2..2> UT0RST
//    </check>
//  </item>
//  


// ----------------------------  Field Item: SCUCG_PPRST2_UST10RST  -------------------------------
// SVD Line: 8391

//  <item> SFDITEM_FIELD__SCUCG_PPRST2_UST10RST
//    <name> UST10RST </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001864) USART10 Reset </i>
//    <check> 
//      <loc> ( (unsigned int) SCUCG_PPRST2 ) </loc>
//      <o.0..0> UST10RST
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: SCUCG_PPRST2  ----------------------------------
// SVD Line: 8274

//  <rtree> SFDITEM_REG__SCUCG_PPRST2
//    <name> PPRST2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001864) Peripheral Reset Register 2 </i>
//    <loc> ( (unsigned int)((SCUCG_PPRST2 >> 0) & 0xFFFFFFFF), ((SCUCG_PPRST2 = (SCUCG_PPRST2 & ~(0x9B3CBCCDUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x9B3CBCCD) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCUCG_PPRST2_DMARST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST2_CMP1RST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST2_CMP0RST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST2_SC1RST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST2_SC0RST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST2_SPI1RST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST2_SPI0RST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST2_FMCRST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST2_LVIRST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST2_LPUTRST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST2_LCDRST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST2_CRRST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST2_RTCRST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST2_ADRST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST2_I2C1RST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST2_I2C0RST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST2_UT1RST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST2_UT0RST </item>
//    <item> SFDITEM_FIELD__SCUCG_PPRST2_UST10RST </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SCUCG_XTFLSR  ------------------------------
// SVD Line: 8399

unsigned int SCUCG_XTFLSR __AT (0x40001880);



// -----------------------------  Field Item: SCUCG_XTFLSR_WTIDKY  --------------------------------
// SVD Line: 8408

//  <item> SFDITEM_FIELD__SCUCG_XTFLSR_WTIDKY
//    <name> WTIDKY </name>
//    <w> 
//    <i> [Bits 31..16] WO (@ 0x40001880) Write Identification Key (0x9b37) </i>
//    <edit> 
//      <loc> ( (unsigned short)((SCUCG_XTFLSR >> 16) & 0x0), ((SCUCG_XTFLSR = (SCUCG_XTFLSR & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: SCUCG_XTFLSR_XRNS  ---------------------------------
// SVD Line: 8421

//  <item> SFDITEM_FIELD__SCUCG_XTFLSR_XRNS
//    <name> XRNS </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40001880) \nExternal Main Oscillator Filter Selection\n0 : LE4p5MHz = x-tal LE 4.5MHz\n1 : LE6p5MHz = 4.5MHz GT x-tal LE 6.5MHz\n2 : LE8p5MHz = 6.5MHz GT x-tal LE 8.5MHz\n3 : LE10p5MHz = 8.5MHz GT x-tal LE 10.5MHz\n4 : LE12p5MHz = 10.5MHz GT x-tal LE 12.5MHz\n5 : LE16p5MHz = 12.5MHz GT x-tal LE 16.5MHz\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) SCUCG_XTFLSR ) </loc>
//      <o.2..0> XRNS
//        <0=> 0: LE4p5MHz = x-tal LE 4.5MHz
//        <1=> 1: LE6p5MHz = 4.5MHz GT x-tal LE 6.5MHz
//        <2=> 2: LE8p5MHz = 6.5MHz GT x-tal LE 8.5MHz
//        <3=> 3: LE10p5MHz = 8.5MHz GT x-tal LE 10.5MHz
//        <4=> 4: LE12p5MHz = 10.5MHz GT x-tal LE 12.5MHz
//        <5=> 5: LE16p5MHz = 12.5MHz GT x-tal LE 16.5MHz
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: SCUCG_XTFLSR  ----------------------------------
// SVD Line: 8399

//  <rtree> SFDITEM_REG__SCUCG_XTFLSR
//    <name> XTFLSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001880) X-tal Filter Selection Register </i>
//    <loc> ( (unsigned int)((SCUCG_XTFLSR >> 0) & 0xFFFFFFFF), ((SCUCG_XTFLSR = (SCUCG_XTFLSR & ~(0xFFFF0007UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF0007) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCUCG_XTFLSR_WTIDKY </item>
//    <item> SFDITEM_FIELD__SCUCG_XTFLSR_XRNS </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SCUCG_XSOSC  -------------------------------
// SVD Line: 8461

unsigned int SCUCG_XSOSC __AT (0x40001884);



// -----------------------------  Field Item: SCUCG_XSOSC_ISET_I  ---------------------------------
// SVD Line: 8470

//  <item> SFDITEM_FIELD__SCUCG_XSOSC_ISET_I
//    <name> ISET_I </name>
//    <rw> 
//    <i> [Bits 5..3] RW (@ 0x40001884) Sub Oscillator Driving Current Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((SCUCG_XSOSC >> 3) & 0x7), ((SCUCG_XSOSC = (SCUCG_XSOSC & ~(0x7UL << 3 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 3 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SCUCG_XSOSC  ----------------------------------
// SVD Line: 8461

//  <rtree> SFDITEM_REG__SCUCG_XSOSC
//    <name> XSOSC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001884) Sub Oscillator Control Register </i>
//    <loc> ( (unsigned int)((SCUCG_XSOSC >> 0) & 0xFFFFFFFF), ((SCUCG_XSOSC = (SCUCG_XSOSC & ~(0x38UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x38) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCUCG_XSOSC_ISET_I </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: SCUCG  -------------------------------------
// SVD Line: 6890

//  <view> SCUCG
//    <name> SCUCG </name>
//    <item> SFDITEM_REG__SCUCG_SCCR </item>
//    <item> SFDITEM_REG__SCUCG_CLKSRCR </item>
//    <item> SFDITEM_REG__SCUCG_SCDIVR1 </item>
//    <item> SFDITEM_REG__SCUCG_SCDIVR2 </item>
//    <item> SFDITEM_REG__SCUCG_CLKOCR </item>
//    <item> SFDITEM_REG__SCUCG_CMONCR </item>
//    <item> SFDITEM_REG__SCUCG_PPCLKEN1 </item>
//    <item> SFDITEM_REG__SCUCG_PPCLKEN2 </item>
//    <item> SFDITEM_REG__SCUCG_PPCLKSR </item>
//    <item> SFDITEM_REG__SCUCG_PPRST1 </item>
//    <item> SFDITEM_REG__SCUCG_PPRST2 </item>
//    <item> SFDITEM_REG__SCUCG_XTFLSR </item>
//    <item> SFDITEM_REG__SCUCG_XSOSC </item>
//  </view>
//  


// ---------------------------  Register Item Address: SCULV_LVICR  -------------------------------
// SVD Line: 8499

unsigned int SCULV_LVICR __AT (0x40005100);



// ------------------------------  Field Item: SCULV_LVICR_LVIEN  ---------------------------------
// SVD Line: 8508

//  <item> SFDITEM_FIELD__SCULV_LVICR_LVIEN
//    <name> LVIEN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40005100) \nLVI Enable\n0 : Disable = Disable low voltage indicator.\n1 : Enable = Enable low voltage indicator. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCULV_LVICR ) </loc>
//      <o.7..7> LVIEN
//        <0=> 0: Disable = Disable low voltage indicator.
//        <1=> 1: Enable = Enable low voltage indicator.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SCULV_LVICR_LVINTEN  --------------------------------
// SVD Line: 8526

//  <item> SFDITEM_FIELD__SCULV_LVICR_LVINTEN
//    <name> LVINTEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40005100) \nLVI Interrupt Enable\n0 : Disable = Disable low voltage indicator interrupt.\n1 : Enable = Enable low voltage indicator interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCULV_LVICR ) </loc>
//      <o.5..5> LVINTEN
//        <0=> 0: Disable = Disable low voltage indicator interrupt.
//        <1=> 1: Enable = Enable low voltage indicator interrupt.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SCULV_LVICR_LVIFLAG  --------------------------------
// SVD Line: 8544

//  <item> SFDITEM_FIELD__SCULV_LVICR_LVIFLAG
//    <name> LVIFLAG </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40005100) \nLVI Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCULV_LVICR ) </loc>
//      <o.4..4> LVIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SCULV_LVICR_LVIVS  ---------------------------------
// SVD Line: 8562

//  <item> SFDITEM_FIELD__SCULV_LVICR_LVIVS
//    <name> LVIVS </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40005100) \nLVI Voltage Selection\n0 : 1p75V0 = 1.75V\n1 : 1p75V1 = 1.75V\n2 : 1p90V = 1.90V\n3 : 2p05V = 2.05V\n4 : 2p20V = 2.20V\n5 : 2p35V = 2.35V\n6 : 2p50V = 2.50V\n7 : 2p65V = 2.65V </i>
//    <combo> 
//      <loc> ( (unsigned int) SCULV_LVICR ) </loc>
//      <o.2..0> LVIVS
//        <0=> 0: 1p75V0 = 1.75V
//        <1=> 1: 1p75V1 = 1.75V
//        <2=> 2: 1p90V = 1.90V
//        <3=> 3: 2p05V = 2.05V
//        <4=> 4: 2p20V = 2.20V
//        <5=> 5: 2p35V = 2.35V
//        <6=> 6: 2p50V = 2.50V
//        <7=> 7: 2p65V = 2.65V
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: SCULV_LVICR  ----------------------------------
// SVD Line: 8499

//  <rtree> SFDITEM_REG__SCULV_LVICR
//    <name> LVICR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005100) Low Voltage Indicator Control Register </i>
//    <loc> ( (unsigned int)((SCULV_LVICR >> 0) & 0xFFFFFFFF), ((SCULV_LVICR = (SCULV_LVICR & ~(0xB7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xB7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCULV_LVICR_LVIEN </item>
//    <item> SFDITEM_FIELD__SCULV_LVICR_LVINTEN </item>
//    <item> SFDITEM_FIELD__SCULV_LVICR_LVIFLAG </item>
//    <item> SFDITEM_FIELD__SCULV_LVICR_LVIVS </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: SCULV_LVRCR  -------------------------------
// SVD Line: 8612

unsigned int SCULV_LVRCR __AT (0x40005104);



// ------------------------------  Field Item: SCULV_LVRCR_LVREN  ---------------------------------
// SVD Line: 8621

//  <item> SFDITEM_FIELD__SCULV_LVRCR_LVREN
//    <name> LVREN </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40005104) LVR Enable </i>
//    <edit> 
//      <loc> ( (unsigned char)((SCULV_LVRCR >> 0) & 0xFF), ((SCULV_LVRCR = (SCULV_LVRCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SCULV_LVRCR  ----------------------------------
// SVD Line: 8612

//  <rtree> SFDITEM_REG__SCULV_LVRCR
//    <name> LVRCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005104) Low Voltage Reset Control Register </i>
//    <loc> ( (unsigned int)((SCULV_LVRCR >> 0) & 0xFFFFFFFF), ((SCULV_LVRCR = (SCULV_LVRCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCULV_LVRCR_LVREN </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: SCULV  -------------------------------------
// SVD Line: 8480

//  <view> SCULV
//    <name> SCULV </name>
//    <item> SFDITEM_REG__SCULV_LVICR </item>
//    <item> SFDITEM_REG__SCULV_LVRCR </item>
//  </view>
//  


// ------------------------------  Register Item Address: Pn_MOD  ---------------------------------
// SVD Line: 8657

unsigned int Pn_MOD __AT (0x50000000);



// --------------------------------  Field Item: Pn_MOD_MODE12  -----------------------------------
// SVD Line: 8666

//  <item> SFDITEM_FIELD__Pn_MOD_MODE12
//    <name> MODE12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x50000000) \nPort n Mode Selection 12\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_MOD ) </loc>
//      <o.25..24> MODE12
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_MOD_MODE11  -----------------------------------
// SVD Line: 8689

//  <item> SFDITEM_FIELD__Pn_MOD_MODE11
//    <name> MODE11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x50000000) \nPort n Mode Selection 11\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_MOD ) </loc>
//      <o.23..22> MODE11
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_MOD_MODE10  -----------------------------------
// SVD Line: 8712

//  <item> SFDITEM_FIELD__Pn_MOD_MODE10
//    <name> MODE10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x50000000) \nPort n Mode Selection 10\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_MOD ) </loc>
//      <o.21..20> MODE10
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_MOD_MODE9  ------------------------------------
// SVD Line: 8735

//  <item> SFDITEM_FIELD__Pn_MOD_MODE9
//    <name> MODE9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x50000000) \nPort n Mode Selection 9\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_MOD ) </loc>
//      <o.19..18> MODE9
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_MOD_MODE8  ------------------------------------
// SVD Line: 8758

//  <item> SFDITEM_FIELD__Pn_MOD_MODE8
//    <name> MODE8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x50000000) \nPort n Mode Selection 8\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_MOD ) </loc>
//      <o.17..16> MODE8
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_MOD_MODE7  ------------------------------------
// SVD Line: 8781

//  <item> SFDITEM_FIELD__Pn_MOD_MODE7
//    <name> MODE7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x50000000) \nPort n Mode Selection 7\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_MOD ) </loc>
//      <o.15..14> MODE7
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_MOD_MODE6  ------------------------------------
// SVD Line: 8804

//  <item> SFDITEM_FIELD__Pn_MOD_MODE6
//    <name> MODE6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x50000000) \nPort n Mode Selection 6\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_MOD ) </loc>
//      <o.13..12> MODE6
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_MOD_MODE5  ------------------------------------
// SVD Line: 8827

//  <item> SFDITEM_FIELD__Pn_MOD_MODE5
//    <name> MODE5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x50000000) \nPort n Mode Selection 5\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_MOD ) </loc>
//      <o.11..10> MODE5
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_MOD_MODE4  ------------------------------------
// SVD Line: 8850

//  <item> SFDITEM_FIELD__Pn_MOD_MODE4
//    <name> MODE4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x50000000) \nPort n Mode Selection 4\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_MOD ) </loc>
//      <o.9..8> MODE4
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_MOD_MODE3  ------------------------------------
// SVD Line: 8873

//  <item> SFDITEM_FIELD__Pn_MOD_MODE3
//    <name> MODE3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x50000000) \nPort n Mode Selection 3\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_MOD ) </loc>
//      <o.7..6> MODE3
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_MOD_MODE2  ------------------------------------
// SVD Line: 8896

//  <item> SFDITEM_FIELD__Pn_MOD_MODE2
//    <name> MODE2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x50000000) \nPort n Mode Selection 2\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_MOD ) </loc>
//      <o.5..4> MODE2
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_MOD_MODE1  ------------------------------------
// SVD Line: 8919

//  <item> SFDITEM_FIELD__Pn_MOD_MODE1
//    <name> MODE1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x50000000) \nPort n Mode Selection 1\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_MOD ) </loc>
//      <o.3..2> MODE1
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_MOD_MODE0  ------------------------------------
// SVD Line: 8942

//  <item> SFDITEM_FIELD__Pn_MOD_MODE0
//    <name> MODE0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x50000000) \nPort n Mode Selection 0\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_MOD ) </loc>
//      <o.1..0> MODE0
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: Pn_MOD  -------------------------------------
// SVD Line: 8657

//  <rtree> SFDITEM_REG__Pn_MOD
//    <name> MOD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000000) Port n Mode Register </i>
//    <loc> ( (unsigned int)((Pn_MOD >> 0) & 0xFFFFFFFF), ((Pn_MOD = (Pn_MOD & ~(0x3FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__Pn_MOD_MODE12 </item>
//    <item> SFDITEM_FIELD__Pn_MOD_MODE11 </item>
//    <item> SFDITEM_FIELD__Pn_MOD_MODE10 </item>
//    <item> SFDITEM_FIELD__Pn_MOD_MODE9 </item>
//    <item> SFDITEM_FIELD__Pn_MOD_MODE8 </item>
//    <item> SFDITEM_FIELD__Pn_MOD_MODE7 </item>
//    <item> SFDITEM_FIELD__Pn_MOD_MODE6 </item>
//    <item> SFDITEM_FIELD__Pn_MOD_MODE5 </item>
//    <item> SFDITEM_FIELD__Pn_MOD_MODE4 </item>
//    <item> SFDITEM_FIELD__Pn_MOD_MODE3 </item>
//    <item> SFDITEM_FIELD__Pn_MOD_MODE2 </item>
//    <item> SFDITEM_FIELD__Pn_MOD_MODE1 </item>
//    <item> SFDITEM_FIELD__Pn_MOD_MODE0 </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: Pn_TYP  ---------------------------------
// SVD Line: 8967

unsigned int Pn_TYP __AT (0x50000004);



// --------------------------------  Field Item: Pn_TYP_TYP12  ------------------------------------
// SVD Line: 8976

//  <item> SFDITEM_FIELD__Pn_TYP_TYP12
//    <name> TYP12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x50000004) \nPort n Output Type Selection 12\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_TYP ) </loc>
//      <o.12..12> TYP12
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_TYP_TYP11  ------------------------------------
// SVD Line: 8994

//  <item> SFDITEM_FIELD__Pn_TYP_TYP11
//    <name> TYP11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x50000004) \nPort n Output Type Selection 11\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_TYP ) </loc>
//      <o.11..11> TYP11
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_TYP_TYP10  ------------------------------------
// SVD Line: 9012

//  <item> SFDITEM_FIELD__Pn_TYP_TYP10
//    <name> TYP10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x50000004) \nPort n Output Type Selection 10\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_TYP ) </loc>
//      <o.10..10> TYP10
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_TYP_TYP9  ------------------------------------
// SVD Line: 9030

//  <item> SFDITEM_FIELD__Pn_TYP_TYP9
//    <name> TYP9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x50000004) \nPort n Output Type Selection 9\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_TYP ) </loc>
//      <o.9..9> TYP9
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_TYP_TYP8  ------------------------------------
// SVD Line: 9048

//  <item> SFDITEM_FIELD__Pn_TYP_TYP8
//    <name> TYP8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x50000004) \nPort n Output Type Selection 8\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_TYP ) </loc>
//      <o.8..8> TYP8
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_TYP_TYP7  ------------------------------------
// SVD Line: 9066

//  <item> SFDITEM_FIELD__Pn_TYP_TYP7
//    <name> TYP7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x50000004) \nPort n Output Type Selection 7\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_TYP ) </loc>
//      <o.7..7> TYP7
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_TYP_TYP6  ------------------------------------
// SVD Line: 9084

//  <item> SFDITEM_FIELD__Pn_TYP_TYP6
//    <name> TYP6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x50000004) \nPort n Output Type Selection 6\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_TYP ) </loc>
//      <o.6..6> TYP6
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_TYP_TYP5  ------------------------------------
// SVD Line: 9102

//  <item> SFDITEM_FIELD__Pn_TYP_TYP5
//    <name> TYP5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x50000004) Port n Output Type Selection 5 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_TYP ) </loc>
//      <o.5..5> TYP5
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: Pn_TYP_TYP4  ------------------------------------
// SVD Line: 9108

//  <item> SFDITEM_FIELD__Pn_TYP_TYP4
//    <name> TYP4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x50000004) \nPort n Output Type Selection 4\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_TYP ) </loc>
//      <o.4..4> TYP4
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_TYP_TYP3  ------------------------------------
// SVD Line: 9126

//  <item> SFDITEM_FIELD__Pn_TYP_TYP3
//    <name> TYP3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x50000004) \nPort n Output Type Selection 3\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_TYP ) </loc>
//      <o.3..3> TYP3
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_TYP_TYP2  ------------------------------------
// SVD Line: 9144

//  <item> SFDITEM_FIELD__Pn_TYP_TYP2
//    <name> TYP2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x50000004) \nPort n Output Type Selection 2\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_TYP ) </loc>
//      <o.2..2> TYP2
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_TYP_TYP1  ------------------------------------
// SVD Line: 9162

//  <item> SFDITEM_FIELD__Pn_TYP_TYP1
//    <name> TYP1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x50000004) \nPort n Output Type Selection 1\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_TYP ) </loc>
//      <o.1..1> TYP1
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_TYP_TYP0  ------------------------------------
// SVD Line: 9180

//  <item> SFDITEM_FIELD__Pn_TYP_TYP0
//    <name> TYP0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x50000004) \nPort n Output Type Selection 0\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_TYP ) </loc>
//      <o.0..0> TYP0
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: Pn_TYP  -------------------------------------
// SVD Line: 8967

//  <rtree> SFDITEM_REG__Pn_TYP
//    <name> TYP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000004) Port n Output Type Selection Register </i>
//    <loc> ( (unsigned int)((Pn_TYP >> 0) & 0xFFFFFFFF), ((Pn_TYP = (Pn_TYP & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__Pn_TYP_TYP12 </item>
//    <item> SFDITEM_FIELD__Pn_TYP_TYP11 </item>
//    <item> SFDITEM_FIELD__Pn_TYP_TYP10 </item>
//    <item> SFDITEM_FIELD__Pn_TYP_TYP9 </item>
//    <item> SFDITEM_FIELD__Pn_TYP_TYP8 </item>
//    <item> SFDITEM_FIELD__Pn_TYP_TYP7 </item>
//    <item> SFDITEM_FIELD__Pn_TYP_TYP6 </item>
//    <item> SFDITEM_FIELD__Pn_TYP_TYP5 </item>
//    <item> SFDITEM_FIELD__Pn_TYP_TYP4 </item>
//    <item> SFDITEM_FIELD__Pn_TYP_TYP3 </item>
//    <item> SFDITEM_FIELD__Pn_TYP_TYP2 </item>
//    <item> SFDITEM_FIELD__Pn_TYP_TYP1 </item>
//    <item> SFDITEM_FIELD__Pn_TYP_TYP0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: Pn_AFSR1  --------------------------------
// SVD Line: 9200

unsigned int Pn_AFSR1 __AT (0x50000008);



// -------------------------------  Field Item: Pn_AFSR1_AFSR7  -----------------------------------
// SVD Line: 9209

//  <item> SFDITEM_FIELD__Pn_AFSR1_AFSR7
//    <name> AFSR7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x50000008) \nPort n Alternative Function Selection 7\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_AFSR1 ) </loc>
//      <o.31..28> AFSR7
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: Pn_AFSR1_AFSR6  -----------------------------------
// SVD Line: 9257

//  <item> SFDITEM_FIELD__Pn_AFSR1_AFSR6
//    <name> AFSR6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x50000008) \nPort n Alternative Function Selection 6\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_AFSR1 ) </loc>
//      <o.27..24> AFSR6
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: Pn_AFSR1_AFSR5  -----------------------------------
// SVD Line: 9305

//  <item> SFDITEM_FIELD__Pn_AFSR1_AFSR5
//    <name> AFSR5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x50000008) \nPort n Alternative Function Selection 5\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_AFSR1 ) </loc>
//      <o.23..20> AFSR5
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: Pn_AFSR1_AFSR4  -----------------------------------
// SVD Line: 9353

//  <item> SFDITEM_FIELD__Pn_AFSR1_AFSR4
//    <name> AFSR4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x50000008) \nPort n Alternative Function Selection 4\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_AFSR1 ) </loc>
//      <o.19..16> AFSR4
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: Pn_AFSR1_AFSR3  -----------------------------------
// SVD Line: 9401

//  <item> SFDITEM_FIELD__Pn_AFSR1_AFSR3
//    <name> AFSR3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x50000008) \nPort n Alternative Function Selection 3\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_AFSR1 ) </loc>
//      <o.15..12> AFSR3
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: Pn_AFSR1_AFSR2  -----------------------------------
// SVD Line: 9449

//  <item> SFDITEM_FIELD__Pn_AFSR1_AFSR2
//    <name> AFSR2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x50000008) \nPort n Alternative Function Selection 2\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_AFSR1 ) </loc>
//      <o.11..8> AFSR2
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: Pn_AFSR1_AFSR1  -----------------------------------
// SVD Line: 9497

//  <item> SFDITEM_FIELD__Pn_AFSR1_AFSR1
//    <name> AFSR1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x50000008) \nPort n Alternative Function Selection 1\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_AFSR1 ) </loc>
//      <o.7..4> AFSR1
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: Pn_AFSR1_AFSR0  -----------------------------------
// SVD Line: 9545

//  <item> SFDITEM_FIELD__Pn_AFSR1_AFSR0
//    <name> AFSR0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x50000008) \nPort n Alternative Function Selection 0\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_AFSR1 ) </loc>
//      <o.3..0> AFSR0
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: Pn_AFSR1  ------------------------------------
// SVD Line: 9200

//  <rtree> SFDITEM_REG__Pn_AFSR1
//    <name> AFSR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000008) Port n Alternative Function Selection Register 1 </i>
//    <loc> ( (unsigned int)((Pn_AFSR1 >> 0) & 0xFFFFFFFF), ((Pn_AFSR1 = (Pn_AFSR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__Pn_AFSR1_AFSR7 </item>
//    <item> SFDITEM_FIELD__Pn_AFSR1_AFSR6 </item>
//    <item> SFDITEM_FIELD__Pn_AFSR1_AFSR5 </item>
//    <item> SFDITEM_FIELD__Pn_AFSR1_AFSR4 </item>
//    <item> SFDITEM_FIELD__Pn_AFSR1_AFSR3 </item>
//    <item> SFDITEM_FIELD__Pn_AFSR1_AFSR2 </item>
//    <item> SFDITEM_FIELD__Pn_AFSR1_AFSR1 </item>
//    <item> SFDITEM_FIELD__Pn_AFSR1_AFSR0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: Pn_AFSR2  --------------------------------
// SVD Line: 9595

unsigned int Pn_AFSR2 __AT (0x5000000C);



// -------------------------------  Field Item: Pn_AFSR2_AFSR12  ----------------------------------
// SVD Line: 9604

//  <item> SFDITEM_FIELD__Pn_AFSR2_AFSR12
//    <name> AFSR12 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x5000000C) \nPort n Alternative Function Selection 12\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_AFSR2 ) </loc>
//      <o.19..16> AFSR12
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: Pn_AFSR2_AFSR11  ----------------------------------
// SVD Line: 9652

//  <item> SFDITEM_FIELD__Pn_AFSR2_AFSR11
//    <name> AFSR11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x5000000C) \nPort n Alternative Function Selection 11\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_AFSR2 ) </loc>
//      <o.15..12> AFSR11
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: Pn_AFSR2_AFSR10  ----------------------------------
// SVD Line: 9700

//  <item> SFDITEM_FIELD__Pn_AFSR2_AFSR10
//    <name> AFSR10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x5000000C) \nPort n Alternative Function Selection 10\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_AFSR2 ) </loc>
//      <o.11..8> AFSR10
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: Pn_AFSR2_AFSR9  -----------------------------------
// SVD Line: 9748

//  <item> SFDITEM_FIELD__Pn_AFSR2_AFSR9
//    <name> AFSR9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x5000000C) \nPort n Alternative Function Selection 9\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_AFSR2 ) </loc>
//      <o.7..4> AFSR9
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: Pn_AFSR2_AFSR8  -----------------------------------
// SVD Line: 9796

//  <item> SFDITEM_FIELD__Pn_AFSR2_AFSR8
//    <name> AFSR8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x5000000C) \nPort n Alternative Function Selection 8\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_AFSR2 ) </loc>
//      <o.3..0> AFSR8
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: Pn_AFSR2  ------------------------------------
// SVD Line: 9595

//  <rtree> SFDITEM_REG__Pn_AFSR2
//    <name> AFSR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x5000000C) Port n Alternative Function Selection Register 2 </i>
//    <loc> ( (unsigned int)((Pn_AFSR2 >> 0) & 0xFFFFFFFF), ((Pn_AFSR2 = (Pn_AFSR2 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__Pn_AFSR2_AFSR12 </item>
//    <item> SFDITEM_FIELD__Pn_AFSR2_AFSR11 </item>
//    <item> SFDITEM_FIELD__Pn_AFSR2_AFSR10 </item>
//    <item> SFDITEM_FIELD__Pn_AFSR2_AFSR9 </item>
//    <item> SFDITEM_FIELD__Pn_AFSR2_AFSR8 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: Pn_PUPD  ---------------------------------
// SVD Line: 9846

unsigned int Pn_PUPD __AT (0x50000010);



// -------------------------------  Field Item: Pn_PUPD_PUPD12  -----------------------------------
// SVD Line: 9855

//  <item> SFDITEM_FIELD__Pn_PUPD_PUPD12
//    <name> PUPD12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x50000010) \nPort n Pull-Up/Down Resistor Selection 12\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_PUPD ) </loc>
//      <o.25..24> PUPD12
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: Pn_PUPD_PUPD11  -----------------------------------
// SVD Line: 9878

//  <item> SFDITEM_FIELD__Pn_PUPD_PUPD11
//    <name> PUPD11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x50000010) \nPort n Pull-Up/Down Resistor Selection 11\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_PUPD ) </loc>
//      <o.23..22> PUPD11
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: Pn_PUPD_PUPD10  -----------------------------------
// SVD Line: 9901

//  <item> SFDITEM_FIELD__Pn_PUPD_PUPD10
//    <name> PUPD10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x50000010) \nPort n Pull-Up/Down Resistor Selection 10\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_PUPD ) </loc>
//      <o.21..20> PUPD10
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_PUPD_PUPD9  -----------------------------------
// SVD Line: 9924

//  <item> SFDITEM_FIELD__Pn_PUPD_PUPD9
//    <name> PUPD9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x50000010) \nPort n Pull-Up/Down Resistor Selection 9\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_PUPD ) </loc>
//      <o.19..18> PUPD9
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_PUPD_PUPD8  -----------------------------------
// SVD Line: 9947

//  <item> SFDITEM_FIELD__Pn_PUPD_PUPD8
//    <name> PUPD8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x50000010) \nPort n Pull-Up/Down Resistor Selection 8\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_PUPD ) </loc>
//      <o.17..16> PUPD8
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_PUPD_PUPD7  -----------------------------------
// SVD Line: 9970

//  <item> SFDITEM_FIELD__Pn_PUPD_PUPD7
//    <name> PUPD7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x50000010) \nPort n Pull-Up/Down Resistor Selection 7\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_PUPD ) </loc>
//      <o.15..14> PUPD7
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_PUPD_PUPD6  -----------------------------------
// SVD Line: 9993

//  <item> SFDITEM_FIELD__Pn_PUPD_PUPD6
//    <name> PUPD6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x50000010) \nPort n Pull-Up/Down Resistor Selection 6\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_PUPD ) </loc>
//      <o.13..12> PUPD6
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_PUPD_PUPD5  -----------------------------------
// SVD Line: 10016

//  <item> SFDITEM_FIELD__Pn_PUPD_PUPD5
//    <name> PUPD5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x50000010) \nPort n Pull-Up/Down Resistor Selection 5\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_PUPD ) </loc>
//      <o.11..10> PUPD5
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_PUPD_PUPD4  -----------------------------------
// SVD Line: 10039

//  <item> SFDITEM_FIELD__Pn_PUPD_PUPD4
//    <name> PUPD4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x50000010) \nPort n Pull-Up/Down Resistor Selection 4\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_PUPD ) </loc>
//      <o.9..8> PUPD4
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_PUPD_PUPD3  -----------------------------------
// SVD Line: 10062

//  <item> SFDITEM_FIELD__Pn_PUPD_PUPD3
//    <name> PUPD3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x50000010) \nPort n Pull-Up/Down Resistor Selection 3\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_PUPD ) </loc>
//      <o.7..6> PUPD3
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_PUPD_PUPD2  -----------------------------------
// SVD Line: 10085

//  <item> SFDITEM_FIELD__Pn_PUPD_PUPD2
//    <name> PUPD2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x50000010) \nPort n Pull-Up/Down Resistor Selection 2\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_PUPD ) </loc>
//      <o.5..4> PUPD2
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_PUPD_PUPD1  -----------------------------------
// SVD Line: 10108

//  <item> SFDITEM_FIELD__Pn_PUPD_PUPD1
//    <name> PUPD1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x50000010) \nPort n Pull-Up/Down Resistor Selection 1\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_PUPD ) </loc>
//      <o.3..2> PUPD1
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_PUPD_PUPD0  -----------------------------------
// SVD Line: 10131

//  <item> SFDITEM_FIELD__Pn_PUPD_PUPD0
//    <name> PUPD0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x50000010) \nPort n Pull-Up/Down Resistor Selection 0\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_PUPD ) </loc>
//      <o.1..0> PUPD0
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: Pn_PUPD  ------------------------------------
// SVD Line: 9846

//  <rtree> SFDITEM_REG__Pn_PUPD
//    <name> PUPD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000010) Port n Pull-Up/Down Resistor Selection Register </i>
//    <loc> ( (unsigned int)((Pn_PUPD >> 0) & 0xFFFFFFFF), ((Pn_PUPD = (Pn_PUPD & ~(0x3FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__Pn_PUPD_PUPD12 </item>
//    <item> SFDITEM_FIELD__Pn_PUPD_PUPD11 </item>
//    <item> SFDITEM_FIELD__Pn_PUPD_PUPD10 </item>
//    <item> SFDITEM_FIELD__Pn_PUPD_PUPD9 </item>
//    <item> SFDITEM_FIELD__Pn_PUPD_PUPD8 </item>
//    <item> SFDITEM_FIELD__Pn_PUPD_PUPD7 </item>
//    <item> SFDITEM_FIELD__Pn_PUPD_PUPD6 </item>
//    <item> SFDITEM_FIELD__Pn_PUPD_PUPD5 </item>
//    <item> SFDITEM_FIELD__Pn_PUPD_PUPD4 </item>
//    <item> SFDITEM_FIELD__Pn_PUPD_PUPD3 </item>
//    <item> SFDITEM_FIELD__Pn_PUPD_PUPD2 </item>
//    <item> SFDITEM_FIELD__Pn_PUPD_PUPD1 </item>
//    <item> SFDITEM_FIELD__Pn_PUPD_PUPD0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: Pn_INDR  ---------------------------------
// SVD Line: 10156

unsigned int Pn_INDR __AT (0x50000014);



// -------------------------------  Field Item: Pn_INDR_INDR12  -----------------------------------
// SVD Line: 10165

//  <item> SFDITEM_FIELD__Pn_INDR_INDR12
//    <name> INDR12 </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x50000014) Port n Input Data 12 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_INDR ) </loc>
//      <o.12..12> INDR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: Pn_INDR_INDR11  -----------------------------------
// SVD Line: 10171

//  <item> SFDITEM_FIELD__Pn_INDR_INDR11
//    <name> INDR11 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x50000014) Port n Input Data 11 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_INDR ) </loc>
//      <o.11..11> INDR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: Pn_INDR_INDR10  -----------------------------------
// SVD Line: 10177

//  <item> SFDITEM_FIELD__Pn_INDR_INDR10
//    <name> INDR10 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x50000014) Port n Input Data 10 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_INDR ) </loc>
//      <o.10..10> INDR10
//    </check>
//  </item>
//  


// --------------------------------  Field Item: Pn_INDR_INDR9  -----------------------------------
// SVD Line: 10183

//  <item> SFDITEM_FIELD__Pn_INDR_INDR9
//    <name> INDR9 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x50000014) Port n Input Data 9 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_INDR ) </loc>
//      <o.9..9> INDR9
//    </check>
//  </item>
//  


// --------------------------------  Field Item: Pn_INDR_INDR8  -----------------------------------
// SVD Line: 10189

//  <item> SFDITEM_FIELD__Pn_INDR_INDR8
//    <name> INDR8 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x50000014) Port n Input Data 8 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_INDR ) </loc>
//      <o.8..8> INDR8
//    </check>
//  </item>
//  


// --------------------------------  Field Item: Pn_INDR_INDR7  -----------------------------------
// SVD Line: 10195

//  <item> SFDITEM_FIELD__Pn_INDR_INDR7
//    <name> INDR7 </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x50000014) Port n Input Data 7 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_INDR ) </loc>
//      <o.7..7> INDR7
//    </check>
//  </item>
//  


// --------------------------------  Field Item: Pn_INDR_INDR6  -----------------------------------
// SVD Line: 10201

//  <item> SFDITEM_FIELD__Pn_INDR_INDR6
//    <name> INDR6 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x50000014) Port n Input Data 6 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_INDR ) </loc>
//      <o.6..6> INDR6
//    </check>
//  </item>
//  


// --------------------------------  Field Item: Pn_INDR_INDR5  -----------------------------------
// SVD Line: 10207

//  <item> SFDITEM_FIELD__Pn_INDR_INDR5
//    <name> INDR5 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x50000014) Port n Input Data 5 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_INDR ) </loc>
//      <o.5..5> INDR5
//    </check>
//  </item>
//  


// --------------------------------  Field Item: Pn_INDR_INDR4  -----------------------------------
// SVD Line: 10213

//  <item> SFDITEM_FIELD__Pn_INDR_INDR4
//    <name> INDR4 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x50000014) Port n Input Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_INDR ) </loc>
//      <o.4..4> INDR4
//    </check>
//  </item>
//  


// --------------------------------  Field Item: Pn_INDR_INDR3  -----------------------------------
// SVD Line: 10219

//  <item> SFDITEM_FIELD__Pn_INDR_INDR3
//    <name> INDR3 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x50000014) Port n Input Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_INDR ) </loc>
//      <o.3..3> INDR3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: Pn_INDR_INDR2  -----------------------------------
// SVD Line: 10225

//  <item> SFDITEM_FIELD__Pn_INDR_INDR2
//    <name> INDR2 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x50000014) Port n Input Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_INDR ) </loc>
//      <o.2..2> INDR2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: Pn_INDR_INDR1  -----------------------------------
// SVD Line: 10231

//  <item> SFDITEM_FIELD__Pn_INDR_INDR1
//    <name> INDR1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x50000014) Port n Input Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_INDR ) </loc>
//      <o.1..1> INDR1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: Pn_INDR_INDR0  -----------------------------------
// SVD Line: 10237

//  <item> SFDITEM_FIELD__Pn_INDR_INDR0
//    <name> INDR0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x50000014) Port n Input Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_INDR ) </loc>
//      <o.0..0> INDR0
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: Pn_INDR  ------------------------------------
// SVD Line: 10156

//  <rtree> SFDITEM_REG__Pn_INDR
//    <name> INDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x50000014) Port n Input Data Register </i>
//    <loc> ( (unsigned int)((Pn_INDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__Pn_INDR_INDR12 </item>
//    <item> SFDITEM_FIELD__Pn_INDR_INDR11 </item>
//    <item> SFDITEM_FIELD__Pn_INDR_INDR10 </item>
//    <item> SFDITEM_FIELD__Pn_INDR_INDR9 </item>
//    <item> SFDITEM_FIELD__Pn_INDR_INDR8 </item>
//    <item> SFDITEM_FIELD__Pn_INDR_INDR7 </item>
//    <item> SFDITEM_FIELD__Pn_INDR_INDR6 </item>
//    <item> SFDITEM_FIELD__Pn_INDR_INDR5 </item>
//    <item> SFDITEM_FIELD__Pn_INDR_INDR4 </item>
//    <item> SFDITEM_FIELD__Pn_INDR_INDR3 </item>
//    <item> SFDITEM_FIELD__Pn_INDR_INDR2 </item>
//    <item> SFDITEM_FIELD__Pn_INDR_INDR1 </item>
//    <item> SFDITEM_FIELD__Pn_INDR_INDR0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: Pn_OUTDR  --------------------------------
// SVD Line: 10245

unsigned int Pn_OUTDR __AT (0x50000018);



// ------------------------------  Field Item: Pn_OUTDR_OUTDR12  ----------------------------------
// SVD Line: 10254

//  <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR12
//    <name> OUTDR12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x50000018) Port n Output Data 12 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_OUTDR ) </loc>
//      <o.12..12> OUTDR12
//    </check>
//  </item>
//  


// ------------------------------  Field Item: Pn_OUTDR_OUTDR11  ----------------------------------
// SVD Line: 10260

//  <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR11
//    <name> OUTDR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x50000018) Port n Output Data 11 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_OUTDR ) </loc>
//      <o.11..11> OUTDR11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: Pn_OUTDR_OUTDR10  ----------------------------------
// SVD Line: 10266

//  <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR10
//    <name> OUTDR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x50000018) Port n Output Data 10 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_OUTDR ) </loc>
//      <o.10..10> OUTDR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: Pn_OUTDR_OUTDR9  ----------------------------------
// SVD Line: 10272

//  <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR9
//    <name> OUTDR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x50000018) Port n Output Data 9 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_OUTDR ) </loc>
//      <o.9..9> OUTDR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: Pn_OUTDR_OUTDR8  ----------------------------------
// SVD Line: 10278

//  <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR8
//    <name> OUTDR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x50000018) Port n Output Data 8 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_OUTDR ) </loc>
//      <o.8..8> OUTDR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: Pn_OUTDR_OUTDR7  ----------------------------------
// SVD Line: 10284

//  <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR7
//    <name> OUTDR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x50000018) Port n Output Data 7 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_OUTDR ) </loc>
//      <o.7..7> OUTDR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: Pn_OUTDR_OUTDR6  ----------------------------------
// SVD Line: 10290

//  <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR6
//    <name> OUTDR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x50000018) Port n Output Data 6 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_OUTDR ) </loc>
//      <o.6..6> OUTDR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: Pn_OUTDR_OUTDR5  ----------------------------------
// SVD Line: 10296

//  <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR5
//    <name> OUTDR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x50000018) Port n Output Data 5 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_OUTDR ) </loc>
//      <o.5..5> OUTDR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: Pn_OUTDR_OUTDR4  ----------------------------------
// SVD Line: 10302

//  <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR4
//    <name> OUTDR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x50000018) Port n Output Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_OUTDR ) </loc>
//      <o.4..4> OUTDR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: Pn_OUTDR_OUTDR3  ----------------------------------
// SVD Line: 10308

//  <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR3
//    <name> OUTDR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x50000018) Port n Output Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_OUTDR ) </loc>
//      <o.3..3> OUTDR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: Pn_OUTDR_OUTDR2  ----------------------------------
// SVD Line: 10314

//  <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR2
//    <name> OUTDR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x50000018) Port n Output Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_OUTDR ) </loc>
//      <o.2..2> OUTDR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: Pn_OUTDR_OUTDR1  ----------------------------------
// SVD Line: 10320

//  <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR1
//    <name> OUTDR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x50000018) Port n Output Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_OUTDR ) </loc>
//      <o.1..1> OUTDR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: Pn_OUTDR_OUTDR0  ----------------------------------
// SVD Line: 10326

//  <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR0
//    <name> OUTDR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x50000018) Port n Output Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_OUTDR ) </loc>
//      <o.0..0> OUTDR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: Pn_OUTDR  ------------------------------------
// SVD Line: 10245

//  <rtree> SFDITEM_REG__Pn_OUTDR
//    <name> OUTDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000018) Port n Output Data Register </i>
//    <loc> ( (unsigned int)((Pn_OUTDR >> 0) & 0xFFFFFFFF), ((Pn_OUTDR = (Pn_OUTDR & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR12 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR11 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR10 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR9 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR8 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR7 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR6 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR5 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR4 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR3 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR2 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR1 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDR_OUTDR0 </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: Pn_BSR  ---------------------------------
// SVD Line: 10334

unsigned int Pn_BSR __AT (0x5000001C);



// --------------------------------  Field Item: Pn_BSR_BSR12  ------------------------------------
// SVD Line: 10343

//  <item> SFDITEM_FIELD__Pn_BSR_BSR12
//    <name> BSR12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x5000001C) \nPort n Output Bit Set 12\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BSR ) </loc>
//      <o.12..12> BSR12
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_BSR_BSR11  ------------------------------------
// SVD Line: 10361

//  <item> SFDITEM_FIELD__Pn_BSR_BSR11
//    <name> BSR11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x5000001C) \nPort n Output Bit Set 11\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BSR ) </loc>
//      <o.11..11> BSR11
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_BSR_BSR10  ------------------------------------
// SVD Line: 10379

//  <item> SFDITEM_FIELD__Pn_BSR_BSR10
//    <name> BSR10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x5000001C) \nPort n Output Bit Set 10\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BSR ) </loc>
//      <o.10..10> BSR10
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_BSR_BSR9  ------------------------------------
// SVD Line: 10397

//  <item> SFDITEM_FIELD__Pn_BSR_BSR9
//    <name> BSR9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x5000001C) \nPort n Output Bit Set 9\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BSR ) </loc>
//      <o.9..9> BSR9
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_BSR_BSR8  ------------------------------------
// SVD Line: 10415

//  <item> SFDITEM_FIELD__Pn_BSR_BSR8
//    <name> BSR8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x5000001C) \nPort n Output Bit Set 8\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BSR ) </loc>
//      <o.8..8> BSR8
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_BSR_BSR7  ------------------------------------
// SVD Line: 10433

//  <item> SFDITEM_FIELD__Pn_BSR_BSR7
//    <name> BSR7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x5000001C) \nPort n Output Bit Set 7\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BSR ) </loc>
//      <o.7..7> BSR7
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_BSR_BSR6  ------------------------------------
// SVD Line: 10451

//  <item> SFDITEM_FIELD__Pn_BSR_BSR6
//    <name> BSR6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x5000001C) \nPort n Output Bit Set 6\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BSR ) </loc>
//      <o.6..6> BSR6
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_BSR_BSR5  ------------------------------------
// SVD Line: 10469

//  <item> SFDITEM_FIELD__Pn_BSR_BSR5
//    <name> BSR5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x5000001C) \nPort n Output Bit Set 5\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BSR ) </loc>
//      <o.5..5> BSR5
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_BSR_BSR4  ------------------------------------
// SVD Line: 10487

//  <item> SFDITEM_FIELD__Pn_BSR_BSR4
//    <name> BSR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x5000001C) \nPort n Output Bit Set 4\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BSR ) </loc>
//      <o.4..4> BSR4
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_BSR_BSR3  ------------------------------------
// SVD Line: 10505

//  <item> SFDITEM_FIELD__Pn_BSR_BSR3
//    <name> BSR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x5000001C) \nPort n Output Bit Set 3\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BSR ) </loc>
//      <o.3..3> BSR3
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_BSR_BSR2  ------------------------------------
// SVD Line: 10523

//  <item> SFDITEM_FIELD__Pn_BSR_BSR2
//    <name> BSR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x5000001C) \nPort n Output Bit Set 2\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BSR ) </loc>
//      <o.2..2> BSR2
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_BSR_BSR1  ------------------------------------
// SVD Line: 10541

//  <item> SFDITEM_FIELD__Pn_BSR_BSR1
//    <name> BSR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x5000001C) \nPort n Output Bit Set 1\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BSR ) </loc>
//      <o.1..1> BSR1
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_BSR_BSR0  ------------------------------------
// SVD Line: 10559

//  <item> SFDITEM_FIELD__Pn_BSR_BSR0
//    <name> BSR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x5000001C) \nPort n Output Bit Set 0\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BSR ) </loc>
//      <o.0..0> BSR0
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: Pn_BSR  -------------------------------------
// SVD Line: 10334

//  <rtree> SFDITEM_REG__Pn_BSR
//    <name> BSR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x5000001C) Port n Output Bit Set Register </i>
//    <loc> ( (unsigned int)((Pn_BSR >> 0) & 0xFFFFFFFF), ((Pn_BSR = (Pn_BSR & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__Pn_BSR_BSR12 </item>
//    <item> SFDITEM_FIELD__Pn_BSR_BSR11 </item>
//    <item> SFDITEM_FIELD__Pn_BSR_BSR10 </item>
//    <item> SFDITEM_FIELD__Pn_BSR_BSR9 </item>
//    <item> SFDITEM_FIELD__Pn_BSR_BSR8 </item>
//    <item> SFDITEM_FIELD__Pn_BSR_BSR7 </item>
//    <item> SFDITEM_FIELD__Pn_BSR_BSR6 </item>
//    <item> SFDITEM_FIELD__Pn_BSR_BSR5 </item>
//    <item> SFDITEM_FIELD__Pn_BSR_BSR4 </item>
//    <item> SFDITEM_FIELD__Pn_BSR_BSR3 </item>
//    <item> SFDITEM_FIELD__Pn_BSR_BSR2 </item>
//    <item> SFDITEM_FIELD__Pn_BSR_BSR1 </item>
//    <item> SFDITEM_FIELD__Pn_BSR_BSR0 </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: Pn_BCR  ---------------------------------
// SVD Line: 10579

unsigned int Pn_BCR __AT (0x50000020);



// --------------------------------  Field Item: Pn_BCR_BCR12  ------------------------------------
// SVD Line: 10588

//  <item> SFDITEM_FIELD__Pn_BCR_BCR12
//    <name> BCR12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x50000020) \nPort n Output Bit Clear 12\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BCR ) </loc>
//      <o.12..12> BCR12
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_BCR_BCR11  ------------------------------------
// SVD Line: 10606

//  <item> SFDITEM_FIELD__Pn_BCR_BCR11
//    <name> BCR11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x50000020) \nPort n Output Bit Clear 11\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BCR ) </loc>
//      <o.11..11> BCR11
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_BCR_BCR10  ------------------------------------
// SVD Line: 10624

//  <item> SFDITEM_FIELD__Pn_BCR_BCR10
//    <name> BCR10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x50000020) \nPort n Output Bit Clear 10\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BCR ) </loc>
//      <o.10..10> BCR10
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_BCR_BCR9  ------------------------------------
// SVD Line: 10642

//  <item> SFDITEM_FIELD__Pn_BCR_BCR9
//    <name> BCR9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x50000020) \nPort n Output Bit Clear 9\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BCR ) </loc>
//      <o.9..9> BCR9
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_BCR_BCR8  ------------------------------------
// SVD Line: 10660

//  <item> SFDITEM_FIELD__Pn_BCR_BCR8
//    <name> BCR8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x50000020) \nPort n Output Bit Clear 8\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BCR ) </loc>
//      <o.8..8> BCR8
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_BCR_BCR7  ------------------------------------
// SVD Line: 10678

//  <item> SFDITEM_FIELD__Pn_BCR_BCR7
//    <name> BCR7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x50000020) \nPort n Output Bit Clear 7\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BCR ) </loc>
//      <o.7..7> BCR7
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_BCR_BCR6  ------------------------------------
// SVD Line: 10696

//  <item> SFDITEM_FIELD__Pn_BCR_BCR6
//    <name> BCR6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x50000020) \nPort n Output Bit Clear 6\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BCR ) </loc>
//      <o.6..6> BCR6
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_BCR_BCR5  ------------------------------------
// SVD Line: 10714

//  <item> SFDITEM_FIELD__Pn_BCR_BCR5
//    <name> BCR5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x50000020) \nPort n Output Bit Clear 5\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BCR ) </loc>
//      <o.5..5> BCR5
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_BCR_BCR4  ------------------------------------
// SVD Line: 10732

//  <item> SFDITEM_FIELD__Pn_BCR_BCR4
//    <name> BCR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x50000020) \nPort n Output Bit Clear 4\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BCR ) </loc>
//      <o.4..4> BCR4
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_BCR_BCR3  ------------------------------------
// SVD Line: 10750

//  <item> SFDITEM_FIELD__Pn_BCR_BCR3
//    <name> BCR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x50000020) \nPort n Output Bit Clear 3\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BCR ) </loc>
//      <o.3..3> BCR3
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_BCR_BCR2  ------------------------------------
// SVD Line: 10768

//  <item> SFDITEM_FIELD__Pn_BCR_BCR2
//    <name> BCR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x50000020) \nPort n Output Bit Clear 2\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BCR ) </loc>
//      <o.2..2> BCR2
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_BCR_BCR1  ------------------------------------
// SVD Line: 10786

//  <item> SFDITEM_FIELD__Pn_BCR_BCR1
//    <name> BCR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x50000020) \nPort n Output Bit Clear 1\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BCR ) </loc>
//      <o.1..1> BCR1
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: Pn_BCR_BCR0  ------------------------------------
// SVD Line: 10804

//  <item> SFDITEM_FIELD__Pn_BCR_BCR0
//    <name> BCR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x50000020) \nPort n Output Bit Clear 0\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_BCR ) </loc>
//      <o.0..0> BCR0
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: Pn_BCR  -------------------------------------
// SVD Line: 10579

//  <rtree> SFDITEM_REG__Pn_BCR
//    <name> BCR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x50000020) Port n Output Bit Clear Register </i>
//    <loc> ( (unsigned int)((Pn_BCR >> 0) & 0xFFFFFFFF), ((Pn_BCR = (Pn_BCR & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__Pn_BCR_BCR12 </item>
//    <item> SFDITEM_FIELD__Pn_BCR_BCR11 </item>
//    <item> SFDITEM_FIELD__Pn_BCR_BCR10 </item>
//    <item> SFDITEM_FIELD__Pn_BCR_BCR9 </item>
//    <item> SFDITEM_FIELD__Pn_BCR_BCR8 </item>
//    <item> SFDITEM_FIELD__Pn_BCR_BCR7 </item>
//    <item> SFDITEM_FIELD__Pn_BCR_BCR6 </item>
//    <item> SFDITEM_FIELD__Pn_BCR_BCR5 </item>
//    <item> SFDITEM_FIELD__Pn_BCR_BCR4 </item>
//    <item> SFDITEM_FIELD__Pn_BCR_BCR3 </item>
//    <item> SFDITEM_FIELD__Pn_BCR_BCR2 </item>
//    <item> SFDITEM_FIELD__Pn_BCR_BCR1 </item>
//    <item> SFDITEM_FIELD__Pn_BCR_BCR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: Pn_OUTDMSK  -------------------------------
// SVD Line: 10824

unsigned int Pn_OUTDMSK __AT (0x50000024);



// ----------------------------  Field Item: Pn_OUTDMSK_OUTDMSK12  --------------------------------
// SVD Line: 10833

//  <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK12
//    <name> OUTDMSK12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x50000024) \nPort n Output Data Mask 12\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_OUTDMSK ) </loc>
//      <o.12..12> OUTDMSK12
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: Pn_OUTDMSK_OUTDMSK11  --------------------------------
// SVD Line: 10851

//  <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK11
//    <name> OUTDMSK11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x50000024) \nPort n Output Data Mask 11\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_OUTDMSK ) </loc>
//      <o.11..11> OUTDMSK11
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: Pn_OUTDMSK_OUTDMSK10  --------------------------------
// SVD Line: 10869

//  <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK10
//    <name> OUTDMSK10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x50000024) \nPort n Output Data Mask 10\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_OUTDMSK ) </loc>
//      <o.10..10> OUTDMSK10
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: Pn_OUTDMSK_OUTDMSK9  --------------------------------
// SVD Line: 10887

//  <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK9
//    <name> OUTDMSK9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x50000024) \nPort n Output Data Mask 9\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_OUTDMSK ) </loc>
//      <o.9..9> OUTDMSK9
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: Pn_OUTDMSK_OUTDMSK8  --------------------------------
// SVD Line: 10905

//  <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK8
//    <name> OUTDMSK8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x50000024) \nPort n Output Data Mask 8\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_OUTDMSK ) </loc>
//      <o.8..8> OUTDMSK8
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: Pn_OUTDMSK_OUTDMSK7  --------------------------------
// SVD Line: 10923

//  <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK7
//    <name> OUTDMSK7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x50000024) \nPort n Output Data Mask 7\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_OUTDMSK ) </loc>
//      <o.7..7> OUTDMSK7
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: Pn_OUTDMSK_OUTDMSK6  --------------------------------
// SVD Line: 10941

//  <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK6
//    <name> OUTDMSK6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x50000024) Port n Output Data Mask 6 </i>
//    <check> 
//      <loc> ( (unsigned int) Pn_OUTDMSK ) </loc>
//      <o.6..6> OUTDMSK6
//    </check>
//  </item>
//  


// -----------------------------  Field Item: Pn_OUTDMSK_OUTDMSK5  --------------------------------
// SVD Line: 10947

//  <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK5
//    <name> OUTDMSK5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x50000024) \nPort n Output Data Mask 5\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_OUTDMSK ) </loc>
//      <o.5..5> OUTDMSK5
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: Pn_OUTDMSK_OUTDMSK4  --------------------------------
// SVD Line: 10965

//  <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK4
//    <name> OUTDMSK4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x50000024) \nPort n Output Data Mask 4\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_OUTDMSK ) </loc>
//      <o.4..4> OUTDMSK4
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: Pn_OUTDMSK_OUTDMSK3  --------------------------------
// SVD Line: 10983

//  <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK3
//    <name> OUTDMSK3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x50000024) \nPort n Output Data Mask 3\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_OUTDMSK ) </loc>
//      <o.3..3> OUTDMSK3
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: Pn_OUTDMSK_OUTDMSK2  --------------------------------
// SVD Line: 11001

//  <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK2
//    <name> OUTDMSK2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x50000024) \nPort n Output Data Mask 2\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_OUTDMSK ) </loc>
//      <o.2..2> OUTDMSK2
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: Pn_OUTDMSK_OUTDMSK1  --------------------------------
// SVD Line: 11019

//  <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK1
//    <name> OUTDMSK1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x50000024) \nPort n Output Data Mask 1\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_OUTDMSK ) </loc>
//      <o.1..1> OUTDMSK1
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: Pn_OUTDMSK_OUTDMSK0  --------------------------------
// SVD Line: 11037

//  <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK0
//    <name> OUTDMSK0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x50000024) \nPort n Output Data Mask 0\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_OUTDMSK ) </loc>
//      <o.0..0> OUTDMSK0
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: Pn_OUTDMSK  -----------------------------------
// SVD Line: 10824

//  <rtree> SFDITEM_REG__Pn_OUTDMSK
//    <name> OUTDMSK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000024) Port n Output Data Mask Register </i>
//    <loc> ( (unsigned int)((Pn_OUTDMSK >> 0) & 0xFFFFFFFF), ((Pn_OUTDMSK = (Pn_OUTDMSK & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK12 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK11 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK10 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK9 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK8 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK7 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK6 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK5 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK4 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK3 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK2 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK1 </item>
//    <item> SFDITEM_FIELD__Pn_OUTDMSK_OUTDMSK0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: Pn_DBCR  ---------------------------------
// SVD Line: 11057

unsigned int Pn_DBCR __AT (0x50000028);



// --------------------------------  Field Item: Pn_DBCR_DBCLK  -----------------------------------
// SVD Line: 11066

//  <item> SFDITEM_FIELD__Pn_DBCR_DBCLK
//    <name> DBCLK </name>
//    <rw> 
//    <i> [Bits 18..16] RW (@ 0x50000028) \nPort n Debounce Filter Sampling Clock Selection\n0 : HCLK1 = HCLK/1\n1 : HCLK4 = HCLK/4\n2 : HCLK16 = HCLK/16\n3 : HCLK64 = HCLK/64\n4 : HCLK256 = HCLK/256\n5 : HCLK1024 = HCLK/1024\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_DBCR ) </loc>
//      <o.18..16> DBCLK
//        <0=> 0: HCLK1 = HCLK/1
//        <1=> 1: HCLK4 = HCLK/4
//        <2=> 2: HCLK16 = HCLK/16
//        <3=> 3: HCLK64 = HCLK/64
//        <4=> 4: HCLK256 = HCLK/256
//        <5=> 5: HCLK1024 = HCLK/1024
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: Pn_DBCR_DBEN12  -----------------------------------
// SVD Line: 11104

//  <item> SFDITEM_FIELD__Pn_DBCR_DBEN12
//    <name> DBEN12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x50000028) \nPort n Debounce Enable 12\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_DBCR ) </loc>
//      <o.12..12> DBEN12
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: Pn_DBCR_DBEN11  -----------------------------------
// SVD Line: 11122

//  <item> SFDITEM_FIELD__Pn_DBCR_DBEN11
//    <name> DBEN11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x50000028) \nPort n Debounce Enable 11\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_DBCR ) </loc>
//      <o.11..11> DBEN11
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: Pn_DBCR_DBEN10  -----------------------------------
// SVD Line: 11140

//  <item> SFDITEM_FIELD__Pn_DBCR_DBEN10
//    <name> DBEN10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x50000028) \nPort n Debounce Enable 10\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_DBCR ) </loc>
//      <o.10..10> DBEN10
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_DBCR_DBEN9  -----------------------------------
// SVD Line: 11158

//  <item> SFDITEM_FIELD__Pn_DBCR_DBEN9
//    <name> DBEN9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x50000028) \nPort n Debounce Enable 9\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_DBCR ) </loc>
//      <o.9..9> DBEN9
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_DBCR_DBEN8  -----------------------------------
// SVD Line: 11176

//  <item> SFDITEM_FIELD__Pn_DBCR_DBEN8
//    <name> DBEN8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x50000028) \nPort n Debounce Enable 8\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_DBCR ) </loc>
//      <o.8..8> DBEN8
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_DBCR_DBEN7  -----------------------------------
// SVD Line: 11194

//  <item> SFDITEM_FIELD__Pn_DBCR_DBEN7
//    <name> DBEN7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x50000028) \nPort n Debounce Enable 7\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_DBCR ) </loc>
//      <o.7..7> DBEN7
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_DBCR_DBEN6  -----------------------------------
// SVD Line: 11212

//  <item> SFDITEM_FIELD__Pn_DBCR_DBEN6
//    <name> DBEN6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x50000028) \nPort n Debounce Enable 6\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_DBCR ) </loc>
//      <o.6..6> DBEN6
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_DBCR_DBEN5  -----------------------------------
// SVD Line: 11230

//  <item> SFDITEM_FIELD__Pn_DBCR_DBEN5
//    <name> DBEN5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x50000028) \nPort n Debounce Enable 5\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_DBCR ) </loc>
//      <o.5..5> DBEN5
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_DBCR_DBEN4  -----------------------------------
// SVD Line: 11248

//  <item> SFDITEM_FIELD__Pn_DBCR_DBEN4
//    <name> DBEN4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x50000028) \nPort n Debounce Enable 4\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_DBCR ) </loc>
//      <o.4..4> DBEN4
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_DBCR_DBEN3  -----------------------------------
// SVD Line: 11266

//  <item> SFDITEM_FIELD__Pn_DBCR_DBEN3
//    <name> DBEN3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x50000028) \nPort n Debounce Enable 3\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_DBCR ) </loc>
//      <o.3..3> DBEN3
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_DBCR_DBEN2  -----------------------------------
// SVD Line: 11284

//  <item> SFDITEM_FIELD__Pn_DBCR_DBEN2
//    <name> DBEN2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x50000028) \nPort n Debounce Enable 2\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_DBCR ) </loc>
//      <o.2..2> DBEN2
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_DBCR_DBEN1  -----------------------------------
// SVD Line: 11302

//  <item> SFDITEM_FIELD__Pn_DBCR_DBEN1
//    <name> DBEN1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x50000028) \nPort n Debounce Enable 1\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_DBCR ) </loc>
//      <o.1..1> DBEN1
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: Pn_DBCR_DBEN0  -----------------------------------
// SVD Line: 11320

//  <item> SFDITEM_FIELD__Pn_DBCR_DBEN0
//    <name> DBEN0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x50000028) \nPort n Debounce Enable 0\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) Pn_DBCR ) </loc>
//      <o.0..0> DBEN0
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: Pn_DBCR  ------------------------------------
// SVD Line: 11057

//  <rtree> SFDITEM_REG__Pn_DBCR
//    <name> DBCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x50000028) Port n Debounce Control Register </i>
//    <loc> ( (unsigned int)((Pn_DBCR >> 0) & 0xFFFFFFFF), ((Pn_DBCR = (Pn_DBCR & ~(0x71FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x71FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__Pn_DBCR_DBCLK </item>
//    <item> SFDITEM_FIELD__Pn_DBCR_DBEN12 </item>
//    <item> SFDITEM_FIELD__Pn_DBCR_DBEN11 </item>
//    <item> SFDITEM_FIELD__Pn_DBCR_DBEN10 </item>
//    <item> SFDITEM_FIELD__Pn_DBCR_DBEN9 </item>
//    <item> SFDITEM_FIELD__Pn_DBCR_DBEN8 </item>
//    <item> SFDITEM_FIELD__Pn_DBCR_DBEN7 </item>
//    <item> SFDITEM_FIELD__Pn_DBCR_DBEN6 </item>
//    <item> SFDITEM_FIELD__Pn_DBCR_DBEN5 </item>
//    <item> SFDITEM_FIELD__Pn_DBCR_DBEN4 </item>
//    <item> SFDITEM_FIELD__Pn_DBCR_DBEN3 </item>
//    <item> SFDITEM_FIELD__Pn_DBCR_DBEN2 </item>
//    <item> SFDITEM_FIELD__Pn_DBCR_DBEN1 </item>
//    <item> SFDITEM_FIELD__Pn_DBCR_DBEN0 </item>
//  </rtree>
//  


// -----------------------------------  Peripheral View: Pn  --------------------------------------
// SVD Line: 8643

//  <view> Pn
//    <name> Pn </name>
//    <item> SFDITEM_REG__Pn_MOD </item>
//    <item> SFDITEM_REG__Pn_TYP </item>
//    <item> SFDITEM_REG__Pn_AFSR1 </item>
//    <item> SFDITEM_REG__Pn_AFSR2 </item>
//    <item> SFDITEM_REG__Pn_PUPD </item>
//    <item> SFDITEM_REG__Pn_INDR </item>
//    <item> SFDITEM_REG__Pn_OUTDR </item>
//    <item> SFDITEM_REG__Pn_BSR </item>
//    <item> SFDITEM_REG__Pn_BCR </item>
//    <item> SFDITEM_REG__Pn_OUTDMSK </item>
//    <item> SFDITEM_REG__Pn_DBCR </item>
//  </view>
//  


// ------------------------------  Register Item Address: PA_MOD  ---------------------------------
// SVD Line: 8657

unsigned int PA_MOD __AT (0x30000000);



// --------------------------------  Field Item: PA_MOD_MODE12  -----------------------------------
// SVD Line: 8666

//  <item> SFDITEM_FIELD__PA_MOD_MODE12
//    <name> MODE12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x30000000) \nPort n Mode Selection 12\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_MOD ) </loc>
//      <o.25..24> MODE12
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_MOD_MODE11  -----------------------------------
// SVD Line: 8689

//  <item> SFDITEM_FIELD__PA_MOD_MODE11
//    <name> MODE11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x30000000) \nPort n Mode Selection 11\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_MOD ) </loc>
//      <o.23..22> MODE11
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_MOD_MODE10  -----------------------------------
// SVD Line: 8712

//  <item> SFDITEM_FIELD__PA_MOD_MODE10
//    <name> MODE10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x30000000) \nPort n Mode Selection 10\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_MOD ) </loc>
//      <o.21..20> MODE10
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_MOD_MODE9  ------------------------------------
// SVD Line: 8735

//  <item> SFDITEM_FIELD__PA_MOD_MODE9
//    <name> MODE9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x30000000) \nPort n Mode Selection 9\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_MOD ) </loc>
//      <o.19..18> MODE9
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_MOD_MODE8  ------------------------------------
// SVD Line: 8758

//  <item> SFDITEM_FIELD__PA_MOD_MODE8
//    <name> MODE8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x30000000) \nPort n Mode Selection 8\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_MOD ) </loc>
//      <o.17..16> MODE8
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_MOD_MODE7  ------------------------------------
// SVD Line: 8781

//  <item> SFDITEM_FIELD__PA_MOD_MODE7
//    <name> MODE7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x30000000) \nPort n Mode Selection 7\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_MOD ) </loc>
//      <o.15..14> MODE7
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_MOD_MODE6  ------------------------------------
// SVD Line: 8804

//  <item> SFDITEM_FIELD__PA_MOD_MODE6
//    <name> MODE6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x30000000) \nPort n Mode Selection 6\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_MOD ) </loc>
//      <o.13..12> MODE6
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_MOD_MODE5  ------------------------------------
// SVD Line: 8827

//  <item> SFDITEM_FIELD__PA_MOD_MODE5
//    <name> MODE5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x30000000) \nPort n Mode Selection 5\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_MOD ) </loc>
//      <o.11..10> MODE5
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_MOD_MODE4  ------------------------------------
// SVD Line: 8850

//  <item> SFDITEM_FIELD__PA_MOD_MODE4
//    <name> MODE4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x30000000) \nPort n Mode Selection 4\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_MOD ) </loc>
//      <o.9..8> MODE4
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_MOD_MODE3  ------------------------------------
// SVD Line: 8873

//  <item> SFDITEM_FIELD__PA_MOD_MODE3
//    <name> MODE3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x30000000) \nPort n Mode Selection 3\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_MOD ) </loc>
//      <o.7..6> MODE3
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_MOD_MODE2  ------------------------------------
// SVD Line: 8896

//  <item> SFDITEM_FIELD__PA_MOD_MODE2
//    <name> MODE2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x30000000) \nPort n Mode Selection 2\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_MOD ) </loc>
//      <o.5..4> MODE2
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_MOD_MODE1  ------------------------------------
// SVD Line: 8919

//  <item> SFDITEM_FIELD__PA_MOD_MODE1
//    <name> MODE1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x30000000) \nPort n Mode Selection 1\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_MOD ) </loc>
//      <o.3..2> MODE1
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_MOD_MODE0  ------------------------------------
// SVD Line: 8942

//  <item> SFDITEM_FIELD__PA_MOD_MODE0
//    <name> MODE0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x30000000) \nPort n Mode Selection 0\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_MOD ) </loc>
//      <o.1..0> MODE0
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PA_MOD  -------------------------------------
// SVD Line: 8657

//  <rtree> SFDITEM_REG__PA_MOD
//    <name> MOD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000000) Port n Mode Register </i>
//    <loc> ( (unsigned int)((PA_MOD >> 0) & 0xFFFFFFFF), ((PA_MOD = (PA_MOD & ~(0x3FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PA_MOD_MODE12 </item>
//    <item> SFDITEM_FIELD__PA_MOD_MODE11 </item>
//    <item> SFDITEM_FIELD__PA_MOD_MODE10 </item>
//    <item> SFDITEM_FIELD__PA_MOD_MODE9 </item>
//    <item> SFDITEM_FIELD__PA_MOD_MODE8 </item>
//    <item> SFDITEM_FIELD__PA_MOD_MODE7 </item>
//    <item> SFDITEM_FIELD__PA_MOD_MODE6 </item>
//    <item> SFDITEM_FIELD__PA_MOD_MODE5 </item>
//    <item> SFDITEM_FIELD__PA_MOD_MODE4 </item>
//    <item> SFDITEM_FIELD__PA_MOD_MODE3 </item>
//    <item> SFDITEM_FIELD__PA_MOD_MODE2 </item>
//    <item> SFDITEM_FIELD__PA_MOD_MODE1 </item>
//    <item> SFDITEM_FIELD__PA_MOD_MODE0 </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: PA_TYP  ---------------------------------
// SVD Line: 8967

unsigned int PA_TYP __AT (0x30000004);



// --------------------------------  Field Item: PA_TYP_TYP12  ------------------------------------
// SVD Line: 8976

//  <item> SFDITEM_FIELD__PA_TYP_TYP12
//    <name> TYP12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000004) \nPort n Output Type Selection 12\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_TYP ) </loc>
//      <o.12..12> TYP12
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_TYP_TYP11  ------------------------------------
// SVD Line: 8994

//  <item> SFDITEM_FIELD__PA_TYP_TYP11
//    <name> TYP11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000004) \nPort n Output Type Selection 11\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_TYP ) </loc>
//      <o.11..11> TYP11
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_TYP_TYP10  ------------------------------------
// SVD Line: 9012

//  <item> SFDITEM_FIELD__PA_TYP_TYP10
//    <name> TYP10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000004) \nPort n Output Type Selection 10\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_TYP ) </loc>
//      <o.10..10> TYP10
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_TYP_TYP9  ------------------------------------
// SVD Line: 9030

//  <item> SFDITEM_FIELD__PA_TYP_TYP9
//    <name> TYP9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000004) \nPort n Output Type Selection 9\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_TYP ) </loc>
//      <o.9..9> TYP9
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_TYP_TYP8  ------------------------------------
// SVD Line: 9048

//  <item> SFDITEM_FIELD__PA_TYP_TYP8
//    <name> TYP8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000004) \nPort n Output Type Selection 8\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_TYP ) </loc>
//      <o.8..8> TYP8
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_TYP_TYP7  ------------------------------------
// SVD Line: 9066

//  <item> SFDITEM_FIELD__PA_TYP_TYP7
//    <name> TYP7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000004) \nPort n Output Type Selection 7\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_TYP ) </loc>
//      <o.7..7> TYP7
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_TYP_TYP6  ------------------------------------
// SVD Line: 9084

//  <item> SFDITEM_FIELD__PA_TYP_TYP6
//    <name> TYP6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000004) \nPort n Output Type Selection 6\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_TYP ) </loc>
//      <o.6..6> TYP6
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_TYP_TYP5  ------------------------------------
// SVD Line: 9102

//  <item> SFDITEM_FIELD__PA_TYP_TYP5
//    <name> TYP5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000004) Port n Output Type Selection 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_TYP ) </loc>
//      <o.5..5> TYP5
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: PA_TYP_TYP4  ------------------------------------
// SVD Line: 9108

//  <item> SFDITEM_FIELD__PA_TYP_TYP4
//    <name> TYP4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000004) \nPort n Output Type Selection 4\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_TYP ) </loc>
//      <o.4..4> TYP4
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_TYP_TYP3  ------------------------------------
// SVD Line: 9126

//  <item> SFDITEM_FIELD__PA_TYP_TYP3
//    <name> TYP3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000004) \nPort n Output Type Selection 3\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_TYP ) </loc>
//      <o.3..3> TYP3
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_TYP_TYP2  ------------------------------------
// SVD Line: 9144

//  <item> SFDITEM_FIELD__PA_TYP_TYP2
//    <name> TYP2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000004) \nPort n Output Type Selection 2\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_TYP ) </loc>
//      <o.2..2> TYP2
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_TYP_TYP1  ------------------------------------
// SVD Line: 9162

//  <item> SFDITEM_FIELD__PA_TYP_TYP1
//    <name> TYP1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000004) \nPort n Output Type Selection 1\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_TYP ) </loc>
//      <o.1..1> TYP1
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_TYP_TYP0  ------------------------------------
// SVD Line: 9180

//  <item> SFDITEM_FIELD__PA_TYP_TYP0
//    <name> TYP0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000004) \nPort n Output Type Selection 0\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_TYP ) </loc>
//      <o.0..0> TYP0
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PA_TYP  -------------------------------------
// SVD Line: 8967

//  <rtree> SFDITEM_REG__PA_TYP
//    <name> TYP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000004) Port n Output Type Selection Register </i>
//    <loc> ( (unsigned int)((PA_TYP >> 0) & 0xFFFFFFFF), ((PA_TYP = (PA_TYP & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PA_TYP_TYP12 </item>
//    <item> SFDITEM_FIELD__PA_TYP_TYP11 </item>
//    <item> SFDITEM_FIELD__PA_TYP_TYP10 </item>
//    <item> SFDITEM_FIELD__PA_TYP_TYP9 </item>
//    <item> SFDITEM_FIELD__PA_TYP_TYP8 </item>
//    <item> SFDITEM_FIELD__PA_TYP_TYP7 </item>
//    <item> SFDITEM_FIELD__PA_TYP_TYP6 </item>
//    <item> SFDITEM_FIELD__PA_TYP_TYP5 </item>
//    <item> SFDITEM_FIELD__PA_TYP_TYP4 </item>
//    <item> SFDITEM_FIELD__PA_TYP_TYP3 </item>
//    <item> SFDITEM_FIELD__PA_TYP_TYP2 </item>
//    <item> SFDITEM_FIELD__PA_TYP_TYP1 </item>
//    <item> SFDITEM_FIELD__PA_TYP_TYP0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PA_AFSR1  --------------------------------
// SVD Line: 9200

unsigned int PA_AFSR1 __AT (0x30000008);



// -------------------------------  Field Item: PA_AFSR1_AFSR7  -----------------------------------
// SVD Line: 9209

//  <item> SFDITEM_FIELD__PA_AFSR1_AFSR7
//    <name> AFSR7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x30000008) \nPort n Alternative Function Selection 7\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_AFSR1 ) </loc>
//      <o.31..28> AFSR7
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PA_AFSR1_AFSR6  -----------------------------------
// SVD Line: 9257

//  <item> SFDITEM_FIELD__PA_AFSR1_AFSR6
//    <name> AFSR6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x30000008) \nPort n Alternative Function Selection 6\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_AFSR1 ) </loc>
//      <o.27..24> AFSR6
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PA_AFSR1_AFSR5  -----------------------------------
// SVD Line: 9305

//  <item> SFDITEM_FIELD__PA_AFSR1_AFSR5
//    <name> AFSR5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x30000008) \nPort n Alternative Function Selection 5\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_AFSR1 ) </loc>
//      <o.23..20> AFSR5
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PA_AFSR1_AFSR4  -----------------------------------
// SVD Line: 9353

//  <item> SFDITEM_FIELD__PA_AFSR1_AFSR4
//    <name> AFSR4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x30000008) \nPort n Alternative Function Selection 4\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_AFSR1 ) </loc>
//      <o.19..16> AFSR4
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PA_AFSR1_AFSR3  -----------------------------------
// SVD Line: 9401

//  <item> SFDITEM_FIELD__PA_AFSR1_AFSR3
//    <name> AFSR3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x30000008) \nPort n Alternative Function Selection 3\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_AFSR1 ) </loc>
//      <o.15..12> AFSR3
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PA_AFSR1_AFSR2  -----------------------------------
// SVD Line: 9449

//  <item> SFDITEM_FIELD__PA_AFSR1_AFSR2
//    <name> AFSR2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x30000008) \nPort n Alternative Function Selection 2\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_AFSR1 ) </loc>
//      <o.11..8> AFSR2
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PA_AFSR1_AFSR1  -----------------------------------
// SVD Line: 9497

//  <item> SFDITEM_FIELD__PA_AFSR1_AFSR1
//    <name> AFSR1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x30000008) \nPort n Alternative Function Selection 1\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_AFSR1 ) </loc>
//      <o.7..4> AFSR1
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PA_AFSR1_AFSR0  -----------------------------------
// SVD Line: 9545

//  <item> SFDITEM_FIELD__PA_AFSR1_AFSR0
//    <name> AFSR0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x30000008) \nPort n Alternative Function Selection 0\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_AFSR1 ) </loc>
//      <o.3..0> AFSR0
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: PA_AFSR1  ------------------------------------
// SVD Line: 9200

//  <rtree> SFDITEM_REG__PA_AFSR1
//    <name> AFSR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000008) Port n Alternative Function Selection Register 1 </i>
//    <loc> ( (unsigned int)((PA_AFSR1 >> 0) & 0xFFFFFFFF), ((PA_AFSR1 = (PA_AFSR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PA_AFSR1_AFSR7 </item>
//    <item> SFDITEM_FIELD__PA_AFSR1_AFSR6 </item>
//    <item> SFDITEM_FIELD__PA_AFSR1_AFSR5 </item>
//    <item> SFDITEM_FIELD__PA_AFSR1_AFSR4 </item>
//    <item> SFDITEM_FIELD__PA_AFSR1_AFSR3 </item>
//    <item> SFDITEM_FIELD__PA_AFSR1_AFSR2 </item>
//    <item> SFDITEM_FIELD__PA_AFSR1_AFSR1 </item>
//    <item> SFDITEM_FIELD__PA_AFSR1_AFSR0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PA_AFSR2  --------------------------------
// SVD Line: 9595

unsigned int PA_AFSR2 __AT (0x3000000C);



// -------------------------------  Field Item: PA_AFSR2_AFSR12  ----------------------------------
// SVD Line: 9604

//  <item> SFDITEM_FIELD__PA_AFSR2_AFSR12
//    <name> AFSR12 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x3000000C) \nPort n Alternative Function Selection 12\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_AFSR2 ) </loc>
//      <o.19..16> AFSR12
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PA_AFSR2_AFSR11  ----------------------------------
// SVD Line: 9652

//  <item> SFDITEM_FIELD__PA_AFSR2_AFSR11
//    <name> AFSR11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x3000000C) \nPort n Alternative Function Selection 11\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_AFSR2 ) </loc>
//      <o.15..12> AFSR11
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PA_AFSR2_AFSR10  ----------------------------------
// SVD Line: 9700

//  <item> SFDITEM_FIELD__PA_AFSR2_AFSR10
//    <name> AFSR10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x3000000C) \nPort n Alternative Function Selection 10\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_AFSR2 ) </loc>
//      <o.11..8> AFSR10
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PA_AFSR2_AFSR9  -----------------------------------
// SVD Line: 9748

//  <item> SFDITEM_FIELD__PA_AFSR2_AFSR9
//    <name> AFSR9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x3000000C) \nPort n Alternative Function Selection 9\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_AFSR2 ) </loc>
//      <o.7..4> AFSR9
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PA_AFSR2_AFSR8  -----------------------------------
// SVD Line: 9796

//  <item> SFDITEM_FIELD__PA_AFSR2_AFSR8
//    <name> AFSR8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x3000000C) \nPort n Alternative Function Selection 8\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_AFSR2 ) </loc>
//      <o.3..0> AFSR8
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: PA_AFSR2  ------------------------------------
// SVD Line: 9595

//  <rtree> SFDITEM_REG__PA_AFSR2
//    <name> AFSR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x3000000C) Port n Alternative Function Selection Register 2 </i>
//    <loc> ( (unsigned int)((PA_AFSR2 >> 0) & 0xFFFFFFFF), ((PA_AFSR2 = (PA_AFSR2 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PA_AFSR2_AFSR12 </item>
//    <item> SFDITEM_FIELD__PA_AFSR2_AFSR11 </item>
//    <item> SFDITEM_FIELD__PA_AFSR2_AFSR10 </item>
//    <item> SFDITEM_FIELD__PA_AFSR2_AFSR9 </item>
//    <item> SFDITEM_FIELD__PA_AFSR2_AFSR8 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PA_PUPD  ---------------------------------
// SVD Line: 9846

unsigned int PA_PUPD __AT (0x30000010);



// -------------------------------  Field Item: PA_PUPD_PUPD12  -----------------------------------
// SVD Line: 9855

//  <item> SFDITEM_FIELD__PA_PUPD_PUPD12
//    <name> PUPD12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x30000010) \nPort n Pull-Up/Down Resistor Selection 12\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_PUPD ) </loc>
//      <o.25..24> PUPD12
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PA_PUPD_PUPD11  -----------------------------------
// SVD Line: 9878

//  <item> SFDITEM_FIELD__PA_PUPD_PUPD11
//    <name> PUPD11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x30000010) \nPort n Pull-Up/Down Resistor Selection 11\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_PUPD ) </loc>
//      <o.23..22> PUPD11
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PA_PUPD_PUPD10  -----------------------------------
// SVD Line: 9901

//  <item> SFDITEM_FIELD__PA_PUPD_PUPD10
//    <name> PUPD10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x30000010) \nPort n Pull-Up/Down Resistor Selection 10\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_PUPD ) </loc>
//      <o.21..20> PUPD10
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_PUPD_PUPD9  -----------------------------------
// SVD Line: 9924

//  <item> SFDITEM_FIELD__PA_PUPD_PUPD9
//    <name> PUPD9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x30000010) \nPort n Pull-Up/Down Resistor Selection 9\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_PUPD ) </loc>
//      <o.19..18> PUPD9
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_PUPD_PUPD8  -----------------------------------
// SVD Line: 9947

//  <item> SFDITEM_FIELD__PA_PUPD_PUPD8
//    <name> PUPD8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x30000010) \nPort n Pull-Up/Down Resistor Selection 8\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_PUPD ) </loc>
//      <o.17..16> PUPD8
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_PUPD_PUPD7  -----------------------------------
// SVD Line: 9970

//  <item> SFDITEM_FIELD__PA_PUPD_PUPD7
//    <name> PUPD7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x30000010) \nPort n Pull-Up/Down Resistor Selection 7\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_PUPD ) </loc>
//      <o.15..14> PUPD7
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_PUPD_PUPD6  -----------------------------------
// SVD Line: 9993

//  <item> SFDITEM_FIELD__PA_PUPD_PUPD6
//    <name> PUPD6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x30000010) \nPort n Pull-Up/Down Resistor Selection 6\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_PUPD ) </loc>
//      <o.13..12> PUPD6
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_PUPD_PUPD5  -----------------------------------
// SVD Line: 10016

//  <item> SFDITEM_FIELD__PA_PUPD_PUPD5
//    <name> PUPD5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x30000010) \nPort n Pull-Up/Down Resistor Selection 5\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_PUPD ) </loc>
//      <o.11..10> PUPD5
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_PUPD_PUPD4  -----------------------------------
// SVD Line: 10039

//  <item> SFDITEM_FIELD__PA_PUPD_PUPD4
//    <name> PUPD4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x30000010) \nPort n Pull-Up/Down Resistor Selection 4\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_PUPD ) </loc>
//      <o.9..8> PUPD4
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_PUPD_PUPD3  -----------------------------------
// SVD Line: 10062

//  <item> SFDITEM_FIELD__PA_PUPD_PUPD3
//    <name> PUPD3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x30000010) \nPort n Pull-Up/Down Resistor Selection 3\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_PUPD ) </loc>
//      <o.7..6> PUPD3
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_PUPD_PUPD2  -----------------------------------
// SVD Line: 10085

//  <item> SFDITEM_FIELD__PA_PUPD_PUPD2
//    <name> PUPD2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x30000010) \nPort n Pull-Up/Down Resistor Selection 2\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_PUPD ) </loc>
//      <o.5..4> PUPD2
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_PUPD_PUPD1  -----------------------------------
// SVD Line: 10108

//  <item> SFDITEM_FIELD__PA_PUPD_PUPD1
//    <name> PUPD1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x30000010) \nPort n Pull-Up/Down Resistor Selection 1\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_PUPD ) </loc>
//      <o.3..2> PUPD1
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_PUPD_PUPD0  -----------------------------------
// SVD Line: 10131

//  <item> SFDITEM_FIELD__PA_PUPD_PUPD0
//    <name> PUPD0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x30000010) \nPort n Pull-Up/Down Resistor Selection 0\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_PUPD ) </loc>
//      <o.1..0> PUPD0
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PA_PUPD  ------------------------------------
// SVD Line: 9846

//  <rtree> SFDITEM_REG__PA_PUPD
//    <name> PUPD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000010) Port n Pull-Up/Down Resistor Selection Register </i>
//    <loc> ( (unsigned int)((PA_PUPD >> 0) & 0xFFFFFFFF), ((PA_PUPD = (PA_PUPD & ~(0x3FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PA_PUPD_PUPD12 </item>
//    <item> SFDITEM_FIELD__PA_PUPD_PUPD11 </item>
//    <item> SFDITEM_FIELD__PA_PUPD_PUPD10 </item>
//    <item> SFDITEM_FIELD__PA_PUPD_PUPD9 </item>
//    <item> SFDITEM_FIELD__PA_PUPD_PUPD8 </item>
//    <item> SFDITEM_FIELD__PA_PUPD_PUPD7 </item>
//    <item> SFDITEM_FIELD__PA_PUPD_PUPD6 </item>
//    <item> SFDITEM_FIELD__PA_PUPD_PUPD5 </item>
//    <item> SFDITEM_FIELD__PA_PUPD_PUPD4 </item>
//    <item> SFDITEM_FIELD__PA_PUPD_PUPD3 </item>
//    <item> SFDITEM_FIELD__PA_PUPD_PUPD2 </item>
//    <item> SFDITEM_FIELD__PA_PUPD_PUPD1 </item>
//    <item> SFDITEM_FIELD__PA_PUPD_PUPD0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PA_INDR  ---------------------------------
// SVD Line: 10156

unsigned int PA_INDR __AT (0x30000014);



// -------------------------------  Field Item: PA_INDR_INDR12  -----------------------------------
// SVD Line: 10165

//  <item> SFDITEM_FIELD__PA_INDR_INDR12
//    <name> INDR12 </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x30000014) Port n Input Data 12 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_INDR ) </loc>
//      <o.12..12> INDR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_INDR_INDR11  -----------------------------------
// SVD Line: 10171

//  <item> SFDITEM_FIELD__PA_INDR_INDR11
//    <name> INDR11 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x30000014) Port n Input Data 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_INDR ) </loc>
//      <o.11..11> INDR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_INDR_INDR10  -----------------------------------
// SVD Line: 10177

//  <item> SFDITEM_FIELD__PA_INDR_INDR10
//    <name> INDR10 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x30000014) Port n Input Data 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_INDR ) </loc>
//      <o.10..10> INDR10
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PA_INDR_INDR9  -----------------------------------
// SVD Line: 10183

//  <item> SFDITEM_FIELD__PA_INDR_INDR9
//    <name> INDR9 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x30000014) Port n Input Data 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_INDR ) </loc>
//      <o.9..9> INDR9
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PA_INDR_INDR8  -----------------------------------
// SVD Line: 10189

//  <item> SFDITEM_FIELD__PA_INDR_INDR8
//    <name> INDR8 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x30000014) Port n Input Data 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_INDR ) </loc>
//      <o.8..8> INDR8
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PA_INDR_INDR7  -----------------------------------
// SVD Line: 10195

//  <item> SFDITEM_FIELD__PA_INDR_INDR7
//    <name> INDR7 </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x30000014) Port n Input Data 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_INDR ) </loc>
//      <o.7..7> INDR7
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PA_INDR_INDR6  -----------------------------------
// SVD Line: 10201

//  <item> SFDITEM_FIELD__PA_INDR_INDR6
//    <name> INDR6 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x30000014) Port n Input Data 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_INDR ) </loc>
//      <o.6..6> INDR6
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PA_INDR_INDR5  -----------------------------------
// SVD Line: 10207

//  <item> SFDITEM_FIELD__PA_INDR_INDR5
//    <name> INDR5 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x30000014) Port n Input Data 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_INDR ) </loc>
//      <o.5..5> INDR5
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PA_INDR_INDR4  -----------------------------------
// SVD Line: 10213

//  <item> SFDITEM_FIELD__PA_INDR_INDR4
//    <name> INDR4 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x30000014) Port n Input Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_INDR ) </loc>
//      <o.4..4> INDR4
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PA_INDR_INDR3  -----------------------------------
// SVD Line: 10219

//  <item> SFDITEM_FIELD__PA_INDR_INDR3
//    <name> INDR3 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x30000014) Port n Input Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_INDR ) </loc>
//      <o.3..3> INDR3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PA_INDR_INDR2  -----------------------------------
// SVD Line: 10225

//  <item> SFDITEM_FIELD__PA_INDR_INDR2
//    <name> INDR2 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x30000014) Port n Input Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_INDR ) </loc>
//      <o.2..2> INDR2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PA_INDR_INDR1  -----------------------------------
// SVD Line: 10231

//  <item> SFDITEM_FIELD__PA_INDR_INDR1
//    <name> INDR1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x30000014) Port n Input Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_INDR ) </loc>
//      <o.1..1> INDR1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PA_INDR_INDR0  -----------------------------------
// SVD Line: 10237

//  <item> SFDITEM_FIELD__PA_INDR_INDR0
//    <name> INDR0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x30000014) Port n Input Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_INDR ) </loc>
//      <o.0..0> INDR0
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: PA_INDR  ------------------------------------
// SVD Line: 10156

//  <rtree> SFDITEM_REG__PA_INDR
//    <name> INDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x30000014) Port n Input Data Register </i>
//    <loc> ( (unsigned int)((PA_INDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__PA_INDR_INDR12 </item>
//    <item> SFDITEM_FIELD__PA_INDR_INDR11 </item>
//    <item> SFDITEM_FIELD__PA_INDR_INDR10 </item>
//    <item> SFDITEM_FIELD__PA_INDR_INDR9 </item>
//    <item> SFDITEM_FIELD__PA_INDR_INDR8 </item>
//    <item> SFDITEM_FIELD__PA_INDR_INDR7 </item>
//    <item> SFDITEM_FIELD__PA_INDR_INDR6 </item>
//    <item> SFDITEM_FIELD__PA_INDR_INDR5 </item>
//    <item> SFDITEM_FIELD__PA_INDR_INDR4 </item>
//    <item> SFDITEM_FIELD__PA_INDR_INDR3 </item>
//    <item> SFDITEM_FIELD__PA_INDR_INDR2 </item>
//    <item> SFDITEM_FIELD__PA_INDR_INDR1 </item>
//    <item> SFDITEM_FIELD__PA_INDR_INDR0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PA_OUTDR  --------------------------------
// SVD Line: 10245

unsigned int PA_OUTDR __AT (0x30000018);



// ------------------------------  Field Item: PA_OUTDR_OUTDR12  ----------------------------------
// SVD Line: 10254

//  <item> SFDITEM_FIELD__PA_OUTDR_OUTDR12
//    <name> OUTDR12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000018) Port n Output Data 12 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_OUTDR ) </loc>
//      <o.12..12> OUTDR12
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PA_OUTDR_OUTDR11  ----------------------------------
// SVD Line: 10260

//  <item> SFDITEM_FIELD__PA_OUTDR_OUTDR11
//    <name> OUTDR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000018) Port n Output Data 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_OUTDR ) </loc>
//      <o.11..11> OUTDR11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PA_OUTDR_OUTDR10  ----------------------------------
// SVD Line: 10266

//  <item> SFDITEM_FIELD__PA_OUTDR_OUTDR10
//    <name> OUTDR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000018) Port n Output Data 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_OUTDR ) </loc>
//      <o.10..10> OUTDR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_OUTDR_OUTDR9  ----------------------------------
// SVD Line: 10272

//  <item> SFDITEM_FIELD__PA_OUTDR_OUTDR9
//    <name> OUTDR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000018) Port n Output Data 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_OUTDR ) </loc>
//      <o.9..9> OUTDR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_OUTDR_OUTDR8  ----------------------------------
// SVD Line: 10278

//  <item> SFDITEM_FIELD__PA_OUTDR_OUTDR8
//    <name> OUTDR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000018) Port n Output Data 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_OUTDR ) </loc>
//      <o.8..8> OUTDR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_OUTDR_OUTDR7  ----------------------------------
// SVD Line: 10284

//  <item> SFDITEM_FIELD__PA_OUTDR_OUTDR7
//    <name> OUTDR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000018) Port n Output Data 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_OUTDR ) </loc>
//      <o.7..7> OUTDR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_OUTDR_OUTDR6  ----------------------------------
// SVD Line: 10290

//  <item> SFDITEM_FIELD__PA_OUTDR_OUTDR6
//    <name> OUTDR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000018) Port n Output Data 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_OUTDR ) </loc>
//      <o.6..6> OUTDR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_OUTDR_OUTDR5  ----------------------------------
// SVD Line: 10296

//  <item> SFDITEM_FIELD__PA_OUTDR_OUTDR5
//    <name> OUTDR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000018) Port n Output Data 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_OUTDR ) </loc>
//      <o.5..5> OUTDR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_OUTDR_OUTDR4  ----------------------------------
// SVD Line: 10302

//  <item> SFDITEM_FIELD__PA_OUTDR_OUTDR4
//    <name> OUTDR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000018) Port n Output Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_OUTDR ) </loc>
//      <o.4..4> OUTDR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_OUTDR_OUTDR3  ----------------------------------
// SVD Line: 10308

//  <item> SFDITEM_FIELD__PA_OUTDR_OUTDR3
//    <name> OUTDR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000018) Port n Output Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_OUTDR ) </loc>
//      <o.3..3> OUTDR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_OUTDR_OUTDR2  ----------------------------------
// SVD Line: 10314

//  <item> SFDITEM_FIELD__PA_OUTDR_OUTDR2
//    <name> OUTDR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000018) Port n Output Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_OUTDR ) </loc>
//      <o.2..2> OUTDR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_OUTDR_OUTDR1  ----------------------------------
// SVD Line: 10320

//  <item> SFDITEM_FIELD__PA_OUTDR_OUTDR1
//    <name> OUTDR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000018) Port n Output Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_OUTDR ) </loc>
//      <o.1..1> OUTDR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_OUTDR_OUTDR0  ----------------------------------
// SVD Line: 10326

//  <item> SFDITEM_FIELD__PA_OUTDR_OUTDR0
//    <name> OUTDR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000018) Port n Output Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_OUTDR ) </loc>
//      <o.0..0> OUTDR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PA_OUTDR  ------------------------------------
// SVD Line: 10245

//  <rtree> SFDITEM_REG__PA_OUTDR
//    <name> OUTDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000018) Port n Output Data Register </i>
//    <loc> ( (unsigned int)((PA_OUTDR >> 0) & 0xFFFFFFFF), ((PA_OUTDR = (PA_OUTDR & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PA_OUTDR_OUTDR12 </item>
//    <item> SFDITEM_FIELD__PA_OUTDR_OUTDR11 </item>
//    <item> SFDITEM_FIELD__PA_OUTDR_OUTDR10 </item>
//    <item> SFDITEM_FIELD__PA_OUTDR_OUTDR9 </item>
//    <item> SFDITEM_FIELD__PA_OUTDR_OUTDR8 </item>
//    <item> SFDITEM_FIELD__PA_OUTDR_OUTDR7 </item>
//    <item> SFDITEM_FIELD__PA_OUTDR_OUTDR6 </item>
//    <item> SFDITEM_FIELD__PA_OUTDR_OUTDR5 </item>
//    <item> SFDITEM_FIELD__PA_OUTDR_OUTDR4 </item>
//    <item> SFDITEM_FIELD__PA_OUTDR_OUTDR3 </item>
//    <item> SFDITEM_FIELD__PA_OUTDR_OUTDR2 </item>
//    <item> SFDITEM_FIELD__PA_OUTDR_OUTDR1 </item>
//    <item> SFDITEM_FIELD__PA_OUTDR_OUTDR0 </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: PA_BSR  ---------------------------------
// SVD Line: 10334

unsigned int PA_BSR __AT (0x3000001C);



// --------------------------------  Field Item: PA_BSR_BSR12  ------------------------------------
// SVD Line: 10343

//  <item> SFDITEM_FIELD__PA_BSR_BSR12
//    <name> BSR12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x3000001C) \nPort n Output Bit Set 12\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BSR ) </loc>
//      <o.12..12> BSR12
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_BSR_BSR11  ------------------------------------
// SVD Line: 10361

//  <item> SFDITEM_FIELD__PA_BSR_BSR11
//    <name> BSR11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x3000001C) \nPort n Output Bit Set 11\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BSR ) </loc>
//      <o.11..11> BSR11
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_BSR_BSR10  ------------------------------------
// SVD Line: 10379

//  <item> SFDITEM_FIELD__PA_BSR_BSR10
//    <name> BSR10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x3000001C) \nPort n Output Bit Set 10\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BSR ) </loc>
//      <o.10..10> BSR10
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_BSR_BSR9  ------------------------------------
// SVD Line: 10397

//  <item> SFDITEM_FIELD__PA_BSR_BSR9
//    <name> BSR9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x3000001C) \nPort n Output Bit Set 9\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BSR ) </loc>
//      <o.9..9> BSR9
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_BSR_BSR8  ------------------------------------
// SVD Line: 10415

//  <item> SFDITEM_FIELD__PA_BSR_BSR8
//    <name> BSR8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x3000001C) \nPort n Output Bit Set 8\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BSR ) </loc>
//      <o.8..8> BSR8
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_BSR_BSR7  ------------------------------------
// SVD Line: 10433

//  <item> SFDITEM_FIELD__PA_BSR_BSR7
//    <name> BSR7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x3000001C) \nPort n Output Bit Set 7\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BSR ) </loc>
//      <o.7..7> BSR7
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_BSR_BSR6  ------------------------------------
// SVD Line: 10451

//  <item> SFDITEM_FIELD__PA_BSR_BSR6
//    <name> BSR6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x3000001C) \nPort n Output Bit Set 6\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BSR ) </loc>
//      <o.6..6> BSR6
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_BSR_BSR5  ------------------------------------
// SVD Line: 10469

//  <item> SFDITEM_FIELD__PA_BSR_BSR5
//    <name> BSR5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x3000001C) \nPort n Output Bit Set 5\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BSR ) </loc>
//      <o.5..5> BSR5
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_BSR_BSR4  ------------------------------------
// SVD Line: 10487

//  <item> SFDITEM_FIELD__PA_BSR_BSR4
//    <name> BSR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x3000001C) \nPort n Output Bit Set 4\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BSR ) </loc>
//      <o.4..4> BSR4
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_BSR_BSR3  ------------------------------------
// SVD Line: 10505

//  <item> SFDITEM_FIELD__PA_BSR_BSR3
//    <name> BSR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x3000001C) \nPort n Output Bit Set 3\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BSR ) </loc>
//      <o.3..3> BSR3
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_BSR_BSR2  ------------------------------------
// SVD Line: 10523

//  <item> SFDITEM_FIELD__PA_BSR_BSR2
//    <name> BSR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x3000001C) \nPort n Output Bit Set 2\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BSR ) </loc>
//      <o.2..2> BSR2
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_BSR_BSR1  ------------------------------------
// SVD Line: 10541

//  <item> SFDITEM_FIELD__PA_BSR_BSR1
//    <name> BSR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x3000001C) \nPort n Output Bit Set 1\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BSR ) </loc>
//      <o.1..1> BSR1
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_BSR_BSR0  ------------------------------------
// SVD Line: 10559

//  <item> SFDITEM_FIELD__PA_BSR_BSR0
//    <name> BSR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x3000001C) \nPort n Output Bit Set 0\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BSR ) </loc>
//      <o.0..0> BSR0
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PA_BSR  -------------------------------------
// SVD Line: 10334

//  <rtree> SFDITEM_REG__PA_BSR
//    <name> BSR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x3000001C) Port n Output Bit Set Register </i>
//    <loc> ( (unsigned int)((PA_BSR >> 0) & 0xFFFFFFFF), ((PA_BSR = (PA_BSR & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PA_BSR_BSR12 </item>
//    <item> SFDITEM_FIELD__PA_BSR_BSR11 </item>
//    <item> SFDITEM_FIELD__PA_BSR_BSR10 </item>
//    <item> SFDITEM_FIELD__PA_BSR_BSR9 </item>
//    <item> SFDITEM_FIELD__PA_BSR_BSR8 </item>
//    <item> SFDITEM_FIELD__PA_BSR_BSR7 </item>
//    <item> SFDITEM_FIELD__PA_BSR_BSR6 </item>
//    <item> SFDITEM_FIELD__PA_BSR_BSR5 </item>
//    <item> SFDITEM_FIELD__PA_BSR_BSR4 </item>
//    <item> SFDITEM_FIELD__PA_BSR_BSR3 </item>
//    <item> SFDITEM_FIELD__PA_BSR_BSR2 </item>
//    <item> SFDITEM_FIELD__PA_BSR_BSR1 </item>
//    <item> SFDITEM_FIELD__PA_BSR_BSR0 </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: PA_BCR  ---------------------------------
// SVD Line: 10579

unsigned int PA_BCR __AT (0x30000020);



// --------------------------------  Field Item: PA_BCR_BCR12  ------------------------------------
// SVD Line: 10588

//  <item> SFDITEM_FIELD__PA_BCR_BCR12
//    <name> BCR12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x30000020) \nPort n Output Bit Clear 12\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BCR ) </loc>
//      <o.12..12> BCR12
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_BCR_BCR11  ------------------------------------
// SVD Line: 10606

//  <item> SFDITEM_FIELD__PA_BCR_BCR11
//    <name> BCR11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x30000020) \nPort n Output Bit Clear 11\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BCR ) </loc>
//      <o.11..11> BCR11
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_BCR_BCR10  ------------------------------------
// SVD Line: 10624

//  <item> SFDITEM_FIELD__PA_BCR_BCR10
//    <name> BCR10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x30000020) \nPort n Output Bit Clear 10\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BCR ) </loc>
//      <o.10..10> BCR10
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_BCR_BCR9  ------------------------------------
// SVD Line: 10642

//  <item> SFDITEM_FIELD__PA_BCR_BCR9
//    <name> BCR9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x30000020) \nPort n Output Bit Clear 9\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BCR ) </loc>
//      <o.9..9> BCR9
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_BCR_BCR8  ------------------------------------
// SVD Line: 10660

//  <item> SFDITEM_FIELD__PA_BCR_BCR8
//    <name> BCR8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x30000020) \nPort n Output Bit Clear 8\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BCR ) </loc>
//      <o.8..8> BCR8
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_BCR_BCR7  ------------------------------------
// SVD Line: 10678

//  <item> SFDITEM_FIELD__PA_BCR_BCR7
//    <name> BCR7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x30000020) \nPort n Output Bit Clear 7\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BCR ) </loc>
//      <o.7..7> BCR7
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_BCR_BCR6  ------------------------------------
// SVD Line: 10696

//  <item> SFDITEM_FIELD__PA_BCR_BCR6
//    <name> BCR6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x30000020) \nPort n Output Bit Clear 6\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BCR ) </loc>
//      <o.6..6> BCR6
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_BCR_BCR5  ------------------------------------
// SVD Line: 10714

//  <item> SFDITEM_FIELD__PA_BCR_BCR5
//    <name> BCR5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x30000020) \nPort n Output Bit Clear 5\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BCR ) </loc>
//      <o.5..5> BCR5
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_BCR_BCR4  ------------------------------------
// SVD Line: 10732

//  <item> SFDITEM_FIELD__PA_BCR_BCR4
//    <name> BCR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x30000020) \nPort n Output Bit Clear 4\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BCR ) </loc>
//      <o.4..4> BCR4
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_BCR_BCR3  ------------------------------------
// SVD Line: 10750

//  <item> SFDITEM_FIELD__PA_BCR_BCR3
//    <name> BCR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x30000020) \nPort n Output Bit Clear 3\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BCR ) </loc>
//      <o.3..3> BCR3
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_BCR_BCR2  ------------------------------------
// SVD Line: 10768

//  <item> SFDITEM_FIELD__PA_BCR_BCR2
//    <name> BCR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x30000020) \nPort n Output Bit Clear 2\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BCR ) </loc>
//      <o.2..2> BCR2
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_BCR_BCR1  ------------------------------------
// SVD Line: 10786

//  <item> SFDITEM_FIELD__PA_BCR_BCR1
//    <name> BCR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x30000020) \nPort n Output Bit Clear 1\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BCR ) </loc>
//      <o.1..1> BCR1
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PA_BCR_BCR0  ------------------------------------
// SVD Line: 10804

//  <item> SFDITEM_FIELD__PA_BCR_BCR0
//    <name> BCR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x30000020) \nPort n Output Bit Clear 0\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_BCR ) </loc>
//      <o.0..0> BCR0
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PA_BCR  -------------------------------------
// SVD Line: 10579

//  <rtree> SFDITEM_REG__PA_BCR
//    <name> BCR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x30000020) Port n Output Bit Clear Register </i>
//    <loc> ( (unsigned int)((PA_BCR >> 0) & 0xFFFFFFFF), ((PA_BCR = (PA_BCR & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PA_BCR_BCR12 </item>
//    <item> SFDITEM_FIELD__PA_BCR_BCR11 </item>
//    <item> SFDITEM_FIELD__PA_BCR_BCR10 </item>
//    <item> SFDITEM_FIELD__PA_BCR_BCR9 </item>
//    <item> SFDITEM_FIELD__PA_BCR_BCR8 </item>
//    <item> SFDITEM_FIELD__PA_BCR_BCR7 </item>
//    <item> SFDITEM_FIELD__PA_BCR_BCR6 </item>
//    <item> SFDITEM_FIELD__PA_BCR_BCR5 </item>
//    <item> SFDITEM_FIELD__PA_BCR_BCR4 </item>
//    <item> SFDITEM_FIELD__PA_BCR_BCR3 </item>
//    <item> SFDITEM_FIELD__PA_BCR_BCR2 </item>
//    <item> SFDITEM_FIELD__PA_BCR_BCR1 </item>
//    <item> SFDITEM_FIELD__PA_BCR_BCR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PA_OUTDMSK  -------------------------------
// SVD Line: 10824

unsigned int PA_OUTDMSK __AT (0x30000024);



// ----------------------------  Field Item: PA_OUTDMSK_OUTDMSK12  --------------------------------
// SVD Line: 10833

//  <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK12
//    <name> OUTDMSK12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000024) \nPort n Output Data Mask 12\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_OUTDMSK ) </loc>
//      <o.12..12> OUTDMSK12
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: PA_OUTDMSK_OUTDMSK11  --------------------------------
// SVD Line: 10851

//  <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK11
//    <name> OUTDMSK11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000024) \nPort n Output Data Mask 11\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_OUTDMSK ) </loc>
//      <o.11..11> OUTDMSK11
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: PA_OUTDMSK_OUTDMSK10  --------------------------------
// SVD Line: 10869

//  <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK10
//    <name> OUTDMSK10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000024) \nPort n Output Data Mask 10\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_OUTDMSK ) </loc>
//      <o.10..10> OUTDMSK10
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PA_OUTDMSK_OUTDMSK9  --------------------------------
// SVD Line: 10887

//  <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK9
//    <name> OUTDMSK9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000024) \nPort n Output Data Mask 9\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_OUTDMSK ) </loc>
//      <o.9..9> OUTDMSK9
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PA_OUTDMSK_OUTDMSK8  --------------------------------
// SVD Line: 10905

//  <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK8
//    <name> OUTDMSK8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000024) \nPort n Output Data Mask 8\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_OUTDMSK ) </loc>
//      <o.8..8> OUTDMSK8
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PA_OUTDMSK_OUTDMSK7  --------------------------------
// SVD Line: 10923

//  <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK7
//    <name> OUTDMSK7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000024) \nPort n Output Data Mask 7\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_OUTDMSK ) </loc>
//      <o.7..7> OUTDMSK7
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PA_OUTDMSK_OUTDMSK6  --------------------------------
// SVD Line: 10941

//  <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK6
//    <name> OUTDMSK6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000024) Port n Output Data Mask 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_OUTDMSK ) </loc>
//      <o.6..6> OUTDMSK6
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PA_OUTDMSK_OUTDMSK5  --------------------------------
// SVD Line: 10947

//  <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK5
//    <name> OUTDMSK5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000024) \nPort n Output Data Mask 5\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_OUTDMSK ) </loc>
//      <o.5..5> OUTDMSK5
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PA_OUTDMSK_OUTDMSK4  --------------------------------
// SVD Line: 10965

//  <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK4
//    <name> OUTDMSK4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000024) \nPort n Output Data Mask 4\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_OUTDMSK ) </loc>
//      <o.4..4> OUTDMSK4
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PA_OUTDMSK_OUTDMSK3  --------------------------------
// SVD Line: 10983

//  <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK3
//    <name> OUTDMSK3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000024) \nPort n Output Data Mask 3\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_OUTDMSK ) </loc>
//      <o.3..3> OUTDMSK3
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PA_OUTDMSK_OUTDMSK2  --------------------------------
// SVD Line: 11001

//  <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK2
//    <name> OUTDMSK2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000024) \nPort n Output Data Mask 2\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_OUTDMSK ) </loc>
//      <o.2..2> OUTDMSK2
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PA_OUTDMSK_OUTDMSK1  --------------------------------
// SVD Line: 11019

//  <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK1
//    <name> OUTDMSK1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000024) \nPort n Output Data Mask 1\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_OUTDMSK ) </loc>
//      <o.1..1> OUTDMSK1
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PA_OUTDMSK_OUTDMSK0  --------------------------------
// SVD Line: 11037

//  <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK0
//    <name> OUTDMSK0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000024) \nPort n Output Data Mask 0\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_OUTDMSK ) </loc>
//      <o.0..0> OUTDMSK0
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: PA_OUTDMSK  -----------------------------------
// SVD Line: 10824

//  <rtree> SFDITEM_REG__PA_OUTDMSK
//    <name> OUTDMSK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000024) Port n Output Data Mask Register </i>
//    <loc> ( (unsigned int)((PA_OUTDMSK >> 0) & 0xFFFFFFFF), ((PA_OUTDMSK = (PA_OUTDMSK & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK12 </item>
//    <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK11 </item>
//    <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK10 </item>
//    <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK9 </item>
//    <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK8 </item>
//    <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK7 </item>
//    <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK6 </item>
//    <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK5 </item>
//    <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK4 </item>
//    <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK3 </item>
//    <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK2 </item>
//    <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK1 </item>
//    <item> SFDITEM_FIELD__PA_OUTDMSK_OUTDMSK0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PA_DBCR  ---------------------------------
// SVD Line: 11057

unsigned int PA_DBCR __AT (0x30000028);



// --------------------------------  Field Item: PA_DBCR_DBCLK  -----------------------------------
// SVD Line: 11066

//  <item> SFDITEM_FIELD__PA_DBCR_DBCLK
//    <name> DBCLK </name>
//    <rw> 
//    <i> [Bits 18..16] RW (@ 0x30000028) \nPort n Debounce Filter Sampling Clock Selection\n0 : HCLK1 = HCLK/1\n1 : HCLK4 = HCLK/4\n2 : HCLK16 = HCLK/16\n3 : HCLK64 = HCLK/64\n4 : HCLK256 = HCLK/256\n5 : HCLK1024 = HCLK/1024\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_DBCR ) </loc>
//      <o.18..16> DBCLK
//        <0=> 0: HCLK1 = HCLK/1
//        <1=> 1: HCLK4 = HCLK/4
//        <2=> 2: HCLK16 = HCLK/16
//        <3=> 3: HCLK64 = HCLK/64
//        <4=> 4: HCLK256 = HCLK/256
//        <5=> 5: HCLK1024 = HCLK/1024
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PA_DBCR_DBEN12  -----------------------------------
// SVD Line: 11104

//  <item> SFDITEM_FIELD__PA_DBCR_DBEN12
//    <name> DBEN12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000028) \nPort n Debounce Enable 12\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_DBCR ) </loc>
//      <o.12..12> DBEN12
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PA_DBCR_DBEN11  -----------------------------------
// SVD Line: 11122

//  <item> SFDITEM_FIELD__PA_DBCR_DBEN11
//    <name> DBEN11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000028) \nPort n Debounce Enable 11\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_DBCR ) </loc>
//      <o.11..11> DBEN11
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PA_DBCR_DBEN10  -----------------------------------
// SVD Line: 11140

//  <item> SFDITEM_FIELD__PA_DBCR_DBEN10
//    <name> DBEN10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000028) \nPort n Debounce Enable 10\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_DBCR ) </loc>
//      <o.10..10> DBEN10
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_DBCR_DBEN9  -----------------------------------
// SVD Line: 11158

//  <item> SFDITEM_FIELD__PA_DBCR_DBEN9
//    <name> DBEN9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000028) \nPort n Debounce Enable 9\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_DBCR ) </loc>
//      <o.9..9> DBEN9
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_DBCR_DBEN8  -----------------------------------
// SVD Line: 11176

//  <item> SFDITEM_FIELD__PA_DBCR_DBEN8
//    <name> DBEN8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000028) \nPort n Debounce Enable 8\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_DBCR ) </loc>
//      <o.8..8> DBEN8
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_DBCR_DBEN7  -----------------------------------
// SVD Line: 11194

//  <item> SFDITEM_FIELD__PA_DBCR_DBEN7
//    <name> DBEN7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000028) \nPort n Debounce Enable 7\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_DBCR ) </loc>
//      <o.7..7> DBEN7
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_DBCR_DBEN6  -----------------------------------
// SVD Line: 11212

//  <item> SFDITEM_FIELD__PA_DBCR_DBEN6
//    <name> DBEN6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000028) \nPort n Debounce Enable 6\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_DBCR ) </loc>
//      <o.6..6> DBEN6
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_DBCR_DBEN5  -----------------------------------
// SVD Line: 11230

//  <item> SFDITEM_FIELD__PA_DBCR_DBEN5
//    <name> DBEN5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000028) \nPort n Debounce Enable 5\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_DBCR ) </loc>
//      <o.5..5> DBEN5
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_DBCR_DBEN4  -----------------------------------
// SVD Line: 11248

//  <item> SFDITEM_FIELD__PA_DBCR_DBEN4
//    <name> DBEN4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000028) \nPort n Debounce Enable 4\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_DBCR ) </loc>
//      <o.4..4> DBEN4
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_DBCR_DBEN3  -----------------------------------
// SVD Line: 11266

//  <item> SFDITEM_FIELD__PA_DBCR_DBEN3
//    <name> DBEN3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000028) \nPort n Debounce Enable 3\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_DBCR ) </loc>
//      <o.3..3> DBEN3
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_DBCR_DBEN2  -----------------------------------
// SVD Line: 11284

//  <item> SFDITEM_FIELD__PA_DBCR_DBEN2
//    <name> DBEN2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000028) \nPort n Debounce Enable 2\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_DBCR ) </loc>
//      <o.2..2> DBEN2
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_DBCR_DBEN1  -----------------------------------
// SVD Line: 11302

//  <item> SFDITEM_FIELD__PA_DBCR_DBEN1
//    <name> DBEN1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000028) \nPort n Debounce Enable 1\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_DBCR ) </loc>
//      <o.1..1> DBEN1
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PA_DBCR_DBEN0  -----------------------------------
// SVD Line: 11320

//  <item> SFDITEM_FIELD__PA_DBCR_DBEN0
//    <name> DBEN0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000028) \nPort n Debounce Enable 0\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PA_DBCR ) </loc>
//      <o.0..0> DBEN0
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PA_DBCR  ------------------------------------
// SVD Line: 11057

//  <rtree> SFDITEM_REG__PA_DBCR
//    <name> DBCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000028) Port n Debounce Control Register </i>
//    <loc> ( (unsigned int)((PA_DBCR >> 0) & 0xFFFFFFFF), ((PA_DBCR = (PA_DBCR & ~(0x71FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x71FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PA_DBCR_DBCLK </item>
//    <item> SFDITEM_FIELD__PA_DBCR_DBEN12 </item>
//    <item> SFDITEM_FIELD__PA_DBCR_DBEN11 </item>
//    <item> SFDITEM_FIELD__PA_DBCR_DBEN10 </item>
//    <item> SFDITEM_FIELD__PA_DBCR_DBEN9 </item>
//    <item> SFDITEM_FIELD__PA_DBCR_DBEN8 </item>
//    <item> SFDITEM_FIELD__PA_DBCR_DBEN7 </item>
//    <item> SFDITEM_FIELD__PA_DBCR_DBEN6 </item>
//    <item> SFDITEM_FIELD__PA_DBCR_DBEN5 </item>
//    <item> SFDITEM_FIELD__PA_DBCR_DBEN4 </item>
//    <item> SFDITEM_FIELD__PA_DBCR_DBEN3 </item>
//    <item> SFDITEM_FIELD__PA_DBCR_DBEN2 </item>
//    <item> SFDITEM_FIELD__PA_DBCR_DBEN1 </item>
//    <item> SFDITEM_FIELD__PA_DBCR_DBEN0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PA_PA_MOD  --------------------------------
// SVD Line: 11356

unsigned int PA_PA_MOD __AT (0x30000000);



// -------------------------------  Field Item: PA_PA_MOD_MODE9  ----------------------------------
// SVD Line: 11366

//  <item> SFDITEM_FIELD__PA_PA_MOD_MODE9
//    <name> MODE9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x30000000) Port n Mode Selection 9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_MOD >> 18) & 0x3), ((PA_PA_MOD = (PA_PA_MOD & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_MOD_MODE8  ----------------------------------
// SVD Line: 11372

//  <item> SFDITEM_FIELD__PA_PA_MOD_MODE8
//    <name> MODE8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x30000000) Port n Mode Selection 8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_MOD >> 16) & 0x3), ((PA_PA_MOD = (PA_PA_MOD & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_MOD_MODE7  ----------------------------------
// SVD Line: 11378

//  <item> SFDITEM_FIELD__PA_PA_MOD_MODE7
//    <name> MODE7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x30000000) Port n Mode Selection 7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_MOD >> 14) & 0x3), ((PA_PA_MOD = (PA_PA_MOD & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_MOD_MODE6  ----------------------------------
// SVD Line: 11384

//  <item> SFDITEM_FIELD__PA_PA_MOD_MODE6
//    <name> MODE6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x30000000) Port n Mode Selection 6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_MOD >> 12) & 0x3), ((PA_PA_MOD = (PA_PA_MOD & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_MOD_MODE5  ----------------------------------
// SVD Line: 11390

//  <item> SFDITEM_FIELD__PA_PA_MOD_MODE5
//    <name> MODE5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x30000000) Port n Mode Selection 5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_MOD >> 10) & 0x3), ((PA_PA_MOD = (PA_PA_MOD & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_MOD_MODE4  ----------------------------------
// SVD Line: 11396

//  <item> SFDITEM_FIELD__PA_PA_MOD_MODE4
//    <name> MODE4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x30000000) Port n Mode Selection 4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_MOD >> 8) & 0x3), ((PA_PA_MOD = (PA_PA_MOD & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_MOD_MODE3  ----------------------------------
// SVD Line: 11402

//  <item> SFDITEM_FIELD__PA_PA_MOD_MODE3
//    <name> MODE3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x30000000) Port n Mode Selection 3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_MOD >> 6) & 0x3), ((PA_PA_MOD = (PA_PA_MOD & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_MOD_MODE2  ----------------------------------
// SVD Line: 11408

//  <item> SFDITEM_FIELD__PA_PA_MOD_MODE2
//    <name> MODE2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x30000000) Port n Mode Selection 2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_MOD >> 4) & 0x3), ((PA_PA_MOD = (PA_PA_MOD & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_MOD_MODE1  ----------------------------------
// SVD Line: 11414

//  <item> SFDITEM_FIELD__PA_PA_MOD_MODE1
//    <name> MODE1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x30000000) Port n Mode Selection 1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_MOD >> 2) & 0x3), ((PA_PA_MOD = (PA_PA_MOD & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_MOD_MODE0  ----------------------------------
// SVD Line: 11420

//  <item> SFDITEM_FIELD__PA_PA_MOD_MODE0
//    <name> MODE0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x30000000) Port n Mode Selection 0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_MOD >> 0) & 0x3), ((PA_PA_MOD = (PA_PA_MOD & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PA_PA_MOD  -----------------------------------
// SVD Line: 11356

//  <rtree> SFDITEM_REG__PA_PA_MOD
//    <name> PA_MOD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000000) Port n Mode Register </i>
//    <loc> ( (unsigned int)((PA_PA_MOD >> 0) & 0xFFFFFFFF), ((PA_PA_MOD = (PA_PA_MOD & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PA_PA_MOD_MODE9 </item>
//    <item> SFDITEM_FIELD__PA_PA_MOD_MODE8 </item>
//    <item> SFDITEM_FIELD__PA_PA_MOD_MODE7 </item>
//    <item> SFDITEM_FIELD__PA_PA_MOD_MODE6 </item>
//    <item> SFDITEM_FIELD__PA_PA_MOD_MODE5 </item>
//    <item> SFDITEM_FIELD__PA_PA_MOD_MODE4 </item>
//    <item> SFDITEM_FIELD__PA_PA_MOD_MODE3 </item>
//    <item> SFDITEM_FIELD__PA_PA_MOD_MODE2 </item>
//    <item> SFDITEM_FIELD__PA_PA_MOD_MODE1 </item>
//    <item> SFDITEM_FIELD__PA_PA_MOD_MODE0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PA_PA_TYP  --------------------------------
// SVD Line: 11428

unsigned int PA_PA_TYP __AT (0x30000004);



// -------------------------------  Field Item: PA_PA_TYP_TYP9  -----------------------------------
// SVD Line: 11438

//  <item> SFDITEM_FIELD__PA_PA_TYP_TYP9
//    <name> TYP9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000004) Port n Output Type Selection 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_TYP ) </loc>
//      <o.9..9> TYP9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_TYP_TYP8  -----------------------------------
// SVD Line: 11444

//  <item> SFDITEM_FIELD__PA_PA_TYP_TYP8
//    <name> TYP8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000004) Port n Output Type Selection 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_TYP ) </loc>
//      <o.8..8> TYP8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_TYP_TYP7  -----------------------------------
// SVD Line: 11450

//  <item> SFDITEM_FIELD__PA_PA_TYP_TYP7
//    <name> TYP7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000004) Port n Output Type Selection 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_TYP ) </loc>
//      <o.7..7> TYP7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_TYP_TYP6  -----------------------------------
// SVD Line: 11456

//  <item> SFDITEM_FIELD__PA_PA_TYP_TYP6
//    <name> TYP6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000004) Port n Output Type Selection 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_TYP ) </loc>
//      <o.6..6> TYP6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_TYP_TYP5  -----------------------------------
// SVD Line: 11462

//  <item> SFDITEM_FIELD__PA_PA_TYP_TYP5
//    <name> TYP5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000004) Port n Output Type Selection 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_TYP ) </loc>
//      <o.5..5> TYP5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_TYP_TYP4  -----------------------------------
// SVD Line: 11468

//  <item> SFDITEM_FIELD__PA_PA_TYP_TYP4
//    <name> TYP4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000004) Port n Output Type Selection 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_TYP ) </loc>
//      <o.4..4> TYP4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_TYP_TYP3  -----------------------------------
// SVD Line: 11474

//  <item> SFDITEM_FIELD__PA_PA_TYP_TYP3
//    <name> TYP3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000004) Port n Output Type Selection 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_TYP ) </loc>
//      <o.3..3> TYP3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_TYP_TYP2  -----------------------------------
// SVD Line: 11480

//  <item> SFDITEM_FIELD__PA_PA_TYP_TYP2
//    <name> TYP2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000004) Port n Output Type Selection 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_TYP ) </loc>
//      <o.2..2> TYP2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_TYP_TYP1  -----------------------------------
// SVD Line: 11486

//  <item> SFDITEM_FIELD__PA_PA_TYP_TYP1
//    <name> TYP1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000004) Port n Output Type Selection 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_TYP ) </loc>
//      <o.1..1> TYP1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_TYP_TYP0  -----------------------------------
// SVD Line: 11492

//  <item> SFDITEM_FIELD__PA_PA_TYP_TYP0
//    <name> TYP0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000004) Port n Output Type Selection 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_TYP ) </loc>
//      <o.0..0> TYP0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PA_PA_TYP  -----------------------------------
// SVD Line: 11428

//  <rtree> SFDITEM_REG__PA_PA_TYP
//    <name> PA_TYP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000004) Port n Output Type Selection Register </i>
//    <loc> ( (unsigned int)((PA_PA_TYP >> 0) & 0xFFFFFFFF), ((PA_PA_TYP = (PA_PA_TYP & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PA_PA_TYP_TYP9 </item>
//    <item> SFDITEM_FIELD__PA_PA_TYP_TYP8 </item>
//    <item> SFDITEM_FIELD__PA_PA_TYP_TYP7 </item>
//    <item> SFDITEM_FIELD__PA_PA_TYP_TYP6 </item>
//    <item> SFDITEM_FIELD__PA_PA_TYP_TYP5 </item>
//    <item> SFDITEM_FIELD__PA_PA_TYP_TYP4 </item>
//    <item> SFDITEM_FIELD__PA_PA_TYP_TYP3 </item>
//    <item> SFDITEM_FIELD__PA_PA_TYP_TYP2 </item>
//    <item> SFDITEM_FIELD__PA_PA_TYP_TYP1 </item>
//    <item> SFDITEM_FIELD__PA_PA_TYP_TYP0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: PA_PA_AFSR1  -------------------------------
// SVD Line: 11500

unsigned int PA_PA_AFSR1 __AT (0x30000008);



// ------------------------------  Field Item: PA_PA_AFSR1_AFSR7  ---------------------------------
// SVD Line: 11510

//  <item> SFDITEM_FIELD__PA_PA_AFSR1_AFSR7
//    <name> AFSR7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x30000008) Port n Alternative Function Selection 7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_AFSR1 >> 28) & 0xF), ((PA_PA_AFSR1 = (PA_PA_AFSR1 & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_AFSR1_AFSR6  ---------------------------------
// SVD Line: 11516

//  <item> SFDITEM_FIELD__PA_PA_AFSR1_AFSR6
//    <name> AFSR6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x30000008) Port n Alternative Function Selection 6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_AFSR1 >> 24) & 0xF), ((PA_PA_AFSR1 = (PA_PA_AFSR1 & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_AFSR1_AFSR5  ---------------------------------
// SVD Line: 11522

//  <item> SFDITEM_FIELD__PA_PA_AFSR1_AFSR5
//    <name> AFSR5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x30000008) Port n Alternative Function Selection 5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_AFSR1 >> 20) & 0xF), ((PA_PA_AFSR1 = (PA_PA_AFSR1 & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_AFSR1_AFSR4  ---------------------------------
// SVD Line: 11528

//  <item> SFDITEM_FIELD__PA_PA_AFSR1_AFSR4
//    <name> AFSR4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x30000008) Port n Alternative Function Selection 4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_AFSR1 >> 16) & 0xF), ((PA_PA_AFSR1 = (PA_PA_AFSR1 & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_AFSR1_AFSR3  ---------------------------------
// SVD Line: 11534

//  <item> SFDITEM_FIELD__PA_PA_AFSR1_AFSR3
//    <name> AFSR3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x30000008) Port n Alternative Function Selection 3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_AFSR1 >> 12) & 0xF), ((PA_PA_AFSR1 = (PA_PA_AFSR1 & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_AFSR1_AFSR2  ---------------------------------
// SVD Line: 11540

//  <item> SFDITEM_FIELD__PA_PA_AFSR1_AFSR2
//    <name> AFSR2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x30000008) Port n Alternative Function Selection 2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_AFSR1 >> 8) & 0xF), ((PA_PA_AFSR1 = (PA_PA_AFSR1 & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_AFSR1_AFSR1  ---------------------------------
// SVD Line: 11546

//  <item> SFDITEM_FIELD__PA_PA_AFSR1_AFSR1
//    <name> AFSR1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x30000008) Port n Alternative Function Selection 1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_AFSR1 >> 4) & 0xF), ((PA_PA_AFSR1 = (PA_PA_AFSR1 & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_AFSR1_AFSR0  ---------------------------------
// SVD Line: 11552

//  <item> SFDITEM_FIELD__PA_PA_AFSR1_AFSR0
//    <name> AFSR0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x30000008) Port n Alternative Function Selection 0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_AFSR1 >> 0) & 0xF), ((PA_PA_AFSR1 = (PA_PA_AFSR1 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: PA_PA_AFSR1  ----------------------------------
// SVD Line: 11500

//  <rtree> SFDITEM_REG__PA_PA_AFSR1
//    <name> PA_AFSR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000008) Port n Alternative Function Selection Register 1 </i>
//    <loc> ( (unsigned int)((PA_PA_AFSR1 >> 0) & 0xFFFFFFFF), ((PA_PA_AFSR1 = (PA_PA_AFSR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PA_PA_AFSR1_AFSR7 </item>
//    <item> SFDITEM_FIELD__PA_PA_AFSR1_AFSR6 </item>
//    <item> SFDITEM_FIELD__PA_PA_AFSR1_AFSR5 </item>
//    <item> SFDITEM_FIELD__PA_PA_AFSR1_AFSR4 </item>
//    <item> SFDITEM_FIELD__PA_PA_AFSR1_AFSR3 </item>
//    <item> SFDITEM_FIELD__PA_PA_AFSR1_AFSR2 </item>
//    <item> SFDITEM_FIELD__PA_PA_AFSR1_AFSR1 </item>
//    <item> SFDITEM_FIELD__PA_PA_AFSR1_AFSR0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: PA_PA_AFSR2  -------------------------------
// SVD Line: 11560

unsigned int PA_PA_AFSR2 __AT (0x3000000C);



// ------------------------------  Field Item: PA_PA_AFSR2_AFSR9  ---------------------------------
// SVD Line: 11570

//  <item> SFDITEM_FIELD__PA_PA_AFSR2_AFSR9
//    <name> AFSR9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x3000000C) Port n Alternative Function Selection 9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_AFSR2 >> 4) & 0xF), ((PA_PA_AFSR2 = (PA_PA_AFSR2 & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_AFSR2_AFSR8  ---------------------------------
// SVD Line: 11576

//  <item> SFDITEM_FIELD__PA_PA_AFSR2_AFSR8
//    <name> AFSR8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x3000000C) Port n Alternative Function Selection 8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_AFSR2 >> 0) & 0xF), ((PA_PA_AFSR2 = (PA_PA_AFSR2 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: PA_PA_AFSR2  ----------------------------------
// SVD Line: 11560

//  <rtree> SFDITEM_REG__PA_PA_AFSR2
//    <name> PA_AFSR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x3000000C) Port n Alternative Function Selection Register 2 </i>
//    <loc> ( (unsigned int)((PA_PA_AFSR2 >> 0) & 0xFFFFFFFF), ((PA_PA_AFSR2 = (PA_PA_AFSR2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PA_PA_AFSR2_AFSR9 </item>
//    <item> SFDITEM_FIELD__PA_PA_AFSR2_AFSR8 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PA_PA_PUPD  -------------------------------
// SVD Line: 11584

unsigned int PA_PA_PUPD __AT (0x30000010);



// ------------------------------  Field Item: PA_PA_PUPD_PUPD9  ----------------------------------
// SVD Line: 11594

//  <item> SFDITEM_FIELD__PA_PA_PUPD_PUPD9
//    <name> PUPD9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x30000010) Port n Pull-Up/Down Resistor Selection 9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_PUPD >> 18) & 0x3), ((PA_PA_PUPD = (PA_PA_PUPD & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_PUPD_PUPD8  ----------------------------------
// SVD Line: 11600

//  <item> SFDITEM_FIELD__PA_PA_PUPD_PUPD8
//    <name> PUPD8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x30000010) Port n Pull-Up/Down Resistor Selection 8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_PUPD >> 16) & 0x3), ((PA_PA_PUPD = (PA_PA_PUPD & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_PUPD_PUPD7  ----------------------------------
// SVD Line: 11606

//  <item> SFDITEM_FIELD__PA_PA_PUPD_PUPD7
//    <name> PUPD7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x30000010) Port n Pull-Up/Down Resistor Selection 7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_PUPD >> 14) & 0x3), ((PA_PA_PUPD = (PA_PA_PUPD & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_PUPD_PUPD6  ----------------------------------
// SVD Line: 11612

//  <item> SFDITEM_FIELD__PA_PA_PUPD_PUPD6
//    <name> PUPD6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x30000010) Port n Pull-Up/Down Resistor Selection 6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_PUPD >> 12) & 0x3), ((PA_PA_PUPD = (PA_PA_PUPD & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_PUPD_PUPD5  ----------------------------------
// SVD Line: 11618

//  <item> SFDITEM_FIELD__PA_PA_PUPD_PUPD5
//    <name> PUPD5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x30000010) Port n Pull-Up/Down Resistor Selection 5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_PUPD >> 10) & 0x3), ((PA_PA_PUPD = (PA_PA_PUPD & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_PUPD_PUPD4  ----------------------------------
// SVD Line: 11624

//  <item> SFDITEM_FIELD__PA_PA_PUPD_PUPD4
//    <name> PUPD4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x30000010) Port n Pull-Up/Down Resistor Selection 4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_PUPD >> 8) & 0x3), ((PA_PA_PUPD = (PA_PA_PUPD & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_PUPD_PUPD3  ----------------------------------
// SVD Line: 11630

//  <item> SFDITEM_FIELD__PA_PA_PUPD_PUPD3
//    <name> PUPD3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x30000010) Port n Pull-Up/Down Resistor Selection 3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_PUPD >> 6) & 0x3), ((PA_PA_PUPD = (PA_PA_PUPD & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_PUPD_PUPD2  ----------------------------------
// SVD Line: 11636

//  <item> SFDITEM_FIELD__PA_PA_PUPD_PUPD2
//    <name> PUPD2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x30000010) Port n Pull-Up/Down Resistor Selection 2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_PUPD >> 4) & 0x3), ((PA_PA_PUPD = (PA_PA_PUPD & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_PUPD_PUPD1  ----------------------------------
// SVD Line: 11642

//  <item> SFDITEM_FIELD__PA_PA_PUPD_PUPD1
//    <name> PUPD1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x30000010) Port n Pull-Up/Down Resistor Selection 1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_PUPD >> 2) & 0x3), ((PA_PA_PUPD = (PA_PA_PUPD & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_PUPD_PUPD0  ----------------------------------
// SVD Line: 11648

//  <item> SFDITEM_FIELD__PA_PA_PUPD_PUPD0
//    <name> PUPD0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x30000010) Port n Pull-Up/Down Resistor Selection 0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_PUPD >> 0) & 0x3), ((PA_PA_PUPD = (PA_PA_PUPD & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: PA_PA_PUPD  -----------------------------------
// SVD Line: 11584

//  <rtree> SFDITEM_REG__PA_PA_PUPD
//    <name> PA_PUPD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000010) Port n Pull-Up/Down Resistor Selection Register </i>
//    <loc> ( (unsigned int)((PA_PA_PUPD >> 0) & 0xFFFFFFFF), ((PA_PA_PUPD = (PA_PA_PUPD & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PA_PA_PUPD_PUPD9 </item>
//    <item> SFDITEM_FIELD__PA_PA_PUPD_PUPD8 </item>
//    <item> SFDITEM_FIELD__PA_PA_PUPD_PUPD7 </item>
//    <item> SFDITEM_FIELD__PA_PA_PUPD_PUPD6 </item>
//    <item> SFDITEM_FIELD__PA_PA_PUPD_PUPD5 </item>
//    <item> SFDITEM_FIELD__PA_PA_PUPD_PUPD4 </item>
//    <item> SFDITEM_FIELD__PA_PA_PUPD_PUPD3 </item>
//    <item> SFDITEM_FIELD__PA_PA_PUPD_PUPD2 </item>
//    <item> SFDITEM_FIELD__PA_PA_PUPD_PUPD1 </item>
//    <item> SFDITEM_FIELD__PA_PA_PUPD_PUPD0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PA_PA_INDR  -------------------------------
// SVD Line: 11656

unsigned int PA_PA_INDR __AT (0x30000014);



// ------------------------------  Field Item: PA_PA_INDR_INDR9  ----------------------------------
// SVD Line: 11666

//  <item> SFDITEM_FIELD__PA_PA_INDR_INDR9
//    <name> INDR9 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x30000014) Port n Input Data 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_INDR ) </loc>
//      <o.9..9> INDR9
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_INDR_INDR8  ----------------------------------
// SVD Line: 11672

//  <item> SFDITEM_FIELD__PA_PA_INDR_INDR8
//    <name> INDR8 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x30000014) Port n Input Data 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_INDR ) </loc>
//      <o.8..8> INDR8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_INDR_INDR7  ----------------------------------
// SVD Line: 11678

//  <item> SFDITEM_FIELD__PA_PA_INDR_INDR7
//    <name> INDR7 </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x30000014) Port n Input Data 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_INDR ) </loc>
//      <o.7..7> INDR7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_INDR_INDR6  ----------------------------------
// SVD Line: 11684

//  <item> SFDITEM_FIELD__PA_PA_INDR_INDR6
//    <name> INDR6 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x30000014) Port n Input Data 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_INDR ) </loc>
//      <o.6..6> INDR6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_INDR_INDR5  ----------------------------------
// SVD Line: 11690

//  <item> SFDITEM_FIELD__PA_PA_INDR_INDR5
//    <name> INDR5 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x30000014) Port n Input Data 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_INDR ) </loc>
//      <o.5..5> INDR5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_INDR_INDR4  ----------------------------------
// SVD Line: 11696

//  <item> SFDITEM_FIELD__PA_PA_INDR_INDR4
//    <name> INDR4 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x30000014) Port n Input Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_INDR ) </loc>
//      <o.4..4> INDR4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_INDR_INDR3  ----------------------------------
// SVD Line: 11702

//  <item> SFDITEM_FIELD__PA_PA_INDR_INDR3
//    <name> INDR3 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x30000014) Port n Input Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_INDR ) </loc>
//      <o.3..3> INDR3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_INDR_INDR2  ----------------------------------
// SVD Line: 11708

//  <item> SFDITEM_FIELD__PA_PA_INDR_INDR2
//    <name> INDR2 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x30000014) Port n Input Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_INDR ) </loc>
//      <o.2..2> INDR2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_INDR_INDR1  ----------------------------------
// SVD Line: 11714

//  <item> SFDITEM_FIELD__PA_PA_INDR_INDR1
//    <name> INDR1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x30000014) Port n Input Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_INDR ) </loc>
//      <o.1..1> INDR1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_INDR_INDR0  ----------------------------------
// SVD Line: 11720

//  <item> SFDITEM_FIELD__PA_PA_INDR_INDR0
//    <name> INDR0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x30000014) Port n Input Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_INDR ) </loc>
//      <o.0..0> INDR0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: PA_PA_INDR  -----------------------------------
// SVD Line: 11656

//  <rtree> SFDITEM_REG__PA_PA_INDR
//    <name> PA_INDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x30000014) Port n Input Data Register </i>
//    <loc> ( (unsigned int)((PA_PA_INDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__PA_PA_INDR_INDR9 </item>
//    <item> SFDITEM_FIELD__PA_PA_INDR_INDR8 </item>
//    <item> SFDITEM_FIELD__PA_PA_INDR_INDR7 </item>
//    <item> SFDITEM_FIELD__PA_PA_INDR_INDR6 </item>
//    <item> SFDITEM_FIELD__PA_PA_INDR_INDR5 </item>
//    <item> SFDITEM_FIELD__PA_PA_INDR_INDR4 </item>
//    <item> SFDITEM_FIELD__PA_PA_INDR_INDR3 </item>
//    <item> SFDITEM_FIELD__PA_PA_INDR_INDR2 </item>
//    <item> SFDITEM_FIELD__PA_PA_INDR_INDR1 </item>
//    <item> SFDITEM_FIELD__PA_PA_INDR_INDR0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: PA_PA_OUTDR  -------------------------------
// SVD Line: 11728

unsigned int PA_PA_OUTDR __AT (0x30000018);



// -----------------------------  Field Item: PA_PA_OUTDR_OUTDR9  ---------------------------------
// SVD Line: 11738

//  <item> SFDITEM_FIELD__PA_PA_OUTDR_OUTDR9
//    <name> OUTDR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000018) Port n Output Data 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_OUTDR ) </loc>
//      <o.9..9> OUTDR9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PA_PA_OUTDR_OUTDR8  ---------------------------------
// SVD Line: 11744

//  <item> SFDITEM_FIELD__PA_PA_OUTDR_OUTDR8
//    <name> OUTDR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000018) Port n Output Data 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_OUTDR ) </loc>
//      <o.8..8> OUTDR8
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PA_PA_OUTDR_OUTDR7  ---------------------------------
// SVD Line: 11750

//  <item> SFDITEM_FIELD__PA_PA_OUTDR_OUTDR7
//    <name> OUTDR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000018) Port n Output Data 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_OUTDR ) </loc>
//      <o.7..7> OUTDR7
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PA_PA_OUTDR_OUTDR6  ---------------------------------
// SVD Line: 11756

//  <item> SFDITEM_FIELD__PA_PA_OUTDR_OUTDR6
//    <name> OUTDR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000018) Port n Output Data 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_OUTDR ) </loc>
//      <o.6..6> OUTDR6
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PA_PA_OUTDR_OUTDR5  ---------------------------------
// SVD Line: 11762

//  <item> SFDITEM_FIELD__PA_PA_OUTDR_OUTDR5
//    <name> OUTDR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000018) Port n Output Data 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_OUTDR ) </loc>
//      <o.5..5> OUTDR5
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PA_PA_OUTDR_OUTDR4  ---------------------------------
// SVD Line: 11768

//  <item> SFDITEM_FIELD__PA_PA_OUTDR_OUTDR4
//    <name> OUTDR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000018) Port n Output Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_OUTDR ) </loc>
//      <o.4..4> OUTDR4
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PA_PA_OUTDR_OUTDR3  ---------------------------------
// SVD Line: 11774

//  <item> SFDITEM_FIELD__PA_PA_OUTDR_OUTDR3
//    <name> OUTDR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000018) Port n Output Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_OUTDR ) </loc>
//      <o.3..3> OUTDR3
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PA_PA_OUTDR_OUTDR2  ---------------------------------
// SVD Line: 11780

//  <item> SFDITEM_FIELD__PA_PA_OUTDR_OUTDR2
//    <name> OUTDR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000018) Port n Output Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_OUTDR ) </loc>
//      <o.2..2> OUTDR2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PA_PA_OUTDR_OUTDR1  ---------------------------------
// SVD Line: 11786

//  <item> SFDITEM_FIELD__PA_PA_OUTDR_OUTDR1
//    <name> OUTDR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000018) Port n Output Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_OUTDR ) </loc>
//      <o.1..1> OUTDR1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PA_PA_OUTDR_OUTDR0  ---------------------------------
// SVD Line: 11792

//  <item> SFDITEM_FIELD__PA_PA_OUTDR_OUTDR0
//    <name> OUTDR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000018) Port n Output Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_OUTDR ) </loc>
//      <o.0..0> OUTDR0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: PA_PA_OUTDR  ----------------------------------
// SVD Line: 11728

//  <rtree> SFDITEM_REG__PA_PA_OUTDR
//    <name> PA_OUTDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000018) Port n Output Data Register </i>
//    <loc> ( (unsigned int)((PA_PA_OUTDR >> 0) & 0xFFFFFFFF), ((PA_PA_OUTDR = (PA_PA_OUTDR & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PA_PA_OUTDR_OUTDR9 </item>
//    <item> SFDITEM_FIELD__PA_PA_OUTDR_OUTDR8 </item>
//    <item> SFDITEM_FIELD__PA_PA_OUTDR_OUTDR7 </item>
//    <item> SFDITEM_FIELD__PA_PA_OUTDR_OUTDR6 </item>
//    <item> SFDITEM_FIELD__PA_PA_OUTDR_OUTDR5 </item>
//    <item> SFDITEM_FIELD__PA_PA_OUTDR_OUTDR4 </item>
//    <item> SFDITEM_FIELD__PA_PA_OUTDR_OUTDR3 </item>
//    <item> SFDITEM_FIELD__PA_PA_OUTDR_OUTDR2 </item>
//    <item> SFDITEM_FIELD__PA_PA_OUTDR_OUTDR1 </item>
//    <item> SFDITEM_FIELD__PA_PA_OUTDR_OUTDR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PA_PA_BSR  --------------------------------
// SVD Line: 11800

unsigned int PA_PA_BSR __AT (0x3000001C);



// -------------------------------  Field Item: PA_PA_BSR_BSR9  -----------------------------------
// SVD Line: 11810

//  <item> SFDITEM_FIELD__PA_PA_BSR_BSR9
//    <name> BSR9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x3000001C) Port n Output Bit Set 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_BSR ) </loc>
//      <o.9..9> BSR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_BSR_BSR8  -----------------------------------
// SVD Line: 11816

//  <item> SFDITEM_FIELD__PA_PA_BSR_BSR8
//    <name> BSR8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x3000001C) Port n Output Bit Set 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_BSR ) </loc>
//      <o.8..8> BSR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_BSR_BSR7  -----------------------------------
// SVD Line: 11822

//  <item> SFDITEM_FIELD__PA_PA_BSR_BSR7
//    <name> BSR7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x3000001C) Port n Output Bit Set 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_BSR ) </loc>
//      <o.7..7> BSR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_BSR_BSR6  -----------------------------------
// SVD Line: 11828

//  <item> SFDITEM_FIELD__PA_PA_BSR_BSR6
//    <name> BSR6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x3000001C) Port n Output Bit Set 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_BSR ) </loc>
//      <o.6..6> BSR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_BSR_BSR5  -----------------------------------
// SVD Line: 11834

//  <item> SFDITEM_FIELD__PA_PA_BSR_BSR5
//    <name> BSR5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x3000001C) Port n Output Bit Set 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_BSR ) </loc>
//      <o.5..5> BSR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_BSR_BSR4  -----------------------------------
// SVD Line: 11840

//  <item> SFDITEM_FIELD__PA_PA_BSR_BSR4
//    <name> BSR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x3000001C) Port n Output Bit Set 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_BSR ) </loc>
//      <o.4..4> BSR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_BSR_BSR3  -----------------------------------
// SVD Line: 11846

//  <item> SFDITEM_FIELD__PA_PA_BSR_BSR3
//    <name> BSR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x3000001C) Port n Output Bit Set 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_BSR ) </loc>
//      <o.3..3> BSR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_BSR_BSR2  -----------------------------------
// SVD Line: 11852

//  <item> SFDITEM_FIELD__PA_PA_BSR_BSR2
//    <name> BSR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x3000001C) Port n Output Bit Set 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_BSR ) </loc>
//      <o.2..2> BSR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_BSR_BSR1  -----------------------------------
// SVD Line: 11858

//  <item> SFDITEM_FIELD__PA_PA_BSR_BSR1
//    <name> BSR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x3000001C) Port n Output Bit Set 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_BSR ) </loc>
//      <o.1..1> BSR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_BSR_BSR0  -----------------------------------
// SVD Line: 11864

//  <item> SFDITEM_FIELD__PA_PA_BSR_BSR0
//    <name> BSR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x3000001C) Port n Output Bit Set 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_BSR ) </loc>
//      <o.0..0> BSR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PA_PA_BSR  -----------------------------------
// SVD Line: 11800

//  <rtree> SFDITEM_REG__PA_PA_BSR
//    <name> PA_BSR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x3000001C) Port n Output Bit Set Register </i>
//    <loc> ( (unsigned int)((PA_PA_BSR >> 0) & 0xFFFFFFFF), ((PA_PA_BSR = (PA_PA_BSR & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PA_PA_BSR_BSR9 </item>
//    <item> SFDITEM_FIELD__PA_PA_BSR_BSR8 </item>
//    <item> SFDITEM_FIELD__PA_PA_BSR_BSR7 </item>
//    <item> SFDITEM_FIELD__PA_PA_BSR_BSR6 </item>
//    <item> SFDITEM_FIELD__PA_PA_BSR_BSR5 </item>
//    <item> SFDITEM_FIELD__PA_PA_BSR_BSR4 </item>
//    <item> SFDITEM_FIELD__PA_PA_BSR_BSR3 </item>
//    <item> SFDITEM_FIELD__PA_PA_BSR_BSR2 </item>
//    <item> SFDITEM_FIELD__PA_PA_BSR_BSR1 </item>
//    <item> SFDITEM_FIELD__PA_PA_BSR_BSR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PA_PA_BCR  --------------------------------
// SVD Line: 11872

unsigned int PA_PA_BCR __AT (0x30000020);



// -------------------------------  Field Item: PA_PA_BCR_BCR9  -----------------------------------
// SVD Line: 11882

//  <item> SFDITEM_FIELD__PA_PA_BCR_BCR9
//    <name> BCR9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x30000020) Port n Output Bit Clear 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_BCR ) </loc>
//      <o.9..9> BCR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_BCR_BCR8  -----------------------------------
// SVD Line: 11888

//  <item> SFDITEM_FIELD__PA_PA_BCR_BCR8
//    <name> BCR8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x30000020) Port n Output Bit Clear 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_BCR ) </loc>
//      <o.8..8> BCR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_BCR_BCR7  -----------------------------------
// SVD Line: 11894

//  <item> SFDITEM_FIELD__PA_PA_BCR_BCR7
//    <name> BCR7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x30000020) Port n Output Bit Clear 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_BCR ) </loc>
//      <o.7..7> BCR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_BCR_BCR6  -----------------------------------
// SVD Line: 11900

//  <item> SFDITEM_FIELD__PA_PA_BCR_BCR6
//    <name> BCR6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x30000020) Port n Output Bit Clear 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_BCR ) </loc>
//      <o.6..6> BCR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_BCR_BCR5  -----------------------------------
// SVD Line: 11906

//  <item> SFDITEM_FIELD__PA_PA_BCR_BCR5
//    <name> BCR5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x30000020) Port n Output Bit Clear 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_BCR ) </loc>
//      <o.5..5> BCR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_BCR_BCR4  -----------------------------------
// SVD Line: 11912

//  <item> SFDITEM_FIELD__PA_PA_BCR_BCR4
//    <name> BCR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x30000020) Port n Output Bit Clear 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_BCR ) </loc>
//      <o.4..4> BCR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_BCR_BCR3  -----------------------------------
// SVD Line: 11918

//  <item> SFDITEM_FIELD__PA_PA_BCR_BCR3
//    <name> BCR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x30000020) Port n Output Bit Clear 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_BCR ) </loc>
//      <o.3..3> BCR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_BCR_BCR2  -----------------------------------
// SVD Line: 11924

//  <item> SFDITEM_FIELD__PA_PA_BCR_BCR2
//    <name> BCR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x30000020) Port n Output Bit Clear 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_BCR ) </loc>
//      <o.2..2> BCR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_BCR_BCR1  -----------------------------------
// SVD Line: 11930

//  <item> SFDITEM_FIELD__PA_PA_BCR_BCR1
//    <name> BCR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x30000020) Port n Output Bit Clear 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_BCR ) </loc>
//      <o.1..1> BCR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PA_PA_BCR_BCR0  -----------------------------------
// SVD Line: 11936

//  <item> SFDITEM_FIELD__PA_PA_BCR_BCR0
//    <name> BCR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x30000020) Port n Output Bit Clear 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_BCR ) </loc>
//      <o.0..0> BCR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PA_PA_BCR  -----------------------------------
// SVD Line: 11872

//  <rtree> SFDITEM_REG__PA_PA_BCR
//    <name> PA_BCR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x30000020) Port n Output Bit Clear Register </i>
//    <loc> ( (unsigned int)((PA_PA_BCR >> 0) & 0xFFFFFFFF), ((PA_PA_BCR = (PA_PA_BCR & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PA_PA_BCR_BCR9 </item>
//    <item> SFDITEM_FIELD__PA_PA_BCR_BCR8 </item>
//    <item> SFDITEM_FIELD__PA_PA_BCR_BCR7 </item>
//    <item> SFDITEM_FIELD__PA_PA_BCR_BCR6 </item>
//    <item> SFDITEM_FIELD__PA_PA_BCR_BCR5 </item>
//    <item> SFDITEM_FIELD__PA_PA_BCR_BCR4 </item>
//    <item> SFDITEM_FIELD__PA_PA_BCR_BCR3 </item>
//    <item> SFDITEM_FIELD__PA_PA_BCR_BCR2 </item>
//    <item> SFDITEM_FIELD__PA_PA_BCR_BCR1 </item>
//    <item> SFDITEM_FIELD__PA_PA_BCR_BCR0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: PA_PA_OUTDMSK  ------------------------------
// SVD Line: 11944

unsigned int PA_PA_OUTDMSK __AT (0x30000024);



// ---------------------------  Field Item: PA_PA_OUTDMSK_OUTDMSK9  -------------------------------
// SVD Line: 11954

//  <item> SFDITEM_FIELD__PA_PA_OUTDMSK_OUTDMSK9
//    <name> OUTDMSK9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000024) Port n Output Data Mask 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_OUTDMSK ) </loc>
//      <o.9..9> OUTDMSK9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PA_PA_OUTDMSK_OUTDMSK8  -------------------------------
// SVD Line: 11960

//  <item> SFDITEM_FIELD__PA_PA_OUTDMSK_OUTDMSK8
//    <name> OUTDMSK8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000024) Port n Output Data Mask 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_OUTDMSK ) </loc>
//      <o.8..8> OUTDMSK8
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PA_PA_OUTDMSK_OUTDMSK7  -------------------------------
// SVD Line: 11966

//  <item> SFDITEM_FIELD__PA_PA_OUTDMSK_OUTDMSK7
//    <name> OUTDMSK7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000024) Port n Output Data Mask 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_OUTDMSK ) </loc>
//      <o.7..7> OUTDMSK7
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PA_PA_OUTDMSK_OUTDMSK6  -------------------------------
// SVD Line: 11972

//  <item> SFDITEM_FIELD__PA_PA_OUTDMSK_OUTDMSK6
//    <name> OUTDMSK6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000024) Port n Output Data Mask 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_OUTDMSK ) </loc>
//      <o.6..6> OUTDMSK6
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PA_PA_OUTDMSK_OUTDMSK5  -------------------------------
// SVD Line: 11978

//  <item> SFDITEM_FIELD__PA_PA_OUTDMSK_OUTDMSK5
//    <name> OUTDMSK5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000024) Port n Output Data Mask 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_OUTDMSK ) </loc>
//      <o.5..5> OUTDMSK5
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PA_PA_OUTDMSK_OUTDMSK4  -------------------------------
// SVD Line: 11984

//  <item> SFDITEM_FIELD__PA_PA_OUTDMSK_OUTDMSK4
//    <name> OUTDMSK4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000024) Port n Output Data Mask 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_OUTDMSK ) </loc>
//      <o.4..4> OUTDMSK4
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PA_PA_OUTDMSK_OUTDMSK3  -------------------------------
// SVD Line: 11990

//  <item> SFDITEM_FIELD__PA_PA_OUTDMSK_OUTDMSK3
//    <name> OUTDMSK3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000024) Port n Output Data Mask 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_OUTDMSK ) </loc>
//      <o.3..3> OUTDMSK3
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PA_PA_OUTDMSK_OUTDMSK2  -------------------------------
// SVD Line: 11996

//  <item> SFDITEM_FIELD__PA_PA_OUTDMSK_OUTDMSK2
//    <name> OUTDMSK2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000024) Port n Output Data Mask 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_OUTDMSK ) </loc>
//      <o.2..2> OUTDMSK2
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PA_PA_OUTDMSK_OUTDMSK1  -------------------------------
// SVD Line: 12002

//  <item> SFDITEM_FIELD__PA_PA_OUTDMSK_OUTDMSK1
//    <name> OUTDMSK1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000024) Port n Output Data Mask 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_OUTDMSK ) </loc>
//      <o.1..1> OUTDMSK1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PA_PA_OUTDMSK_OUTDMSK0  -------------------------------
// SVD Line: 12008

//  <item> SFDITEM_FIELD__PA_PA_OUTDMSK_OUTDMSK0
//    <name> OUTDMSK0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000024) Port n Output Data Mask 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_OUTDMSK ) </loc>
//      <o.0..0> OUTDMSK0
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: PA_PA_OUTDMSK  ---------------------------------
// SVD Line: 11944

//  <rtree> SFDITEM_REG__PA_PA_OUTDMSK
//    <name> PA_OUTDMSK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000024) Port n Output Data Mask Register </i>
//    <loc> ( (unsigned int)((PA_PA_OUTDMSK >> 0) & 0xFFFFFFFF), ((PA_PA_OUTDMSK = (PA_PA_OUTDMSK & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PA_PA_OUTDMSK_OUTDMSK9 </item>
//    <item> SFDITEM_FIELD__PA_PA_OUTDMSK_OUTDMSK8 </item>
//    <item> SFDITEM_FIELD__PA_PA_OUTDMSK_OUTDMSK7 </item>
//    <item> SFDITEM_FIELD__PA_PA_OUTDMSK_OUTDMSK6 </item>
//    <item> SFDITEM_FIELD__PA_PA_OUTDMSK_OUTDMSK5 </item>
//    <item> SFDITEM_FIELD__PA_PA_OUTDMSK_OUTDMSK4 </item>
//    <item> SFDITEM_FIELD__PA_PA_OUTDMSK_OUTDMSK3 </item>
//    <item> SFDITEM_FIELD__PA_PA_OUTDMSK_OUTDMSK2 </item>
//    <item> SFDITEM_FIELD__PA_PA_OUTDMSK_OUTDMSK1 </item>
//    <item> SFDITEM_FIELD__PA_PA_OUTDMSK_OUTDMSK0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PA_PA_DBCR  -------------------------------
// SVD Line: 12016

unsigned int PA_PA_DBCR __AT (0x30000028);



// ------------------------------  Field Item: PA_PA_DBCR_DBCLK  ----------------------------------
// SVD Line: 12026

//  <item> SFDITEM_FIELD__PA_PA_DBCR_DBCLK
//    <name> DBCLK </name>
//    <rw> 
//    <i> [Bits 18..16] RW (@ 0x30000028) Port n Debounce Filter Sampling Clock Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((PA_PA_DBCR >> 16) & 0x7), ((PA_PA_DBCR = (PA_PA_DBCR & ~(0x7UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_DBCR_DBEN9  ----------------------------------
// SVD Line: 12032

//  <item> SFDITEM_FIELD__PA_PA_DBCR_DBEN9
//    <name> DBEN9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000028) Port n Debounce Enable 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_DBCR ) </loc>
//      <o.9..9> DBEN9
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_DBCR_DBEN8  ----------------------------------
// SVD Line: 12038

//  <item> SFDITEM_FIELD__PA_PA_DBCR_DBEN8
//    <name> DBEN8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000028) Port n Debounce Enable 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_DBCR ) </loc>
//      <o.8..8> DBEN8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_DBCR_DBEN7  ----------------------------------
// SVD Line: 12044

//  <item> SFDITEM_FIELD__PA_PA_DBCR_DBEN7
//    <name> DBEN7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000028) Port n Debounce Enable 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_DBCR ) </loc>
//      <o.7..7> DBEN7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_DBCR_DBEN6  ----------------------------------
// SVD Line: 12050

//  <item> SFDITEM_FIELD__PA_PA_DBCR_DBEN6
//    <name> DBEN6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000028) Port n Debounce Enable 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_DBCR ) </loc>
//      <o.6..6> DBEN6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_DBCR_DBEN5  ----------------------------------
// SVD Line: 12056

//  <item> SFDITEM_FIELD__PA_PA_DBCR_DBEN5
//    <name> DBEN5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000028) Port n Debounce Enable 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_DBCR ) </loc>
//      <o.5..5> DBEN5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_DBCR_DBEN4  ----------------------------------
// SVD Line: 12062

//  <item> SFDITEM_FIELD__PA_PA_DBCR_DBEN4
//    <name> DBEN4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000028) Port n Debounce Enable 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_DBCR ) </loc>
//      <o.4..4> DBEN4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_DBCR_DBEN3  ----------------------------------
// SVD Line: 12068

//  <item> SFDITEM_FIELD__PA_PA_DBCR_DBEN3
//    <name> DBEN3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000028) Port n Debounce Enable 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_DBCR ) </loc>
//      <o.3..3> DBEN3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_DBCR_DBEN2  ----------------------------------
// SVD Line: 12074

//  <item> SFDITEM_FIELD__PA_PA_DBCR_DBEN2
//    <name> DBEN2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000028) Port n Debounce Enable 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_DBCR ) </loc>
//      <o.2..2> DBEN2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_DBCR_DBEN1  ----------------------------------
// SVD Line: 12080

//  <item> SFDITEM_FIELD__PA_PA_DBCR_DBEN1
//    <name> DBEN1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000028) Port n Debounce Enable 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_DBCR ) </loc>
//      <o.1..1> DBEN1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PA_PA_DBCR_DBEN0  ----------------------------------
// SVD Line: 12086

//  <item> SFDITEM_FIELD__PA_PA_DBCR_DBEN0
//    <name> DBEN0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000028) Port n Debounce Enable 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PA_PA_DBCR ) </loc>
//      <o.0..0> DBEN0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: PA_PA_DBCR  -----------------------------------
// SVD Line: 12016

//  <rtree> SFDITEM_REG__PA_PA_DBCR
//    <name> PA_DBCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000028) Port n Debounce Control Register </i>
//    <loc> ( (unsigned int)((PA_PA_DBCR >> 0) & 0xFFFFFFFF), ((PA_PA_DBCR = (PA_PA_DBCR & ~(0x703FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x703FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PA_PA_DBCR_DBCLK </item>
//    <item> SFDITEM_FIELD__PA_PA_DBCR_DBEN9 </item>
//    <item> SFDITEM_FIELD__PA_PA_DBCR_DBEN8 </item>
//    <item> SFDITEM_FIELD__PA_PA_DBCR_DBEN7 </item>
//    <item> SFDITEM_FIELD__PA_PA_DBCR_DBEN6 </item>
//    <item> SFDITEM_FIELD__PA_PA_DBCR_DBEN5 </item>
//    <item> SFDITEM_FIELD__PA_PA_DBCR_DBEN4 </item>
//    <item> SFDITEM_FIELD__PA_PA_DBCR_DBEN3 </item>
//    <item> SFDITEM_FIELD__PA_PA_DBCR_DBEN2 </item>
//    <item> SFDITEM_FIELD__PA_PA_DBCR_DBEN1 </item>
//    <item> SFDITEM_FIELD__PA_PA_DBCR_DBEN0 </item>
//  </rtree>
//  


// -----------------------------------  Peripheral View: PA  --------------------------------------
// SVD Line: 11342

//  <view> PA
//    <name> PA </name>
//    <item> SFDITEM_REG__PA_MOD </item>
//    <item> SFDITEM_REG__PA_TYP </item>
//    <item> SFDITEM_REG__PA_AFSR1 </item>
//    <item> SFDITEM_REG__PA_AFSR2 </item>
//    <item> SFDITEM_REG__PA_PUPD </item>
//    <item> SFDITEM_REG__PA_INDR </item>
//    <item> SFDITEM_REG__PA_OUTDR </item>
//    <item> SFDITEM_REG__PA_BSR </item>
//    <item> SFDITEM_REG__PA_BCR </item>
//    <item> SFDITEM_REG__PA_OUTDMSK </item>
//    <item> SFDITEM_REG__PA_DBCR </item>
//    <item> SFDITEM_REG__PA_PA_MOD </item>
//    <item> SFDITEM_REG__PA_PA_TYP </item>
//    <item> SFDITEM_REG__PA_PA_AFSR1 </item>
//    <item> SFDITEM_REG__PA_PA_AFSR2 </item>
//    <item> SFDITEM_REG__PA_PA_PUPD </item>
//    <item> SFDITEM_REG__PA_PA_INDR </item>
//    <item> SFDITEM_REG__PA_PA_OUTDR </item>
//    <item> SFDITEM_REG__PA_PA_BSR </item>
//    <item> SFDITEM_REG__PA_PA_BCR </item>
//    <item> SFDITEM_REG__PA_PA_OUTDMSK </item>
//    <item> SFDITEM_REG__PA_PA_DBCR </item>
//  </view>
//  


// ------------------------------  Register Item Address: PB_MOD  ---------------------------------
// SVD Line: 8657

unsigned int PB_MOD __AT (0x30000100);



// --------------------------------  Field Item: PB_MOD_MODE12  -----------------------------------
// SVD Line: 8666

//  <item> SFDITEM_FIELD__PB_MOD_MODE12
//    <name> MODE12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x30000100) \nPort n Mode Selection 12\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_MOD ) </loc>
//      <o.25..24> MODE12
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_MOD_MODE11  -----------------------------------
// SVD Line: 8689

//  <item> SFDITEM_FIELD__PB_MOD_MODE11
//    <name> MODE11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x30000100) \nPort n Mode Selection 11\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_MOD ) </loc>
//      <o.23..22> MODE11
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_MOD_MODE10  -----------------------------------
// SVD Line: 8712

//  <item> SFDITEM_FIELD__PB_MOD_MODE10
//    <name> MODE10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x30000100) \nPort n Mode Selection 10\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_MOD ) </loc>
//      <o.21..20> MODE10
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_MOD_MODE9  ------------------------------------
// SVD Line: 8735

//  <item> SFDITEM_FIELD__PB_MOD_MODE9
//    <name> MODE9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x30000100) \nPort n Mode Selection 9\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_MOD ) </loc>
//      <o.19..18> MODE9
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_MOD_MODE8  ------------------------------------
// SVD Line: 8758

//  <item> SFDITEM_FIELD__PB_MOD_MODE8
//    <name> MODE8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x30000100) \nPort n Mode Selection 8\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_MOD ) </loc>
//      <o.17..16> MODE8
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_MOD_MODE7  ------------------------------------
// SVD Line: 8781

//  <item> SFDITEM_FIELD__PB_MOD_MODE7
//    <name> MODE7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x30000100) \nPort n Mode Selection 7\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_MOD ) </loc>
//      <o.15..14> MODE7
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_MOD_MODE6  ------------------------------------
// SVD Line: 8804

//  <item> SFDITEM_FIELD__PB_MOD_MODE6
//    <name> MODE6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x30000100) \nPort n Mode Selection 6\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_MOD ) </loc>
//      <o.13..12> MODE6
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_MOD_MODE5  ------------------------------------
// SVD Line: 8827

//  <item> SFDITEM_FIELD__PB_MOD_MODE5
//    <name> MODE5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x30000100) \nPort n Mode Selection 5\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_MOD ) </loc>
//      <o.11..10> MODE5
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_MOD_MODE4  ------------------------------------
// SVD Line: 8850

//  <item> SFDITEM_FIELD__PB_MOD_MODE4
//    <name> MODE4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x30000100) \nPort n Mode Selection 4\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_MOD ) </loc>
//      <o.9..8> MODE4
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_MOD_MODE3  ------------------------------------
// SVD Line: 8873

//  <item> SFDITEM_FIELD__PB_MOD_MODE3
//    <name> MODE3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x30000100) \nPort n Mode Selection 3\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_MOD ) </loc>
//      <o.7..6> MODE3
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_MOD_MODE2  ------------------------------------
// SVD Line: 8896

//  <item> SFDITEM_FIELD__PB_MOD_MODE2
//    <name> MODE2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x30000100) \nPort n Mode Selection 2\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_MOD ) </loc>
//      <o.5..4> MODE2
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_MOD_MODE1  ------------------------------------
// SVD Line: 8919

//  <item> SFDITEM_FIELD__PB_MOD_MODE1
//    <name> MODE1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x30000100) \nPort n Mode Selection 1\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_MOD ) </loc>
//      <o.3..2> MODE1
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_MOD_MODE0  ------------------------------------
// SVD Line: 8942

//  <item> SFDITEM_FIELD__PB_MOD_MODE0
//    <name> MODE0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x30000100) \nPort n Mode Selection 0\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_MOD ) </loc>
//      <o.1..0> MODE0
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PB_MOD  -------------------------------------
// SVD Line: 8657

//  <rtree> SFDITEM_REG__PB_MOD
//    <name> MOD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000100) Port n Mode Register </i>
//    <loc> ( (unsigned int)((PB_MOD >> 0) & 0xFFFFFFFF), ((PB_MOD = (PB_MOD & ~(0x3FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PB_MOD_MODE12 </item>
//    <item> SFDITEM_FIELD__PB_MOD_MODE11 </item>
//    <item> SFDITEM_FIELD__PB_MOD_MODE10 </item>
//    <item> SFDITEM_FIELD__PB_MOD_MODE9 </item>
//    <item> SFDITEM_FIELD__PB_MOD_MODE8 </item>
//    <item> SFDITEM_FIELD__PB_MOD_MODE7 </item>
//    <item> SFDITEM_FIELD__PB_MOD_MODE6 </item>
//    <item> SFDITEM_FIELD__PB_MOD_MODE5 </item>
//    <item> SFDITEM_FIELD__PB_MOD_MODE4 </item>
//    <item> SFDITEM_FIELD__PB_MOD_MODE3 </item>
//    <item> SFDITEM_FIELD__PB_MOD_MODE2 </item>
//    <item> SFDITEM_FIELD__PB_MOD_MODE1 </item>
//    <item> SFDITEM_FIELD__PB_MOD_MODE0 </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: PB_TYP  ---------------------------------
// SVD Line: 8967

unsigned int PB_TYP __AT (0x30000104);



// --------------------------------  Field Item: PB_TYP_TYP12  ------------------------------------
// SVD Line: 8976

//  <item> SFDITEM_FIELD__PB_TYP_TYP12
//    <name> TYP12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000104) \nPort n Output Type Selection 12\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_TYP ) </loc>
//      <o.12..12> TYP12
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_TYP_TYP11  ------------------------------------
// SVD Line: 8994

//  <item> SFDITEM_FIELD__PB_TYP_TYP11
//    <name> TYP11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000104) \nPort n Output Type Selection 11\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_TYP ) </loc>
//      <o.11..11> TYP11
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_TYP_TYP10  ------------------------------------
// SVD Line: 9012

//  <item> SFDITEM_FIELD__PB_TYP_TYP10
//    <name> TYP10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000104) \nPort n Output Type Selection 10\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_TYP ) </loc>
//      <o.10..10> TYP10
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_TYP_TYP9  ------------------------------------
// SVD Line: 9030

//  <item> SFDITEM_FIELD__PB_TYP_TYP9
//    <name> TYP9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000104) \nPort n Output Type Selection 9\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_TYP ) </loc>
//      <o.9..9> TYP9
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_TYP_TYP8  ------------------------------------
// SVD Line: 9048

//  <item> SFDITEM_FIELD__PB_TYP_TYP8
//    <name> TYP8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000104) \nPort n Output Type Selection 8\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_TYP ) </loc>
//      <o.8..8> TYP8
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_TYP_TYP7  ------------------------------------
// SVD Line: 9066

//  <item> SFDITEM_FIELD__PB_TYP_TYP7
//    <name> TYP7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000104) \nPort n Output Type Selection 7\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_TYP ) </loc>
//      <o.7..7> TYP7
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_TYP_TYP6  ------------------------------------
// SVD Line: 9084

//  <item> SFDITEM_FIELD__PB_TYP_TYP6
//    <name> TYP6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000104) \nPort n Output Type Selection 6\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_TYP ) </loc>
//      <o.6..6> TYP6
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_TYP_TYP5  ------------------------------------
// SVD Line: 9102

//  <item> SFDITEM_FIELD__PB_TYP_TYP5
//    <name> TYP5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000104) Port n Output Type Selection 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_TYP ) </loc>
//      <o.5..5> TYP5
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: PB_TYP_TYP4  ------------------------------------
// SVD Line: 9108

//  <item> SFDITEM_FIELD__PB_TYP_TYP4
//    <name> TYP4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000104) \nPort n Output Type Selection 4\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_TYP ) </loc>
//      <o.4..4> TYP4
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_TYP_TYP3  ------------------------------------
// SVD Line: 9126

//  <item> SFDITEM_FIELD__PB_TYP_TYP3
//    <name> TYP3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000104) \nPort n Output Type Selection 3\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_TYP ) </loc>
//      <o.3..3> TYP3
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_TYP_TYP2  ------------------------------------
// SVD Line: 9144

//  <item> SFDITEM_FIELD__PB_TYP_TYP2
//    <name> TYP2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000104) \nPort n Output Type Selection 2\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_TYP ) </loc>
//      <o.2..2> TYP2
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_TYP_TYP1  ------------------------------------
// SVD Line: 9162

//  <item> SFDITEM_FIELD__PB_TYP_TYP1
//    <name> TYP1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000104) \nPort n Output Type Selection 1\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_TYP ) </loc>
//      <o.1..1> TYP1
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_TYP_TYP0  ------------------------------------
// SVD Line: 9180

//  <item> SFDITEM_FIELD__PB_TYP_TYP0
//    <name> TYP0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000104) \nPort n Output Type Selection 0\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_TYP ) </loc>
//      <o.0..0> TYP0
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PB_TYP  -------------------------------------
// SVD Line: 8967

//  <rtree> SFDITEM_REG__PB_TYP
//    <name> TYP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000104) Port n Output Type Selection Register </i>
//    <loc> ( (unsigned int)((PB_TYP >> 0) & 0xFFFFFFFF), ((PB_TYP = (PB_TYP & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PB_TYP_TYP12 </item>
//    <item> SFDITEM_FIELD__PB_TYP_TYP11 </item>
//    <item> SFDITEM_FIELD__PB_TYP_TYP10 </item>
//    <item> SFDITEM_FIELD__PB_TYP_TYP9 </item>
//    <item> SFDITEM_FIELD__PB_TYP_TYP8 </item>
//    <item> SFDITEM_FIELD__PB_TYP_TYP7 </item>
//    <item> SFDITEM_FIELD__PB_TYP_TYP6 </item>
//    <item> SFDITEM_FIELD__PB_TYP_TYP5 </item>
//    <item> SFDITEM_FIELD__PB_TYP_TYP4 </item>
//    <item> SFDITEM_FIELD__PB_TYP_TYP3 </item>
//    <item> SFDITEM_FIELD__PB_TYP_TYP2 </item>
//    <item> SFDITEM_FIELD__PB_TYP_TYP1 </item>
//    <item> SFDITEM_FIELD__PB_TYP_TYP0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PB_AFSR1  --------------------------------
// SVD Line: 9200

unsigned int PB_AFSR1 __AT (0x30000108);



// -------------------------------  Field Item: PB_AFSR1_AFSR7  -----------------------------------
// SVD Line: 9209

//  <item> SFDITEM_FIELD__PB_AFSR1_AFSR7
//    <name> AFSR7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x30000108) \nPort n Alternative Function Selection 7\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_AFSR1 ) </loc>
//      <o.31..28> AFSR7
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PB_AFSR1_AFSR6  -----------------------------------
// SVD Line: 9257

//  <item> SFDITEM_FIELD__PB_AFSR1_AFSR6
//    <name> AFSR6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x30000108) \nPort n Alternative Function Selection 6\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_AFSR1 ) </loc>
//      <o.27..24> AFSR6
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PB_AFSR1_AFSR5  -----------------------------------
// SVD Line: 9305

//  <item> SFDITEM_FIELD__PB_AFSR1_AFSR5
//    <name> AFSR5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x30000108) \nPort n Alternative Function Selection 5\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_AFSR1 ) </loc>
//      <o.23..20> AFSR5
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PB_AFSR1_AFSR4  -----------------------------------
// SVD Line: 9353

//  <item> SFDITEM_FIELD__PB_AFSR1_AFSR4
//    <name> AFSR4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x30000108) \nPort n Alternative Function Selection 4\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_AFSR1 ) </loc>
//      <o.19..16> AFSR4
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PB_AFSR1_AFSR3  -----------------------------------
// SVD Line: 9401

//  <item> SFDITEM_FIELD__PB_AFSR1_AFSR3
//    <name> AFSR3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x30000108) \nPort n Alternative Function Selection 3\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_AFSR1 ) </loc>
//      <o.15..12> AFSR3
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PB_AFSR1_AFSR2  -----------------------------------
// SVD Line: 9449

//  <item> SFDITEM_FIELD__PB_AFSR1_AFSR2
//    <name> AFSR2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x30000108) \nPort n Alternative Function Selection 2\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_AFSR1 ) </loc>
//      <o.11..8> AFSR2
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PB_AFSR1_AFSR1  -----------------------------------
// SVD Line: 9497

//  <item> SFDITEM_FIELD__PB_AFSR1_AFSR1
//    <name> AFSR1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x30000108) \nPort n Alternative Function Selection 1\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_AFSR1 ) </loc>
//      <o.7..4> AFSR1
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PB_AFSR1_AFSR0  -----------------------------------
// SVD Line: 9545

//  <item> SFDITEM_FIELD__PB_AFSR1_AFSR0
//    <name> AFSR0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x30000108) \nPort n Alternative Function Selection 0\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_AFSR1 ) </loc>
//      <o.3..0> AFSR0
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: PB_AFSR1  ------------------------------------
// SVD Line: 9200

//  <rtree> SFDITEM_REG__PB_AFSR1
//    <name> AFSR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000108) Port n Alternative Function Selection Register 1 </i>
//    <loc> ( (unsigned int)((PB_AFSR1 >> 0) & 0xFFFFFFFF), ((PB_AFSR1 = (PB_AFSR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PB_AFSR1_AFSR7 </item>
//    <item> SFDITEM_FIELD__PB_AFSR1_AFSR6 </item>
//    <item> SFDITEM_FIELD__PB_AFSR1_AFSR5 </item>
//    <item> SFDITEM_FIELD__PB_AFSR1_AFSR4 </item>
//    <item> SFDITEM_FIELD__PB_AFSR1_AFSR3 </item>
//    <item> SFDITEM_FIELD__PB_AFSR1_AFSR2 </item>
//    <item> SFDITEM_FIELD__PB_AFSR1_AFSR1 </item>
//    <item> SFDITEM_FIELD__PB_AFSR1_AFSR0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PB_AFSR2  --------------------------------
// SVD Line: 9595

unsigned int PB_AFSR2 __AT (0x3000010C);



// -------------------------------  Field Item: PB_AFSR2_AFSR12  ----------------------------------
// SVD Line: 9604

//  <item> SFDITEM_FIELD__PB_AFSR2_AFSR12
//    <name> AFSR12 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x3000010C) \nPort n Alternative Function Selection 12\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_AFSR2 ) </loc>
//      <o.19..16> AFSR12
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PB_AFSR2_AFSR11  ----------------------------------
// SVD Line: 9652

//  <item> SFDITEM_FIELD__PB_AFSR2_AFSR11
//    <name> AFSR11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x3000010C) \nPort n Alternative Function Selection 11\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_AFSR2 ) </loc>
//      <o.15..12> AFSR11
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PB_AFSR2_AFSR10  ----------------------------------
// SVD Line: 9700

//  <item> SFDITEM_FIELD__PB_AFSR2_AFSR10
//    <name> AFSR10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x3000010C) \nPort n Alternative Function Selection 10\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_AFSR2 ) </loc>
//      <o.11..8> AFSR10
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PB_AFSR2_AFSR9  -----------------------------------
// SVD Line: 9748

//  <item> SFDITEM_FIELD__PB_AFSR2_AFSR9
//    <name> AFSR9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x3000010C) \nPort n Alternative Function Selection 9\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_AFSR2 ) </loc>
//      <o.7..4> AFSR9
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PB_AFSR2_AFSR8  -----------------------------------
// SVD Line: 9796

//  <item> SFDITEM_FIELD__PB_AFSR2_AFSR8
//    <name> AFSR8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x3000010C) \nPort n Alternative Function Selection 8\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_AFSR2 ) </loc>
//      <o.3..0> AFSR8
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: PB_AFSR2  ------------------------------------
// SVD Line: 9595

//  <rtree> SFDITEM_REG__PB_AFSR2
//    <name> AFSR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x3000010C) Port n Alternative Function Selection Register 2 </i>
//    <loc> ( (unsigned int)((PB_AFSR2 >> 0) & 0xFFFFFFFF), ((PB_AFSR2 = (PB_AFSR2 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PB_AFSR2_AFSR12 </item>
//    <item> SFDITEM_FIELD__PB_AFSR2_AFSR11 </item>
//    <item> SFDITEM_FIELD__PB_AFSR2_AFSR10 </item>
//    <item> SFDITEM_FIELD__PB_AFSR2_AFSR9 </item>
//    <item> SFDITEM_FIELD__PB_AFSR2_AFSR8 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PB_PUPD  ---------------------------------
// SVD Line: 9846

unsigned int PB_PUPD __AT (0x30000110);



// -------------------------------  Field Item: PB_PUPD_PUPD12  -----------------------------------
// SVD Line: 9855

//  <item> SFDITEM_FIELD__PB_PUPD_PUPD12
//    <name> PUPD12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x30000110) \nPort n Pull-Up/Down Resistor Selection 12\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_PUPD ) </loc>
//      <o.25..24> PUPD12
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PB_PUPD_PUPD11  -----------------------------------
// SVD Line: 9878

//  <item> SFDITEM_FIELD__PB_PUPD_PUPD11
//    <name> PUPD11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x30000110) \nPort n Pull-Up/Down Resistor Selection 11\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_PUPD ) </loc>
//      <o.23..22> PUPD11
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PB_PUPD_PUPD10  -----------------------------------
// SVD Line: 9901

//  <item> SFDITEM_FIELD__PB_PUPD_PUPD10
//    <name> PUPD10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x30000110) \nPort n Pull-Up/Down Resistor Selection 10\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_PUPD ) </loc>
//      <o.21..20> PUPD10
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_PUPD_PUPD9  -----------------------------------
// SVD Line: 9924

//  <item> SFDITEM_FIELD__PB_PUPD_PUPD9
//    <name> PUPD9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x30000110) \nPort n Pull-Up/Down Resistor Selection 9\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_PUPD ) </loc>
//      <o.19..18> PUPD9
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_PUPD_PUPD8  -----------------------------------
// SVD Line: 9947

//  <item> SFDITEM_FIELD__PB_PUPD_PUPD8
//    <name> PUPD8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x30000110) \nPort n Pull-Up/Down Resistor Selection 8\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_PUPD ) </loc>
//      <o.17..16> PUPD8
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_PUPD_PUPD7  -----------------------------------
// SVD Line: 9970

//  <item> SFDITEM_FIELD__PB_PUPD_PUPD7
//    <name> PUPD7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x30000110) \nPort n Pull-Up/Down Resistor Selection 7\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_PUPD ) </loc>
//      <o.15..14> PUPD7
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_PUPD_PUPD6  -----------------------------------
// SVD Line: 9993

//  <item> SFDITEM_FIELD__PB_PUPD_PUPD6
//    <name> PUPD6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x30000110) \nPort n Pull-Up/Down Resistor Selection 6\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_PUPD ) </loc>
//      <o.13..12> PUPD6
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_PUPD_PUPD5  -----------------------------------
// SVD Line: 10016

//  <item> SFDITEM_FIELD__PB_PUPD_PUPD5
//    <name> PUPD5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x30000110) \nPort n Pull-Up/Down Resistor Selection 5\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_PUPD ) </loc>
//      <o.11..10> PUPD5
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_PUPD_PUPD4  -----------------------------------
// SVD Line: 10039

//  <item> SFDITEM_FIELD__PB_PUPD_PUPD4
//    <name> PUPD4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x30000110) \nPort n Pull-Up/Down Resistor Selection 4\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_PUPD ) </loc>
//      <o.9..8> PUPD4
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_PUPD_PUPD3  -----------------------------------
// SVD Line: 10062

//  <item> SFDITEM_FIELD__PB_PUPD_PUPD3
//    <name> PUPD3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x30000110) \nPort n Pull-Up/Down Resistor Selection 3\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_PUPD ) </loc>
//      <o.7..6> PUPD3
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_PUPD_PUPD2  -----------------------------------
// SVD Line: 10085

//  <item> SFDITEM_FIELD__PB_PUPD_PUPD2
//    <name> PUPD2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x30000110) \nPort n Pull-Up/Down Resistor Selection 2\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_PUPD ) </loc>
//      <o.5..4> PUPD2
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_PUPD_PUPD1  -----------------------------------
// SVD Line: 10108

//  <item> SFDITEM_FIELD__PB_PUPD_PUPD1
//    <name> PUPD1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x30000110) \nPort n Pull-Up/Down Resistor Selection 1\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_PUPD ) </loc>
//      <o.3..2> PUPD1
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_PUPD_PUPD0  -----------------------------------
// SVD Line: 10131

//  <item> SFDITEM_FIELD__PB_PUPD_PUPD0
//    <name> PUPD0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x30000110) \nPort n Pull-Up/Down Resistor Selection 0\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_PUPD ) </loc>
//      <o.1..0> PUPD0
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PB_PUPD  ------------------------------------
// SVD Line: 9846

//  <rtree> SFDITEM_REG__PB_PUPD
//    <name> PUPD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000110) Port n Pull-Up/Down Resistor Selection Register </i>
//    <loc> ( (unsigned int)((PB_PUPD >> 0) & 0xFFFFFFFF), ((PB_PUPD = (PB_PUPD & ~(0x3FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PB_PUPD_PUPD12 </item>
//    <item> SFDITEM_FIELD__PB_PUPD_PUPD11 </item>
//    <item> SFDITEM_FIELD__PB_PUPD_PUPD10 </item>
//    <item> SFDITEM_FIELD__PB_PUPD_PUPD9 </item>
//    <item> SFDITEM_FIELD__PB_PUPD_PUPD8 </item>
//    <item> SFDITEM_FIELD__PB_PUPD_PUPD7 </item>
//    <item> SFDITEM_FIELD__PB_PUPD_PUPD6 </item>
//    <item> SFDITEM_FIELD__PB_PUPD_PUPD5 </item>
//    <item> SFDITEM_FIELD__PB_PUPD_PUPD4 </item>
//    <item> SFDITEM_FIELD__PB_PUPD_PUPD3 </item>
//    <item> SFDITEM_FIELD__PB_PUPD_PUPD2 </item>
//    <item> SFDITEM_FIELD__PB_PUPD_PUPD1 </item>
//    <item> SFDITEM_FIELD__PB_PUPD_PUPD0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PB_INDR  ---------------------------------
// SVD Line: 10156

unsigned int PB_INDR __AT (0x30000114);



// -------------------------------  Field Item: PB_INDR_INDR12  -----------------------------------
// SVD Line: 10165

//  <item> SFDITEM_FIELD__PB_INDR_INDR12
//    <name> INDR12 </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x30000114) Port n Input Data 12 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_INDR ) </loc>
//      <o.12..12> INDR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_INDR_INDR11  -----------------------------------
// SVD Line: 10171

//  <item> SFDITEM_FIELD__PB_INDR_INDR11
//    <name> INDR11 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x30000114) Port n Input Data 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_INDR ) </loc>
//      <o.11..11> INDR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_INDR_INDR10  -----------------------------------
// SVD Line: 10177

//  <item> SFDITEM_FIELD__PB_INDR_INDR10
//    <name> INDR10 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x30000114) Port n Input Data 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_INDR ) </loc>
//      <o.10..10> INDR10
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PB_INDR_INDR9  -----------------------------------
// SVD Line: 10183

//  <item> SFDITEM_FIELD__PB_INDR_INDR9
//    <name> INDR9 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x30000114) Port n Input Data 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_INDR ) </loc>
//      <o.9..9> INDR9
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PB_INDR_INDR8  -----------------------------------
// SVD Line: 10189

//  <item> SFDITEM_FIELD__PB_INDR_INDR8
//    <name> INDR8 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x30000114) Port n Input Data 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_INDR ) </loc>
//      <o.8..8> INDR8
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PB_INDR_INDR7  -----------------------------------
// SVD Line: 10195

//  <item> SFDITEM_FIELD__PB_INDR_INDR7
//    <name> INDR7 </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x30000114) Port n Input Data 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_INDR ) </loc>
//      <o.7..7> INDR7
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PB_INDR_INDR6  -----------------------------------
// SVD Line: 10201

//  <item> SFDITEM_FIELD__PB_INDR_INDR6
//    <name> INDR6 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x30000114) Port n Input Data 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_INDR ) </loc>
//      <o.6..6> INDR6
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PB_INDR_INDR5  -----------------------------------
// SVD Line: 10207

//  <item> SFDITEM_FIELD__PB_INDR_INDR5
//    <name> INDR5 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x30000114) Port n Input Data 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_INDR ) </loc>
//      <o.5..5> INDR5
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PB_INDR_INDR4  -----------------------------------
// SVD Line: 10213

//  <item> SFDITEM_FIELD__PB_INDR_INDR4
//    <name> INDR4 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x30000114) Port n Input Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_INDR ) </loc>
//      <o.4..4> INDR4
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PB_INDR_INDR3  -----------------------------------
// SVD Line: 10219

//  <item> SFDITEM_FIELD__PB_INDR_INDR3
//    <name> INDR3 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x30000114) Port n Input Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_INDR ) </loc>
//      <o.3..3> INDR3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PB_INDR_INDR2  -----------------------------------
// SVD Line: 10225

//  <item> SFDITEM_FIELD__PB_INDR_INDR2
//    <name> INDR2 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x30000114) Port n Input Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_INDR ) </loc>
//      <o.2..2> INDR2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PB_INDR_INDR1  -----------------------------------
// SVD Line: 10231

//  <item> SFDITEM_FIELD__PB_INDR_INDR1
//    <name> INDR1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x30000114) Port n Input Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_INDR ) </loc>
//      <o.1..1> INDR1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PB_INDR_INDR0  -----------------------------------
// SVD Line: 10237

//  <item> SFDITEM_FIELD__PB_INDR_INDR0
//    <name> INDR0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x30000114) Port n Input Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_INDR ) </loc>
//      <o.0..0> INDR0
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: PB_INDR  ------------------------------------
// SVD Line: 10156

//  <rtree> SFDITEM_REG__PB_INDR
//    <name> INDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x30000114) Port n Input Data Register </i>
//    <loc> ( (unsigned int)((PB_INDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__PB_INDR_INDR12 </item>
//    <item> SFDITEM_FIELD__PB_INDR_INDR11 </item>
//    <item> SFDITEM_FIELD__PB_INDR_INDR10 </item>
//    <item> SFDITEM_FIELD__PB_INDR_INDR9 </item>
//    <item> SFDITEM_FIELD__PB_INDR_INDR8 </item>
//    <item> SFDITEM_FIELD__PB_INDR_INDR7 </item>
//    <item> SFDITEM_FIELD__PB_INDR_INDR6 </item>
//    <item> SFDITEM_FIELD__PB_INDR_INDR5 </item>
//    <item> SFDITEM_FIELD__PB_INDR_INDR4 </item>
//    <item> SFDITEM_FIELD__PB_INDR_INDR3 </item>
//    <item> SFDITEM_FIELD__PB_INDR_INDR2 </item>
//    <item> SFDITEM_FIELD__PB_INDR_INDR1 </item>
//    <item> SFDITEM_FIELD__PB_INDR_INDR0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PB_OUTDR  --------------------------------
// SVD Line: 10245

unsigned int PB_OUTDR __AT (0x30000118);



// ------------------------------  Field Item: PB_OUTDR_OUTDR12  ----------------------------------
// SVD Line: 10254

//  <item> SFDITEM_FIELD__PB_OUTDR_OUTDR12
//    <name> OUTDR12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000118) Port n Output Data 12 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_OUTDR ) </loc>
//      <o.12..12> OUTDR12
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_OUTDR_OUTDR11  ----------------------------------
// SVD Line: 10260

//  <item> SFDITEM_FIELD__PB_OUTDR_OUTDR11
//    <name> OUTDR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000118) Port n Output Data 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_OUTDR ) </loc>
//      <o.11..11> OUTDR11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_OUTDR_OUTDR10  ----------------------------------
// SVD Line: 10266

//  <item> SFDITEM_FIELD__PB_OUTDR_OUTDR10
//    <name> OUTDR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000118) Port n Output Data 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_OUTDR ) </loc>
//      <o.10..10> OUTDR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_OUTDR_OUTDR9  ----------------------------------
// SVD Line: 10272

//  <item> SFDITEM_FIELD__PB_OUTDR_OUTDR9
//    <name> OUTDR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000118) Port n Output Data 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_OUTDR ) </loc>
//      <o.9..9> OUTDR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_OUTDR_OUTDR8  ----------------------------------
// SVD Line: 10278

//  <item> SFDITEM_FIELD__PB_OUTDR_OUTDR8
//    <name> OUTDR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000118) Port n Output Data 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_OUTDR ) </loc>
//      <o.8..8> OUTDR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_OUTDR_OUTDR7  ----------------------------------
// SVD Line: 10284

//  <item> SFDITEM_FIELD__PB_OUTDR_OUTDR7
//    <name> OUTDR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000118) Port n Output Data 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_OUTDR ) </loc>
//      <o.7..7> OUTDR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_OUTDR_OUTDR6  ----------------------------------
// SVD Line: 10290

//  <item> SFDITEM_FIELD__PB_OUTDR_OUTDR6
//    <name> OUTDR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000118) Port n Output Data 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_OUTDR ) </loc>
//      <o.6..6> OUTDR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_OUTDR_OUTDR5  ----------------------------------
// SVD Line: 10296

//  <item> SFDITEM_FIELD__PB_OUTDR_OUTDR5
//    <name> OUTDR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000118) Port n Output Data 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_OUTDR ) </loc>
//      <o.5..5> OUTDR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_OUTDR_OUTDR4  ----------------------------------
// SVD Line: 10302

//  <item> SFDITEM_FIELD__PB_OUTDR_OUTDR4
//    <name> OUTDR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000118) Port n Output Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_OUTDR ) </loc>
//      <o.4..4> OUTDR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_OUTDR_OUTDR3  ----------------------------------
// SVD Line: 10308

//  <item> SFDITEM_FIELD__PB_OUTDR_OUTDR3
//    <name> OUTDR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000118) Port n Output Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_OUTDR ) </loc>
//      <o.3..3> OUTDR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_OUTDR_OUTDR2  ----------------------------------
// SVD Line: 10314

//  <item> SFDITEM_FIELD__PB_OUTDR_OUTDR2
//    <name> OUTDR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000118) Port n Output Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_OUTDR ) </loc>
//      <o.2..2> OUTDR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_OUTDR_OUTDR1  ----------------------------------
// SVD Line: 10320

//  <item> SFDITEM_FIELD__PB_OUTDR_OUTDR1
//    <name> OUTDR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000118) Port n Output Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_OUTDR ) </loc>
//      <o.1..1> OUTDR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_OUTDR_OUTDR0  ----------------------------------
// SVD Line: 10326

//  <item> SFDITEM_FIELD__PB_OUTDR_OUTDR0
//    <name> OUTDR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000118) Port n Output Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_OUTDR ) </loc>
//      <o.0..0> OUTDR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PB_OUTDR  ------------------------------------
// SVD Line: 10245

//  <rtree> SFDITEM_REG__PB_OUTDR
//    <name> OUTDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000118) Port n Output Data Register </i>
//    <loc> ( (unsigned int)((PB_OUTDR >> 0) & 0xFFFFFFFF), ((PB_OUTDR = (PB_OUTDR & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PB_OUTDR_OUTDR12 </item>
//    <item> SFDITEM_FIELD__PB_OUTDR_OUTDR11 </item>
//    <item> SFDITEM_FIELD__PB_OUTDR_OUTDR10 </item>
//    <item> SFDITEM_FIELD__PB_OUTDR_OUTDR9 </item>
//    <item> SFDITEM_FIELD__PB_OUTDR_OUTDR8 </item>
//    <item> SFDITEM_FIELD__PB_OUTDR_OUTDR7 </item>
//    <item> SFDITEM_FIELD__PB_OUTDR_OUTDR6 </item>
//    <item> SFDITEM_FIELD__PB_OUTDR_OUTDR5 </item>
//    <item> SFDITEM_FIELD__PB_OUTDR_OUTDR4 </item>
//    <item> SFDITEM_FIELD__PB_OUTDR_OUTDR3 </item>
//    <item> SFDITEM_FIELD__PB_OUTDR_OUTDR2 </item>
//    <item> SFDITEM_FIELD__PB_OUTDR_OUTDR1 </item>
//    <item> SFDITEM_FIELD__PB_OUTDR_OUTDR0 </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: PB_BSR  ---------------------------------
// SVD Line: 10334

unsigned int PB_BSR __AT (0x3000011C);



// --------------------------------  Field Item: PB_BSR_BSR12  ------------------------------------
// SVD Line: 10343

//  <item> SFDITEM_FIELD__PB_BSR_BSR12
//    <name> BSR12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x3000011C) \nPort n Output Bit Set 12\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BSR ) </loc>
//      <o.12..12> BSR12
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_BSR_BSR11  ------------------------------------
// SVD Line: 10361

//  <item> SFDITEM_FIELD__PB_BSR_BSR11
//    <name> BSR11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x3000011C) \nPort n Output Bit Set 11\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BSR ) </loc>
//      <o.11..11> BSR11
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_BSR_BSR10  ------------------------------------
// SVD Line: 10379

//  <item> SFDITEM_FIELD__PB_BSR_BSR10
//    <name> BSR10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x3000011C) \nPort n Output Bit Set 10\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BSR ) </loc>
//      <o.10..10> BSR10
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_BSR_BSR9  ------------------------------------
// SVD Line: 10397

//  <item> SFDITEM_FIELD__PB_BSR_BSR9
//    <name> BSR9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x3000011C) \nPort n Output Bit Set 9\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BSR ) </loc>
//      <o.9..9> BSR9
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_BSR_BSR8  ------------------------------------
// SVD Line: 10415

//  <item> SFDITEM_FIELD__PB_BSR_BSR8
//    <name> BSR8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x3000011C) \nPort n Output Bit Set 8\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BSR ) </loc>
//      <o.8..8> BSR8
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_BSR_BSR7  ------------------------------------
// SVD Line: 10433

//  <item> SFDITEM_FIELD__PB_BSR_BSR7
//    <name> BSR7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x3000011C) \nPort n Output Bit Set 7\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BSR ) </loc>
//      <o.7..7> BSR7
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_BSR_BSR6  ------------------------------------
// SVD Line: 10451

//  <item> SFDITEM_FIELD__PB_BSR_BSR6
//    <name> BSR6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x3000011C) \nPort n Output Bit Set 6\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BSR ) </loc>
//      <o.6..6> BSR6
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_BSR_BSR5  ------------------------------------
// SVD Line: 10469

//  <item> SFDITEM_FIELD__PB_BSR_BSR5
//    <name> BSR5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x3000011C) \nPort n Output Bit Set 5\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BSR ) </loc>
//      <o.5..5> BSR5
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_BSR_BSR4  ------------------------------------
// SVD Line: 10487

//  <item> SFDITEM_FIELD__PB_BSR_BSR4
//    <name> BSR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x3000011C) \nPort n Output Bit Set 4\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BSR ) </loc>
//      <o.4..4> BSR4
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_BSR_BSR3  ------------------------------------
// SVD Line: 10505

//  <item> SFDITEM_FIELD__PB_BSR_BSR3
//    <name> BSR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x3000011C) \nPort n Output Bit Set 3\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BSR ) </loc>
//      <o.3..3> BSR3
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_BSR_BSR2  ------------------------------------
// SVD Line: 10523

//  <item> SFDITEM_FIELD__PB_BSR_BSR2
//    <name> BSR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x3000011C) \nPort n Output Bit Set 2\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BSR ) </loc>
//      <o.2..2> BSR2
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_BSR_BSR1  ------------------------------------
// SVD Line: 10541

//  <item> SFDITEM_FIELD__PB_BSR_BSR1
//    <name> BSR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x3000011C) \nPort n Output Bit Set 1\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BSR ) </loc>
//      <o.1..1> BSR1
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_BSR_BSR0  ------------------------------------
// SVD Line: 10559

//  <item> SFDITEM_FIELD__PB_BSR_BSR0
//    <name> BSR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x3000011C) \nPort n Output Bit Set 0\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BSR ) </loc>
//      <o.0..0> BSR0
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PB_BSR  -------------------------------------
// SVD Line: 10334

//  <rtree> SFDITEM_REG__PB_BSR
//    <name> BSR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x3000011C) Port n Output Bit Set Register </i>
//    <loc> ( (unsigned int)((PB_BSR >> 0) & 0xFFFFFFFF), ((PB_BSR = (PB_BSR & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PB_BSR_BSR12 </item>
//    <item> SFDITEM_FIELD__PB_BSR_BSR11 </item>
//    <item> SFDITEM_FIELD__PB_BSR_BSR10 </item>
//    <item> SFDITEM_FIELD__PB_BSR_BSR9 </item>
//    <item> SFDITEM_FIELD__PB_BSR_BSR8 </item>
//    <item> SFDITEM_FIELD__PB_BSR_BSR7 </item>
//    <item> SFDITEM_FIELD__PB_BSR_BSR6 </item>
//    <item> SFDITEM_FIELD__PB_BSR_BSR5 </item>
//    <item> SFDITEM_FIELD__PB_BSR_BSR4 </item>
//    <item> SFDITEM_FIELD__PB_BSR_BSR3 </item>
//    <item> SFDITEM_FIELD__PB_BSR_BSR2 </item>
//    <item> SFDITEM_FIELD__PB_BSR_BSR1 </item>
//    <item> SFDITEM_FIELD__PB_BSR_BSR0 </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: PB_BCR  ---------------------------------
// SVD Line: 10579

unsigned int PB_BCR __AT (0x30000120);



// --------------------------------  Field Item: PB_BCR_BCR12  ------------------------------------
// SVD Line: 10588

//  <item> SFDITEM_FIELD__PB_BCR_BCR12
//    <name> BCR12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x30000120) \nPort n Output Bit Clear 12\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BCR ) </loc>
//      <o.12..12> BCR12
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_BCR_BCR11  ------------------------------------
// SVD Line: 10606

//  <item> SFDITEM_FIELD__PB_BCR_BCR11
//    <name> BCR11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x30000120) \nPort n Output Bit Clear 11\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BCR ) </loc>
//      <o.11..11> BCR11
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_BCR_BCR10  ------------------------------------
// SVD Line: 10624

//  <item> SFDITEM_FIELD__PB_BCR_BCR10
//    <name> BCR10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x30000120) \nPort n Output Bit Clear 10\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BCR ) </loc>
//      <o.10..10> BCR10
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_BCR_BCR9  ------------------------------------
// SVD Line: 10642

//  <item> SFDITEM_FIELD__PB_BCR_BCR9
//    <name> BCR9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x30000120) \nPort n Output Bit Clear 9\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BCR ) </loc>
//      <o.9..9> BCR9
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_BCR_BCR8  ------------------------------------
// SVD Line: 10660

//  <item> SFDITEM_FIELD__PB_BCR_BCR8
//    <name> BCR8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x30000120) \nPort n Output Bit Clear 8\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BCR ) </loc>
//      <o.8..8> BCR8
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_BCR_BCR7  ------------------------------------
// SVD Line: 10678

//  <item> SFDITEM_FIELD__PB_BCR_BCR7
//    <name> BCR7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x30000120) \nPort n Output Bit Clear 7\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BCR ) </loc>
//      <o.7..7> BCR7
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_BCR_BCR6  ------------------------------------
// SVD Line: 10696

//  <item> SFDITEM_FIELD__PB_BCR_BCR6
//    <name> BCR6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x30000120) \nPort n Output Bit Clear 6\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BCR ) </loc>
//      <o.6..6> BCR6
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_BCR_BCR5  ------------------------------------
// SVD Line: 10714

//  <item> SFDITEM_FIELD__PB_BCR_BCR5
//    <name> BCR5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x30000120) \nPort n Output Bit Clear 5\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BCR ) </loc>
//      <o.5..5> BCR5
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_BCR_BCR4  ------------------------------------
// SVD Line: 10732

//  <item> SFDITEM_FIELD__PB_BCR_BCR4
//    <name> BCR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x30000120) \nPort n Output Bit Clear 4\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BCR ) </loc>
//      <o.4..4> BCR4
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_BCR_BCR3  ------------------------------------
// SVD Line: 10750

//  <item> SFDITEM_FIELD__PB_BCR_BCR3
//    <name> BCR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x30000120) \nPort n Output Bit Clear 3\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BCR ) </loc>
//      <o.3..3> BCR3
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_BCR_BCR2  ------------------------------------
// SVD Line: 10768

//  <item> SFDITEM_FIELD__PB_BCR_BCR2
//    <name> BCR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x30000120) \nPort n Output Bit Clear 2\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BCR ) </loc>
//      <o.2..2> BCR2
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_BCR_BCR1  ------------------------------------
// SVD Line: 10786

//  <item> SFDITEM_FIELD__PB_BCR_BCR1
//    <name> BCR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x30000120) \nPort n Output Bit Clear 1\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BCR ) </loc>
//      <o.1..1> BCR1
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PB_BCR_BCR0  ------------------------------------
// SVD Line: 10804

//  <item> SFDITEM_FIELD__PB_BCR_BCR0
//    <name> BCR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x30000120) \nPort n Output Bit Clear 0\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_BCR ) </loc>
//      <o.0..0> BCR0
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PB_BCR  -------------------------------------
// SVD Line: 10579

//  <rtree> SFDITEM_REG__PB_BCR
//    <name> BCR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x30000120) Port n Output Bit Clear Register </i>
//    <loc> ( (unsigned int)((PB_BCR >> 0) & 0xFFFFFFFF), ((PB_BCR = (PB_BCR & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PB_BCR_BCR12 </item>
//    <item> SFDITEM_FIELD__PB_BCR_BCR11 </item>
//    <item> SFDITEM_FIELD__PB_BCR_BCR10 </item>
//    <item> SFDITEM_FIELD__PB_BCR_BCR9 </item>
//    <item> SFDITEM_FIELD__PB_BCR_BCR8 </item>
//    <item> SFDITEM_FIELD__PB_BCR_BCR7 </item>
//    <item> SFDITEM_FIELD__PB_BCR_BCR6 </item>
//    <item> SFDITEM_FIELD__PB_BCR_BCR5 </item>
//    <item> SFDITEM_FIELD__PB_BCR_BCR4 </item>
//    <item> SFDITEM_FIELD__PB_BCR_BCR3 </item>
//    <item> SFDITEM_FIELD__PB_BCR_BCR2 </item>
//    <item> SFDITEM_FIELD__PB_BCR_BCR1 </item>
//    <item> SFDITEM_FIELD__PB_BCR_BCR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PB_OUTDMSK  -------------------------------
// SVD Line: 10824

unsigned int PB_OUTDMSK __AT (0x30000124);



// ----------------------------  Field Item: PB_OUTDMSK_OUTDMSK12  --------------------------------
// SVD Line: 10833

//  <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK12
//    <name> OUTDMSK12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000124) \nPort n Output Data Mask 12\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_OUTDMSK ) </loc>
//      <o.12..12> OUTDMSK12
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: PB_OUTDMSK_OUTDMSK11  --------------------------------
// SVD Line: 10851

//  <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK11
//    <name> OUTDMSK11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000124) \nPort n Output Data Mask 11\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_OUTDMSK ) </loc>
//      <o.11..11> OUTDMSK11
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: PB_OUTDMSK_OUTDMSK10  --------------------------------
// SVD Line: 10869

//  <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK10
//    <name> OUTDMSK10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000124) \nPort n Output Data Mask 10\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_OUTDMSK ) </loc>
//      <o.10..10> OUTDMSK10
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PB_OUTDMSK_OUTDMSK9  --------------------------------
// SVD Line: 10887

//  <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK9
//    <name> OUTDMSK9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000124) \nPort n Output Data Mask 9\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_OUTDMSK ) </loc>
//      <o.9..9> OUTDMSK9
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PB_OUTDMSK_OUTDMSK8  --------------------------------
// SVD Line: 10905

//  <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK8
//    <name> OUTDMSK8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000124) \nPort n Output Data Mask 8\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_OUTDMSK ) </loc>
//      <o.8..8> OUTDMSK8
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PB_OUTDMSK_OUTDMSK7  --------------------------------
// SVD Line: 10923

//  <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK7
//    <name> OUTDMSK7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000124) \nPort n Output Data Mask 7\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_OUTDMSK ) </loc>
//      <o.7..7> OUTDMSK7
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PB_OUTDMSK_OUTDMSK6  --------------------------------
// SVD Line: 10941

//  <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK6
//    <name> OUTDMSK6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000124) Port n Output Data Mask 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_OUTDMSK ) </loc>
//      <o.6..6> OUTDMSK6
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PB_OUTDMSK_OUTDMSK5  --------------------------------
// SVD Line: 10947

//  <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK5
//    <name> OUTDMSK5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000124) \nPort n Output Data Mask 5\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_OUTDMSK ) </loc>
//      <o.5..5> OUTDMSK5
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PB_OUTDMSK_OUTDMSK4  --------------------------------
// SVD Line: 10965

//  <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK4
//    <name> OUTDMSK4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000124) \nPort n Output Data Mask 4\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_OUTDMSK ) </loc>
//      <o.4..4> OUTDMSK4
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PB_OUTDMSK_OUTDMSK3  --------------------------------
// SVD Line: 10983

//  <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK3
//    <name> OUTDMSK3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000124) \nPort n Output Data Mask 3\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_OUTDMSK ) </loc>
//      <o.3..3> OUTDMSK3
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PB_OUTDMSK_OUTDMSK2  --------------------------------
// SVD Line: 11001

//  <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK2
//    <name> OUTDMSK2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000124) \nPort n Output Data Mask 2\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_OUTDMSK ) </loc>
//      <o.2..2> OUTDMSK2
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PB_OUTDMSK_OUTDMSK1  --------------------------------
// SVD Line: 11019

//  <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK1
//    <name> OUTDMSK1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000124) \nPort n Output Data Mask 1\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_OUTDMSK ) </loc>
//      <o.1..1> OUTDMSK1
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PB_OUTDMSK_OUTDMSK0  --------------------------------
// SVD Line: 11037

//  <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK0
//    <name> OUTDMSK0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000124) \nPort n Output Data Mask 0\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_OUTDMSK ) </loc>
//      <o.0..0> OUTDMSK0
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: PB_OUTDMSK  -----------------------------------
// SVD Line: 10824

//  <rtree> SFDITEM_REG__PB_OUTDMSK
//    <name> OUTDMSK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000124) Port n Output Data Mask Register </i>
//    <loc> ( (unsigned int)((PB_OUTDMSK >> 0) & 0xFFFFFFFF), ((PB_OUTDMSK = (PB_OUTDMSK & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK12 </item>
//    <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK11 </item>
//    <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK10 </item>
//    <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK9 </item>
//    <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK8 </item>
//    <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK7 </item>
//    <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK6 </item>
//    <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK5 </item>
//    <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK4 </item>
//    <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK3 </item>
//    <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK2 </item>
//    <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK1 </item>
//    <item> SFDITEM_FIELD__PB_OUTDMSK_OUTDMSK0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PB_DBCR  ---------------------------------
// SVD Line: 11057

unsigned int PB_DBCR __AT (0x30000128);



// --------------------------------  Field Item: PB_DBCR_DBCLK  -----------------------------------
// SVD Line: 11066

//  <item> SFDITEM_FIELD__PB_DBCR_DBCLK
//    <name> DBCLK </name>
//    <rw> 
//    <i> [Bits 18..16] RW (@ 0x30000128) \nPort n Debounce Filter Sampling Clock Selection\n0 : HCLK1 = HCLK/1\n1 : HCLK4 = HCLK/4\n2 : HCLK16 = HCLK/16\n3 : HCLK64 = HCLK/64\n4 : HCLK256 = HCLK/256\n5 : HCLK1024 = HCLK/1024\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_DBCR ) </loc>
//      <o.18..16> DBCLK
//        <0=> 0: HCLK1 = HCLK/1
//        <1=> 1: HCLK4 = HCLK/4
//        <2=> 2: HCLK16 = HCLK/16
//        <3=> 3: HCLK64 = HCLK/64
//        <4=> 4: HCLK256 = HCLK/256
//        <5=> 5: HCLK1024 = HCLK/1024
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PB_DBCR_DBEN12  -----------------------------------
// SVD Line: 11104

//  <item> SFDITEM_FIELD__PB_DBCR_DBEN12
//    <name> DBEN12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000128) \nPort n Debounce Enable 12\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_DBCR ) </loc>
//      <o.12..12> DBEN12
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PB_DBCR_DBEN11  -----------------------------------
// SVD Line: 11122

//  <item> SFDITEM_FIELD__PB_DBCR_DBEN11
//    <name> DBEN11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000128) \nPort n Debounce Enable 11\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_DBCR ) </loc>
//      <o.11..11> DBEN11
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PB_DBCR_DBEN10  -----------------------------------
// SVD Line: 11140

//  <item> SFDITEM_FIELD__PB_DBCR_DBEN10
//    <name> DBEN10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000128) \nPort n Debounce Enable 10\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_DBCR ) </loc>
//      <o.10..10> DBEN10
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_DBCR_DBEN9  -----------------------------------
// SVD Line: 11158

//  <item> SFDITEM_FIELD__PB_DBCR_DBEN9
//    <name> DBEN9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000128) \nPort n Debounce Enable 9\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_DBCR ) </loc>
//      <o.9..9> DBEN9
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_DBCR_DBEN8  -----------------------------------
// SVD Line: 11176

//  <item> SFDITEM_FIELD__PB_DBCR_DBEN8
//    <name> DBEN8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000128) \nPort n Debounce Enable 8\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_DBCR ) </loc>
//      <o.8..8> DBEN8
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_DBCR_DBEN7  -----------------------------------
// SVD Line: 11194

//  <item> SFDITEM_FIELD__PB_DBCR_DBEN7
//    <name> DBEN7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000128) \nPort n Debounce Enable 7\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_DBCR ) </loc>
//      <o.7..7> DBEN7
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_DBCR_DBEN6  -----------------------------------
// SVD Line: 11212

//  <item> SFDITEM_FIELD__PB_DBCR_DBEN6
//    <name> DBEN6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000128) \nPort n Debounce Enable 6\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_DBCR ) </loc>
//      <o.6..6> DBEN6
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_DBCR_DBEN5  -----------------------------------
// SVD Line: 11230

//  <item> SFDITEM_FIELD__PB_DBCR_DBEN5
//    <name> DBEN5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000128) \nPort n Debounce Enable 5\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_DBCR ) </loc>
//      <o.5..5> DBEN5
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_DBCR_DBEN4  -----------------------------------
// SVD Line: 11248

//  <item> SFDITEM_FIELD__PB_DBCR_DBEN4
//    <name> DBEN4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000128) \nPort n Debounce Enable 4\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_DBCR ) </loc>
//      <o.4..4> DBEN4
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_DBCR_DBEN3  -----------------------------------
// SVD Line: 11266

//  <item> SFDITEM_FIELD__PB_DBCR_DBEN3
//    <name> DBEN3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000128) \nPort n Debounce Enable 3\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_DBCR ) </loc>
//      <o.3..3> DBEN3
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_DBCR_DBEN2  -----------------------------------
// SVD Line: 11284

//  <item> SFDITEM_FIELD__PB_DBCR_DBEN2
//    <name> DBEN2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000128) \nPort n Debounce Enable 2\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_DBCR ) </loc>
//      <o.2..2> DBEN2
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_DBCR_DBEN1  -----------------------------------
// SVD Line: 11302

//  <item> SFDITEM_FIELD__PB_DBCR_DBEN1
//    <name> DBEN1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000128) \nPort n Debounce Enable 1\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_DBCR ) </loc>
//      <o.1..1> DBEN1
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PB_DBCR_DBEN0  -----------------------------------
// SVD Line: 11320

//  <item> SFDITEM_FIELD__PB_DBCR_DBEN0
//    <name> DBEN0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000128) \nPort n Debounce Enable 0\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PB_DBCR ) </loc>
//      <o.0..0> DBEN0
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PB_DBCR  ------------------------------------
// SVD Line: 11057

//  <rtree> SFDITEM_REG__PB_DBCR
//    <name> DBCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000128) Port n Debounce Control Register </i>
//    <loc> ( (unsigned int)((PB_DBCR >> 0) & 0xFFFFFFFF), ((PB_DBCR = (PB_DBCR & ~(0x71FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x71FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PB_DBCR_DBCLK </item>
//    <item> SFDITEM_FIELD__PB_DBCR_DBEN12 </item>
//    <item> SFDITEM_FIELD__PB_DBCR_DBEN11 </item>
//    <item> SFDITEM_FIELD__PB_DBCR_DBEN10 </item>
//    <item> SFDITEM_FIELD__PB_DBCR_DBEN9 </item>
//    <item> SFDITEM_FIELD__PB_DBCR_DBEN8 </item>
//    <item> SFDITEM_FIELD__PB_DBCR_DBEN7 </item>
//    <item> SFDITEM_FIELD__PB_DBCR_DBEN6 </item>
//    <item> SFDITEM_FIELD__PB_DBCR_DBEN5 </item>
//    <item> SFDITEM_FIELD__PB_DBCR_DBEN4 </item>
//    <item> SFDITEM_FIELD__PB_DBCR_DBEN3 </item>
//    <item> SFDITEM_FIELD__PB_DBCR_DBEN2 </item>
//    <item> SFDITEM_FIELD__PB_DBCR_DBEN1 </item>
//    <item> SFDITEM_FIELD__PB_DBCR_DBEN0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PB_PB_MOD  --------------------------------
// SVD Line: 12110

unsigned int PB_PB_MOD __AT (0x30000100);



// ------------------------------  Field Item: PB_PB_MOD_MODE12  ----------------------------------
// SVD Line: 12120

//  <item> SFDITEM_FIELD__PB_PB_MOD_MODE12
//    <name> MODE12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x30000100) Port n Mode Selection 12 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_MOD >> 24) & 0x3), ((PB_PB_MOD = (PB_PB_MOD & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_MOD_MODE11  ----------------------------------
// SVD Line: 12126

//  <item> SFDITEM_FIELD__PB_PB_MOD_MODE11
//    <name> MODE11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x30000100) Port n Mode Selection 11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_MOD >> 22) & 0x3), ((PB_PB_MOD = (PB_PB_MOD & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_MOD_MODE10  ----------------------------------
// SVD Line: 12132

//  <item> SFDITEM_FIELD__PB_PB_MOD_MODE10
//    <name> MODE10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x30000100) Port n Mode Selection 10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_MOD >> 20) & 0x3), ((PB_PB_MOD = (PB_PB_MOD & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_MOD_MODE9  ----------------------------------
// SVD Line: 12138

//  <item> SFDITEM_FIELD__PB_PB_MOD_MODE9
//    <name> MODE9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x30000100) Port n Mode Selection 9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_MOD >> 18) & 0x3), ((PB_PB_MOD = (PB_PB_MOD & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_MOD_MODE8  ----------------------------------
// SVD Line: 12144

//  <item> SFDITEM_FIELD__PB_PB_MOD_MODE8
//    <name> MODE8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x30000100) Port n Mode Selection 8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_MOD >> 16) & 0x3), ((PB_PB_MOD = (PB_PB_MOD & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_MOD_MODE7  ----------------------------------
// SVD Line: 12150

//  <item> SFDITEM_FIELD__PB_PB_MOD_MODE7
//    <name> MODE7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x30000100) Port n Mode Selection 7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_MOD >> 14) & 0x3), ((PB_PB_MOD = (PB_PB_MOD & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_MOD_MODE6  ----------------------------------
// SVD Line: 12156

//  <item> SFDITEM_FIELD__PB_PB_MOD_MODE6
//    <name> MODE6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x30000100) Port n Mode Selection 6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_MOD >> 12) & 0x3), ((PB_PB_MOD = (PB_PB_MOD & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_MOD_MODE5  ----------------------------------
// SVD Line: 12162

//  <item> SFDITEM_FIELD__PB_PB_MOD_MODE5
//    <name> MODE5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x30000100) Port n Mode Selection 5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_MOD >> 10) & 0x3), ((PB_PB_MOD = (PB_PB_MOD & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_MOD_MODE4  ----------------------------------
// SVD Line: 12168

//  <item> SFDITEM_FIELD__PB_PB_MOD_MODE4
//    <name> MODE4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x30000100) Port n Mode Selection 4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_MOD >> 8) & 0x3), ((PB_PB_MOD = (PB_PB_MOD & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_MOD_MODE3  ----------------------------------
// SVD Line: 12174

//  <item> SFDITEM_FIELD__PB_PB_MOD_MODE3
//    <name> MODE3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x30000100) Port n Mode Selection 3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_MOD >> 6) & 0x3), ((PB_PB_MOD = (PB_PB_MOD & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_MOD_MODE2  ----------------------------------
// SVD Line: 12180

//  <item> SFDITEM_FIELD__PB_PB_MOD_MODE2
//    <name> MODE2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x30000100) Port n Mode Selection 2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_MOD >> 4) & 0x3), ((PB_PB_MOD = (PB_PB_MOD & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_MOD_MODE1  ----------------------------------
// SVD Line: 12186

//  <item> SFDITEM_FIELD__PB_PB_MOD_MODE1
//    <name> MODE1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x30000100) Port n Mode Selection 1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_MOD >> 2) & 0x3), ((PB_PB_MOD = (PB_PB_MOD & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_MOD_MODE0  ----------------------------------
// SVD Line: 12192

//  <item> SFDITEM_FIELD__PB_PB_MOD_MODE0
//    <name> MODE0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x30000100) Port n Mode Selection 0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_MOD >> 0) & 0x3), ((PB_PB_MOD = (PB_PB_MOD & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PB_PB_MOD  -----------------------------------
// SVD Line: 12110

//  <rtree> SFDITEM_REG__PB_PB_MOD
//    <name> PB_MOD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000100) Port n Mode Register </i>
//    <loc> ( (unsigned int)((PB_PB_MOD >> 0) & 0xFFFFFFFF), ((PB_PB_MOD = (PB_PB_MOD & ~(0x3FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PB_PB_MOD_MODE12 </item>
//    <item> SFDITEM_FIELD__PB_PB_MOD_MODE11 </item>
//    <item> SFDITEM_FIELD__PB_PB_MOD_MODE10 </item>
//    <item> SFDITEM_FIELD__PB_PB_MOD_MODE9 </item>
//    <item> SFDITEM_FIELD__PB_PB_MOD_MODE8 </item>
//    <item> SFDITEM_FIELD__PB_PB_MOD_MODE7 </item>
//    <item> SFDITEM_FIELD__PB_PB_MOD_MODE6 </item>
//    <item> SFDITEM_FIELD__PB_PB_MOD_MODE5 </item>
//    <item> SFDITEM_FIELD__PB_PB_MOD_MODE4 </item>
//    <item> SFDITEM_FIELD__PB_PB_MOD_MODE3 </item>
//    <item> SFDITEM_FIELD__PB_PB_MOD_MODE2 </item>
//    <item> SFDITEM_FIELD__PB_PB_MOD_MODE1 </item>
//    <item> SFDITEM_FIELD__PB_PB_MOD_MODE0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PB_PB_TYP  --------------------------------
// SVD Line: 12200

unsigned int PB_PB_TYP __AT (0x30000104);



// -------------------------------  Field Item: PB_PB_TYP_TYP12  ----------------------------------
// SVD Line: 12210

//  <item> SFDITEM_FIELD__PB_PB_TYP_TYP12
//    <name> TYP12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000104) Port n Output Type Selection 12 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_TYP ) </loc>
//      <o.12..12> TYP12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_TYP_TYP11  ----------------------------------
// SVD Line: 12216

//  <item> SFDITEM_FIELD__PB_PB_TYP_TYP11
//    <name> TYP11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000104) Port n Output Type Selection 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_TYP ) </loc>
//      <o.11..11> TYP11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_TYP_TYP10  ----------------------------------
// SVD Line: 12222

//  <item> SFDITEM_FIELD__PB_PB_TYP_TYP10
//    <name> TYP10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000104) Port n Output Type Selection 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_TYP ) </loc>
//      <o.10..10> TYP10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_TYP_TYP9  -----------------------------------
// SVD Line: 12228

//  <item> SFDITEM_FIELD__PB_PB_TYP_TYP9
//    <name> TYP9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000104) Port n Output Type Selection 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_TYP ) </loc>
//      <o.9..9> TYP9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_TYP_TYP8  -----------------------------------
// SVD Line: 12234

//  <item> SFDITEM_FIELD__PB_PB_TYP_TYP8
//    <name> TYP8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000104) Port n Output Type Selection 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_TYP ) </loc>
//      <o.8..8> TYP8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_TYP_TYP7  -----------------------------------
// SVD Line: 12240

//  <item> SFDITEM_FIELD__PB_PB_TYP_TYP7
//    <name> TYP7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000104) Port n Output Type Selection 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_TYP ) </loc>
//      <o.7..7> TYP7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_TYP_TYP6  -----------------------------------
// SVD Line: 12246

//  <item> SFDITEM_FIELD__PB_PB_TYP_TYP6
//    <name> TYP6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000104) Port n Output Type Selection 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_TYP ) </loc>
//      <o.6..6> TYP6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_TYP_TYP5  -----------------------------------
// SVD Line: 12252

//  <item> SFDITEM_FIELD__PB_PB_TYP_TYP5
//    <name> TYP5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000104) Port n Output Type Selection 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_TYP ) </loc>
//      <o.5..5> TYP5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_TYP_TYP4  -----------------------------------
// SVD Line: 12258

//  <item> SFDITEM_FIELD__PB_PB_TYP_TYP4
//    <name> TYP4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000104) Port n Output Type Selection 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_TYP ) </loc>
//      <o.4..4> TYP4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_TYP_TYP3  -----------------------------------
// SVD Line: 12264

//  <item> SFDITEM_FIELD__PB_PB_TYP_TYP3
//    <name> TYP3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000104) Port n Output Type Selection 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_TYP ) </loc>
//      <o.3..3> TYP3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_TYP_TYP2  -----------------------------------
// SVD Line: 12270

//  <item> SFDITEM_FIELD__PB_PB_TYP_TYP2
//    <name> TYP2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000104) Port n Output Type Selection 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_TYP ) </loc>
//      <o.2..2> TYP2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_TYP_TYP1  -----------------------------------
// SVD Line: 12276

//  <item> SFDITEM_FIELD__PB_PB_TYP_TYP1
//    <name> TYP1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000104) Port n Output Type Selection 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_TYP ) </loc>
//      <o.1..1> TYP1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_TYP_TYP0  -----------------------------------
// SVD Line: 12282

//  <item> SFDITEM_FIELD__PB_PB_TYP_TYP0
//    <name> TYP0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000104) Port n Output Type Selection 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_TYP ) </loc>
//      <o.0..0> TYP0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PB_PB_TYP  -----------------------------------
// SVD Line: 12200

//  <rtree> SFDITEM_REG__PB_PB_TYP
//    <name> PB_TYP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000104) Port n Output Type Selection Register </i>
//    <loc> ( (unsigned int)((PB_PB_TYP >> 0) & 0xFFFFFFFF), ((PB_PB_TYP = (PB_PB_TYP & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PB_PB_TYP_TYP12 </item>
//    <item> SFDITEM_FIELD__PB_PB_TYP_TYP11 </item>
//    <item> SFDITEM_FIELD__PB_PB_TYP_TYP10 </item>
//    <item> SFDITEM_FIELD__PB_PB_TYP_TYP9 </item>
//    <item> SFDITEM_FIELD__PB_PB_TYP_TYP8 </item>
//    <item> SFDITEM_FIELD__PB_PB_TYP_TYP7 </item>
//    <item> SFDITEM_FIELD__PB_PB_TYP_TYP6 </item>
//    <item> SFDITEM_FIELD__PB_PB_TYP_TYP5 </item>
//    <item> SFDITEM_FIELD__PB_PB_TYP_TYP4 </item>
//    <item> SFDITEM_FIELD__PB_PB_TYP_TYP3 </item>
//    <item> SFDITEM_FIELD__PB_PB_TYP_TYP2 </item>
//    <item> SFDITEM_FIELD__PB_PB_TYP_TYP1 </item>
//    <item> SFDITEM_FIELD__PB_PB_TYP_TYP0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: PB_PB_AFSR1  -------------------------------
// SVD Line: 12290

unsigned int PB_PB_AFSR1 __AT (0x30000108);



// ------------------------------  Field Item: PB_PB_AFSR1_AFSR7  ---------------------------------
// SVD Line: 12300

//  <item> SFDITEM_FIELD__PB_PB_AFSR1_AFSR7
//    <name> AFSR7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x30000108) Port n Alternative Function Selection 7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_AFSR1 >> 28) & 0xF), ((PB_PB_AFSR1 = (PB_PB_AFSR1 & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_AFSR1_AFSR6  ---------------------------------
// SVD Line: 12306

//  <item> SFDITEM_FIELD__PB_PB_AFSR1_AFSR6
//    <name> AFSR6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x30000108) Port n Alternative Function Selection 6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_AFSR1 >> 24) & 0xF), ((PB_PB_AFSR1 = (PB_PB_AFSR1 & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_AFSR1_AFSR5  ---------------------------------
// SVD Line: 12312

//  <item> SFDITEM_FIELD__PB_PB_AFSR1_AFSR5
//    <name> AFSR5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x30000108) Port n Alternative Function Selection 5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_AFSR1 >> 20) & 0xF), ((PB_PB_AFSR1 = (PB_PB_AFSR1 & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_AFSR1_AFSR4  ---------------------------------
// SVD Line: 12318

//  <item> SFDITEM_FIELD__PB_PB_AFSR1_AFSR4
//    <name> AFSR4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x30000108) Port n Alternative Function Selection 4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_AFSR1 >> 16) & 0xF), ((PB_PB_AFSR1 = (PB_PB_AFSR1 & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_AFSR1_AFSR3  ---------------------------------
// SVD Line: 12324

//  <item> SFDITEM_FIELD__PB_PB_AFSR1_AFSR3
//    <name> AFSR3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x30000108) Port n Alternative Function Selection 3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_AFSR1 >> 12) & 0xF), ((PB_PB_AFSR1 = (PB_PB_AFSR1 & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_AFSR1_AFSR2  ---------------------------------
// SVD Line: 12330

//  <item> SFDITEM_FIELD__PB_PB_AFSR1_AFSR2
//    <name> AFSR2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x30000108) Port n Alternative Function Selection 2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_AFSR1 >> 8) & 0xF), ((PB_PB_AFSR1 = (PB_PB_AFSR1 & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_AFSR1_AFSR1  ---------------------------------
// SVD Line: 12336

//  <item> SFDITEM_FIELD__PB_PB_AFSR1_AFSR1
//    <name> AFSR1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x30000108) Port n Alternative Function Selection 1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_AFSR1 >> 4) & 0xF), ((PB_PB_AFSR1 = (PB_PB_AFSR1 & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_AFSR1_AFSR0  ---------------------------------
// SVD Line: 12342

//  <item> SFDITEM_FIELD__PB_PB_AFSR1_AFSR0
//    <name> AFSR0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x30000108) Port n Alternative Function Selection 0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_AFSR1 >> 0) & 0xF), ((PB_PB_AFSR1 = (PB_PB_AFSR1 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: PB_PB_AFSR1  ----------------------------------
// SVD Line: 12290

//  <rtree> SFDITEM_REG__PB_PB_AFSR1
//    <name> PB_AFSR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000108) Port n Alternative Function Selection Register 1 </i>
//    <loc> ( (unsigned int)((PB_PB_AFSR1 >> 0) & 0xFFFFFFFF), ((PB_PB_AFSR1 = (PB_PB_AFSR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PB_PB_AFSR1_AFSR7 </item>
//    <item> SFDITEM_FIELD__PB_PB_AFSR1_AFSR6 </item>
//    <item> SFDITEM_FIELD__PB_PB_AFSR1_AFSR5 </item>
//    <item> SFDITEM_FIELD__PB_PB_AFSR1_AFSR4 </item>
//    <item> SFDITEM_FIELD__PB_PB_AFSR1_AFSR3 </item>
//    <item> SFDITEM_FIELD__PB_PB_AFSR1_AFSR2 </item>
//    <item> SFDITEM_FIELD__PB_PB_AFSR1_AFSR1 </item>
//    <item> SFDITEM_FIELD__PB_PB_AFSR1_AFSR0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: PB_PB_AFSR2  -------------------------------
// SVD Line: 12350

unsigned int PB_PB_AFSR2 __AT (0x3000010C);



// -----------------------------  Field Item: PB_PB_AFSR2_AFSR12  ---------------------------------
// SVD Line: 12360

//  <item> SFDITEM_FIELD__PB_PB_AFSR2_AFSR12
//    <name> AFSR12 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x3000010C) Port n Alternative Function Selection 12 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_AFSR2 >> 16) & 0xF), ((PB_PB_AFSR2 = (PB_PB_AFSR2 & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: PB_PB_AFSR2_AFSR11  ---------------------------------
// SVD Line: 12366

//  <item> SFDITEM_FIELD__PB_PB_AFSR2_AFSR11
//    <name> AFSR11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x3000010C) Port n Alternative Function Selection 11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_AFSR2 >> 12) & 0xF), ((PB_PB_AFSR2 = (PB_PB_AFSR2 & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: PB_PB_AFSR2_AFSR10  ---------------------------------
// SVD Line: 12372

//  <item> SFDITEM_FIELD__PB_PB_AFSR2_AFSR10
//    <name> AFSR10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x3000010C) Port n Alternative Function Selection 10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_AFSR2 >> 8) & 0xF), ((PB_PB_AFSR2 = (PB_PB_AFSR2 & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_AFSR2_AFSR9  ---------------------------------
// SVD Line: 12378

//  <item> SFDITEM_FIELD__PB_PB_AFSR2_AFSR9
//    <name> AFSR9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x3000010C) Port n Alternative Function Selection 9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_AFSR2 >> 4) & 0xF), ((PB_PB_AFSR2 = (PB_PB_AFSR2 & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_AFSR2_AFSR8  ---------------------------------
// SVD Line: 12384

//  <item> SFDITEM_FIELD__PB_PB_AFSR2_AFSR8
//    <name> AFSR8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x3000010C) Port n Alternative Function Selection 8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_AFSR2 >> 0) & 0xF), ((PB_PB_AFSR2 = (PB_PB_AFSR2 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: PB_PB_AFSR2  ----------------------------------
// SVD Line: 12350

//  <rtree> SFDITEM_REG__PB_PB_AFSR2
//    <name> PB_AFSR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x3000010C) Port n Alternative Function Selection Register 2 </i>
//    <loc> ( (unsigned int)((PB_PB_AFSR2 >> 0) & 0xFFFFFFFF), ((PB_PB_AFSR2 = (PB_PB_AFSR2 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PB_PB_AFSR2_AFSR12 </item>
//    <item> SFDITEM_FIELD__PB_PB_AFSR2_AFSR11 </item>
//    <item> SFDITEM_FIELD__PB_PB_AFSR2_AFSR10 </item>
//    <item> SFDITEM_FIELD__PB_PB_AFSR2_AFSR9 </item>
//    <item> SFDITEM_FIELD__PB_PB_AFSR2_AFSR8 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PB_PB_PUPD  -------------------------------
// SVD Line: 12392

unsigned int PB_PB_PUPD __AT (0x30000110);



// ------------------------------  Field Item: PB_PB_PUPD_PUPD12  ---------------------------------
// SVD Line: 12402

//  <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD12
//    <name> PUPD12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x30000110) Port n Pull-Up/Down Resistor Selection 12 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_PUPD >> 24) & 0x3), ((PB_PB_PUPD = (PB_PB_PUPD & ~(0x3UL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_PUPD_PUPD11  ---------------------------------
// SVD Line: 12408

//  <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD11
//    <name> PUPD11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x30000110) Port n Pull-Up/Down Resistor Selection 11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_PUPD >> 22) & 0x3), ((PB_PB_PUPD = (PB_PB_PUPD & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_PUPD_PUPD10  ---------------------------------
// SVD Line: 12414

//  <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD10
//    <name> PUPD10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x30000110) Port n Pull-Up/Down Resistor Selection 10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_PUPD >> 20) & 0x3), ((PB_PB_PUPD = (PB_PB_PUPD & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_PUPD_PUPD9  ----------------------------------
// SVD Line: 12420

//  <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD9
//    <name> PUPD9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x30000110) Port n Pull-Up/Down Resistor Selection 9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_PUPD >> 18) & 0x3), ((PB_PB_PUPD = (PB_PB_PUPD & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_PUPD_PUPD8  ----------------------------------
// SVD Line: 12426

//  <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD8
//    <name> PUPD8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x30000110) Port n Pull-Up/Down Resistor Selection 8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_PUPD >> 16) & 0x3), ((PB_PB_PUPD = (PB_PB_PUPD & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_PUPD_PUPD7  ----------------------------------
// SVD Line: 12432

//  <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD7
//    <name> PUPD7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x30000110) Port n Pull-Up/Down Resistor Selection 7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_PUPD >> 14) & 0x3), ((PB_PB_PUPD = (PB_PB_PUPD & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_PUPD_PUPD6  ----------------------------------
// SVD Line: 12438

//  <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD6
//    <name> PUPD6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x30000110) Port n Pull-Up/Down Resistor Selection 6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_PUPD >> 12) & 0x3), ((PB_PB_PUPD = (PB_PB_PUPD & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_PUPD_PUPD5  ----------------------------------
// SVD Line: 12444

//  <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD5
//    <name> PUPD5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x30000110) Port n Pull-Up/Down Resistor Selection 5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_PUPD >> 10) & 0x3), ((PB_PB_PUPD = (PB_PB_PUPD & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_PUPD_PUPD4  ----------------------------------
// SVD Line: 12450

//  <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD4
//    <name> PUPD4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x30000110) Port n Pull-Up/Down Resistor Selection 4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_PUPD >> 8) & 0x3), ((PB_PB_PUPD = (PB_PB_PUPD & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_PUPD_PUPD3  ----------------------------------
// SVD Line: 12456

//  <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD3
//    <name> PUPD3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x30000110) Port n Pull-Up/Down Resistor Selection 3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_PUPD >> 6) & 0x3), ((PB_PB_PUPD = (PB_PB_PUPD & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_PUPD_PUPD2  ----------------------------------
// SVD Line: 12462

//  <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD2
//    <name> PUPD2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x30000110) Port n Pull-Up/Down Resistor Selection 2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_PUPD >> 4) & 0x3), ((PB_PB_PUPD = (PB_PB_PUPD & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_PUPD_PUPD1  ----------------------------------
// SVD Line: 12468

//  <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD1
//    <name> PUPD1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x30000110) Port n Pull-Up/Down Resistor Selection 1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_PUPD >> 2) & 0x3), ((PB_PB_PUPD = (PB_PB_PUPD & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_PUPD_PUPD0  ----------------------------------
// SVD Line: 12474

//  <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD0
//    <name> PUPD0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x30000110) Port n Pull-Up/Down Resistor Selection 0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_PUPD >> 0) & 0x3), ((PB_PB_PUPD = (PB_PB_PUPD & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: PB_PB_PUPD  -----------------------------------
// SVD Line: 12392

//  <rtree> SFDITEM_REG__PB_PB_PUPD
//    <name> PB_PUPD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000110) Port n Pull-Up/Down Resistor Selection Register </i>
//    <loc> ( (unsigned int)((PB_PB_PUPD >> 0) & 0xFFFFFFFF), ((PB_PB_PUPD = (PB_PB_PUPD & ~(0x3FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD12 </item>
//    <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD11 </item>
//    <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD10 </item>
//    <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD9 </item>
//    <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD8 </item>
//    <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD7 </item>
//    <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD6 </item>
//    <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD5 </item>
//    <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD4 </item>
//    <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD3 </item>
//    <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD2 </item>
//    <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD1 </item>
//    <item> SFDITEM_FIELD__PB_PB_PUPD_PUPD0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PB_PB_INDR  -------------------------------
// SVD Line: 12482

unsigned int PB_PB_INDR __AT (0x30000114);



// ------------------------------  Field Item: PB_PB_INDR_INDR12  ---------------------------------
// SVD Line: 12492

//  <item> SFDITEM_FIELD__PB_PB_INDR_INDR12
//    <name> INDR12 </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x30000114) Port n Input Data 12 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_INDR ) </loc>
//      <o.12..12> INDR12
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_INDR_INDR11  ---------------------------------
// SVD Line: 12498

//  <item> SFDITEM_FIELD__PB_PB_INDR_INDR11
//    <name> INDR11 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x30000114) Port n Input Data 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_INDR ) </loc>
//      <o.11..11> INDR11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_INDR_INDR10  ---------------------------------
// SVD Line: 12504

//  <item> SFDITEM_FIELD__PB_PB_INDR_INDR10
//    <name> INDR10 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x30000114) Port n Input Data 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_INDR ) </loc>
//      <o.10..10> INDR10
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_INDR_INDR9  ----------------------------------
// SVD Line: 12510

//  <item> SFDITEM_FIELD__PB_PB_INDR_INDR9
//    <name> INDR9 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x30000114) Port n Input Data 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_INDR ) </loc>
//      <o.9..9> INDR9
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_INDR_INDR8  ----------------------------------
// SVD Line: 12516

//  <item> SFDITEM_FIELD__PB_PB_INDR_INDR8
//    <name> INDR8 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x30000114) Port n Input Data 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_INDR ) </loc>
//      <o.8..8> INDR8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_INDR_INDR7  ----------------------------------
// SVD Line: 12522

//  <item> SFDITEM_FIELD__PB_PB_INDR_INDR7
//    <name> INDR7 </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x30000114) Port n Input Data 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_INDR ) </loc>
//      <o.7..7> INDR7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_INDR_INDR6  ----------------------------------
// SVD Line: 12528

//  <item> SFDITEM_FIELD__PB_PB_INDR_INDR6
//    <name> INDR6 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x30000114) Port n Input Data 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_INDR ) </loc>
//      <o.6..6> INDR6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_INDR_INDR5  ----------------------------------
// SVD Line: 12534

//  <item> SFDITEM_FIELD__PB_PB_INDR_INDR5
//    <name> INDR5 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x30000114) Port n Input Data 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_INDR ) </loc>
//      <o.5..5> INDR5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_INDR_INDR4  ----------------------------------
// SVD Line: 12540

//  <item> SFDITEM_FIELD__PB_PB_INDR_INDR4
//    <name> INDR4 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x30000114) Port n Input Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_INDR ) </loc>
//      <o.4..4> INDR4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_INDR_INDR3  ----------------------------------
// SVD Line: 12546

//  <item> SFDITEM_FIELD__PB_PB_INDR_INDR3
//    <name> INDR3 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x30000114) Port n Input Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_INDR ) </loc>
//      <o.3..3> INDR3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_INDR_INDR2  ----------------------------------
// SVD Line: 12552

//  <item> SFDITEM_FIELD__PB_PB_INDR_INDR2
//    <name> INDR2 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x30000114) Port n Input Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_INDR ) </loc>
//      <o.2..2> INDR2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_INDR_INDR1  ----------------------------------
// SVD Line: 12558

//  <item> SFDITEM_FIELD__PB_PB_INDR_INDR1
//    <name> INDR1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x30000114) Port n Input Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_INDR ) </loc>
//      <o.1..1> INDR1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_INDR_INDR0  ----------------------------------
// SVD Line: 12564

//  <item> SFDITEM_FIELD__PB_PB_INDR_INDR0
//    <name> INDR0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x30000114) Port n Input Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_INDR ) </loc>
//      <o.0..0> INDR0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: PB_PB_INDR  -----------------------------------
// SVD Line: 12482

//  <rtree> SFDITEM_REG__PB_PB_INDR
//    <name> PB_INDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x30000114) Port n Input Data Register </i>
//    <loc> ( (unsigned int)((PB_PB_INDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__PB_PB_INDR_INDR12 </item>
//    <item> SFDITEM_FIELD__PB_PB_INDR_INDR11 </item>
//    <item> SFDITEM_FIELD__PB_PB_INDR_INDR10 </item>
//    <item> SFDITEM_FIELD__PB_PB_INDR_INDR9 </item>
//    <item> SFDITEM_FIELD__PB_PB_INDR_INDR8 </item>
//    <item> SFDITEM_FIELD__PB_PB_INDR_INDR7 </item>
//    <item> SFDITEM_FIELD__PB_PB_INDR_INDR6 </item>
//    <item> SFDITEM_FIELD__PB_PB_INDR_INDR5 </item>
//    <item> SFDITEM_FIELD__PB_PB_INDR_INDR4 </item>
//    <item> SFDITEM_FIELD__PB_PB_INDR_INDR3 </item>
//    <item> SFDITEM_FIELD__PB_PB_INDR_INDR2 </item>
//    <item> SFDITEM_FIELD__PB_PB_INDR_INDR1 </item>
//    <item> SFDITEM_FIELD__PB_PB_INDR_INDR0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: PB_PB_OUTDR  -------------------------------
// SVD Line: 12572

unsigned int PB_PB_OUTDR __AT (0x30000118);



// -----------------------------  Field Item: PB_PB_OUTDR_OUTDR12  --------------------------------
// SVD Line: 12582

//  <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR12
//    <name> OUTDR12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000118) Port n Output Data 12 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDR ) </loc>
//      <o.12..12> OUTDR12
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PB_PB_OUTDR_OUTDR11  --------------------------------
// SVD Line: 12588

//  <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR11
//    <name> OUTDR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000118) Port n Output Data 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDR ) </loc>
//      <o.11..11> OUTDR11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PB_PB_OUTDR_OUTDR10  --------------------------------
// SVD Line: 12594

//  <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR10
//    <name> OUTDR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000118) Port n Output Data 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDR ) </loc>
//      <o.10..10> OUTDR10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PB_PB_OUTDR_OUTDR9  ---------------------------------
// SVD Line: 12600

//  <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR9
//    <name> OUTDR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000118) Port n Output Data 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDR ) </loc>
//      <o.9..9> OUTDR9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PB_PB_OUTDR_OUTDR8  ---------------------------------
// SVD Line: 12606

//  <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR8
//    <name> OUTDR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000118) Port n Output Data 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDR ) </loc>
//      <o.8..8> OUTDR8
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PB_PB_OUTDR_OUTDR7  ---------------------------------
// SVD Line: 12612

//  <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR7
//    <name> OUTDR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000118) Port n Output Data 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDR ) </loc>
//      <o.7..7> OUTDR7
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PB_PB_OUTDR_OUTDR6  ---------------------------------
// SVD Line: 12618

//  <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR6
//    <name> OUTDR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000118) Port n Output Data 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDR ) </loc>
//      <o.6..6> OUTDR6
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PB_PB_OUTDR_OUTDR5  ---------------------------------
// SVD Line: 12624

//  <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR5
//    <name> OUTDR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000118) Port n Output Data 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDR ) </loc>
//      <o.5..5> OUTDR5
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PB_PB_OUTDR_OUTDR4  ---------------------------------
// SVD Line: 12630

//  <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR4
//    <name> OUTDR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000118) Port n Output Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDR ) </loc>
//      <o.4..4> OUTDR4
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PB_PB_OUTDR_OUTDR3  ---------------------------------
// SVD Line: 12636

//  <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR3
//    <name> OUTDR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000118) Port n Output Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDR ) </loc>
//      <o.3..3> OUTDR3
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PB_PB_OUTDR_OUTDR2  ---------------------------------
// SVD Line: 12642

//  <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR2
//    <name> OUTDR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000118) Port n Output Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDR ) </loc>
//      <o.2..2> OUTDR2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PB_PB_OUTDR_OUTDR1  ---------------------------------
// SVD Line: 12648

//  <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR1
//    <name> OUTDR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000118) Port n Output Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDR ) </loc>
//      <o.1..1> OUTDR1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PB_PB_OUTDR_OUTDR0  ---------------------------------
// SVD Line: 12654

//  <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR0
//    <name> OUTDR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000118) Port n Output Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDR ) </loc>
//      <o.0..0> OUTDR0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: PB_PB_OUTDR  ----------------------------------
// SVD Line: 12572

//  <rtree> SFDITEM_REG__PB_PB_OUTDR
//    <name> PB_OUTDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000118) Port n Output Data Register </i>
//    <loc> ( (unsigned int)((PB_PB_OUTDR >> 0) & 0xFFFFFFFF), ((PB_PB_OUTDR = (PB_PB_OUTDR & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR12 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR11 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR10 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR9 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR8 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR7 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR6 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR5 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR4 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR3 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR2 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR1 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDR_OUTDR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PB_PB_BSR  --------------------------------
// SVD Line: 12662

unsigned int PB_PB_BSR __AT (0x3000011C);



// -------------------------------  Field Item: PB_PB_BSR_BSR12  ----------------------------------
// SVD Line: 12672

//  <item> SFDITEM_FIELD__PB_PB_BSR_BSR12
//    <name> BSR12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x3000011C) Port n Output Bit Set 12 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BSR ) </loc>
//      <o.12..12> BSR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BSR_BSR11  ----------------------------------
// SVD Line: 12678

//  <item> SFDITEM_FIELD__PB_PB_BSR_BSR11
//    <name> BSR11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x3000011C) Port n Output Bit Set 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BSR ) </loc>
//      <o.11..11> BSR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BSR_BSR10  ----------------------------------
// SVD Line: 12684

//  <item> SFDITEM_FIELD__PB_PB_BSR_BSR10
//    <name> BSR10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x3000011C) Port n Output Bit Set 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BSR ) </loc>
//      <o.10..10> BSR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BSR_BSR9  -----------------------------------
// SVD Line: 12690

//  <item> SFDITEM_FIELD__PB_PB_BSR_BSR9
//    <name> BSR9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x3000011C) Port n Output Bit Set 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BSR ) </loc>
//      <o.9..9> BSR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BSR_BSR8  -----------------------------------
// SVD Line: 12696

//  <item> SFDITEM_FIELD__PB_PB_BSR_BSR8
//    <name> BSR8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x3000011C) Port n Output Bit Set 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BSR ) </loc>
//      <o.8..8> BSR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BSR_BSR7  -----------------------------------
// SVD Line: 12702

//  <item> SFDITEM_FIELD__PB_PB_BSR_BSR7
//    <name> BSR7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x3000011C) Port n Output Bit Set 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BSR ) </loc>
//      <o.7..7> BSR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BSR_BSR6  -----------------------------------
// SVD Line: 12708

//  <item> SFDITEM_FIELD__PB_PB_BSR_BSR6
//    <name> BSR6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x3000011C) Port n Output Bit Set 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BSR ) </loc>
//      <o.6..6> BSR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BSR_BSR5  -----------------------------------
// SVD Line: 12714

//  <item> SFDITEM_FIELD__PB_PB_BSR_BSR5
//    <name> BSR5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x3000011C) Port n Output Bit Set 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BSR ) </loc>
//      <o.5..5> BSR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BSR_BSR4  -----------------------------------
// SVD Line: 12720

//  <item> SFDITEM_FIELD__PB_PB_BSR_BSR4
//    <name> BSR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x3000011C) Port n Output Bit Set 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BSR ) </loc>
//      <o.4..4> BSR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BSR_BSR3  -----------------------------------
// SVD Line: 12726

//  <item> SFDITEM_FIELD__PB_PB_BSR_BSR3
//    <name> BSR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x3000011C) Port n Output Bit Set 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BSR ) </loc>
//      <o.3..3> BSR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BSR_BSR2  -----------------------------------
// SVD Line: 12732

//  <item> SFDITEM_FIELD__PB_PB_BSR_BSR2
//    <name> BSR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x3000011C) Port n Output Bit Set 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BSR ) </loc>
//      <o.2..2> BSR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BSR_BSR1  -----------------------------------
// SVD Line: 12738

//  <item> SFDITEM_FIELD__PB_PB_BSR_BSR1
//    <name> BSR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x3000011C) Port n Output Bit Set 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BSR ) </loc>
//      <o.1..1> BSR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BSR_BSR0  -----------------------------------
// SVD Line: 12744

//  <item> SFDITEM_FIELD__PB_PB_BSR_BSR0
//    <name> BSR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x3000011C) Port n Output Bit Set 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BSR ) </loc>
//      <o.0..0> BSR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PB_PB_BSR  -----------------------------------
// SVD Line: 12662

//  <rtree> SFDITEM_REG__PB_PB_BSR
//    <name> PB_BSR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x3000011C) Port n Output Bit Set Register </i>
//    <loc> ( (unsigned int)((PB_PB_BSR >> 0) & 0xFFFFFFFF), ((PB_PB_BSR = (PB_PB_BSR & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PB_PB_BSR_BSR12 </item>
//    <item> SFDITEM_FIELD__PB_PB_BSR_BSR11 </item>
//    <item> SFDITEM_FIELD__PB_PB_BSR_BSR10 </item>
//    <item> SFDITEM_FIELD__PB_PB_BSR_BSR9 </item>
//    <item> SFDITEM_FIELD__PB_PB_BSR_BSR8 </item>
//    <item> SFDITEM_FIELD__PB_PB_BSR_BSR7 </item>
//    <item> SFDITEM_FIELD__PB_PB_BSR_BSR6 </item>
//    <item> SFDITEM_FIELD__PB_PB_BSR_BSR5 </item>
//    <item> SFDITEM_FIELD__PB_PB_BSR_BSR4 </item>
//    <item> SFDITEM_FIELD__PB_PB_BSR_BSR3 </item>
//    <item> SFDITEM_FIELD__PB_PB_BSR_BSR2 </item>
//    <item> SFDITEM_FIELD__PB_PB_BSR_BSR1 </item>
//    <item> SFDITEM_FIELD__PB_PB_BSR_BSR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PB_PB_BCR  --------------------------------
// SVD Line: 12752

unsigned int PB_PB_BCR __AT (0x30000120);



// -------------------------------  Field Item: PB_PB_BCR_BCR12  ----------------------------------
// SVD Line: 12762

//  <item> SFDITEM_FIELD__PB_PB_BCR_BCR12
//    <name> BCR12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x30000120) Port n Output Bit Clear 12 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BCR ) </loc>
//      <o.12..12> BCR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BCR_BCR11  ----------------------------------
// SVD Line: 12768

//  <item> SFDITEM_FIELD__PB_PB_BCR_BCR11
//    <name> BCR11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x30000120) Port n Output Bit Clear 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BCR ) </loc>
//      <o.11..11> BCR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BCR_BCR10  ----------------------------------
// SVD Line: 12774

//  <item> SFDITEM_FIELD__PB_PB_BCR_BCR10
//    <name> BCR10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x30000120) Port n Output Bit Clear 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BCR ) </loc>
//      <o.10..10> BCR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BCR_BCR9  -----------------------------------
// SVD Line: 12780

//  <item> SFDITEM_FIELD__PB_PB_BCR_BCR9
//    <name> BCR9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x30000120) Port n Output Bit Clear 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BCR ) </loc>
//      <o.9..9> BCR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BCR_BCR8  -----------------------------------
// SVD Line: 12786

//  <item> SFDITEM_FIELD__PB_PB_BCR_BCR8
//    <name> BCR8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x30000120) Port n Output Bit Clear 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BCR ) </loc>
//      <o.8..8> BCR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BCR_BCR7  -----------------------------------
// SVD Line: 12792

//  <item> SFDITEM_FIELD__PB_PB_BCR_BCR7
//    <name> BCR7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x30000120) Port n Output Bit Clear 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BCR ) </loc>
//      <o.7..7> BCR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BCR_BCR6  -----------------------------------
// SVD Line: 12798

//  <item> SFDITEM_FIELD__PB_PB_BCR_BCR6
//    <name> BCR6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x30000120) Port n Output Bit Clear 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BCR ) </loc>
//      <o.6..6> BCR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BCR_BCR5  -----------------------------------
// SVD Line: 12804

//  <item> SFDITEM_FIELD__PB_PB_BCR_BCR5
//    <name> BCR5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x30000120) Port n Output Bit Clear 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BCR ) </loc>
//      <o.5..5> BCR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BCR_BCR4  -----------------------------------
// SVD Line: 12810

//  <item> SFDITEM_FIELD__PB_PB_BCR_BCR4
//    <name> BCR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x30000120) Port n Output Bit Clear 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BCR ) </loc>
//      <o.4..4> BCR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BCR_BCR3  -----------------------------------
// SVD Line: 12816

//  <item> SFDITEM_FIELD__PB_PB_BCR_BCR3
//    <name> BCR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x30000120) Port n Output Bit Clear 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BCR ) </loc>
//      <o.3..3> BCR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BCR_BCR2  -----------------------------------
// SVD Line: 12822

//  <item> SFDITEM_FIELD__PB_PB_BCR_BCR2
//    <name> BCR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x30000120) Port n Output Bit Clear 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BCR ) </loc>
//      <o.2..2> BCR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BCR_BCR1  -----------------------------------
// SVD Line: 12828

//  <item> SFDITEM_FIELD__PB_PB_BCR_BCR1
//    <name> BCR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x30000120) Port n Output Bit Clear 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BCR ) </loc>
//      <o.1..1> BCR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PB_PB_BCR_BCR0  -----------------------------------
// SVD Line: 12834

//  <item> SFDITEM_FIELD__PB_PB_BCR_BCR0
//    <name> BCR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x30000120) Port n Output Bit Clear 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_BCR ) </loc>
//      <o.0..0> BCR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PB_PB_BCR  -----------------------------------
// SVD Line: 12752

//  <rtree> SFDITEM_REG__PB_PB_BCR
//    <name> PB_BCR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x30000120) Port n Output Bit Clear Register </i>
//    <loc> ( (unsigned int)((PB_PB_BCR >> 0) & 0xFFFFFFFF), ((PB_PB_BCR = (PB_PB_BCR & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PB_PB_BCR_BCR12 </item>
//    <item> SFDITEM_FIELD__PB_PB_BCR_BCR11 </item>
//    <item> SFDITEM_FIELD__PB_PB_BCR_BCR10 </item>
//    <item> SFDITEM_FIELD__PB_PB_BCR_BCR9 </item>
//    <item> SFDITEM_FIELD__PB_PB_BCR_BCR8 </item>
//    <item> SFDITEM_FIELD__PB_PB_BCR_BCR7 </item>
//    <item> SFDITEM_FIELD__PB_PB_BCR_BCR6 </item>
//    <item> SFDITEM_FIELD__PB_PB_BCR_BCR5 </item>
//    <item> SFDITEM_FIELD__PB_PB_BCR_BCR4 </item>
//    <item> SFDITEM_FIELD__PB_PB_BCR_BCR3 </item>
//    <item> SFDITEM_FIELD__PB_PB_BCR_BCR2 </item>
//    <item> SFDITEM_FIELD__PB_PB_BCR_BCR1 </item>
//    <item> SFDITEM_FIELD__PB_PB_BCR_BCR0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: PB_PB_OUTDMSK  ------------------------------
// SVD Line: 12842

unsigned int PB_PB_OUTDMSK __AT (0x30000124);



// ---------------------------  Field Item: PB_PB_OUTDMSK_OUTDMSK12  ------------------------------
// SVD Line: 12852

//  <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK12
//    <name> OUTDMSK12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000124) Port n Output Data Mask 12 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDMSK ) </loc>
//      <o.12..12> OUTDMSK12
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PB_PB_OUTDMSK_OUTDMSK11  ------------------------------
// SVD Line: 12858

//  <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK11
//    <name> OUTDMSK11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000124) Port n Output Data Mask 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDMSK ) </loc>
//      <o.11..11> OUTDMSK11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PB_PB_OUTDMSK_OUTDMSK10  ------------------------------
// SVD Line: 12864

//  <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK10
//    <name> OUTDMSK10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000124) Port n Output Data Mask 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDMSK ) </loc>
//      <o.10..10> OUTDMSK10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PB_PB_OUTDMSK_OUTDMSK9  -------------------------------
// SVD Line: 12870

//  <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK9
//    <name> OUTDMSK9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000124) Port n Output Data Mask 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDMSK ) </loc>
//      <o.9..9> OUTDMSK9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PB_PB_OUTDMSK_OUTDMSK8  -------------------------------
// SVD Line: 12876

//  <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK8
//    <name> OUTDMSK8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000124) Port n Output Data Mask 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDMSK ) </loc>
//      <o.8..8> OUTDMSK8
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PB_PB_OUTDMSK_OUTDMSK7  -------------------------------
// SVD Line: 12882

//  <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK7
//    <name> OUTDMSK7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000124) Port n Output Data Mask 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDMSK ) </loc>
//      <o.7..7> OUTDMSK7
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PB_PB_OUTDMSK_OUTDMSK6  -------------------------------
// SVD Line: 12888

//  <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK6
//    <name> OUTDMSK6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000124) Port n Output Data Mask 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDMSK ) </loc>
//      <o.6..6> OUTDMSK6
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PB_PB_OUTDMSK_OUTDMSK5  -------------------------------
// SVD Line: 12894

//  <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK5
//    <name> OUTDMSK5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000124) Port n Output Data Mask 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDMSK ) </loc>
//      <o.5..5> OUTDMSK5
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PB_PB_OUTDMSK_OUTDMSK4  -------------------------------
// SVD Line: 12900

//  <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK4
//    <name> OUTDMSK4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000124) Port n Output Data Mask 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDMSK ) </loc>
//      <o.4..4> OUTDMSK4
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PB_PB_OUTDMSK_OUTDMSK3  -------------------------------
// SVD Line: 12906

//  <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK3
//    <name> OUTDMSK3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000124) Port n Output Data Mask 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDMSK ) </loc>
//      <o.3..3> OUTDMSK3
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PB_PB_OUTDMSK_OUTDMSK2  -------------------------------
// SVD Line: 12912

//  <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK2
//    <name> OUTDMSK2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000124) Port n Output Data Mask 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDMSK ) </loc>
//      <o.2..2> OUTDMSK2
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PB_PB_OUTDMSK_OUTDMSK1  -------------------------------
// SVD Line: 12918

//  <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK1
//    <name> OUTDMSK1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000124) Port n Output Data Mask 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDMSK ) </loc>
//      <o.1..1> OUTDMSK1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PB_PB_OUTDMSK_OUTDMSK0  -------------------------------
// SVD Line: 12924

//  <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK0
//    <name> OUTDMSK0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000124) Port n Output Data Mask 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_OUTDMSK ) </loc>
//      <o.0..0> OUTDMSK0
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: PB_PB_OUTDMSK  ---------------------------------
// SVD Line: 12842

//  <rtree> SFDITEM_REG__PB_PB_OUTDMSK
//    <name> PB_OUTDMSK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000124) Port n Output Data Mask Register </i>
//    <loc> ( (unsigned int)((PB_PB_OUTDMSK >> 0) & 0xFFFFFFFF), ((PB_PB_OUTDMSK = (PB_PB_OUTDMSK & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK12 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK11 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK10 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK9 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK8 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK7 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK6 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK5 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK4 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK3 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK2 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK1 </item>
//    <item> SFDITEM_FIELD__PB_PB_OUTDMSK_OUTDMSK0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PB_PB_DBCR  -------------------------------
// SVD Line: 12932

unsigned int PB_PB_DBCR __AT (0x30000128);



// ------------------------------  Field Item: PB_PB_DBCR_DBCLK  ----------------------------------
// SVD Line: 12942

//  <item> SFDITEM_FIELD__PB_PB_DBCR_DBCLK
//    <name> DBCLK </name>
//    <rw> 
//    <i> [Bits 18..16] RW (@ 0x30000128) Port n Debounce Filter Sampling Clock Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((PB_PB_DBCR >> 16) & 0x7), ((PB_PB_DBCR = (PB_PB_DBCR & ~(0x7UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_DBCR_DBEN12  ---------------------------------
// SVD Line: 12948

//  <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN12
//    <name> DBEN12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000128) Port n Debounce Enable 12 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_DBCR ) </loc>
//      <o.12..12> DBEN12
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_DBCR_DBEN11  ---------------------------------
// SVD Line: 12954

//  <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN11
//    <name> DBEN11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000128) Port n Debounce Enable 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_DBCR ) </loc>
//      <o.11..11> DBEN11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_DBCR_DBEN10  ---------------------------------
// SVD Line: 12960

//  <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN10
//    <name> DBEN10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000128) Port n Debounce Enable 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_DBCR ) </loc>
//      <o.10..10> DBEN10
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_DBCR_DBEN9  ----------------------------------
// SVD Line: 12966

//  <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN9
//    <name> DBEN9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000128) Port n Debounce Enable 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_DBCR ) </loc>
//      <o.9..9> DBEN9
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_DBCR_DBEN8  ----------------------------------
// SVD Line: 12972

//  <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN8
//    <name> DBEN8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000128) Port n Debounce Enable 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_DBCR ) </loc>
//      <o.8..8> DBEN8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_DBCR_DBEN7  ----------------------------------
// SVD Line: 12978

//  <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN7
//    <name> DBEN7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000128) Port n Debounce Enable 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_DBCR ) </loc>
//      <o.7..7> DBEN7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_DBCR_DBEN6  ----------------------------------
// SVD Line: 12984

//  <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN6
//    <name> DBEN6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000128) Port n Debounce Enable 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_DBCR ) </loc>
//      <o.6..6> DBEN6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_DBCR_DBEN5  ----------------------------------
// SVD Line: 12990

//  <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN5
//    <name> DBEN5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000128) Port n Debounce Enable 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_DBCR ) </loc>
//      <o.5..5> DBEN5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_DBCR_DBEN4  ----------------------------------
// SVD Line: 12996

//  <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN4
//    <name> DBEN4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000128) Port n Debounce Enable 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_DBCR ) </loc>
//      <o.4..4> DBEN4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_DBCR_DBEN3  ----------------------------------
// SVD Line: 13002

//  <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN3
//    <name> DBEN3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000128) Port n Debounce Enable 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_DBCR ) </loc>
//      <o.3..3> DBEN3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_DBCR_DBEN2  ----------------------------------
// SVD Line: 13008

//  <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN2
//    <name> DBEN2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000128) Port n Debounce Enable 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_DBCR ) </loc>
//      <o.2..2> DBEN2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_DBCR_DBEN1  ----------------------------------
// SVD Line: 13014

//  <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN1
//    <name> DBEN1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000128) Port n Debounce Enable 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_DBCR ) </loc>
//      <o.1..1> DBEN1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PB_PB_DBCR_DBEN0  ----------------------------------
// SVD Line: 13020

//  <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN0
//    <name> DBEN0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000128) Port n Debounce Enable 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PB_PB_DBCR ) </loc>
//      <o.0..0> DBEN0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: PB_PB_DBCR  -----------------------------------
// SVD Line: 12932

//  <rtree> SFDITEM_REG__PB_PB_DBCR
//    <name> PB_DBCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000128) Port n Debounce Control Register </i>
//    <loc> ( (unsigned int)((PB_PB_DBCR >> 0) & 0xFFFFFFFF), ((PB_PB_DBCR = (PB_PB_DBCR & ~(0x71FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x71FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PB_PB_DBCR_DBCLK </item>
//    <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN12 </item>
//    <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN11 </item>
//    <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN10 </item>
//    <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN9 </item>
//    <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN8 </item>
//    <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN7 </item>
//    <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN6 </item>
//    <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN5 </item>
//    <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN4 </item>
//    <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN3 </item>
//    <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN2 </item>
//    <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN1 </item>
//    <item> SFDITEM_FIELD__PB_PB_DBCR_DBEN0 </item>
//  </rtree>
//  


// -----------------------------------  Peripheral View: PB  --------------------------------------
// SVD Line: 12096

//  <view> PB
//    <name> PB </name>
//    <item> SFDITEM_REG__PB_MOD </item>
//    <item> SFDITEM_REG__PB_TYP </item>
//    <item> SFDITEM_REG__PB_AFSR1 </item>
//    <item> SFDITEM_REG__PB_AFSR2 </item>
//    <item> SFDITEM_REG__PB_PUPD </item>
//    <item> SFDITEM_REG__PB_INDR </item>
//    <item> SFDITEM_REG__PB_OUTDR </item>
//    <item> SFDITEM_REG__PB_BSR </item>
//    <item> SFDITEM_REG__PB_BCR </item>
//    <item> SFDITEM_REG__PB_OUTDMSK </item>
//    <item> SFDITEM_REG__PB_DBCR </item>
//    <item> SFDITEM_REG__PB_PB_MOD </item>
//    <item> SFDITEM_REG__PB_PB_TYP </item>
//    <item> SFDITEM_REG__PB_PB_AFSR1 </item>
//    <item> SFDITEM_REG__PB_PB_AFSR2 </item>
//    <item> SFDITEM_REG__PB_PB_PUPD </item>
//    <item> SFDITEM_REG__PB_PB_INDR </item>
//    <item> SFDITEM_REG__PB_PB_OUTDR </item>
//    <item> SFDITEM_REG__PB_PB_BSR </item>
//    <item> SFDITEM_REG__PB_PB_BCR </item>
//    <item> SFDITEM_REG__PB_PB_OUTDMSK </item>
//    <item> SFDITEM_REG__PB_PB_DBCR </item>
//  </view>
//  


// ------------------------------  Register Item Address: PC_MOD  ---------------------------------
// SVD Line: 8657

unsigned int PC_MOD __AT (0x30000200);



// --------------------------------  Field Item: PC_MOD_MODE12  -----------------------------------
// SVD Line: 8666

//  <item> SFDITEM_FIELD__PC_MOD_MODE12
//    <name> MODE12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x30000200) \nPort n Mode Selection 12\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_MOD ) </loc>
//      <o.25..24> MODE12
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_MOD_MODE11  -----------------------------------
// SVD Line: 8689

//  <item> SFDITEM_FIELD__PC_MOD_MODE11
//    <name> MODE11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x30000200) \nPort n Mode Selection 11\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_MOD ) </loc>
//      <o.23..22> MODE11
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_MOD_MODE10  -----------------------------------
// SVD Line: 8712

//  <item> SFDITEM_FIELD__PC_MOD_MODE10
//    <name> MODE10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x30000200) \nPort n Mode Selection 10\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_MOD ) </loc>
//      <o.21..20> MODE10
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_MOD_MODE9  ------------------------------------
// SVD Line: 8735

//  <item> SFDITEM_FIELD__PC_MOD_MODE9
//    <name> MODE9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x30000200) \nPort n Mode Selection 9\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_MOD ) </loc>
//      <o.19..18> MODE9
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_MOD_MODE8  ------------------------------------
// SVD Line: 8758

//  <item> SFDITEM_FIELD__PC_MOD_MODE8
//    <name> MODE8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x30000200) \nPort n Mode Selection 8\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_MOD ) </loc>
//      <o.17..16> MODE8
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_MOD_MODE7  ------------------------------------
// SVD Line: 8781

//  <item> SFDITEM_FIELD__PC_MOD_MODE7
//    <name> MODE7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x30000200) \nPort n Mode Selection 7\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_MOD ) </loc>
//      <o.15..14> MODE7
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_MOD_MODE6  ------------------------------------
// SVD Line: 8804

//  <item> SFDITEM_FIELD__PC_MOD_MODE6
//    <name> MODE6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x30000200) \nPort n Mode Selection 6\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_MOD ) </loc>
//      <o.13..12> MODE6
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_MOD_MODE5  ------------------------------------
// SVD Line: 8827

//  <item> SFDITEM_FIELD__PC_MOD_MODE5
//    <name> MODE5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x30000200) \nPort n Mode Selection 5\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_MOD ) </loc>
//      <o.11..10> MODE5
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_MOD_MODE4  ------------------------------------
// SVD Line: 8850

//  <item> SFDITEM_FIELD__PC_MOD_MODE4
//    <name> MODE4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x30000200) \nPort n Mode Selection 4\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_MOD ) </loc>
//      <o.9..8> MODE4
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_MOD_MODE3  ------------------------------------
// SVD Line: 8873

//  <item> SFDITEM_FIELD__PC_MOD_MODE3
//    <name> MODE3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x30000200) \nPort n Mode Selection 3\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_MOD ) </loc>
//      <o.7..6> MODE3
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_MOD_MODE2  ------------------------------------
// SVD Line: 8896

//  <item> SFDITEM_FIELD__PC_MOD_MODE2
//    <name> MODE2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x30000200) \nPort n Mode Selection 2\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_MOD ) </loc>
//      <o.5..4> MODE2
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_MOD_MODE1  ------------------------------------
// SVD Line: 8919

//  <item> SFDITEM_FIELD__PC_MOD_MODE1
//    <name> MODE1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x30000200) \nPort n Mode Selection 1\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_MOD ) </loc>
//      <o.3..2> MODE1
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_MOD_MODE0  ------------------------------------
// SVD Line: 8942

//  <item> SFDITEM_FIELD__PC_MOD_MODE0
//    <name> MODE0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x30000200) \nPort n Mode Selection 0\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_MOD ) </loc>
//      <o.1..0> MODE0
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PC_MOD  -------------------------------------
// SVD Line: 8657

//  <rtree> SFDITEM_REG__PC_MOD
//    <name> MOD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000200) Port n Mode Register </i>
//    <loc> ( (unsigned int)((PC_MOD >> 0) & 0xFFFFFFFF), ((PC_MOD = (PC_MOD & ~(0x3FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PC_MOD_MODE12 </item>
//    <item> SFDITEM_FIELD__PC_MOD_MODE11 </item>
//    <item> SFDITEM_FIELD__PC_MOD_MODE10 </item>
//    <item> SFDITEM_FIELD__PC_MOD_MODE9 </item>
//    <item> SFDITEM_FIELD__PC_MOD_MODE8 </item>
//    <item> SFDITEM_FIELD__PC_MOD_MODE7 </item>
//    <item> SFDITEM_FIELD__PC_MOD_MODE6 </item>
//    <item> SFDITEM_FIELD__PC_MOD_MODE5 </item>
//    <item> SFDITEM_FIELD__PC_MOD_MODE4 </item>
//    <item> SFDITEM_FIELD__PC_MOD_MODE3 </item>
//    <item> SFDITEM_FIELD__PC_MOD_MODE2 </item>
//    <item> SFDITEM_FIELD__PC_MOD_MODE1 </item>
//    <item> SFDITEM_FIELD__PC_MOD_MODE0 </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: PC_TYP  ---------------------------------
// SVD Line: 8967

unsigned int PC_TYP __AT (0x30000204);



// --------------------------------  Field Item: PC_TYP_TYP12  ------------------------------------
// SVD Line: 8976

//  <item> SFDITEM_FIELD__PC_TYP_TYP12
//    <name> TYP12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000204) \nPort n Output Type Selection 12\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_TYP ) </loc>
//      <o.12..12> TYP12
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_TYP_TYP11  ------------------------------------
// SVD Line: 8994

//  <item> SFDITEM_FIELD__PC_TYP_TYP11
//    <name> TYP11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000204) \nPort n Output Type Selection 11\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_TYP ) </loc>
//      <o.11..11> TYP11
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_TYP_TYP10  ------------------------------------
// SVD Line: 9012

//  <item> SFDITEM_FIELD__PC_TYP_TYP10
//    <name> TYP10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000204) \nPort n Output Type Selection 10\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_TYP ) </loc>
//      <o.10..10> TYP10
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_TYP_TYP9  ------------------------------------
// SVD Line: 9030

//  <item> SFDITEM_FIELD__PC_TYP_TYP9
//    <name> TYP9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000204) \nPort n Output Type Selection 9\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_TYP ) </loc>
//      <o.9..9> TYP9
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_TYP_TYP8  ------------------------------------
// SVD Line: 9048

//  <item> SFDITEM_FIELD__PC_TYP_TYP8
//    <name> TYP8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000204) \nPort n Output Type Selection 8\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_TYP ) </loc>
//      <o.8..8> TYP8
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_TYP_TYP7  ------------------------------------
// SVD Line: 9066

//  <item> SFDITEM_FIELD__PC_TYP_TYP7
//    <name> TYP7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000204) \nPort n Output Type Selection 7\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_TYP ) </loc>
//      <o.7..7> TYP7
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_TYP_TYP6  ------------------------------------
// SVD Line: 9084

//  <item> SFDITEM_FIELD__PC_TYP_TYP6
//    <name> TYP6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000204) \nPort n Output Type Selection 6\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_TYP ) </loc>
//      <o.6..6> TYP6
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_TYP_TYP5  ------------------------------------
// SVD Line: 9102

//  <item> SFDITEM_FIELD__PC_TYP_TYP5
//    <name> TYP5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000204) Port n Output Type Selection 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_TYP ) </loc>
//      <o.5..5> TYP5
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: PC_TYP_TYP4  ------------------------------------
// SVD Line: 9108

//  <item> SFDITEM_FIELD__PC_TYP_TYP4
//    <name> TYP4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000204) \nPort n Output Type Selection 4\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_TYP ) </loc>
//      <o.4..4> TYP4
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_TYP_TYP3  ------------------------------------
// SVD Line: 9126

//  <item> SFDITEM_FIELD__PC_TYP_TYP3
//    <name> TYP3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000204) \nPort n Output Type Selection 3\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_TYP ) </loc>
//      <o.3..3> TYP3
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_TYP_TYP2  ------------------------------------
// SVD Line: 9144

//  <item> SFDITEM_FIELD__PC_TYP_TYP2
//    <name> TYP2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000204) \nPort n Output Type Selection 2\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_TYP ) </loc>
//      <o.2..2> TYP2
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_TYP_TYP1  ------------------------------------
// SVD Line: 9162

//  <item> SFDITEM_FIELD__PC_TYP_TYP1
//    <name> TYP1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000204) \nPort n Output Type Selection 1\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_TYP ) </loc>
//      <o.1..1> TYP1
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_TYP_TYP0  ------------------------------------
// SVD Line: 9180

//  <item> SFDITEM_FIELD__PC_TYP_TYP0
//    <name> TYP0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000204) \nPort n Output Type Selection 0\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_TYP ) </loc>
//      <o.0..0> TYP0
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PC_TYP  -------------------------------------
// SVD Line: 8967

//  <rtree> SFDITEM_REG__PC_TYP
//    <name> TYP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000204) Port n Output Type Selection Register </i>
//    <loc> ( (unsigned int)((PC_TYP >> 0) & 0xFFFFFFFF), ((PC_TYP = (PC_TYP & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PC_TYP_TYP12 </item>
//    <item> SFDITEM_FIELD__PC_TYP_TYP11 </item>
//    <item> SFDITEM_FIELD__PC_TYP_TYP10 </item>
//    <item> SFDITEM_FIELD__PC_TYP_TYP9 </item>
//    <item> SFDITEM_FIELD__PC_TYP_TYP8 </item>
//    <item> SFDITEM_FIELD__PC_TYP_TYP7 </item>
//    <item> SFDITEM_FIELD__PC_TYP_TYP6 </item>
//    <item> SFDITEM_FIELD__PC_TYP_TYP5 </item>
//    <item> SFDITEM_FIELD__PC_TYP_TYP4 </item>
//    <item> SFDITEM_FIELD__PC_TYP_TYP3 </item>
//    <item> SFDITEM_FIELD__PC_TYP_TYP2 </item>
//    <item> SFDITEM_FIELD__PC_TYP_TYP1 </item>
//    <item> SFDITEM_FIELD__PC_TYP_TYP0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PC_AFSR1  --------------------------------
// SVD Line: 9200

unsigned int PC_AFSR1 __AT (0x30000208);



// -------------------------------  Field Item: PC_AFSR1_AFSR7  -----------------------------------
// SVD Line: 9209

//  <item> SFDITEM_FIELD__PC_AFSR1_AFSR7
//    <name> AFSR7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x30000208) \nPort n Alternative Function Selection 7\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_AFSR1 ) </loc>
//      <o.31..28> AFSR7
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PC_AFSR1_AFSR6  -----------------------------------
// SVD Line: 9257

//  <item> SFDITEM_FIELD__PC_AFSR1_AFSR6
//    <name> AFSR6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x30000208) \nPort n Alternative Function Selection 6\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_AFSR1 ) </loc>
//      <o.27..24> AFSR6
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PC_AFSR1_AFSR5  -----------------------------------
// SVD Line: 9305

//  <item> SFDITEM_FIELD__PC_AFSR1_AFSR5
//    <name> AFSR5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x30000208) \nPort n Alternative Function Selection 5\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_AFSR1 ) </loc>
//      <o.23..20> AFSR5
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PC_AFSR1_AFSR4  -----------------------------------
// SVD Line: 9353

//  <item> SFDITEM_FIELD__PC_AFSR1_AFSR4
//    <name> AFSR4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x30000208) \nPort n Alternative Function Selection 4\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_AFSR1 ) </loc>
//      <o.19..16> AFSR4
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PC_AFSR1_AFSR3  -----------------------------------
// SVD Line: 9401

//  <item> SFDITEM_FIELD__PC_AFSR1_AFSR3
//    <name> AFSR3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x30000208) \nPort n Alternative Function Selection 3\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_AFSR1 ) </loc>
//      <o.15..12> AFSR3
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PC_AFSR1_AFSR2  -----------------------------------
// SVD Line: 9449

//  <item> SFDITEM_FIELD__PC_AFSR1_AFSR2
//    <name> AFSR2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x30000208) \nPort n Alternative Function Selection 2\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_AFSR1 ) </loc>
//      <o.11..8> AFSR2
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PC_AFSR1_AFSR1  -----------------------------------
// SVD Line: 9497

//  <item> SFDITEM_FIELD__PC_AFSR1_AFSR1
//    <name> AFSR1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x30000208) \nPort n Alternative Function Selection 1\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_AFSR1 ) </loc>
//      <o.7..4> AFSR1
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PC_AFSR1_AFSR0  -----------------------------------
// SVD Line: 9545

//  <item> SFDITEM_FIELD__PC_AFSR1_AFSR0
//    <name> AFSR0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x30000208) \nPort n Alternative Function Selection 0\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_AFSR1 ) </loc>
//      <o.3..0> AFSR0
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: PC_AFSR1  ------------------------------------
// SVD Line: 9200

//  <rtree> SFDITEM_REG__PC_AFSR1
//    <name> AFSR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000208) Port n Alternative Function Selection Register 1 </i>
//    <loc> ( (unsigned int)((PC_AFSR1 >> 0) & 0xFFFFFFFF), ((PC_AFSR1 = (PC_AFSR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PC_AFSR1_AFSR7 </item>
//    <item> SFDITEM_FIELD__PC_AFSR1_AFSR6 </item>
//    <item> SFDITEM_FIELD__PC_AFSR1_AFSR5 </item>
//    <item> SFDITEM_FIELD__PC_AFSR1_AFSR4 </item>
//    <item> SFDITEM_FIELD__PC_AFSR1_AFSR3 </item>
//    <item> SFDITEM_FIELD__PC_AFSR1_AFSR2 </item>
//    <item> SFDITEM_FIELD__PC_AFSR1_AFSR1 </item>
//    <item> SFDITEM_FIELD__PC_AFSR1_AFSR0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PC_AFSR2  --------------------------------
// SVD Line: 9595

unsigned int PC_AFSR2 __AT (0x3000020C);



// -------------------------------  Field Item: PC_AFSR2_AFSR12  ----------------------------------
// SVD Line: 9604

//  <item> SFDITEM_FIELD__PC_AFSR2_AFSR12
//    <name> AFSR12 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x3000020C) \nPort n Alternative Function Selection 12\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_AFSR2 ) </loc>
//      <o.19..16> AFSR12
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PC_AFSR2_AFSR11  ----------------------------------
// SVD Line: 9652

//  <item> SFDITEM_FIELD__PC_AFSR2_AFSR11
//    <name> AFSR11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x3000020C) \nPort n Alternative Function Selection 11\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_AFSR2 ) </loc>
//      <o.15..12> AFSR11
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PC_AFSR2_AFSR10  ----------------------------------
// SVD Line: 9700

//  <item> SFDITEM_FIELD__PC_AFSR2_AFSR10
//    <name> AFSR10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x3000020C) \nPort n Alternative Function Selection 10\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_AFSR2 ) </loc>
//      <o.11..8> AFSR10
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PC_AFSR2_AFSR9  -----------------------------------
// SVD Line: 9748

//  <item> SFDITEM_FIELD__PC_AFSR2_AFSR9
//    <name> AFSR9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x3000020C) \nPort n Alternative Function Selection 9\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_AFSR2 ) </loc>
//      <o.7..4> AFSR9
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PC_AFSR2_AFSR8  -----------------------------------
// SVD Line: 9796

//  <item> SFDITEM_FIELD__PC_AFSR2_AFSR8
//    <name> AFSR8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x3000020C) \nPort n Alternative Function Selection 8\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_AFSR2 ) </loc>
//      <o.3..0> AFSR8
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: PC_AFSR2  ------------------------------------
// SVD Line: 9595

//  <rtree> SFDITEM_REG__PC_AFSR2
//    <name> AFSR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x3000020C) Port n Alternative Function Selection Register 2 </i>
//    <loc> ( (unsigned int)((PC_AFSR2 >> 0) & 0xFFFFFFFF), ((PC_AFSR2 = (PC_AFSR2 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PC_AFSR2_AFSR12 </item>
//    <item> SFDITEM_FIELD__PC_AFSR2_AFSR11 </item>
//    <item> SFDITEM_FIELD__PC_AFSR2_AFSR10 </item>
//    <item> SFDITEM_FIELD__PC_AFSR2_AFSR9 </item>
//    <item> SFDITEM_FIELD__PC_AFSR2_AFSR8 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PC_PUPD  ---------------------------------
// SVD Line: 9846

unsigned int PC_PUPD __AT (0x30000210);



// -------------------------------  Field Item: PC_PUPD_PUPD12  -----------------------------------
// SVD Line: 9855

//  <item> SFDITEM_FIELD__PC_PUPD_PUPD12
//    <name> PUPD12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x30000210) \nPort n Pull-Up/Down Resistor Selection 12\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_PUPD ) </loc>
//      <o.25..24> PUPD12
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PC_PUPD_PUPD11  -----------------------------------
// SVD Line: 9878

//  <item> SFDITEM_FIELD__PC_PUPD_PUPD11
//    <name> PUPD11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x30000210) \nPort n Pull-Up/Down Resistor Selection 11\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_PUPD ) </loc>
//      <o.23..22> PUPD11
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PC_PUPD_PUPD10  -----------------------------------
// SVD Line: 9901

//  <item> SFDITEM_FIELD__PC_PUPD_PUPD10
//    <name> PUPD10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x30000210) \nPort n Pull-Up/Down Resistor Selection 10\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_PUPD ) </loc>
//      <o.21..20> PUPD10
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_PUPD_PUPD9  -----------------------------------
// SVD Line: 9924

//  <item> SFDITEM_FIELD__PC_PUPD_PUPD9
//    <name> PUPD9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x30000210) \nPort n Pull-Up/Down Resistor Selection 9\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_PUPD ) </loc>
//      <o.19..18> PUPD9
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_PUPD_PUPD8  -----------------------------------
// SVD Line: 9947

//  <item> SFDITEM_FIELD__PC_PUPD_PUPD8
//    <name> PUPD8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x30000210) \nPort n Pull-Up/Down Resistor Selection 8\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_PUPD ) </loc>
//      <o.17..16> PUPD8
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_PUPD_PUPD7  -----------------------------------
// SVD Line: 9970

//  <item> SFDITEM_FIELD__PC_PUPD_PUPD7
//    <name> PUPD7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x30000210) \nPort n Pull-Up/Down Resistor Selection 7\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_PUPD ) </loc>
//      <o.15..14> PUPD7
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_PUPD_PUPD6  -----------------------------------
// SVD Line: 9993

//  <item> SFDITEM_FIELD__PC_PUPD_PUPD6
//    <name> PUPD6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x30000210) \nPort n Pull-Up/Down Resistor Selection 6\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_PUPD ) </loc>
//      <o.13..12> PUPD6
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_PUPD_PUPD5  -----------------------------------
// SVD Line: 10016

//  <item> SFDITEM_FIELD__PC_PUPD_PUPD5
//    <name> PUPD5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x30000210) \nPort n Pull-Up/Down Resistor Selection 5\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_PUPD ) </loc>
//      <o.11..10> PUPD5
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_PUPD_PUPD4  -----------------------------------
// SVD Line: 10039

//  <item> SFDITEM_FIELD__PC_PUPD_PUPD4
//    <name> PUPD4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x30000210) \nPort n Pull-Up/Down Resistor Selection 4\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_PUPD ) </loc>
//      <o.9..8> PUPD4
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_PUPD_PUPD3  -----------------------------------
// SVD Line: 10062

//  <item> SFDITEM_FIELD__PC_PUPD_PUPD3
//    <name> PUPD3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x30000210) \nPort n Pull-Up/Down Resistor Selection 3\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_PUPD ) </loc>
//      <o.7..6> PUPD3
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_PUPD_PUPD2  -----------------------------------
// SVD Line: 10085

//  <item> SFDITEM_FIELD__PC_PUPD_PUPD2
//    <name> PUPD2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x30000210) \nPort n Pull-Up/Down Resistor Selection 2\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_PUPD ) </loc>
//      <o.5..4> PUPD2
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_PUPD_PUPD1  -----------------------------------
// SVD Line: 10108

//  <item> SFDITEM_FIELD__PC_PUPD_PUPD1
//    <name> PUPD1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x30000210) \nPort n Pull-Up/Down Resistor Selection 1\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_PUPD ) </loc>
//      <o.3..2> PUPD1
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_PUPD_PUPD0  -----------------------------------
// SVD Line: 10131

//  <item> SFDITEM_FIELD__PC_PUPD_PUPD0
//    <name> PUPD0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x30000210) \nPort n Pull-Up/Down Resistor Selection 0\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_PUPD ) </loc>
//      <o.1..0> PUPD0
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PC_PUPD  ------------------------------------
// SVD Line: 9846

//  <rtree> SFDITEM_REG__PC_PUPD
//    <name> PUPD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000210) Port n Pull-Up/Down Resistor Selection Register </i>
//    <loc> ( (unsigned int)((PC_PUPD >> 0) & 0xFFFFFFFF), ((PC_PUPD = (PC_PUPD & ~(0x3FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PC_PUPD_PUPD12 </item>
//    <item> SFDITEM_FIELD__PC_PUPD_PUPD11 </item>
//    <item> SFDITEM_FIELD__PC_PUPD_PUPD10 </item>
//    <item> SFDITEM_FIELD__PC_PUPD_PUPD9 </item>
//    <item> SFDITEM_FIELD__PC_PUPD_PUPD8 </item>
//    <item> SFDITEM_FIELD__PC_PUPD_PUPD7 </item>
//    <item> SFDITEM_FIELD__PC_PUPD_PUPD6 </item>
//    <item> SFDITEM_FIELD__PC_PUPD_PUPD5 </item>
//    <item> SFDITEM_FIELD__PC_PUPD_PUPD4 </item>
//    <item> SFDITEM_FIELD__PC_PUPD_PUPD3 </item>
//    <item> SFDITEM_FIELD__PC_PUPD_PUPD2 </item>
//    <item> SFDITEM_FIELD__PC_PUPD_PUPD1 </item>
//    <item> SFDITEM_FIELD__PC_PUPD_PUPD0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PC_INDR  ---------------------------------
// SVD Line: 10156

unsigned int PC_INDR __AT (0x30000214);



// -------------------------------  Field Item: PC_INDR_INDR12  -----------------------------------
// SVD Line: 10165

//  <item> SFDITEM_FIELD__PC_INDR_INDR12
//    <name> INDR12 </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x30000214) Port n Input Data 12 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_INDR ) </loc>
//      <o.12..12> INDR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_INDR_INDR11  -----------------------------------
// SVD Line: 10171

//  <item> SFDITEM_FIELD__PC_INDR_INDR11
//    <name> INDR11 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x30000214) Port n Input Data 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_INDR ) </loc>
//      <o.11..11> INDR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_INDR_INDR10  -----------------------------------
// SVD Line: 10177

//  <item> SFDITEM_FIELD__PC_INDR_INDR10
//    <name> INDR10 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x30000214) Port n Input Data 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_INDR ) </loc>
//      <o.10..10> INDR10
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PC_INDR_INDR9  -----------------------------------
// SVD Line: 10183

//  <item> SFDITEM_FIELD__PC_INDR_INDR9
//    <name> INDR9 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x30000214) Port n Input Data 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_INDR ) </loc>
//      <o.9..9> INDR9
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PC_INDR_INDR8  -----------------------------------
// SVD Line: 10189

//  <item> SFDITEM_FIELD__PC_INDR_INDR8
//    <name> INDR8 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x30000214) Port n Input Data 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_INDR ) </loc>
//      <o.8..8> INDR8
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PC_INDR_INDR7  -----------------------------------
// SVD Line: 10195

//  <item> SFDITEM_FIELD__PC_INDR_INDR7
//    <name> INDR7 </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x30000214) Port n Input Data 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_INDR ) </loc>
//      <o.7..7> INDR7
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PC_INDR_INDR6  -----------------------------------
// SVD Line: 10201

//  <item> SFDITEM_FIELD__PC_INDR_INDR6
//    <name> INDR6 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x30000214) Port n Input Data 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_INDR ) </loc>
//      <o.6..6> INDR6
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PC_INDR_INDR5  -----------------------------------
// SVD Line: 10207

//  <item> SFDITEM_FIELD__PC_INDR_INDR5
//    <name> INDR5 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x30000214) Port n Input Data 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_INDR ) </loc>
//      <o.5..5> INDR5
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PC_INDR_INDR4  -----------------------------------
// SVD Line: 10213

//  <item> SFDITEM_FIELD__PC_INDR_INDR4
//    <name> INDR4 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x30000214) Port n Input Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_INDR ) </loc>
//      <o.4..4> INDR4
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PC_INDR_INDR3  -----------------------------------
// SVD Line: 10219

//  <item> SFDITEM_FIELD__PC_INDR_INDR3
//    <name> INDR3 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x30000214) Port n Input Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_INDR ) </loc>
//      <o.3..3> INDR3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PC_INDR_INDR2  -----------------------------------
// SVD Line: 10225

//  <item> SFDITEM_FIELD__PC_INDR_INDR2
//    <name> INDR2 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x30000214) Port n Input Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_INDR ) </loc>
//      <o.2..2> INDR2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PC_INDR_INDR1  -----------------------------------
// SVD Line: 10231

//  <item> SFDITEM_FIELD__PC_INDR_INDR1
//    <name> INDR1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x30000214) Port n Input Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_INDR ) </loc>
//      <o.1..1> INDR1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PC_INDR_INDR0  -----------------------------------
// SVD Line: 10237

//  <item> SFDITEM_FIELD__PC_INDR_INDR0
//    <name> INDR0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x30000214) Port n Input Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_INDR ) </loc>
//      <o.0..0> INDR0
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: PC_INDR  ------------------------------------
// SVD Line: 10156

//  <rtree> SFDITEM_REG__PC_INDR
//    <name> INDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x30000214) Port n Input Data Register </i>
//    <loc> ( (unsigned int)((PC_INDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__PC_INDR_INDR12 </item>
//    <item> SFDITEM_FIELD__PC_INDR_INDR11 </item>
//    <item> SFDITEM_FIELD__PC_INDR_INDR10 </item>
//    <item> SFDITEM_FIELD__PC_INDR_INDR9 </item>
//    <item> SFDITEM_FIELD__PC_INDR_INDR8 </item>
//    <item> SFDITEM_FIELD__PC_INDR_INDR7 </item>
//    <item> SFDITEM_FIELD__PC_INDR_INDR6 </item>
//    <item> SFDITEM_FIELD__PC_INDR_INDR5 </item>
//    <item> SFDITEM_FIELD__PC_INDR_INDR4 </item>
//    <item> SFDITEM_FIELD__PC_INDR_INDR3 </item>
//    <item> SFDITEM_FIELD__PC_INDR_INDR2 </item>
//    <item> SFDITEM_FIELD__PC_INDR_INDR1 </item>
//    <item> SFDITEM_FIELD__PC_INDR_INDR0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PC_OUTDR  --------------------------------
// SVD Line: 10245

unsigned int PC_OUTDR __AT (0x30000218);



// ------------------------------  Field Item: PC_OUTDR_OUTDR12  ----------------------------------
// SVD Line: 10254

//  <item> SFDITEM_FIELD__PC_OUTDR_OUTDR12
//    <name> OUTDR12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000218) Port n Output Data 12 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_OUTDR ) </loc>
//      <o.12..12> OUTDR12
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PC_OUTDR_OUTDR11  ----------------------------------
// SVD Line: 10260

//  <item> SFDITEM_FIELD__PC_OUTDR_OUTDR11
//    <name> OUTDR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000218) Port n Output Data 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_OUTDR ) </loc>
//      <o.11..11> OUTDR11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PC_OUTDR_OUTDR10  ----------------------------------
// SVD Line: 10266

//  <item> SFDITEM_FIELD__PC_OUTDR_OUTDR10
//    <name> OUTDR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000218) Port n Output Data 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_OUTDR ) </loc>
//      <o.10..10> OUTDR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_OUTDR_OUTDR9  ----------------------------------
// SVD Line: 10272

//  <item> SFDITEM_FIELD__PC_OUTDR_OUTDR9
//    <name> OUTDR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000218) Port n Output Data 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_OUTDR ) </loc>
//      <o.9..9> OUTDR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_OUTDR_OUTDR8  ----------------------------------
// SVD Line: 10278

//  <item> SFDITEM_FIELD__PC_OUTDR_OUTDR8
//    <name> OUTDR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000218) Port n Output Data 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_OUTDR ) </loc>
//      <o.8..8> OUTDR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_OUTDR_OUTDR7  ----------------------------------
// SVD Line: 10284

//  <item> SFDITEM_FIELD__PC_OUTDR_OUTDR7
//    <name> OUTDR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000218) Port n Output Data 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_OUTDR ) </loc>
//      <o.7..7> OUTDR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_OUTDR_OUTDR6  ----------------------------------
// SVD Line: 10290

//  <item> SFDITEM_FIELD__PC_OUTDR_OUTDR6
//    <name> OUTDR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000218) Port n Output Data 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_OUTDR ) </loc>
//      <o.6..6> OUTDR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_OUTDR_OUTDR5  ----------------------------------
// SVD Line: 10296

//  <item> SFDITEM_FIELD__PC_OUTDR_OUTDR5
//    <name> OUTDR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000218) Port n Output Data 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_OUTDR ) </loc>
//      <o.5..5> OUTDR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_OUTDR_OUTDR4  ----------------------------------
// SVD Line: 10302

//  <item> SFDITEM_FIELD__PC_OUTDR_OUTDR4
//    <name> OUTDR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000218) Port n Output Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_OUTDR ) </loc>
//      <o.4..4> OUTDR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_OUTDR_OUTDR3  ----------------------------------
// SVD Line: 10308

//  <item> SFDITEM_FIELD__PC_OUTDR_OUTDR3
//    <name> OUTDR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000218) Port n Output Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_OUTDR ) </loc>
//      <o.3..3> OUTDR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_OUTDR_OUTDR2  ----------------------------------
// SVD Line: 10314

//  <item> SFDITEM_FIELD__PC_OUTDR_OUTDR2
//    <name> OUTDR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000218) Port n Output Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_OUTDR ) </loc>
//      <o.2..2> OUTDR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_OUTDR_OUTDR1  ----------------------------------
// SVD Line: 10320

//  <item> SFDITEM_FIELD__PC_OUTDR_OUTDR1
//    <name> OUTDR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000218) Port n Output Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_OUTDR ) </loc>
//      <o.1..1> OUTDR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_OUTDR_OUTDR0  ----------------------------------
// SVD Line: 10326

//  <item> SFDITEM_FIELD__PC_OUTDR_OUTDR0
//    <name> OUTDR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000218) Port n Output Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_OUTDR ) </loc>
//      <o.0..0> OUTDR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PC_OUTDR  ------------------------------------
// SVD Line: 10245

//  <rtree> SFDITEM_REG__PC_OUTDR
//    <name> OUTDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000218) Port n Output Data Register </i>
//    <loc> ( (unsigned int)((PC_OUTDR >> 0) & 0xFFFFFFFF), ((PC_OUTDR = (PC_OUTDR & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PC_OUTDR_OUTDR12 </item>
//    <item> SFDITEM_FIELD__PC_OUTDR_OUTDR11 </item>
//    <item> SFDITEM_FIELD__PC_OUTDR_OUTDR10 </item>
//    <item> SFDITEM_FIELD__PC_OUTDR_OUTDR9 </item>
//    <item> SFDITEM_FIELD__PC_OUTDR_OUTDR8 </item>
//    <item> SFDITEM_FIELD__PC_OUTDR_OUTDR7 </item>
//    <item> SFDITEM_FIELD__PC_OUTDR_OUTDR6 </item>
//    <item> SFDITEM_FIELD__PC_OUTDR_OUTDR5 </item>
//    <item> SFDITEM_FIELD__PC_OUTDR_OUTDR4 </item>
//    <item> SFDITEM_FIELD__PC_OUTDR_OUTDR3 </item>
//    <item> SFDITEM_FIELD__PC_OUTDR_OUTDR2 </item>
//    <item> SFDITEM_FIELD__PC_OUTDR_OUTDR1 </item>
//    <item> SFDITEM_FIELD__PC_OUTDR_OUTDR0 </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: PC_BSR  ---------------------------------
// SVD Line: 10334

unsigned int PC_BSR __AT (0x3000021C);



// --------------------------------  Field Item: PC_BSR_BSR12  ------------------------------------
// SVD Line: 10343

//  <item> SFDITEM_FIELD__PC_BSR_BSR12
//    <name> BSR12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x3000021C) \nPort n Output Bit Set 12\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BSR ) </loc>
//      <o.12..12> BSR12
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_BSR_BSR11  ------------------------------------
// SVD Line: 10361

//  <item> SFDITEM_FIELD__PC_BSR_BSR11
//    <name> BSR11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x3000021C) \nPort n Output Bit Set 11\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BSR ) </loc>
//      <o.11..11> BSR11
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_BSR_BSR10  ------------------------------------
// SVD Line: 10379

//  <item> SFDITEM_FIELD__PC_BSR_BSR10
//    <name> BSR10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x3000021C) \nPort n Output Bit Set 10\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BSR ) </loc>
//      <o.10..10> BSR10
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_BSR_BSR9  ------------------------------------
// SVD Line: 10397

//  <item> SFDITEM_FIELD__PC_BSR_BSR9
//    <name> BSR9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x3000021C) \nPort n Output Bit Set 9\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BSR ) </loc>
//      <o.9..9> BSR9
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_BSR_BSR8  ------------------------------------
// SVD Line: 10415

//  <item> SFDITEM_FIELD__PC_BSR_BSR8
//    <name> BSR8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x3000021C) \nPort n Output Bit Set 8\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BSR ) </loc>
//      <o.8..8> BSR8
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_BSR_BSR7  ------------------------------------
// SVD Line: 10433

//  <item> SFDITEM_FIELD__PC_BSR_BSR7
//    <name> BSR7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x3000021C) \nPort n Output Bit Set 7\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BSR ) </loc>
//      <o.7..7> BSR7
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_BSR_BSR6  ------------------------------------
// SVD Line: 10451

//  <item> SFDITEM_FIELD__PC_BSR_BSR6
//    <name> BSR6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x3000021C) \nPort n Output Bit Set 6\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BSR ) </loc>
//      <o.6..6> BSR6
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_BSR_BSR5  ------------------------------------
// SVD Line: 10469

//  <item> SFDITEM_FIELD__PC_BSR_BSR5
//    <name> BSR5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x3000021C) \nPort n Output Bit Set 5\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BSR ) </loc>
//      <o.5..5> BSR5
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_BSR_BSR4  ------------------------------------
// SVD Line: 10487

//  <item> SFDITEM_FIELD__PC_BSR_BSR4
//    <name> BSR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x3000021C) \nPort n Output Bit Set 4\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BSR ) </loc>
//      <o.4..4> BSR4
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_BSR_BSR3  ------------------------------------
// SVD Line: 10505

//  <item> SFDITEM_FIELD__PC_BSR_BSR3
//    <name> BSR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x3000021C) \nPort n Output Bit Set 3\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BSR ) </loc>
//      <o.3..3> BSR3
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_BSR_BSR2  ------------------------------------
// SVD Line: 10523

//  <item> SFDITEM_FIELD__PC_BSR_BSR2
//    <name> BSR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x3000021C) \nPort n Output Bit Set 2\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BSR ) </loc>
//      <o.2..2> BSR2
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_BSR_BSR1  ------------------------------------
// SVD Line: 10541

//  <item> SFDITEM_FIELD__PC_BSR_BSR1
//    <name> BSR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x3000021C) \nPort n Output Bit Set 1\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BSR ) </loc>
//      <o.1..1> BSR1
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_BSR_BSR0  ------------------------------------
// SVD Line: 10559

//  <item> SFDITEM_FIELD__PC_BSR_BSR0
//    <name> BSR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x3000021C) \nPort n Output Bit Set 0\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BSR ) </loc>
//      <o.0..0> BSR0
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PC_BSR  -------------------------------------
// SVD Line: 10334

//  <rtree> SFDITEM_REG__PC_BSR
//    <name> BSR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x3000021C) Port n Output Bit Set Register </i>
//    <loc> ( (unsigned int)((PC_BSR >> 0) & 0xFFFFFFFF), ((PC_BSR = (PC_BSR & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PC_BSR_BSR12 </item>
//    <item> SFDITEM_FIELD__PC_BSR_BSR11 </item>
//    <item> SFDITEM_FIELD__PC_BSR_BSR10 </item>
//    <item> SFDITEM_FIELD__PC_BSR_BSR9 </item>
//    <item> SFDITEM_FIELD__PC_BSR_BSR8 </item>
//    <item> SFDITEM_FIELD__PC_BSR_BSR7 </item>
//    <item> SFDITEM_FIELD__PC_BSR_BSR6 </item>
//    <item> SFDITEM_FIELD__PC_BSR_BSR5 </item>
//    <item> SFDITEM_FIELD__PC_BSR_BSR4 </item>
//    <item> SFDITEM_FIELD__PC_BSR_BSR3 </item>
//    <item> SFDITEM_FIELD__PC_BSR_BSR2 </item>
//    <item> SFDITEM_FIELD__PC_BSR_BSR1 </item>
//    <item> SFDITEM_FIELD__PC_BSR_BSR0 </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: PC_BCR  ---------------------------------
// SVD Line: 10579

unsigned int PC_BCR __AT (0x30000220);



// --------------------------------  Field Item: PC_BCR_BCR12  ------------------------------------
// SVD Line: 10588

//  <item> SFDITEM_FIELD__PC_BCR_BCR12
//    <name> BCR12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x30000220) \nPort n Output Bit Clear 12\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BCR ) </loc>
//      <o.12..12> BCR12
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_BCR_BCR11  ------------------------------------
// SVD Line: 10606

//  <item> SFDITEM_FIELD__PC_BCR_BCR11
//    <name> BCR11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x30000220) \nPort n Output Bit Clear 11\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BCR ) </loc>
//      <o.11..11> BCR11
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_BCR_BCR10  ------------------------------------
// SVD Line: 10624

//  <item> SFDITEM_FIELD__PC_BCR_BCR10
//    <name> BCR10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x30000220) \nPort n Output Bit Clear 10\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BCR ) </loc>
//      <o.10..10> BCR10
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_BCR_BCR9  ------------------------------------
// SVD Line: 10642

//  <item> SFDITEM_FIELD__PC_BCR_BCR9
//    <name> BCR9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x30000220) \nPort n Output Bit Clear 9\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BCR ) </loc>
//      <o.9..9> BCR9
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_BCR_BCR8  ------------------------------------
// SVD Line: 10660

//  <item> SFDITEM_FIELD__PC_BCR_BCR8
//    <name> BCR8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x30000220) \nPort n Output Bit Clear 8\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BCR ) </loc>
//      <o.8..8> BCR8
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_BCR_BCR7  ------------------------------------
// SVD Line: 10678

//  <item> SFDITEM_FIELD__PC_BCR_BCR7
//    <name> BCR7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x30000220) \nPort n Output Bit Clear 7\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BCR ) </loc>
//      <o.7..7> BCR7
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_BCR_BCR6  ------------------------------------
// SVD Line: 10696

//  <item> SFDITEM_FIELD__PC_BCR_BCR6
//    <name> BCR6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x30000220) \nPort n Output Bit Clear 6\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BCR ) </loc>
//      <o.6..6> BCR6
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_BCR_BCR5  ------------------------------------
// SVD Line: 10714

//  <item> SFDITEM_FIELD__PC_BCR_BCR5
//    <name> BCR5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x30000220) \nPort n Output Bit Clear 5\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BCR ) </loc>
//      <o.5..5> BCR5
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_BCR_BCR4  ------------------------------------
// SVD Line: 10732

//  <item> SFDITEM_FIELD__PC_BCR_BCR4
//    <name> BCR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x30000220) \nPort n Output Bit Clear 4\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BCR ) </loc>
//      <o.4..4> BCR4
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_BCR_BCR3  ------------------------------------
// SVD Line: 10750

//  <item> SFDITEM_FIELD__PC_BCR_BCR3
//    <name> BCR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x30000220) \nPort n Output Bit Clear 3\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BCR ) </loc>
//      <o.3..3> BCR3
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_BCR_BCR2  ------------------------------------
// SVD Line: 10768

//  <item> SFDITEM_FIELD__PC_BCR_BCR2
//    <name> BCR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x30000220) \nPort n Output Bit Clear 2\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BCR ) </loc>
//      <o.2..2> BCR2
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_BCR_BCR1  ------------------------------------
// SVD Line: 10786

//  <item> SFDITEM_FIELD__PC_BCR_BCR1
//    <name> BCR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x30000220) \nPort n Output Bit Clear 1\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BCR ) </loc>
//      <o.1..1> BCR1
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PC_BCR_BCR0  ------------------------------------
// SVD Line: 10804

//  <item> SFDITEM_FIELD__PC_BCR_BCR0
//    <name> BCR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x30000220) \nPort n Output Bit Clear 0\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_BCR ) </loc>
//      <o.0..0> BCR0
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PC_BCR  -------------------------------------
// SVD Line: 10579

//  <rtree> SFDITEM_REG__PC_BCR
//    <name> BCR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x30000220) Port n Output Bit Clear Register </i>
//    <loc> ( (unsigned int)((PC_BCR >> 0) & 0xFFFFFFFF), ((PC_BCR = (PC_BCR & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PC_BCR_BCR12 </item>
//    <item> SFDITEM_FIELD__PC_BCR_BCR11 </item>
//    <item> SFDITEM_FIELD__PC_BCR_BCR10 </item>
//    <item> SFDITEM_FIELD__PC_BCR_BCR9 </item>
//    <item> SFDITEM_FIELD__PC_BCR_BCR8 </item>
//    <item> SFDITEM_FIELD__PC_BCR_BCR7 </item>
//    <item> SFDITEM_FIELD__PC_BCR_BCR6 </item>
//    <item> SFDITEM_FIELD__PC_BCR_BCR5 </item>
//    <item> SFDITEM_FIELD__PC_BCR_BCR4 </item>
//    <item> SFDITEM_FIELD__PC_BCR_BCR3 </item>
//    <item> SFDITEM_FIELD__PC_BCR_BCR2 </item>
//    <item> SFDITEM_FIELD__PC_BCR_BCR1 </item>
//    <item> SFDITEM_FIELD__PC_BCR_BCR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PC_OUTDMSK  -------------------------------
// SVD Line: 10824

unsigned int PC_OUTDMSK __AT (0x30000224);



// ----------------------------  Field Item: PC_OUTDMSK_OUTDMSK12  --------------------------------
// SVD Line: 10833

//  <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK12
//    <name> OUTDMSK12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000224) \nPort n Output Data Mask 12\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_OUTDMSK ) </loc>
//      <o.12..12> OUTDMSK12
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: PC_OUTDMSK_OUTDMSK11  --------------------------------
// SVD Line: 10851

//  <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK11
//    <name> OUTDMSK11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000224) \nPort n Output Data Mask 11\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_OUTDMSK ) </loc>
//      <o.11..11> OUTDMSK11
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: PC_OUTDMSK_OUTDMSK10  --------------------------------
// SVD Line: 10869

//  <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK10
//    <name> OUTDMSK10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000224) \nPort n Output Data Mask 10\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_OUTDMSK ) </loc>
//      <o.10..10> OUTDMSK10
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PC_OUTDMSK_OUTDMSK9  --------------------------------
// SVD Line: 10887

//  <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK9
//    <name> OUTDMSK9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000224) \nPort n Output Data Mask 9\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_OUTDMSK ) </loc>
//      <o.9..9> OUTDMSK9
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PC_OUTDMSK_OUTDMSK8  --------------------------------
// SVD Line: 10905

//  <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK8
//    <name> OUTDMSK8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000224) \nPort n Output Data Mask 8\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_OUTDMSK ) </loc>
//      <o.8..8> OUTDMSK8
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PC_OUTDMSK_OUTDMSK7  --------------------------------
// SVD Line: 10923

//  <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK7
//    <name> OUTDMSK7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000224) \nPort n Output Data Mask 7\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_OUTDMSK ) </loc>
//      <o.7..7> OUTDMSK7
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PC_OUTDMSK_OUTDMSK6  --------------------------------
// SVD Line: 10941

//  <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK6
//    <name> OUTDMSK6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000224) Port n Output Data Mask 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_OUTDMSK ) </loc>
//      <o.6..6> OUTDMSK6
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PC_OUTDMSK_OUTDMSK5  --------------------------------
// SVD Line: 10947

//  <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK5
//    <name> OUTDMSK5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000224) \nPort n Output Data Mask 5\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_OUTDMSK ) </loc>
//      <o.5..5> OUTDMSK5
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PC_OUTDMSK_OUTDMSK4  --------------------------------
// SVD Line: 10965

//  <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK4
//    <name> OUTDMSK4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000224) \nPort n Output Data Mask 4\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_OUTDMSK ) </loc>
//      <o.4..4> OUTDMSK4
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PC_OUTDMSK_OUTDMSK3  --------------------------------
// SVD Line: 10983

//  <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK3
//    <name> OUTDMSK3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000224) \nPort n Output Data Mask 3\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_OUTDMSK ) </loc>
//      <o.3..3> OUTDMSK3
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PC_OUTDMSK_OUTDMSK2  --------------------------------
// SVD Line: 11001

//  <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK2
//    <name> OUTDMSK2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000224) \nPort n Output Data Mask 2\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_OUTDMSK ) </loc>
//      <o.2..2> OUTDMSK2
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PC_OUTDMSK_OUTDMSK1  --------------------------------
// SVD Line: 11019

//  <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK1
//    <name> OUTDMSK1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000224) \nPort n Output Data Mask 1\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_OUTDMSK ) </loc>
//      <o.1..1> OUTDMSK1
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PC_OUTDMSK_OUTDMSK0  --------------------------------
// SVD Line: 11037

//  <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK0
//    <name> OUTDMSK0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000224) \nPort n Output Data Mask 0\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_OUTDMSK ) </loc>
//      <o.0..0> OUTDMSK0
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: PC_OUTDMSK  -----------------------------------
// SVD Line: 10824

//  <rtree> SFDITEM_REG__PC_OUTDMSK
//    <name> OUTDMSK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000224) Port n Output Data Mask Register </i>
//    <loc> ( (unsigned int)((PC_OUTDMSK >> 0) & 0xFFFFFFFF), ((PC_OUTDMSK = (PC_OUTDMSK & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK12 </item>
//    <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK11 </item>
//    <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK10 </item>
//    <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK9 </item>
//    <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK8 </item>
//    <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK7 </item>
//    <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK6 </item>
//    <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK5 </item>
//    <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK4 </item>
//    <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK3 </item>
//    <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK2 </item>
//    <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK1 </item>
//    <item> SFDITEM_FIELD__PC_OUTDMSK_OUTDMSK0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PC_DBCR  ---------------------------------
// SVD Line: 11057

unsigned int PC_DBCR __AT (0x30000228);



// --------------------------------  Field Item: PC_DBCR_DBCLK  -----------------------------------
// SVD Line: 11066

//  <item> SFDITEM_FIELD__PC_DBCR_DBCLK
//    <name> DBCLK </name>
//    <rw> 
//    <i> [Bits 18..16] RW (@ 0x30000228) \nPort n Debounce Filter Sampling Clock Selection\n0 : HCLK1 = HCLK/1\n1 : HCLK4 = HCLK/4\n2 : HCLK16 = HCLK/16\n3 : HCLK64 = HCLK/64\n4 : HCLK256 = HCLK/256\n5 : HCLK1024 = HCLK/1024\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_DBCR ) </loc>
//      <o.18..16> DBCLK
//        <0=> 0: HCLK1 = HCLK/1
//        <1=> 1: HCLK4 = HCLK/4
//        <2=> 2: HCLK16 = HCLK/16
//        <3=> 3: HCLK64 = HCLK/64
//        <4=> 4: HCLK256 = HCLK/256
//        <5=> 5: HCLK1024 = HCLK/1024
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PC_DBCR_DBEN12  -----------------------------------
// SVD Line: 11104

//  <item> SFDITEM_FIELD__PC_DBCR_DBEN12
//    <name> DBEN12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000228) \nPort n Debounce Enable 12\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_DBCR ) </loc>
//      <o.12..12> DBEN12
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PC_DBCR_DBEN11  -----------------------------------
// SVD Line: 11122

//  <item> SFDITEM_FIELD__PC_DBCR_DBEN11
//    <name> DBEN11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000228) \nPort n Debounce Enable 11\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_DBCR ) </loc>
//      <o.11..11> DBEN11
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PC_DBCR_DBEN10  -----------------------------------
// SVD Line: 11140

//  <item> SFDITEM_FIELD__PC_DBCR_DBEN10
//    <name> DBEN10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000228) \nPort n Debounce Enable 10\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_DBCR ) </loc>
//      <o.10..10> DBEN10
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_DBCR_DBEN9  -----------------------------------
// SVD Line: 11158

//  <item> SFDITEM_FIELD__PC_DBCR_DBEN9
//    <name> DBEN9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000228) \nPort n Debounce Enable 9\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_DBCR ) </loc>
//      <o.9..9> DBEN9
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_DBCR_DBEN8  -----------------------------------
// SVD Line: 11176

//  <item> SFDITEM_FIELD__PC_DBCR_DBEN8
//    <name> DBEN8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000228) \nPort n Debounce Enable 8\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_DBCR ) </loc>
//      <o.8..8> DBEN8
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_DBCR_DBEN7  -----------------------------------
// SVD Line: 11194

//  <item> SFDITEM_FIELD__PC_DBCR_DBEN7
//    <name> DBEN7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000228) \nPort n Debounce Enable 7\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_DBCR ) </loc>
//      <o.7..7> DBEN7
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_DBCR_DBEN6  -----------------------------------
// SVD Line: 11212

//  <item> SFDITEM_FIELD__PC_DBCR_DBEN6
//    <name> DBEN6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000228) \nPort n Debounce Enable 6\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_DBCR ) </loc>
//      <o.6..6> DBEN6
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_DBCR_DBEN5  -----------------------------------
// SVD Line: 11230

//  <item> SFDITEM_FIELD__PC_DBCR_DBEN5
//    <name> DBEN5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000228) \nPort n Debounce Enable 5\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_DBCR ) </loc>
//      <o.5..5> DBEN5
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_DBCR_DBEN4  -----------------------------------
// SVD Line: 11248

//  <item> SFDITEM_FIELD__PC_DBCR_DBEN4
//    <name> DBEN4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000228) \nPort n Debounce Enable 4\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_DBCR ) </loc>
//      <o.4..4> DBEN4
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_DBCR_DBEN3  -----------------------------------
// SVD Line: 11266

//  <item> SFDITEM_FIELD__PC_DBCR_DBEN3
//    <name> DBEN3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000228) \nPort n Debounce Enable 3\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_DBCR ) </loc>
//      <o.3..3> DBEN3
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_DBCR_DBEN2  -----------------------------------
// SVD Line: 11284

//  <item> SFDITEM_FIELD__PC_DBCR_DBEN2
//    <name> DBEN2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000228) \nPort n Debounce Enable 2\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_DBCR ) </loc>
//      <o.2..2> DBEN2
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_DBCR_DBEN1  -----------------------------------
// SVD Line: 11302

//  <item> SFDITEM_FIELD__PC_DBCR_DBEN1
//    <name> DBEN1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000228) \nPort n Debounce Enable 1\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_DBCR ) </loc>
//      <o.1..1> DBEN1
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PC_DBCR_DBEN0  -----------------------------------
// SVD Line: 11320

//  <item> SFDITEM_FIELD__PC_DBCR_DBEN0
//    <name> DBEN0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000228) \nPort n Debounce Enable 0\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PC_DBCR ) </loc>
//      <o.0..0> DBEN0
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PC_DBCR  ------------------------------------
// SVD Line: 11057

//  <rtree> SFDITEM_REG__PC_DBCR
//    <name> DBCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000228) Port n Debounce Control Register </i>
//    <loc> ( (unsigned int)((PC_DBCR >> 0) & 0xFFFFFFFF), ((PC_DBCR = (PC_DBCR & ~(0x71FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x71FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PC_DBCR_DBCLK </item>
//    <item> SFDITEM_FIELD__PC_DBCR_DBEN12 </item>
//    <item> SFDITEM_FIELD__PC_DBCR_DBEN11 </item>
//    <item> SFDITEM_FIELD__PC_DBCR_DBEN10 </item>
//    <item> SFDITEM_FIELD__PC_DBCR_DBEN9 </item>
//    <item> SFDITEM_FIELD__PC_DBCR_DBEN8 </item>
//    <item> SFDITEM_FIELD__PC_DBCR_DBEN7 </item>
//    <item> SFDITEM_FIELD__PC_DBCR_DBEN6 </item>
//    <item> SFDITEM_FIELD__PC_DBCR_DBEN5 </item>
//    <item> SFDITEM_FIELD__PC_DBCR_DBEN4 </item>
//    <item> SFDITEM_FIELD__PC_DBCR_DBEN3 </item>
//    <item> SFDITEM_FIELD__PC_DBCR_DBEN2 </item>
//    <item> SFDITEM_FIELD__PC_DBCR_DBEN1 </item>
//    <item> SFDITEM_FIELD__PC_DBCR_DBEN0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PC_PC_MOD  --------------------------------
// SVD Line: 13044

unsigned int PC_PC_MOD __AT (0x30000200);



// ------------------------------  Field Item: PC_PC_MOD_MODE11  ----------------------------------
// SVD Line: 13054

//  <item> SFDITEM_FIELD__PC_PC_MOD_MODE11
//    <name> MODE11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x30000200) Port n Mode Selection 11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_MOD >> 22) & 0x3), ((PC_PC_MOD = (PC_PC_MOD & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_MOD_MODE10  ----------------------------------
// SVD Line: 13060

//  <item> SFDITEM_FIELD__PC_PC_MOD_MODE10
//    <name> MODE10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x30000200) Port n Mode Selection 10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_MOD >> 20) & 0x3), ((PC_PC_MOD = (PC_PC_MOD & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_MOD_MODE9  ----------------------------------
// SVD Line: 13066

//  <item> SFDITEM_FIELD__PC_PC_MOD_MODE9
//    <name> MODE9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x30000200) Port n Mode Selection 9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_MOD >> 18) & 0x3), ((PC_PC_MOD = (PC_PC_MOD & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_MOD_MODE8  ----------------------------------
// SVD Line: 13072

//  <item> SFDITEM_FIELD__PC_PC_MOD_MODE8
//    <name> MODE8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x30000200) Port n Mode Selection 8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_MOD >> 16) & 0x3), ((PC_PC_MOD = (PC_PC_MOD & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_MOD_MODE7  ----------------------------------
// SVD Line: 13078

//  <item> SFDITEM_FIELD__PC_PC_MOD_MODE7
//    <name> MODE7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x30000200) Port n Mode Selection 7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_MOD >> 14) & 0x3), ((PC_PC_MOD = (PC_PC_MOD & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_MOD_MODE6  ----------------------------------
// SVD Line: 13084

//  <item> SFDITEM_FIELD__PC_PC_MOD_MODE6
//    <name> MODE6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x30000200) Port n Mode Selection 6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_MOD >> 12) & 0x3), ((PC_PC_MOD = (PC_PC_MOD & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_MOD_MODE5  ----------------------------------
// SVD Line: 13090

//  <item> SFDITEM_FIELD__PC_PC_MOD_MODE5
//    <name> MODE5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x30000200) Port n Mode Selection 5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_MOD >> 10) & 0x3), ((PC_PC_MOD = (PC_PC_MOD & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_MOD_MODE4  ----------------------------------
// SVD Line: 13096

//  <item> SFDITEM_FIELD__PC_PC_MOD_MODE4
//    <name> MODE4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x30000200) Port n Mode Selection 4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_MOD >> 8) & 0x3), ((PC_PC_MOD = (PC_PC_MOD & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_MOD_MODE3  ----------------------------------
// SVD Line: 13102

//  <item> SFDITEM_FIELD__PC_PC_MOD_MODE3
//    <name> MODE3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x30000200) Port n Mode Selection 3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_MOD >> 6) & 0x3), ((PC_PC_MOD = (PC_PC_MOD & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_MOD_MODE2  ----------------------------------
// SVD Line: 13108

//  <item> SFDITEM_FIELD__PC_PC_MOD_MODE2
//    <name> MODE2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x30000200) Port n Mode Selection 2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_MOD >> 4) & 0x3), ((PC_PC_MOD = (PC_PC_MOD & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_MOD_MODE1  ----------------------------------
// SVD Line: 13114

//  <item> SFDITEM_FIELD__PC_PC_MOD_MODE1
//    <name> MODE1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x30000200) Port n Mode Selection 1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_MOD >> 2) & 0x3), ((PC_PC_MOD = (PC_PC_MOD & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_MOD_MODE0  ----------------------------------
// SVD Line: 13120

//  <item> SFDITEM_FIELD__PC_PC_MOD_MODE0
//    <name> MODE0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x30000200) Port n Mode Selection 0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_MOD >> 0) & 0x3), ((PC_PC_MOD = (PC_PC_MOD & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PC_PC_MOD  -----------------------------------
// SVD Line: 13044

//  <rtree> SFDITEM_REG__PC_PC_MOD
//    <name> PC_MOD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000200) Port n Mode Register </i>
//    <loc> ( (unsigned int)((PC_PC_MOD >> 0) & 0xFFFFFFFF), ((PC_PC_MOD = (PC_PC_MOD & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PC_PC_MOD_MODE11 </item>
//    <item> SFDITEM_FIELD__PC_PC_MOD_MODE10 </item>
//    <item> SFDITEM_FIELD__PC_PC_MOD_MODE9 </item>
//    <item> SFDITEM_FIELD__PC_PC_MOD_MODE8 </item>
//    <item> SFDITEM_FIELD__PC_PC_MOD_MODE7 </item>
//    <item> SFDITEM_FIELD__PC_PC_MOD_MODE6 </item>
//    <item> SFDITEM_FIELD__PC_PC_MOD_MODE5 </item>
//    <item> SFDITEM_FIELD__PC_PC_MOD_MODE4 </item>
//    <item> SFDITEM_FIELD__PC_PC_MOD_MODE3 </item>
//    <item> SFDITEM_FIELD__PC_PC_MOD_MODE2 </item>
//    <item> SFDITEM_FIELD__PC_PC_MOD_MODE1 </item>
//    <item> SFDITEM_FIELD__PC_PC_MOD_MODE0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PC_PC_TYP  --------------------------------
// SVD Line: 13128

unsigned int PC_PC_TYP __AT (0x30000204);



// -------------------------------  Field Item: PC_PC_TYP_TYP11  ----------------------------------
// SVD Line: 13138

//  <item> SFDITEM_FIELD__PC_PC_TYP_TYP11
//    <name> TYP11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000204) Port n Output Type Selection 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_TYP ) </loc>
//      <o.11..11> TYP11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_TYP_TYP10  ----------------------------------
// SVD Line: 13144

//  <item> SFDITEM_FIELD__PC_PC_TYP_TYP10
//    <name> TYP10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000204) Port n Output Type Selection 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_TYP ) </loc>
//      <o.10..10> TYP10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_TYP_TYP9  -----------------------------------
// SVD Line: 13150

//  <item> SFDITEM_FIELD__PC_PC_TYP_TYP9
//    <name> TYP9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000204) Port n Output Type Selection 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_TYP ) </loc>
//      <o.9..9> TYP9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_TYP_TYP8  -----------------------------------
// SVD Line: 13156

//  <item> SFDITEM_FIELD__PC_PC_TYP_TYP8
//    <name> TYP8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000204) Port n Output Type Selection 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_TYP ) </loc>
//      <o.8..8> TYP8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_TYP_TYP7  -----------------------------------
// SVD Line: 13162

//  <item> SFDITEM_FIELD__PC_PC_TYP_TYP7
//    <name> TYP7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000204) Port n Output Type Selection 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_TYP ) </loc>
//      <o.7..7> TYP7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_TYP_TYP6  -----------------------------------
// SVD Line: 13168

//  <item> SFDITEM_FIELD__PC_PC_TYP_TYP6
//    <name> TYP6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000204) Port n Output Type Selection 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_TYP ) </loc>
//      <o.6..6> TYP6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_TYP_TYP5  -----------------------------------
// SVD Line: 13174

//  <item> SFDITEM_FIELD__PC_PC_TYP_TYP5
//    <name> TYP5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000204) Port n Output Type Selection 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_TYP ) </loc>
//      <o.5..5> TYP5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_TYP_TYP4  -----------------------------------
// SVD Line: 13180

//  <item> SFDITEM_FIELD__PC_PC_TYP_TYP4
//    <name> TYP4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000204) Port n Output Type Selection 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_TYP ) </loc>
//      <o.4..4> TYP4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_TYP_TYP3  -----------------------------------
// SVD Line: 13186

//  <item> SFDITEM_FIELD__PC_PC_TYP_TYP3
//    <name> TYP3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000204) Port n Output Type Selection 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_TYP ) </loc>
//      <o.3..3> TYP3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_TYP_TYP2  -----------------------------------
// SVD Line: 13192

//  <item> SFDITEM_FIELD__PC_PC_TYP_TYP2
//    <name> TYP2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000204) Port n Output Type Selection 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_TYP ) </loc>
//      <o.2..2> TYP2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_TYP_TYP1  -----------------------------------
// SVD Line: 13198

//  <item> SFDITEM_FIELD__PC_PC_TYP_TYP1
//    <name> TYP1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000204) Port n Output Type Selection 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_TYP ) </loc>
//      <o.1..1> TYP1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_TYP_TYP0  -----------------------------------
// SVD Line: 13204

//  <item> SFDITEM_FIELD__PC_PC_TYP_TYP0
//    <name> TYP0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000204) Port n Output Type Selection 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_TYP ) </loc>
//      <o.0..0> TYP0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PC_PC_TYP  -----------------------------------
// SVD Line: 13128

//  <rtree> SFDITEM_REG__PC_PC_TYP
//    <name> PC_TYP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000204) Port n Output Type Selection Register </i>
//    <loc> ( (unsigned int)((PC_PC_TYP >> 0) & 0xFFFFFFFF), ((PC_PC_TYP = (PC_PC_TYP & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PC_PC_TYP_TYP11 </item>
//    <item> SFDITEM_FIELD__PC_PC_TYP_TYP10 </item>
//    <item> SFDITEM_FIELD__PC_PC_TYP_TYP9 </item>
//    <item> SFDITEM_FIELD__PC_PC_TYP_TYP8 </item>
//    <item> SFDITEM_FIELD__PC_PC_TYP_TYP7 </item>
//    <item> SFDITEM_FIELD__PC_PC_TYP_TYP6 </item>
//    <item> SFDITEM_FIELD__PC_PC_TYP_TYP5 </item>
//    <item> SFDITEM_FIELD__PC_PC_TYP_TYP4 </item>
//    <item> SFDITEM_FIELD__PC_PC_TYP_TYP3 </item>
//    <item> SFDITEM_FIELD__PC_PC_TYP_TYP2 </item>
//    <item> SFDITEM_FIELD__PC_PC_TYP_TYP1 </item>
//    <item> SFDITEM_FIELD__PC_PC_TYP_TYP0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: PC_PC_AFSR1  -------------------------------
// SVD Line: 13212

unsigned int PC_PC_AFSR1 __AT (0x30000208);



// ------------------------------  Field Item: PC_PC_AFSR1_AFSR7  ---------------------------------
// SVD Line: 13222

//  <item> SFDITEM_FIELD__PC_PC_AFSR1_AFSR7
//    <name> AFSR7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x30000208) Port n Alternative Function Selection 7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_AFSR1 >> 28) & 0xF), ((PC_PC_AFSR1 = (PC_PC_AFSR1 & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_AFSR1_AFSR6  ---------------------------------
// SVD Line: 13228

//  <item> SFDITEM_FIELD__PC_PC_AFSR1_AFSR6
//    <name> AFSR6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x30000208) Port n Alternative Function Selection 6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_AFSR1 >> 24) & 0xF), ((PC_PC_AFSR1 = (PC_PC_AFSR1 & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_AFSR1_AFSR5  ---------------------------------
// SVD Line: 13234

//  <item> SFDITEM_FIELD__PC_PC_AFSR1_AFSR5
//    <name> AFSR5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x30000208) Port n Alternative Function Selection 5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_AFSR1 >> 20) & 0xF), ((PC_PC_AFSR1 = (PC_PC_AFSR1 & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_AFSR1_AFSR4  ---------------------------------
// SVD Line: 13240

//  <item> SFDITEM_FIELD__PC_PC_AFSR1_AFSR4
//    <name> AFSR4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x30000208) Port n Alternative Function Selection 4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_AFSR1 >> 16) & 0xF), ((PC_PC_AFSR1 = (PC_PC_AFSR1 & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_AFSR1_AFSR3  ---------------------------------
// SVD Line: 13246

//  <item> SFDITEM_FIELD__PC_PC_AFSR1_AFSR3
//    <name> AFSR3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x30000208) Port n Alternative Function Selection 3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_AFSR1 >> 12) & 0xF), ((PC_PC_AFSR1 = (PC_PC_AFSR1 & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_AFSR1_AFSR2  ---------------------------------
// SVD Line: 13252

//  <item> SFDITEM_FIELD__PC_PC_AFSR1_AFSR2
//    <name> AFSR2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x30000208) Port n Alternative Function Selection 2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_AFSR1 >> 8) & 0xF), ((PC_PC_AFSR1 = (PC_PC_AFSR1 & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_AFSR1_AFSR1  ---------------------------------
// SVD Line: 13258

//  <item> SFDITEM_FIELD__PC_PC_AFSR1_AFSR1
//    <name> AFSR1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x30000208) Port n Alternative Function Selection 1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_AFSR1 >> 4) & 0xF), ((PC_PC_AFSR1 = (PC_PC_AFSR1 & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_AFSR1_AFSR0  ---------------------------------
// SVD Line: 13264

//  <item> SFDITEM_FIELD__PC_PC_AFSR1_AFSR0
//    <name> AFSR0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x30000208) Port n Alternative Function Selection 0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_AFSR1 >> 0) & 0xF), ((PC_PC_AFSR1 = (PC_PC_AFSR1 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: PC_PC_AFSR1  ----------------------------------
// SVD Line: 13212

//  <rtree> SFDITEM_REG__PC_PC_AFSR1
//    <name> PC_AFSR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000208) Port n Alternative Function Selection Register 1 </i>
//    <loc> ( (unsigned int)((PC_PC_AFSR1 >> 0) & 0xFFFFFFFF), ((PC_PC_AFSR1 = (PC_PC_AFSR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PC_PC_AFSR1_AFSR7 </item>
//    <item> SFDITEM_FIELD__PC_PC_AFSR1_AFSR6 </item>
//    <item> SFDITEM_FIELD__PC_PC_AFSR1_AFSR5 </item>
//    <item> SFDITEM_FIELD__PC_PC_AFSR1_AFSR4 </item>
//    <item> SFDITEM_FIELD__PC_PC_AFSR1_AFSR3 </item>
//    <item> SFDITEM_FIELD__PC_PC_AFSR1_AFSR2 </item>
//    <item> SFDITEM_FIELD__PC_PC_AFSR1_AFSR1 </item>
//    <item> SFDITEM_FIELD__PC_PC_AFSR1_AFSR0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: PC_PC_AFSR2  -------------------------------
// SVD Line: 13272

unsigned int PC_PC_AFSR2 __AT (0x3000020C);



// -----------------------------  Field Item: PC_PC_AFSR2_AFSR11  ---------------------------------
// SVD Line: 13282

//  <item> SFDITEM_FIELD__PC_PC_AFSR2_AFSR11
//    <name> AFSR11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x3000020C) Port n Alternative Function Selection 11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_AFSR2 >> 12) & 0xF), ((PC_PC_AFSR2 = (PC_PC_AFSR2 & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: PC_PC_AFSR2_AFSR10  ---------------------------------
// SVD Line: 13288

//  <item> SFDITEM_FIELD__PC_PC_AFSR2_AFSR10
//    <name> AFSR10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x3000020C) Port n Alternative Function Selection 10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_AFSR2 >> 8) & 0xF), ((PC_PC_AFSR2 = (PC_PC_AFSR2 & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_AFSR2_AFSR9  ---------------------------------
// SVD Line: 13294

//  <item> SFDITEM_FIELD__PC_PC_AFSR2_AFSR9
//    <name> AFSR9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x3000020C) Port n Alternative Function Selection 9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_AFSR2 >> 4) & 0xF), ((PC_PC_AFSR2 = (PC_PC_AFSR2 & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_AFSR2_AFSR8  ---------------------------------
// SVD Line: 13300

//  <item> SFDITEM_FIELD__PC_PC_AFSR2_AFSR8
//    <name> AFSR8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x3000020C) Port n Alternative Function Selection 8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_AFSR2 >> 0) & 0xF), ((PC_PC_AFSR2 = (PC_PC_AFSR2 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: PC_PC_AFSR2  ----------------------------------
// SVD Line: 13272

//  <rtree> SFDITEM_REG__PC_PC_AFSR2
//    <name> PC_AFSR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x3000020C) Port n Alternative Function Selection Register 2 </i>
//    <loc> ( (unsigned int)((PC_PC_AFSR2 >> 0) & 0xFFFFFFFF), ((PC_PC_AFSR2 = (PC_PC_AFSR2 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PC_PC_AFSR2_AFSR11 </item>
//    <item> SFDITEM_FIELD__PC_PC_AFSR2_AFSR10 </item>
//    <item> SFDITEM_FIELD__PC_PC_AFSR2_AFSR9 </item>
//    <item> SFDITEM_FIELD__PC_PC_AFSR2_AFSR8 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PC_PC_PUPD  -------------------------------
// SVD Line: 13308

unsigned int PC_PC_PUPD __AT (0x30000210);



// ------------------------------  Field Item: PC_PC_PUPD_PUPD11  ---------------------------------
// SVD Line: 13318

//  <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD11
//    <name> PUPD11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x30000210) Port n Pull-Up/Down Resistor Selection 11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_PUPD >> 22) & 0x3), ((PC_PC_PUPD = (PC_PC_PUPD & ~(0x3UL << 22 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 22 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_PUPD_PUPD10  ---------------------------------
// SVD Line: 13324

//  <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD10
//    <name> PUPD10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x30000210) Port n Pull-Up/Down Resistor Selection 10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_PUPD >> 20) & 0x3), ((PC_PC_PUPD = (PC_PC_PUPD & ~(0x3UL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_PUPD_PUPD9  ----------------------------------
// SVD Line: 13330

//  <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD9
//    <name> PUPD9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x30000210) Port n Pull-Up/Down Resistor Selection 9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_PUPD >> 18) & 0x3), ((PC_PC_PUPD = (PC_PC_PUPD & ~(0x3UL << 18 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 18 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_PUPD_PUPD8  ----------------------------------
// SVD Line: 13336

//  <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD8
//    <name> PUPD8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x30000210) Port n Pull-Up/Down Resistor Selection 8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_PUPD >> 16) & 0x3), ((PC_PC_PUPD = (PC_PC_PUPD & ~(0x3UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_PUPD_PUPD7  ----------------------------------
// SVD Line: 13342

//  <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD7
//    <name> PUPD7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x30000210) Port n Pull-Up/Down Resistor Selection 7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_PUPD >> 14) & 0x3), ((PC_PC_PUPD = (PC_PC_PUPD & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_PUPD_PUPD6  ----------------------------------
// SVD Line: 13348

//  <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD6
//    <name> PUPD6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x30000210) Port n Pull-Up/Down Resistor Selection 6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_PUPD >> 12) & 0x3), ((PC_PC_PUPD = (PC_PC_PUPD & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_PUPD_PUPD5  ----------------------------------
// SVD Line: 13354

//  <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD5
//    <name> PUPD5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x30000210) Port n Pull-Up/Down Resistor Selection 5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_PUPD >> 10) & 0x3), ((PC_PC_PUPD = (PC_PC_PUPD & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_PUPD_PUPD4  ----------------------------------
// SVD Line: 13360

//  <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD4
//    <name> PUPD4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x30000210) Port n Pull-Up/Down Resistor Selection 4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_PUPD >> 8) & 0x3), ((PC_PC_PUPD = (PC_PC_PUPD & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_PUPD_PUPD3  ----------------------------------
// SVD Line: 13366

//  <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD3
//    <name> PUPD3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x30000210) Port n Pull-Up/Down Resistor Selection 3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_PUPD >> 6) & 0x3), ((PC_PC_PUPD = (PC_PC_PUPD & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_PUPD_PUPD2  ----------------------------------
// SVD Line: 13372

//  <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD2
//    <name> PUPD2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x30000210) Port n Pull-Up/Down Resistor Selection 2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_PUPD >> 4) & 0x3), ((PC_PC_PUPD = (PC_PC_PUPD & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_PUPD_PUPD1  ----------------------------------
// SVD Line: 13378

//  <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD1
//    <name> PUPD1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x30000210) Port n Pull-Up/Down Resistor Selection 1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_PUPD >> 2) & 0x3), ((PC_PC_PUPD = (PC_PC_PUPD & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_PUPD_PUPD0  ----------------------------------
// SVD Line: 13384

//  <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD0
//    <name> PUPD0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x30000210) Port n Pull-Up/Down Resistor Selection 0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_PUPD >> 0) & 0x3), ((PC_PC_PUPD = (PC_PC_PUPD & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: PC_PC_PUPD  -----------------------------------
// SVD Line: 13308

//  <rtree> SFDITEM_REG__PC_PC_PUPD
//    <name> PC_PUPD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000210) Port n Pull-Up/Down Resistor Selection Register </i>
//    <loc> ( (unsigned int)((PC_PC_PUPD >> 0) & 0xFFFFFFFF), ((PC_PC_PUPD = (PC_PC_PUPD & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD11 </item>
//    <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD10 </item>
//    <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD9 </item>
//    <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD8 </item>
//    <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD7 </item>
//    <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD6 </item>
//    <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD5 </item>
//    <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD4 </item>
//    <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD3 </item>
//    <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD2 </item>
//    <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD1 </item>
//    <item> SFDITEM_FIELD__PC_PC_PUPD_PUPD0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PC_PC_INDR  -------------------------------
// SVD Line: 13392

unsigned int PC_PC_INDR __AT (0x30000214);



// ------------------------------  Field Item: PC_PC_INDR_INDR11  ---------------------------------
// SVD Line: 13402

//  <item> SFDITEM_FIELD__PC_PC_INDR_INDR11
//    <name> INDR11 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x30000214) Port n Input Data 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_INDR ) </loc>
//      <o.11..11> INDR11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_INDR_INDR10  ---------------------------------
// SVD Line: 13408

//  <item> SFDITEM_FIELD__PC_PC_INDR_INDR10
//    <name> INDR10 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x30000214) Port n Input Data 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_INDR ) </loc>
//      <o.10..10> INDR10
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_INDR_INDR9  ----------------------------------
// SVD Line: 13414

//  <item> SFDITEM_FIELD__PC_PC_INDR_INDR9
//    <name> INDR9 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x30000214) Port n Input Data 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_INDR ) </loc>
//      <o.9..9> INDR9
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_INDR_INDR8  ----------------------------------
// SVD Line: 13420

//  <item> SFDITEM_FIELD__PC_PC_INDR_INDR8
//    <name> INDR8 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x30000214) Port n Input Data 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_INDR ) </loc>
//      <o.8..8> INDR8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_INDR_INDR7  ----------------------------------
// SVD Line: 13426

//  <item> SFDITEM_FIELD__PC_PC_INDR_INDR7
//    <name> INDR7 </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x30000214) Port n Input Data 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_INDR ) </loc>
//      <o.7..7> INDR7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_INDR_INDR6  ----------------------------------
// SVD Line: 13432

//  <item> SFDITEM_FIELD__PC_PC_INDR_INDR6
//    <name> INDR6 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x30000214) Port n Input Data 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_INDR ) </loc>
//      <o.6..6> INDR6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_INDR_INDR5  ----------------------------------
// SVD Line: 13438

//  <item> SFDITEM_FIELD__PC_PC_INDR_INDR5
//    <name> INDR5 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x30000214) Port n Input Data 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_INDR ) </loc>
//      <o.5..5> INDR5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_INDR_INDR4  ----------------------------------
// SVD Line: 13444

//  <item> SFDITEM_FIELD__PC_PC_INDR_INDR4
//    <name> INDR4 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x30000214) Port n Input Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_INDR ) </loc>
//      <o.4..4> INDR4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_INDR_INDR3  ----------------------------------
// SVD Line: 13450

//  <item> SFDITEM_FIELD__PC_PC_INDR_INDR3
//    <name> INDR3 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x30000214) Port n Input Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_INDR ) </loc>
//      <o.3..3> INDR3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_INDR_INDR2  ----------------------------------
// SVD Line: 13456

//  <item> SFDITEM_FIELD__PC_PC_INDR_INDR2
//    <name> INDR2 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x30000214) Port n Input Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_INDR ) </loc>
//      <o.2..2> INDR2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_INDR_INDR1  ----------------------------------
// SVD Line: 13462

//  <item> SFDITEM_FIELD__PC_PC_INDR_INDR1
//    <name> INDR1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x30000214) Port n Input Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_INDR ) </loc>
//      <o.1..1> INDR1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_INDR_INDR0  ----------------------------------
// SVD Line: 13468

//  <item> SFDITEM_FIELD__PC_PC_INDR_INDR0
//    <name> INDR0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x30000214) Port n Input Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_INDR ) </loc>
//      <o.0..0> INDR0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: PC_PC_INDR  -----------------------------------
// SVD Line: 13392

//  <rtree> SFDITEM_REG__PC_PC_INDR
//    <name> PC_INDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x30000214) Port n Input Data Register </i>
//    <loc> ( (unsigned int)((PC_PC_INDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__PC_PC_INDR_INDR11 </item>
//    <item> SFDITEM_FIELD__PC_PC_INDR_INDR10 </item>
//    <item> SFDITEM_FIELD__PC_PC_INDR_INDR9 </item>
//    <item> SFDITEM_FIELD__PC_PC_INDR_INDR8 </item>
//    <item> SFDITEM_FIELD__PC_PC_INDR_INDR7 </item>
//    <item> SFDITEM_FIELD__PC_PC_INDR_INDR6 </item>
//    <item> SFDITEM_FIELD__PC_PC_INDR_INDR5 </item>
//    <item> SFDITEM_FIELD__PC_PC_INDR_INDR4 </item>
//    <item> SFDITEM_FIELD__PC_PC_INDR_INDR3 </item>
//    <item> SFDITEM_FIELD__PC_PC_INDR_INDR2 </item>
//    <item> SFDITEM_FIELD__PC_PC_INDR_INDR1 </item>
//    <item> SFDITEM_FIELD__PC_PC_INDR_INDR0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: PC_PC_OUTDR  -------------------------------
// SVD Line: 13476

unsigned int PC_PC_OUTDR __AT (0x30000218);



// -----------------------------  Field Item: PC_PC_OUTDR_OUTDR11  --------------------------------
// SVD Line: 13486

//  <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR11
//    <name> OUTDR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000218) Port n Output Data 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDR ) </loc>
//      <o.11..11> OUTDR11
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PC_PC_OUTDR_OUTDR10  --------------------------------
// SVD Line: 13492

//  <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR10
//    <name> OUTDR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000218) Port n Output Data 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDR ) </loc>
//      <o.10..10> OUTDR10
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PC_PC_OUTDR_OUTDR9  ---------------------------------
// SVD Line: 13498

//  <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR9
//    <name> OUTDR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000218) Port n Output Data 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDR ) </loc>
//      <o.9..9> OUTDR9
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PC_PC_OUTDR_OUTDR8  ---------------------------------
// SVD Line: 13504

//  <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR8
//    <name> OUTDR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000218) Port n Output Data 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDR ) </loc>
//      <o.8..8> OUTDR8
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PC_PC_OUTDR_OUTDR7  ---------------------------------
// SVD Line: 13510

//  <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR7
//    <name> OUTDR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000218) Port n Output Data 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDR ) </loc>
//      <o.7..7> OUTDR7
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PC_PC_OUTDR_OUTDR6  ---------------------------------
// SVD Line: 13516

//  <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR6
//    <name> OUTDR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000218) Port n Output Data 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDR ) </loc>
//      <o.6..6> OUTDR6
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PC_PC_OUTDR_OUTDR5  ---------------------------------
// SVD Line: 13522

//  <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR5
//    <name> OUTDR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000218) Port n Output Data 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDR ) </loc>
//      <o.5..5> OUTDR5
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PC_PC_OUTDR_OUTDR4  ---------------------------------
// SVD Line: 13528

//  <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR4
//    <name> OUTDR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000218) Port n Output Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDR ) </loc>
//      <o.4..4> OUTDR4
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PC_PC_OUTDR_OUTDR3  ---------------------------------
// SVD Line: 13534

//  <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR3
//    <name> OUTDR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000218) Port n Output Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDR ) </loc>
//      <o.3..3> OUTDR3
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PC_PC_OUTDR_OUTDR2  ---------------------------------
// SVD Line: 13540

//  <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR2
//    <name> OUTDR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000218) Port n Output Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDR ) </loc>
//      <o.2..2> OUTDR2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PC_PC_OUTDR_OUTDR1  ---------------------------------
// SVD Line: 13546

//  <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR1
//    <name> OUTDR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000218) Port n Output Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDR ) </loc>
//      <o.1..1> OUTDR1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PC_PC_OUTDR_OUTDR0  ---------------------------------
// SVD Line: 13552

//  <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR0
//    <name> OUTDR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000218) Port n Output Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDR ) </loc>
//      <o.0..0> OUTDR0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: PC_PC_OUTDR  ----------------------------------
// SVD Line: 13476

//  <rtree> SFDITEM_REG__PC_PC_OUTDR
//    <name> PC_OUTDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000218) Port n Output Data Register </i>
//    <loc> ( (unsigned int)((PC_PC_OUTDR >> 0) & 0xFFFFFFFF), ((PC_PC_OUTDR = (PC_PC_OUTDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR11 </item>
//    <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR10 </item>
//    <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR9 </item>
//    <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR8 </item>
//    <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR7 </item>
//    <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR6 </item>
//    <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR5 </item>
//    <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR4 </item>
//    <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR3 </item>
//    <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR2 </item>
//    <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR1 </item>
//    <item> SFDITEM_FIELD__PC_PC_OUTDR_OUTDR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PC_PC_BSR  --------------------------------
// SVD Line: 13560

unsigned int PC_PC_BSR __AT (0x3000021C);



// -------------------------------  Field Item: PC_PC_BSR_BSR11  ----------------------------------
// SVD Line: 13570

//  <item> SFDITEM_FIELD__PC_PC_BSR_BSR11
//    <name> BSR11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x3000021C) Port n Output Bit Set 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BSR ) </loc>
//      <o.11..11> BSR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_BSR_BSR10  ----------------------------------
// SVD Line: 13576

//  <item> SFDITEM_FIELD__PC_PC_BSR_BSR10
//    <name> BSR10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x3000021C) Port n Output Bit Set 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BSR ) </loc>
//      <o.10..10> BSR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_BSR_BSR9  -----------------------------------
// SVD Line: 13582

//  <item> SFDITEM_FIELD__PC_PC_BSR_BSR9
//    <name> BSR9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x3000021C) Port n Output Bit Set 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BSR ) </loc>
//      <o.9..9> BSR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_BSR_BSR8  -----------------------------------
// SVD Line: 13588

//  <item> SFDITEM_FIELD__PC_PC_BSR_BSR8
//    <name> BSR8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x3000021C) Port n Output Bit Set 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BSR ) </loc>
//      <o.8..8> BSR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_BSR_BSR7  -----------------------------------
// SVD Line: 13594

//  <item> SFDITEM_FIELD__PC_PC_BSR_BSR7
//    <name> BSR7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x3000021C) Port n Output Bit Set 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BSR ) </loc>
//      <o.7..7> BSR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_BSR_BSR6  -----------------------------------
// SVD Line: 13600

//  <item> SFDITEM_FIELD__PC_PC_BSR_BSR6
//    <name> BSR6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x3000021C) Port n Output Bit Set 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BSR ) </loc>
//      <o.6..6> BSR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_BSR_BSR5  -----------------------------------
// SVD Line: 13606

//  <item> SFDITEM_FIELD__PC_PC_BSR_BSR5
//    <name> BSR5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x3000021C) Port n Output Bit Set 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BSR ) </loc>
//      <o.5..5> BSR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_BSR_BSR4  -----------------------------------
// SVD Line: 13612

//  <item> SFDITEM_FIELD__PC_PC_BSR_BSR4
//    <name> BSR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x3000021C) Port n Output Bit Set 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BSR ) </loc>
//      <o.4..4> BSR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_BSR_BSR3  -----------------------------------
// SVD Line: 13618

//  <item> SFDITEM_FIELD__PC_PC_BSR_BSR3
//    <name> BSR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x3000021C) Port n Output Bit Set 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BSR ) </loc>
//      <o.3..3> BSR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_BSR_BSR2  -----------------------------------
// SVD Line: 13624

//  <item> SFDITEM_FIELD__PC_PC_BSR_BSR2
//    <name> BSR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x3000021C) Port n Output Bit Set 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BSR ) </loc>
//      <o.2..2> BSR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_BSR_BSR1  -----------------------------------
// SVD Line: 13630

//  <item> SFDITEM_FIELD__PC_PC_BSR_BSR1
//    <name> BSR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x3000021C) Port n Output Bit Set 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BSR ) </loc>
//      <o.1..1> BSR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_BSR_BSR0  -----------------------------------
// SVD Line: 13636

//  <item> SFDITEM_FIELD__PC_PC_BSR_BSR0
//    <name> BSR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x3000021C) Port n Output Bit Set 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BSR ) </loc>
//      <o.0..0> BSR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PC_PC_BSR  -----------------------------------
// SVD Line: 13560

//  <rtree> SFDITEM_REG__PC_PC_BSR
//    <name> PC_BSR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x3000021C) Port n Output Bit Set Register </i>
//    <loc> ( (unsigned int)((PC_PC_BSR >> 0) & 0xFFFFFFFF), ((PC_PC_BSR = (PC_PC_BSR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PC_PC_BSR_BSR11 </item>
//    <item> SFDITEM_FIELD__PC_PC_BSR_BSR10 </item>
//    <item> SFDITEM_FIELD__PC_PC_BSR_BSR9 </item>
//    <item> SFDITEM_FIELD__PC_PC_BSR_BSR8 </item>
//    <item> SFDITEM_FIELD__PC_PC_BSR_BSR7 </item>
//    <item> SFDITEM_FIELD__PC_PC_BSR_BSR6 </item>
//    <item> SFDITEM_FIELD__PC_PC_BSR_BSR5 </item>
//    <item> SFDITEM_FIELD__PC_PC_BSR_BSR4 </item>
//    <item> SFDITEM_FIELD__PC_PC_BSR_BSR3 </item>
//    <item> SFDITEM_FIELD__PC_PC_BSR_BSR2 </item>
//    <item> SFDITEM_FIELD__PC_PC_BSR_BSR1 </item>
//    <item> SFDITEM_FIELD__PC_PC_BSR_BSR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PC_PC_BCR  --------------------------------
// SVD Line: 13644

unsigned int PC_PC_BCR __AT (0x30000220);



// -------------------------------  Field Item: PC_PC_BCR_BCR11  ----------------------------------
// SVD Line: 13654

//  <item> SFDITEM_FIELD__PC_PC_BCR_BCR11
//    <name> BCR11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x30000220) Port n Output Bit Clear 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BCR ) </loc>
//      <o.11..11> BCR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_BCR_BCR10  ----------------------------------
// SVD Line: 13660

//  <item> SFDITEM_FIELD__PC_PC_BCR_BCR10
//    <name> BCR10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x30000220) Port n Output Bit Clear 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BCR ) </loc>
//      <o.10..10> BCR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_BCR_BCR9  -----------------------------------
// SVD Line: 13666

//  <item> SFDITEM_FIELD__PC_PC_BCR_BCR9
//    <name> BCR9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x30000220) Port n Output Bit Clear 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BCR ) </loc>
//      <o.9..9> BCR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_BCR_BCR8  -----------------------------------
// SVD Line: 13672

//  <item> SFDITEM_FIELD__PC_PC_BCR_BCR8
//    <name> BCR8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x30000220) Port n Output Bit Clear 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BCR ) </loc>
//      <o.8..8> BCR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_BCR_BCR7  -----------------------------------
// SVD Line: 13678

//  <item> SFDITEM_FIELD__PC_PC_BCR_BCR7
//    <name> BCR7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x30000220) Port n Output Bit Clear 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BCR ) </loc>
//      <o.7..7> BCR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_BCR_BCR6  -----------------------------------
// SVD Line: 13684

//  <item> SFDITEM_FIELD__PC_PC_BCR_BCR6
//    <name> BCR6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x30000220) Port n Output Bit Clear 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BCR ) </loc>
//      <o.6..6> BCR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_BCR_BCR5  -----------------------------------
// SVD Line: 13690

//  <item> SFDITEM_FIELD__PC_PC_BCR_BCR5
//    <name> BCR5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x30000220) Port n Output Bit Clear 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BCR ) </loc>
//      <o.5..5> BCR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_BCR_BCR4  -----------------------------------
// SVD Line: 13696

//  <item> SFDITEM_FIELD__PC_PC_BCR_BCR4
//    <name> BCR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x30000220) Port n Output Bit Clear 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BCR ) </loc>
//      <o.4..4> BCR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_BCR_BCR3  -----------------------------------
// SVD Line: 13702

//  <item> SFDITEM_FIELD__PC_PC_BCR_BCR3
//    <name> BCR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x30000220) Port n Output Bit Clear 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BCR ) </loc>
//      <o.3..3> BCR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_BCR_BCR2  -----------------------------------
// SVD Line: 13708

//  <item> SFDITEM_FIELD__PC_PC_BCR_BCR2
//    <name> BCR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x30000220) Port n Output Bit Clear 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BCR ) </loc>
//      <o.2..2> BCR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_BCR_BCR1  -----------------------------------
// SVD Line: 13714

//  <item> SFDITEM_FIELD__PC_PC_BCR_BCR1
//    <name> BCR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x30000220) Port n Output Bit Clear 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BCR ) </loc>
//      <o.1..1> BCR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PC_PC_BCR_BCR0  -----------------------------------
// SVD Line: 13720

//  <item> SFDITEM_FIELD__PC_PC_BCR_BCR0
//    <name> BCR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x30000220) Port n Output Bit Clear 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_BCR ) </loc>
//      <o.0..0> BCR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PC_PC_BCR  -----------------------------------
// SVD Line: 13644

//  <rtree> SFDITEM_REG__PC_PC_BCR
//    <name> PC_BCR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x30000220) Port n Output Bit Clear Register </i>
//    <loc> ( (unsigned int)((PC_PC_BCR >> 0) & 0xFFFFFFFF), ((PC_PC_BCR = (PC_PC_BCR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PC_PC_BCR_BCR11 </item>
//    <item> SFDITEM_FIELD__PC_PC_BCR_BCR10 </item>
//    <item> SFDITEM_FIELD__PC_PC_BCR_BCR9 </item>
//    <item> SFDITEM_FIELD__PC_PC_BCR_BCR8 </item>
//    <item> SFDITEM_FIELD__PC_PC_BCR_BCR7 </item>
//    <item> SFDITEM_FIELD__PC_PC_BCR_BCR6 </item>
//    <item> SFDITEM_FIELD__PC_PC_BCR_BCR5 </item>
//    <item> SFDITEM_FIELD__PC_PC_BCR_BCR4 </item>
//    <item> SFDITEM_FIELD__PC_PC_BCR_BCR3 </item>
//    <item> SFDITEM_FIELD__PC_PC_BCR_BCR2 </item>
//    <item> SFDITEM_FIELD__PC_PC_BCR_BCR1 </item>
//    <item> SFDITEM_FIELD__PC_PC_BCR_BCR0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: PC_PC_OUTDMSK  ------------------------------
// SVD Line: 13728

unsigned int PC_PC_OUTDMSK __AT (0x30000224);



// ---------------------------  Field Item: PC_PC_OUTDMSK_OUTDMSK11  ------------------------------
// SVD Line: 13738

//  <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK11
//    <name> OUTDMSK11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000224) Port n Output Data Mask 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDMSK ) </loc>
//      <o.11..11> OUTDMSK11
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PC_PC_OUTDMSK_OUTDMSK10  ------------------------------
// SVD Line: 13744

//  <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK10
//    <name> OUTDMSK10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000224) Port n Output Data Mask 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDMSK ) </loc>
//      <o.10..10> OUTDMSK10
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PC_PC_OUTDMSK_OUTDMSK9  -------------------------------
// SVD Line: 13750

//  <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK9
//    <name> OUTDMSK9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000224) Port n Output Data Mask 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDMSK ) </loc>
//      <o.9..9> OUTDMSK9
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PC_PC_OUTDMSK_OUTDMSK8  -------------------------------
// SVD Line: 13756

//  <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK8
//    <name> OUTDMSK8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000224) Port n Output Data Mask 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDMSK ) </loc>
//      <o.8..8> OUTDMSK8
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PC_PC_OUTDMSK_OUTDMSK7  -------------------------------
// SVD Line: 13762

//  <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK7
//    <name> OUTDMSK7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000224) Port n Output Data Mask 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDMSK ) </loc>
//      <o.7..7> OUTDMSK7
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PC_PC_OUTDMSK_OUTDMSK6  -------------------------------
// SVD Line: 13768

//  <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK6
//    <name> OUTDMSK6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000224) Port n Output Data Mask 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDMSK ) </loc>
//      <o.6..6> OUTDMSK6
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PC_PC_OUTDMSK_OUTDMSK5  -------------------------------
// SVD Line: 13774

//  <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK5
//    <name> OUTDMSK5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000224) Port n Output Data Mask 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDMSK ) </loc>
//      <o.5..5> OUTDMSK5
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PC_PC_OUTDMSK_OUTDMSK4  -------------------------------
// SVD Line: 13780

//  <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK4
//    <name> OUTDMSK4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000224) Port n Output Data Mask 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDMSK ) </loc>
//      <o.4..4> OUTDMSK4
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PC_PC_OUTDMSK_OUTDMSK3  -------------------------------
// SVD Line: 13786

//  <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK3
//    <name> OUTDMSK3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000224) Port n Output Data Mask 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDMSK ) </loc>
//      <o.3..3> OUTDMSK3
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PC_PC_OUTDMSK_OUTDMSK2  -------------------------------
// SVD Line: 13792

//  <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK2
//    <name> OUTDMSK2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000224) Port n Output Data Mask 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDMSK ) </loc>
//      <o.2..2> OUTDMSK2
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PC_PC_OUTDMSK_OUTDMSK1  -------------------------------
// SVD Line: 13798

//  <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK1
//    <name> OUTDMSK1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000224) Port n Output Data Mask 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDMSK ) </loc>
//      <o.1..1> OUTDMSK1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PC_PC_OUTDMSK_OUTDMSK0  -------------------------------
// SVD Line: 13804

//  <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK0
//    <name> OUTDMSK0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000224) Port n Output Data Mask 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_OUTDMSK ) </loc>
//      <o.0..0> OUTDMSK0
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: PC_PC_OUTDMSK  ---------------------------------
// SVD Line: 13728

//  <rtree> SFDITEM_REG__PC_PC_OUTDMSK
//    <name> PC_OUTDMSK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000224) Port n Output Data Mask Register </i>
//    <loc> ( (unsigned int)((PC_PC_OUTDMSK >> 0) & 0xFFFFFFFF), ((PC_PC_OUTDMSK = (PC_PC_OUTDMSK & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK11 </item>
//    <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK10 </item>
//    <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK9 </item>
//    <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK8 </item>
//    <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK7 </item>
//    <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK6 </item>
//    <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK5 </item>
//    <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK4 </item>
//    <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK3 </item>
//    <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK2 </item>
//    <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK1 </item>
//    <item> SFDITEM_FIELD__PC_PC_OUTDMSK_OUTDMSK0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PC_PC_DBCR  -------------------------------
// SVD Line: 13812

unsigned int PC_PC_DBCR __AT (0x30000228);



// ------------------------------  Field Item: PC_PC_DBCR_DBCLK  ----------------------------------
// SVD Line: 13822

//  <item> SFDITEM_FIELD__PC_PC_DBCR_DBCLK
//    <name> DBCLK </name>
//    <rw> 
//    <i> [Bits 18..16] RW (@ 0x30000228) Port n Debounce Filter Sampling Clock Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((PC_PC_DBCR >> 16) & 0x7), ((PC_PC_DBCR = (PC_PC_DBCR & ~(0x7UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_DBCR_DBEN11  ---------------------------------
// SVD Line: 13828

//  <item> SFDITEM_FIELD__PC_PC_DBCR_DBEN11
//    <name> DBEN11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000228) Port n Debounce Enable 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_DBCR ) </loc>
//      <o.11..11> DBEN11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_DBCR_DBEN10  ---------------------------------
// SVD Line: 13834

//  <item> SFDITEM_FIELD__PC_PC_DBCR_DBEN10
//    <name> DBEN10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000228) Port n Debounce Enable 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_DBCR ) </loc>
//      <o.10..10> DBEN10
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_DBCR_DBEN9  ----------------------------------
// SVD Line: 13840

//  <item> SFDITEM_FIELD__PC_PC_DBCR_DBEN9
//    <name> DBEN9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000228) Port n Debounce Enable 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_DBCR ) </loc>
//      <o.9..9> DBEN9
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_DBCR_DBEN8  ----------------------------------
// SVD Line: 13846

//  <item> SFDITEM_FIELD__PC_PC_DBCR_DBEN8
//    <name> DBEN8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000228) Port n Debounce Enable 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_DBCR ) </loc>
//      <o.8..8> DBEN8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_DBCR_DBEN7  ----------------------------------
// SVD Line: 13852

//  <item> SFDITEM_FIELD__PC_PC_DBCR_DBEN7
//    <name> DBEN7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000228) Port n Debounce Enable 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_DBCR ) </loc>
//      <o.7..7> DBEN7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_DBCR_DBEN6  ----------------------------------
// SVD Line: 13858

//  <item> SFDITEM_FIELD__PC_PC_DBCR_DBEN6
//    <name> DBEN6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000228) Port n Debounce Enable 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_DBCR ) </loc>
//      <o.6..6> DBEN6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_DBCR_DBEN5  ----------------------------------
// SVD Line: 13864

//  <item> SFDITEM_FIELD__PC_PC_DBCR_DBEN5
//    <name> DBEN5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000228) Port n Debounce Enable 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_DBCR ) </loc>
//      <o.5..5> DBEN5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_DBCR_DBEN4  ----------------------------------
// SVD Line: 13870

//  <item> SFDITEM_FIELD__PC_PC_DBCR_DBEN4
//    <name> DBEN4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000228) Port n Debounce Enable 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_DBCR ) </loc>
//      <o.4..4> DBEN4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_DBCR_DBEN3  ----------------------------------
// SVD Line: 13876

//  <item> SFDITEM_FIELD__PC_PC_DBCR_DBEN3
//    <name> DBEN3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000228) Port n Debounce Enable 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_DBCR ) </loc>
//      <o.3..3> DBEN3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_DBCR_DBEN2  ----------------------------------
// SVD Line: 13882

//  <item> SFDITEM_FIELD__PC_PC_DBCR_DBEN2
//    <name> DBEN2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000228) Port n Debounce Enable 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_DBCR ) </loc>
//      <o.2..2> DBEN2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_DBCR_DBEN1  ----------------------------------
// SVD Line: 13888

//  <item> SFDITEM_FIELD__PC_PC_DBCR_DBEN1
//    <name> DBEN1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000228) Port n Debounce Enable 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_DBCR ) </loc>
//      <o.1..1> DBEN1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PC_PC_DBCR_DBEN0  ----------------------------------
// SVD Line: 13894

//  <item> SFDITEM_FIELD__PC_PC_DBCR_DBEN0
//    <name> DBEN0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000228) Port n Debounce Enable 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PC_PC_DBCR ) </loc>
//      <o.0..0> DBEN0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: PC_PC_DBCR  -----------------------------------
// SVD Line: 13812

//  <rtree> SFDITEM_REG__PC_PC_DBCR
//    <name> PC_DBCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000228) Port n Debounce Control Register </i>
//    <loc> ( (unsigned int)((PC_PC_DBCR >> 0) & 0xFFFFFFFF), ((PC_PC_DBCR = (PC_PC_DBCR & ~(0x70FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x70FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PC_PC_DBCR_DBCLK </item>
//    <item> SFDITEM_FIELD__PC_PC_DBCR_DBEN11 </item>
//    <item> SFDITEM_FIELD__PC_PC_DBCR_DBEN10 </item>
//    <item> SFDITEM_FIELD__PC_PC_DBCR_DBEN9 </item>
//    <item> SFDITEM_FIELD__PC_PC_DBCR_DBEN8 </item>
//    <item> SFDITEM_FIELD__PC_PC_DBCR_DBEN7 </item>
//    <item> SFDITEM_FIELD__PC_PC_DBCR_DBEN6 </item>
//    <item> SFDITEM_FIELD__PC_PC_DBCR_DBEN5 </item>
//    <item> SFDITEM_FIELD__PC_PC_DBCR_DBEN4 </item>
//    <item> SFDITEM_FIELD__PC_PC_DBCR_DBEN3 </item>
//    <item> SFDITEM_FIELD__PC_PC_DBCR_DBEN2 </item>
//    <item> SFDITEM_FIELD__PC_PC_DBCR_DBEN1 </item>
//    <item> SFDITEM_FIELD__PC_PC_DBCR_DBEN0 </item>
//  </rtree>
//  


// -----------------------------------  Peripheral View: PC  --------------------------------------
// SVD Line: 13030

//  <view> PC
//    <name> PC </name>
//    <item> SFDITEM_REG__PC_MOD </item>
//    <item> SFDITEM_REG__PC_TYP </item>
//    <item> SFDITEM_REG__PC_AFSR1 </item>
//    <item> SFDITEM_REG__PC_AFSR2 </item>
//    <item> SFDITEM_REG__PC_PUPD </item>
//    <item> SFDITEM_REG__PC_INDR </item>
//    <item> SFDITEM_REG__PC_OUTDR </item>
//    <item> SFDITEM_REG__PC_BSR </item>
//    <item> SFDITEM_REG__PC_BCR </item>
//    <item> SFDITEM_REG__PC_OUTDMSK </item>
//    <item> SFDITEM_REG__PC_DBCR </item>
//    <item> SFDITEM_REG__PC_PC_MOD </item>
//    <item> SFDITEM_REG__PC_PC_TYP </item>
//    <item> SFDITEM_REG__PC_PC_AFSR1 </item>
//    <item> SFDITEM_REG__PC_PC_AFSR2 </item>
//    <item> SFDITEM_REG__PC_PC_PUPD </item>
//    <item> SFDITEM_REG__PC_PC_INDR </item>
//    <item> SFDITEM_REG__PC_PC_OUTDR </item>
//    <item> SFDITEM_REG__PC_PC_BSR </item>
//    <item> SFDITEM_REG__PC_PC_BCR </item>
//    <item> SFDITEM_REG__PC_PC_OUTDMSK </item>
//    <item> SFDITEM_REG__PC_PC_DBCR </item>
//  </view>
//  


// ------------------------------  Register Item Address: PD_MOD  ---------------------------------
// SVD Line: 8657

unsigned int PD_MOD __AT (0x30000300);



// --------------------------------  Field Item: PD_MOD_MODE12  -----------------------------------
// SVD Line: 8666

//  <item> SFDITEM_FIELD__PD_MOD_MODE12
//    <name> MODE12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x30000300) \nPort n Mode Selection 12\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_MOD ) </loc>
//      <o.25..24> MODE12
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_MOD_MODE11  -----------------------------------
// SVD Line: 8689

//  <item> SFDITEM_FIELD__PD_MOD_MODE11
//    <name> MODE11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x30000300) \nPort n Mode Selection 11\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_MOD ) </loc>
//      <o.23..22> MODE11
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_MOD_MODE10  -----------------------------------
// SVD Line: 8712

//  <item> SFDITEM_FIELD__PD_MOD_MODE10
//    <name> MODE10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x30000300) \nPort n Mode Selection 10\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_MOD ) </loc>
//      <o.21..20> MODE10
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_MOD_MODE9  ------------------------------------
// SVD Line: 8735

//  <item> SFDITEM_FIELD__PD_MOD_MODE9
//    <name> MODE9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x30000300) \nPort n Mode Selection 9\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_MOD ) </loc>
//      <o.19..18> MODE9
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_MOD_MODE8  ------------------------------------
// SVD Line: 8758

//  <item> SFDITEM_FIELD__PD_MOD_MODE8
//    <name> MODE8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x30000300) \nPort n Mode Selection 8\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_MOD ) </loc>
//      <o.17..16> MODE8
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_MOD_MODE7  ------------------------------------
// SVD Line: 8781

//  <item> SFDITEM_FIELD__PD_MOD_MODE7
//    <name> MODE7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x30000300) \nPort n Mode Selection 7\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_MOD ) </loc>
//      <o.15..14> MODE7
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_MOD_MODE6  ------------------------------------
// SVD Line: 8804

//  <item> SFDITEM_FIELD__PD_MOD_MODE6
//    <name> MODE6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x30000300) \nPort n Mode Selection 6\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_MOD ) </loc>
//      <o.13..12> MODE6
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_MOD_MODE5  ------------------------------------
// SVD Line: 8827

//  <item> SFDITEM_FIELD__PD_MOD_MODE5
//    <name> MODE5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x30000300) \nPort n Mode Selection 5\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_MOD ) </loc>
//      <o.11..10> MODE5
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_MOD_MODE4  ------------------------------------
// SVD Line: 8850

//  <item> SFDITEM_FIELD__PD_MOD_MODE4
//    <name> MODE4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x30000300) \nPort n Mode Selection 4\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_MOD ) </loc>
//      <o.9..8> MODE4
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_MOD_MODE3  ------------------------------------
// SVD Line: 8873

//  <item> SFDITEM_FIELD__PD_MOD_MODE3
//    <name> MODE3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x30000300) \nPort n Mode Selection 3\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_MOD ) </loc>
//      <o.7..6> MODE3
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_MOD_MODE2  ------------------------------------
// SVD Line: 8896

//  <item> SFDITEM_FIELD__PD_MOD_MODE2
//    <name> MODE2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x30000300) \nPort n Mode Selection 2\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_MOD ) </loc>
//      <o.5..4> MODE2
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_MOD_MODE1  ------------------------------------
// SVD Line: 8919

//  <item> SFDITEM_FIELD__PD_MOD_MODE1
//    <name> MODE1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x30000300) \nPort n Mode Selection 1\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_MOD ) </loc>
//      <o.3..2> MODE1
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_MOD_MODE0  ------------------------------------
// SVD Line: 8942

//  <item> SFDITEM_FIELD__PD_MOD_MODE0
//    <name> MODE0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x30000300) \nPort n Mode Selection 0\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_MOD ) </loc>
//      <o.1..0> MODE0
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PD_MOD  -------------------------------------
// SVD Line: 8657

//  <rtree> SFDITEM_REG__PD_MOD
//    <name> MOD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000300) Port n Mode Register </i>
//    <loc> ( (unsigned int)((PD_MOD >> 0) & 0xFFFFFFFF), ((PD_MOD = (PD_MOD & ~(0x3FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PD_MOD_MODE12 </item>
//    <item> SFDITEM_FIELD__PD_MOD_MODE11 </item>
//    <item> SFDITEM_FIELD__PD_MOD_MODE10 </item>
//    <item> SFDITEM_FIELD__PD_MOD_MODE9 </item>
//    <item> SFDITEM_FIELD__PD_MOD_MODE8 </item>
//    <item> SFDITEM_FIELD__PD_MOD_MODE7 </item>
//    <item> SFDITEM_FIELD__PD_MOD_MODE6 </item>
//    <item> SFDITEM_FIELD__PD_MOD_MODE5 </item>
//    <item> SFDITEM_FIELD__PD_MOD_MODE4 </item>
//    <item> SFDITEM_FIELD__PD_MOD_MODE3 </item>
//    <item> SFDITEM_FIELD__PD_MOD_MODE2 </item>
//    <item> SFDITEM_FIELD__PD_MOD_MODE1 </item>
//    <item> SFDITEM_FIELD__PD_MOD_MODE0 </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: PD_TYP  ---------------------------------
// SVD Line: 8967

unsigned int PD_TYP __AT (0x30000304);



// --------------------------------  Field Item: PD_TYP_TYP12  ------------------------------------
// SVD Line: 8976

//  <item> SFDITEM_FIELD__PD_TYP_TYP12
//    <name> TYP12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000304) \nPort n Output Type Selection 12\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_TYP ) </loc>
//      <o.12..12> TYP12
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_TYP_TYP11  ------------------------------------
// SVD Line: 8994

//  <item> SFDITEM_FIELD__PD_TYP_TYP11
//    <name> TYP11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000304) \nPort n Output Type Selection 11\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_TYP ) </loc>
//      <o.11..11> TYP11
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_TYP_TYP10  ------------------------------------
// SVD Line: 9012

//  <item> SFDITEM_FIELD__PD_TYP_TYP10
//    <name> TYP10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000304) \nPort n Output Type Selection 10\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_TYP ) </loc>
//      <o.10..10> TYP10
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_TYP_TYP9  ------------------------------------
// SVD Line: 9030

//  <item> SFDITEM_FIELD__PD_TYP_TYP9
//    <name> TYP9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000304) \nPort n Output Type Selection 9\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_TYP ) </loc>
//      <o.9..9> TYP9
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_TYP_TYP8  ------------------------------------
// SVD Line: 9048

//  <item> SFDITEM_FIELD__PD_TYP_TYP8
//    <name> TYP8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000304) \nPort n Output Type Selection 8\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_TYP ) </loc>
//      <o.8..8> TYP8
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_TYP_TYP7  ------------------------------------
// SVD Line: 9066

//  <item> SFDITEM_FIELD__PD_TYP_TYP7
//    <name> TYP7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000304) \nPort n Output Type Selection 7\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_TYP ) </loc>
//      <o.7..7> TYP7
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_TYP_TYP6  ------------------------------------
// SVD Line: 9084

//  <item> SFDITEM_FIELD__PD_TYP_TYP6
//    <name> TYP6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000304) \nPort n Output Type Selection 6\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_TYP ) </loc>
//      <o.6..6> TYP6
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_TYP_TYP5  ------------------------------------
// SVD Line: 9102

//  <item> SFDITEM_FIELD__PD_TYP_TYP5
//    <name> TYP5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000304) Port n Output Type Selection 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_TYP ) </loc>
//      <o.5..5> TYP5
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: PD_TYP_TYP4  ------------------------------------
// SVD Line: 9108

//  <item> SFDITEM_FIELD__PD_TYP_TYP4
//    <name> TYP4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000304) \nPort n Output Type Selection 4\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_TYP ) </loc>
//      <o.4..4> TYP4
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_TYP_TYP3  ------------------------------------
// SVD Line: 9126

//  <item> SFDITEM_FIELD__PD_TYP_TYP3
//    <name> TYP3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000304) \nPort n Output Type Selection 3\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_TYP ) </loc>
//      <o.3..3> TYP3
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_TYP_TYP2  ------------------------------------
// SVD Line: 9144

//  <item> SFDITEM_FIELD__PD_TYP_TYP2
//    <name> TYP2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000304) \nPort n Output Type Selection 2\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_TYP ) </loc>
//      <o.2..2> TYP2
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_TYP_TYP1  ------------------------------------
// SVD Line: 9162

//  <item> SFDITEM_FIELD__PD_TYP_TYP1
//    <name> TYP1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000304) \nPort n Output Type Selection 1\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_TYP ) </loc>
//      <o.1..1> TYP1
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_TYP_TYP0  ------------------------------------
// SVD Line: 9180

//  <item> SFDITEM_FIELD__PD_TYP_TYP0
//    <name> TYP0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000304) \nPort n Output Type Selection 0\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_TYP ) </loc>
//      <o.0..0> TYP0
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PD_TYP  -------------------------------------
// SVD Line: 8967

//  <rtree> SFDITEM_REG__PD_TYP
//    <name> TYP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000304) Port n Output Type Selection Register </i>
//    <loc> ( (unsigned int)((PD_TYP >> 0) & 0xFFFFFFFF), ((PD_TYP = (PD_TYP & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PD_TYP_TYP12 </item>
//    <item> SFDITEM_FIELD__PD_TYP_TYP11 </item>
//    <item> SFDITEM_FIELD__PD_TYP_TYP10 </item>
//    <item> SFDITEM_FIELD__PD_TYP_TYP9 </item>
//    <item> SFDITEM_FIELD__PD_TYP_TYP8 </item>
//    <item> SFDITEM_FIELD__PD_TYP_TYP7 </item>
//    <item> SFDITEM_FIELD__PD_TYP_TYP6 </item>
//    <item> SFDITEM_FIELD__PD_TYP_TYP5 </item>
//    <item> SFDITEM_FIELD__PD_TYP_TYP4 </item>
//    <item> SFDITEM_FIELD__PD_TYP_TYP3 </item>
//    <item> SFDITEM_FIELD__PD_TYP_TYP2 </item>
//    <item> SFDITEM_FIELD__PD_TYP_TYP1 </item>
//    <item> SFDITEM_FIELD__PD_TYP_TYP0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PD_AFSR1  --------------------------------
// SVD Line: 9200

unsigned int PD_AFSR1 __AT (0x30000308);



// -------------------------------  Field Item: PD_AFSR1_AFSR7  -----------------------------------
// SVD Line: 9209

//  <item> SFDITEM_FIELD__PD_AFSR1_AFSR7
//    <name> AFSR7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x30000308) \nPort n Alternative Function Selection 7\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_AFSR1 ) </loc>
//      <o.31..28> AFSR7
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PD_AFSR1_AFSR6  -----------------------------------
// SVD Line: 9257

//  <item> SFDITEM_FIELD__PD_AFSR1_AFSR6
//    <name> AFSR6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x30000308) \nPort n Alternative Function Selection 6\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_AFSR1 ) </loc>
//      <o.27..24> AFSR6
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PD_AFSR1_AFSR5  -----------------------------------
// SVD Line: 9305

//  <item> SFDITEM_FIELD__PD_AFSR1_AFSR5
//    <name> AFSR5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x30000308) \nPort n Alternative Function Selection 5\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_AFSR1 ) </loc>
//      <o.23..20> AFSR5
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PD_AFSR1_AFSR4  -----------------------------------
// SVD Line: 9353

//  <item> SFDITEM_FIELD__PD_AFSR1_AFSR4
//    <name> AFSR4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x30000308) \nPort n Alternative Function Selection 4\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_AFSR1 ) </loc>
//      <o.19..16> AFSR4
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PD_AFSR1_AFSR3  -----------------------------------
// SVD Line: 9401

//  <item> SFDITEM_FIELD__PD_AFSR1_AFSR3
//    <name> AFSR3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x30000308) \nPort n Alternative Function Selection 3\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_AFSR1 ) </loc>
//      <o.15..12> AFSR3
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PD_AFSR1_AFSR2  -----------------------------------
// SVD Line: 9449

//  <item> SFDITEM_FIELD__PD_AFSR1_AFSR2
//    <name> AFSR2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x30000308) \nPort n Alternative Function Selection 2\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_AFSR1 ) </loc>
//      <o.11..8> AFSR2
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PD_AFSR1_AFSR1  -----------------------------------
// SVD Line: 9497

//  <item> SFDITEM_FIELD__PD_AFSR1_AFSR1
//    <name> AFSR1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x30000308) \nPort n Alternative Function Selection 1\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_AFSR1 ) </loc>
//      <o.7..4> AFSR1
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PD_AFSR1_AFSR0  -----------------------------------
// SVD Line: 9545

//  <item> SFDITEM_FIELD__PD_AFSR1_AFSR0
//    <name> AFSR0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x30000308) \nPort n Alternative Function Selection 0\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_AFSR1 ) </loc>
//      <o.3..0> AFSR0
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: PD_AFSR1  ------------------------------------
// SVD Line: 9200

//  <rtree> SFDITEM_REG__PD_AFSR1
//    <name> AFSR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000308) Port n Alternative Function Selection Register 1 </i>
//    <loc> ( (unsigned int)((PD_AFSR1 >> 0) & 0xFFFFFFFF), ((PD_AFSR1 = (PD_AFSR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PD_AFSR1_AFSR7 </item>
//    <item> SFDITEM_FIELD__PD_AFSR1_AFSR6 </item>
//    <item> SFDITEM_FIELD__PD_AFSR1_AFSR5 </item>
//    <item> SFDITEM_FIELD__PD_AFSR1_AFSR4 </item>
//    <item> SFDITEM_FIELD__PD_AFSR1_AFSR3 </item>
//    <item> SFDITEM_FIELD__PD_AFSR1_AFSR2 </item>
//    <item> SFDITEM_FIELD__PD_AFSR1_AFSR1 </item>
//    <item> SFDITEM_FIELD__PD_AFSR1_AFSR0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PD_AFSR2  --------------------------------
// SVD Line: 9595

unsigned int PD_AFSR2 __AT (0x3000030C);



// -------------------------------  Field Item: PD_AFSR2_AFSR12  ----------------------------------
// SVD Line: 9604

//  <item> SFDITEM_FIELD__PD_AFSR2_AFSR12
//    <name> AFSR12 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x3000030C) \nPort n Alternative Function Selection 12\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_AFSR2 ) </loc>
//      <o.19..16> AFSR12
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PD_AFSR2_AFSR11  ----------------------------------
// SVD Line: 9652

//  <item> SFDITEM_FIELD__PD_AFSR2_AFSR11
//    <name> AFSR11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x3000030C) \nPort n Alternative Function Selection 11\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_AFSR2 ) </loc>
//      <o.15..12> AFSR11
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PD_AFSR2_AFSR10  ----------------------------------
// SVD Line: 9700

//  <item> SFDITEM_FIELD__PD_AFSR2_AFSR10
//    <name> AFSR10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x3000030C) \nPort n Alternative Function Selection 10\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_AFSR2 ) </loc>
//      <o.11..8> AFSR10
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PD_AFSR2_AFSR9  -----------------------------------
// SVD Line: 9748

//  <item> SFDITEM_FIELD__PD_AFSR2_AFSR9
//    <name> AFSR9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x3000030C) \nPort n Alternative Function Selection 9\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_AFSR2 ) </loc>
//      <o.7..4> AFSR9
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PD_AFSR2_AFSR8  -----------------------------------
// SVD Line: 9796

//  <item> SFDITEM_FIELD__PD_AFSR2_AFSR8
//    <name> AFSR8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x3000030C) \nPort n Alternative Function Selection 8\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_AFSR2 ) </loc>
//      <o.3..0> AFSR8
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: PD_AFSR2  ------------------------------------
// SVD Line: 9595

//  <rtree> SFDITEM_REG__PD_AFSR2
//    <name> AFSR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x3000030C) Port n Alternative Function Selection Register 2 </i>
//    <loc> ( (unsigned int)((PD_AFSR2 >> 0) & 0xFFFFFFFF), ((PD_AFSR2 = (PD_AFSR2 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PD_AFSR2_AFSR12 </item>
//    <item> SFDITEM_FIELD__PD_AFSR2_AFSR11 </item>
//    <item> SFDITEM_FIELD__PD_AFSR2_AFSR10 </item>
//    <item> SFDITEM_FIELD__PD_AFSR2_AFSR9 </item>
//    <item> SFDITEM_FIELD__PD_AFSR2_AFSR8 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PD_PUPD  ---------------------------------
// SVD Line: 9846

unsigned int PD_PUPD __AT (0x30000310);



// -------------------------------  Field Item: PD_PUPD_PUPD12  -----------------------------------
// SVD Line: 9855

//  <item> SFDITEM_FIELD__PD_PUPD_PUPD12
//    <name> PUPD12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x30000310) \nPort n Pull-Up/Down Resistor Selection 12\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_PUPD ) </loc>
//      <o.25..24> PUPD12
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PD_PUPD_PUPD11  -----------------------------------
// SVD Line: 9878

//  <item> SFDITEM_FIELD__PD_PUPD_PUPD11
//    <name> PUPD11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x30000310) \nPort n Pull-Up/Down Resistor Selection 11\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_PUPD ) </loc>
//      <o.23..22> PUPD11
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PD_PUPD_PUPD10  -----------------------------------
// SVD Line: 9901

//  <item> SFDITEM_FIELD__PD_PUPD_PUPD10
//    <name> PUPD10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x30000310) \nPort n Pull-Up/Down Resistor Selection 10\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_PUPD ) </loc>
//      <o.21..20> PUPD10
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_PUPD_PUPD9  -----------------------------------
// SVD Line: 9924

//  <item> SFDITEM_FIELD__PD_PUPD_PUPD9
//    <name> PUPD9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x30000310) \nPort n Pull-Up/Down Resistor Selection 9\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_PUPD ) </loc>
//      <o.19..18> PUPD9
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_PUPD_PUPD8  -----------------------------------
// SVD Line: 9947

//  <item> SFDITEM_FIELD__PD_PUPD_PUPD8
//    <name> PUPD8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x30000310) \nPort n Pull-Up/Down Resistor Selection 8\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_PUPD ) </loc>
//      <o.17..16> PUPD8
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_PUPD_PUPD7  -----------------------------------
// SVD Line: 9970

//  <item> SFDITEM_FIELD__PD_PUPD_PUPD7
//    <name> PUPD7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x30000310) \nPort n Pull-Up/Down Resistor Selection 7\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_PUPD ) </loc>
//      <o.15..14> PUPD7
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_PUPD_PUPD6  -----------------------------------
// SVD Line: 9993

//  <item> SFDITEM_FIELD__PD_PUPD_PUPD6
//    <name> PUPD6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x30000310) \nPort n Pull-Up/Down Resistor Selection 6\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_PUPD ) </loc>
//      <o.13..12> PUPD6
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_PUPD_PUPD5  -----------------------------------
// SVD Line: 10016

//  <item> SFDITEM_FIELD__PD_PUPD_PUPD5
//    <name> PUPD5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x30000310) \nPort n Pull-Up/Down Resistor Selection 5\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_PUPD ) </loc>
//      <o.11..10> PUPD5
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_PUPD_PUPD4  -----------------------------------
// SVD Line: 10039

//  <item> SFDITEM_FIELD__PD_PUPD_PUPD4
//    <name> PUPD4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x30000310) \nPort n Pull-Up/Down Resistor Selection 4\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_PUPD ) </loc>
//      <o.9..8> PUPD4
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_PUPD_PUPD3  -----------------------------------
// SVD Line: 10062

//  <item> SFDITEM_FIELD__PD_PUPD_PUPD3
//    <name> PUPD3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x30000310) \nPort n Pull-Up/Down Resistor Selection 3\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_PUPD ) </loc>
//      <o.7..6> PUPD3
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_PUPD_PUPD2  -----------------------------------
// SVD Line: 10085

//  <item> SFDITEM_FIELD__PD_PUPD_PUPD2
//    <name> PUPD2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x30000310) \nPort n Pull-Up/Down Resistor Selection 2\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_PUPD ) </loc>
//      <o.5..4> PUPD2
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_PUPD_PUPD1  -----------------------------------
// SVD Line: 10108

//  <item> SFDITEM_FIELD__PD_PUPD_PUPD1
//    <name> PUPD1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x30000310) \nPort n Pull-Up/Down Resistor Selection 1\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_PUPD ) </loc>
//      <o.3..2> PUPD1
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_PUPD_PUPD0  -----------------------------------
// SVD Line: 10131

//  <item> SFDITEM_FIELD__PD_PUPD_PUPD0
//    <name> PUPD0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x30000310) \nPort n Pull-Up/Down Resistor Selection 0\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_PUPD ) </loc>
//      <o.1..0> PUPD0
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PD_PUPD  ------------------------------------
// SVD Line: 9846

//  <rtree> SFDITEM_REG__PD_PUPD
//    <name> PUPD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000310) Port n Pull-Up/Down Resistor Selection Register </i>
//    <loc> ( (unsigned int)((PD_PUPD >> 0) & 0xFFFFFFFF), ((PD_PUPD = (PD_PUPD & ~(0x3FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PD_PUPD_PUPD12 </item>
//    <item> SFDITEM_FIELD__PD_PUPD_PUPD11 </item>
//    <item> SFDITEM_FIELD__PD_PUPD_PUPD10 </item>
//    <item> SFDITEM_FIELD__PD_PUPD_PUPD9 </item>
//    <item> SFDITEM_FIELD__PD_PUPD_PUPD8 </item>
//    <item> SFDITEM_FIELD__PD_PUPD_PUPD7 </item>
//    <item> SFDITEM_FIELD__PD_PUPD_PUPD6 </item>
//    <item> SFDITEM_FIELD__PD_PUPD_PUPD5 </item>
//    <item> SFDITEM_FIELD__PD_PUPD_PUPD4 </item>
//    <item> SFDITEM_FIELD__PD_PUPD_PUPD3 </item>
//    <item> SFDITEM_FIELD__PD_PUPD_PUPD2 </item>
//    <item> SFDITEM_FIELD__PD_PUPD_PUPD1 </item>
//    <item> SFDITEM_FIELD__PD_PUPD_PUPD0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PD_INDR  ---------------------------------
// SVD Line: 10156

unsigned int PD_INDR __AT (0x30000314);



// -------------------------------  Field Item: PD_INDR_INDR12  -----------------------------------
// SVD Line: 10165

//  <item> SFDITEM_FIELD__PD_INDR_INDR12
//    <name> INDR12 </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x30000314) Port n Input Data 12 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_INDR ) </loc>
//      <o.12..12> INDR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_INDR_INDR11  -----------------------------------
// SVD Line: 10171

//  <item> SFDITEM_FIELD__PD_INDR_INDR11
//    <name> INDR11 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x30000314) Port n Input Data 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_INDR ) </loc>
//      <o.11..11> INDR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_INDR_INDR10  -----------------------------------
// SVD Line: 10177

//  <item> SFDITEM_FIELD__PD_INDR_INDR10
//    <name> INDR10 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x30000314) Port n Input Data 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_INDR ) </loc>
//      <o.10..10> INDR10
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PD_INDR_INDR9  -----------------------------------
// SVD Line: 10183

//  <item> SFDITEM_FIELD__PD_INDR_INDR9
//    <name> INDR9 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x30000314) Port n Input Data 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_INDR ) </loc>
//      <o.9..9> INDR9
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PD_INDR_INDR8  -----------------------------------
// SVD Line: 10189

//  <item> SFDITEM_FIELD__PD_INDR_INDR8
//    <name> INDR8 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x30000314) Port n Input Data 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_INDR ) </loc>
//      <o.8..8> INDR8
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PD_INDR_INDR7  -----------------------------------
// SVD Line: 10195

//  <item> SFDITEM_FIELD__PD_INDR_INDR7
//    <name> INDR7 </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x30000314) Port n Input Data 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_INDR ) </loc>
//      <o.7..7> INDR7
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PD_INDR_INDR6  -----------------------------------
// SVD Line: 10201

//  <item> SFDITEM_FIELD__PD_INDR_INDR6
//    <name> INDR6 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x30000314) Port n Input Data 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_INDR ) </loc>
//      <o.6..6> INDR6
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PD_INDR_INDR5  -----------------------------------
// SVD Line: 10207

//  <item> SFDITEM_FIELD__PD_INDR_INDR5
//    <name> INDR5 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x30000314) Port n Input Data 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_INDR ) </loc>
//      <o.5..5> INDR5
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PD_INDR_INDR4  -----------------------------------
// SVD Line: 10213

//  <item> SFDITEM_FIELD__PD_INDR_INDR4
//    <name> INDR4 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x30000314) Port n Input Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_INDR ) </loc>
//      <o.4..4> INDR4
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PD_INDR_INDR3  -----------------------------------
// SVD Line: 10219

//  <item> SFDITEM_FIELD__PD_INDR_INDR3
//    <name> INDR3 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x30000314) Port n Input Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_INDR ) </loc>
//      <o.3..3> INDR3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PD_INDR_INDR2  -----------------------------------
// SVD Line: 10225

//  <item> SFDITEM_FIELD__PD_INDR_INDR2
//    <name> INDR2 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x30000314) Port n Input Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_INDR ) </loc>
//      <o.2..2> INDR2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PD_INDR_INDR1  -----------------------------------
// SVD Line: 10231

//  <item> SFDITEM_FIELD__PD_INDR_INDR1
//    <name> INDR1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x30000314) Port n Input Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_INDR ) </loc>
//      <o.1..1> INDR1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PD_INDR_INDR0  -----------------------------------
// SVD Line: 10237

//  <item> SFDITEM_FIELD__PD_INDR_INDR0
//    <name> INDR0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x30000314) Port n Input Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_INDR ) </loc>
//      <o.0..0> INDR0
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: PD_INDR  ------------------------------------
// SVD Line: 10156

//  <rtree> SFDITEM_REG__PD_INDR
//    <name> INDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x30000314) Port n Input Data Register </i>
//    <loc> ( (unsigned int)((PD_INDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__PD_INDR_INDR12 </item>
//    <item> SFDITEM_FIELD__PD_INDR_INDR11 </item>
//    <item> SFDITEM_FIELD__PD_INDR_INDR10 </item>
//    <item> SFDITEM_FIELD__PD_INDR_INDR9 </item>
//    <item> SFDITEM_FIELD__PD_INDR_INDR8 </item>
//    <item> SFDITEM_FIELD__PD_INDR_INDR7 </item>
//    <item> SFDITEM_FIELD__PD_INDR_INDR6 </item>
//    <item> SFDITEM_FIELD__PD_INDR_INDR5 </item>
//    <item> SFDITEM_FIELD__PD_INDR_INDR4 </item>
//    <item> SFDITEM_FIELD__PD_INDR_INDR3 </item>
//    <item> SFDITEM_FIELD__PD_INDR_INDR2 </item>
//    <item> SFDITEM_FIELD__PD_INDR_INDR1 </item>
//    <item> SFDITEM_FIELD__PD_INDR_INDR0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PD_OUTDR  --------------------------------
// SVD Line: 10245

unsigned int PD_OUTDR __AT (0x30000318);



// ------------------------------  Field Item: PD_OUTDR_OUTDR12  ----------------------------------
// SVD Line: 10254

//  <item> SFDITEM_FIELD__PD_OUTDR_OUTDR12
//    <name> OUTDR12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000318) Port n Output Data 12 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_OUTDR ) </loc>
//      <o.12..12> OUTDR12
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PD_OUTDR_OUTDR11  ----------------------------------
// SVD Line: 10260

//  <item> SFDITEM_FIELD__PD_OUTDR_OUTDR11
//    <name> OUTDR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000318) Port n Output Data 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_OUTDR ) </loc>
//      <o.11..11> OUTDR11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PD_OUTDR_OUTDR10  ----------------------------------
// SVD Line: 10266

//  <item> SFDITEM_FIELD__PD_OUTDR_OUTDR10
//    <name> OUTDR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000318) Port n Output Data 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_OUTDR ) </loc>
//      <o.10..10> OUTDR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_OUTDR_OUTDR9  ----------------------------------
// SVD Line: 10272

//  <item> SFDITEM_FIELD__PD_OUTDR_OUTDR9
//    <name> OUTDR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000318) Port n Output Data 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_OUTDR ) </loc>
//      <o.9..9> OUTDR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_OUTDR_OUTDR8  ----------------------------------
// SVD Line: 10278

//  <item> SFDITEM_FIELD__PD_OUTDR_OUTDR8
//    <name> OUTDR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000318) Port n Output Data 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_OUTDR ) </loc>
//      <o.8..8> OUTDR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_OUTDR_OUTDR7  ----------------------------------
// SVD Line: 10284

//  <item> SFDITEM_FIELD__PD_OUTDR_OUTDR7
//    <name> OUTDR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000318) Port n Output Data 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_OUTDR ) </loc>
//      <o.7..7> OUTDR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_OUTDR_OUTDR6  ----------------------------------
// SVD Line: 10290

//  <item> SFDITEM_FIELD__PD_OUTDR_OUTDR6
//    <name> OUTDR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000318) Port n Output Data 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_OUTDR ) </loc>
//      <o.6..6> OUTDR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_OUTDR_OUTDR5  ----------------------------------
// SVD Line: 10296

//  <item> SFDITEM_FIELD__PD_OUTDR_OUTDR5
//    <name> OUTDR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000318) Port n Output Data 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_OUTDR ) </loc>
//      <o.5..5> OUTDR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_OUTDR_OUTDR4  ----------------------------------
// SVD Line: 10302

//  <item> SFDITEM_FIELD__PD_OUTDR_OUTDR4
//    <name> OUTDR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000318) Port n Output Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_OUTDR ) </loc>
//      <o.4..4> OUTDR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_OUTDR_OUTDR3  ----------------------------------
// SVD Line: 10308

//  <item> SFDITEM_FIELD__PD_OUTDR_OUTDR3
//    <name> OUTDR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000318) Port n Output Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_OUTDR ) </loc>
//      <o.3..3> OUTDR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_OUTDR_OUTDR2  ----------------------------------
// SVD Line: 10314

//  <item> SFDITEM_FIELD__PD_OUTDR_OUTDR2
//    <name> OUTDR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000318) Port n Output Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_OUTDR ) </loc>
//      <o.2..2> OUTDR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_OUTDR_OUTDR1  ----------------------------------
// SVD Line: 10320

//  <item> SFDITEM_FIELD__PD_OUTDR_OUTDR1
//    <name> OUTDR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000318) Port n Output Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_OUTDR ) </loc>
//      <o.1..1> OUTDR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_OUTDR_OUTDR0  ----------------------------------
// SVD Line: 10326

//  <item> SFDITEM_FIELD__PD_OUTDR_OUTDR0
//    <name> OUTDR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000318) Port n Output Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_OUTDR ) </loc>
//      <o.0..0> OUTDR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PD_OUTDR  ------------------------------------
// SVD Line: 10245

//  <rtree> SFDITEM_REG__PD_OUTDR
//    <name> OUTDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000318) Port n Output Data Register </i>
//    <loc> ( (unsigned int)((PD_OUTDR >> 0) & 0xFFFFFFFF), ((PD_OUTDR = (PD_OUTDR & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PD_OUTDR_OUTDR12 </item>
//    <item> SFDITEM_FIELD__PD_OUTDR_OUTDR11 </item>
//    <item> SFDITEM_FIELD__PD_OUTDR_OUTDR10 </item>
//    <item> SFDITEM_FIELD__PD_OUTDR_OUTDR9 </item>
//    <item> SFDITEM_FIELD__PD_OUTDR_OUTDR8 </item>
//    <item> SFDITEM_FIELD__PD_OUTDR_OUTDR7 </item>
//    <item> SFDITEM_FIELD__PD_OUTDR_OUTDR6 </item>
//    <item> SFDITEM_FIELD__PD_OUTDR_OUTDR5 </item>
//    <item> SFDITEM_FIELD__PD_OUTDR_OUTDR4 </item>
//    <item> SFDITEM_FIELD__PD_OUTDR_OUTDR3 </item>
//    <item> SFDITEM_FIELD__PD_OUTDR_OUTDR2 </item>
//    <item> SFDITEM_FIELD__PD_OUTDR_OUTDR1 </item>
//    <item> SFDITEM_FIELD__PD_OUTDR_OUTDR0 </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: PD_BSR  ---------------------------------
// SVD Line: 10334

unsigned int PD_BSR __AT (0x3000031C);



// --------------------------------  Field Item: PD_BSR_BSR12  ------------------------------------
// SVD Line: 10343

//  <item> SFDITEM_FIELD__PD_BSR_BSR12
//    <name> BSR12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x3000031C) \nPort n Output Bit Set 12\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BSR ) </loc>
//      <o.12..12> BSR12
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_BSR_BSR11  ------------------------------------
// SVD Line: 10361

//  <item> SFDITEM_FIELD__PD_BSR_BSR11
//    <name> BSR11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x3000031C) \nPort n Output Bit Set 11\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BSR ) </loc>
//      <o.11..11> BSR11
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_BSR_BSR10  ------------------------------------
// SVD Line: 10379

//  <item> SFDITEM_FIELD__PD_BSR_BSR10
//    <name> BSR10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x3000031C) \nPort n Output Bit Set 10\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BSR ) </loc>
//      <o.10..10> BSR10
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_BSR_BSR9  ------------------------------------
// SVD Line: 10397

//  <item> SFDITEM_FIELD__PD_BSR_BSR9
//    <name> BSR9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x3000031C) \nPort n Output Bit Set 9\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BSR ) </loc>
//      <o.9..9> BSR9
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_BSR_BSR8  ------------------------------------
// SVD Line: 10415

//  <item> SFDITEM_FIELD__PD_BSR_BSR8
//    <name> BSR8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x3000031C) \nPort n Output Bit Set 8\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BSR ) </loc>
//      <o.8..8> BSR8
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_BSR_BSR7  ------------------------------------
// SVD Line: 10433

//  <item> SFDITEM_FIELD__PD_BSR_BSR7
//    <name> BSR7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x3000031C) \nPort n Output Bit Set 7\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BSR ) </loc>
//      <o.7..7> BSR7
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_BSR_BSR6  ------------------------------------
// SVD Line: 10451

//  <item> SFDITEM_FIELD__PD_BSR_BSR6
//    <name> BSR6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x3000031C) \nPort n Output Bit Set 6\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BSR ) </loc>
//      <o.6..6> BSR6
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_BSR_BSR5  ------------------------------------
// SVD Line: 10469

//  <item> SFDITEM_FIELD__PD_BSR_BSR5
//    <name> BSR5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x3000031C) \nPort n Output Bit Set 5\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BSR ) </loc>
//      <o.5..5> BSR5
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_BSR_BSR4  ------------------------------------
// SVD Line: 10487

//  <item> SFDITEM_FIELD__PD_BSR_BSR4
//    <name> BSR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x3000031C) \nPort n Output Bit Set 4\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BSR ) </loc>
//      <o.4..4> BSR4
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_BSR_BSR3  ------------------------------------
// SVD Line: 10505

//  <item> SFDITEM_FIELD__PD_BSR_BSR3
//    <name> BSR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x3000031C) \nPort n Output Bit Set 3\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BSR ) </loc>
//      <o.3..3> BSR3
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_BSR_BSR2  ------------------------------------
// SVD Line: 10523

//  <item> SFDITEM_FIELD__PD_BSR_BSR2
//    <name> BSR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x3000031C) \nPort n Output Bit Set 2\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BSR ) </loc>
//      <o.2..2> BSR2
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_BSR_BSR1  ------------------------------------
// SVD Line: 10541

//  <item> SFDITEM_FIELD__PD_BSR_BSR1
//    <name> BSR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x3000031C) \nPort n Output Bit Set 1\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BSR ) </loc>
//      <o.1..1> BSR1
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_BSR_BSR0  ------------------------------------
// SVD Line: 10559

//  <item> SFDITEM_FIELD__PD_BSR_BSR0
//    <name> BSR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x3000031C) \nPort n Output Bit Set 0\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BSR ) </loc>
//      <o.0..0> BSR0
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PD_BSR  -------------------------------------
// SVD Line: 10334

//  <rtree> SFDITEM_REG__PD_BSR
//    <name> BSR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x3000031C) Port n Output Bit Set Register </i>
//    <loc> ( (unsigned int)((PD_BSR >> 0) & 0xFFFFFFFF), ((PD_BSR = (PD_BSR & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PD_BSR_BSR12 </item>
//    <item> SFDITEM_FIELD__PD_BSR_BSR11 </item>
//    <item> SFDITEM_FIELD__PD_BSR_BSR10 </item>
//    <item> SFDITEM_FIELD__PD_BSR_BSR9 </item>
//    <item> SFDITEM_FIELD__PD_BSR_BSR8 </item>
//    <item> SFDITEM_FIELD__PD_BSR_BSR7 </item>
//    <item> SFDITEM_FIELD__PD_BSR_BSR6 </item>
//    <item> SFDITEM_FIELD__PD_BSR_BSR5 </item>
//    <item> SFDITEM_FIELD__PD_BSR_BSR4 </item>
//    <item> SFDITEM_FIELD__PD_BSR_BSR3 </item>
//    <item> SFDITEM_FIELD__PD_BSR_BSR2 </item>
//    <item> SFDITEM_FIELD__PD_BSR_BSR1 </item>
//    <item> SFDITEM_FIELD__PD_BSR_BSR0 </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: PD_BCR  ---------------------------------
// SVD Line: 10579

unsigned int PD_BCR __AT (0x30000320);



// --------------------------------  Field Item: PD_BCR_BCR12  ------------------------------------
// SVD Line: 10588

//  <item> SFDITEM_FIELD__PD_BCR_BCR12
//    <name> BCR12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x30000320) \nPort n Output Bit Clear 12\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BCR ) </loc>
//      <o.12..12> BCR12
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_BCR_BCR11  ------------------------------------
// SVD Line: 10606

//  <item> SFDITEM_FIELD__PD_BCR_BCR11
//    <name> BCR11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x30000320) \nPort n Output Bit Clear 11\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BCR ) </loc>
//      <o.11..11> BCR11
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_BCR_BCR10  ------------------------------------
// SVD Line: 10624

//  <item> SFDITEM_FIELD__PD_BCR_BCR10
//    <name> BCR10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x30000320) \nPort n Output Bit Clear 10\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BCR ) </loc>
//      <o.10..10> BCR10
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_BCR_BCR9  ------------------------------------
// SVD Line: 10642

//  <item> SFDITEM_FIELD__PD_BCR_BCR9
//    <name> BCR9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x30000320) \nPort n Output Bit Clear 9\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BCR ) </loc>
//      <o.9..9> BCR9
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_BCR_BCR8  ------------------------------------
// SVD Line: 10660

//  <item> SFDITEM_FIELD__PD_BCR_BCR8
//    <name> BCR8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x30000320) \nPort n Output Bit Clear 8\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BCR ) </loc>
//      <o.8..8> BCR8
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_BCR_BCR7  ------------------------------------
// SVD Line: 10678

//  <item> SFDITEM_FIELD__PD_BCR_BCR7
//    <name> BCR7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x30000320) \nPort n Output Bit Clear 7\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BCR ) </loc>
//      <o.7..7> BCR7
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_BCR_BCR6  ------------------------------------
// SVD Line: 10696

//  <item> SFDITEM_FIELD__PD_BCR_BCR6
//    <name> BCR6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x30000320) \nPort n Output Bit Clear 6\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BCR ) </loc>
//      <o.6..6> BCR6
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_BCR_BCR5  ------------------------------------
// SVD Line: 10714

//  <item> SFDITEM_FIELD__PD_BCR_BCR5
//    <name> BCR5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x30000320) \nPort n Output Bit Clear 5\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BCR ) </loc>
//      <o.5..5> BCR5
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_BCR_BCR4  ------------------------------------
// SVD Line: 10732

//  <item> SFDITEM_FIELD__PD_BCR_BCR4
//    <name> BCR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x30000320) \nPort n Output Bit Clear 4\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BCR ) </loc>
//      <o.4..4> BCR4
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_BCR_BCR3  ------------------------------------
// SVD Line: 10750

//  <item> SFDITEM_FIELD__PD_BCR_BCR3
//    <name> BCR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x30000320) \nPort n Output Bit Clear 3\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BCR ) </loc>
//      <o.3..3> BCR3
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_BCR_BCR2  ------------------------------------
// SVD Line: 10768

//  <item> SFDITEM_FIELD__PD_BCR_BCR2
//    <name> BCR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x30000320) \nPort n Output Bit Clear 2\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BCR ) </loc>
//      <o.2..2> BCR2
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_BCR_BCR1  ------------------------------------
// SVD Line: 10786

//  <item> SFDITEM_FIELD__PD_BCR_BCR1
//    <name> BCR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x30000320) \nPort n Output Bit Clear 1\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BCR ) </loc>
//      <o.1..1> BCR1
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PD_BCR_BCR0  ------------------------------------
// SVD Line: 10804

//  <item> SFDITEM_FIELD__PD_BCR_BCR0
//    <name> BCR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x30000320) \nPort n Output Bit Clear 0\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_BCR ) </loc>
//      <o.0..0> BCR0
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PD_BCR  -------------------------------------
// SVD Line: 10579

//  <rtree> SFDITEM_REG__PD_BCR
//    <name> BCR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x30000320) Port n Output Bit Clear Register </i>
//    <loc> ( (unsigned int)((PD_BCR >> 0) & 0xFFFFFFFF), ((PD_BCR = (PD_BCR & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PD_BCR_BCR12 </item>
//    <item> SFDITEM_FIELD__PD_BCR_BCR11 </item>
//    <item> SFDITEM_FIELD__PD_BCR_BCR10 </item>
//    <item> SFDITEM_FIELD__PD_BCR_BCR9 </item>
//    <item> SFDITEM_FIELD__PD_BCR_BCR8 </item>
//    <item> SFDITEM_FIELD__PD_BCR_BCR7 </item>
//    <item> SFDITEM_FIELD__PD_BCR_BCR6 </item>
//    <item> SFDITEM_FIELD__PD_BCR_BCR5 </item>
//    <item> SFDITEM_FIELD__PD_BCR_BCR4 </item>
//    <item> SFDITEM_FIELD__PD_BCR_BCR3 </item>
//    <item> SFDITEM_FIELD__PD_BCR_BCR2 </item>
//    <item> SFDITEM_FIELD__PD_BCR_BCR1 </item>
//    <item> SFDITEM_FIELD__PD_BCR_BCR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PD_OUTDMSK  -------------------------------
// SVD Line: 10824

unsigned int PD_OUTDMSK __AT (0x30000324);



// ----------------------------  Field Item: PD_OUTDMSK_OUTDMSK12  --------------------------------
// SVD Line: 10833

//  <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK12
//    <name> OUTDMSK12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000324) \nPort n Output Data Mask 12\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_OUTDMSK ) </loc>
//      <o.12..12> OUTDMSK12
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: PD_OUTDMSK_OUTDMSK11  --------------------------------
// SVD Line: 10851

//  <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK11
//    <name> OUTDMSK11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000324) \nPort n Output Data Mask 11\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_OUTDMSK ) </loc>
//      <o.11..11> OUTDMSK11
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: PD_OUTDMSK_OUTDMSK10  --------------------------------
// SVD Line: 10869

//  <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK10
//    <name> OUTDMSK10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000324) \nPort n Output Data Mask 10\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_OUTDMSK ) </loc>
//      <o.10..10> OUTDMSK10
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PD_OUTDMSK_OUTDMSK9  --------------------------------
// SVD Line: 10887

//  <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK9
//    <name> OUTDMSK9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000324) \nPort n Output Data Mask 9\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_OUTDMSK ) </loc>
//      <o.9..9> OUTDMSK9
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PD_OUTDMSK_OUTDMSK8  --------------------------------
// SVD Line: 10905

//  <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK8
//    <name> OUTDMSK8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000324) \nPort n Output Data Mask 8\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_OUTDMSK ) </loc>
//      <o.8..8> OUTDMSK8
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PD_OUTDMSK_OUTDMSK7  --------------------------------
// SVD Line: 10923

//  <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK7
//    <name> OUTDMSK7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000324) \nPort n Output Data Mask 7\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_OUTDMSK ) </loc>
//      <o.7..7> OUTDMSK7
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PD_OUTDMSK_OUTDMSK6  --------------------------------
// SVD Line: 10941

//  <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK6
//    <name> OUTDMSK6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000324) Port n Output Data Mask 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_OUTDMSK ) </loc>
//      <o.6..6> OUTDMSK6
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PD_OUTDMSK_OUTDMSK5  --------------------------------
// SVD Line: 10947

//  <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK5
//    <name> OUTDMSK5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000324) \nPort n Output Data Mask 5\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_OUTDMSK ) </loc>
//      <o.5..5> OUTDMSK5
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PD_OUTDMSK_OUTDMSK4  --------------------------------
// SVD Line: 10965

//  <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK4
//    <name> OUTDMSK4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000324) \nPort n Output Data Mask 4\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_OUTDMSK ) </loc>
//      <o.4..4> OUTDMSK4
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PD_OUTDMSK_OUTDMSK3  --------------------------------
// SVD Line: 10983

//  <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK3
//    <name> OUTDMSK3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000324) \nPort n Output Data Mask 3\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_OUTDMSK ) </loc>
//      <o.3..3> OUTDMSK3
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PD_OUTDMSK_OUTDMSK2  --------------------------------
// SVD Line: 11001

//  <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK2
//    <name> OUTDMSK2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000324) \nPort n Output Data Mask 2\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_OUTDMSK ) </loc>
//      <o.2..2> OUTDMSK2
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PD_OUTDMSK_OUTDMSK1  --------------------------------
// SVD Line: 11019

//  <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK1
//    <name> OUTDMSK1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000324) \nPort n Output Data Mask 1\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_OUTDMSK ) </loc>
//      <o.1..1> OUTDMSK1
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PD_OUTDMSK_OUTDMSK0  --------------------------------
// SVD Line: 11037

//  <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK0
//    <name> OUTDMSK0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000324) \nPort n Output Data Mask 0\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_OUTDMSK ) </loc>
//      <o.0..0> OUTDMSK0
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: PD_OUTDMSK  -----------------------------------
// SVD Line: 10824

//  <rtree> SFDITEM_REG__PD_OUTDMSK
//    <name> OUTDMSK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000324) Port n Output Data Mask Register </i>
//    <loc> ( (unsigned int)((PD_OUTDMSK >> 0) & 0xFFFFFFFF), ((PD_OUTDMSK = (PD_OUTDMSK & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK12 </item>
//    <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK11 </item>
//    <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK10 </item>
//    <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK9 </item>
//    <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK8 </item>
//    <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK7 </item>
//    <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK6 </item>
//    <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK5 </item>
//    <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK4 </item>
//    <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK3 </item>
//    <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK2 </item>
//    <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK1 </item>
//    <item> SFDITEM_FIELD__PD_OUTDMSK_OUTDMSK0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PD_DBCR  ---------------------------------
// SVD Line: 11057

unsigned int PD_DBCR __AT (0x30000328);



// --------------------------------  Field Item: PD_DBCR_DBCLK  -----------------------------------
// SVD Line: 11066

//  <item> SFDITEM_FIELD__PD_DBCR_DBCLK
//    <name> DBCLK </name>
//    <rw> 
//    <i> [Bits 18..16] RW (@ 0x30000328) \nPort n Debounce Filter Sampling Clock Selection\n0 : HCLK1 = HCLK/1\n1 : HCLK4 = HCLK/4\n2 : HCLK16 = HCLK/16\n3 : HCLK64 = HCLK/64\n4 : HCLK256 = HCLK/256\n5 : HCLK1024 = HCLK/1024\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_DBCR ) </loc>
//      <o.18..16> DBCLK
//        <0=> 0: HCLK1 = HCLK/1
//        <1=> 1: HCLK4 = HCLK/4
//        <2=> 2: HCLK16 = HCLK/16
//        <3=> 3: HCLK64 = HCLK/64
//        <4=> 4: HCLK256 = HCLK/256
//        <5=> 5: HCLK1024 = HCLK/1024
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PD_DBCR_DBEN12  -----------------------------------
// SVD Line: 11104

//  <item> SFDITEM_FIELD__PD_DBCR_DBEN12
//    <name> DBEN12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000328) \nPort n Debounce Enable 12\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_DBCR ) </loc>
//      <o.12..12> DBEN12
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PD_DBCR_DBEN11  -----------------------------------
// SVD Line: 11122

//  <item> SFDITEM_FIELD__PD_DBCR_DBEN11
//    <name> DBEN11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000328) \nPort n Debounce Enable 11\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_DBCR ) </loc>
//      <o.11..11> DBEN11
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PD_DBCR_DBEN10  -----------------------------------
// SVD Line: 11140

//  <item> SFDITEM_FIELD__PD_DBCR_DBEN10
//    <name> DBEN10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000328) \nPort n Debounce Enable 10\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_DBCR ) </loc>
//      <o.10..10> DBEN10
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_DBCR_DBEN9  -----------------------------------
// SVD Line: 11158

//  <item> SFDITEM_FIELD__PD_DBCR_DBEN9
//    <name> DBEN9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000328) \nPort n Debounce Enable 9\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_DBCR ) </loc>
//      <o.9..9> DBEN9
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_DBCR_DBEN8  -----------------------------------
// SVD Line: 11176

//  <item> SFDITEM_FIELD__PD_DBCR_DBEN8
//    <name> DBEN8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000328) \nPort n Debounce Enable 8\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_DBCR ) </loc>
//      <o.8..8> DBEN8
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_DBCR_DBEN7  -----------------------------------
// SVD Line: 11194

//  <item> SFDITEM_FIELD__PD_DBCR_DBEN7
//    <name> DBEN7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000328) \nPort n Debounce Enable 7\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_DBCR ) </loc>
//      <o.7..7> DBEN7
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_DBCR_DBEN6  -----------------------------------
// SVD Line: 11212

//  <item> SFDITEM_FIELD__PD_DBCR_DBEN6
//    <name> DBEN6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000328) \nPort n Debounce Enable 6\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_DBCR ) </loc>
//      <o.6..6> DBEN6
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_DBCR_DBEN5  -----------------------------------
// SVD Line: 11230

//  <item> SFDITEM_FIELD__PD_DBCR_DBEN5
//    <name> DBEN5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000328) \nPort n Debounce Enable 5\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_DBCR ) </loc>
//      <o.5..5> DBEN5
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_DBCR_DBEN4  -----------------------------------
// SVD Line: 11248

//  <item> SFDITEM_FIELD__PD_DBCR_DBEN4
//    <name> DBEN4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000328) \nPort n Debounce Enable 4\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_DBCR ) </loc>
//      <o.4..4> DBEN4
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_DBCR_DBEN3  -----------------------------------
// SVD Line: 11266

//  <item> SFDITEM_FIELD__PD_DBCR_DBEN3
//    <name> DBEN3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000328) \nPort n Debounce Enable 3\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_DBCR ) </loc>
//      <o.3..3> DBEN3
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_DBCR_DBEN2  -----------------------------------
// SVD Line: 11284

//  <item> SFDITEM_FIELD__PD_DBCR_DBEN2
//    <name> DBEN2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000328) \nPort n Debounce Enable 2\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_DBCR ) </loc>
//      <o.2..2> DBEN2
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_DBCR_DBEN1  -----------------------------------
// SVD Line: 11302

//  <item> SFDITEM_FIELD__PD_DBCR_DBEN1
//    <name> DBEN1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000328) \nPort n Debounce Enable 1\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_DBCR ) </loc>
//      <o.1..1> DBEN1
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PD_DBCR_DBEN0  -----------------------------------
// SVD Line: 11320

//  <item> SFDITEM_FIELD__PD_DBCR_DBEN0
//    <name> DBEN0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000328) \nPort n Debounce Enable 0\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PD_DBCR ) </loc>
//      <o.0..0> DBEN0
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PD_DBCR  ------------------------------------
// SVD Line: 11057

//  <rtree> SFDITEM_REG__PD_DBCR
//    <name> DBCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000328) Port n Debounce Control Register </i>
//    <loc> ( (unsigned int)((PD_DBCR >> 0) & 0xFFFFFFFF), ((PD_DBCR = (PD_DBCR & ~(0x71FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x71FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PD_DBCR_DBCLK </item>
//    <item> SFDITEM_FIELD__PD_DBCR_DBEN12 </item>
//    <item> SFDITEM_FIELD__PD_DBCR_DBEN11 </item>
//    <item> SFDITEM_FIELD__PD_DBCR_DBEN10 </item>
//    <item> SFDITEM_FIELD__PD_DBCR_DBEN9 </item>
//    <item> SFDITEM_FIELD__PD_DBCR_DBEN8 </item>
//    <item> SFDITEM_FIELD__PD_DBCR_DBEN7 </item>
//    <item> SFDITEM_FIELD__PD_DBCR_DBEN6 </item>
//    <item> SFDITEM_FIELD__PD_DBCR_DBEN5 </item>
//    <item> SFDITEM_FIELD__PD_DBCR_DBEN4 </item>
//    <item> SFDITEM_FIELD__PD_DBCR_DBEN3 </item>
//    <item> SFDITEM_FIELD__PD_DBCR_DBEN2 </item>
//    <item> SFDITEM_FIELD__PD_DBCR_DBEN1 </item>
//    <item> SFDITEM_FIELD__PD_DBCR_DBEN0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PD_PD_MOD  --------------------------------
// SVD Line: 13918

unsigned int PD_PD_MOD __AT (0x30000300);



// -------------------------------  Field Item: PD_PD_MOD_MODE7  ----------------------------------
// SVD Line: 13928

//  <item> SFDITEM_FIELD__PD_PD_MOD_MODE7
//    <name> MODE7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x30000300) Port n Mode Selection 7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PD_PD_MOD >> 14) & 0x3), ((PD_PD_MOD = (PD_PD_MOD & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_MOD_MODE6  ----------------------------------
// SVD Line: 13934

//  <item> SFDITEM_FIELD__PD_PD_MOD_MODE6
//    <name> MODE6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x30000300) Port n Mode Selection 6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PD_PD_MOD >> 12) & 0x3), ((PD_PD_MOD = (PD_PD_MOD & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_MOD_MODE5  ----------------------------------
// SVD Line: 13940

//  <item> SFDITEM_FIELD__PD_PD_MOD_MODE5
//    <name> MODE5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x30000300) Port n Mode Selection 5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PD_PD_MOD >> 10) & 0x3), ((PD_PD_MOD = (PD_PD_MOD & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_MOD_MODE4  ----------------------------------
// SVD Line: 13946

//  <item> SFDITEM_FIELD__PD_PD_MOD_MODE4
//    <name> MODE4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x30000300) Port n Mode Selection 4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PD_PD_MOD >> 8) & 0x3), ((PD_PD_MOD = (PD_PD_MOD & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_MOD_MODE3  ----------------------------------
// SVD Line: 13952

//  <item> SFDITEM_FIELD__PD_PD_MOD_MODE3
//    <name> MODE3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x30000300) Port n Mode Selection 3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PD_PD_MOD >> 6) & 0x3), ((PD_PD_MOD = (PD_PD_MOD & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_MOD_MODE2  ----------------------------------
// SVD Line: 13958

//  <item> SFDITEM_FIELD__PD_PD_MOD_MODE2
//    <name> MODE2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x30000300) Port n Mode Selection 2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PD_PD_MOD >> 4) & 0x3), ((PD_PD_MOD = (PD_PD_MOD & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_MOD_MODE1  ----------------------------------
// SVD Line: 13964

//  <item> SFDITEM_FIELD__PD_PD_MOD_MODE1
//    <name> MODE1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x30000300) Port n Mode Selection 1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PD_PD_MOD >> 2) & 0x3), ((PD_PD_MOD = (PD_PD_MOD & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_MOD_MODE0  ----------------------------------
// SVD Line: 13970

//  <item> SFDITEM_FIELD__PD_PD_MOD_MODE0
//    <name> MODE0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x30000300) Port n Mode Selection 0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PD_PD_MOD >> 0) & 0x3), ((PD_PD_MOD = (PD_PD_MOD & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PD_PD_MOD  -----------------------------------
// SVD Line: 13918

//  <rtree> SFDITEM_REG__PD_PD_MOD
//    <name> PD_MOD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000300) Port n Mode Register </i>
//    <loc> ( (unsigned int)((PD_PD_MOD >> 0) & 0xFFFFFFFF), ((PD_PD_MOD = (PD_PD_MOD & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PD_PD_MOD_MODE7 </item>
//    <item> SFDITEM_FIELD__PD_PD_MOD_MODE6 </item>
//    <item> SFDITEM_FIELD__PD_PD_MOD_MODE5 </item>
//    <item> SFDITEM_FIELD__PD_PD_MOD_MODE4 </item>
//    <item> SFDITEM_FIELD__PD_PD_MOD_MODE3 </item>
//    <item> SFDITEM_FIELD__PD_PD_MOD_MODE2 </item>
//    <item> SFDITEM_FIELD__PD_PD_MOD_MODE1 </item>
//    <item> SFDITEM_FIELD__PD_PD_MOD_MODE0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PD_PD_TYP  --------------------------------
// SVD Line: 13978

unsigned int PD_PD_TYP __AT (0x30000304);



// -------------------------------  Field Item: PD_PD_TYP_TYP7  -----------------------------------
// SVD Line: 13988

//  <item> SFDITEM_FIELD__PD_PD_TYP_TYP7
//    <name> TYP7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000304) Port n Output Type Selection 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_TYP ) </loc>
//      <o.7..7> TYP7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_TYP_TYP6  -----------------------------------
// SVD Line: 13994

//  <item> SFDITEM_FIELD__PD_PD_TYP_TYP6
//    <name> TYP6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000304) Port n Output Type Selection 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_TYP ) </loc>
//      <o.6..6> TYP6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_TYP_TYP5  -----------------------------------
// SVD Line: 14000

//  <item> SFDITEM_FIELD__PD_PD_TYP_TYP5
//    <name> TYP5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000304) Port n Output Type Selection 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_TYP ) </loc>
//      <o.5..5> TYP5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_TYP_TYP4  -----------------------------------
// SVD Line: 14006

//  <item> SFDITEM_FIELD__PD_PD_TYP_TYP4
//    <name> TYP4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000304) Port n Output Type Selection 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_TYP ) </loc>
//      <o.4..4> TYP4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_TYP_TYP3  -----------------------------------
// SVD Line: 14012

//  <item> SFDITEM_FIELD__PD_PD_TYP_TYP3
//    <name> TYP3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000304) Port n Output Type Selection 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_TYP ) </loc>
//      <o.3..3> TYP3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_TYP_TYP2  -----------------------------------
// SVD Line: 14018

//  <item> SFDITEM_FIELD__PD_PD_TYP_TYP2
//    <name> TYP2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000304) Port n Output Type Selection 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_TYP ) </loc>
//      <o.2..2> TYP2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_TYP_TYP1  -----------------------------------
// SVD Line: 14024

//  <item> SFDITEM_FIELD__PD_PD_TYP_TYP1
//    <name> TYP1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000304) Port n Output Type Selection 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_TYP ) </loc>
//      <o.1..1> TYP1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_TYP_TYP0  -----------------------------------
// SVD Line: 14030

//  <item> SFDITEM_FIELD__PD_PD_TYP_TYP0
//    <name> TYP0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000304) Port n Output Type Selection 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_TYP ) </loc>
//      <o.0..0> TYP0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PD_PD_TYP  -----------------------------------
// SVD Line: 13978

//  <rtree> SFDITEM_REG__PD_PD_TYP
//    <name> PD_TYP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000304) Port n Output Type Selection Register </i>
//    <loc> ( (unsigned int)((PD_PD_TYP >> 0) & 0xFFFFFFFF), ((PD_PD_TYP = (PD_PD_TYP & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PD_PD_TYP_TYP7 </item>
//    <item> SFDITEM_FIELD__PD_PD_TYP_TYP6 </item>
//    <item> SFDITEM_FIELD__PD_PD_TYP_TYP5 </item>
//    <item> SFDITEM_FIELD__PD_PD_TYP_TYP4 </item>
//    <item> SFDITEM_FIELD__PD_PD_TYP_TYP3 </item>
//    <item> SFDITEM_FIELD__PD_PD_TYP_TYP2 </item>
//    <item> SFDITEM_FIELD__PD_PD_TYP_TYP1 </item>
//    <item> SFDITEM_FIELD__PD_PD_TYP_TYP0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: PD_PD_AFSR1  -------------------------------
// SVD Line: 14038

unsigned int PD_PD_AFSR1 __AT (0x30000308);



// ------------------------------  Field Item: PD_PD_AFSR1_AFSR7  ---------------------------------
// SVD Line: 14048

//  <item> SFDITEM_FIELD__PD_PD_AFSR1_AFSR7
//    <name> AFSR7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x30000308) Port n Alternative Function Selection 7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PD_PD_AFSR1 >> 28) & 0xF), ((PD_PD_AFSR1 = (PD_PD_AFSR1 & ~(0xFUL << 28 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 28 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_AFSR1_AFSR6  ---------------------------------
// SVD Line: 14054

//  <item> SFDITEM_FIELD__PD_PD_AFSR1_AFSR6
//    <name> AFSR6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x30000308) Port n Alternative Function Selection 6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PD_PD_AFSR1 >> 24) & 0xF), ((PD_PD_AFSR1 = (PD_PD_AFSR1 & ~(0xFUL << 24 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 24 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_AFSR1_AFSR5  ---------------------------------
// SVD Line: 14060

//  <item> SFDITEM_FIELD__PD_PD_AFSR1_AFSR5
//    <name> AFSR5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x30000308) Port n Alternative Function Selection 5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PD_PD_AFSR1 >> 20) & 0xF), ((PD_PD_AFSR1 = (PD_PD_AFSR1 & ~(0xFUL << 20 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 20 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_AFSR1_AFSR4  ---------------------------------
// SVD Line: 14066

//  <item> SFDITEM_FIELD__PD_PD_AFSR1_AFSR4
//    <name> AFSR4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x30000308) Port n Alternative Function Selection 4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PD_PD_AFSR1 >> 16) & 0xF), ((PD_PD_AFSR1 = (PD_PD_AFSR1 & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_AFSR1_AFSR3  ---------------------------------
// SVD Line: 14072

//  <item> SFDITEM_FIELD__PD_PD_AFSR1_AFSR3
//    <name> AFSR3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x30000308) Port n Alternative Function Selection 3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PD_PD_AFSR1 >> 12) & 0xF), ((PD_PD_AFSR1 = (PD_PD_AFSR1 & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_AFSR1_AFSR2  ---------------------------------
// SVD Line: 14078

//  <item> SFDITEM_FIELD__PD_PD_AFSR1_AFSR2
//    <name> AFSR2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x30000308) Port n Alternative Function Selection 2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PD_PD_AFSR1 >> 8) & 0xF), ((PD_PD_AFSR1 = (PD_PD_AFSR1 & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_AFSR1_AFSR1  ---------------------------------
// SVD Line: 14084

//  <item> SFDITEM_FIELD__PD_PD_AFSR1_AFSR1
//    <name> AFSR1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x30000308) Port n Alternative Function Selection 1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PD_PD_AFSR1 >> 4) & 0xF), ((PD_PD_AFSR1 = (PD_PD_AFSR1 & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_AFSR1_AFSR0  ---------------------------------
// SVD Line: 14090

//  <item> SFDITEM_FIELD__PD_PD_AFSR1_AFSR0
//    <name> AFSR0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x30000308) Port n Alternative Function Selection 0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PD_PD_AFSR1 >> 0) & 0xF), ((PD_PD_AFSR1 = (PD_PD_AFSR1 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: PD_PD_AFSR1  ----------------------------------
// SVD Line: 14038

//  <rtree> SFDITEM_REG__PD_PD_AFSR1
//    <name> PD_AFSR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000308) Port n Alternative Function Selection Register 1 </i>
//    <loc> ( (unsigned int)((PD_PD_AFSR1 >> 0) & 0xFFFFFFFF), ((PD_PD_AFSR1 = (PD_PD_AFSR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PD_PD_AFSR1_AFSR7 </item>
//    <item> SFDITEM_FIELD__PD_PD_AFSR1_AFSR6 </item>
//    <item> SFDITEM_FIELD__PD_PD_AFSR1_AFSR5 </item>
//    <item> SFDITEM_FIELD__PD_PD_AFSR1_AFSR4 </item>
//    <item> SFDITEM_FIELD__PD_PD_AFSR1_AFSR3 </item>
//    <item> SFDITEM_FIELD__PD_PD_AFSR1_AFSR2 </item>
//    <item> SFDITEM_FIELD__PD_PD_AFSR1_AFSR1 </item>
//    <item> SFDITEM_FIELD__PD_PD_AFSR1_AFSR0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: PD_PD_AFSR2  -------------------------------
// SVD Line: 14098

unsigned int PD_PD_AFSR2 __AT (0x3000030C);



// -------------------------------  Register Item: PD_PD_AFSR2  -----------------------------------
// SVD Line: 14098

//  <item> SFDITEM_REG__PD_PD_AFSR2
//    <name> PD_AFSR2 </name>
//    <i> [Bits 31..0] RW (@ 0x3000030C) Port n Alternative Function Selection Register 2 </i>
//    <edit> 
//      <loc> ( (unsigned int)((PD_PD_AFSR2 >> 0) & 0xFFFFFFFF), ((PD_PD_AFSR2 = (PD_PD_AFSR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register Item Address: PD_PD_PUPD  -------------------------------
// SVD Line: 14108

unsigned int PD_PD_PUPD __AT (0x30000310);



// ------------------------------  Field Item: PD_PD_PUPD_PUPD7  ----------------------------------
// SVD Line: 14118

//  <item> SFDITEM_FIELD__PD_PD_PUPD_PUPD7
//    <name> PUPD7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x30000310) Port n Pull-Up/Down Resistor Selection 7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PD_PD_PUPD >> 14) & 0x3), ((PD_PD_PUPD = (PD_PD_PUPD & ~(0x3UL << 14 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 14 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_PUPD_PUPD6  ----------------------------------
// SVD Line: 14124

//  <item> SFDITEM_FIELD__PD_PD_PUPD_PUPD6
//    <name> PUPD6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x30000310) Port n Pull-Up/Down Resistor Selection 6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PD_PD_PUPD >> 12) & 0x3), ((PD_PD_PUPD = (PD_PD_PUPD & ~(0x3UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_PUPD_PUPD5  ----------------------------------
// SVD Line: 14130

//  <item> SFDITEM_FIELD__PD_PD_PUPD_PUPD5
//    <name> PUPD5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x30000310) Port n Pull-Up/Down Resistor Selection 5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PD_PD_PUPD >> 10) & 0x3), ((PD_PD_PUPD = (PD_PD_PUPD & ~(0x3UL << 10 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 10 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_PUPD_PUPD4  ----------------------------------
// SVD Line: 14136

//  <item> SFDITEM_FIELD__PD_PD_PUPD_PUPD4
//    <name> PUPD4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x30000310) Port n Pull-Up/Down Resistor Selection 4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PD_PD_PUPD >> 8) & 0x3), ((PD_PD_PUPD = (PD_PD_PUPD & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_PUPD_PUPD3  ----------------------------------
// SVD Line: 14142

//  <item> SFDITEM_FIELD__PD_PD_PUPD_PUPD3
//    <name> PUPD3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x30000310) Port n Pull-Up/Down Resistor Selection 3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PD_PD_PUPD >> 6) & 0x3), ((PD_PD_PUPD = (PD_PD_PUPD & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_PUPD_PUPD2  ----------------------------------
// SVD Line: 14148

//  <item> SFDITEM_FIELD__PD_PD_PUPD_PUPD2
//    <name> PUPD2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x30000310) Port n Pull-Up/Down Resistor Selection 2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PD_PD_PUPD >> 4) & 0x3), ((PD_PD_PUPD = (PD_PD_PUPD & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_PUPD_PUPD1  ----------------------------------
// SVD Line: 14154

//  <item> SFDITEM_FIELD__PD_PD_PUPD_PUPD1
//    <name> PUPD1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x30000310) Port n Pull-Up/Down Resistor Selection 1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PD_PD_PUPD >> 2) & 0x3), ((PD_PD_PUPD = (PD_PD_PUPD & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_PUPD_PUPD0  ----------------------------------
// SVD Line: 14160

//  <item> SFDITEM_FIELD__PD_PD_PUPD_PUPD0
//    <name> PUPD0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x30000310) Port n Pull-Up/Down Resistor Selection 0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PD_PD_PUPD >> 0) & 0x3), ((PD_PD_PUPD = (PD_PD_PUPD & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: PD_PD_PUPD  -----------------------------------
// SVD Line: 14108

//  <rtree> SFDITEM_REG__PD_PD_PUPD
//    <name> PD_PUPD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000310) Port n Pull-Up/Down Resistor Selection Register </i>
//    <loc> ( (unsigned int)((PD_PD_PUPD >> 0) & 0xFFFFFFFF), ((PD_PD_PUPD = (PD_PD_PUPD & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PD_PD_PUPD_PUPD7 </item>
//    <item> SFDITEM_FIELD__PD_PD_PUPD_PUPD6 </item>
//    <item> SFDITEM_FIELD__PD_PD_PUPD_PUPD5 </item>
//    <item> SFDITEM_FIELD__PD_PD_PUPD_PUPD4 </item>
//    <item> SFDITEM_FIELD__PD_PD_PUPD_PUPD3 </item>
//    <item> SFDITEM_FIELD__PD_PD_PUPD_PUPD2 </item>
//    <item> SFDITEM_FIELD__PD_PD_PUPD_PUPD1 </item>
//    <item> SFDITEM_FIELD__PD_PD_PUPD_PUPD0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PD_PD_INDR  -------------------------------
// SVD Line: 14168

unsigned int PD_PD_INDR __AT (0x30000314);



// ------------------------------  Field Item: PD_PD_INDR_INDR7  ----------------------------------
// SVD Line: 14178

//  <item> SFDITEM_FIELD__PD_PD_INDR_INDR7
//    <name> INDR7 </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x30000314) Port n Input Data 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_INDR ) </loc>
//      <o.7..7> INDR7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_INDR_INDR6  ----------------------------------
// SVD Line: 14184

//  <item> SFDITEM_FIELD__PD_PD_INDR_INDR6
//    <name> INDR6 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x30000314) Port n Input Data 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_INDR ) </loc>
//      <o.6..6> INDR6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_INDR_INDR5  ----------------------------------
// SVD Line: 14190

//  <item> SFDITEM_FIELD__PD_PD_INDR_INDR5
//    <name> INDR5 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x30000314) Port n Input Data 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_INDR ) </loc>
//      <o.5..5> INDR5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_INDR_INDR4  ----------------------------------
// SVD Line: 14196

//  <item> SFDITEM_FIELD__PD_PD_INDR_INDR4
//    <name> INDR4 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x30000314) Port n Input Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_INDR ) </loc>
//      <o.4..4> INDR4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_INDR_INDR3  ----------------------------------
// SVD Line: 14202

//  <item> SFDITEM_FIELD__PD_PD_INDR_INDR3
//    <name> INDR3 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x30000314) Port n Input Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_INDR ) </loc>
//      <o.3..3> INDR3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_INDR_INDR2  ----------------------------------
// SVD Line: 14208

//  <item> SFDITEM_FIELD__PD_PD_INDR_INDR2
//    <name> INDR2 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x30000314) Port n Input Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_INDR ) </loc>
//      <o.2..2> INDR2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_INDR_INDR1  ----------------------------------
// SVD Line: 14214

//  <item> SFDITEM_FIELD__PD_PD_INDR_INDR1
//    <name> INDR1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x30000314) Port n Input Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_INDR ) </loc>
//      <o.1..1> INDR1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_INDR_INDR0  ----------------------------------
// SVD Line: 14220

//  <item> SFDITEM_FIELD__PD_PD_INDR_INDR0
//    <name> INDR0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x30000314) Port n Input Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_INDR ) </loc>
//      <o.0..0> INDR0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: PD_PD_INDR  -----------------------------------
// SVD Line: 14168

//  <rtree> SFDITEM_REG__PD_PD_INDR
//    <name> PD_INDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x30000314) Port n Input Data Register </i>
//    <loc> ( (unsigned int)((PD_PD_INDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__PD_PD_INDR_INDR7 </item>
//    <item> SFDITEM_FIELD__PD_PD_INDR_INDR6 </item>
//    <item> SFDITEM_FIELD__PD_PD_INDR_INDR5 </item>
//    <item> SFDITEM_FIELD__PD_PD_INDR_INDR4 </item>
//    <item> SFDITEM_FIELD__PD_PD_INDR_INDR3 </item>
//    <item> SFDITEM_FIELD__PD_PD_INDR_INDR2 </item>
//    <item> SFDITEM_FIELD__PD_PD_INDR_INDR1 </item>
//    <item> SFDITEM_FIELD__PD_PD_INDR_INDR0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: PD_PD_OUTDR  -------------------------------
// SVD Line: 14228

unsigned int PD_PD_OUTDR __AT (0x30000318);



// -----------------------------  Field Item: PD_PD_OUTDR_OUTDR7  ---------------------------------
// SVD Line: 14238

//  <item> SFDITEM_FIELD__PD_PD_OUTDR_OUTDR7
//    <name> OUTDR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000318) Port n Output Data 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_OUTDR ) </loc>
//      <o.7..7> OUTDR7
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PD_PD_OUTDR_OUTDR6  ---------------------------------
// SVD Line: 14244

//  <item> SFDITEM_FIELD__PD_PD_OUTDR_OUTDR6
//    <name> OUTDR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000318) Port n Output Data 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_OUTDR ) </loc>
//      <o.6..6> OUTDR6
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PD_PD_OUTDR_OUTDR5  ---------------------------------
// SVD Line: 14250

//  <item> SFDITEM_FIELD__PD_PD_OUTDR_OUTDR5
//    <name> OUTDR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000318) Port n Output Data 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_OUTDR ) </loc>
//      <o.5..5> OUTDR5
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PD_PD_OUTDR_OUTDR4  ---------------------------------
// SVD Line: 14256

//  <item> SFDITEM_FIELD__PD_PD_OUTDR_OUTDR4
//    <name> OUTDR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000318) Port n Output Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_OUTDR ) </loc>
//      <o.4..4> OUTDR4
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PD_PD_OUTDR_OUTDR3  ---------------------------------
// SVD Line: 14262

//  <item> SFDITEM_FIELD__PD_PD_OUTDR_OUTDR3
//    <name> OUTDR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000318) Port n Output Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_OUTDR ) </loc>
//      <o.3..3> OUTDR3
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PD_PD_OUTDR_OUTDR2  ---------------------------------
// SVD Line: 14268

//  <item> SFDITEM_FIELD__PD_PD_OUTDR_OUTDR2
//    <name> OUTDR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000318) Port n Output Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_OUTDR ) </loc>
//      <o.2..2> OUTDR2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PD_PD_OUTDR_OUTDR1  ---------------------------------
// SVD Line: 14274

//  <item> SFDITEM_FIELD__PD_PD_OUTDR_OUTDR1
//    <name> OUTDR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000318) Port n Output Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_OUTDR ) </loc>
//      <o.1..1> OUTDR1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PD_PD_OUTDR_OUTDR0  ---------------------------------
// SVD Line: 14280

//  <item> SFDITEM_FIELD__PD_PD_OUTDR_OUTDR0
//    <name> OUTDR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000318) Port n Output Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_OUTDR ) </loc>
//      <o.0..0> OUTDR0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: PD_PD_OUTDR  ----------------------------------
// SVD Line: 14228

//  <rtree> SFDITEM_REG__PD_PD_OUTDR
//    <name> PD_OUTDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000318) Port n Output Data Register </i>
//    <loc> ( (unsigned int)((PD_PD_OUTDR >> 0) & 0xFFFFFFFF), ((PD_PD_OUTDR = (PD_PD_OUTDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PD_PD_OUTDR_OUTDR7 </item>
//    <item> SFDITEM_FIELD__PD_PD_OUTDR_OUTDR6 </item>
//    <item> SFDITEM_FIELD__PD_PD_OUTDR_OUTDR5 </item>
//    <item> SFDITEM_FIELD__PD_PD_OUTDR_OUTDR4 </item>
//    <item> SFDITEM_FIELD__PD_PD_OUTDR_OUTDR3 </item>
//    <item> SFDITEM_FIELD__PD_PD_OUTDR_OUTDR2 </item>
//    <item> SFDITEM_FIELD__PD_PD_OUTDR_OUTDR1 </item>
//    <item> SFDITEM_FIELD__PD_PD_OUTDR_OUTDR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PD_PD_BSR  --------------------------------
// SVD Line: 14288

unsigned int PD_PD_BSR __AT (0x3000031C);



// -------------------------------  Field Item: PD_PD_BSR_BSR7  -----------------------------------
// SVD Line: 14298

//  <item> SFDITEM_FIELD__PD_PD_BSR_BSR7
//    <name> BSR7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x3000031C) Port n Output Bit Set 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_BSR ) </loc>
//      <o.7..7> BSR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_BSR_BSR6  -----------------------------------
// SVD Line: 14304

//  <item> SFDITEM_FIELD__PD_PD_BSR_BSR6
//    <name> BSR6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x3000031C) Port n Output Bit Set 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_BSR ) </loc>
//      <o.6..6> BSR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_BSR_BSR5  -----------------------------------
// SVD Line: 14310

//  <item> SFDITEM_FIELD__PD_PD_BSR_BSR5
//    <name> BSR5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x3000031C) Port n Output Bit Set 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_BSR ) </loc>
//      <o.5..5> BSR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_BSR_BSR4  -----------------------------------
// SVD Line: 14316

//  <item> SFDITEM_FIELD__PD_PD_BSR_BSR4
//    <name> BSR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x3000031C) Port n Output Bit Set 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_BSR ) </loc>
//      <o.4..4> BSR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_BSR_BSR3  -----------------------------------
// SVD Line: 14322

//  <item> SFDITEM_FIELD__PD_PD_BSR_BSR3
//    <name> BSR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x3000031C) Port n Output Bit Set 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_BSR ) </loc>
//      <o.3..3> BSR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_BSR_BSR2  -----------------------------------
// SVD Line: 14328

//  <item> SFDITEM_FIELD__PD_PD_BSR_BSR2
//    <name> BSR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x3000031C) Port n Output Bit Set 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_BSR ) </loc>
//      <o.2..2> BSR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_BSR_BSR1  -----------------------------------
// SVD Line: 14334

//  <item> SFDITEM_FIELD__PD_PD_BSR_BSR1
//    <name> BSR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x3000031C) Port n Output Bit Set 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_BSR ) </loc>
//      <o.1..1> BSR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_BSR_BSR0  -----------------------------------
// SVD Line: 14340

//  <item> SFDITEM_FIELD__PD_PD_BSR_BSR0
//    <name> BSR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x3000031C) Port n Output Bit Set 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_BSR ) </loc>
//      <o.0..0> BSR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PD_PD_BSR  -----------------------------------
// SVD Line: 14288

//  <rtree> SFDITEM_REG__PD_PD_BSR
//    <name> PD_BSR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x3000031C) Port n Output Bit Set Register </i>
//    <loc> ( (unsigned int)((PD_PD_BSR >> 0) & 0xFFFFFFFF), ((PD_PD_BSR = (PD_PD_BSR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PD_PD_BSR_BSR7 </item>
//    <item> SFDITEM_FIELD__PD_PD_BSR_BSR6 </item>
//    <item> SFDITEM_FIELD__PD_PD_BSR_BSR5 </item>
//    <item> SFDITEM_FIELD__PD_PD_BSR_BSR4 </item>
//    <item> SFDITEM_FIELD__PD_PD_BSR_BSR3 </item>
//    <item> SFDITEM_FIELD__PD_PD_BSR_BSR2 </item>
//    <item> SFDITEM_FIELD__PD_PD_BSR_BSR1 </item>
//    <item> SFDITEM_FIELD__PD_PD_BSR_BSR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PD_PD_BCR  --------------------------------
// SVD Line: 14348

unsigned int PD_PD_BCR __AT (0x30000320);



// -------------------------------  Field Item: PD_PD_BCR_BCR7  -----------------------------------
// SVD Line: 14358

//  <item> SFDITEM_FIELD__PD_PD_BCR_BCR7
//    <name> BCR7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x30000320) Port n Output Bit Clear 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_BCR ) </loc>
//      <o.7..7> BCR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_BCR_BCR6  -----------------------------------
// SVD Line: 14364

//  <item> SFDITEM_FIELD__PD_PD_BCR_BCR6
//    <name> BCR6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x30000320) Port n Output Bit Clear 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_BCR ) </loc>
//      <o.6..6> BCR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_BCR_BCR5  -----------------------------------
// SVD Line: 14370

//  <item> SFDITEM_FIELD__PD_PD_BCR_BCR5
//    <name> BCR5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x30000320) Port n Output Bit Clear 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_BCR ) </loc>
//      <o.5..5> BCR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_BCR_BCR4  -----------------------------------
// SVD Line: 14376

//  <item> SFDITEM_FIELD__PD_PD_BCR_BCR4
//    <name> BCR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x30000320) Port n Output Bit Clear 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_BCR ) </loc>
//      <o.4..4> BCR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_BCR_BCR3  -----------------------------------
// SVD Line: 14382

//  <item> SFDITEM_FIELD__PD_PD_BCR_BCR3
//    <name> BCR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x30000320) Port n Output Bit Clear 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_BCR ) </loc>
//      <o.3..3> BCR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_BCR_BCR2  -----------------------------------
// SVD Line: 14388

//  <item> SFDITEM_FIELD__PD_PD_BCR_BCR2
//    <name> BCR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x30000320) Port n Output Bit Clear 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_BCR ) </loc>
//      <o.2..2> BCR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_BCR_BCR1  -----------------------------------
// SVD Line: 14394

//  <item> SFDITEM_FIELD__PD_PD_BCR_BCR1
//    <name> BCR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x30000320) Port n Output Bit Clear 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_BCR ) </loc>
//      <o.1..1> BCR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PD_PD_BCR_BCR0  -----------------------------------
// SVD Line: 14400

//  <item> SFDITEM_FIELD__PD_PD_BCR_BCR0
//    <name> BCR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x30000320) Port n Output Bit Clear 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_BCR ) </loc>
//      <o.0..0> BCR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PD_PD_BCR  -----------------------------------
// SVD Line: 14348

//  <rtree> SFDITEM_REG__PD_PD_BCR
//    <name> PD_BCR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x30000320) Port n Output Bit Clear Register </i>
//    <loc> ( (unsigned int)((PD_PD_BCR >> 0) & 0xFFFFFFFF), ((PD_PD_BCR = (PD_PD_BCR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PD_PD_BCR_BCR7 </item>
//    <item> SFDITEM_FIELD__PD_PD_BCR_BCR6 </item>
//    <item> SFDITEM_FIELD__PD_PD_BCR_BCR5 </item>
//    <item> SFDITEM_FIELD__PD_PD_BCR_BCR4 </item>
//    <item> SFDITEM_FIELD__PD_PD_BCR_BCR3 </item>
//    <item> SFDITEM_FIELD__PD_PD_BCR_BCR2 </item>
//    <item> SFDITEM_FIELD__PD_PD_BCR_BCR1 </item>
//    <item> SFDITEM_FIELD__PD_PD_BCR_BCR0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: PD_PD_OUTDMSK  ------------------------------
// SVD Line: 14408

unsigned int PD_PD_OUTDMSK __AT (0x30000324);



// ---------------------------  Field Item: PD_PD_OUTDMSK_OUTDMSK7  -------------------------------
// SVD Line: 14418

//  <item> SFDITEM_FIELD__PD_PD_OUTDMSK_OUTDMSK7
//    <name> OUTDMSK7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000324) Port n Output Data Mask 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_OUTDMSK ) </loc>
//      <o.7..7> OUTDMSK7
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PD_PD_OUTDMSK_OUTDMSK6  -------------------------------
// SVD Line: 14424

//  <item> SFDITEM_FIELD__PD_PD_OUTDMSK_OUTDMSK6
//    <name> OUTDMSK6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000324) Port n Output Data Mask 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_OUTDMSK ) </loc>
//      <o.6..6> OUTDMSK6
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PD_PD_OUTDMSK_OUTDMSK5  -------------------------------
// SVD Line: 14430

//  <item> SFDITEM_FIELD__PD_PD_OUTDMSK_OUTDMSK5
//    <name> OUTDMSK5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000324) Port n Output Data Mask 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_OUTDMSK ) </loc>
//      <o.5..5> OUTDMSK5
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PD_PD_OUTDMSK_OUTDMSK4  -------------------------------
// SVD Line: 14436

//  <item> SFDITEM_FIELD__PD_PD_OUTDMSK_OUTDMSK4
//    <name> OUTDMSK4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000324) Port n Output Data Mask 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_OUTDMSK ) </loc>
//      <o.4..4> OUTDMSK4
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PD_PD_OUTDMSK_OUTDMSK3  -------------------------------
// SVD Line: 14442

//  <item> SFDITEM_FIELD__PD_PD_OUTDMSK_OUTDMSK3
//    <name> OUTDMSK3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000324) Port n Output Data Mask 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_OUTDMSK ) </loc>
//      <o.3..3> OUTDMSK3
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PD_PD_OUTDMSK_OUTDMSK2  -------------------------------
// SVD Line: 14448

//  <item> SFDITEM_FIELD__PD_PD_OUTDMSK_OUTDMSK2
//    <name> OUTDMSK2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000324) Port n Output Data Mask 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_OUTDMSK ) </loc>
//      <o.2..2> OUTDMSK2
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PD_PD_OUTDMSK_OUTDMSK1  -------------------------------
// SVD Line: 14454

//  <item> SFDITEM_FIELD__PD_PD_OUTDMSK_OUTDMSK1
//    <name> OUTDMSK1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000324) Port n Output Data Mask 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_OUTDMSK ) </loc>
//      <o.1..1> OUTDMSK1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PD_PD_OUTDMSK_OUTDMSK0  -------------------------------
// SVD Line: 14460

//  <item> SFDITEM_FIELD__PD_PD_OUTDMSK_OUTDMSK0
//    <name> OUTDMSK0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000324) Port n Output Data Mask 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_OUTDMSK ) </loc>
//      <o.0..0> OUTDMSK0
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: PD_PD_OUTDMSK  ---------------------------------
// SVD Line: 14408

//  <rtree> SFDITEM_REG__PD_PD_OUTDMSK
//    <name> PD_OUTDMSK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000324) Port n Output Data Mask Register </i>
//    <loc> ( (unsigned int)((PD_PD_OUTDMSK >> 0) & 0xFFFFFFFF), ((PD_PD_OUTDMSK = (PD_PD_OUTDMSK & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PD_PD_OUTDMSK_OUTDMSK7 </item>
//    <item> SFDITEM_FIELD__PD_PD_OUTDMSK_OUTDMSK6 </item>
//    <item> SFDITEM_FIELD__PD_PD_OUTDMSK_OUTDMSK5 </item>
//    <item> SFDITEM_FIELD__PD_PD_OUTDMSK_OUTDMSK4 </item>
//    <item> SFDITEM_FIELD__PD_PD_OUTDMSK_OUTDMSK3 </item>
//    <item> SFDITEM_FIELD__PD_PD_OUTDMSK_OUTDMSK2 </item>
//    <item> SFDITEM_FIELD__PD_PD_OUTDMSK_OUTDMSK1 </item>
//    <item> SFDITEM_FIELD__PD_PD_OUTDMSK_OUTDMSK0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PD_PD_DBCR  -------------------------------
// SVD Line: 14468

unsigned int PD_PD_DBCR __AT (0x30000328);



// ------------------------------  Field Item: PD_PD_DBCR_DBCLK  ----------------------------------
// SVD Line: 14478

//  <item> SFDITEM_FIELD__PD_PD_DBCR_DBCLK
//    <name> DBCLK </name>
//    <rw> 
//    <i> [Bits 18..16] RW (@ 0x30000328) Port n Debounce Filter Sampling Clock Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((PD_PD_DBCR >> 16) & 0x7), ((PD_PD_DBCR = (PD_PD_DBCR & ~(0x7UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_DBCR_DBEN7  ----------------------------------
// SVD Line: 14484

//  <item> SFDITEM_FIELD__PD_PD_DBCR_DBEN7
//    <name> DBEN7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000328) Port n Debounce Enable 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_DBCR ) </loc>
//      <o.7..7> DBEN7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_DBCR_DBEN6  ----------------------------------
// SVD Line: 14490

//  <item> SFDITEM_FIELD__PD_PD_DBCR_DBEN6
//    <name> DBEN6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000328) Port n Debounce Enable 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_DBCR ) </loc>
//      <o.6..6> DBEN6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_DBCR_DBEN5  ----------------------------------
// SVD Line: 14496

//  <item> SFDITEM_FIELD__PD_PD_DBCR_DBEN5
//    <name> DBEN5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000328) Port n Debounce Enable 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_DBCR ) </loc>
//      <o.5..5> DBEN5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_DBCR_DBEN4  ----------------------------------
// SVD Line: 14502

//  <item> SFDITEM_FIELD__PD_PD_DBCR_DBEN4
//    <name> DBEN4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000328) Port n Debounce Enable 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_DBCR ) </loc>
//      <o.4..4> DBEN4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_DBCR_DBEN3  ----------------------------------
// SVD Line: 14508

//  <item> SFDITEM_FIELD__PD_PD_DBCR_DBEN3
//    <name> DBEN3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000328) Port n Debounce Enable 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_DBCR ) </loc>
//      <o.3..3> DBEN3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_DBCR_DBEN2  ----------------------------------
// SVD Line: 14514

//  <item> SFDITEM_FIELD__PD_PD_DBCR_DBEN2
//    <name> DBEN2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000328) Port n Debounce Enable 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_DBCR ) </loc>
//      <o.2..2> DBEN2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_DBCR_DBEN1  ----------------------------------
// SVD Line: 14520

//  <item> SFDITEM_FIELD__PD_PD_DBCR_DBEN1
//    <name> DBEN1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000328) Port n Debounce Enable 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_DBCR ) </loc>
//      <o.1..1> DBEN1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PD_PD_DBCR_DBEN0  ----------------------------------
// SVD Line: 14526

//  <item> SFDITEM_FIELD__PD_PD_DBCR_DBEN0
//    <name> DBEN0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000328) Port n Debounce Enable 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PD_PD_DBCR ) </loc>
//      <o.0..0> DBEN0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: PD_PD_DBCR  -----------------------------------
// SVD Line: 14468

//  <rtree> SFDITEM_REG__PD_PD_DBCR
//    <name> PD_DBCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000328) Port n Debounce Control Register </i>
//    <loc> ( (unsigned int)((PD_PD_DBCR >> 0) & 0xFFFFFFFF), ((PD_PD_DBCR = (PD_PD_DBCR & ~(0x700FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x700FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PD_PD_DBCR_DBCLK </item>
//    <item> SFDITEM_FIELD__PD_PD_DBCR_DBEN7 </item>
//    <item> SFDITEM_FIELD__PD_PD_DBCR_DBEN6 </item>
//    <item> SFDITEM_FIELD__PD_PD_DBCR_DBEN5 </item>
//    <item> SFDITEM_FIELD__PD_PD_DBCR_DBEN4 </item>
//    <item> SFDITEM_FIELD__PD_PD_DBCR_DBEN3 </item>
//    <item> SFDITEM_FIELD__PD_PD_DBCR_DBEN2 </item>
//    <item> SFDITEM_FIELD__PD_PD_DBCR_DBEN1 </item>
//    <item> SFDITEM_FIELD__PD_PD_DBCR_DBEN0 </item>
//  </rtree>
//  


// -----------------------------------  Peripheral View: PD  --------------------------------------
// SVD Line: 13904

//  <view> PD
//    <name> PD </name>
//    <item> SFDITEM_REG__PD_MOD </item>
//    <item> SFDITEM_REG__PD_TYP </item>
//    <item> SFDITEM_REG__PD_AFSR1 </item>
//    <item> SFDITEM_REG__PD_AFSR2 </item>
//    <item> SFDITEM_REG__PD_PUPD </item>
//    <item> SFDITEM_REG__PD_INDR </item>
//    <item> SFDITEM_REG__PD_OUTDR </item>
//    <item> SFDITEM_REG__PD_BSR </item>
//    <item> SFDITEM_REG__PD_BCR </item>
//    <item> SFDITEM_REG__PD_OUTDMSK </item>
//    <item> SFDITEM_REG__PD_DBCR </item>
//    <item> SFDITEM_REG__PD_PD_MOD </item>
//    <item> SFDITEM_REG__PD_PD_TYP </item>
//    <item> SFDITEM_REG__PD_PD_AFSR1 </item>
//    <item> SFDITEM_REG__PD_PD_AFSR2 </item>
//    <item> SFDITEM_REG__PD_PD_PUPD </item>
//    <item> SFDITEM_REG__PD_PD_INDR </item>
//    <item> SFDITEM_REG__PD_PD_OUTDR </item>
//    <item> SFDITEM_REG__PD_PD_BSR </item>
//    <item> SFDITEM_REG__PD_PD_BCR </item>
//    <item> SFDITEM_REG__PD_PD_OUTDMSK </item>
//    <item> SFDITEM_REG__PD_PD_DBCR </item>
//  </view>
//  


// ------------------------------  Register Item Address: PE_MOD  ---------------------------------
// SVD Line: 8657

unsigned int PE_MOD __AT (0x30000400);



// --------------------------------  Field Item: PE_MOD_MODE12  -----------------------------------
// SVD Line: 8666

//  <item> SFDITEM_FIELD__PE_MOD_MODE12
//    <name> MODE12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x30000400) \nPort n Mode Selection 12\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_MOD ) </loc>
//      <o.25..24> MODE12
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_MOD_MODE11  -----------------------------------
// SVD Line: 8689

//  <item> SFDITEM_FIELD__PE_MOD_MODE11
//    <name> MODE11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x30000400) \nPort n Mode Selection 11\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_MOD ) </loc>
//      <o.23..22> MODE11
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_MOD_MODE10  -----------------------------------
// SVD Line: 8712

//  <item> SFDITEM_FIELD__PE_MOD_MODE10
//    <name> MODE10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x30000400) \nPort n Mode Selection 10\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_MOD ) </loc>
//      <o.21..20> MODE10
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_MOD_MODE9  ------------------------------------
// SVD Line: 8735

//  <item> SFDITEM_FIELD__PE_MOD_MODE9
//    <name> MODE9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x30000400) \nPort n Mode Selection 9\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_MOD ) </loc>
//      <o.19..18> MODE9
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_MOD_MODE8  ------------------------------------
// SVD Line: 8758

//  <item> SFDITEM_FIELD__PE_MOD_MODE8
//    <name> MODE8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x30000400) \nPort n Mode Selection 8\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_MOD ) </loc>
//      <o.17..16> MODE8
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_MOD_MODE7  ------------------------------------
// SVD Line: 8781

//  <item> SFDITEM_FIELD__PE_MOD_MODE7
//    <name> MODE7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x30000400) \nPort n Mode Selection 7\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_MOD ) </loc>
//      <o.15..14> MODE7
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_MOD_MODE6  ------------------------------------
// SVD Line: 8804

//  <item> SFDITEM_FIELD__PE_MOD_MODE6
//    <name> MODE6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x30000400) \nPort n Mode Selection 6\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_MOD ) </loc>
//      <o.13..12> MODE6
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_MOD_MODE5  ------------------------------------
// SVD Line: 8827

//  <item> SFDITEM_FIELD__PE_MOD_MODE5
//    <name> MODE5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x30000400) \nPort n Mode Selection 5\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_MOD ) </loc>
//      <o.11..10> MODE5
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_MOD_MODE4  ------------------------------------
// SVD Line: 8850

//  <item> SFDITEM_FIELD__PE_MOD_MODE4
//    <name> MODE4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x30000400) \nPort n Mode Selection 4\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_MOD ) </loc>
//      <o.9..8> MODE4
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_MOD_MODE3  ------------------------------------
// SVD Line: 8873

//  <item> SFDITEM_FIELD__PE_MOD_MODE3
//    <name> MODE3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x30000400) \nPort n Mode Selection 3\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_MOD ) </loc>
//      <o.7..6> MODE3
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_MOD_MODE2  ------------------------------------
// SVD Line: 8896

//  <item> SFDITEM_FIELD__PE_MOD_MODE2
//    <name> MODE2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x30000400) \nPort n Mode Selection 2\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_MOD ) </loc>
//      <o.5..4> MODE2
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_MOD_MODE1  ------------------------------------
// SVD Line: 8919

//  <item> SFDITEM_FIELD__PE_MOD_MODE1
//    <name> MODE1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x30000400) \nPort n Mode Selection 1\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_MOD ) </loc>
//      <o.3..2> MODE1
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_MOD_MODE0  ------------------------------------
// SVD Line: 8942

//  <item> SFDITEM_FIELD__PE_MOD_MODE0
//    <name> MODE0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x30000400) \nPort n Mode Selection 0\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_MOD ) </loc>
//      <o.1..0> MODE0
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PE_MOD  -------------------------------------
// SVD Line: 8657

//  <rtree> SFDITEM_REG__PE_MOD
//    <name> MOD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000400) Port n Mode Register </i>
//    <loc> ( (unsigned int)((PE_MOD >> 0) & 0xFFFFFFFF), ((PE_MOD = (PE_MOD & ~(0x3FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PE_MOD_MODE12 </item>
//    <item> SFDITEM_FIELD__PE_MOD_MODE11 </item>
//    <item> SFDITEM_FIELD__PE_MOD_MODE10 </item>
//    <item> SFDITEM_FIELD__PE_MOD_MODE9 </item>
//    <item> SFDITEM_FIELD__PE_MOD_MODE8 </item>
//    <item> SFDITEM_FIELD__PE_MOD_MODE7 </item>
//    <item> SFDITEM_FIELD__PE_MOD_MODE6 </item>
//    <item> SFDITEM_FIELD__PE_MOD_MODE5 </item>
//    <item> SFDITEM_FIELD__PE_MOD_MODE4 </item>
//    <item> SFDITEM_FIELD__PE_MOD_MODE3 </item>
//    <item> SFDITEM_FIELD__PE_MOD_MODE2 </item>
//    <item> SFDITEM_FIELD__PE_MOD_MODE1 </item>
//    <item> SFDITEM_FIELD__PE_MOD_MODE0 </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: PE_TYP  ---------------------------------
// SVD Line: 8967

unsigned int PE_TYP __AT (0x30000404);



// --------------------------------  Field Item: PE_TYP_TYP12  ------------------------------------
// SVD Line: 8976

//  <item> SFDITEM_FIELD__PE_TYP_TYP12
//    <name> TYP12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000404) \nPort n Output Type Selection 12\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_TYP ) </loc>
//      <o.12..12> TYP12
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_TYP_TYP11  ------------------------------------
// SVD Line: 8994

//  <item> SFDITEM_FIELD__PE_TYP_TYP11
//    <name> TYP11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000404) \nPort n Output Type Selection 11\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_TYP ) </loc>
//      <o.11..11> TYP11
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_TYP_TYP10  ------------------------------------
// SVD Line: 9012

//  <item> SFDITEM_FIELD__PE_TYP_TYP10
//    <name> TYP10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000404) \nPort n Output Type Selection 10\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_TYP ) </loc>
//      <o.10..10> TYP10
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_TYP_TYP9  ------------------------------------
// SVD Line: 9030

//  <item> SFDITEM_FIELD__PE_TYP_TYP9
//    <name> TYP9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000404) \nPort n Output Type Selection 9\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_TYP ) </loc>
//      <o.9..9> TYP9
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_TYP_TYP8  ------------------------------------
// SVD Line: 9048

//  <item> SFDITEM_FIELD__PE_TYP_TYP8
//    <name> TYP8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000404) \nPort n Output Type Selection 8\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_TYP ) </loc>
//      <o.8..8> TYP8
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_TYP_TYP7  ------------------------------------
// SVD Line: 9066

//  <item> SFDITEM_FIELD__PE_TYP_TYP7
//    <name> TYP7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000404) \nPort n Output Type Selection 7\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_TYP ) </loc>
//      <o.7..7> TYP7
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_TYP_TYP6  ------------------------------------
// SVD Line: 9084

//  <item> SFDITEM_FIELD__PE_TYP_TYP6
//    <name> TYP6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000404) \nPort n Output Type Selection 6\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_TYP ) </loc>
//      <o.6..6> TYP6
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_TYP_TYP5  ------------------------------------
// SVD Line: 9102

//  <item> SFDITEM_FIELD__PE_TYP_TYP5
//    <name> TYP5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000404) Port n Output Type Selection 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_TYP ) </loc>
//      <o.5..5> TYP5
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: PE_TYP_TYP4  ------------------------------------
// SVD Line: 9108

//  <item> SFDITEM_FIELD__PE_TYP_TYP4
//    <name> TYP4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000404) \nPort n Output Type Selection 4\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_TYP ) </loc>
//      <o.4..4> TYP4
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_TYP_TYP3  ------------------------------------
// SVD Line: 9126

//  <item> SFDITEM_FIELD__PE_TYP_TYP3
//    <name> TYP3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000404) \nPort n Output Type Selection 3\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_TYP ) </loc>
//      <o.3..3> TYP3
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_TYP_TYP2  ------------------------------------
// SVD Line: 9144

//  <item> SFDITEM_FIELD__PE_TYP_TYP2
//    <name> TYP2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000404) \nPort n Output Type Selection 2\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_TYP ) </loc>
//      <o.2..2> TYP2
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_TYP_TYP1  ------------------------------------
// SVD Line: 9162

//  <item> SFDITEM_FIELD__PE_TYP_TYP1
//    <name> TYP1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000404) \nPort n Output Type Selection 1\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_TYP ) </loc>
//      <o.1..1> TYP1
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_TYP_TYP0  ------------------------------------
// SVD Line: 9180

//  <item> SFDITEM_FIELD__PE_TYP_TYP0
//    <name> TYP0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000404) \nPort n Output Type Selection 0\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_TYP ) </loc>
//      <o.0..0> TYP0
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PE_TYP  -------------------------------------
// SVD Line: 8967

//  <rtree> SFDITEM_REG__PE_TYP
//    <name> TYP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000404) Port n Output Type Selection Register </i>
//    <loc> ( (unsigned int)((PE_TYP >> 0) & 0xFFFFFFFF), ((PE_TYP = (PE_TYP & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PE_TYP_TYP12 </item>
//    <item> SFDITEM_FIELD__PE_TYP_TYP11 </item>
//    <item> SFDITEM_FIELD__PE_TYP_TYP10 </item>
//    <item> SFDITEM_FIELD__PE_TYP_TYP9 </item>
//    <item> SFDITEM_FIELD__PE_TYP_TYP8 </item>
//    <item> SFDITEM_FIELD__PE_TYP_TYP7 </item>
//    <item> SFDITEM_FIELD__PE_TYP_TYP6 </item>
//    <item> SFDITEM_FIELD__PE_TYP_TYP5 </item>
//    <item> SFDITEM_FIELD__PE_TYP_TYP4 </item>
//    <item> SFDITEM_FIELD__PE_TYP_TYP3 </item>
//    <item> SFDITEM_FIELD__PE_TYP_TYP2 </item>
//    <item> SFDITEM_FIELD__PE_TYP_TYP1 </item>
//    <item> SFDITEM_FIELD__PE_TYP_TYP0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PE_AFSR1  --------------------------------
// SVD Line: 9200

unsigned int PE_AFSR1 __AT (0x30000408);



// -------------------------------  Field Item: PE_AFSR1_AFSR7  -----------------------------------
// SVD Line: 9209

//  <item> SFDITEM_FIELD__PE_AFSR1_AFSR7
//    <name> AFSR7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x30000408) \nPort n Alternative Function Selection 7\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_AFSR1 ) </loc>
//      <o.31..28> AFSR7
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PE_AFSR1_AFSR6  -----------------------------------
// SVD Line: 9257

//  <item> SFDITEM_FIELD__PE_AFSR1_AFSR6
//    <name> AFSR6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x30000408) \nPort n Alternative Function Selection 6\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_AFSR1 ) </loc>
//      <o.27..24> AFSR6
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PE_AFSR1_AFSR5  -----------------------------------
// SVD Line: 9305

//  <item> SFDITEM_FIELD__PE_AFSR1_AFSR5
//    <name> AFSR5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x30000408) \nPort n Alternative Function Selection 5\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_AFSR1 ) </loc>
//      <o.23..20> AFSR5
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PE_AFSR1_AFSR4  -----------------------------------
// SVD Line: 9353

//  <item> SFDITEM_FIELD__PE_AFSR1_AFSR4
//    <name> AFSR4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x30000408) \nPort n Alternative Function Selection 4\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_AFSR1 ) </loc>
//      <o.19..16> AFSR4
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PE_AFSR1_AFSR3  -----------------------------------
// SVD Line: 9401

//  <item> SFDITEM_FIELD__PE_AFSR1_AFSR3
//    <name> AFSR3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x30000408) \nPort n Alternative Function Selection 3\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_AFSR1 ) </loc>
//      <o.15..12> AFSR3
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PE_AFSR1_AFSR2  -----------------------------------
// SVD Line: 9449

//  <item> SFDITEM_FIELD__PE_AFSR1_AFSR2
//    <name> AFSR2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x30000408) \nPort n Alternative Function Selection 2\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_AFSR1 ) </loc>
//      <o.11..8> AFSR2
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PE_AFSR1_AFSR1  -----------------------------------
// SVD Line: 9497

//  <item> SFDITEM_FIELD__PE_AFSR1_AFSR1
//    <name> AFSR1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x30000408) \nPort n Alternative Function Selection 1\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_AFSR1 ) </loc>
//      <o.7..4> AFSR1
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PE_AFSR1_AFSR0  -----------------------------------
// SVD Line: 9545

//  <item> SFDITEM_FIELD__PE_AFSR1_AFSR0
//    <name> AFSR0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x30000408) \nPort n Alternative Function Selection 0\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_AFSR1 ) </loc>
//      <o.3..0> AFSR0
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: PE_AFSR1  ------------------------------------
// SVD Line: 9200

//  <rtree> SFDITEM_REG__PE_AFSR1
//    <name> AFSR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000408) Port n Alternative Function Selection Register 1 </i>
//    <loc> ( (unsigned int)((PE_AFSR1 >> 0) & 0xFFFFFFFF), ((PE_AFSR1 = (PE_AFSR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PE_AFSR1_AFSR7 </item>
//    <item> SFDITEM_FIELD__PE_AFSR1_AFSR6 </item>
//    <item> SFDITEM_FIELD__PE_AFSR1_AFSR5 </item>
//    <item> SFDITEM_FIELD__PE_AFSR1_AFSR4 </item>
//    <item> SFDITEM_FIELD__PE_AFSR1_AFSR3 </item>
//    <item> SFDITEM_FIELD__PE_AFSR1_AFSR2 </item>
//    <item> SFDITEM_FIELD__PE_AFSR1_AFSR1 </item>
//    <item> SFDITEM_FIELD__PE_AFSR1_AFSR0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PE_AFSR2  --------------------------------
// SVD Line: 9595

unsigned int PE_AFSR2 __AT (0x3000040C);



// -------------------------------  Field Item: PE_AFSR2_AFSR12  ----------------------------------
// SVD Line: 9604

//  <item> SFDITEM_FIELD__PE_AFSR2_AFSR12
//    <name> AFSR12 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x3000040C) \nPort n Alternative Function Selection 12\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_AFSR2 ) </loc>
//      <o.19..16> AFSR12
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PE_AFSR2_AFSR11  ----------------------------------
// SVD Line: 9652

//  <item> SFDITEM_FIELD__PE_AFSR2_AFSR11
//    <name> AFSR11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x3000040C) \nPort n Alternative Function Selection 11\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_AFSR2 ) </loc>
//      <o.15..12> AFSR11
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PE_AFSR2_AFSR10  ----------------------------------
// SVD Line: 9700

//  <item> SFDITEM_FIELD__PE_AFSR2_AFSR10
//    <name> AFSR10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x3000040C) \nPort n Alternative Function Selection 10\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_AFSR2 ) </loc>
//      <o.11..8> AFSR10
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PE_AFSR2_AFSR9  -----------------------------------
// SVD Line: 9748

//  <item> SFDITEM_FIELD__PE_AFSR2_AFSR9
//    <name> AFSR9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x3000040C) \nPort n Alternative Function Selection 9\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_AFSR2 ) </loc>
//      <o.7..4> AFSR9
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PE_AFSR2_AFSR8  -----------------------------------
// SVD Line: 9796

//  <item> SFDITEM_FIELD__PE_AFSR2_AFSR8
//    <name> AFSR8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x3000040C) \nPort n Alternative Function Selection 8\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_AFSR2 ) </loc>
//      <o.3..0> AFSR8
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: PE_AFSR2  ------------------------------------
// SVD Line: 9595

//  <rtree> SFDITEM_REG__PE_AFSR2
//    <name> AFSR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x3000040C) Port n Alternative Function Selection Register 2 </i>
//    <loc> ( (unsigned int)((PE_AFSR2 >> 0) & 0xFFFFFFFF), ((PE_AFSR2 = (PE_AFSR2 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PE_AFSR2_AFSR12 </item>
//    <item> SFDITEM_FIELD__PE_AFSR2_AFSR11 </item>
//    <item> SFDITEM_FIELD__PE_AFSR2_AFSR10 </item>
//    <item> SFDITEM_FIELD__PE_AFSR2_AFSR9 </item>
//    <item> SFDITEM_FIELD__PE_AFSR2_AFSR8 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PE_PUPD  ---------------------------------
// SVD Line: 9846

unsigned int PE_PUPD __AT (0x30000410);



// -------------------------------  Field Item: PE_PUPD_PUPD12  -----------------------------------
// SVD Line: 9855

//  <item> SFDITEM_FIELD__PE_PUPD_PUPD12
//    <name> PUPD12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x30000410) \nPort n Pull-Up/Down Resistor Selection 12\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_PUPD ) </loc>
//      <o.25..24> PUPD12
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PE_PUPD_PUPD11  -----------------------------------
// SVD Line: 9878

//  <item> SFDITEM_FIELD__PE_PUPD_PUPD11
//    <name> PUPD11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x30000410) \nPort n Pull-Up/Down Resistor Selection 11\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_PUPD ) </loc>
//      <o.23..22> PUPD11
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PE_PUPD_PUPD10  -----------------------------------
// SVD Line: 9901

//  <item> SFDITEM_FIELD__PE_PUPD_PUPD10
//    <name> PUPD10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x30000410) \nPort n Pull-Up/Down Resistor Selection 10\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_PUPD ) </loc>
//      <o.21..20> PUPD10
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_PUPD_PUPD9  -----------------------------------
// SVD Line: 9924

//  <item> SFDITEM_FIELD__PE_PUPD_PUPD9
//    <name> PUPD9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x30000410) \nPort n Pull-Up/Down Resistor Selection 9\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_PUPD ) </loc>
//      <o.19..18> PUPD9
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_PUPD_PUPD8  -----------------------------------
// SVD Line: 9947

//  <item> SFDITEM_FIELD__PE_PUPD_PUPD8
//    <name> PUPD8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x30000410) \nPort n Pull-Up/Down Resistor Selection 8\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_PUPD ) </loc>
//      <o.17..16> PUPD8
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_PUPD_PUPD7  -----------------------------------
// SVD Line: 9970

//  <item> SFDITEM_FIELD__PE_PUPD_PUPD7
//    <name> PUPD7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x30000410) \nPort n Pull-Up/Down Resistor Selection 7\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_PUPD ) </loc>
//      <o.15..14> PUPD7
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_PUPD_PUPD6  -----------------------------------
// SVD Line: 9993

//  <item> SFDITEM_FIELD__PE_PUPD_PUPD6
//    <name> PUPD6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x30000410) \nPort n Pull-Up/Down Resistor Selection 6\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_PUPD ) </loc>
//      <o.13..12> PUPD6
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_PUPD_PUPD5  -----------------------------------
// SVD Line: 10016

//  <item> SFDITEM_FIELD__PE_PUPD_PUPD5
//    <name> PUPD5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x30000410) \nPort n Pull-Up/Down Resistor Selection 5\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_PUPD ) </loc>
//      <o.11..10> PUPD5
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_PUPD_PUPD4  -----------------------------------
// SVD Line: 10039

//  <item> SFDITEM_FIELD__PE_PUPD_PUPD4
//    <name> PUPD4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x30000410) \nPort n Pull-Up/Down Resistor Selection 4\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_PUPD ) </loc>
//      <o.9..8> PUPD4
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_PUPD_PUPD3  -----------------------------------
// SVD Line: 10062

//  <item> SFDITEM_FIELD__PE_PUPD_PUPD3
//    <name> PUPD3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x30000410) \nPort n Pull-Up/Down Resistor Selection 3\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_PUPD ) </loc>
//      <o.7..6> PUPD3
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_PUPD_PUPD2  -----------------------------------
// SVD Line: 10085

//  <item> SFDITEM_FIELD__PE_PUPD_PUPD2
//    <name> PUPD2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x30000410) \nPort n Pull-Up/Down Resistor Selection 2\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_PUPD ) </loc>
//      <o.5..4> PUPD2
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_PUPD_PUPD1  -----------------------------------
// SVD Line: 10108

//  <item> SFDITEM_FIELD__PE_PUPD_PUPD1
//    <name> PUPD1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x30000410) \nPort n Pull-Up/Down Resistor Selection 1\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_PUPD ) </loc>
//      <o.3..2> PUPD1
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_PUPD_PUPD0  -----------------------------------
// SVD Line: 10131

//  <item> SFDITEM_FIELD__PE_PUPD_PUPD0
//    <name> PUPD0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x30000410) \nPort n Pull-Up/Down Resistor Selection 0\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_PUPD ) </loc>
//      <o.1..0> PUPD0
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PE_PUPD  ------------------------------------
// SVD Line: 9846

//  <rtree> SFDITEM_REG__PE_PUPD
//    <name> PUPD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000410) Port n Pull-Up/Down Resistor Selection Register </i>
//    <loc> ( (unsigned int)((PE_PUPD >> 0) & 0xFFFFFFFF), ((PE_PUPD = (PE_PUPD & ~(0x3FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PE_PUPD_PUPD12 </item>
//    <item> SFDITEM_FIELD__PE_PUPD_PUPD11 </item>
//    <item> SFDITEM_FIELD__PE_PUPD_PUPD10 </item>
//    <item> SFDITEM_FIELD__PE_PUPD_PUPD9 </item>
//    <item> SFDITEM_FIELD__PE_PUPD_PUPD8 </item>
//    <item> SFDITEM_FIELD__PE_PUPD_PUPD7 </item>
//    <item> SFDITEM_FIELD__PE_PUPD_PUPD6 </item>
//    <item> SFDITEM_FIELD__PE_PUPD_PUPD5 </item>
//    <item> SFDITEM_FIELD__PE_PUPD_PUPD4 </item>
//    <item> SFDITEM_FIELD__PE_PUPD_PUPD3 </item>
//    <item> SFDITEM_FIELD__PE_PUPD_PUPD2 </item>
//    <item> SFDITEM_FIELD__PE_PUPD_PUPD1 </item>
//    <item> SFDITEM_FIELD__PE_PUPD_PUPD0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PE_INDR  ---------------------------------
// SVD Line: 10156

unsigned int PE_INDR __AT (0x30000414);



// -------------------------------  Field Item: PE_INDR_INDR12  -----------------------------------
// SVD Line: 10165

//  <item> SFDITEM_FIELD__PE_INDR_INDR12
//    <name> INDR12 </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x30000414) Port n Input Data 12 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_INDR ) </loc>
//      <o.12..12> INDR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_INDR_INDR11  -----------------------------------
// SVD Line: 10171

//  <item> SFDITEM_FIELD__PE_INDR_INDR11
//    <name> INDR11 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x30000414) Port n Input Data 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_INDR ) </loc>
//      <o.11..11> INDR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_INDR_INDR10  -----------------------------------
// SVD Line: 10177

//  <item> SFDITEM_FIELD__PE_INDR_INDR10
//    <name> INDR10 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x30000414) Port n Input Data 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_INDR ) </loc>
//      <o.10..10> INDR10
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PE_INDR_INDR9  -----------------------------------
// SVD Line: 10183

//  <item> SFDITEM_FIELD__PE_INDR_INDR9
//    <name> INDR9 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x30000414) Port n Input Data 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_INDR ) </loc>
//      <o.9..9> INDR9
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PE_INDR_INDR8  -----------------------------------
// SVD Line: 10189

//  <item> SFDITEM_FIELD__PE_INDR_INDR8
//    <name> INDR8 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x30000414) Port n Input Data 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_INDR ) </loc>
//      <o.8..8> INDR8
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PE_INDR_INDR7  -----------------------------------
// SVD Line: 10195

//  <item> SFDITEM_FIELD__PE_INDR_INDR7
//    <name> INDR7 </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x30000414) Port n Input Data 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_INDR ) </loc>
//      <o.7..7> INDR7
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PE_INDR_INDR6  -----------------------------------
// SVD Line: 10201

//  <item> SFDITEM_FIELD__PE_INDR_INDR6
//    <name> INDR6 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x30000414) Port n Input Data 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_INDR ) </loc>
//      <o.6..6> INDR6
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PE_INDR_INDR5  -----------------------------------
// SVD Line: 10207

//  <item> SFDITEM_FIELD__PE_INDR_INDR5
//    <name> INDR5 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x30000414) Port n Input Data 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_INDR ) </loc>
//      <o.5..5> INDR5
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PE_INDR_INDR4  -----------------------------------
// SVD Line: 10213

//  <item> SFDITEM_FIELD__PE_INDR_INDR4
//    <name> INDR4 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x30000414) Port n Input Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_INDR ) </loc>
//      <o.4..4> INDR4
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PE_INDR_INDR3  -----------------------------------
// SVD Line: 10219

//  <item> SFDITEM_FIELD__PE_INDR_INDR3
//    <name> INDR3 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x30000414) Port n Input Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_INDR ) </loc>
//      <o.3..3> INDR3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PE_INDR_INDR2  -----------------------------------
// SVD Line: 10225

//  <item> SFDITEM_FIELD__PE_INDR_INDR2
//    <name> INDR2 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x30000414) Port n Input Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_INDR ) </loc>
//      <o.2..2> INDR2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PE_INDR_INDR1  -----------------------------------
// SVD Line: 10231

//  <item> SFDITEM_FIELD__PE_INDR_INDR1
//    <name> INDR1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x30000414) Port n Input Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_INDR ) </loc>
//      <o.1..1> INDR1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PE_INDR_INDR0  -----------------------------------
// SVD Line: 10237

//  <item> SFDITEM_FIELD__PE_INDR_INDR0
//    <name> INDR0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x30000414) Port n Input Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_INDR ) </loc>
//      <o.0..0> INDR0
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: PE_INDR  ------------------------------------
// SVD Line: 10156

//  <rtree> SFDITEM_REG__PE_INDR
//    <name> INDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x30000414) Port n Input Data Register </i>
//    <loc> ( (unsigned int)((PE_INDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__PE_INDR_INDR12 </item>
//    <item> SFDITEM_FIELD__PE_INDR_INDR11 </item>
//    <item> SFDITEM_FIELD__PE_INDR_INDR10 </item>
//    <item> SFDITEM_FIELD__PE_INDR_INDR9 </item>
//    <item> SFDITEM_FIELD__PE_INDR_INDR8 </item>
//    <item> SFDITEM_FIELD__PE_INDR_INDR7 </item>
//    <item> SFDITEM_FIELD__PE_INDR_INDR6 </item>
//    <item> SFDITEM_FIELD__PE_INDR_INDR5 </item>
//    <item> SFDITEM_FIELD__PE_INDR_INDR4 </item>
//    <item> SFDITEM_FIELD__PE_INDR_INDR3 </item>
//    <item> SFDITEM_FIELD__PE_INDR_INDR2 </item>
//    <item> SFDITEM_FIELD__PE_INDR_INDR1 </item>
//    <item> SFDITEM_FIELD__PE_INDR_INDR0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PE_OUTDR  --------------------------------
// SVD Line: 10245

unsigned int PE_OUTDR __AT (0x30000418);



// ------------------------------  Field Item: PE_OUTDR_OUTDR12  ----------------------------------
// SVD Line: 10254

//  <item> SFDITEM_FIELD__PE_OUTDR_OUTDR12
//    <name> OUTDR12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000418) Port n Output Data 12 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_OUTDR ) </loc>
//      <o.12..12> OUTDR12
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PE_OUTDR_OUTDR11  ----------------------------------
// SVD Line: 10260

//  <item> SFDITEM_FIELD__PE_OUTDR_OUTDR11
//    <name> OUTDR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000418) Port n Output Data 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_OUTDR ) </loc>
//      <o.11..11> OUTDR11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PE_OUTDR_OUTDR10  ----------------------------------
// SVD Line: 10266

//  <item> SFDITEM_FIELD__PE_OUTDR_OUTDR10
//    <name> OUTDR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000418) Port n Output Data 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_OUTDR ) </loc>
//      <o.10..10> OUTDR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_OUTDR_OUTDR9  ----------------------------------
// SVD Line: 10272

//  <item> SFDITEM_FIELD__PE_OUTDR_OUTDR9
//    <name> OUTDR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000418) Port n Output Data 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_OUTDR ) </loc>
//      <o.9..9> OUTDR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_OUTDR_OUTDR8  ----------------------------------
// SVD Line: 10278

//  <item> SFDITEM_FIELD__PE_OUTDR_OUTDR8
//    <name> OUTDR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000418) Port n Output Data 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_OUTDR ) </loc>
//      <o.8..8> OUTDR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_OUTDR_OUTDR7  ----------------------------------
// SVD Line: 10284

//  <item> SFDITEM_FIELD__PE_OUTDR_OUTDR7
//    <name> OUTDR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000418) Port n Output Data 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_OUTDR ) </loc>
//      <o.7..7> OUTDR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_OUTDR_OUTDR6  ----------------------------------
// SVD Line: 10290

//  <item> SFDITEM_FIELD__PE_OUTDR_OUTDR6
//    <name> OUTDR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000418) Port n Output Data 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_OUTDR ) </loc>
//      <o.6..6> OUTDR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_OUTDR_OUTDR5  ----------------------------------
// SVD Line: 10296

//  <item> SFDITEM_FIELD__PE_OUTDR_OUTDR5
//    <name> OUTDR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000418) Port n Output Data 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_OUTDR ) </loc>
//      <o.5..5> OUTDR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_OUTDR_OUTDR4  ----------------------------------
// SVD Line: 10302

//  <item> SFDITEM_FIELD__PE_OUTDR_OUTDR4
//    <name> OUTDR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000418) Port n Output Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_OUTDR ) </loc>
//      <o.4..4> OUTDR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_OUTDR_OUTDR3  ----------------------------------
// SVD Line: 10308

//  <item> SFDITEM_FIELD__PE_OUTDR_OUTDR3
//    <name> OUTDR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000418) Port n Output Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_OUTDR ) </loc>
//      <o.3..3> OUTDR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_OUTDR_OUTDR2  ----------------------------------
// SVD Line: 10314

//  <item> SFDITEM_FIELD__PE_OUTDR_OUTDR2
//    <name> OUTDR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000418) Port n Output Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_OUTDR ) </loc>
//      <o.2..2> OUTDR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_OUTDR_OUTDR1  ----------------------------------
// SVD Line: 10320

//  <item> SFDITEM_FIELD__PE_OUTDR_OUTDR1
//    <name> OUTDR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000418) Port n Output Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_OUTDR ) </loc>
//      <o.1..1> OUTDR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_OUTDR_OUTDR0  ----------------------------------
// SVD Line: 10326

//  <item> SFDITEM_FIELD__PE_OUTDR_OUTDR0
//    <name> OUTDR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000418) Port n Output Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_OUTDR ) </loc>
//      <o.0..0> OUTDR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PE_OUTDR  ------------------------------------
// SVD Line: 10245

//  <rtree> SFDITEM_REG__PE_OUTDR
//    <name> OUTDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000418) Port n Output Data Register </i>
//    <loc> ( (unsigned int)((PE_OUTDR >> 0) & 0xFFFFFFFF), ((PE_OUTDR = (PE_OUTDR & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PE_OUTDR_OUTDR12 </item>
//    <item> SFDITEM_FIELD__PE_OUTDR_OUTDR11 </item>
//    <item> SFDITEM_FIELD__PE_OUTDR_OUTDR10 </item>
//    <item> SFDITEM_FIELD__PE_OUTDR_OUTDR9 </item>
//    <item> SFDITEM_FIELD__PE_OUTDR_OUTDR8 </item>
//    <item> SFDITEM_FIELD__PE_OUTDR_OUTDR7 </item>
//    <item> SFDITEM_FIELD__PE_OUTDR_OUTDR6 </item>
//    <item> SFDITEM_FIELD__PE_OUTDR_OUTDR5 </item>
//    <item> SFDITEM_FIELD__PE_OUTDR_OUTDR4 </item>
//    <item> SFDITEM_FIELD__PE_OUTDR_OUTDR3 </item>
//    <item> SFDITEM_FIELD__PE_OUTDR_OUTDR2 </item>
//    <item> SFDITEM_FIELD__PE_OUTDR_OUTDR1 </item>
//    <item> SFDITEM_FIELD__PE_OUTDR_OUTDR0 </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: PE_BSR  ---------------------------------
// SVD Line: 10334

unsigned int PE_BSR __AT (0x3000041C);



// --------------------------------  Field Item: PE_BSR_BSR12  ------------------------------------
// SVD Line: 10343

//  <item> SFDITEM_FIELD__PE_BSR_BSR12
//    <name> BSR12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x3000041C) \nPort n Output Bit Set 12\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BSR ) </loc>
//      <o.12..12> BSR12
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_BSR_BSR11  ------------------------------------
// SVD Line: 10361

//  <item> SFDITEM_FIELD__PE_BSR_BSR11
//    <name> BSR11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x3000041C) \nPort n Output Bit Set 11\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BSR ) </loc>
//      <o.11..11> BSR11
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_BSR_BSR10  ------------------------------------
// SVD Line: 10379

//  <item> SFDITEM_FIELD__PE_BSR_BSR10
//    <name> BSR10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x3000041C) \nPort n Output Bit Set 10\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BSR ) </loc>
//      <o.10..10> BSR10
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_BSR_BSR9  ------------------------------------
// SVD Line: 10397

//  <item> SFDITEM_FIELD__PE_BSR_BSR9
//    <name> BSR9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x3000041C) \nPort n Output Bit Set 9\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BSR ) </loc>
//      <o.9..9> BSR9
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_BSR_BSR8  ------------------------------------
// SVD Line: 10415

//  <item> SFDITEM_FIELD__PE_BSR_BSR8
//    <name> BSR8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x3000041C) \nPort n Output Bit Set 8\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BSR ) </loc>
//      <o.8..8> BSR8
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_BSR_BSR7  ------------------------------------
// SVD Line: 10433

//  <item> SFDITEM_FIELD__PE_BSR_BSR7
//    <name> BSR7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x3000041C) \nPort n Output Bit Set 7\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BSR ) </loc>
//      <o.7..7> BSR7
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_BSR_BSR6  ------------------------------------
// SVD Line: 10451

//  <item> SFDITEM_FIELD__PE_BSR_BSR6
//    <name> BSR6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x3000041C) \nPort n Output Bit Set 6\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BSR ) </loc>
//      <o.6..6> BSR6
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_BSR_BSR5  ------------------------------------
// SVD Line: 10469

//  <item> SFDITEM_FIELD__PE_BSR_BSR5
//    <name> BSR5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x3000041C) \nPort n Output Bit Set 5\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BSR ) </loc>
//      <o.5..5> BSR5
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_BSR_BSR4  ------------------------------------
// SVD Line: 10487

//  <item> SFDITEM_FIELD__PE_BSR_BSR4
//    <name> BSR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x3000041C) \nPort n Output Bit Set 4\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BSR ) </loc>
//      <o.4..4> BSR4
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_BSR_BSR3  ------------------------------------
// SVD Line: 10505

//  <item> SFDITEM_FIELD__PE_BSR_BSR3
//    <name> BSR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x3000041C) \nPort n Output Bit Set 3\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BSR ) </loc>
//      <o.3..3> BSR3
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_BSR_BSR2  ------------------------------------
// SVD Line: 10523

//  <item> SFDITEM_FIELD__PE_BSR_BSR2
//    <name> BSR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x3000041C) \nPort n Output Bit Set 2\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BSR ) </loc>
//      <o.2..2> BSR2
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_BSR_BSR1  ------------------------------------
// SVD Line: 10541

//  <item> SFDITEM_FIELD__PE_BSR_BSR1
//    <name> BSR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x3000041C) \nPort n Output Bit Set 1\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BSR ) </loc>
//      <o.1..1> BSR1
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_BSR_BSR0  ------------------------------------
// SVD Line: 10559

//  <item> SFDITEM_FIELD__PE_BSR_BSR0
//    <name> BSR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x3000041C) \nPort n Output Bit Set 0\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BSR ) </loc>
//      <o.0..0> BSR0
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PE_BSR  -------------------------------------
// SVD Line: 10334

//  <rtree> SFDITEM_REG__PE_BSR
//    <name> BSR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x3000041C) Port n Output Bit Set Register </i>
//    <loc> ( (unsigned int)((PE_BSR >> 0) & 0xFFFFFFFF), ((PE_BSR = (PE_BSR & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PE_BSR_BSR12 </item>
//    <item> SFDITEM_FIELD__PE_BSR_BSR11 </item>
//    <item> SFDITEM_FIELD__PE_BSR_BSR10 </item>
//    <item> SFDITEM_FIELD__PE_BSR_BSR9 </item>
//    <item> SFDITEM_FIELD__PE_BSR_BSR8 </item>
//    <item> SFDITEM_FIELD__PE_BSR_BSR7 </item>
//    <item> SFDITEM_FIELD__PE_BSR_BSR6 </item>
//    <item> SFDITEM_FIELD__PE_BSR_BSR5 </item>
//    <item> SFDITEM_FIELD__PE_BSR_BSR4 </item>
//    <item> SFDITEM_FIELD__PE_BSR_BSR3 </item>
//    <item> SFDITEM_FIELD__PE_BSR_BSR2 </item>
//    <item> SFDITEM_FIELD__PE_BSR_BSR1 </item>
//    <item> SFDITEM_FIELD__PE_BSR_BSR0 </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: PE_BCR  ---------------------------------
// SVD Line: 10579

unsigned int PE_BCR __AT (0x30000420);



// --------------------------------  Field Item: PE_BCR_BCR12  ------------------------------------
// SVD Line: 10588

//  <item> SFDITEM_FIELD__PE_BCR_BCR12
//    <name> BCR12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x30000420) \nPort n Output Bit Clear 12\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BCR ) </loc>
//      <o.12..12> BCR12
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_BCR_BCR11  ------------------------------------
// SVD Line: 10606

//  <item> SFDITEM_FIELD__PE_BCR_BCR11
//    <name> BCR11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x30000420) \nPort n Output Bit Clear 11\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BCR ) </loc>
//      <o.11..11> BCR11
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_BCR_BCR10  ------------------------------------
// SVD Line: 10624

//  <item> SFDITEM_FIELD__PE_BCR_BCR10
//    <name> BCR10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x30000420) \nPort n Output Bit Clear 10\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BCR ) </loc>
//      <o.10..10> BCR10
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_BCR_BCR9  ------------------------------------
// SVD Line: 10642

//  <item> SFDITEM_FIELD__PE_BCR_BCR9
//    <name> BCR9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x30000420) \nPort n Output Bit Clear 9\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BCR ) </loc>
//      <o.9..9> BCR9
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_BCR_BCR8  ------------------------------------
// SVD Line: 10660

//  <item> SFDITEM_FIELD__PE_BCR_BCR8
//    <name> BCR8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x30000420) \nPort n Output Bit Clear 8\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BCR ) </loc>
//      <o.8..8> BCR8
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_BCR_BCR7  ------------------------------------
// SVD Line: 10678

//  <item> SFDITEM_FIELD__PE_BCR_BCR7
//    <name> BCR7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x30000420) \nPort n Output Bit Clear 7\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BCR ) </loc>
//      <o.7..7> BCR7
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_BCR_BCR6  ------------------------------------
// SVD Line: 10696

//  <item> SFDITEM_FIELD__PE_BCR_BCR6
//    <name> BCR6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x30000420) \nPort n Output Bit Clear 6\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BCR ) </loc>
//      <o.6..6> BCR6
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_BCR_BCR5  ------------------------------------
// SVD Line: 10714

//  <item> SFDITEM_FIELD__PE_BCR_BCR5
//    <name> BCR5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x30000420) \nPort n Output Bit Clear 5\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BCR ) </loc>
//      <o.5..5> BCR5
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_BCR_BCR4  ------------------------------------
// SVD Line: 10732

//  <item> SFDITEM_FIELD__PE_BCR_BCR4
//    <name> BCR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x30000420) \nPort n Output Bit Clear 4\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BCR ) </loc>
//      <o.4..4> BCR4
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_BCR_BCR3  ------------------------------------
// SVD Line: 10750

//  <item> SFDITEM_FIELD__PE_BCR_BCR3
//    <name> BCR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x30000420) \nPort n Output Bit Clear 3\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BCR ) </loc>
//      <o.3..3> BCR3
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_BCR_BCR2  ------------------------------------
// SVD Line: 10768

//  <item> SFDITEM_FIELD__PE_BCR_BCR2
//    <name> BCR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x30000420) \nPort n Output Bit Clear 2\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BCR ) </loc>
//      <o.2..2> BCR2
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_BCR_BCR1  ------------------------------------
// SVD Line: 10786

//  <item> SFDITEM_FIELD__PE_BCR_BCR1
//    <name> BCR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x30000420) \nPort n Output Bit Clear 1\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BCR ) </loc>
//      <o.1..1> BCR1
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PE_BCR_BCR0  ------------------------------------
// SVD Line: 10804

//  <item> SFDITEM_FIELD__PE_BCR_BCR0
//    <name> BCR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x30000420) \nPort n Output Bit Clear 0\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_BCR ) </loc>
//      <o.0..0> BCR0
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PE_BCR  -------------------------------------
// SVD Line: 10579

//  <rtree> SFDITEM_REG__PE_BCR
//    <name> BCR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x30000420) Port n Output Bit Clear Register </i>
//    <loc> ( (unsigned int)((PE_BCR >> 0) & 0xFFFFFFFF), ((PE_BCR = (PE_BCR & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PE_BCR_BCR12 </item>
//    <item> SFDITEM_FIELD__PE_BCR_BCR11 </item>
//    <item> SFDITEM_FIELD__PE_BCR_BCR10 </item>
//    <item> SFDITEM_FIELD__PE_BCR_BCR9 </item>
//    <item> SFDITEM_FIELD__PE_BCR_BCR8 </item>
//    <item> SFDITEM_FIELD__PE_BCR_BCR7 </item>
//    <item> SFDITEM_FIELD__PE_BCR_BCR6 </item>
//    <item> SFDITEM_FIELD__PE_BCR_BCR5 </item>
//    <item> SFDITEM_FIELD__PE_BCR_BCR4 </item>
//    <item> SFDITEM_FIELD__PE_BCR_BCR3 </item>
//    <item> SFDITEM_FIELD__PE_BCR_BCR2 </item>
//    <item> SFDITEM_FIELD__PE_BCR_BCR1 </item>
//    <item> SFDITEM_FIELD__PE_BCR_BCR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PE_OUTDMSK  -------------------------------
// SVD Line: 10824

unsigned int PE_OUTDMSK __AT (0x30000424);



// ----------------------------  Field Item: PE_OUTDMSK_OUTDMSK12  --------------------------------
// SVD Line: 10833

//  <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK12
//    <name> OUTDMSK12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000424) \nPort n Output Data Mask 12\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_OUTDMSK ) </loc>
//      <o.12..12> OUTDMSK12
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: PE_OUTDMSK_OUTDMSK11  --------------------------------
// SVD Line: 10851

//  <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK11
//    <name> OUTDMSK11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000424) \nPort n Output Data Mask 11\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_OUTDMSK ) </loc>
//      <o.11..11> OUTDMSK11
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: PE_OUTDMSK_OUTDMSK10  --------------------------------
// SVD Line: 10869

//  <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK10
//    <name> OUTDMSK10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000424) \nPort n Output Data Mask 10\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_OUTDMSK ) </loc>
//      <o.10..10> OUTDMSK10
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PE_OUTDMSK_OUTDMSK9  --------------------------------
// SVD Line: 10887

//  <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK9
//    <name> OUTDMSK9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000424) \nPort n Output Data Mask 9\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_OUTDMSK ) </loc>
//      <o.9..9> OUTDMSK9
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PE_OUTDMSK_OUTDMSK8  --------------------------------
// SVD Line: 10905

//  <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK8
//    <name> OUTDMSK8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000424) \nPort n Output Data Mask 8\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_OUTDMSK ) </loc>
//      <o.8..8> OUTDMSK8
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PE_OUTDMSK_OUTDMSK7  --------------------------------
// SVD Line: 10923

//  <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK7
//    <name> OUTDMSK7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000424) \nPort n Output Data Mask 7\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_OUTDMSK ) </loc>
//      <o.7..7> OUTDMSK7
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PE_OUTDMSK_OUTDMSK6  --------------------------------
// SVD Line: 10941

//  <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK6
//    <name> OUTDMSK6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000424) Port n Output Data Mask 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_OUTDMSK ) </loc>
//      <o.6..6> OUTDMSK6
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PE_OUTDMSK_OUTDMSK5  --------------------------------
// SVD Line: 10947

//  <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK5
//    <name> OUTDMSK5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000424) \nPort n Output Data Mask 5\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_OUTDMSK ) </loc>
//      <o.5..5> OUTDMSK5
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PE_OUTDMSK_OUTDMSK4  --------------------------------
// SVD Line: 10965

//  <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK4
//    <name> OUTDMSK4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000424) \nPort n Output Data Mask 4\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_OUTDMSK ) </loc>
//      <o.4..4> OUTDMSK4
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PE_OUTDMSK_OUTDMSK3  --------------------------------
// SVD Line: 10983

//  <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK3
//    <name> OUTDMSK3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000424) \nPort n Output Data Mask 3\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_OUTDMSK ) </loc>
//      <o.3..3> OUTDMSK3
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PE_OUTDMSK_OUTDMSK2  --------------------------------
// SVD Line: 11001

//  <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK2
//    <name> OUTDMSK2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000424) \nPort n Output Data Mask 2\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_OUTDMSK ) </loc>
//      <o.2..2> OUTDMSK2
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PE_OUTDMSK_OUTDMSK1  --------------------------------
// SVD Line: 11019

//  <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK1
//    <name> OUTDMSK1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000424) \nPort n Output Data Mask 1\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_OUTDMSK ) </loc>
//      <o.1..1> OUTDMSK1
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PE_OUTDMSK_OUTDMSK0  --------------------------------
// SVD Line: 11037

//  <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK0
//    <name> OUTDMSK0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000424) \nPort n Output Data Mask 0\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_OUTDMSK ) </loc>
//      <o.0..0> OUTDMSK0
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: PE_OUTDMSK  -----------------------------------
// SVD Line: 10824

//  <rtree> SFDITEM_REG__PE_OUTDMSK
//    <name> OUTDMSK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000424) Port n Output Data Mask Register </i>
//    <loc> ( (unsigned int)((PE_OUTDMSK >> 0) & 0xFFFFFFFF), ((PE_OUTDMSK = (PE_OUTDMSK & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK12 </item>
//    <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK11 </item>
//    <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK10 </item>
//    <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK9 </item>
//    <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK8 </item>
//    <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK7 </item>
//    <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK6 </item>
//    <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK5 </item>
//    <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK4 </item>
//    <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK3 </item>
//    <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK2 </item>
//    <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK1 </item>
//    <item> SFDITEM_FIELD__PE_OUTDMSK_OUTDMSK0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PE_DBCR  ---------------------------------
// SVD Line: 11057

unsigned int PE_DBCR __AT (0x30000428);



// --------------------------------  Field Item: PE_DBCR_DBCLK  -----------------------------------
// SVD Line: 11066

//  <item> SFDITEM_FIELD__PE_DBCR_DBCLK
//    <name> DBCLK </name>
//    <rw> 
//    <i> [Bits 18..16] RW (@ 0x30000428) \nPort n Debounce Filter Sampling Clock Selection\n0 : HCLK1 = HCLK/1\n1 : HCLK4 = HCLK/4\n2 : HCLK16 = HCLK/16\n3 : HCLK64 = HCLK/64\n4 : HCLK256 = HCLK/256\n5 : HCLK1024 = HCLK/1024\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_DBCR ) </loc>
//      <o.18..16> DBCLK
//        <0=> 0: HCLK1 = HCLK/1
//        <1=> 1: HCLK4 = HCLK/4
//        <2=> 2: HCLK16 = HCLK/16
//        <3=> 3: HCLK64 = HCLK/64
//        <4=> 4: HCLK256 = HCLK/256
//        <5=> 5: HCLK1024 = HCLK/1024
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PE_DBCR_DBEN12  -----------------------------------
// SVD Line: 11104

//  <item> SFDITEM_FIELD__PE_DBCR_DBEN12
//    <name> DBEN12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000428) \nPort n Debounce Enable 12\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_DBCR ) </loc>
//      <o.12..12> DBEN12
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PE_DBCR_DBEN11  -----------------------------------
// SVD Line: 11122

//  <item> SFDITEM_FIELD__PE_DBCR_DBEN11
//    <name> DBEN11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000428) \nPort n Debounce Enable 11\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_DBCR ) </loc>
//      <o.11..11> DBEN11
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PE_DBCR_DBEN10  -----------------------------------
// SVD Line: 11140

//  <item> SFDITEM_FIELD__PE_DBCR_DBEN10
//    <name> DBEN10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000428) \nPort n Debounce Enable 10\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_DBCR ) </loc>
//      <o.10..10> DBEN10
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_DBCR_DBEN9  -----------------------------------
// SVD Line: 11158

//  <item> SFDITEM_FIELD__PE_DBCR_DBEN9
//    <name> DBEN9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000428) \nPort n Debounce Enable 9\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_DBCR ) </loc>
//      <o.9..9> DBEN9
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_DBCR_DBEN8  -----------------------------------
// SVD Line: 11176

//  <item> SFDITEM_FIELD__PE_DBCR_DBEN8
//    <name> DBEN8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000428) \nPort n Debounce Enable 8\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_DBCR ) </loc>
//      <o.8..8> DBEN8
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_DBCR_DBEN7  -----------------------------------
// SVD Line: 11194

//  <item> SFDITEM_FIELD__PE_DBCR_DBEN7
//    <name> DBEN7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000428) \nPort n Debounce Enable 7\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_DBCR ) </loc>
//      <o.7..7> DBEN7
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_DBCR_DBEN6  -----------------------------------
// SVD Line: 11212

//  <item> SFDITEM_FIELD__PE_DBCR_DBEN6
//    <name> DBEN6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000428) \nPort n Debounce Enable 6\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_DBCR ) </loc>
//      <o.6..6> DBEN6
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_DBCR_DBEN5  -----------------------------------
// SVD Line: 11230

//  <item> SFDITEM_FIELD__PE_DBCR_DBEN5
//    <name> DBEN5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000428) \nPort n Debounce Enable 5\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_DBCR ) </loc>
//      <o.5..5> DBEN5
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_DBCR_DBEN4  -----------------------------------
// SVD Line: 11248

//  <item> SFDITEM_FIELD__PE_DBCR_DBEN4
//    <name> DBEN4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000428) \nPort n Debounce Enable 4\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_DBCR ) </loc>
//      <o.4..4> DBEN4
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_DBCR_DBEN3  -----------------------------------
// SVD Line: 11266

//  <item> SFDITEM_FIELD__PE_DBCR_DBEN3
//    <name> DBEN3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000428) \nPort n Debounce Enable 3\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_DBCR ) </loc>
//      <o.3..3> DBEN3
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_DBCR_DBEN2  -----------------------------------
// SVD Line: 11284

//  <item> SFDITEM_FIELD__PE_DBCR_DBEN2
//    <name> DBEN2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000428) \nPort n Debounce Enable 2\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_DBCR ) </loc>
//      <o.2..2> DBEN2
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_DBCR_DBEN1  -----------------------------------
// SVD Line: 11302

//  <item> SFDITEM_FIELD__PE_DBCR_DBEN1
//    <name> DBEN1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000428) \nPort n Debounce Enable 1\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_DBCR ) </loc>
//      <o.1..1> DBEN1
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PE_DBCR_DBEN0  -----------------------------------
// SVD Line: 11320

//  <item> SFDITEM_FIELD__PE_DBCR_DBEN0
//    <name> DBEN0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000428) \nPort n Debounce Enable 0\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PE_DBCR ) </loc>
//      <o.0..0> DBEN0
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PE_DBCR  ------------------------------------
// SVD Line: 11057

//  <rtree> SFDITEM_REG__PE_DBCR
//    <name> DBCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000428) Port n Debounce Control Register </i>
//    <loc> ( (unsigned int)((PE_DBCR >> 0) & 0xFFFFFFFF), ((PE_DBCR = (PE_DBCR & ~(0x71FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x71FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PE_DBCR_DBCLK </item>
//    <item> SFDITEM_FIELD__PE_DBCR_DBEN12 </item>
//    <item> SFDITEM_FIELD__PE_DBCR_DBEN11 </item>
//    <item> SFDITEM_FIELD__PE_DBCR_DBEN10 </item>
//    <item> SFDITEM_FIELD__PE_DBCR_DBEN9 </item>
//    <item> SFDITEM_FIELD__PE_DBCR_DBEN8 </item>
//    <item> SFDITEM_FIELD__PE_DBCR_DBEN7 </item>
//    <item> SFDITEM_FIELD__PE_DBCR_DBEN6 </item>
//    <item> SFDITEM_FIELD__PE_DBCR_DBEN5 </item>
//    <item> SFDITEM_FIELD__PE_DBCR_DBEN4 </item>
//    <item> SFDITEM_FIELD__PE_DBCR_DBEN3 </item>
//    <item> SFDITEM_FIELD__PE_DBCR_DBEN2 </item>
//    <item> SFDITEM_FIELD__PE_DBCR_DBEN1 </item>
//    <item> SFDITEM_FIELD__PE_DBCR_DBEN0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PE_PE_MOD  --------------------------------
// SVD Line: 14550

unsigned int PE_PE_MOD __AT (0x30000400);



// -------------------------------  Field Item: PE_PE_MOD_MODE4  ----------------------------------
// SVD Line: 14560

//  <item> SFDITEM_FIELD__PE_PE_MOD_MODE4
//    <name> MODE4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x30000400) Port n Mode Selection 4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_MOD >> 8) & 0x3), ((PE_PE_MOD = (PE_PE_MOD & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_MOD_MODE3  ----------------------------------
// SVD Line: 14566

//  <item> SFDITEM_FIELD__PE_PE_MOD_MODE3
//    <name> MODE3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x30000400) Port n Mode Selection 3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_MOD >> 6) & 0x3), ((PE_PE_MOD = (PE_PE_MOD & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_MOD_MODE2  ----------------------------------
// SVD Line: 14572

//  <item> SFDITEM_FIELD__PE_PE_MOD_MODE2
//    <name> MODE2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x30000400) Port n Mode Selection 2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_MOD >> 4) & 0x3), ((PE_PE_MOD = (PE_PE_MOD & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_MOD_MODE1  ----------------------------------
// SVD Line: 14578

//  <item> SFDITEM_FIELD__PE_PE_MOD_MODE1
//    <name> MODE1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x30000400) Port n Mode Selection 1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_MOD >> 2) & 0x3), ((PE_PE_MOD = (PE_PE_MOD & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_MOD_MODE0  ----------------------------------
// SVD Line: 14584

//  <item> SFDITEM_FIELD__PE_PE_MOD_MODE0
//    <name> MODE0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x30000400) Port n Mode Selection 0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_MOD >> 0) & 0x3), ((PE_PE_MOD = (PE_PE_MOD & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PE_PE_MOD  -----------------------------------
// SVD Line: 14550

//  <rtree> SFDITEM_REG__PE_PE_MOD
//    <name> PE_MOD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000400) Port n Mode Register </i>
//    <loc> ( (unsigned int)((PE_PE_MOD >> 0) & 0xFFFFFFFF), ((PE_PE_MOD = (PE_PE_MOD & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PE_PE_MOD_MODE4 </item>
//    <item> SFDITEM_FIELD__PE_PE_MOD_MODE3 </item>
//    <item> SFDITEM_FIELD__PE_PE_MOD_MODE2 </item>
//    <item> SFDITEM_FIELD__PE_PE_MOD_MODE1 </item>
//    <item> SFDITEM_FIELD__PE_PE_MOD_MODE0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PE_PE_TYP  --------------------------------
// SVD Line: 14592

unsigned int PE_PE_TYP __AT (0x30000404);



// -------------------------------  Field Item: PE_PE_TYP_TYP4  -----------------------------------
// SVD Line: 14602

//  <item> SFDITEM_FIELD__PE_PE_TYP_TYP4
//    <name> TYP4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000404) Port n Output Type Selection 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_TYP ) </loc>
//      <o.4..4> TYP4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_TYP_TYP3  -----------------------------------
// SVD Line: 14608

//  <item> SFDITEM_FIELD__PE_PE_TYP_TYP3
//    <name> TYP3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000404) Port n Output Type Selection 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_TYP ) </loc>
//      <o.3..3> TYP3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_TYP_TYP2  -----------------------------------
// SVD Line: 14614

//  <item> SFDITEM_FIELD__PE_PE_TYP_TYP2
//    <name> TYP2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000404) Port n Output Type Selection 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_TYP ) </loc>
//      <o.2..2> TYP2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_TYP_TYP1  -----------------------------------
// SVD Line: 14620

//  <item> SFDITEM_FIELD__PE_PE_TYP_TYP1
//    <name> TYP1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000404) Port n Output Type Selection 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_TYP ) </loc>
//      <o.1..1> TYP1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_TYP_TYP0  -----------------------------------
// SVD Line: 14626

//  <item> SFDITEM_FIELD__PE_PE_TYP_TYP0
//    <name> TYP0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000404) Port n Output Type Selection 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_TYP ) </loc>
//      <o.0..0> TYP0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PE_PE_TYP  -----------------------------------
// SVD Line: 14592

//  <rtree> SFDITEM_REG__PE_PE_TYP
//    <name> PE_TYP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000404) Port n Output Type Selection Register </i>
//    <loc> ( (unsigned int)((PE_PE_TYP >> 0) & 0xFFFFFFFF), ((PE_PE_TYP = (PE_PE_TYP & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PE_PE_TYP_TYP4 </item>
//    <item> SFDITEM_FIELD__PE_PE_TYP_TYP3 </item>
//    <item> SFDITEM_FIELD__PE_PE_TYP_TYP2 </item>
//    <item> SFDITEM_FIELD__PE_PE_TYP_TYP1 </item>
//    <item> SFDITEM_FIELD__PE_PE_TYP_TYP0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: PE_PE_AFSR1  -------------------------------
// SVD Line: 14634

unsigned int PE_PE_AFSR1 __AT (0x30000408);



// ------------------------------  Field Item: PE_PE_AFSR1_AFSR4  ---------------------------------
// SVD Line: 14644

//  <item> SFDITEM_FIELD__PE_PE_AFSR1_AFSR4
//    <name> AFSR4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x30000408) Port n Alternative Function Selection 4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_AFSR1 >> 16) & 0xF), ((PE_PE_AFSR1 = (PE_PE_AFSR1 & ~(0xFUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_AFSR1_AFSR3  ---------------------------------
// SVD Line: 14650

//  <item> SFDITEM_FIELD__PE_PE_AFSR1_AFSR3
//    <name> AFSR3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x30000408) Port n Alternative Function Selection 3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_AFSR1 >> 12) & 0xF), ((PE_PE_AFSR1 = (PE_PE_AFSR1 & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_AFSR1_AFSR2  ---------------------------------
// SVD Line: 14656

//  <item> SFDITEM_FIELD__PE_PE_AFSR1_AFSR2
//    <name> AFSR2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x30000408) Port n Alternative Function Selection 2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_AFSR1 >> 8) & 0xF), ((PE_PE_AFSR1 = (PE_PE_AFSR1 & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_AFSR1_AFSR1  ---------------------------------
// SVD Line: 14662

//  <item> SFDITEM_FIELD__PE_PE_AFSR1_AFSR1
//    <name> AFSR1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x30000408) Port n Alternative Function Selection 1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_AFSR1 >> 4) & 0xF), ((PE_PE_AFSR1 = (PE_PE_AFSR1 & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_AFSR1_AFSR0  ---------------------------------
// SVD Line: 14668

//  <item> SFDITEM_FIELD__PE_PE_AFSR1_AFSR0
//    <name> AFSR0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x30000408) Port n Alternative Function Selection 0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_AFSR1 >> 0) & 0xF), ((PE_PE_AFSR1 = (PE_PE_AFSR1 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: PE_PE_AFSR1  ----------------------------------
// SVD Line: 14634

//  <rtree> SFDITEM_REG__PE_PE_AFSR1
//    <name> PE_AFSR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000408) Port n Alternative Function Selection Register 1 </i>
//    <loc> ( (unsigned int)((PE_PE_AFSR1 >> 0) & 0xFFFFFFFF), ((PE_PE_AFSR1 = (PE_PE_AFSR1 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PE_PE_AFSR1_AFSR4 </item>
//    <item> SFDITEM_FIELD__PE_PE_AFSR1_AFSR3 </item>
//    <item> SFDITEM_FIELD__PE_PE_AFSR1_AFSR2 </item>
//    <item> SFDITEM_FIELD__PE_PE_AFSR1_AFSR1 </item>
//    <item> SFDITEM_FIELD__PE_PE_AFSR1_AFSR0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: PE_PE_AFSR2  -------------------------------
// SVD Line: 14676

unsigned int PE_PE_AFSR2 __AT (0x3000040C);



// -------------------------------  Register Item: PE_PE_AFSR2  -----------------------------------
// SVD Line: 14676

//  <item> SFDITEM_REG__PE_PE_AFSR2
//    <name> PE_AFSR2 </name>
//    <i> [Bits 31..0] RW (@ 0x3000040C) Port n Alternative Function Selection Register 2 </i>
//    <edit> 
//      <loc> ( (unsigned int)((PE_PE_AFSR2 >> 0) & 0xFFFFFFFF), ((PE_PE_AFSR2 = (PE_PE_AFSR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register Item Address: PE_PE_PUPD  -------------------------------
// SVD Line: 14686

unsigned int PE_PE_PUPD __AT (0x30000410);



// ------------------------------  Field Item: PE_PE_PUPD_PUPD4  ----------------------------------
// SVD Line: 14696

//  <item> SFDITEM_FIELD__PE_PE_PUPD_PUPD4
//    <name> PUPD4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x30000410) Port n Pull-Up/Down Resistor Selection 4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_PUPD >> 8) & 0x3), ((PE_PE_PUPD = (PE_PE_PUPD & ~(0x3UL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_PUPD_PUPD3  ----------------------------------
// SVD Line: 14702

//  <item> SFDITEM_FIELD__PE_PE_PUPD_PUPD3
//    <name> PUPD3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x30000410) Port n Pull-Up/Down Resistor Selection 3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_PUPD >> 6) & 0x3), ((PE_PE_PUPD = (PE_PE_PUPD & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_PUPD_PUPD2  ----------------------------------
// SVD Line: 14708

//  <item> SFDITEM_FIELD__PE_PE_PUPD_PUPD2
//    <name> PUPD2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x30000410) Port n Pull-Up/Down Resistor Selection 2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_PUPD >> 4) & 0x3), ((PE_PE_PUPD = (PE_PE_PUPD & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_PUPD_PUPD1  ----------------------------------
// SVD Line: 14714

//  <item> SFDITEM_FIELD__PE_PE_PUPD_PUPD1
//    <name> PUPD1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x30000410) Port n Pull-Up/Down Resistor Selection 1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_PUPD >> 2) & 0x3), ((PE_PE_PUPD = (PE_PE_PUPD & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_PUPD_PUPD0  ----------------------------------
// SVD Line: 14720

//  <item> SFDITEM_FIELD__PE_PE_PUPD_PUPD0
//    <name> PUPD0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x30000410) Port n Pull-Up/Down Resistor Selection 0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_PUPD >> 0) & 0x3), ((PE_PE_PUPD = (PE_PE_PUPD & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: PE_PE_PUPD  -----------------------------------
// SVD Line: 14686

//  <rtree> SFDITEM_REG__PE_PE_PUPD
//    <name> PE_PUPD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000410) Port n Pull-Up/Down Resistor Selection Register </i>
//    <loc> ( (unsigned int)((PE_PE_PUPD >> 0) & 0xFFFFFFFF), ((PE_PE_PUPD = (PE_PE_PUPD & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PE_PE_PUPD_PUPD4 </item>
//    <item> SFDITEM_FIELD__PE_PE_PUPD_PUPD3 </item>
//    <item> SFDITEM_FIELD__PE_PE_PUPD_PUPD2 </item>
//    <item> SFDITEM_FIELD__PE_PE_PUPD_PUPD1 </item>
//    <item> SFDITEM_FIELD__PE_PE_PUPD_PUPD0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PE_PE_INDR  -------------------------------
// SVD Line: 14728

unsigned int PE_PE_INDR __AT (0x30000414);



// ------------------------------  Field Item: PE_PE_INDR_INDR4  ----------------------------------
// SVD Line: 14738

//  <item> SFDITEM_FIELD__PE_PE_INDR_INDR4
//    <name> INDR4 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x30000414) Port n Input Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_INDR ) </loc>
//      <o.4..4> INDR4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_INDR_INDR3  ----------------------------------
// SVD Line: 14744

//  <item> SFDITEM_FIELD__PE_PE_INDR_INDR3
//    <name> INDR3 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x30000414) Port n Input Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_INDR ) </loc>
//      <o.3..3> INDR3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_INDR_INDR2  ----------------------------------
// SVD Line: 14750

//  <item> SFDITEM_FIELD__PE_PE_INDR_INDR2
//    <name> INDR2 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x30000414) Port n Input Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_INDR ) </loc>
//      <o.2..2> INDR2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_INDR_INDR1  ----------------------------------
// SVD Line: 14756

//  <item> SFDITEM_FIELD__PE_PE_INDR_INDR1
//    <name> INDR1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x30000414) Port n Input Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_INDR ) </loc>
//      <o.1..1> INDR1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_INDR_INDR0  ----------------------------------
// SVD Line: 14762

//  <item> SFDITEM_FIELD__PE_PE_INDR_INDR0
//    <name> INDR0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x30000414) Port n Input Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_INDR ) </loc>
//      <o.0..0> INDR0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: PE_PE_INDR  -----------------------------------
// SVD Line: 14728

//  <rtree> SFDITEM_REG__PE_PE_INDR
//    <name> PE_INDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x30000414) Port n Input Data Register </i>
//    <loc> ( (unsigned int)((PE_PE_INDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__PE_PE_INDR_INDR4 </item>
//    <item> SFDITEM_FIELD__PE_PE_INDR_INDR3 </item>
//    <item> SFDITEM_FIELD__PE_PE_INDR_INDR2 </item>
//    <item> SFDITEM_FIELD__PE_PE_INDR_INDR1 </item>
//    <item> SFDITEM_FIELD__PE_PE_INDR_INDR0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: PE_PE_OUTDR  -------------------------------
// SVD Line: 14770

unsigned int PE_PE_OUTDR __AT (0x30000418);



// -----------------------------  Field Item: PE_PE_OUTDR_OUTDR4  ---------------------------------
// SVD Line: 14780

//  <item> SFDITEM_FIELD__PE_PE_OUTDR_OUTDR4
//    <name> OUTDR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000418) Port n Output Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_OUTDR ) </loc>
//      <o.4..4> OUTDR4
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PE_PE_OUTDR_OUTDR3  ---------------------------------
// SVD Line: 14786

//  <item> SFDITEM_FIELD__PE_PE_OUTDR_OUTDR3
//    <name> OUTDR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000418) Port n Output Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_OUTDR ) </loc>
//      <o.3..3> OUTDR3
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PE_PE_OUTDR_OUTDR2  ---------------------------------
// SVD Line: 14792

//  <item> SFDITEM_FIELD__PE_PE_OUTDR_OUTDR2
//    <name> OUTDR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000418) Port n Output Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_OUTDR ) </loc>
//      <o.2..2> OUTDR2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PE_PE_OUTDR_OUTDR1  ---------------------------------
// SVD Line: 14798

//  <item> SFDITEM_FIELD__PE_PE_OUTDR_OUTDR1
//    <name> OUTDR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000418) Port n Output Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_OUTDR ) </loc>
//      <o.1..1> OUTDR1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PE_PE_OUTDR_OUTDR0  ---------------------------------
// SVD Line: 14804

//  <item> SFDITEM_FIELD__PE_PE_OUTDR_OUTDR0
//    <name> OUTDR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000418) Port n Output Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_OUTDR ) </loc>
//      <o.0..0> OUTDR0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: PE_PE_OUTDR  ----------------------------------
// SVD Line: 14770

//  <rtree> SFDITEM_REG__PE_PE_OUTDR
//    <name> PE_OUTDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000418) Port n Output Data Register </i>
//    <loc> ( (unsigned int)((PE_PE_OUTDR >> 0) & 0xFFFFFFFF), ((PE_PE_OUTDR = (PE_PE_OUTDR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PE_PE_OUTDR_OUTDR4 </item>
//    <item> SFDITEM_FIELD__PE_PE_OUTDR_OUTDR3 </item>
//    <item> SFDITEM_FIELD__PE_PE_OUTDR_OUTDR2 </item>
//    <item> SFDITEM_FIELD__PE_PE_OUTDR_OUTDR1 </item>
//    <item> SFDITEM_FIELD__PE_PE_OUTDR_OUTDR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PE_PE_BSR  --------------------------------
// SVD Line: 14812

unsigned int PE_PE_BSR __AT (0x3000041C);



// -------------------------------  Field Item: PE_PE_BSR_BSR4  -----------------------------------
// SVD Line: 14822

//  <item> SFDITEM_FIELD__PE_PE_BSR_BSR4
//    <name> BSR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x3000041C) Port n Output Bit Set 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_BSR ) </loc>
//      <o.4..4> BSR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_BSR_BSR3  -----------------------------------
// SVD Line: 14828

//  <item> SFDITEM_FIELD__PE_PE_BSR_BSR3
//    <name> BSR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x3000041C) Port n Output Bit Set 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_BSR ) </loc>
//      <o.3..3> BSR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_BSR_BSR2  -----------------------------------
// SVD Line: 14834

//  <item> SFDITEM_FIELD__PE_PE_BSR_BSR2
//    <name> BSR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x3000041C) Port n Output Bit Set 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_BSR ) </loc>
//      <o.2..2> BSR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_BSR_BSR1  -----------------------------------
// SVD Line: 14840

//  <item> SFDITEM_FIELD__PE_PE_BSR_BSR1
//    <name> BSR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x3000041C) Port n Output Bit Set 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_BSR ) </loc>
//      <o.1..1> BSR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_BSR_BSR0  -----------------------------------
// SVD Line: 14846

//  <item> SFDITEM_FIELD__PE_PE_BSR_BSR0
//    <name> BSR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x3000041C) Port n Output Bit Set 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_BSR ) </loc>
//      <o.0..0> BSR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PE_PE_BSR  -----------------------------------
// SVD Line: 14812

//  <rtree> SFDITEM_REG__PE_PE_BSR
//    <name> PE_BSR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x3000041C) Port n Output Bit Set Register </i>
//    <loc> ( (unsigned int)((PE_PE_BSR >> 0) & 0xFFFFFFFF), ((PE_PE_BSR = (PE_PE_BSR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PE_PE_BSR_BSR4 </item>
//    <item> SFDITEM_FIELD__PE_PE_BSR_BSR3 </item>
//    <item> SFDITEM_FIELD__PE_PE_BSR_BSR2 </item>
//    <item> SFDITEM_FIELD__PE_PE_BSR_BSR1 </item>
//    <item> SFDITEM_FIELD__PE_PE_BSR_BSR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PE_PE_BCR  --------------------------------
// SVD Line: 14854

unsigned int PE_PE_BCR __AT (0x30000420);



// -------------------------------  Field Item: PE_PE_BCR_BCR4  -----------------------------------
// SVD Line: 14864

//  <item> SFDITEM_FIELD__PE_PE_BCR_BCR4
//    <name> BCR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x30000420) Port n Output Bit Clear 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_BCR ) </loc>
//      <o.4..4> BCR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_BCR_BCR3  -----------------------------------
// SVD Line: 14870

//  <item> SFDITEM_FIELD__PE_PE_BCR_BCR3
//    <name> BCR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x30000420) Port n Output Bit Clear 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_BCR ) </loc>
//      <o.3..3> BCR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_BCR_BCR2  -----------------------------------
// SVD Line: 14876

//  <item> SFDITEM_FIELD__PE_PE_BCR_BCR2
//    <name> BCR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x30000420) Port n Output Bit Clear 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_BCR ) </loc>
//      <o.2..2> BCR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_BCR_BCR1  -----------------------------------
// SVD Line: 14882

//  <item> SFDITEM_FIELD__PE_PE_BCR_BCR1
//    <name> BCR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x30000420) Port n Output Bit Clear 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_BCR ) </loc>
//      <o.1..1> BCR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PE_PE_BCR_BCR0  -----------------------------------
// SVD Line: 14888

//  <item> SFDITEM_FIELD__PE_PE_BCR_BCR0
//    <name> BCR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x30000420) Port n Output Bit Clear 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_BCR ) </loc>
//      <o.0..0> BCR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PE_PE_BCR  -----------------------------------
// SVD Line: 14854

//  <rtree> SFDITEM_REG__PE_PE_BCR
//    <name> PE_BCR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x30000420) Port n Output Bit Clear Register </i>
//    <loc> ( (unsigned int)((PE_PE_BCR >> 0) & 0xFFFFFFFF), ((PE_PE_BCR = (PE_PE_BCR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PE_PE_BCR_BCR4 </item>
//    <item> SFDITEM_FIELD__PE_PE_BCR_BCR3 </item>
//    <item> SFDITEM_FIELD__PE_PE_BCR_BCR2 </item>
//    <item> SFDITEM_FIELD__PE_PE_BCR_BCR1 </item>
//    <item> SFDITEM_FIELD__PE_PE_BCR_BCR0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: PE_PE_OUTDMSK  ------------------------------
// SVD Line: 14896

unsigned int PE_PE_OUTDMSK __AT (0x30000424);



// ---------------------------  Field Item: PE_PE_OUTDMSK_OUTDMSK4  -------------------------------
// SVD Line: 14906

//  <item> SFDITEM_FIELD__PE_PE_OUTDMSK_OUTDMSK4
//    <name> OUTDMSK4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000424) Port n Output Data Mask 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_OUTDMSK ) </loc>
//      <o.4..4> OUTDMSK4
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PE_PE_OUTDMSK_OUTDMSK3  -------------------------------
// SVD Line: 14912

//  <item> SFDITEM_FIELD__PE_PE_OUTDMSK_OUTDMSK3
//    <name> OUTDMSK3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000424) Port n Output Data Mask 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_OUTDMSK ) </loc>
//      <o.3..3> OUTDMSK3
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PE_PE_OUTDMSK_OUTDMSK2  -------------------------------
// SVD Line: 14918

//  <item> SFDITEM_FIELD__PE_PE_OUTDMSK_OUTDMSK2
//    <name> OUTDMSK2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000424) Port n Output Data Mask 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_OUTDMSK ) </loc>
//      <o.2..2> OUTDMSK2
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PE_PE_OUTDMSK_OUTDMSK1  -------------------------------
// SVD Line: 14924

//  <item> SFDITEM_FIELD__PE_PE_OUTDMSK_OUTDMSK1
//    <name> OUTDMSK1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000424) Port n Output Data Mask 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_OUTDMSK ) </loc>
//      <o.1..1> OUTDMSK1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PE_PE_OUTDMSK_OUTDMSK0  -------------------------------
// SVD Line: 14930

//  <item> SFDITEM_FIELD__PE_PE_OUTDMSK_OUTDMSK0
//    <name> OUTDMSK0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000424) Port n Output Data Mask 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_OUTDMSK ) </loc>
//      <o.0..0> OUTDMSK0
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: PE_PE_OUTDMSK  ---------------------------------
// SVD Line: 14896

//  <rtree> SFDITEM_REG__PE_PE_OUTDMSK
//    <name> PE_OUTDMSK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000424) Port n Output Data Mask Register </i>
//    <loc> ( (unsigned int)((PE_PE_OUTDMSK >> 0) & 0xFFFFFFFF), ((PE_PE_OUTDMSK = (PE_PE_OUTDMSK & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PE_PE_OUTDMSK_OUTDMSK4 </item>
//    <item> SFDITEM_FIELD__PE_PE_OUTDMSK_OUTDMSK3 </item>
//    <item> SFDITEM_FIELD__PE_PE_OUTDMSK_OUTDMSK2 </item>
//    <item> SFDITEM_FIELD__PE_PE_OUTDMSK_OUTDMSK1 </item>
//    <item> SFDITEM_FIELD__PE_PE_OUTDMSK_OUTDMSK0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PE_PE_DBCR  -------------------------------
// SVD Line: 14938

unsigned int PE_PE_DBCR __AT (0x30000428);



// ------------------------------  Field Item: PE_PE_DBCR_DBCLK  ----------------------------------
// SVD Line: 14948

//  <item> SFDITEM_FIELD__PE_PE_DBCR_DBCLK
//    <name> DBCLK </name>
//    <rw> 
//    <i> [Bits 18..16] RW (@ 0x30000428) Port n Debounce Filter Sampling Clock Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((PE_PE_DBCR >> 16) & 0x7), ((PE_PE_DBCR = (PE_PE_DBCR & ~(0x7UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_DBCR_DBEN4  ----------------------------------
// SVD Line: 14954

//  <item> SFDITEM_FIELD__PE_PE_DBCR_DBEN4
//    <name> DBEN4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000428) Port n Debounce Enable 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_DBCR ) </loc>
//      <o.4..4> DBEN4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_DBCR_DBEN3  ----------------------------------
// SVD Line: 14960

//  <item> SFDITEM_FIELD__PE_PE_DBCR_DBEN3
//    <name> DBEN3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000428) Port n Debounce Enable 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_DBCR ) </loc>
//      <o.3..3> DBEN3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_DBCR_DBEN2  ----------------------------------
// SVD Line: 14966

//  <item> SFDITEM_FIELD__PE_PE_DBCR_DBEN2
//    <name> DBEN2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000428) Port n Debounce Enable 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_DBCR ) </loc>
//      <o.2..2> DBEN2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_DBCR_DBEN1  ----------------------------------
// SVD Line: 14972

//  <item> SFDITEM_FIELD__PE_PE_DBCR_DBEN1
//    <name> DBEN1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000428) Port n Debounce Enable 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_DBCR ) </loc>
//      <o.1..1> DBEN1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PE_PE_DBCR_DBEN0  ----------------------------------
// SVD Line: 14978

//  <item> SFDITEM_FIELD__PE_PE_DBCR_DBEN0
//    <name> DBEN0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000428) Port n Debounce Enable 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PE_PE_DBCR ) </loc>
//      <o.0..0> DBEN0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: PE_PE_DBCR  -----------------------------------
// SVD Line: 14938

//  <rtree> SFDITEM_REG__PE_PE_DBCR
//    <name> PE_DBCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000428) Port n Debounce Control Register </i>
//    <loc> ( (unsigned int)((PE_PE_DBCR >> 0) & 0xFFFFFFFF), ((PE_PE_DBCR = (PE_PE_DBCR & ~(0x7001FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7001F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PE_PE_DBCR_DBCLK </item>
//    <item> SFDITEM_FIELD__PE_PE_DBCR_DBEN4 </item>
//    <item> SFDITEM_FIELD__PE_PE_DBCR_DBEN3 </item>
//    <item> SFDITEM_FIELD__PE_PE_DBCR_DBEN2 </item>
//    <item> SFDITEM_FIELD__PE_PE_DBCR_DBEN1 </item>
//    <item> SFDITEM_FIELD__PE_PE_DBCR_DBEN0 </item>
//  </rtree>
//  


// -----------------------------------  Peripheral View: PE  --------------------------------------
// SVD Line: 14536

//  <view> PE
//    <name> PE </name>
//    <item> SFDITEM_REG__PE_MOD </item>
//    <item> SFDITEM_REG__PE_TYP </item>
//    <item> SFDITEM_REG__PE_AFSR1 </item>
//    <item> SFDITEM_REG__PE_AFSR2 </item>
//    <item> SFDITEM_REG__PE_PUPD </item>
//    <item> SFDITEM_REG__PE_INDR </item>
//    <item> SFDITEM_REG__PE_OUTDR </item>
//    <item> SFDITEM_REG__PE_BSR </item>
//    <item> SFDITEM_REG__PE_BCR </item>
//    <item> SFDITEM_REG__PE_OUTDMSK </item>
//    <item> SFDITEM_REG__PE_DBCR </item>
//    <item> SFDITEM_REG__PE_PE_MOD </item>
//    <item> SFDITEM_REG__PE_PE_TYP </item>
//    <item> SFDITEM_REG__PE_PE_AFSR1 </item>
//    <item> SFDITEM_REG__PE_PE_AFSR2 </item>
//    <item> SFDITEM_REG__PE_PE_PUPD </item>
//    <item> SFDITEM_REG__PE_PE_INDR </item>
//    <item> SFDITEM_REG__PE_PE_OUTDR </item>
//    <item> SFDITEM_REG__PE_PE_BSR </item>
//    <item> SFDITEM_REG__PE_PE_BCR </item>
//    <item> SFDITEM_REG__PE_PE_OUTDMSK </item>
//    <item> SFDITEM_REG__PE_PE_DBCR </item>
//  </view>
//  


// ------------------------------  Register Item Address: PF_MOD  ---------------------------------
// SVD Line: 8657

unsigned int PF_MOD __AT (0x30000500);



// --------------------------------  Field Item: PF_MOD_MODE12  -----------------------------------
// SVD Line: 8666

//  <item> SFDITEM_FIELD__PF_MOD_MODE12
//    <name> MODE12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x30000500) \nPort n Mode Selection 12\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_MOD ) </loc>
//      <o.25..24> MODE12
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_MOD_MODE11  -----------------------------------
// SVD Line: 8689

//  <item> SFDITEM_FIELD__PF_MOD_MODE11
//    <name> MODE11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x30000500) \nPort n Mode Selection 11\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_MOD ) </loc>
//      <o.23..22> MODE11
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_MOD_MODE10  -----------------------------------
// SVD Line: 8712

//  <item> SFDITEM_FIELD__PF_MOD_MODE10
//    <name> MODE10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x30000500) \nPort n Mode Selection 10\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_MOD ) </loc>
//      <o.21..20> MODE10
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_MOD_MODE9  ------------------------------------
// SVD Line: 8735

//  <item> SFDITEM_FIELD__PF_MOD_MODE9
//    <name> MODE9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x30000500) \nPort n Mode Selection 9\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_MOD ) </loc>
//      <o.19..18> MODE9
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_MOD_MODE8  ------------------------------------
// SVD Line: 8758

//  <item> SFDITEM_FIELD__PF_MOD_MODE8
//    <name> MODE8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x30000500) \nPort n Mode Selection 8\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_MOD ) </loc>
//      <o.17..16> MODE8
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_MOD_MODE7  ------------------------------------
// SVD Line: 8781

//  <item> SFDITEM_FIELD__PF_MOD_MODE7
//    <name> MODE7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x30000500) \nPort n Mode Selection 7\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_MOD ) </loc>
//      <o.15..14> MODE7
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_MOD_MODE6  ------------------------------------
// SVD Line: 8804

//  <item> SFDITEM_FIELD__PF_MOD_MODE6
//    <name> MODE6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x30000500) \nPort n Mode Selection 6\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_MOD ) </loc>
//      <o.13..12> MODE6
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_MOD_MODE5  ------------------------------------
// SVD Line: 8827

//  <item> SFDITEM_FIELD__PF_MOD_MODE5
//    <name> MODE5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x30000500) \nPort n Mode Selection 5\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_MOD ) </loc>
//      <o.11..10> MODE5
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_MOD_MODE4  ------------------------------------
// SVD Line: 8850

//  <item> SFDITEM_FIELD__PF_MOD_MODE4
//    <name> MODE4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x30000500) \nPort n Mode Selection 4\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_MOD ) </loc>
//      <o.9..8> MODE4
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_MOD_MODE3  ------------------------------------
// SVD Line: 8873

//  <item> SFDITEM_FIELD__PF_MOD_MODE3
//    <name> MODE3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x30000500) \nPort n Mode Selection 3\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_MOD ) </loc>
//      <o.7..6> MODE3
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_MOD_MODE2  ------------------------------------
// SVD Line: 8896

//  <item> SFDITEM_FIELD__PF_MOD_MODE2
//    <name> MODE2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x30000500) \nPort n Mode Selection 2\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_MOD ) </loc>
//      <o.5..4> MODE2
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_MOD_MODE1  ------------------------------------
// SVD Line: 8919

//  <item> SFDITEM_FIELD__PF_MOD_MODE1
//    <name> MODE1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x30000500) \nPort n Mode Selection 1\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_MOD ) </loc>
//      <o.3..2> MODE1
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_MOD_MODE0  ------------------------------------
// SVD Line: 8942

//  <item> SFDITEM_FIELD__PF_MOD_MODE0
//    <name> MODE0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x30000500) \nPort n Mode Selection 0\n0 : Input = Input Mode\n1 : Output = Output Mode\n2 : Alternative = Alternative Function Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_MOD ) </loc>
//      <o.1..0> MODE0
//        <0=> 0: Input = Input Mode
//        <1=> 1: Output = Output Mode
//        <2=> 2: Alternative = Alternative Function Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PF_MOD  -------------------------------------
// SVD Line: 8657

//  <rtree> SFDITEM_REG__PF_MOD
//    <name> MOD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000500) Port n Mode Register </i>
//    <loc> ( (unsigned int)((PF_MOD >> 0) & 0xFFFFFFFF), ((PF_MOD = (PF_MOD & ~(0x3FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PF_MOD_MODE12 </item>
//    <item> SFDITEM_FIELD__PF_MOD_MODE11 </item>
//    <item> SFDITEM_FIELD__PF_MOD_MODE10 </item>
//    <item> SFDITEM_FIELD__PF_MOD_MODE9 </item>
//    <item> SFDITEM_FIELD__PF_MOD_MODE8 </item>
//    <item> SFDITEM_FIELD__PF_MOD_MODE7 </item>
//    <item> SFDITEM_FIELD__PF_MOD_MODE6 </item>
//    <item> SFDITEM_FIELD__PF_MOD_MODE5 </item>
//    <item> SFDITEM_FIELD__PF_MOD_MODE4 </item>
//    <item> SFDITEM_FIELD__PF_MOD_MODE3 </item>
//    <item> SFDITEM_FIELD__PF_MOD_MODE2 </item>
//    <item> SFDITEM_FIELD__PF_MOD_MODE1 </item>
//    <item> SFDITEM_FIELD__PF_MOD_MODE0 </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: PF_TYP  ---------------------------------
// SVD Line: 8967

unsigned int PF_TYP __AT (0x30000504);



// --------------------------------  Field Item: PF_TYP_TYP12  ------------------------------------
// SVD Line: 8976

//  <item> SFDITEM_FIELD__PF_TYP_TYP12
//    <name> TYP12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000504) \nPort n Output Type Selection 12\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_TYP ) </loc>
//      <o.12..12> TYP12
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_TYP_TYP11  ------------------------------------
// SVD Line: 8994

//  <item> SFDITEM_FIELD__PF_TYP_TYP11
//    <name> TYP11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000504) \nPort n Output Type Selection 11\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_TYP ) </loc>
//      <o.11..11> TYP11
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_TYP_TYP10  ------------------------------------
// SVD Line: 9012

//  <item> SFDITEM_FIELD__PF_TYP_TYP10
//    <name> TYP10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000504) \nPort n Output Type Selection 10\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_TYP ) </loc>
//      <o.10..10> TYP10
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_TYP_TYP9  ------------------------------------
// SVD Line: 9030

//  <item> SFDITEM_FIELD__PF_TYP_TYP9
//    <name> TYP9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000504) \nPort n Output Type Selection 9\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_TYP ) </loc>
//      <o.9..9> TYP9
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_TYP_TYP8  ------------------------------------
// SVD Line: 9048

//  <item> SFDITEM_FIELD__PF_TYP_TYP8
//    <name> TYP8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000504) \nPort n Output Type Selection 8\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_TYP ) </loc>
//      <o.8..8> TYP8
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_TYP_TYP7  ------------------------------------
// SVD Line: 9066

//  <item> SFDITEM_FIELD__PF_TYP_TYP7
//    <name> TYP7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000504) \nPort n Output Type Selection 7\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_TYP ) </loc>
//      <o.7..7> TYP7
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_TYP_TYP6  ------------------------------------
// SVD Line: 9084

//  <item> SFDITEM_FIELD__PF_TYP_TYP6
//    <name> TYP6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000504) \nPort n Output Type Selection 6\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_TYP ) </loc>
//      <o.6..6> TYP6
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_TYP_TYP5  ------------------------------------
// SVD Line: 9102

//  <item> SFDITEM_FIELD__PF_TYP_TYP5
//    <name> TYP5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000504) Port n Output Type Selection 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_TYP ) </loc>
//      <o.5..5> TYP5
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: PF_TYP_TYP4  ------------------------------------
// SVD Line: 9108

//  <item> SFDITEM_FIELD__PF_TYP_TYP4
//    <name> TYP4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000504) \nPort n Output Type Selection 4\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_TYP ) </loc>
//      <o.4..4> TYP4
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_TYP_TYP3  ------------------------------------
// SVD Line: 9126

//  <item> SFDITEM_FIELD__PF_TYP_TYP3
//    <name> TYP3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000504) \nPort n Output Type Selection 3\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_TYP ) </loc>
//      <o.3..3> TYP3
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_TYP_TYP2  ------------------------------------
// SVD Line: 9144

//  <item> SFDITEM_FIELD__PF_TYP_TYP2
//    <name> TYP2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000504) \nPort n Output Type Selection 2\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_TYP ) </loc>
//      <o.2..2> TYP2
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_TYP_TYP1  ------------------------------------
// SVD Line: 9162

//  <item> SFDITEM_FIELD__PF_TYP_TYP1
//    <name> TYP1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000504) \nPort n Output Type Selection 1\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_TYP ) </loc>
//      <o.1..1> TYP1
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_TYP_TYP0  ------------------------------------
// SVD Line: 9180

//  <item> SFDITEM_FIELD__PF_TYP_TYP0
//    <name> TYP0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000504) \nPort n Output Type Selection 0\n0 : PushPull = Push-Pull Output\n1 : OpenDrain = Open-Drain Output </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_TYP ) </loc>
//      <o.0..0> TYP0
//        <0=> 0: PushPull = Push-Pull Output
//        <1=> 1: OpenDrain = Open-Drain Output
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PF_TYP  -------------------------------------
// SVD Line: 8967

//  <rtree> SFDITEM_REG__PF_TYP
//    <name> TYP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000504) Port n Output Type Selection Register </i>
//    <loc> ( (unsigned int)((PF_TYP >> 0) & 0xFFFFFFFF), ((PF_TYP = (PF_TYP & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PF_TYP_TYP12 </item>
//    <item> SFDITEM_FIELD__PF_TYP_TYP11 </item>
//    <item> SFDITEM_FIELD__PF_TYP_TYP10 </item>
//    <item> SFDITEM_FIELD__PF_TYP_TYP9 </item>
//    <item> SFDITEM_FIELD__PF_TYP_TYP8 </item>
//    <item> SFDITEM_FIELD__PF_TYP_TYP7 </item>
//    <item> SFDITEM_FIELD__PF_TYP_TYP6 </item>
//    <item> SFDITEM_FIELD__PF_TYP_TYP5 </item>
//    <item> SFDITEM_FIELD__PF_TYP_TYP4 </item>
//    <item> SFDITEM_FIELD__PF_TYP_TYP3 </item>
//    <item> SFDITEM_FIELD__PF_TYP_TYP2 </item>
//    <item> SFDITEM_FIELD__PF_TYP_TYP1 </item>
//    <item> SFDITEM_FIELD__PF_TYP_TYP0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PF_AFSR1  --------------------------------
// SVD Line: 9200

unsigned int PF_AFSR1 __AT (0x30000508);



// -------------------------------  Field Item: PF_AFSR1_AFSR7  -----------------------------------
// SVD Line: 9209

//  <item> SFDITEM_FIELD__PF_AFSR1_AFSR7
//    <name> AFSR7 </name>
//    <rw> 
//    <i> [Bits 31..28] RW (@ 0x30000508) \nPort n Alternative Function Selection 7\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_AFSR1 ) </loc>
//      <o.31..28> AFSR7
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PF_AFSR1_AFSR6  -----------------------------------
// SVD Line: 9257

//  <item> SFDITEM_FIELD__PF_AFSR1_AFSR6
//    <name> AFSR6 </name>
//    <rw> 
//    <i> [Bits 27..24] RW (@ 0x30000508) \nPort n Alternative Function Selection 6\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_AFSR1 ) </loc>
//      <o.27..24> AFSR6
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PF_AFSR1_AFSR5  -----------------------------------
// SVD Line: 9305

//  <item> SFDITEM_FIELD__PF_AFSR1_AFSR5
//    <name> AFSR5 </name>
//    <rw> 
//    <i> [Bits 23..20] RW (@ 0x30000508) \nPort n Alternative Function Selection 5\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_AFSR1 ) </loc>
//      <o.23..20> AFSR5
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PF_AFSR1_AFSR4  -----------------------------------
// SVD Line: 9353

//  <item> SFDITEM_FIELD__PF_AFSR1_AFSR4
//    <name> AFSR4 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x30000508) \nPort n Alternative Function Selection 4\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_AFSR1 ) </loc>
//      <o.19..16> AFSR4
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PF_AFSR1_AFSR3  -----------------------------------
// SVD Line: 9401

//  <item> SFDITEM_FIELD__PF_AFSR1_AFSR3
//    <name> AFSR3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x30000508) \nPort n Alternative Function Selection 3\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_AFSR1 ) </loc>
//      <o.15..12> AFSR3
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PF_AFSR1_AFSR2  -----------------------------------
// SVD Line: 9449

//  <item> SFDITEM_FIELD__PF_AFSR1_AFSR2
//    <name> AFSR2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x30000508) \nPort n Alternative Function Selection 2\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_AFSR1 ) </loc>
//      <o.11..8> AFSR2
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PF_AFSR1_AFSR1  -----------------------------------
// SVD Line: 9497

//  <item> SFDITEM_FIELD__PF_AFSR1_AFSR1
//    <name> AFSR1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x30000508) \nPort n Alternative Function Selection 1\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_AFSR1 ) </loc>
//      <o.7..4> AFSR1
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PF_AFSR1_AFSR0  -----------------------------------
// SVD Line: 9545

//  <item> SFDITEM_FIELD__PF_AFSR1_AFSR0
//    <name> AFSR0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x30000508) \nPort n Alternative Function Selection 0\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_AFSR1 ) </loc>
//      <o.3..0> AFSR0
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: PF_AFSR1  ------------------------------------
// SVD Line: 9200

//  <rtree> SFDITEM_REG__PF_AFSR1
//    <name> AFSR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000508) Port n Alternative Function Selection Register 1 </i>
//    <loc> ( (unsigned int)((PF_AFSR1 >> 0) & 0xFFFFFFFF), ((PF_AFSR1 = (PF_AFSR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PF_AFSR1_AFSR7 </item>
//    <item> SFDITEM_FIELD__PF_AFSR1_AFSR6 </item>
//    <item> SFDITEM_FIELD__PF_AFSR1_AFSR5 </item>
//    <item> SFDITEM_FIELD__PF_AFSR1_AFSR4 </item>
//    <item> SFDITEM_FIELD__PF_AFSR1_AFSR3 </item>
//    <item> SFDITEM_FIELD__PF_AFSR1_AFSR2 </item>
//    <item> SFDITEM_FIELD__PF_AFSR1_AFSR1 </item>
//    <item> SFDITEM_FIELD__PF_AFSR1_AFSR0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PF_AFSR2  --------------------------------
// SVD Line: 9595

unsigned int PF_AFSR2 __AT (0x3000050C);



// -------------------------------  Field Item: PF_AFSR2_AFSR12  ----------------------------------
// SVD Line: 9604

//  <item> SFDITEM_FIELD__PF_AFSR2_AFSR12
//    <name> AFSR12 </name>
//    <rw> 
//    <i> [Bits 19..16] RW (@ 0x3000050C) \nPort n Alternative Function Selection 12\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_AFSR2 ) </loc>
//      <o.19..16> AFSR12
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PF_AFSR2_AFSR11  ----------------------------------
// SVD Line: 9652

//  <item> SFDITEM_FIELD__PF_AFSR2_AFSR11
//    <name> AFSR11 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x3000050C) \nPort n Alternative Function Selection 11\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_AFSR2 ) </loc>
//      <o.15..12> AFSR11
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PF_AFSR2_AFSR10  ----------------------------------
// SVD Line: 9700

//  <item> SFDITEM_FIELD__PF_AFSR2_AFSR10
//    <name> AFSR10 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x3000050C) \nPort n Alternative Function Selection 10\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_AFSR2 ) </loc>
//      <o.11..8> AFSR10
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PF_AFSR2_AFSR9  -----------------------------------
// SVD Line: 9748

//  <item> SFDITEM_FIELD__PF_AFSR2_AFSR9
//    <name> AFSR9 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x3000050C) \nPort n Alternative Function Selection 9\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_AFSR2 ) </loc>
//      <o.7..4> AFSR9
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PF_AFSR2_AFSR8  -----------------------------------
// SVD Line: 9796

//  <item> SFDITEM_FIELD__PF_AFSR2_AFSR8
//    <name> AFSR8 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x3000050C) \nPort n Alternative Function Selection 8\n0 : AF0 = Alternative Function 0 (AF0)\n1 : AF1 = Alternative Function 1 (AF1)\n2 : AF2 = Alternative Function 2 (AF2)\n3 : AF3 = Alternative Function 3 (AF3)\n4 : AF4 = Alternative Function 4 (AF4)\n5 : AF5 = Alternative Function 5 (AF5)\n6 : AF6 = Alternative Function 6 (AF6)\n7 : AF7 = Alternative Function 7 (AF7)\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_AFSR2 ) </loc>
//      <o.3..0> AFSR8
//        <0=> 0: AF0 = Alternative Function 0 (AF0)
//        <1=> 1: AF1 = Alternative Function 1 (AF1)
//        <2=> 2: AF2 = Alternative Function 2 (AF2)
//        <3=> 3: AF3 = Alternative Function 3 (AF3)
//        <4=> 4: AF4 = Alternative Function 4 (AF4)
//        <5=> 5: AF5 = Alternative Function 5 (AF5)
//        <6=> 6: AF6 = Alternative Function 6 (AF6)
//        <7=> 7: AF7 = Alternative Function 7 (AF7)
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: PF_AFSR2  ------------------------------------
// SVD Line: 9595

//  <rtree> SFDITEM_REG__PF_AFSR2
//    <name> AFSR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x3000050C) Port n Alternative Function Selection Register 2 </i>
//    <loc> ( (unsigned int)((PF_AFSR2 >> 0) & 0xFFFFFFFF), ((PF_AFSR2 = (PF_AFSR2 & ~(0xFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PF_AFSR2_AFSR12 </item>
//    <item> SFDITEM_FIELD__PF_AFSR2_AFSR11 </item>
//    <item> SFDITEM_FIELD__PF_AFSR2_AFSR10 </item>
//    <item> SFDITEM_FIELD__PF_AFSR2_AFSR9 </item>
//    <item> SFDITEM_FIELD__PF_AFSR2_AFSR8 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PF_PUPD  ---------------------------------
// SVD Line: 9846

unsigned int PF_PUPD __AT (0x30000510);



// -------------------------------  Field Item: PF_PUPD_PUPD12  -----------------------------------
// SVD Line: 9855

//  <item> SFDITEM_FIELD__PF_PUPD_PUPD12
//    <name> PUPD12 </name>
//    <rw> 
//    <i> [Bits 25..24] RW (@ 0x30000510) \nPort n Pull-Up/Down Resistor Selection 12\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_PUPD ) </loc>
//      <o.25..24> PUPD12
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PF_PUPD_PUPD11  -----------------------------------
// SVD Line: 9878

//  <item> SFDITEM_FIELD__PF_PUPD_PUPD11
//    <name> PUPD11 </name>
//    <rw> 
//    <i> [Bits 23..22] RW (@ 0x30000510) \nPort n Pull-Up/Down Resistor Selection 11\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_PUPD ) </loc>
//      <o.23..22> PUPD11
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PF_PUPD_PUPD10  -----------------------------------
// SVD Line: 9901

//  <item> SFDITEM_FIELD__PF_PUPD_PUPD10
//    <name> PUPD10 </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x30000510) \nPort n Pull-Up/Down Resistor Selection 10\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_PUPD ) </loc>
//      <o.21..20> PUPD10
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_PUPD_PUPD9  -----------------------------------
// SVD Line: 9924

//  <item> SFDITEM_FIELD__PF_PUPD_PUPD9
//    <name> PUPD9 </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x30000510) \nPort n Pull-Up/Down Resistor Selection 9\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_PUPD ) </loc>
//      <o.19..18> PUPD9
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_PUPD_PUPD8  -----------------------------------
// SVD Line: 9947

//  <item> SFDITEM_FIELD__PF_PUPD_PUPD8
//    <name> PUPD8 </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x30000510) \nPort n Pull-Up/Down Resistor Selection 8\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_PUPD ) </loc>
//      <o.17..16> PUPD8
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_PUPD_PUPD7  -----------------------------------
// SVD Line: 9970

//  <item> SFDITEM_FIELD__PF_PUPD_PUPD7
//    <name> PUPD7 </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x30000510) \nPort n Pull-Up/Down Resistor Selection 7\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_PUPD ) </loc>
//      <o.15..14> PUPD7
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_PUPD_PUPD6  -----------------------------------
// SVD Line: 9993

//  <item> SFDITEM_FIELD__PF_PUPD_PUPD6
//    <name> PUPD6 </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x30000510) \nPort n Pull-Up/Down Resistor Selection 6\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_PUPD ) </loc>
//      <o.13..12> PUPD6
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_PUPD_PUPD5  -----------------------------------
// SVD Line: 10016

//  <item> SFDITEM_FIELD__PF_PUPD_PUPD5
//    <name> PUPD5 </name>
//    <rw> 
//    <i> [Bits 11..10] RW (@ 0x30000510) \nPort n Pull-Up/Down Resistor Selection 5\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_PUPD ) </loc>
//      <o.11..10> PUPD5
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_PUPD_PUPD4  -----------------------------------
// SVD Line: 10039

//  <item> SFDITEM_FIELD__PF_PUPD_PUPD4
//    <name> PUPD4 </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x30000510) \nPort n Pull-Up/Down Resistor Selection 4\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_PUPD ) </loc>
//      <o.9..8> PUPD4
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_PUPD_PUPD3  -----------------------------------
// SVD Line: 10062

//  <item> SFDITEM_FIELD__PF_PUPD_PUPD3
//    <name> PUPD3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x30000510) \nPort n Pull-Up/Down Resistor Selection 3\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_PUPD ) </loc>
//      <o.7..6> PUPD3
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_PUPD_PUPD2  -----------------------------------
// SVD Line: 10085

//  <item> SFDITEM_FIELD__PF_PUPD_PUPD2
//    <name> PUPD2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x30000510) \nPort n Pull-Up/Down Resistor Selection 2\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_PUPD ) </loc>
//      <o.5..4> PUPD2
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_PUPD_PUPD1  -----------------------------------
// SVD Line: 10108

//  <item> SFDITEM_FIELD__PF_PUPD_PUPD1
//    <name> PUPD1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x30000510) \nPort n Pull-Up/Down Resistor Selection 1\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_PUPD ) </loc>
//      <o.3..2> PUPD1
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_PUPD_PUPD0  -----------------------------------
// SVD Line: 10131

//  <item> SFDITEM_FIELD__PF_PUPD_PUPD0
//    <name> PUPD0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x30000510) \nPort n Pull-Up/Down Resistor Selection 0\n0 : Disable = Disable pull-up/down resistor.\n1 : EnablePU = Enable pull-up resistor.\n2 : EnablePD = Enable pull-down resistor.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_PUPD ) </loc>
//      <o.1..0> PUPD0
//        <0=> 0: Disable = Disable pull-up/down resistor.
//        <1=> 1: EnablePU = Enable pull-up resistor.
//        <2=> 2: EnablePD = Enable pull-down resistor.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PF_PUPD  ------------------------------------
// SVD Line: 9846

//  <rtree> SFDITEM_REG__PF_PUPD
//    <name> PUPD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000510) Port n Pull-Up/Down Resistor Selection Register </i>
//    <loc> ( (unsigned int)((PF_PUPD >> 0) & 0xFFFFFFFF), ((PF_PUPD = (PF_PUPD & ~(0x3FFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PF_PUPD_PUPD12 </item>
//    <item> SFDITEM_FIELD__PF_PUPD_PUPD11 </item>
//    <item> SFDITEM_FIELD__PF_PUPD_PUPD10 </item>
//    <item> SFDITEM_FIELD__PF_PUPD_PUPD9 </item>
//    <item> SFDITEM_FIELD__PF_PUPD_PUPD8 </item>
//    <item> SFDITEM_FIELD__PF_PUPD_PUPD7 </item>
//    <item> SFDITEM_FIELD__PF_PUPD_PUPD6 </item>
//    <item> SFDITEM_FIELD__PF_PUPD_PUPD5 </item>
//    <item> SFDITEM_FIELD__PF_PUPD_PUPD4 </item>
//    <item> SFDITEM_FIELD__PF_PUPD_PUPD3 </item>
//    <item> SFDITEM_FIELD__PF_PUPD_PUPD2 </item>
//    <item> SFDITEM_FIELD__PF_PUPD_PUPD1 </item>
//    <item> SFDITEM_FIELD__PF_PUPD_PUPD0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PF_INDR  ---------------------------------
// SVD Line: 10156

unsigned int PF_INDR __AT (0x30000514);



// -------------------------------  Field Item: PF_INDR_INDR12  -----------------------------------
// SVD Line: 10165

//  <item> SFDITEM_FIELD__PF_INDR_INDR12
//    <name> INDR12 </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x30000514) Port n Input Data 12 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_INDR ) </loc>
//      <o.12..12> INDR12
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_INDR_INDR11  -----------------------------------
// SVD Line: 10171

//  <item> SFDITEM_FIELD__PF_INDR_INDR11
//    <name> INDR11 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x30000514) Port n Input Data 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_INDR ) </loc>
//      <o.11..11> INDR11
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_INDR_INDR10  -----------------------------------
// SVD Line: 10177

//  <item> SFDITEM_FIELD__PF_INDR_INDR10
//    <name> INDR10 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x30000514) Port n Input Data 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_INDR ) </loc>
//      <o.10..10> INDR10
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PF_INDR_INDR9  -----------------------------------
// SVD Line: 10183

//  <item> SFDITEM_FIELD__PF_INDR_INDR9
//    <name> INDR9 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x30000514) Port n Input Data 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_INDR ) </loc>
//      <o.9..9> INDR9
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PF_INDR_INDR8  -----------------------------------
// SVD Line: 10189

//  <item> SFDITEM_FIELD__PF_INDR_INDR8
//    <name> INDR8 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x30000514) Port n Input Data 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_INDR ) </loc>
//      <o.8..8> INDR8
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PF_INDR_INDR7  -----------------------------------
// SVD Line: 10195

//  <item> SFDITEM_FIELD__PF_INDR_INDR7
//    <name> INDR7 </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x30000514) Port n Input Data 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_INDR ) </loc>
//      <o.7..7> INDR7
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PF_INDR_INDR6  -----------------------------------
// SVD Line: 10201

//  <item> SFDITEM_FIELD__PF_INDR_INDR6
//    <name> INDR6 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x30000514) Port n Input Data 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_INDR ) </loc>
//      <o.6..6> INDR6
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PF_INDR_INDR5  -----------------------------------
// SVD Line: 10207

//  <item> SFDITEM_FIELD__PF_INDR_INDR5
//    <name> INDR5 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x30000514) Port n Input Data 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_INDR ) </loc>
//      <o.5..5> INDR5
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PF_INDR_INDR4  -----------------------------------
// SVD Line: 10213

//  <item> SFDITEM_FIELD__PF_INDR_INDR4
//    <name> INDR4 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x30000514) Port n Input Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_INDR ) </loc>
//      <o.4..4> INDR4
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PF_INDR_INDR3  -----------------------------------
// SVD Line: 10219

//  <item> SFDITEM_FIELD__PF_INDR_INDR3
//    <name> INDR3 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x30000514) Port n Input Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_INDR ) </loc>
//      <o.3..3> INDR3
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PF_INDR_INDR2  -----------------------------------
// SVD Line: 10225

//  <item> SFDITEM_FIELD__PF_INDR_INDR2
//    <name> INDR2 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x30000514) Port n Input Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_INDR ) </loc>
//      <o.2..2> INDR2
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PF_INDR_INDR1  -----------------------------------
// SVD Line: 10231

//  <item> SFDITEM_FIELD__PF_INDR_INDR1
//    <name> INDR1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x30000514) Port n Input Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_INDR ) </loc>
//      <o.1..1> INDR1
//    </check>
//  </item>
//  


// --------------------------------  Field Item: PF_INDR_INDR0  -----------------------------------
// SVD Line: 10237

//  <item> SFDITEM_FIELD__PF_INDR_INDR0
//    <name> INDR0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x30000514) Port n Input Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_INDR ) </loc>
//      <o.0..0> INDR0
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: PF_INDR  ------------------------------------
// SVD Line: 10156

//  <rtree> SFDITEM_REG__PF_INDR
//    <name> INDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x30000514) Port n Input Data Register </i>
//    <loc> ( (unsigned int)((PF_INDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__PF_INDR_INDR12 </item>
//    <item> SFDITEM_FIELD__PF_INDR_INDR11 </item>
//    <item> SFDITEM_FIELD__PF_INDR_INDR10 </item>
//    <item> SFDITEM_FIELD__PF_INDR_INDR9 </item>
//    <item> SFDITEM_FIELD__PF_INDR_INDR8 </item>
//    <item> SFDITEM_FIELD__PF_INDR_INDR7 </item>
//    <item> SFDITEM_FIELD__PF_INDR_INDR6 </item>
//    <item> SFDITEM_FIELD__PF_INDR_INDR5 </item>
//    <item> SFDITEM_FIELD__PF_INDR_INDR4 </item>
//    <item> SFDITEM_FIELD__PF_INDR_INDR3 </item>
//    <item> SFDITEM_FIELD__PF_INDR_INDR2 </item>
//    <item> SFDITEM_FIELD__PF_INDR_INDR1 </item>
//    <item> SFDITEM_FIELD__PF_INDR_INDR0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PF_OUTDR  --------------------------------
// SVD Line: 10245

unsigned int PF_OUTDR __AT (0x30000518);



// ------------------------------  Field Item: PF_OUTDR_OUTDR12  ----------------------------------
// SVD Line: 10254

//  <item> SFDITEM_FIELD__PF_OUTDR_OUTDR12
//    <name> OUTDR12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000518) Port n Output Data 12 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_OUTDR ) </loc>
//      <o.12..12> OUTDR12
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PF_OUTDR_OUTDR11  ----------------------------------
// SVD Line: 10260

//  <item> SFDITEM_FIELD__PF_OUTDR_OUTDR11
//    <name> OUTDR11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000518) Port n Output Data 11 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_OUTDR ) </loc>
//      <o.11..11> OUTDR11
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PF_OUTDR_OUTDR10  ----------------------------------
// SVD Line: 10266

//  <item> SFDITEM_FIELD__PF_OUTDR_OUTDR10
//    <name> OUTDR10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000518) Port n Output Data 10 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_OUTDR ) </loc>
//      <o.10..10> OUTDR10
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_OUTDR_OUTDR9  ----------------------------------
// SVD Line: 10272

//  <item> SFDITEM_FIELD__PF_OUTDR_OUTDR9
//    <name> OUTDR9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000518) Port n Output Data 9 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_OUTDR ) </loc>
//      <o.9..9> OUTDR9
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_OUTDR_OUTDR8  ----------------------------------
// SVD Line: 10278

//  <item> SFDITEM_FIELD__PF_OUTDR_OUTDR8
//    <name> OUTDR8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000518) Port n Output Data 8 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_OUTDR ) </loc>
//      <o.8..8> OUTDR8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_OUTDR_OUTDR7  ----------------------------------
// SVD Line: 10284

//  <item> SFDITEM_FIELD__PF_OUTDR_OUTDR7
//    <name> OUTDR7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000518) Port n Output Data 7 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_OUTDR ) </loc>
//      <o.7..7> OUTDR7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_OUTDR_OUTDR6  ----------------------------------
// SVD Line: 10290

//  <item> SFDITEM_FIELD__PF_OUTDR_OUTDR6
//    <name> OUTDR6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000518) Port n Output Data 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_OUTDR ) </loc>
//      <o.6..6> OUTDR6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_OUTDR_OUTDR5  ----------------------------------
// SVD Line: 10296

//  <item> SFDITEM_FIELD__PF_OUTDR_OUTDR5
//    <name> OUTDR5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000518) Port n Output Data 5 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_OUTDR ) </loc>
//      <o.5..5> OUTDR5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_OUTDR_OUTDR4  ----------------------------------
// SVD Line: 10302

//  <item> SFDITEM_FIELD__PF_OUTDR_OUTDR4
//    <name> OUTDR4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000518) Port n Output Data 4 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_OUTDR ) </loc>
//      <o.4..4> OUTDR4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_OUTDR_OUTDR3  ----------------------------------
// SVD Line: 10308

//  <item> SFDITEM_FIELD__PF_OUTDR_OUTDR3
//    <name> OUTDR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000518) Port n Output Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_OUTDR ) </loc>
//      <o.3..3> OUTDR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_OUTDR_OUTDR2  ----------------------------------
// SVD Line: 10314

//  <item> SFDITEM_FIELD__PF_OUTDR_OUTDR2
//    <name> OUTDR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000518) Port n Output Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_OUTDR ) </loc>
//      <o.2..2> OUTDR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_OUTDR_OUTDR1  ----------------------------------
// SVD Line: 10320

//  <item> SFDITEM_FIELD__PF_OUTDR_OUTDR1
//    <name> OUTDR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000518) Port n Output Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_OUTDR ) </loc>
//      <o.1..1> OUTDR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_OUTDR_OUTDR0  ----------------------------------
// SVD Line: 10326

//  <item> SFDITEM_FIELD__PF_OUTDR_OUTDR0
//    <name> OUTDR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000518) Port n Output Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_OUTDR ) </loc>
//      <o.0..0> OUTDR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PF_OUTDR  ------------------------------------
// SVD Line: 10245

//  <rtree> SFDITEM_REG__PF_OUTDR
//    <name> OUTDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000518) Port n Output Data Register </i>
//    <loc> ( (unsigned int)((PF_OUTDR >> 0) & 0xFFFFFFFF), ((PF_OUTDR = (PF_OUTDR & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PF_OUTDR_OUTDR12 </item>
//    <item> SFDITEM_FIELD__PF_OUTDR_OUTDR11 </item>
//    <item> SFDITEM_FIELD__PF_OUTDR_OUTDR10 </item>
//    <item> SFDITEM_FIELD__PF_OUTDR_OUTDR9 </item>
//    <item> SFDITEM_FIELD__PF_OUTDR_OUTDR8 </item>
//    <item> SFDITEM_FIELD__PF_OUTDR_OUTDR7 </item>
//    <item> SFDITEM_FIELD__PF_OUTDR_OUTDR6 </item>
//    <item> SFDITEM_FIELD__PF_OUTDR_OUTDR5 </item>
//    <item> SFDITEM_FIELD__PF_OUTDR_OUTDR4 </item>
//    <item> SFDITEM_FIELD__PF_OUTDR_OUTDR3 </item>
//    <item> SFDITEM_FIELD__PF_OUTDR_OUTDR2 </item>
//    <item> SFDITEM_FIELD__PF_OUTDR_OUTDR1 </item>
//    <item> SFDITEM_FIELD__PF_OUTDR_OUTDR0 </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: PF_BSR  ---------------------------------
// SVD Line: 10334

unsigned int PF_BSR __AT (0x3000051C);



// --------------------------------  Field Item: PF_BSR_BSR12  ------------------------------------
// SVD Line: 10343

//  <item> SFDITEM_FIELD__PF_BSR_BSR12
//    <name> BSR12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x3000051C) \nPort n Output Bit Set 12\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BSR ) </loc>
//      <o.12..12> BSR12
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_BSR_BSR11  ------------------------------------
// SVD Line: 10361

//  <item> SFDITEM_FIELD__PF_BSR_BSR11
//    <name> BSR11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x3000051C) \nPort n Output Bit Set 11\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BSR ) </loc>
//      <o.11..11> BSR11
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_BSR_BSR10  ------------------------------------
// SVD Line: 10379

//  <item> SFDITEM_FIELD__PF_BSR_BSR10
//    <name> BSR10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x3000051C) \nPort n Output Bit Set 10\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BSR ) </loc>
//      <o.10..10> BSR10
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_BSR_BSR9  ------------------------------------
// SVD Line: 10397

//  <item> SFDITEM_FIELD__PF_BSR_BSR9
//    <name> BSR9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x3000051C) \nPort n Output Bit Set 9\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BSR ) </loc>
//      <o.9..9> BSR9
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_BSR_BSR8  ------------------------------------
// SVD Line: 10415

//  <item> SFDITEM_FIELD__PF_BSR_BSR8
//    <name> BSR8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x3000051C) \nPort n Output Bit Set 8\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BSR ) </loc>
//      <o.8..8> BSR8
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_BSR_BSR7  ------------------------------------
// SVD Line: 10433

//  <item> SFDITEM_FIELD__PF_BSR_BSR7
//    <name> BSR7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x3000051C) \nPort n Output Bit Set 7\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BSR ) </loc>
//      <o.7..7> BSR7
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_BSR_BSR6  ------------------------------------
// SVD Line: 10451

//  <item> SFDITEM_FIELD__PF_BSR_BSR6
//    <name> BSR6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x3000051C) \nPort n Output Bit Set 6\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BSR ) </loc>
//      <o.6..6> BSR6
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_BSR_BSR5  ------------------------------------
// SVD Line: 10469

//  <item> SFDITEM_FIELD__PF_BSR_BSR5
//    <name> BSR5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x3000051C) \nPort n Output Bit Set 5\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BSR ) </loc>
//      <o.5..5> BSR5
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_BSR_BSR4  ------------------------------------
// SVD Line: 10487

//  <item> SFDITEM_FIELD__PF_BSR_BSR4
//    <name> BSR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x3000051C) \nPort n Output Bit Set 4\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BSR ) </loc>
//      <o.4..4> BSR4
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_BSR_BSR3  ------------------------------------
// SVD Line: 10505

//  <item> SFDITEM_FIELD__PF_BSR_BSR3
//    <name> BSR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x3000051C) \nPort n Output Bit Set 3\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BSR ) </loc>
//      <o.3..3> BSR3
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_BSR_BSR2  ------------------------------------
// SVD Line: 10523

//  <item> SFDITEM_FIELD__PF_BSR_BSR2
//    <name> BSR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x3000051C) \nPort n Output Bit Set 2\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BSR ) </loc>
//      <o.2..2> BSR2
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_BSR_BSR1  ------------------------------------
// SVD Line: 10541

//  <item> SFDITEM_FIELD__PF_BSR_BSR1
//    <name> BSR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x3000051C) \nPort n Output Bit Set 1\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BSR ) </loc>
//      <o.1..1> BSR1
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_BSR_BSR0  ------------------------------------
// SVD Line: 10559

//  <item> SFDITEM_FIELD__PF_BSR_BSR0
//    <name> BSR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x3000051C) \nPort n Output Bit Set 0\n0 : NoEffect = No effect.\n1 : Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BSR ) </loc>
//      <o.0..0> BSR0
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Set = Set the corresponding OUTDRx bit (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PF_BSR  -------------------------------------
// SVD Line: 10334

//  <rtree> SFDITEM_REG__PF_BSR
//    <name> BSR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x3000051C) Port n Output Bit Set Register </i>
//    <loc> ( (unsigned int)((PF_BSR >> 0) & 0xFFFFFFFF), ((PF_BSR = (PF_BSR & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PF_BSR_BSR12 </item>
//    <item> SFDITEM_FIELD__PF_BSR_BSR11 </item>
//    <item> SFDITEM_FIELD__PF_BSR_BSR10 </item>
//    <item> SFDITEM_FIELD__PF_BSR_BSR9 </item>
//    <item> SFDITEM_FIELD__PF_BSR_BSR8 </item>
//    <item> SFDITEM_FIELD__PF_BSR_BSR7 </item>
//    <item> SFDITEM_FIELD__PF_BSR_BSR6 </item>
//    <item> SFDITEM_FIELD__PF_BSR_BSR5 </item>
//    <item> SFDITEM_FIELD__PF_BSR_BSR4 </item>
//    <item> SFDITEM_FIELD__PF_BSR_BSR3 </item>
//    <item> SFDITEM_FIELD__PF_BSR_BSR2 </item>
//    <item> SFDITEM_FIELD__PF_BSR_BSR1 </item>
//    <item> SFDITEM_FIELD__PF_BSR_BSR0 </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: PF_BCR  ---------------------------------
// SVD Line: 10579

unsigned int PF_BCR __AT (0x30000520);



// --------------------------------  Field Item: PF_BCR_BCR12  ------------------------------------
// SVD Line: 10588

//  <item> SFDITEM_FIELD__PF_BCR_BCR12
//    <name> BCR12 </name>
//    <w> 
//    <i> [Bit 12] WO (@ 0x30000520) \nPort n Output Bit Clear 12\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BCR ) </loc>
//      <o.12..12> BCR12
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_BCR_BCR11  ------------------------------------
// SVD Line: 10606

//  <item> SFDITEM_FIELD__PF_BCR_BCR11
//    <name> BCR11 </name>
//    <w> 
//    <i> [Bit 11] WO (@ 0x30000520) \nPort n Output Bit Clear 11\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BCR ) </loc>
//      <o.11..11> BCR11
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_BCR_BCR10  ------------------------------------
// SVD Line: 10624

//  <item> SFDITEM_FIELD__PF_BCR_BCR10
//    <name> BCR10 </name>
//    <w> 
//    <i> [Bit 10] WO (@ 0x30000520) \nPort n Output Bit Clear 10\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BCR ) </loc>
//      <o.10..10> BCR10
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_BCR_BCR9  ------------------------------------
// SVD Line: 10642

//  <item> SFDITEM_FIELD__PF_BCR_BCR9
//    <name> BCR9 </name>
//    <w> 
//    <i> [Bit 9] WO (@ 0x30000520) \nPort n Output Bit Clear 9\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BCR ) </loc>
//      <o.9..9> BCR9
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_BCR_BCR8  ------------------------------------
// SVD Line: 10660

//  <item> SFDITEM_FIELD__PF_BCR_BCR8
//    <name> BCR8 </name>
//    <w> 
//    <i> [Bit 8] WO (@ 0x30000520) \nPort n Output Bit Clear 8\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BCR ) </loc>
//      <o.8..8> BCR8
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_BCR_BCR7  ------------------------------------
// SVD Line: 10678

//  <item> SFDITEM_FIELD__PF_BCR_BCR7
//    <name> BCR7 </name>
//    <w> 
//    <i> [Bit 7] WO (@ 0x30000520) \nPort n Output Bit Clear 7\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BCR ) </loc>
//      <o.7..7> BCR7
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_BCR_BCR6  ------------------------------------
// SVD Line: 10696

//  <item> SFDITEM_FIELD__PF_BCR_BCR6
//    <name> BCR6 </name>
//    <w> 
//    <i> [Bit 6] WO (@ 0x30000520) \nPort n Output Bit Clear 6\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BCR ) </loc>
//      <o.6..6> BCR6
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_BCR_BCR5  ------------------------------------
// SVD Line: 10714

//  <item> SFDITEM_FIELD__PF_BCR_BCR5
//    <name> BCR5 </name>
//    <w> 
//    <i> [Bit 5] WO (@ 0x30000520) \nPort n Output Bit Clear 5\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BCR ) </loc>
//      <o.5..5> BCR5
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_BCR_BCR4  ------------------------------------
// SVD Line: 10732

//  <item> SFDITEM_FIELD__PF_BCR_BCR4
//    <name> BCR4 </name>
//    <w> 
//    <i> [Bit 4] WO (@ 0x30000520) \nPort n Output Bit Clear 4\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BCR ) </loc>
//      <o.4..4> BCR4
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_BCR_BCR3  ------------------------------------
// SVD Line: 10750

//  <item> SFDITEM_FIELD__PF_BCR_BCR3
//    <name> BCR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x30000520) \nPort n Output Bit Clear 3\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BCR ) </loc>
//      <o.3..3> BCR3
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_BCR_BCR2  ------------------------------------
// SVD Line: 10768

//  <item> SFDITEM_FIELD__PF_BCR_BCR2
//    <name> BCR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x30000520) \nPort n Output Bit Clear 2\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BCR ) </loc>
//      <o.2..2> BCR2
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_BCR_BCR1  ------------------------------------
// SVD Line: 10786

//  <item> SFDITEM_FIELD__PF_BCR_BCR1
//    <name> BCR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x30000520) \nPort n Output Bit Clear 1\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BCR ) </loc>
//      <o.1..1> BCR1
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: PF_BCR_BCR0  ------------------------------------
// SVD Line: 10804

//  <item> SFDITEM_FIELD__PF_BCR_BCR0
//    <name> BCR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x30000520) \nPort n Output Bit Clear 0\n0 : NoEffect = No effect.\n1 : Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.) </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_BCR ) </loc>
//      <o.0..0> BCR0
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear the corresponding OUTDRx bit. (Automatically cleared to 0.)
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PF_BCR  -------------------------------------
// SVD Line: 10579

//  <rtree> SFDITEM_REG__PF_BCR
//    <name> BCR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x30000520) Port n Output Bit Clear Register </i>
//    <loc> ( (unsigned int)((PF_BCR >> 0) & 0xFFFFFFFF), ((PF_BCR = (PF_BCR & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PF_BCR_BCR12 </item>
//    <item> SFDITEM_FIELD__PF_BCR_BCR11 </item>
//    <item> SFDITEM_FIELD__PF_BCR_BCR10 </item>
//    <item> SFDITEM_FIELD__PF_BCR_BCR9 </item>
//    <item> SFDITEM_FIELD__PF_BCR_BCR8 </item>
//    <item> SFDITEM_FIELD__PF_BCR_BCR7 </item>
//    <item> SFDITEM_FIELD__PF_BCR_BCR6 </item>
//    <item> SFDITEM_FIELD__PF_BCR_BCR5 </item>
//    <item> SFDITEM_FIELD__PF_BCR_BCR4 </item>
//    <item> SFDITEM_FIELD__PF_BCR_BCR3 </item>
//    <item> SFDITEM_FIELD__PF_BCR_BCR2 </item>
//    <item> SFDITEM_FIELD__PF_BCR_BCR1 </item>
//    <item> SFDITEM_FIELD__PF_BCR_BCR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PF_OUTDMSK  -------------------------------
// SVD Line: 10824

unsigned int PF_OUTDMSK __AT (0x30000524);



// ----------------------------  Field Item: PF_OUTDMSK_OUTDMSK12  --------------------------------
// SVD Line: 10833

//  <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK12
//    <name> OUTDMSK12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000524) \nPort n Output Data Mask 12\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_OUTDMSK ) </loc>
//      <o.12..12> OUTDMSK12
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: PF_OUTDMSK_OUTDMSK11  --------------------------------
// SVD Line: 10851

//  <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK11
//    <name> OUTDMSK11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000524) \nPort n Output Data Mask 11\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_OUTDMSK ) </loc>
//      <o.11..11> OUTDMSK11
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: PF_OUTDMSK_OUTDMSK10  --------------------------------
// SVD Line: 10869

//  <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK10
//    <name> OUTDMSK10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000524) \nPort n Output Data Mask 10\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_OUTDMSK ) </loc>
//      <o.10..10> OUTDMSK10
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PF_OUTDMSK_OUTDMSK9  --------------------------------
// SVD Line: 10887

//  <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK9
//    <name> OUTDMSK9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000524) \nPort n Output Data Mask 9\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_OUTDMSK ) </loc>
//      <o.9..9> OUTDMSK9
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PF_OUTDMSK_OUTDMSK8  --------------------------------
// SVD Line: 10905

//  <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK8
//    <name> OUTDMSK8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000524) \nPort n Output Data Mask 8\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_OUTDMSK ) </loc>
//      <o.8..8> OUTDMSK8
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PF_OUTDMSK_OUTDMSK7  --------------------------------
// SVD Line: 10923

//  <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK7
//    <name> OUTDMSK7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000524) \nPort n Output Data Mask 7\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_OUTDMSK ) </loc>
//      <o.7..7> OUTDMSK7
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PF_OUTDMSK_OUTDMSK6  --------------------------------
// SVD Line: 10941

//  <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK6
//    <name> OUTDMSK6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000524) Port n Output Data Mask 6 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_OUTDMSK ) </loc>
//      <o.6..6> OUTDMSK6
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PF_OUTDMSK_OUTDMSK5  --------------------------------
// SVD Line: 10947

//  <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK5
//    <name> OUTDMSK5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000524) \nPort n Output Data Mask 5\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_OUTDMSK ) </loc>
//      <o.5..5> OUTDMSK5
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PF_OUTDMSK_OUTDMSK4  --------------------------------
// SVD Line: 10965

//  <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK4
//    <name> OUTDMSK4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000524) \nPort n Output Data Mask 4\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_OUTDMSK ) </loc>
//      <o.4..4> OUTDMSK4
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PF_OUTDMSK_OUTDMSK3  --------------------------------
// SVD Line: 10983

//  <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK3
//    <name> OUTDMSK3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000524) \nPort n Output Data Mask 3\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_OUTDMSK ) </loc>
//      <o.3..3> OUTDMSK3
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PF_OUTDMSK_OUTDMSK2  --------------------------------
// SVD Line: 11001

//  <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK2
//    <name> OUTDMSK2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000524) \nPort n Output Data Mask 2\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_OUTDMSK ) </loc>
//      <o.2..2> OUTDMSK2
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PF_OUTDMSK_OUTDMSK1  --------------------------------
// SVD Line: 11019

//  <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK1
//    <name> OUTDMSK1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000524) \nPort n Output Data Mask 1\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_OUTDMSK ) </loc>
//      <o.1..1> OUTDMSK1
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PF_OUTDMSK_OUTDMSK0  --------------------------------
// SVD Line: 11037

//  <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK0
//    <name> OUTDMSK0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000524) \nPort n Output Data Mask 0\n0 : Unmask = Unmask. The corresponding OUTDRx bit can be changed.\n1 : Mask = Mask. The corresponding OUTDRx bit is protected. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_OUTDMSK ) </loc>
//      <o.0..0> OUTDMSK0
//        <0=> 0: Unmask = Unmask. The corresponding OUTDRx bit can be changed.
//        <1=> 1: Mask = Mask. The corresponding OUTDRx bit is protected.
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: PF_OUTDMSK  -----------------------------------
// SVD Line: 10824

//  <rtree> SFDITEM_REG__PF_OUTDMSK
//    <name> OUTDMSK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000524) Port n Output Data Mask Register </i>
//    <loc> ( (unsigned int)((PF_OUTDMSK >> 0) & 0xFFFFFFFF), ((PF_OUTDMSK = (PF_OUTDMSK & ~(0x1FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK12 </item>
//    <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK11 </item>
//    <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK10 </item>
//    <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK9 </item>
//    <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK8 </item>
//    <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK7 </item>
//    <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK6 </item>
//    <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK5 </item>
//    <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK4 </item>
//    <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK3 </item>
//    <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK2 </item>
//    <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK1 </item>
//    <item> SFDITEM_FIELD__PF_OUTDMSK_OUTDMSK0 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PF_DBCR  ---------------------------------
// SVD Line: 11057

unsigned int PF_DBCR __AT (0x30000528);



// --------------------------------  Field Item: PF_DBCR_DBCLK  -----------------------------------
// SVD Line: 11066

//  <item> SFDITEM_FIELD__PF_DBCR_DBCLK
//    <name> DBCLK </name>
//    <rw> 
//    <i> [Bits 18..16] RW (@ 0x30000528) \nPort n Debounce Filter Sampling Clock Selection\n0 : HCLK1 = HCLK/1\n1 : HCLK4 = HCLK/4\n2 : HCLK16 = HCLK/16\n3 : HCLK64 = HCLK/64\n4 : HCLK256 = HCLK/256\n5 : HCLK1024 = HCLK/1024\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_DBCR ) </loc>
//      <o.18..16> DBCLK
//        <0=> 0: HCLK1 = HCLK/1
//        <1=> 1: HCLK4 = HCLK/4
//        <2=> 2: HCLK16 = HCLK/16
//        <3=> 3: HCLK64 = HCLK/64
//        <4=> 4: HCLK256 = HCLK/256
//        <5=> 5: HCLK1024 = HCLK/1024
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PF_DBCR_DBEN12  -----------------------------------
// SVD Line: 11104

//  <item> SFDITEM_FIELD__PF_DBCR_DBEN12
//    <name> DBEN12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x30000528) \nPort n Debounce Enable 12\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_DBCR ) </loc>
//      <o.12..12> DBEN12
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PF_DBCR_DBEN11  -----------------------------------
// SVD Line: 11122

//  <item> SFDITEM_FIELD__PF_DBCR_DBEN11
//    <name> DBEN11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x30000528) \nPort n Debounce Enable 11\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_DBCR ) </loc>
//      <o.11..11> DBEN11
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: PF_DBCR_DBEN10  -----------------------------------
// SVD Line: 11140

//  <item> SFDITEM_FIELD__PF_DBCR_DBEN10
//    <name> DBEN10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30000528) \nPort n Debounce Enable 10\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_DBCR ) </loc>
//      <o.10..10> DBEN10
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_DBCR_DBEN9  -----------------------------------
// SVD Line: 11158

//  <item> SFDITEM_FIELD__PF_DBCR_DBEN9
//    <name> DBEN9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x30000528) \nPort n Debounce Enable 9\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_DBCR ) </loc>
//      <o.9..9> DBEN9
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_DBCR_DBEN8  -----------------------------------
// SVD Line: 11176

//  <item> SFDITEM_FIELD__PF_DBCR_DBEN8
//    <name> DBEN8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x30000528) \nPort n Debounce Enable 8\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_DBCR ) </loc>
//      <o.8..8> DBEN8
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_DBCR_DBEN7  -----------------------------------
// SVD Line: 11194

//  <item> SFDITEM_FIELD__PF_DBCR_DBEN7
//    <name> DBEN7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30000528) \nPort n Debounce Enable 7\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_DBCR ) </loc>
//      <o.7..7> DBEN7
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_DBCR_DBEN6  -----------------------------------
// SVD Line: 11212

//  <item> SFDITEM_FIELD__PF_DBCR_DBEN6
//    <name> DBEN6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30000528) \nPort n Debounce Enable 6\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_DBCR ) </loc>
//      <o.6..6> DBEN6
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_DBCR_DBEN5  -----------------------------------
// SVD Line: 11230

//  <item> SFDITEM_FIELD__PF_DBCR_DBEN5
//    <name> DBEN5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30000528) \nPort n Debounce Enable 5\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_DBCR ) </loc>
//      <o.5..5> DBEN5
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_DBCR_DBEN4  -----------------------------------
// SVD Line: 11248

//  <item> SFDITEM_FIELD__PF_DBCR_DBEN4
//    <name> DBEN4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x30000528) \nPort n Debounce Enable 4\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_DBCR ) </loc>
//      <o.4..4> DBEN4
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_DBCR_DBEN3  -----------------------------------
// SVD Line: 11266

//  <item> SFDITEM_FIELD__PF_DBCR_DBEN3
//    <name> DBEN3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000528) \nPort n Debounce Enable 3\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_DBCR ) </loc>
//      <o.3..3> DBEN3
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_DBCR_DBEN2  -----------------------------------
// SVD Line: 11284

//  <item> SFDITEM_FIELD__PF_DBCR_DBEN2
//    <name> DBEN2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000528) \nPort n Debounce Enable 2\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_DBCR ) </loc>
//      <o.2..2> DBEN2
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_DBCR_DBEN1  -----------------------------------
// SVD Line: 11302

//  <item> SFDITEM_FIELD__PF_DBCR_DBEN1
//    <name> DBEN1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000528) \nPort n Debounce Enable 1\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_DBCR ) </loc>
//      <o.1..1> DBEN1
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: PF_DBCR_DBEN0  -----------------------------------
// SVD Line: 11320

//  <item> SFDITEM_FIELD__PF_DBCR_DBEN0
//    <name> DBEN0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000528) \nPort n Debounce Enable 0\n0 : Disable = Disable debounce filter.\n1 : Enable = Enable debounce filter. </i>
//    <combo> 
//      <loc> ( (unsigned int) PF_DBCR ) </loc>
//      <o.0..0> DBEN0
//        <0=> 0: Disable = Disable debounce filter.
//        <1=> 1: Enable = Enable debounce filter.
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: PF_DBCR  ------------------------------------
// SVD Line: 11057

//  <rtree> SFDITEM_REG__PF_DBCR
//    <name> DBCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000528) Port n Debounce Control Register </i>
//    <loc> ( (unsigned int)((PF_DBCR >> 0) & 0xFFFFFFFF), ((PF_DBCR = (PF_DBCR & ~(0x71FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x71FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PF_DBCR_DBCLK </item>
//    <item> SFDITEM_FIELD__PF_DBCR_DBEN12 </item>
//    <item> SFDITEM_FIELD__PF_DBCR_DBEN11 </item>
//    <item> SFDITEM_FIELD__PF_DBCR_DBEN10 </item>
//    <item> SFDITEM_FIELD__PF_DBCR_DBEN9 </item>
//    <item> SFDITEM_FIELD__PF_DBCR_DBEN8 </item>
//    <item> SFDITEM_FIELD__PF_DBCR_DBEN7 </item>
//    <item> SFDITEM_FIELD__PF_DBCR_DBEN6 </item>
//    <item> SFDITEM_FIELD__PF_DBCR_DBEN5 </item>
//    <item> SFDITEM_FIELD__PF_DBCR_DBEN4 </item>
//    <item> SFDITEM_FIELD__PF_DBCR_DBEN3 </item>
//    <item> SFDITEM_FIELD__PF_DBCR_DBEN2 </item>
//    <item> SFDITEM_FIELD__PF_DBCR_DBEN1 </item>
//    <item> SFDITEM_FIELD__PF_DBCR_DBEN0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PF_PF_MOD  --------------------------------
// SVD Line: 15002

unsigned int PF_PF_MOD __AT (0x30000500);



// -------------------------------  Field Item: PF_PF_MOD_MODE3  ----------------------------------
// SVD Line: 15012

//  <item> SFDITEM_FIELD__PF_PF_MOD_MODE3
//    <name> MODE3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x30000500) Port n Mode Selection 3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PF_PF_MOD >> 6) & 0x3), ((PF_PF_MOD = (PF_PF_MOD & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_MOD_MODE2  ----------------------------------
// SVD Line: 15018

//  <item> SFDITEM_FIELD__PF_PF_MOD_MODE2
//    <name> MODE2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x30000500) Port n Mode Selection 2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PF_PF_MOD >> 4) & 0x3), ((PF_PF_MOD = (PF_PF_MOD & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_MOD_MODE1  ----------------------------------
// SVD Line: 15024

//  <item> SFDITEM_FIELD__PF_PF_MOD_MODE1
//    <name> MODE1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x30000500) Port n Mode Selection 1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PF_PF_MOD >> 2) & 0x3), ((PF_PF_MOD = (PF_PF_MOD & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_MOD_MODE0  ----------------------------------
// SVD Line: 15030

//  <item> SFDITEM_FIELD__PF_PF_MOD_MODE0
//    <name> MODE0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x30000500) Port n Mode Selection 0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PF_PF_MOD >> 0) & 0x3), ((PF_PF_MOD = (PF_PF_MOD & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PF_PF_MOD  -----------------------------------
// SVD Line: 15002

//  <rtree> SFDITEM_REG__PF_PF_MOD
//    <name> PF_MOD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000500) Port n Mode Register </i>
//    <loc> ( (unsigned int)((PF_PF_MOD >> 0) & 0xFFFFFFFF), ((PF_PF_MOD = (PF_PF_MOD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PF_PF_MOD_MODE3 </item>
//    <item> SFDITEM_FIELD__PF_PF_MOD_MODE2 </item>
//    <item> SFDITEM_FIELD__PF_PF_MOD_MODE1 </item>
//    <item> SFDITEM_FIELD__PF_PF_MOD_MODE0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PF_PF_TYP  --------------------------------
// SVD Line: 15038

unsigned int PF_PF_TYP __AT (0x30000504);



// -------------------------------  Field Item: PF_PF_TYP_TYP3  -----------------------------------
// SVD Line: 15048

//  <item> SFDITEM_FIELD__PF_PF_TYP_TYP3
//    <name> TYP3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000504) Port n Output Type Selection 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_TYP ) </loc>
//      <o.3..3> TYP3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_TYP_TYP2  -----------------------------------
// SVD Line: 15054

//  <item> SFDITEM_FIELD__PF_PF_TYP_TYP2
//    <name> TYP2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000504) Port n Output Type Selection 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_TYP ) </loc>
//      <o.2..2> TYP2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_TYP_TYP1  -----------------------------------
// SVD Line: 15060

//  <item> SFDITEM_FIELD__PF_PF_TYP_TYP1
//    <name> TYP1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000504) Port n Output Type Selection 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_TYP ) </loc>
//      <o.1..1> TYP1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_TYP_TYP0  -----------------------------------
// SVD Line: 15066

//  <item> SFDITEM_FIELD__PF_PF_TYP_TYP0
//    <name> TYP0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000504) Port n Output Type Selection 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_TYP ) </loc>
//      <o.0..0> TYP0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PF_PF_TYP  -----------------------------------
// SVD Line: 15038

//  <rtree> SFDITEM_REG__PF_PF_TYP
//    <name> PF_TYP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000504) Port n Output Type Selection Register </i>
//    <loc> ( (unsigned int)((PF_PF_TYP >> 0) & 0xFFFFFFFF), ((PF_PF_TYP = (PF_PF_TYP & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PF_PF_TYP_TYP3 </item>
//    <item> SFDITEM_FIELD__PF_PF_TYP_TYP2 </item>
//    <item> SFDITEM_FIELD__PF_PF_TYP_TYP1 </item>
//    <item> SFDITEM_FIELD__PF_PF_TYP_TYP0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: PF_PF_AFSR1  -------------------------------
// SVD Line: 15074

unsigned int PF_PF_AFSR1 __AT (0x30000508);



// ------------------------------  Field Item: PF_PF_AFSR1_AFSR3  ---------------------------------
// SVD Line: 15084

//  <item> SFDITEM_FIELD__PF_PF_AFSR1_AFSR3
//    <name> AFSR3 </name>
//    <rw> 
//    <i> [Bits 15..12] RW (@ 0x30000508) Port n Alternative Function Selection 3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PF_PF_AFSR1 >> 12) & 0xF), ((PF_PF_AFSR1 = (PF_PF_AFSR1 & ~(0xFUL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PF_PF_AFSR1_AFSR2  ---------------------------------
// SVD Line: 15090

//  <item> SFDITEM_FIELD__PF_PF_AFSR1_AFSR2
//    <name> AFSR2 </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x30000508) Port n Alternative Function Selection 2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PF_PF_AFSR1 >> 8) & 0xF), ((PF_PF_AFSR1 = (PF_PF_AFSR1 & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PF_PF_AFSR1_AFSR1  ---------------------------------
// SVD Line: 15096

//  <item> SFDITEM_FIELD__PF_PF_AFSR1_AFSR1
//    <name> AFSR1 </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x30000508) Port n Alternative Function Selection 1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PF_PF_AFSR1 >> 4) & 0xF), ((PF_PF_AFSR1 = (PF_PF_AFSR1 & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PF_PF_AFSR1_AFSR0  ---------------------------------
// SVD Line: 15102

//  <item> SFDITEM_FIELD__PF_PF_AFSR1_AFSR0
//    <name> AFSR0 </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x30000508) Port n Alternative Function Selection 0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PF_PF_AFSR1 >> 0) & 0xF), ((PF_PF_AFSR1 = (PF_PF_AFSR1 & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: PF_PF_AFSR1  ----------------------------------
// SVD Line: 15074

//  <rtree> SFDITEM_REG__PF_PF_AFSR1
//    <name> PF_AFSR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000508) Port n Alternative Function Selection Register 1 </i>
//    <loc> ( (unsigned int)((PF_PF_AFSR1 >> 0) & 0xFFFFFFFF), ((PF_PF_AFSR1 = (PF_PF_AFSR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PF_PF_AFSR1_AFSR3 </item>
//    <item> SFDITEM_FIELD__PF_PF_AFSR1_AFSR2 </item>
//    <item> SFDITEM_FIELD__PF_PF_AFSR1_AFSR1 </item>
//    <item> SFDITEM_FIELD__PF_PF_AFSR1_AFSR0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: PF_PF_AFSR2  -------------------------------
// SVD Line: 15110

unsigned int PF_PF_AFSR2 __AT (0x3000050C);



// -------------------------------  Register Item: PF_PF_AFSR2  -----------------------------------
// SVD Line: 15110

//  <item> SFDITEM_REG__PF_PF_AFSR2
//    <name> PF_AFSR2 </name>
//    <i> [Bits 31..0] RW (@ 0x3000050C) Port n Alternative Function Selection Register 2 </i>
//    <edit> 
//      <loc> ( (unsigned int)((PF_PF_AFSR2 >> 0) & 0xFFFFFFFF), ((PF_PF_AFSR2 = (PF_PF_AFSR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Register Item Address: PF_PF_PUPD  -------------------------------
// SVD Line: 15120

unsigned int PF_PF_PUPD __AT (0x30000510);



// ------------------------------  Field Item: PF_PF_PUPD_PUPD3  ----------------------------------
// SVD Line: 15130

//  <item> SFDITEM_FIELD__PF_PF_PUPD_PUPD3
//    <name> PUPD3 </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x30000510) Port n Pull-Up/Down Resistor Selection 3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PF_PF_PUPD >> 6) & 0x3), ((PF_PF_PUPD = (PF_PF_PUPD & ~(0x3UL << 6 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 6 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PF_PF_PUPD_PUPD2  ----------------------------------
// SVD Line: 15136

//  <item> SFDITEM_FIELD__PF_PF_PUPD_PUPD2
//    <name> PUPD2 </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x30000510) Port n Pull-Up/Down Resistor Selection 2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PF_PF_PUPD >> 4) & 0x3), ((PF_PF_PUPD = (PF_PF_PUPD & ~(0x3UL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PF_PF_PUPD_PUPD1  ----------------------------------
// SVD Line: 15142

//  <item> SFDITEM_FIELD__PF_PF_PUPD_PUPD1
//    <name> PUPD1 </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x30000510) Port n Pull-Up/Down Resistor Selection 1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PF_PF_PUPD >> 2) & 0x3), ((PF_PF_PUPD = (PF_PF_PUPD & ~(0x3UL << 2 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 2 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PF_PF_PUPD_PUPD0  ----------------------------------
// SVD Line: 15148

//  <item> SFDITEM_FIELD__PF_PF_PUPD_PUPD0
//    <name> PUPD0 </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x30000510) Port n Pull-Up/Down Resistor Selection 0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((PF_PF_PUPD >> 0) & 0x3), ((PF_PF_PUPD = (PF_PF_PUPD & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: PF_PF_PUPD  -----------------------------------
// SVD Line: 15120

//  <rtree> SFDITEM_REG__PF_PF_PUPD
//    <name> PF_PUPD </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000510) Port n Pull-Up/Down Resistor Selection Register </i>
//    <loc> ( (unsigned int)((PF_PF_PUPD >> 0) & 0xFFFFFFFF), ((PF_PF_PUPD = (PF_PF_PUPD & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PF_PF_PUPD_PUPD3 </item>
//    <item> SFDITEM_FIELD__PF_PF_PUPD_PUPD2 </item>
//    <item> SFDITEM_FIELD__PF_PF_PUPD_PUPD1 </item>
//    <item> SFDITEM_FIELD__PF_PF_PUPD_PUPD0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PF_PF_INDR  -------------------------------
// SVD Line: 15156

unsigned int PF_PF_INDR __AT (0x30000514);



// ------------------------------  Field Item: PF_PF_INDR_INDR3  ----------------------------------
// SVD Line: 15166

//  <item> SFDITEM_FIELD__PF_PF_INDR_INDR3
//    <name> INDR3 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x30000514) Port n Input Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_INDR ) </loc>
//      <o.3..3> INDR3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PF_PF_INDR_INDR2  ----------------------------------
// SVD Line: 15172

//  <item> SFDITEM_FIELD__PF_PF_INDR_INDR2
//    <name> INDR2 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x30000514) Port n Input Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_INDR ) </loc>
//      <o.2..2> INDR2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PF_PF_INDR_INDR1  ----------------------------------
// SVD Line: 15178

//  <item> SFDITEM_FIELD__PF_PF_INDR_INDR1
//    <name> INDR1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x30000514) Port n Input Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_INDR ) </loc>
//      <o.1..1> INDR1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PF_PF_INDR_INDR0  ----------------------------------
// SVD Line: 15184

//  <item> SFDITEM_FIELD__PF_PF_INDR_INDR0
//    <name> INDR0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x30000514) Port n Input Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_INDR ) </loc>
//      <o.0..0> INDR0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: PF_PF_INDR  -----------------------------------
// SVD Line: 15156

//  <rtree> SFDITEM_REG__PF_PF_INDR
//    <name> PF_INDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x30000514) Port n Input Data Register </i>
//    <loc> ( (unsigned int)((PF_PF_INDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__PF_PF_INDR_INDR3 </item>
//    <item> SFDITEM_FIELD__PF_PF_INDR_INDR2 </item>
//    <item> SFDITEM_FIELD__PF_PF_INDR_INDR1 </item>
//    <item> SFDITEM_FIELD__PF_PF_INDR_INDR0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: PF_PF_OUTDR  -------------------------------
// SVD Line: 15192

unsigned int PF_PF_OUTDR __AT (0x30000518);



// -----------------------------  Field Item: PF_PF_OUTDR_OUTDR3  ---------------------------------
// SVD Line: 15202

//  <item> SFDITEM_FIELD__PF_PF_OUTDR_OUTDR3
//    <name> OUTDR3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000518) Port n Output Data 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_OUTDR ) </loc>
//      <o.3..3> OUTDR3
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PF_PF_OUTDR_OUTDR2  ---------------------------------
// SVD Line: 15208

//  <item> SFDITEM_FIELD__PF_PF_OUTDR_OUTDR2
//    <name> OUTDR2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000518) Port n Output Data 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_OUTDR ) </loc>
//      <o.2..2> OUTDR2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PF_PF_OUTDR_OUTDR1  ---------------------------------
// SVD Line: 15214

//  <item> SFDITEM_FIELD__PF_PF_OUTDR_OUTDR1
//    <name> OUTDR1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000518) Port n Output Data 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_OUTDR ) </loc>
//      <o.1..1> OUTDR1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: PF_PF_OUTDR_OUTDR0  ---------------------------------
// SVD Line: 15220

//  <item> SFDITEM_FIELD__PF_PF_OUTDR_OUTDR0
//    <name> OUTDR0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000518) Port n Output Data 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_OUTDR ) </loc>
//      <o.0..0> OUTDR0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: PF_PF_OUTDR  ----------------------------------
// SVD Line: 15192

//  <rtree> SFDITEM_REG__PF_PF_OUTDR
//    <name> PF_OUTDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000518) Port n Output Data Register </i>
//    <loc> ( (unsigned int)((PF_PF_OUTDR >> 0) & 0xFFFFFFFF), ((PF_PF_OUTDR = (PF_PF_OUTDR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PF_PF_OUTDR_OUTDR3 </item>
//    <item> SFDITEM_FIELD__PF_PF_OUTDR_OUTDR2 </item>
//    <item> SFDITEM_FIELD__PF_PF_OUTDR_OUTDR1 </item>
//    <item> SFDITEM_FIELD__PF_PF_OUTDR_OUTDR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PF_PF_BSR  --------------------------------
// SVD Line: 15228

unsigned int PF_PF_BSR __AT (0x3000051C);



// -------------------------------  Field Item: PF_PF_BSR_BSR3  -----------------------------------
// SVD Line: 15238

//  <item> SFDITEM_FIELD__PF_PF_BSR_BSR3
//    <name> BSR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x3000051C) Port n Output Bit Set 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_BSR ) </loc>
//      <o.3..3> BSR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_BSR_BSR2  -----------------------------------
// SVD Line: 15244

//  <item> SFDITEM_FIELD__PF_PF_BSR_BSR2
//    <name> BSR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x3000051C) Port n Output Bit Set 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_BSR ) </loc>
//      <o.2..2> BSR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_BSR_BSR1  -----------------------------------
// SVD Line: 15250

//  <item> SFDITEM_FIELD__PF_PF_BSR_BSR1
//    <name> BSR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x3000051C) Port n Output Bit Set 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_BSR ) </loc>
//      <o.1..1> BSR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_BSR_BSR0  -----------------------------------
// SVD Line: 15256

//  <item> SFDITEM_FIELD__PF_PF_BSR_BSR0
//    <name> BSR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x3000051C) Port n Output Bit Set 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_BSR ) </loc>
//      <o.0..0> BSR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PF_PF_BSR  -----------------------------------
// SVD Line: 15228

//  <rtree> SFDITEM_REG__PF_PF_BSR
//    <name> PF_BSR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x3000051C) Port n Output Bit Set Register </i>
//    <loc> ( (unsigned int)((PF_PF_BSR >> 0) & 0xFFFFFFFF), ((PF_PF_BSR = (PF_PF_BSR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PF_PF_BSR_BSR3 </item>
//    <item> SFDITEM_FIELD__PF_PF_BSR_BSR2 </item>
//    <item> SFDITEM_FIELD__PF_PF_BSR_BSR1 </item>
//    <item> SFDITEM_FIELD__PF_PF_BSR_BSR0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PF_PF_BCR  --------------------------------
// SVD Line: 15264

unsigned int PF_PF_BCR __AT (0x30000520);



// -------------------------------  Field Item: PF_PF_BCR_BCR3  -----------------------------------
// SVD Line: 15274

//  <item> SFDITEM_FIELD__PF_PF_BCR_BCR3
//    <name> BCR3 </name>
//    <w> 
//    <i> [Bit 3] WO (@ 0x30000520) Port n Output Bit Clear 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_BCR ) </loc>
//      <o.3..3> BCR3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_BCR_BCR2  -----------------------------------
// SVD Line: 15280

//  <item> SFDITEM_FIELD__PF_PF_BCR_BCR2
//    <name> BCR2 </name>
//    <w> 
//    <i> [Bit 2] WO (@ 0x30000520) Port n Output Bit Clear 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_BCR ) </loc>
//      <o.2..2> BCR2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_BCR_BCR1  -----------------------------------
// SVD Line: 15286

//  <item> SFDITEM_FIELD__PF_PF_BCR_BCR1
//    <name> BCR1 </name>
//    <w> 
//    <i> [Bit 1] WO (@ 0x30000520) Port n Output Bit Clear 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_BCR ) </loc>
//      <o.1..1> BCR1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: PF_PF_BCR_BCR0  -----------------------------------
// SVD Line: 15292

//  <item> SFDITEM_FIELD__PF_PF_BCR_BCR0
//    <name> BCR0 </name>
//    <w> 
//    <i> [Bit 0] WO (@ 0x30000520) Port n Output Bit Clear 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_BCR ) </loc>
//      <o.0..0> BCR0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: PF_PF_BCR  -----------------------------------
// SVD Line: 15264

//  <rtree> SFDITEM_REG__PF_PF_BCR
//    <name> PF_BCR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x30000520) Port n Output Bit Clear Register </i>
//    <loc> ( (unsigned int)((PF_PF_BCR >> 0) & 0xFFFFFFFF), ((PF_PF_BCR = (PF_PF_BCR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PF_PF_BCR_BCR3 </item>
//    <item> SFDITEM_FIELD__PF_PF_BCR_BCR2 </item>
//    <item> SFDITEM_FIELD__PF_PF_BCR_BCR1 </item>
//    <item> SFDITEM_FIELD__PF_PF_BCR_BCR0 </item>
//  </rtree>
//  


// --------------------------  Register Item Address: PF_PF_OUTDMSK  ------------------------------
// SVD Line: 15300

unsigned int PF_PF_OUTDMSK __AT (0x30000524);



// ---------------------------  Field Item: PF_PF_OUTDMSK_OUTDMSK3  -------------------------------
// SVD Line: 15310

//  <item> SFDITEM_FIELD__PF_PF_OUTDMSK_OUTDMSK3
//    <name> OUTDMSK3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000524) Port n Output Data Mask 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_OUTDMSK ) </loc>
//      <o.3..3> OUTDMSK3
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PF_PF_OUTDMSK_OUTDMSK2  -------------------------------
// SVD Line: 15316

//  <item> SFDITEM_FIELD__PF_PF_OUTDMSK_OUTDMSK2
//    <name> OUTDMSK2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000524) Port n Output Data Mask 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_OUTDMSK ) </loc>
//      <o.2..2> OUTDMSK2
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PF_PF_OUTDMSK_OUTDMSK1  -------------------------------
// SVD Line: 15322

//  <item> SFDITEM_FIELD__PF_PF_OUTDMSK_OUTDMSK1
//    <name> OUTDMSK1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000524) Port n Output Data Mask 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_OUTDMSK ) </loc>
//      <o.1..1> OUTDMSK1
//    </check>
//  </item>
//  


// ---------------------------  Field Item: PF_PF_OUTDMSK_OUTDMSK0  -------------------------------
// SVD Line: 15328

//  <item> SFDITEM_FIELD__PF_PF_OUTDMSK_OUTDMSK0
//    <name> OUTDMSK0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000524) Port n Output Data Mask 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_OUTDMSK ) </loc>
//      <o.0..0> OUTDMSK0
//    </check>
//  </item>
//  


// ------------------------------  Register RTree: PF_PF_OUTDMSK  ---------------------------------
// SVD Line: 15300

//  <rtree> SFDITEM_REG__PF_PF_OUTDMSK
//    <name> PF_OUTDMSK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000524) Port n Output Data Mask Register </i>
//    <loc> ( (unsigned int)((PF_PF_OUTDMSK >> 0) & 0xFFFFFFFF), ((PF_PF_OUTDMSK = (PF_PF_OUTDMSK & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PF_PF_OUTDMSK_OUTDMSK3 </item>
//    <item> SFDITEM_FIELD__PF_PF_OUTDMSK_OUTDMSK2 </item>
//    <item> SFDITEM_FIELD__PF_PF_OUTDMSK_OUTDMSK1 </item>
//    <item> SFDITEM_FIELD__PF_PF_OUTDMSK_OUTDMSK0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PF_PF_DBCR  -------------------------------
// SVD Line: 15336

unsigned int PF_PF_DBCR __AT (0x30000528);



// ------------------------------  Field Item: PF_PF_DBCR_DBCLK  ----------------------------------
// SVD Line: 15346

//  <item> SFDITEM_FIELD__PF_PF_DBCR_DBCLK
//    <name> DBCLK </name>
//    <rw> 
//    <i> [Bits 18..16] RW (@ 0x30000528) Port n Debounce Filter Sampling Clock Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((PF_PF_DBCR >> 16) & 0x7), ((PF_PF_DBCR = (PF_PF_DBCR & ~(0x7UL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PF_PF_DBCR_DBEN3  ----------------------------------
// SVD Line: 15352

//  <item> SFDITEM_FIELD__PF_PF_DBCR_DBEN3
//    <name> DBEN3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x30000528) Port n Debounce Enable 3 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_DBCR ) </loc>
//      <o.3..3> DBEN3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PF_PF_DBCR_DBEN2  ----------------------------------
// SVD Line: 15358

//  <item> SFDITEM_FIELD__PF_PF_DBCR_DBEN2
//    <name> DBEN2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30000528) Port n Debounce Enable 2 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_DBCR ) </loc>
//      <o.2..2> DBEN2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PF_PF_DBCR_DBEN1  ----------------------------------
// SVD Line: 15364

//  <item> SFDITEM_FIELD__PF_PF_DBCR_DBEN1
//    <name> DBEN1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30000528) Port n Debounce Enable 1 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_DBCR ) </loc>
//      <o.1..1> DBEN1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: PF_PF_DBCR_DBEN0  ----------------------------------
// SVD Line: 15370

//  <item> SFDITEM_FIELD__PF_PF_DBCR_DBEN0
//    <name> DBEN0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30000528) Port n Debounce Enable 0 </i>
//    <check> 
//      <loc> ( (unsigned int) PF_PF_DBCR ) </loc>
//      <o.0..0> DBEN0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: PF_PF_DBCR  -----------------------------------
// SVD Line: 15336

//  <rtree> SFDITEM_REG__PF_PF_DBCR
//    <name> PF_DBCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30000528) Port n Debounce Control Register </i>
//    <loc> ( (unsigned int)((PF_PF_DBCR >> 0) & 0xFFFFFFFF), ((PF_PF_DBCR = (PF_PF_DBCR & ~(0x7000FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7000F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PF_PF_DBCR_DBCLK </item>
//    <item> SFDITEM_FIELD__PF_PF_DBCR_DBEN3 </item>
//    <item> SFDITEM_FIELD__PF_PF_DBCR_DBEN2 </item>
//    <item> SFDITEM_FIELD__PF_PF_DBCR_DBEN1 </item>
//    <item> SFDITEM_FIELD__PF_PF_DBCR_DBEN0 </item>
//  </rtree>
//  


// -----------------------------------  Peripheral View: PF  --------------------------------------
// SVD Line: 14988

//  <view> PF
//    <name> PF </name>
//    <item> SFDITEM_REG__PF_MOD </item>
//    <item> SFDITEM_REG__PF_TYP </item>
//    <item> SFDITEM_REG__PF_AFSR1 </item>
//    <item> SFDITEM_REG__PF_AFSR2 </item>
//    <item> SFDITEM_REG__PF_PUPD </item>
//    <item> SFDITEM_REG__PF_INDR </item>
//    <item> SFDITEM_REG__PF_OUTDR </item>
//    <item> SFDITEM_REG__PF_BSR </item>
//    <item> SFDITEM_REG__PF_BCR </item>
//    <item> SFDITEM_REG__PF_OUTDMSK </item>
//    <item> SFDITEM_REG__PF_DBCR </item>
//    <item> SFDITEM_REG__PF_PF_MOD </item>
//    <item> SFDITEM_REG__PF_PF_TYP </item>
//    <item> SFDITEM_REG__PF_PF_AFSR1 </item>
//    <item> SFDITEM_REG__PF_PF_AFSR2 </item>
//    <item> SFDITEM_REG__PF_PF_PUPD </item>
//    <item> SFDITEM_REG__PF_PF_INDR </item>
//    <item> SFDITEM_REG__PF_PF_OUTDR </item>
//    <item> SFDITEM_REG__PF_PF_BSR </item>
//    <item> SFDITEM_REG__PF_PF_BCR </item>
//    <item> SFDITEM_REG__PF_PF_OUTDMSK </item>
//    <item> SFDITEM_REG__PF_PF_DBCR </item>
//  </view>
//  


// ----------------------------  Register Item Address: PMU_PWRCR  --------------------------------
// SVD Line: 15394

unsigned int PMU_PWRCR __AT (0x40001900);



// ------------------------------  Field Item: PMU_PWRCR_WTIDKY  ----------------------------------
// SVD Line: 15403

//  <item> SFDITEM_FIELD__PMU_PWRCR_WTIDKY
//    <name> WTIDKY </name>
//    <w> 
//    <i> [Bits 31..16] WO (@ 0x40001900) Write Identification Key (0x5072) </i>
//    <edit> 
//      <loc> ( (unsigned short)((PMU_PWRCR >> 16) & 0x0), ((PMU_PWRCR = (PMU_PWRCR & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: PMU_PWRCR_ALLPWR  ----------------------------------
// SVD Line: 15416

//  <item> SFDITEM_FIELD__PMU_PWRCR_ALLPWR
//    <name> ALLPWR </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40001900) \nAll System and Peripheral Except Always-on Regiion Power Control\n0 : BySW = Power on/off is controlled by each power control bit\n1 : Off = Power off all system and peripheral except always-on region </i>
//    <combo> 
//      <loc> ( (unsigned int) PMU_PWRCR ) </loc>
//      <o.15..15> ALLPWR
//        <0=> 0: BySW = Power on/off is controlled by each power control bit
//        <1=> 1: Off = Power off all system and peripheral except always-on region
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PMU_PWRCR_FLASHPWR  ---------------------------------
// SVD Line: 15434

//  <item> SFDITEM_FIELD__PMU_PWRCR_FLASHPWR
//    <name> FLASHPWR </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40001900) \nFlash Memory Power Control\n0 : On = Power On\n1 : Off = Power Off </i>
//    <combo> 
//      <loc> ( (unsigned int) PMU_PWRCR ) </loc>
//      <o.8..8> FLASHPWR
//        <0=> 0: On = Power On
//        <1=> 1: Off = Power Off
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: PMU_PWRCR_SRAMRTPWR  --------------------------------
// SVD Line: 15452

//  <item> SFDITEM_FIELD__PMU_PWRCR_SRAMRTPWR
//    <name> SRAMRTPWR </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001900) \nSRAM Retention Power Control\n0 : NormalPower = Normal power for SRAM\n1 : RetentionPower = Retention power for SRAM on sleep and deep sleep mode </i>
//    <combo> 
//      <loc> ( (unsigned int) PMU_PWRCR ) </loc>
//      <o.0..0> SRAMRTPWR
//        <0=> 0: NormalPower = Normal power for SRAM
//        <1=> 1: RetentionPower = Retention power for SRAM on sleep and deep sleep mode
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: PMU_PWRCR  -----------------------------------
// SVD Line: 15394

//  <rtree> SFDITEM_REG__PMU_PWRCR
//    <name> PWRCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001900) Power Control Register </i>
//    <loc> ( (unsigned int)((PMU_PWRCR >> 0) & 0xFFFFFFFF), ((PMU_PWRCR = (PMU_PWRCR & ~(0xFFFF8101UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF8101) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PMU_PWRCR_WTIDKY </item>
//    <item> SFDITEM_FIELD__PMU_PWRCR_ALLPWR </item>
//    <item> SFDITEM_FIELD__PMU_PWRCR_FLASHPWR </item>
//    <item> SFDITEM_FIELD__PMU_PWRCR_SRAMRTPWR </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PMU_BKR0  --------------------------------
// SVD Line: 15472

unsigned char PMU_BKR0 __AT (0x40001940);



// -------------------------------  Field Item: PMU_BKR0_BACKUP  ----------------------------------
// SVD Line: 15480

//  <item> SFDITEM_FIELD__PMU_BKR0_BACKUP
//    <name> BACKUP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001940) Back-up Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((PMU_BKR0 >> 0) & 0xFF), ((PMU_BKR0 = (PMU_BKR0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PMU_BKR0  ------------------------------------
// SVD Line: 15472

//  <rtree> SFDITEM_REG__PMU_BKR0
//    <name> BKR0 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001940) Back-up Data Register 0 </i>
//    <loc> ( (unsigned char)((PMU_BKR0 >> 0) & 0xFF), ((PMU_BKR0 = (PMU_BKR0 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PMU_BKR0_BACKUP </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PMU_BKR1  --------------------------------
// SVD Line: 15488

unsigned char PMU_BKR1 __AT (0x40001941);



// -------------------------------  Field Item: PMU_BKR1_BACKUP  ----------------------------------
// SVD Line: 15496

//  <item> SFDITEM_FIELD__PMU_BKR1_BACKUP
//    <name> BACKUP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001941) Back-up Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((PMU_BKR1 >> 0) & 0xFF), ((PMU_BKR1 = (PMU_BKR1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PMU_BKR1  ------------------------------------
// SVD Line: 15488

//  <rtree> SFDITEM_REG__PMU_BKR1
//    <name> BKR1 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001941) Back-up Data Register 1 </i>
//    <loc> ( (unsigned char)((PMU_BKR1 >> 0) & 0xFF), ((PMU_BKR1 = (PMU_BKR1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PMU_BKR1_BACKUP </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PMU_BKR2  --------------------------------
// SVD Line: 15504

unsigned char PMU_BKR2 __AT (0x40001942);



// -------------------------------  Field Item: PMU_BKR2_BACKUP  ----------------------------------
// SVD Line: 15512

//  <item> SFDITEM_FIELD__PMU_BKR2_BACKUP
//    <name> BACKUP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001942) Back-up Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((PMU_BKR2 >> 0) & 0xFF), ((PMU_BKR2 = (PMU_BKR2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PMU_BKR2  ------------------------------------
// SVD Line: 15504

//  <rtree> SFDITEM_REG__PMU_BKR2
//    <name> BKR2 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001942) Back-up Data Register 2 </i>
//    <loc> ( (unsigned char)((PMU_BKR2 >> 0) & 0xFF), ((PMU_BKR2 = (PMU_BKR2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PMU_BKR2_BACKUP </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PMU_BKR3  --------------------------------
// SVD Line: 15520

unsigned char PMU_BKR3 __AT (0x40001943);



// -------------------------------  Field Item: PMU_BKR3_BACKUP  ----------------------------------
// SVD Line: 15528

//  <item> SFDITEM_FIELD__PMU_BKR3_BACKUP
//    <name> BACKUP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001943) Back-up Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((PMU_BKR3 >> 0) & 0xFF), ((PMU_BKR3 = (PMU_BKR3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PMU_BKR3  ------------------------------------
// SVD Line: 15520

//  <rtree> SFDITEM_REG__PMU_BKR3
//    <name> BKR3 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001943) Back-up Data Register 3 </i>
//    <loc> ( (unsigned char)((PMU_BKR3 >> 0) & 0xFF), ((PMU_BKR3 = (PMU_BKR3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PMU_BKR3_BACKUP </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PMU_BKR4  --------------------------------
// SVD Line: 15536

unsigned char PMU_BKR4 __AT (0x40001944);



// -------------------------------  Field Item: PMU_BKR4_BACKUP  ----------------------------------
// SVD Line: 15544

//  <item> SFDITEM_FIELD__PMU_BKR4_BACKUP
//    <name> BACKUP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001944) Back-up Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((PMU_BKR4 >> 0) & 0xFF), ((PMU_BKR4 = (PMU_BKR4 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PMU_BKR4  ------------------------------------
// SVD Line: 15536

//  <rtree> SFDITEM_REG__PMU_BKR4
//    <name> BKR4 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001944) Back-up Data Register 4 </i>
//    <loc> ( (unsigned char)((PMU_BKR4 >> 0) & 0xFF), ((PMU_BKR4 = (PMU_BKR4 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PMU_BKR4_BACKUP </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PMU_BKR5  --------------------------------
// SVD Line: 15552

unsigned char PMU_BKR5 __AT (0x40001945);



// -------------------------------  Field Item: PMU_BKR5_BACKUP  ----------------------------------
// SVD Line: 15560

//  <item> SFDITEM_FIELD__PMU_BKR5_BACKUP
//    <name> BACKUP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001945) Back-up Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((PMU_BKR5 >> 0) & 0xFF), ((PMU_BKR5 = (PMU_BKR5 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PMU_BKR5  ------------------------------------
// SVD Line: 15552

//  <rtree> SFDITEM_REG__PMU_BKR5
//    <name> BKR5 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001945) Back-up Data Register 5 </i>
//    <loc> ( (unsigned char)((PMU_BKR5 >> 0) & 0xFF), ((PMU_BKR5 = (PMU_BKR5 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PMU_BKR5_BACKUP </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PMU_BKR6  --------------------------------
// SVD Line: 15568

unsigned char PMU_BKR6 __AT (0x40001946);



// -------------------------------  Field Item: PMU_BKR6_BACKUP  ----------------------------------
// SVD Line: 15576

//  <item> SFDITEM_FIELD__PMU_BKR6_BACKUP
//    <name> BACKUP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001946) Back-up Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((PMU_BKR6 >> 0) & 0xFF), ((PMU_BKR6 = (PMU_BKR6 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PMU_BKR6  ------------------------------------
// SVD Line: 15568

//  <rtree> SFDITEM_REG__PMU_BKR6
//    <name> BKR6 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001946) Back-up Data Register 6 </i>
//    <loc> ( (unsigned char)((PMU_BKR6 >> 0) & 0xFF), ((PMU_BKR6 = (PMU_BKR6 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PMU_BKR6_BACKUP </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PMU_BKR7  --------------------------------
// SVD Line: 15584

unsigned char PMU_BKR7 __AT (0x40001947);



// -------------------------------  Field Item: PMU_BKR7_BACKUP  ----------------------------------
// SVD Line: 15592

//  <item> SFDITEM_FIELD__PMU_BKR7_BACKUP
//    <name> BACKUP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001947) Back-up Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((PMU_BKR7 >> 0) & 0xFF), ((PMU_BKR7 = (PMU_BKR7 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PMU_BKR7  ------------------------------------
// SVD Line: 15584

//  <rtree> SFDITEM_REG__PMU_BKR7
//    <name> BKR7 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001947) Back-up Data Register 7 </i>
//    <loc> ( (unsigned char)((PMU_BKR7 >> 0) & 0xFF), ((PMU_BKR7 = (PMU_BKR7 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PMU_BKR7_BACKUP </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PMU_BKR8  --------------------------------
// SVD Line: 15600

unsigned char PMU_BKR8 __AT (0x40001948);



// -------------------------------  Field Item: PMU_BKR8_BACKUP  ----------------------------------
// SVD Line: 15608

//  <item> SFDITEM_FIELD__PMU_BKR8_BACKUP
//    <name> BACKUP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001948) Back-up Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((PMU_BKR8 >> 0) & 0xFF), ((PMU_BKR8 = (PMU_BKR8 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PMU_BKR8  ------------------------------------
// SVD Line: 15600

//  <rtree> SFDITEM_REG__PMU_BKR8
//    <name> BKR8 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001948) Back-up Data Register 8 </i>
//    <loc> ( (unsigned char)((PMU_BKR8 >> 0) & 0xFF), ((PMU_BKR8 = (PMU_BKR8 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PMU_BKR8_BACKUP </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: PMU_BKR9  --------------------------------
// SVD Line: 15616

unsigned char PMU_BKR9 __AT (0x40001949);



// -------------------------------  Field Item: PMU_BKR9_BACKUP  ----------------------------------
// SVD Line: 15624

//  <item> SFDITEM_FIELD__PMU_BKR9_BACKUP
//    <name> BACKUP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001949) Back-up Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((PMU_BKR9 >> 0) & 0xFF), ((PMU_BKR9 = (PMU_BKR9 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PMU_BKR9  ------------------------------------
// SVD Line: 15616

//  <rtree> SFDITEM_REG__PMU_BKR9
//    <name> BKR9 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001949) Back-up Data Register 9 </i>
//    <loc> ( (unsigned char)((PMU_BKR9 >> 0) & 0xFF), ((PMU_BKR9 = (PMU_BKR9 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PMU_BKR9_BACKUP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PMU_BKR10  --------------------------------
// SVD Line: 15632

unsigned char PMU_BKR10 __AT (0x4000194A);



// ------------------------------  Field Item: PMU_BKR10_BACKUP  ----------------------------------
// SVD Line: 15640

//  <item> SFDITEM_FIELD__PMU_BKR10_BACKUP
//    <name> BACKUP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000194A) Back-up Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((PMU_BKR10 >> 0) & 0xFF), ((PMU_BKR10 = (PMU_BKR10 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PMU_BKR10  -----------------------------------
// SVD Line: 15632

//  <rtree> SFDITEM_REG__PMU_BKR10
//    <name> BKR10 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000194A) Back-up Data Register 10 </i>
//    <loc> ( (unsigned char)((PMU_BKR10 >> 0) & 0xFF), ((PMU_BKR10 = (PMU_BKR10 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PMU_BKR10_BACKUP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PMU_BKR11  --------------------------------
// SVD Line: 15648

unsigned char PMU_BKR11 __AT (0x4000194B);



// ------------------------------  Field Item: PMU_BKR11_BACKUP  ----------------------------------
// SVD Line: 15656

//  <item> SFDITEM_FIELD__PMU_BKR11_BACKUP
//    <name> BACKUP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000194B) Back-up Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((PMU_BKR11 >> 0) & 0xFF), ((PMU_BKR11 = (PMU_BKR11 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PMU_BKR11  -----------------------------------
// SVD Line: 15648

//  <rtree> SFDITEM_REG__PMU_BKR11
//    <name> BKR11 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000194B) Back-up Data Register 11 </i>
//    <loc> ( (unsigned char)((PMU_BKR11 >> 0) & 0xFF), ((PMU_BKR11 = (PMU_BKR11 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PMU_BKR11_BACKUP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PMU_BKR12  --------------------------------
// SVD Line: 15664

unsigned char PMU_BKR12 __AT (0x4000194C);



// ------------------------------  Field Item: PMU_BKR12_BACKUP  ----------------------------------
// SVD Line: 15672

//  <item> SFDITEM_FIELD__PMU_BKR12_BACKUP
//    <name> BACKUP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000194C) Back-up Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((PMU_BKR12 >> 0) & 0xFF), ((PMU_BKR12 = (PMU_BKR12 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PMU_BKR12  -----------------------------------
// SVD Line: 15664

//  <rtree> SFDITEM_REG__PMU_BKR12
//    <name> BKR12 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000194C) Back-up Data Register 12 </i>
//    <loc> ( (unsigned char)((PMU_BKR12 >> 0) & 0xFF), ((PMU_BKR12 = (PMU_BKR12 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PMU_BKR12_BACKUP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PMU_BKR13  --------------------------------
// SVD Line: 15680

unsigned char PMU_BKR13 __AT (0x4000194D);



// ------------------------------  Field Item: PMU_BKR13_BACKUP  ----------------------------------
// SVD Line: 15688

//  <item> SFDITEM_FIELD__PMU_BKR13_BACKUP
//    <name> BACKUP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000194D) Back-up Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((PMU_BKR13 >> 0) & 0xFF), ((PMU_BKR13 = (PMU_BKR13 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PMU_BKR13  -----------------------------------
// SVD Line: 15680

//  <rtree> SFDITEM_REG__PMU_BKR13
//    <name> BKR13 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000194D) Back-up Data Register 13 </i>
//    <loc> ( (unsigned char)((PMU_BKR13 >> 0) & 0xFF), ((PMU_BKR13 = (PMU_BKR13 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PMU_BKR13_BACKUP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PMU_BKR14  --------------------------------
// SVD Line: 15696

unsigned char PMU_BKR14 __AT (0x4000194E);



// ------------------------------  Field Item: PMU_BKR14_BACKUP  ----------------------------------
// SVD Line: 15704

//  <item> SFDITEM_FIELD__PMU_BKR14_BACKUP
//    <name> BACKUP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000194E) Back-up Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((PMU_BKR14 >> 0) & 0xFF), ((PMU_BKR14 = (PMU_BKR14 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PMU_BKR14  -----------------------------------
// SVD Line: 15696

//  <rtree> SFDITEM_REG__PMU_BKR14
//    <name> BKR14 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000194E) Back-up Data Register 14 </i>
//    <loc> ( (unsigned char)((PMU_BKR14 >> 0) & 0xFF), ((PMU_BKR14 = (PMU_BKR14 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PMU_BKR14_BACKUP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PMU_BKR15  --------------------------------
// SVD Line: 15712

unsigned char PMU_BKR15 __AT (0x4000194F);



// ------------------------------  Field Item: PMU_BKR15_BACKUP  ----------------------------------
// SVD Line: 15720

//  <item> SFDITEM_FIELD__PMU_BKR15_BACKUP
//    <name> BACKUP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000194F) Back-up Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((PMU_BKR15 >> 0) & 0xFF), ((PMU_BKR15 = (PMU_BKR15 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PMU_BKR15  -----------------------------------
// SVD Line: 15712

//  <rtree> SFDITEM_REG__PMU_BKR15
//    <name> BKR15 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000194F) Back-up Data Register 15 </i>
//    <loc> ( (unsigned char)((PMU_BKR15 >> 0) & 0xFF), ((PMU_BKR15 = (PMU_BKR15 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PMU_BKR15_BACKUP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PMU_BKR16  --------------------------------
// SVD Line: 15728

unsigned char PMU_BKR16 __AT (0x40001950);



// ------------------------------  Field Item: PMU_BKR16_BACKUP  ----------------------------------
// SVD Line: 15736

//  <item> SFDITEM_FIELD__PMU_BKR16_BACKUP
//    <name> BACKUP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001950) Back-up Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((PMU_BKR16 >> 0) & 0xFF), ((PMU_BKR16 = (PMU_BKR16 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PMU_BKR16  -----------------------------------
// SVD Line: 15728

//  <rtree> SFDITEM_REG__PMU_BKR16
//    <name> BKR16 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001950) Back-up Data Register 16 </i>
//    <loc> ( (unsigned char)((PMU_BKR16 >> 0) & 0xFF), ((PMU_BKR16 = (PMU_BKR16 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PMU_BKR16_BACKUP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PMU_BKR17  --------------------------------
// SVD Line: 15744

unsigned char PMU_BKR17 __AT (0x40001951);



// ------------------------------  Field Item: PMU_BKR17_BACKUP  ----------------------------------
// SVD Line: 15752

//  <item> SFDITEM_FIELD__PMU_BKR17_BACKUP
//    <name> BACKUP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001951) Back-up Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((PMU_BKR17 >> 0) & 0xFF), ((PMU_BKR17 = (PMU_BKR17 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PMU_BKR17  -----------------------------------
// SVD Line: 15744

//  <rtree> SFDITEM_REG__PMU_BKR17
//    <name> BKR17 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001951) Back-up Data Register 17 </i>
//    <loc> ( (unsigned char)((PMU_BKR17 >> 0) & 0xFF), ((PMU_BKR17 = (PMU_BKR17 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PMU_BKR17_BACKUP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PMU_BKR18  --------------------------------
// SVD Line: 15760

unsigned char PMU_BKR18 __AT (0x40001952);



// ------------------------------  Field Item: PMU_BKR18_BACKUP  ----------------------------------
// SVD Line: 15768

//  <item> SFDITEM_FIELD__PMU_BKR18_BACKUP
//    <name> BACKUP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001952) Back-up Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((PMU_BKR18 >> 0) & 0xFF), ((PMU_BKR18 = (PMU_BKR18 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PMU_BKR18  -----------------------------------
// SVD Line: 15760

//  <rtree> SFDITEM_REG__PMU_BKR18
//    <name> BKR18 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001952) Back-up Data Register 18 </i>
//    <loc> ( (unsigned char)((PMU_BKR18 >> 0) & 0xFF), ((PMU_BKR18 = (PMU_BKR18 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PMU_BKR18_BACKUP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PMU_BKR19  --------------------------------
// SVD Line: 15776

unsigned char PMU_BKR19 __AT (0x40001953);



// ------------------------------  Field Item: PMU_BKR19_BACKUP  ----------------------------------
// SVD Line: 15784

//  <item> SFDITEM_FIELD__PMU_BKR19_BACKUP
//    <name> BACKUP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001953) Back-up Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((PMU_BKR19 >> 0) & 0xFF), ((PMU_BKR19 = (PMU_BKR19 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PMU_BKR19  -----------------------------------
// SVD Line: 15776

//  <rtree> SFDITEM_REG__PMU_BKR19
//    <name> BKR19 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001953) Back-up Data Register 19 </i>
//    <loc> ( (unsigned char)((PMU_BKR19 >> 0) & 0xFF), ((PMU_BKR19 = (PMU_BKR19 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PMU_BKR19_BACKUP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PMU_BKR20  --------------------------------
// SVD Line: 15792

unsigned char PMU_BKR20 __AT (0x40001954);



// ------------------------------  Field Item: PMU_BKR20_BACKUP  ----------------------------------
// SVD Line: 15800

//  <item> SFDITEM_FIELD__PMU_BKR20_BACKUP
//    <name> BACKUP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001954) Back-up Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((PMU_BKR20 >> 0) & 0xFF), ((PMU_BKR20 = (PMU_BKR20 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PMU_BKR20  -----------------------------------
// SVD Line: 15792

//  <rtree> SFDITEM_REG__PMU_BKR20
//    <name> BKR20 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001954) Back-up Data Register 20 </i>
//    <loc> ( (unsigned char)((PMU_BKR20 >> 0) & 0xFF), ((PMU_BKR20 = (PMU_BKR20 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PMU_BKR20_BACKUP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PMU_BKR21  --------------------------------
// SVD Line: 15808

unsigned char PMU_BKR21 __AT (0x40001955);



// ------------------------------  Field Item: PMU_BKR21_BACKUP  ----------------------------------
// SVD Line: 15816

//  <item> SFDITEM_FIELD__PMU_BKR21_BACKUP
//    <name> BACKUP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001955) Back-up Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((PMU_BKR21 >> 0) & 0xFF), ((PMU_BKR21 = (PMU_BKR21 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PMU_BKR21  -----------------------------------
// SVD Line: 15808

//  <rtree> SFDITEM_REG__PMU_BKR21
//    <name> BKR21 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001955) Back-up Data Register 21 </i>
//    <loc> ( (unsigned char)((PMU_BKR21 >> 0) & 0xFF), ((PMU_BKR21 = (PMU_BKR21 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PMU_BKR21_BACKUP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PMU_BKR22  --------------------------------
// SVD Line: 15824

unsigned char PMU_BKR22 __AT (0x40001956);



// ------------------------------  Field Item: PMU_BKR22_BACKUP  ----------------------------------
// SVD Line: 15832

//  <item> SFDITEM_FIELD__PMU_BKR22_BACKUP
//    <name> BACKUP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001956) Back-up Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((PMU_BKR22 >> 0) & 0xFF), ((PMU_BKR22 = (PMU_BKR22 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PMU_BKR22  -----------------------------------
// SVD Line: 15824

//  <rtree> SFDITEM_REG__PMU_BKR22
//    <name> BKR22 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001956) Back-up Data Register 22 </i>
//    <loc> ( (unsigned char)((PMU_BKR22 >> 0) & 0xFF), ((PMU_BKR22 = (PMU_BKR22 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PMU_BKR22_BACKUP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PMU_BKR23  --------------------------------
// SVD Line: 15840

unsigned char PMU_BKR23 __AT (0x40001957);



// ------------------------------  Field Item: PMU_BKR23_BACKUP  ----------------------------------
// SVD Line: 15848

//  <item> SFDITEM_FIELD__PMU_BKR23_BACKUP
//    <name> BACKUP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001957) Back-up Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((PMU_BKR23 >> 0) & 0xFF), ((PMU_BKR23 = (PMU_BKR23 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PMU_BKR23  -----------------------------------
// SVD Line: 15840

//  <rtree> SFDITEM_REG__PMU_BKR23
//    <name> BKR23 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001957) Back-up Data Register 23 </i>
//    <loc> ( (unsigned char)((PMU_BKR23 >> 0) & 0xFF), ((PMU_BKR23 = (PMU_BKR23 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PMU_BKR23_BACKUP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PMU_BKR24  --------------------------------
// SVD Line: 15856

unsigned char PMU_BKR24 __AT (0x40001958);



// ------------------------------  Field Item: PMU_BKR24_BACKUP  ----------------------------------
// SVD Line: 15864

//  <item> SFDITEM_FIELD__PMU_BKR24_BACKUP
//    <name> BACKUP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001958) Back-up Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((PMU_BKR24 >> 0) & 0xFF), ((PMU_BKR24 = (PMU_BKR24 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PMU_BKR24  -----------------------------------
// SVD Line: 15856

//  <rtree> SFDITEM_REG__PMU_BKR24
//    <name> BKR24 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001958) Back-up Data Register 24 </i>
//    <loc> ( (unsigned char)((PMU_BKR24 >> 0) & 0xFF), ((PMU_BKR24 = (PMU_BKR24 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PMU_BKR24_BACKUP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PMU_BKR25  --------------------------------
// SVD Line: 15872

unsigned char PMU_BKR25 __AT (0x40001959);



// ------------------------------  Field Item: PMU_BKR25_BACKUP  ----------------------------------
// SVD Line: 15880

//  <item> SFDITEM_FIELD__PMU_BKR25_BACKUP
//    <name> BACKUP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001959) Back-up Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((PMU_BKR25 >> 0) & 0xFF), ((PMU_BKR25 = (PMU_BKR25 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PMU_BKR25  -----------------------------------
// SVD Line: 15872

//  <rtree> SFDITEM_REG__PMU_BKR25
//    <name> BKR25 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40001959) Back-up Data Register 25 </i>
//    <loc> ( (unsigned char)((PMU_BKR25 >> 0) & 0xFF), ((PMU_BKR25 = (PMU_BKR25 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PMU_BKR25_BACKUP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PMU_BKR26  --------------------------------
// SVD Line: 15888

unsigned char PMU_BKR26 __AT (0x4000195A);



// ------------------------------  Field Item: PMU_BKR26_BACKUP  ----------------------------------
// SVD Line: 15896

//  <item> SFDITEM_FIELD__PMU_BKR26_BACKUP
//    <name> BACKUP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000195A) Back-up Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((PMU_BKR26 >> 0) & 0xFF), ((PMU_BKR26 = (PMU_BKR26 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PMU_BKR26  -----------------------------------
// SVD Line: 15888

//  <rtree> SFDITEM_REG__PMU_BKR26
//    <name> BKR26 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000195A) Back-up Data Register 26 </i>
//    <loc> ( (unsigned char)((PMU_BKR26 >> 0) & 0xFF), ((PMU_BKR26 = (PMU_BKR26 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PMU_BKR26_BACKUP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PMU_BKR27  --------------------------------
// SVD Line: 15904

unsigned char PMU_BKR27 __AT (0x4000195B);



// ------------------------------  Field Item: PMU_BKR27_BACKUP  ----------------------------------
// SVD Line: 15912

//  <item> SFDITEM_FIELD__PMU_BKR27_BACKUP
//    <name> BACKUP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000195B) Back-up Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((PMU_BKR27 >> 0) & 0xFF), ((PMU_BKR27 = (PMU_BKR27 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PMU_BKR27  -----------------------------------
// SVD Line: 15904

//  <rtree> SFDITEM_REG__PMU_BKR27
//    <name> BKR27 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000195B) Back-up Data Register 27 </i>
//    <loc> ( (unsigned char)((PMU_BKR27 >> 0) & 0xFF), ((PMU_BKR27 = (PMU_BKR27 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PMU_BKR27_BACKUP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PMU_BKR28  --------------------------------
// SVD Line: 15920

unsigned char PMU_BKR28 __AT (0x4000195C);



// ------------------------------  Field Item: PMU_BKR28_BACKUP  ----------------------------------
// SVD Line: 15928

//  <item> SFDITEM_FIELD__PMU_BKR28_BACKUP
//    <name> BACKUP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000195C) Back-up Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((PMU_BKR28 >> 0) & 0xFF), ((PMU_BKR28 = (PMU_BKR28 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PMU_BKR28  -----------------------------------
// SVD Line: 15920

//  <rtree> SFDITEM_REG__PMU_BKR28
//    <name> BKR28 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000195C) Back-up Data Register 28 </i>
//    <loc> ( (unsigned char)((PMU_BKR28 >> 0) & 0xFF), ((PMU_BKR28 = (PMU_BKR28 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PMU_BKR28_BACKUP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PMU_BKR29  --------------------------------
// SVD Line: 15936

unsigned char PMU_BKR29 __AT (0x4000195D);



// ------------------------------  Field Item: PMU_BKR29_BACKUP  ----------------------------------
// SVD Line: 15944

//  <item> SFDITEM_FIELD__PMU_BKR29_BACKUP
//    <name> BACKUP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000195D) Back-up Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((PMU_BKR29 >> 0) & 0xFF), ((PMU_BKR29 = (PMU_BKR29 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PMU_BKR29  -----------------------------------
// SVD Line: 15936

//  <rtree> SFDITEM_REG__PMU_BKR29
//    <name> BKR29 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000195D) Back-up Data Register 29 </i>
//    <loc> ( (unsigned char)((PMU_BKR29 >> 0) & 0xFF), ((PMU_BKR29 = (PMU_BKR29 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PMU_BKR29_BACKUP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PMU_BKR30  --------------------------------
// SVD Line: 15952

unsigned char PMU_BKR30 __AT (0x4000195E);



// ------------------------------  Field Item: PMU_BKR30_BACKUP  ----------------------------------
// SVD Line: 15960

//  <item> SFDITEM_FIELD__PMU_BKR30_BACKUP
//    <name> BACKUP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000195E) Back-up Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((PMU_BKR30 >> 0) & 0xFF), ((PMU_BKR30 = (PMU_BKR30 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PMU_BKR30  -----------------------------------
// SVD Line: 15952

//  <rtree> SFDITEM_REG__PMU_BKR30
//    <name> BKR30 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000195E) Back-up Data Register 30 </i>
//    <loc> ( (unsigned char)((PMU_BKR30 >> 0) & 0xFF), ((PMU_BKR30 = (PMU_BKR30 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PMU_BKR30_BACKUP </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: PMU_BKR31  --------------------------------
// SVD Line: 15968

unsigned char PMU_BKR31 __AT (0x4000195F);



// ------------------------------  Field Item: PMU_BKR31_BACKUP  ----------------------------------
// SVD Line: 15976

//  <item> SFDITEM_FIELD__PMU_BKR31_BACKUP
//    <name> BACKUP </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000195F) Back-up Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((PMU_BKR31 >> 0) & 0xFF), ((PMU_BKR31 = (PMU_BKR31 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: PMU_BKR31  -----------------------------------
// SVD Line: 15968

//  <rtree> SFDITEM_REG__PMU_BKR31
//    <name> BKR31 </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000195F) Back-up Data Register 31 </i>
//    <loc> ( (unsigned char)((PMU_BKR31 >> 0) & 0xFF), ((PMU_BKR31 = (PMU_BKR31 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__PMU_BKR31_BACKUP </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: PMU  --------------------------------------
// SVD Line: 15380

//  <view> PMU
//    <name> PMU </name>
//    <item> SFDITEM_REG__PMU_PWRCR </item>
//    <item> SFDITEM_REG__PMU_BKR0 </item>
//    <item> SFDITEM_REG__PMU_BKR1 </item>
//    <item> SFDITEM_REG__PMU_BKR2 </item>
//    <item> SFDITEM_REG__PMU_BKR3 </item>
//    <item> SFDITEM_REG__PMU_BKR4 </item>
//    <item> SFDITEM_REG__PMU_BKR5 </item>
//    <item> SFDITEM_REG__PMU_BKR6 </item>
//    <item> SFDITEM_REG__PMU_BKR7 </item>
//    <item> SFDITEM_REG__PMU_BKR8 </item>
//    <item> SFDITEM_REG__PMU_BKR9 </item>
//    <item> SFDITEM_REG__PMU_BKR10 </item>
//    <item> SFDITEM_REG__PMU_BKR11 </item>
//    <item> SFDITEM_REG__PMU_BKR12 </item>
//    <item> SFDITEM_REG__PMU_BKR13 </item>
//    <item> SFDITEM_REG__PMU_BKR14 </item>
//    <item> SFDITEM_REG__PMU_BKR15 </item>
//    <item> SFDITEM_REG__PMU_BKR16 </item>
//    <item> SFDITEM_REG__PMU_BKR17 </item>
//    <item> SFDITEM_REG__PMU_BKR18 </item>
//    <item> SFDITEM_REG__PMU_BKR19 </item>
//    <item> SFDITEM_REG__PMU_BKR20 </item>
//    <item> SFDITEM_REG__PMU_BKR21 </item>
//    <item> SFDITEM_REG__PMU_BKR22 </item>
//    <item> SFDITEM_REG__PMU_BKR23 </item>
//    <item> SFDITEM_REG__PMU_BKR24 </item>
//    <item> SFDITEM_REG__PMU_BKR25 </item>
//    <item> SFDITEM_REG__PMU_BKR26 </item>
//    <item> SFDITEM_REG__PMU_BKR27 </item>
//    <item> SFDITEM_REG__PMU_BKR28 </item>
//    <item> SFDITEM_REG__PMU_BKR29 </item>
//    <item> SFDITEM_REG__PMU_BKR30 </item>
//    <item> SFDITEM_REG__PMU_BKR31 </item>
//  </view>
//  


// -----------------------------  Register Item Address: FMC_ADR  ---------------------------------
// SVD Line: 16000

unsigned int FMC_ADR __AT (0x40001B00);



// --------------------------------  Field Item: FMC_ADR_ADDR  ------------------------------------
// SVD Line: 16009

//  <item> SFDITEM_FIELD__FMC_ADR_ADDR
//    <name> ADDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001B00) Flash Memory Address Pointer </i>
//    <edit> 
//      <loc> ( (unsigned int)((FMC_ADR >> 0) & 0xFFFFFFFF), ((FMC_ADR = (FMC_ADR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: FMC_ADR  ------------------------------------
// SVD Line: 16000

//  <rtree> SFDITEM_REG__FMC_ADR
//    <name> ADR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001B00) Flash Memory Address Register </i>
//    <loc> ( (unsigned int)((FMC_ADR >> 0) & 0xFFFFFFFF), ((FMC_ADR = (FMC_ADR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FMC_ADR_ADDR </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: FMC_IDR1  --------------------------------
// SVD Line: 16017

unsigned int FMC_IDR1 __AT (0x40001B04);



// --------------------------------  Field Item: FMC_IDR1_ID1  ------------------------------------
// SVD Line: 16026

//  <item> SFDITEM_FIELD__FMC_IDR1_ID1
//    <name> ID1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001B04) Flash Memory Identification 0 </i>
//    <edit> 
//      <loc> ( (unsigned int)((FMC_IDR1 >> 0) & 0xFFFFFFFF), ((FMC_IDR1 = (FMC_IDR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: FMC_IDR1  ------------------------------------
// SVD Line: 16017

//  <rtree> SFDITEM_REG__FMC_IDR1
//    <name> IDR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001B04) Flash Memory Identification Register 1 </i>
//    <loc> ( (unsigned int)((FMC_IDR1 >> 0) & 0xFFFFFFFF), ((FMC_IDR1 = (FMC_IDR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FMC_IDR1_ID1 </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: FMC_IDR2  --------------------------------
// SVD Line: 16034

unsigned int FMC_IDR2 __AT (0x40001B08);



// --------------------------------  Field Item: FMC_IDR2_ID2  ------------------------------------
// SVD Line: 16043

//  <item> SFDITEM_FIELD__FMC_IDR2_ID2
//    <name> ID2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001B08) Flash Memory Identification 1 </i>
//    <edit> 
//      <loc> ( (unsigned int)((FMC_IDR2 >> 0) & 0xFFFFFFFF), ((FMC_IDR2 = (FMC_IDR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: FMC_IDR2  ------------------------------------
// SVD Line: 16034

//  <rtree> SFDITEM_REG__FMC_IDR2
//    <name> IDR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001B08) Flash Memory Identification Register 2 </i>
//    <loc> ( (unsigned int)((FMC_IDR2 >> 0) & 0xFFFFFFFF), ((FMC_IDR2 = (FMC_IDR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FMC_IDR2_ID2 </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: FMC_CR  ---------------------------------
// SVD Line: 16051

unsigned int FMC_CR __AT (0x40001B0C);



// --------------------------------  Field Item: FMC_CR_WTIDKY  -----------------------------------
// SVD Line: 16060

//  <item> SFDITEM_FIELD__FMC_CR_WTIDKY
//    <name> WTIDKY </name>
//    <w> 
//    <i> [Bits 31..16] WO (@ 0x40001B0C) Write Identification Key (0x6c93) </i>
//    <edit> 
//      <loc> ( (unsigned short)((FMC_CR >> 16) & 0x0), ((FMC_CR = (FMC_CR & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: FMC_CR_FMKEY  ------------------------------------
// SVD Line: 16073

//  <item> SFDITEM_FIELD__FMC_CR_FMKEY
//    <name> FMKEY </name>
//    <rw> 
//    <i> [Bits 15..8] RW (@ 0x40001B0C) Flash Memory Operation Area Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((FMC_CR >> 8) & 0xFF), ((FMC_CR = (FMC_CR & ~(0xFFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: FMC_CR_FMBUSY  -----------------------------------
// SVD Line: 16079

//  <item> SFDITEM_FIELD__FMC_CR_FMBUSY
//    <name> FMBUSY </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x40001B0C) Flash Memory Operation Mode Busy </i>
//    <check> 
//      <loc> ( (unsigned int) FMC_CR ) </loc>
//      <o.7..7> FMBUSY
//    </check>
//  </item>
//  


// ---------------------------------  Field Item: FMC_CR_FMOD  ------------------------------------
// SVD Line: 16085

//  <item> SFDITEM_FIELD__FMC_CR_FMOD
//    <name> FMOD </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40001B0C) Flash Memory Operation Mode Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((FMC_CR >> 0) & 0xF), ((FMC_CR = (FMC_CR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: FMC_CR  -------------------------------------
// SVD Line: 16051

//  <rtree> SFDITEM_REG__FMC_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001B0C) Flash Memory Control Register </i>
//    <loc> ( (unsigned int)((FMC_CR >> 0) & 0xFFFFFFFF), ((FMC_CR = (FMC_CR & ~(0xFFFFFF0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FMC_CR_WTIDKY </item>
//    <item> SFDITEM_FIELD__FMC_CR_FMKEY </item>
//    <item> SFDITEM_FIELD__FMC_CR_FMBUSY </item>
//    <item> SFDITEM_FIELD__FMC_CR_FMOD </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: FMC_BCR  ---------------------------------
// SVD Line: 16093

unsigned int FMC_BCR __AT (0x40001B10);



// -------------------------------  Field Item: FMC_BCR_WTIDKY  -----------------------------------
// SVD Line: 16102

//  <item> SFDITEM_FIELD__FMC_BCR_WTIDKY
//    <name> WTIDKY </name>
//    <w> 
//    <i> [Bits 31..16] WO (@ 0x40001B10) Write Identification Key (0xc1be) </i>
//    <edit> 
//      <loc> ( (unsigned short)((FMC_BCR >> 16) & 0x0), ((FMC_BCR = (FMC_BCR & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: FMC_BCR_CNF3BEN  ----------------------------------
// SVD Line: 16115

//  <item> SFDITEM_FIELD__FMC_BCR_CNF3BEN
//    <name> CNF3BEN </name>
//    <rw> 
//    <i> [Bits 11..8] RW (@ 0x40001B10) Configure Option Page 3 Bulk Erase Enable </i>
//    <edit> 
//      <loc> ( (unsigned char)((FMC_BCR >> 8) & 0xF), ((FMC_BCR = (FMC_BCR & ~(0xFUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: FMC_BCR_CNF2BEN  ----------------------------------
// SVD Line: 16121

//  <item> SFDITEM_FIELD__FMC_BCR_CNF2BEN
//    <name> CNF2BEN </name>
//    <rw> 
//    <i> [Bits 7..4] RW (@ 0x40001B10) Configure Option Page 2 Bulk Erase Enable </i>
//    <edit> 
//      <loc> ( (unsigned char)((FMC_BCR >> 4) & 0xF), ((FMC_BCR = (FMC_BCR & ~(0xFUL << 4 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 4 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: FMC_BCR_CNF1BEN  ----------------------------------
// SVD Line: 16127

//  <item> SFDITEM_FIELD__FMC_BCR_CNF1BEN
//    <name> CNF1BEN </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40001B10) Configure Option Page 1 Bulk Erase Enable </i>
//    <edit> 
//      <loc> ( (unsigned char)((FMC_BCR >> 0) & 0xF), ((FMC_BCR = (FMC_BCR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: FMC_BCR  ------------------------------------
// SVD Line: 16093

//  <rtree> SFDITEM_REG__FMC_BCR
//    <name> BCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001B10) Flash Memory Configure Area Bulk Erase Control Register </i>
//    <loc> ( (unsigned int)((FMC_BCR >> 0) & 0xFFFFFFFF), ((FMC_BCR = (FMC_BCR & ~(0xFFFF0FFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF0FFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FMC_BCR_WTIDKY </item>
//    <item> SFDITEM_FIELD__FMC_BCR_CNF3BEN </item>
//    <item> SFDITEM_FIELD__FMC_BCR_CNF2BEN </item>
//    <item> SFDITEM_FIELD__FMC_BCR_CNF1BEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: FMC_ERFLAG  -------------------------------
// SVD Line: 16135

unsigned int FMC_ERFLAG __AT (0x40001B14);



// -----------------------------  Field Item: FMC_ERFLAG_INSTFLAG  --------------------------------
// SVD Line: 16144

//  <item> SFDITEM_FIELD__FMC_ERFLAG_INSTFLAG
//    <name> INSTFLAG </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001B14) Don't care </i>
//    <check> 
//      <loc> ( (unsigned int) FMC_ERFLAG ) </loc>
//      <o.1..1> INSTFLAG
//    </check>
//  </item>
//  


// -----------------------------  Field Item: FMC_ERFLAG_FMOPFLAG  --------------------------------
// SVD Line: 16150

//  <item> SFDITEM_FIELD__FMC_ERFLAG_FMOPFLAG
//    <name> FMOPFLAG </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001B14) Error bit of Flash Memory Operation Procedure </i>
//    <check> 
//      <loc> ( (unsigned int) FMC_ERFLAG ) </loc>
//      <o.0..0> FMOPFLAG
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: FMC_ERFLAG  -----------------------------------
// SVD Line: 16135

//  <rtree> SFDITEM_REG__FMC_ERFLAG
//    <name> ERFLAG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001B14) Flash Memory Error Flag </i>
//    <loc> ( (unsigned int)((FMC_ERFLAG >> 0) & 0xFFFFFFFF), ((FMC_ERFLAG = (FMC_ERFLAG & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__FMC_ERFLAG_INSTFLAG </item>
//    <item> SFDITEM_FIELD__FMC_ERFLAG_FMOPFLAG </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: FMC_PAGEBUF  -------------------------------
// SVD Line: 16158

unsigned int FMC_PAGEBUF __AT (0x40001C00);



// -------------------------------  Register Item: FMC_PAGEBUF  -----------------------------------
// SVD Line: 16158

//  <item> SFDITEM_REG__FMC_PAGEBUF
//    <name> PAGEBUF </name>
//    <i> [Bits 31..0] WO (@ 0x40001C00) Flash Memory Page Buffer Area (128bytes/Accessed by 32bit Word Only) </i>
//    <edit> 
//      <loc> ( (unsigned int)((FMC_PAGEBUF >> 0) & 0xFFFFFFFF), ((FMC_PAGEBUF = (FMC_PAGEBUF & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------------  Peripheral View: FMC  --------------------------------------
// SVD Line: 15986

//  <view> FMC
//    <name> FMC </name>
//    <item> SFDITEM_REG__FMC_ADR </item>
//    <item> SFDITEM_REG__FMC_IDR1 </item>
//    <item> SFDITEM_REG__FMC_IDR2 </item>
//    <item> SFDITEM_REG__FMC_CR </item>
//    <item> SFDITEM_REG__FMC_BCR </item>
//    <item> SFDITEM_REG__FMC_ERFLAG </item>
//    <item> SFDITEM_REG__FMC_PAGEBUF </item>
//  </view>
//  


// ------------------------------  Register Item Address: WDT_CR  ---------------------------------
// SVD Line: 16188

unsigned int WDT_CR __AT (0x40001A00);



// --------------------------------  Field Item: WDT_CR_WTIDKY  -----------------------------------
// SVD Line: 16197

//  <item> SFDITEM_FIELD__WDT_CR_WTIDKY
//    <name> WTIDKY </name>
//    <w> 
//    <i> [Bits 31..16] WO (@ 0x40001A00) Write Identification Key (0x5a69) </i>
//    <edit> 
//      <loc> ( (unsigned short)((WDT_CR >> 16) & 0x0), ((WDT_CR = (WDT_CR & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Field Item: WDT_CR_RSTEN  ------------------------------------
// SVD Line: 16210

//  <item> SFDITEM_FIELD__WDT_CR_RSTEN
//    <name> RSTEN </name>
//    <rw> 
//    <i> [Bits 15..10] RW (@ 0x40001A00) \nWatch-Dog Timer Reset Enable\n0 : Enable = Enable Watch-Dog Timer reset.\n1 : Reserved - do not use\n2 : Reserved - do not use\n3 : Reserved - do not use\n4 : Reserved - do not use\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use\n16 : Reserved - do not use\n17 : Reserved - do not use\n18 : Reserved - do not use\n19 : Reserved - do not use\n20 : Reserved - do not use\n21 : Reserved - do not use\n22 : Reserved - do not use\n23 : Reserved - do not use\n24 : Reserved - do not use\n25 : Reserved - do not use\n26 : Reserved - do not use\n27 : Reserved - do not use\n28 : Reserved - do not use\n29 : Reserved - do not use\n30 : Reserved - do not use\n31 : Reserved - do not use\n32 : Reserved - do not use\n33 : Reserved - do not use\n34 : Reserved - do not use\n35 : Reserved - do not use\n36 : Reserved - do not use\n37 : Disable = Disable Watch-Dog Timer reset. (0x25)\n38 : Reserved - do not use\n39 : Reserved - do not use\n40 : Reserved - do not use\n41 : Reserved - do not use\n42 : Reserved - do not use\n43 : Reserved - do not use\n44 : Reserved - do not use\n45 : Reserved - do not use\n46 : Reserved - do not use\n47 : Reserved - do not use\n48 : Reserved - do not use\n49 : Reserved - do not use\n50 : Reserved - do not use\n51 : Reserved - do not use\n52 : Reserved - do not use\n53 : Reserved - do not use\n54 : Reserved - do not use\n55 : Reserved - do not use\n56 : Reserved - do not use\n57 : Reserved - do not use\n58 : Reserved - do not use\n59 : Reserved - do not use\n60 : Reserved - do not use\n61 : Reserved - do not use\n62 : Reserved - do not use\n63 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) WDT_CR ) </loc>
//      <o.15..10> RSTEN
//        <0=> 0: Enable = Enable Watch-Dog Timer reset.
//        <1=> 1: 
//        <2=> 2: 
//        <3=> 3: 
//        <4=> 4: 
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//        <16=> 16: 
//        <17=> 17: 
//        <18=> 18: 
//        <19=> 19: 
//        <20=> 20: 
//        <21=> 21: 
//        <22=> 22: 
//        <23=> 23: 
//        <24=> 24: 
//        <25=> 25: 
//        <26=> 26: 
//        <27=> 27: 
//        <28=> 28: 
//        <29=> 29: 
//        <30=> 30: 
//        <31=> 31: 
//        <32=> 32: 
//        <33=> 33: 
//        <34=> 34: 
//        <35=> 35: 
//        <36=> 36: 
//        <37=> 37: Disable = Disable Watch-Dog Timer reset. (0x25)
//        <38=> 38: 
//        <39=> 39: 
//        <40=> 40: 
//        <41=> 41: 
//        <42=> 42: 
//        <43=> 43: 
//        <44=> 44: 
//        <45=> 45: 
//        <46=> 46: 
//        <47=> 47: 
//        <48=> 48: 
//        <49=> 49: 
//        <50=> 50: 
//        <51=> 51: 
//        <52=> 52: 
//        <53=> 53: 
//        <54=> 54: 
//        <55=> 55: 
//        <56=> 56: 
//        <57=> 57: 
//        <58=> 58: 
//        <59=> 59: 
//        <60=> 60: 
//        <61=> 61: 
//        <62=> 62: 
//        <63=> 63: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: WDT_CR_CNTEN  ------------------------------------
// SVD Line: 16228

//  <item> SFDITEM_FIELD__WDT_CR_CNTEN
//    <name> CNTEN </name>
//    <rw> 
//    <i> [Bits 9..4] RW (@ 0x40001A00) \nWatch-Dog Timer Counter Enable\n0 : Enable = Enable Watch-Dog Timer counter.\n1 : Reserved - do not use\n2 : Reserved - do not use\n3 : Reserved - do not use\n4 : Reserved - do not use\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use\n8 : Reserved - do not use\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use\n16 : Reserved - do not use\n17 : Reserved - do not use\n18 : Reserved - do not use\n19 : Reserved - do not use\n20 : Reserved - do not use\n21 : Reserved - do not use\n22 : Reserved - do not use\n23 : Reserved - do not use\n24 : Reserved - do not use\n25 : Reserved - do not use\n26 : Disable = Disable Watch-Dog Timer counter. (0x1a)\n27 : Reserved - do not use\n28 : Reserved - do not use\n29 : Reserved - do not use\n30 : Reserved - do not use\n31 : Reserved - do not use\n32 : Reserved - do not use\n33 : Reserved - do not use\n34 : Reserved - do not use\n35 : Reserved - do not use\n36 : Reserved - do not use\n37 : Reserved - do not use\n38 : Reserved - do not use\n39 : Reserved - do not use\n40 : Reserved - do not use\n41 : Reserved - do not use\n42 : Reserved - do not use\n43 : Reserved - do not use\n44 : Reserved - do not use\n45 : Reserved - do not use\n46 : Reserved - do not use\n47 : Reserved - do not use\n48 : Reserved - do not use\n49 : Reserved - do not use\n50 : Reserved - do not use\n51 : Reserved - do not use\n52 : Reserved - do not use\n53 : Reserved - do not use\n54 : Reserved - do not use\n55 : Reserved - do not use\n56 : Reserved - do not use\n57 : Reserved - do not use\n58 : Reserved - do not use\n59 : Reserved - do not use\n60 : Reserved - do not use\n61 : Reserved - do not use\n62 : Reserved - do not use\n63 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) WDT_CR ) </loc>
//      <o.9..4> CNTEN
//        <0=> 0: Enable = Enable Watch-Dog Timer counter.
//        <1=> 1: 
//        <2=> 2: 
//        <3=> 3: 
//        <4=> 4: 
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//        <8=> 8: 
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//        <16=> 16: 
//        <17=> 17: 
//        <18=> 18: 
//        <19=> 19: 
//        <20=> 20: 
//        <21=> 21: 
//        <22=> 22: 
//        <23=> 23: 
//        <24=> 24: 
//        <25=> 25: 
//        <26=> 26: Disable = Disable Watch-Dog Timer counter. (0x1a)
//        <27=> 27: 
//        <28=> 28: 
//        <29=> 29: 
//        <30=> 30: 
//        <31=> 31: 
//        <32=> 32: 
//        <33=> 33: 
//        <34=> 34: 
//        <35=> 35: 
//        <36=> 36: 
//        <37=> 37: 
//        <38=> 38: 
//        <39=> 39: 
//        <40=> 40: 
//        <41=> 41: 
//        <42=> 42: 
//        <43=> 43: 
//        <44=> 44: 
//        <45=> 45: 
//        <46=> 46: 
//        <47=> 47: 
//        <48=> 48: 
//        <49=> 49: 
//        <50=> 50: 
//        <51=> 51: 
//        <52=> 52: 
//        <53=> 53: 
//        <54=> 54: 
//        <55=> 55: 
//        <56=> 56: 
//        <57=> 57: 
//        <58=> 58: 
//        <59=> 59: 
//        <60=> 60: 
//        <61=> 61: 
//        <62=> 62: 
//        <63=> 63: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: WDT_CR_WINMIEN  -----------------------------------
// SVD Line: 16246

//  <item> SFDITEM_FIELD__WDT_CR_WINMIEN
//    <name> WINMIEN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40001A00) \nWatch-Dog Timer Window Match Interrupt Enable\n0 : Disable = Disable window data match interrupt.\n1 : Enable = Enable window data match interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) WDT_CR ) </loc>
//      <o.3..3> WINMIEN
//        <0=> 0: Disable = Disable window data match interrupt.
//        <1=> 1: Enable = Enable window data match interrupt.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: WDT_CR_UNFIEN  -----------------------------------
// SVD Line: 16264

//  <item> SFDITEM_FIELD__WDT_CR_UNFIEN
//    <name> UNFIEN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40001A00) \nWatch-Dog Timer Underflow Interrupt Enable\n0 : Disable = Disable Watch-Dog Timer underflow interrupt.\n1 : Enable = Enable Watch-Dog Timer underflow interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) WDT_CR ) </loc>
//      <o.2..2> UNFIEN
//        <0=> 0: Disable = Disable Watch-Dog Timer underflow interrupt.
//        <1=> 1: Enable = Enable Watch-Dog Timer underflow interrupt.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: WDT_CR_CLKDIV  -----------------------------------
// SVD Line: 16282

//  <item> SFDITEM_FIELD__WDT_CR_CLKDIV
//    <name> CLKDIV </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40001A00) \nWatch-Dog Timer Clock Divider\n0 : fWDT4 = fWDT/4\n1 : fWDT16 = fWDT/16\n2 : fWDT64 = fWDT/64\n3 : fWDT256 = fWDT/256 </i>
//    <combo> 
//      <loc> ( (unsigned int) WDT_CR ) </loc>
//      <o.1..0> CLKDIV
//        <0=> 0: fWDT4 = fWDT/4
//        <1=> 1: fWDT16 = fWDT/16
//        <2=> 2: fWDT64 = fWDT/64
//        <3=> 3: fWDT256 = fWDT/256
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: WDT_CR  -------------------------------------
// SVD Line: 16188

//  <rtree> SFDITEM_REG__WDT_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001A00) Watch-Dog Timer Control Register </i>
//    <loc> ( (unsigned int)((WDT_CR >> 0) & 0xFFFFFFFF), ((WDT_CR = (WDT_CR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__WDT_CR_WTIDKY </item>
//    <item> SFDITEM_FIELD__WDT_CR_RSTEN </item>
//    <item> SFDITEM_FIELD__WDT_CR_CNTEN </item>
//    <item> SFDITEM_FIELD__WDT_CR_WINMIEN </item>
//    <item> SFDITEM_FIELD__WDT_CR_UNFIEN </item>
//    <item> SFDITEM_FIELD__WDT_CR_CLKDIV </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: WDT_SR  ---------------------------------
// SVD Line: 16312

unsigned int WDT_SR __AT (0x40001A04);



// -------------------------------  Field Item: WDT_SR_DBGCNTEN  ----------------------------------
// SVD Line: 16321

//  <item> SFDITEM_FIELD__WDT_SR_DBGCNTEN
//    <name> DBGCNTEN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40001A04) \nWatch-Dog Timer Counter Enable When the core is halted in debug mode\n0 : Run = The Watch-Dog Timer counter continues even if the core is halted\n1 : Stop = The Watch-Dog Timer counter is stopped when the core is halted </i>
//    <combo> 
//      <loc> ( (unsigned int) WDT_SR ) </loc>
//      <o.7..7> DBGCNTEN
//        <0=> 0: Run = The Watch-Dog Timer counter continues even if the core is halted
//        <1=> 1: Stop = The Watch-Dog Timer counter is stopped when the core is halted
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: WDT_SR_WINMIFLAG  ----------------------------------
// SVD Line: 16339

//  <item> SFDITEM_FIELD__WDT_SR_WINMIFLAG
//    <name> WINMIFLAG </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40001A04) \nWatch-Dog Timer Window Match Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) WDT_SR ) </loc>
//      <o.1..1> WINMIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: WDT_SR_UNFIFLAG  ----------------------------------
// SVD Line: 16357

//  <item> SFDITEM_FIELD__WDT_SR_UNFIFLAG
//    <name> UNFIFLAG </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40001A04) \nWatch-Dog Timer Underflow Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) WDT_SR ) </loc>
//      <o.0..0> UNFIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: WDT_SR  -------------------------------------
// SVD Line: 16312

//  <rtree> SFDITEM_REG__WDT_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001A04) Watch-Dog Timer Status Register </i>
//    <loc> ( (unsigned int)((WDT_SR >> 0) & 0xFFFFFFFF), ((WDT_SR = (WDT_SR & ~(0x83UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x83) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__WDT_SR_DBGCNTEN </item>
//    <item> SFDITEM_FIELD__WDT_SR_WINMIFLAG </item>
//    <item> SFDITEM_FIELD__WDT_SR_UNFIFLAG </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: WDT_DR  ---------------------------------
// SVD Line: 16377

unsigned int WDT_DR __AT (0x40001A08);



// ---------------------------------  Field Item: WDT_DR_DATA  ------------------------------------
// SVD Line: 16386

//  <item> SFDITEM_FIELD__WDT_DR_DATA
//    <name> DATA </name>
//    <rw> 
//    <i> [Bits 23..0] RW (@ 0x40001A08) Watch-Dog Timer Data </i>
//    <edit> 
//      <loc> ( (unsigned int)((WDT_DR >> 0) & 0xFFFFFF), ((WDT_DR = (WDT_DR & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: WDT_DR  -------------------------------------
// SVD Line: 16377

//  <rtree> SFDITEM_REG__WDT_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001A08) Watch-Dog Timer Data Register </i>
//    <loc> ( (unsigned int)((WDT_DR >> 0) & 0xFFFFFFFF), ((WDT_DR = (WDT_DR & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__WDT_DR_DATA </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: WDT_CNT  ---------------------------------
// SVD Line: 16394

unsigned int WDT_CNT __AT (0x40001A0C);



// ---------------------------------  Field Item: WDT_CNT_CNT  ------------------------------------
// SVD Line: 16403

//  <item> SFDITEM_FIELD__WDT_CNT_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 23..0] RO (@ 0x40001A0C) Watch-Dog Timer Counter </i>
//    <edit> 
//      <loc> ( (unsigned int)((WDT_CNT >> 0) & 0xFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: WDT_CNT  ------------------------------------
// SVD Line: 16394

//  <rtree> SFDITEM_REG__WDT_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40001A0C) Watch-Dog Timer Counter Register </i>
//    <loc> ( (unsigned int)((WDT_CNT >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__WDT_CNT_CNT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: WDT_WINDR  --------------------------------
// SVD Line: 16411

unsigned int WDT_WINDR __AT (0x40001A10);



// -------------------------------  Field Item: WDT_WINDR_WDATA  ----------------------------------
// SVD Line: 16420

//  <item> SFDITEM_FIELD__WDT_WINDR_WDATA
//    <name> WDATA </name>
//    <rw> 
//    <i> [Bits 23..0] RW (@ 0x40001A10) Watch-Dog Timer Window Data </i>
//    <edit> 
//      <loc> ( (unsigned int)((WDT_WINDR >> 0) & 0xFFFFFF), ((WDT_WINDR = (WDT_WINDR & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: WDT_WINDR  -----------------------------------
// SVD Line: 16411

//  <rtree> SFDITEM_REG__WDT_WINDR
//    <name> WINDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40001A10) Watch-Dog Timer Window Data Register </i>
//    <loc> ( (unsigned int)((WDT_WINDR >> 0) & 0xFFFFFFFF), ((WDT_WINDR = (WDT_WINDR & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__WDT_WINDR_WDATA </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: WDT_CNTR  --------------------------------
// SVD Line: 16428

unsigned int WDT_CNTR __AT (0x40001A14);



// --------------------------------  Field Item: WDT_CNTR_CNTR  -----------------------------------
// SVD Line: 16437

//  <item> SFDITEM_FIELD__WDT_CNTR_CNTR
//    <name> CNTR </name>
//    <w> 
//    <i> [Bits 7..0] WO (@ 0x40001A14) Watch-Dog Timer Counter Reload </i>
//    <edit> 
//      <loc> ( (unsigned char)((WDT_CNTR >> 0) & 0x0), ((WDT_CNTR = (WDT_CNTR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: WDT_CNTR  ------------------------------------
// SVD Line: 16428

//  <rtree> SFDITEM_REG__WDT_CNTR
//    <name> CNTR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40001A14) Watch-Dog Timer Counter Reload Register </i>
//    <loc> ( (unsigned int)((WDT_CNTR >> 0) & 0xFFFFFFFF), ((WDT_CNTR = (WDT_CNTR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__WDT_CNTR_CNTR </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: WDT  --------------------------------------
// SVD Line: 16169

//  <view> WDT
//    <name> WDT </name>
//    <item> SFDITEM_REG__WDT_CR </item>
//    <item> SFDITEM_REG__WDT_SR </item>
//    <item> SFDITEM_REG__WDT_DR </item>
//    <item> SFDITEM_REG__WDT_CNT </item>
//    <item> SFDITEM_REG__WDT_WINDR </item>
//    <item> SFDITEM_REG__WDT_CNTR </item>
//  </view>
//  


// -----------------------------  Register Item Address: RTCC_CR  ---------------------------------
// SVD Line: 16478

unsigned int RTCC_CR __AT (0x40005200);



// --------------------------------  Field Item: RTCC_CR_RTEN  ------------------------------------
// SVD Line: 16487

//  <item> SFDITEM_FIELD__RTCC_CR_RTEN
//    <name> RTEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005200) RTCC Enable </i>
//    <check> 
//      <loc> ( (unsigned int) RTCC_CR ) </loc>
//      <o.15..15> RTEN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTCC_CR_RTIN  ------------------------------------
// SVD Line: 16493

//  <item> SFDITEM_FIELD__RTCC_CR_RTIN
//    <name> RTIN </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40005200) RTCC Interrupt Interval Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTCC_CR >> 12) & 0x7), ((RTCC_CR = (RTCC_CR & ~(0x7UL << 12 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 12 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: RTCC_CR_RTIFLAG  ----------------------------------
// SVD Line: 16499

//  <item> SFDITEM_FIELD__RTCC_CR_RTIFLAG
//    <name> RTIFLAG </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40005200) RTCC Interval Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTCC_CR ) </loc>
//      <o.11..11> RTIFLAG
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTCC_CR_HS24  ------------------------------------
// SVD Line: 16505

//  <item> SFDITEM_FIELD__RTCC_CR_HS24
//    <name> HS24 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40005200) 12/24-hour System Selection </i>
//    <check> 
//      <loc> ( (unsigned int) RTCC_CR ) </loc>
//      <o.10..10> HS24
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTCC_CR_OUTSEL  -----------------------------------
// SVD Line: 16511

//  <item> SFDITEM_FIELD__RTCC_CR_OUTSEL
//    <name> OUTSEL </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40005200) RTCOUT Selection </i>
//    <check> 
//      <loc> ( (unsigned int) RTCC_CR ) </loc>
//      <o.8..8> OUTSEL
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTCC_CR_ALEN  ------------------------------------
// SVD Line: 16517

//  <item> SFDITEM_FIELD__RTCC_CR_ALEN
//    <name> ALEN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40005200) RTCC Alarm Match Operation Enable </i>
//    <check> 
//      <loc> ( (unsigned int) RTCC_CR ) </loc>
//      <o.7..7> ALEN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTCC_CR_ALIEN  -----------------------------------
// SVD Line: 16523

//  <item> SFDITEM_FIELD__RTCC_CR_ALIEN
//    <name> ALIEN </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40005200) RTCC Alarm Match Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) RTCC_CR ) </loc>
//      <o.6..6> ALIEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTCC_CR_ALIFLAG  ----------------------------------
// SVD Line: 16529

//  <item> SFDITEM_FIELD__RTCC_CR_ALIFLAG
//    <name> ALIFLAG </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40005200) RTCC Alarm Match Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTCC_CR ) </loc>
//      <o.5..5> ALIFLAG
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTCC_CR_RTWST  -----------------------------------
// SVD Line: 16535

//  <item> SFDITEM_FIELD__RTCC_CR_RTWST
//    <name> RTWST </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40005200) RTCC Wait Status Flag </i>
//    <check> 
//      <loc> ( (unsigned int) RTCC_CR ) </loc>
//      <o.1..1> RTWST
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTCC_CR_RTWAIT  -----------------------------------
// SVD Line: 16541

//  <item> SFDITEM_FIELD__RTCC_CR_RTWAIT
//    <name> RTWAIT </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005200) RTCC Wait Control </i>
//    <check> 
//      <loc> ( (unsigned int) RTCC_CR ) </loc>
//      <o.0..0> RTWAIT
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: RTCC_CR  ------------------------------------
// SVD Line: 16478

//  <rtree> SFDITEM_REG__RTCC_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005200) RTCC Control Register </i>
//    <loc> ( (unsigned int)((RTCC_CR >> 0) & 0xFFFFFFFF), ((RTCC_CR = (RTCC_CR & ~(0xFDE1UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFDE1) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTCC_CR_RTEN </item>
//    <item> SFDITEM_FIELD__RTCC_CR_RTIN </item>
//    <item> SFDITEM_FIELD__RTCC_CR_RTIFLAG </item>
//    <item> SFDITEM_FIELD__RTCC_CR_HS24 </item>
//    <item> SFDITEM_FIELD__RTCC_CR_OUTSEL </item>
//    <item> SFDITEM_FIELD__RTCC_CR_ALEN </item>
//    <item> SFDITEM_FIELD__RTCC_CR_ALIEN </item>
//    <item> SFDITEM_FIELD__RTCC_CR_ALIFLAG </item>
//    <item> SFDITEM_FIELD__RTCC_CR_RTWST </item>
//    <item> SFDITEM_FIELD__RTCC_CR_RTWAIT </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTCC_ECR  --------------------------------
// SVD Line: 16549

unsigned int RTCC_ECR __AT (0x40005204);



// --------------------------------  Field Item: RTCC_ECR_ECTM  -----------------------------------
// SVD Line: 16558

//  <item> SFDITEM_FIELD__RTCC_ECR_ECTM
//    <name> ECTM </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40005204) Time Error Correction Timing Selection </i>
//    <check> 
//      <loc> ( (unsigned int) RTCC_ECR ) </loc>
//      <o.7..7> ECTM
//    </check>
//  </item>
//  


// -------------------------------  Field Item: RTCC_ECR_ECSIGN  ----------------------------------
// SVD Line: 16564

//  <item> SFDITEM_FIELD__RTCC_ECR_ECSIGN
//    <name> ECSIGN </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40005204) Time Error Correction Data Sign </i>
//    <check> 
//      <loc> ( (unsigned int) RTCC_ECR ) </loc>
//      <o.6..6> ECSIGN
//    </check>
//  </item>
//  


// --------------------------------  Field Item: RTCC_ECR_ECV  ------------------------------------
// SVD Line: 16570

//  <item> SFDITEM_FIELD__RTCC_ECR_ECV
//    <name> ECV </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x40005204) Time Error Correction Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTCC_ECR >> 0) & 0x3F), ((RTCC_ECR = (RTCC_ECR & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTCC_ECR  ------------------------------------
// SVD Line: 16549

//  <rtree> SFDITEM_REG__RTCC_ECR
//    <name> ECR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005204) RTCC Time Error Correcton Register </i>
//    <loc> ( (unsigned int)((RTCC_ECR >> 0) & 0xFFFFFFFF), ((RTCC_ECR = (RTCC_ECR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTCC_ECR_ECTM </item>
//    <item> SFDITEM_FIELD__RTCC_ECR_ECSIGN </item>
//    <item> SFDITEM_FIELD__RTCC_ECR_ECV </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTCC_SCNT  --------------------------------
// SVD Line: 16578

unsigned int RTCC_SCNT __AT (0x40005208);



// -------------------------------  Field Item: RTCC_SCNT_RTCNT  ----------------------------------
// SVD Line: 16587

//  <item> SFDITEM_FIELD__RTCC_SCNT_RTCNT
//    <name> RTCNT </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40005208) RTCC Sub-counter </i>
//    <edit> 
//      <loc> ( (unsigned short)((RTCC_SCNT >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTCC_SCNT  -----------------------------------
// SVD Line: 16578

//  <rtree> SFDITEM_REG__RTCC_SCNT
//    <name> SCNT </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40005208) RTCC Sub-counter Register </i>
//    <loc> ( (unsigned int)((RTCC_SCNT >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__RTCC_SCNT_RTCNT </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTCC_SEC  --------------------------------
// SVD Line: 16595

unsigned int RTCC_SEC __AT (0x4000520C);



// --------------------------------  Field Item: RTCC_SEC_RSEC  -----------------------------------
// SVD Line: 16604

//  <item> SFDITEM_FIELD__RTCC_SEC_RSEC
//    <name> RSEC </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x4000520C) RTCC Second Counter </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTCC_SEC >> 0) & 0x7F), ((RTCC_SEC = (RTCC_SEC & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTCC_SEC  ------------------------------------
// SVD Line: 16595

//  <rtree> SFDITEM_REG__RTCC_SEC
//    <name> SEC </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000520C) RTCC Second Counter Register </i>
//    <loc> ( (unsigned int)((RTCC_SEC >> 0) & 0xFFFFFFFF), ((RTCC_SEC = (RTCC_SEC & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTCC_SEC_RSEC </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTCC_MIN  --------------------------------
// SVD Line: 16612

unsigned int RTCC_MIN __AT (0x40005210);



// --------------------------------  Field Item: RTCC_MIN_RMIN  -----------------------------------
// SVD Line: 16621

//  <item> SFDITEM_FIELD__RTCC_MIN_RMIN
//    <name> RMIN </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x40005210) RTCC Minute Counter </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTCC_MIN >> 0) & 0x7F), ((RTCC_MIN = (RTCC_MIN & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTCC_MIN  ------------------------------------
// SVD Line: 16612

//  <rtree> SFDITEM_REG__RTCC_MIN
//    <name> MIN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005210) RTCC Minute Counter Register </i>
//    <loc> ( (unsigned int)((RTCC_MIN >> 0) & 0xFFFFFFFF), ((RTCC_MIN = (RTCC_MIN & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTCC_MIN_RMIN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTCC_HOUR  --------------------------------
// SVD Line: 16629

unsigned int RTCC_HOUR __AT (0x40005214);



// -------------------------------  Field Item: RTCC_HOUR_RHOUR  ----------------------------------
// SVD Line: 16638

//  <item> SFDITEM_FIELD__RTCC_HOUR_RHOUR
//    <name> RHOUR </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x40005214) RTCC Hour Counter </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTCC_HOUR >> 0) & 0x7F), ((RTCC_HOUR = (RTCC_HOUR & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTCC_HOUR  -----------------------------------
// SVD Line: 16629

//  <rtree> SFDITEM_REG__RTCC_HOUR
//    <name> HOUR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005214) RTCC Hour Counter Register </i>
//    <loc> ( (unsigned int)((RTCC_HOUR >> 0) & 0xFFFFFFFF), ((RTCC_HOUR = (RTCC_HOUR & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTCC_HOUR_RHOUR </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: RTCC_DAY  --------------------------------
// SVD Line: 16646

unsigned int RTCC_DAY __AT (0x40005218);



// --------------------------------  Field Item: RTCC_DAY_RDAY  -----------------------------------
// SVD Line: 16655

//  <item> SFDITEM_FIELD__RTCC_DAY_RDAY
//    <name> RDAY </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x40005218) RTCC Day Counter </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTCC_DAY >> 0) & 0x3F), ((RTCC_DAY = (RTCC_DAY & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTCC_DAY  ------------------------------------
// SVD Line: 16646

//  <rtree> SFDITEM_REG__RTCC_DAY
//    <name> DAY </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005218) RTCC Day Counter Register </i>
//    <loc> ( (unsigned int)((RTCC_DAY >> 0) & 0xFFFFFFFF), ((RTCC_DAY = (RTCC_DAY & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTCC_DAY_RDAY </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTCC_WEEK  --------------------------------
// SVD Line: 16663

unsigned int RTCC_WEEK __AT (0x4000521C);



// -------------------------------  Field Item: RTCC_WEEK_RWEEK  ----------------------------------
// SVD Line: 16672

//  <item> SFDITEM_FIELD__RTCC_WEEK_RWEEK
//    <name> RWEEK </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x4000521C) RTCC Week Counter </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTCC_WEEK >> 0) & 0x7), ((RTCC_WEEK = (RTCC_WEEK & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTCC_WEEK  -----------------------------------
// SVD Line: 16663

//  <rtree> SFDITEM_REG__RTCC_WEEK
//    <name> WEEK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000521C) RTCC Week Counter Register </i>
//    <loc> ( (unsigned int)((RTCC_WEEK >> 0) & 0xFFFFFFFF), ((RTCC_WEEK = (RTCC_WEEK & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTCC_WEEK_RWEEK </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTCC_MONTH  -------------------------------
// SVD Line: 16680

unsigned int RTCC_MONTH __AT (0x40005220);



// ------------------------------  Field Item: RTCC_MONTH_RMONTH  ---------------------------------
// SVD Line: 16689

//  <item> SFDITEM_FIELD__RTCC_MONTH_RMONTH
//    <name> RMONTH </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40005220) RTCC Month Counter </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTCC_MONTH >> 0) & 0x1F), ((RTCC_MONTH = (RTCC_MONTH & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RTCC_MONTH  -----------------------------------
// SVD Line: 16680

//  <rtree> SFDITEM_REG__RTCC_MONTH
//    <name> MONTH </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005220) RTCC Month Counter Register </i>
//    <loc> ( (unsigned int)((RTCC_MONTH >> 0) & 0xFFFFFFFF), ((RTCC_MONTH = (RTCC_MONTH & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTCC_MONTH_RMONTH </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTCC_YEAR  --------------------------------
// SVD Line: 16697

unsigned int RTCC_YEAR __AT (0x40005224);



// -------------------------------  Field Item: RTCC_YEAR_RYEAR  ----------------------------------
// SVD Line: 16706

//  <item> SFDITEM_FIELD__RTCC_YEAR_RYEAR
//    <name> RYEAR </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40005224) RTCC Year Counter </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTCC_YEAR >> 0) & 0xFF), ((RTCC_YEAR = (RTCC_YEAR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: RTCC_YEAR  -----------------------------------
// SVD Line: 16697

//  <rtree> SFDITEM_REG__RTCC_YEAR
//    <name> YEAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005224) RTCC Year Counter Register </i>
//    <loc> ( (unsigned int)((RTCC_YEAR >> 0) & 0xFFFFFFFF), ((RTCC_YEAR = (RTCC_YEAR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTCC_YEAR_RYEAR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: RTCC_ALMIN  -------------------------------
// SVD Line: 16714

unsigned int RTCC_ALMIN __AT (0x40005228);



// -------------------------------  Field Item: RTCC_ALMIN_AMIN  ----------------------------------
// SVD Line: 16723

//  <item> SFDITEM_FIELD__RTCC_ALMIN_AMIN
//    <name> AMIN </name>
//    <rw> 
//    <i> [Bits 6..0] RW (@ 0x40005228) RTCC Alarm Minute Counter </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTCC_ALMIN >> 0) & 0x7F), ((RTCC_ALMIN = (RTCC_ALMIN & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RTCC_ALMIN  -----------------------------------
// SVD Line: 16714

//  <rtree> SFDITEM_REG__RTCC_ALMIN
//    <name> ALMIN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005228) RTCC Alarm Minute Counter Register </i>
//    <loc> ( (unsigned int)((RTCC_ALMIN >> 0) & 0xFFFFFFFF), ((RTCC_ALMIN = (RTCC_ALMIN & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTCC_ALMIN_AMIN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RTCC_ALHOUR  -------------------------------
// SVD Line: 16731

unsigned int RTCC_ALHOUR __AT (0x4000522C);



// ------------------------------  Field Item: RTCC_ALHOUR_AHOUR  ---------------------------------
// SVD Line: 16740

//  <item> SFDITEM_FIELD__RTCC_ALHOUR_AHOUR
//    <name> AHOUR </name>
//    <rw> 
//    <i> [Bits 5..0] RW (@ 0x4000522C) RTCC Alarm Hour Counter </i>
//    <edit> 
//      <loc> ( (unsigned char)((RTCC_ALHOUR >> 0) & 0x3F), ((RTCC_ALHOUR = (RTCC_ALHOUR & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: RTCC_ALHOUR  ----------------------------------
// SVD Line: 16731

//  <rtree> SFDITEM_REG__RTCC_ALHOUR
//    <name> ALHOUR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000522C) RTCC Alarm Hour Counter Register </i>
//    <loc> ( (unsigned int)((RTCC_ALHOUR >> 0) & 0xFFFFFFFF), ((RTCC_ALHOUR = (RTCC_ALHOUR & ~(0x3FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTCC_ALHOUR_AHOUR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: RTCC_ALWEEK  -------------------------------
// SVD Line: 16748

unsigned int RTCC_ALWEEK __AT (0x40005230);



// -----------------------------  Field Item: RTCC_ALWEEK_AWEEK6  ---------------------------------
// SVD Line: 16757

//  <item> SFDITEM_FIELD__RTCC_ALWEEK_AWEEK6
//    <name> AWEEK6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40005230) Saturday Alarm Setting </i>
//    <check> 
//      <loc> ( (unsigned int) RTCC_ALWEEK ) </loc>
//      <o.6..6> AWEEK6
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTCC_ALWEEK_AWEEK5  ---------------------------------
// SVD Line: 16763

//  <item> SFDITEM_FIELD__RTCC_ALWEEK_AWEEK5
//    <name> AWEEK5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40005230) Friday Alarm Setting </i>
//    <check> 
//      <loc> ( (unsigned int) RTCC_ALWEEK ) </loc>
//      <o.5..5> AWEEK5
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTCC_ALWEEK_AWEEK4  ---------------------------------
// SVD Line: 16769

//  <item> SFDITEM_FIELD__RTCC_ALWEEK_AWEEK4
//    <name> AWEEK4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40005230) Thursday Alarm Setting </i>
//    <check> 
//      <loc> ( (unsigned int) RTCC_ALWEEK ) </loc>
//      <o.4..4> AWEEK4
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTCC_ALWEEK_AWEEK3  ---------------------------------
// SVD Line: 16775

//  <item> SFDITEM_FIELD__RTCC_ALWEEK_AWEEK3
//    <name> AWEEK3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40005230) Wednesday Alarm Setting </i>
//    <check> 
//      <loc> ( (unsigned int) RTCC_ALWEEK ) </loc>
//      <o.3..3> AWEEK3
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTCC_ALWEEK_AWEEK2  ---------------------------------
// SVD Line: 16781

//  <item> SFDITEM_FIELD__RTCC_ALWEEK_AWEEK2
//    <name> AWEEK2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40005230) Tuesday Alarm Setting </i>
//    <check> 
//      <loc> ( (unsigned int) RTCC_ALWEEK ) </loc>
//      <o.2..2> AWEEK2
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTCC_ALWEEK_AWEEK1  ---------------------------------
// SVD Line: 16787

//  <item> SFDITEM_FIELD__RTCC_ALWEEK_AWEEK1
//    <name> AWEEK1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005230) Monday Alarm Setting </i>
//    <check> 
//      <loc> ( (unsigned int) RTCC_ALWEEK ) </loc>
//      <o.1..1> AWEEK1
//    </check>
//  </item>
//  


// -----------------------------  Field Item: RTCC_ALWEEK_AWEEK0  ---------------------------------
// SVD Line: 16793

//  <item> SFDITEM_FIELD__RTCC_ALWEEK_AWEEK0
//    <name> AWEEK0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005230) Sunday Alarm Setting </i>
//    <check> 
//      <loc> ( (unsigned int) RTCC_ALWEEK ) </loc>
//      <o.0..0> AWEEK0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: RTCC_ALWEEK  ----------------------------------
// SVD Line: 16748

//  <rtree> SFDITEM_REG__RTCC_ALWEEK
//    <name> ALWEEK </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005230) RTCC Alarm Week Counter Register </i>
//    <loc> ( (unsigned int)((RTCC_ALWEEK >> 0) & 0xFFFFFFFF), ((RTCC_ALWEEK = (RTCC_ALWEEK & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__RTCC_ALWEEK_AWEEK6 </item>
//    <item> SFDITEM_FIELD__RTCC_ALWEEK_AWEEK5 </item>
//    <item> SFDITEM_FIELD__RTCC_ALWEEK_AWEEK4 </item>
//    <item> SFDITEM_FIELD__RTCC_ALWEEK_AWEEK3 </item>
//    <item> SFDITEM_FIELD__RTCC_ALWEEK_AWEEK2 </item>
//    <item> SFDITEM_FIELD__RTCC_ALWEEK_AWEEK1 </item>
//    <item> SFDITEM_FIELD__RTCC_ALWEEK_AWEEK0 </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: RTCC  -------------------------------------
// SVD Line: 16459

//  <view> RTCC
//    <name> RTCC </name>
//    <item> SFDITEM_REG__RTCC_CR </item>
//    <item> SFDITEM_REG__RTCC_ECR </item>
//    <item> SFDITEM_REG__RTCC_SCNT </item>
//    <item> SFDITEM_REG__RTCC_SEC </item>
//    <item> SFDITEM_REG__RTCC_MIN </item>
//    <item> SFDITEM_REG__RTCC_HOUR </item>
//    <item> SFDITEM_REG__RTCC_DAY </item>
//    <item> SFDITEM_REG__RTCC_WEEK </item>
//    <item> SFDITEM_REG__RTCC_MONTH </item>
//    <item> SFDITEM_REG__RTCC_YEAR </item>
//    <item> SFDITEM_REG__RTCC_ALMIN </item>
//    <item> SFDITEM_REG__RTCC_ALHOUR </item>
//    <item> SFDITEM_REG__RTCC_ALWEEK </item>
//  </view>
//  


// ----------------------------  Register Item Address: TIMER4n_CR  -------------------------------
// SVD Line: 16817

unsigned int TIMER4n_CR __AT (0x51000000);



// -----------------------------  Field Item: TIMER4n_CR_T4nFRCEN  --------------------------------
// SVD Line: 16826

//  <item> SFDITEM_FIELD__TIMER4n_CR_T4nFRCEN
//    <name> T4nFRCEN </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x51000000) \nTIMER4n Output Force Level Enable\n0 : Disable = Disable output force level.\n1 : Enable = Enable output force level during the valid level of the selected Tn force input. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER4n_CR ) </loc>
//      <o.23..23> T4nFRCEN
//        <0=> 0: Disable = Disable output force level.
//        <1=> 1: Enable = Enable output force level during the valid level of the selected Tn force input.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER4n_CR_T4nFRCS  ---------------------------------
// SVD Line: 16844

//  <item> SFDITEM_FIELD__TIMER4n_CR_T4nFRCS
//    <name> T4nFRCS </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x51000000) \nTIMER4n Force Input Selection\n0 : T40 = T40 force input\n1 : T41 = T41 force input\n2 : T42 = T42 force input\n3 : T43 = T43 force input </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER4n_CR ) </loc>
//      <o.21..20> T4nFRCS
//        <0=> 0: T40 = T40 force input
//        <1=> 1: T41 = T41 force input
//        <2=> 2: T42 = T42 force input
//        <3=> 3: T43 = T43 force input
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER4n_CR_CNTSHEN  ---------------------------------
// SVD Line: 16872

//  <item> SFDITEM_FIELD__TIMER4n_CR_CNTSHEN
//    <name> CNTSHEN </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x51000000) \nTimer Counter Sharing Enable\n0 : Disable = Disable counter sharing.\n1 : Enable = Enable counter sharing. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER4n_CR ) </loc>
//      <o.19..19> CNTSHEN
//        <0=> 0: Disable = Disable counter sharing.
//        <1=> 1: Enable = Enable counter sharing.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER4n_CR_CNTSH  ----------------------------------
// SVD Line: 16890

//  <item> SFDITEM_FIELD__TIMER4n_CR_CNTSH
//    <name> CNTSH </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x51000000) \nTimer Counter Sharing Selection\n0 : T40 = Timer n uses timer 40's counter instead of itself.\n1 : T41 = Timer n uses timer 41's counter instead of itself.\n2 : T42 = Timer n uses timer 42's counter instead of itself.\n3 : T43 = Timer n uses timer 43's counter instead of itself. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER4n_CR ) </loc>
//      <o.17..16> CNTSH
//        <0=> 0: T40 = Timer n uses timer 40's counter instead of itself.
//        <1=> 1: T41 = Timer n uses timer 41's counter instead of itself.
//        <2=> 2: T42 = Timer n uses timer 42's counter instead of itself.
//        <3=> 3: T43 = Timer n uses timer 43's counter instead of itself.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER4n_CR_T4nEN  ----------------------------------
// SVD Line: 16918

//  <item> SFDITEM_FIELD__TIMER4n_CR_T4nEN
//    <name> T4nEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x51000000) \nTIMER4n Operation Enable\n0 : Disable = Disable timer n operation.\n1 : Enable = Enable timer n operation. (Counter clear and start) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER4n_CR ) </loc>
//      <o.15..15> T4nEN
//        <0=> 0: Disable = Disable timer n operation.
//        <1=> 1: Enable = Enable timer n operation. (Counter clear and start)
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER4n_CR_T4nCLK  ---------------------------------
// SVD Line: 16936

//  <item> SFDITEM_FIELD__TIMER4n_CR_T4nCLK
//    <name> T4nCLK </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x51000000) \nTIMER4n Clock Selection\n0 : IntPrescaledClock = Select the internal prescaled clock.\n1 : ExtClock = Select the external clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER4n_CR ) </loc>
//      <o.14..14> T4nCLK
//        <0=> 0: IntPrescaledClock = Select the internal prescaled clock.
//        <1=> 1: ExtClock = Select the external clock.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER4n_CR_T4nMS  ----------------------------------
// SVD Line: 16954

//  <item> SFDITEM_FIELD__TIMER4n_CR_T4nMS
//    <name> T4nMS </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x51000000) \nTIMER4n Operation Mode Selection\n0 : IntervalMode = Interval mode. (All match interrupts can occur)\n1 : CaptureMode = Capture mode. (The Period-match interrupt can occur)\n2 : BackToBackMode = Back-to-back mode. (All match and bottom interrupts can occur)\n3 : OneShotMode = One-shot interval mode. (All match interrupts can occur) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER4n_CR ) </loc>
//      <o.13..12> T4nMS
//        <0=> 0: IntervalMode = Interval mode. (All match interrupts can occur)
//        <1=> 1: CaptureMode = Capture mode. (The Period-match interrupt can occur)
//        <2=> 2: BackToBackMode = Back-to-back mode. (All match and bottom interrupts can occur)
//        <3=> 3: OneShotMode = One-shot interval mode. (All match interrupts can occur)
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER4n_CR_T4nECE  ---------------------------------
// SVD Line: 16982

//  <item> SFDITEM_FIELD__TIMER4n_CR_T4nECE
//    <name> T4nECE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x51000000) \nTIMER4n External Clock Edge Selection\n0 : FallingEdge = Select falling edge of external clock.\n1 : RisingEdge = Select rising edge of external clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER4n_CR ) </loc>
//      <o.11..11> T4nECE
//        <0=> 0: FallingEdge = Select falling edge of external clock.
//        <1=> 1: RisingEdge = Select rising edge of external clock.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER4n_CR_T4nOPAIR  --------------------------------
// SVD Line: 17000

//  <item> SFDITEM_FIELD__TIMER4n_CR_T4nOPAIR
//    <name> T4nOPAIR </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x51000000) \nTIMER4n Output Pair Selection\n0 : NoPair = No output pair\n1 : Pair = Output pair (The TnOUTB signal depends on TIMERn_ADR register) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER4n_CR ) </loc>
//      <o.10..10> T4nOPAIR
//        <0=> 0: NoPair = No output pair
//        <1=> 1: Pair = Output pair (The TnOUTB signal depends on TIMERn_ADR register)
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER4n_CR_DLYEN  ----------------------------------
// SVD Line: 17018

//  <item> SFDITEM_FIELD__TIMER4n_CR_DLYEN
//    <name> DLYEN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x51000000) \nDelay Time Insertion Enable\n0 : Disable = Disable to insert delay time to the TnOUTA/TnOUTB.\n1 : Enable = Enable to insert delay time to the TnOUTA/TnOUTB. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER4n_CR ) </loc>
//      <o.9..9> DLYEN
//        <0=> 0: Disable = Disable to insert delay time to the TnOUTA/TnOUTB.
//        <1=> 1: Enable = Enable to insert delay time to the TnOUTA/TnOUTB.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER4n_CR_DLYPOS  ---------------------------------
// SVD Line: 17036

//  <item> SFDITEM_FIELD__TIMER4n_CR_DLYPOS
//    <name> DLYPOS </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x51000000) \nDelay Time Insertion Position\n0 : FrontABackB = Insert at front of TnOUTA and at back of TnOUTB pins.\n1 : BackAFrontB = Insert at back of TnOUTA and at front of TnOUTB pins. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER4n_CR ) </loc>
//      <o.8..8> DLYPOS
//        <0=> 0: FrontABackB = Insert at front of TnOUTA and at back of TnOUTB pins.
//        <1=> 1: BackAFrontB = Insert at back of TnOUTA and at front of TnOUTB pins.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: TIMER4n_CR_UPDT  ----------------------------------
// SVD Line: 17054

//  <item> SFDITEM_FIELD__TIMER4n_CR_UPDT
//    <name> UPDT </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x51000000) \nData Reload Time Selection\n0 : AtWriting = Update data to buffer at the time of writing.\n1 : AtPeriodMatch = Update data to buffer at period match.\n2 : AtBottom = Update data to buffer at bottom.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER4n_CR ) </loc>
//      <o.7..6> UPDT
//        <0=> 0: AtWriting = Update data to buffer at the time of writing.
//        <1=> 1: AtPeriodMatch = Update data to buffer at period match.
//        <2=> 2: AtBottom = Update data to buffer at bottom.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER4n_CR_T4nINPOL  --------------------------------
// SVD Line: 17077

//  <item> SFDITEM_FIELD__TIMER4n_CR_T4nINPOL
//    <name> T4nINPOL </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x51000000) \nTIMER4n Capture/'Force level' Polarity Selection\n0 : FallingEdge = Capture on falling edge, Force level on low level.\n1 : RisingEdge = Capture on rising edge, Force level on high level.\n2 : BothEdge = Capture on both of falling and rising edge, Not available for force level.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER4n_CR ) </loc>
//      <o.5..4> T4nINPOL
//        <0=> 0: FallingEdge = Capture on falling edge, Force level on low level.
//        <1=> 1: RisingEdge = Capture on rising edge, Force level on high level.
//        <2=> 2: BothEdge = Capture on both of falling and rising edge, Not available for force level.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER4n_CR_T4nPAU  ---------------------------------
// SVD Line: 17100

//  <item> SFDITEM_FIELD__TIMER4n_CR_T4nPAU
//    <name> T4nPAU </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x51000000) \nTIMER4n Counter Temporary Pause Control\n0 : Disable = Continue counting\n1 : Enable = Temporary pause </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER4n_CR ) </loc>
//      <o.1..1> T4nPAU
//        <0=> 0: Disable = Continue counting
//        <1=> 1: Enable = Temporary pause
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER4n_CR_T4nCLR  ---------------------------------
// SVD Line: 17118

//  <item> SFDITEM_FIELD__TIMER4n_CR_T4nCLR
//    <name> T4nCLR </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x51000000) \nTIMER4n Counter and Prescaler Clear\n0 : NoEffect = No effect.\n1 : Clear = Clear Counter and Prescaler. (Automatically cleared to '0' after operation) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER4n_CR ) </loc>
//      <o.0..0> T4nCLR
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear Counter and Prescaler. (Automatically cleared to '0' after operation)
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: TIMER4n_CR  -----------------------------------
// SVD Line: 16817

//  <rtree> SFDITEM_REG__TIMER4n_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x51000000) TIMER4n Control Register </i>
//    <loc> ( (unsigned int)((TIMER4n_CR >> 0) & 0xFFFFFFFF), ((TIMER4n_CR = (TIMER4n_CR & ~(0xBBFFF3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xBBFFF3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER4n_CR_T4nFRCEN </item>
//    <item> SFDITEM_FIELD__TIMER4n_CR_T4nFRCS </item>
//    <item> SFDITEM_FIELD__TIMER4n_CR_CNTSHEN </item>
//    <item> SFDITEM_FIELD__TIMER4n_CR_CNTSH </item>
//    <item> SFDITEM_FIELD__TIMER4n_CR_T4nEN </item>
//    <item> SFDITEM_FIELD__TIMER4n_CR_T4nCLK </item>
//    <item> SFDITEM_FIELD__TIMER4n_CR_T4nMS </item>
//    <item> SFDITEM_FIELD__TIMER4n_CR_T4nECE </item>
//    <item> SFDITEM_FIELD__TIMER4n_CR_T4nOPAIR </item>
//    <item> SFDITEM_FIELD__TIMER4n_CR_DLYEN </item>
//    <item> SFDITEM_FIELD__TIMER4n_CR_DLYPOS </item>
//    <item> SFDITEM_FIELD__TIMER4n_CR_UPDT </item>
//    <item> SFDITEM_FIELD__TIMER4n_CR_T4nINPOL </item>
//    <item> SFDITEM_FIELD__TIMER4n_CR_T4nPAU </item>
//    <item> SFDITEM_FIELD__TIMER4n_CR_T4nCLR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER4n_PDR  -------------------------------
// SVD Line: 17138

unsigned int TIMER4n_PDR __AT (0x51000004);



// ------------------------------  Field Item: TIMER4n_PDR_PDATA  ---------------------------------
// SVD Line: 17147

//  <item> SFDITEM_FIELD__TIMER4n_PDR_PDATA
//    <name> PDATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x51000004) TIMER4n Period Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER4n_PDR >> 0) & 0xFFFF), ((TIMER4n_PDR = (TIMER4n_PDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER4n_PDR  ----------------------------------
// SVD Line: 17138

//  <rtree> SFDITEM_REG__TIMER4n_PDR
//    <name> PDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x51000004) TIMER4n Period Data Register </i>
//    <loc> ( (unsigned int)((TIMER4n_PDR >> 0) & 0xFFFFFFFF), ((TIMER4n_PDR = (TIMER4n_PDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER4n_PDR_PDATA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER4n_ADR  -------------------------------
// SVD Line: 17155

unsigned int TIMER4n_ADR __AT (0x51000008);



// ------------------------------  Field Item: TIMER4n_ADR_ADATA  ---------------------------------
// SVD Line: 17164

//  <item> SFDITEM_FIELD__TIMER4n_ADR_ADATA
//    <name> ADATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x51000008) TIMER4n A Data bits. The range is 0x0000 to 0xFFFF </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER4n_ADR >> 0) & 0xFFFF), ((TIMER4n_ADR = (TIMER4n_ADR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER4n_ADR  ----------------------------------
// SVD Line: 17155

//  <rtree> SFDITEM_REG__TIMER4n_ADR
//    <name> ADR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x51000008) TIMER4n A Data Register </i>
//    <loc> ( (unsigned int)((TIMER4n_ADR >> 0) & 0xFFFFFFFF), ((TIMER4n_ADR = (TIMER4n_ADR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER4n_ADR_ADATA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER4n_BDR  -------------------------------
// SVD Line: 17172

unsigned int TIMER4n_BDR __AT (0x5100000C);



// ------------------------------  Field Item: TIMER4n_BDR_BDATA  ---------------------------------
// SVD Line: 17181

//  <item> SFDITEM_FIELD__TIMER4n_BDR_BDATA
//    <name> BDATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x5100000C) TIMER4n B Data bits. The range is 0x0000 to 0xFFFF </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER4n_BDR >> 0) & 0xFFFF), ((TIMER4n_BDR = (TIMER4n_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER4n_BDR  ----------------------------------
// SVD Line: 17172

//  <rtree> SFDITEM_REG__TIMER4n_BDR
//    <name> BDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x5100000C) TIMER4n B Data Register </i>
//    <loc> ( (unsigned int)((TIMER4n_BDR >> 0) & 0xFFFFFFFF), ((TIMER4n_BDR = (TIMER4n_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER4n_BDR_BDATA </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER4n_CAPDR  ------------------------------
// SVD Line: 17189

unsigned int TIMER4n_CAPDR __AT (0x51000010);



// -----------------------------  Field Item: TIMER4n_CAPDR_CAPD  ---------------------------------
// SVD Line: 17198

//  <item> SFDITEM_FIELD__TIMER4n_CAPDR_CAPD
//    <name> CAPD </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x51000010) TIMER4n Capture Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER4n_CAPDR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER4n_CAPDR  ---------------------------------
// SVD Line: 17189

//  <rtree> SFDITEM_REG__TIMER4n_CAPDR
//    <name> CAPDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x51000010) TIMER4n Capture Data Register </i>
//    <loc> ( (unsigned int)((TIMER4n_CAPDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TIMER4n_CAPDR_CAPD </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER4n_PREDR  ------------------------------
// SVD Line: 17206

unsigned int TIMER4n_PREDR __AT (0x51000014);



// -----------------------------  Field Item: TIMER4n_PREDR_PRED  ---------------------------------
// SVD Line: 17215

//  <item> SFDITEM_FIELD__TIMER4n_PREDR_PRED
//    <name> PRED </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x51000014) TIMER4n Prescaler Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER4n_PREDR >> 0) & 0xFFF), ((TIMER4n_PREDR = (TIMER4n_PREDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER4n_PREDR  ---------------------------------
// SVD Line: 17206

//  <rtree> SFDITEM_REG__TIMER4n_PREDR
//    <name> PREDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x51000014) TIMER4n Prescaler Data Register </i>
//    <loc> ( (unsigned int)((TIMER4n_PREDR >> 0) & 0xFFFFFFFF), ((TIMER4n_PREDR = (TIMER4n_PREDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER4n_PREDR_PRED </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER4n_CNT  -------------------------------
// SVD Line: 17223

unsigned int TIMER4n_CNT __AT (0x51000018);



// -------------------------------  Field Item: TIMER4n_CNT_CNT  ----------------------------------
// SVD Line: 17232

//  <item> SFDITEM_FIELD__TIMER4n_CNT_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x51000018) TIMER4n Counter </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER4n_CNT >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER4n_CNT  ----------------------------------
// SVD Line: 17223

//  <rtree> SFDITEM_REG__TIMER4n_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x51000018) TIMER4n Counter Register </i>
//    <loc> ( (unsigned int)((TIMER4n_CNT >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TIMER4n_CNT_CNT </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER4n_OUTCR  ------------------------------
// SVD Line: 17240

unsigned int TIMER4n_OUTCR __AT (0x5100001C);



// -----------------------------  Field Item: TIMER4n_OUTCR_POLB  ---------------------------------
// SVD Line: 17249

//  <item> SFDITEM_FIELD__TIMER4n_OUTCR_POLB
//    <name> POLB </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x5100001C) \nTnOUTB Output Polarity Selection\n0 : StartLow = Low level start (The TnOUTB pin is started with low level after counting)\n1 : StartHigh = High level start (The TnOUTB pin is started with high level after counting) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER4n_OUTCR ) </loc>
//      <o.9..9> POLB
//        <0=> 0: StartLow = Low level start (The TnOUTB pin is started with low level after counting)
//        <1=> 1: StartHigh = High level start (The TnOUTB pin is started with high level after counting)
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER4n_OUTCR_POLA  ---------------------------------
// SVD Line: 17267

//  <item> SFDITEM_FIELD__TIMER4n_OUTCR_POLA
//    <name> POLA </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x5100001C) \nTnOUTA Output Polarity Selection\n0 : StartLow = Low level start (The TnOUTA pins are started with low level after counting)\n1 : StartHigh = High level start (The TnOUTA pins are started with high level after counting) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER4n_OUTCR ) </loc>
//      <o.8..8> POLA
//        <0=> 0: StartLow = Low level start (The TnOUTA pins are started with low level after counting)
//        <1=> 1: StartHigh = High level start (The TnOUTA pins are started with high level after counting)
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER4n_OUTCR_T4nBOE  --------------------------------
// SVD Line: 17285

//  <item> SFDITEM_FIELD__TIMER4n_OUTCR_T4nBOE
//    <name> T4nBOE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x5100001C) \nTnOUTB Output Enable\n0 : Disable = Disable output.\n1 : Enable = Enable output. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER4n_OUTCR ) </loc>
//      <o.5..5> T4nBOE
//        <0=> 0: Disable = Disable output.
//        <1=> 1: Enable = Enable output.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER4n_OUTCR_T4nAOE  --------------------------------
// SVD Line: 17303

//  <item> SFDITEM_FIELD__TIMER4n_OUTCR_T4nAOE
//    <name> T4nAOE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x5100001C) \nTnOUTA Output Enable\n0 : Disable = Disable output.\n1 : Enable = Enable output. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER4n_OUTCR ) </loc>
//      <o.4..4> T4nAOE
//        <0=> 0: Disable = Disable output.
//        <1=> 1: Enable = Enable output.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER4n_OUTCR_LVLB  ---------------------------------
// SVD Line: 17321

//  <item> SFDITEM_FIELD__TIMER4n_OUTCR_LVLB
//    <name> LVLB </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x5100001C) \nConfigure TnOUTB Output When Disable\n0 : Low = Low level\n1 : High = High level </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER4n_OUTCR ) </loc>
//      <o.1..1> LVLB
//        <0=> 0: Low = Low level
//        <1=> 1: High = High level
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER4n_OUTCR_LVLA  ---------------------------------
// SVD Line: 17339

//  <item> SFDITEM_FIELD__TIMER4n_OUTCR_LVLA
//    <name> LVLA </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x5100001C) \nConfigure TnOUTA Output When Disable\n0 : Low = Low level\n1 : High = High level </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER4n_OUTCR ) </loc>
//      <o.0..0> LVLA
//        <0=> 0: Low = Low level
//        <1=> 1: High = High level
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: TIMER4n_OUTCR  ---------------------------------
// SVD Line: 17240

//  <rtree> SFDITEM_REG__TIMER4n_OUTCR
//    <name> OUTCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x5100001C) TIMER4n Output Control Register </i>
//    <loc> ( (unsigned int)((TIMER4n_OUTCR >> 0) & 0xFFFFFFFF), ((TIMER4n_OUTCR = (TIMER4n_OUTCR & ~(0x333UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x333) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER4n_OUTCR_POLB </item>
//    <item> SFDITEM_FIELD__TIMER4n_OUTCR_POLA </item>
//    <item> SFDITEM_FIELD__TIMER4n_OUTCR_T4nBOE </item>
//    <item> SFDITEM_FIELD__TIMER4n_OUTCR_T4nAOE </item>
//    <item> SFDITEM_FIELD__TIMER4n_OUTCR_LVLB </item>
//    <item> SFDITEM_FIELD__TIMER4n_OUTCR_LVLA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER4n_DLY  -------------------------------
// SVD Line: 17359

unsigned int TIMER4n_DLY __AT (0x51000020);



// -------------------------------  Field Item: TIMER4n_DLY_DLY  ----------------------------------
// SVD Line: 17368

//  <item> SFDITEM_FIELD__TIMER4n_DLY_DLY
//    <name> DLY </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x51000020) TIMER4n Output Delay Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER4n_DLY >> 0) & 0x3FF), ((TIMER4n_DLY = (TIMER4n_DLY & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER4n_DLY  ----------------------------------
// SVD Line: 17359

//  <rtree> SFDITEM_REG__TIMER4n_DLY
//    <name> DLY </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x51000020) TIMER4n Output Delay Data Register </i>
//    <loc> ( (unsigned int)((TIMER4n_DLY >> 0) & 0xFFFFFFFF), ((TIMER4n_DLY = (TIMER4n_DLY & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER4n_DLY_DLY </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER4n_INTCR  ------------------------------
// SVD Line: 17376

unsigned int TIMER4n_INTCR __AT (0x51000024);



// ---------------------------  Field Item: TIMER4n_INTCR_T4nFRCIEN  ------------------------------
// SVD Line: 17385

//  <item> SFDITEM_FIELD__TIMER4n_INTCR_T4nFRCIEN
//    <name> T4nFRCIEN </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x51000024) \nTIMER4n Output Force Level Interrupt Enable\n0 : Disable = Disable timer n output hold interrupt.\n1 : Enable = Enable timer n output hold interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER4n_INTCR ) </loc>
//      <o.11..11> T4nFRCIEN
//        <0=> 0: Disable = Disable timer n output hold interrupt.
//        <1=> 1: Enable = Enable timer n output hold interrupt.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER4n_INTCR_T4nCIEN  -------------------------------
// SVD Line: 17403

//  <item> SFDITEM_FIELD__TIMER4n_INTCR_T4nCIEN
//    <name> T4nCIEN </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x51000024) \nTIMER4n Capture Interrupt Enable\n0 : Disable = Disable timer n capture interrupt.\n1 : Enable = Enable timer n capture interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER4n_INTCR ) </loc>
//      <o.10..10> T4nCIEN
//        <0=> 0: Disable = Disable timer n capture interrupt.
//        <1=> 1: Enable = Enable timer n capture interrupt.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: TIMER4n_INTCR_T4nBTIEN  -------------------------------
// SVD Line: 17421

//  <item> SFDITEM_FIELD__TIMER4n_INTCR_T4nBTIEN
//    <name> T4nBTIEN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x51000024) \nTIMER4n Bottom Interrupt Enable\n0 : Disable = Disable timer n bottom interrupt.\n1 : Enable = Enable timer n bottom interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER4n_INTCR ) </loc>
//      <o.9..9> T4nBTIEN
//        <0=> 0: Disable = Disable timer n bottom interrupt.
//        <1=> 1: Enable = Enable timer n bottom interrupt.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: TIMER4n_INTCR_T4nPMIEN  -------------------------------
// SVD Line: 17439

//  <item> SFDITEM_FIELD__TIMER4n_INTCR_T4nPMIEN
//    <name> T4nPMIEN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x51000024) \nTIMER4n Period Match Interrupt Enable\n0 : Disable = Disable timer n period interrupt.\n1 : Enable = Enable timer n period interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER4n_INTCR ) </loc>
//      <o.8..8> T4nPMIEN
//        <0=> 0: Disable = Disable timer n period interrupt.
//        <1=> 1: Enable = Enable timer n period interrupt.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: TIMER4n_INTCR_T4nBMIEN  -------------------------------
// SVD Line: 17457

//  <item> SFDITEM_FIELD__TIMER4n_INTCR_T4nBMIEN
//    <name> T4nBMIEN </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x51000024) \nTIMER4n B Match Interrupt Enable\n0 : Disable = Disable B match interrupt.\n1 : UpCount = Enable B match interrupt on up counting.\n2 : DownCount = Enable B match interrupt on down counting.\n3 : BothCount = Enable B match interrupt on up and down counting. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER4n_INTCR ) </loc>
//      <o.3..2> T4nBMIEN
//        <0=> 0: Disable = Disable B match interrupt.
//        <1=> 1: UpCount = Enable B match interrupt on up counting.
//        <2=> 2: DownCount = Enable B match interrupt on down counting.
//        <3=> 3: BothCount = Enable B match interrupt on up and down counting.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: TIMER4n_INTCR_T4nAMIEN  -------------------------------
// SVD Line: 17485

//  <item> SFDITEM_FIELD__TIMER4n_INTCR_T4nAMIEN
//    <name> T4nAMIEN </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x51000024) \nTIMER4n A Match Interrupt Enable\n0 : Disable = Disable A match interrupt.\n1 : UpCount = Enable A match interrupt on up counting.\n2 : DownCount = Enable A match interrupt on down counting.\n3 : BothCount = Enable A match interrupt on up and down counting. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER4n_INTCR ) </loc>
//      <o.1..0> T4nAMIEN
//        <0=> 0: Disable = Disable A match interrupt.
//        <1=> 1: UpCount = Enable A match interrupt on up counting.
//        <2=> 2: DownCount = Enable A match interrupt on down counting.
//        <3=> 3: BothCount = Enable A match interrupt on up and down counting.
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: TIMER4n_INTCR  ---------------------------------
// SVD Line: 17376

//  <rtree> SFDITEM_REG__TIMER4n_INTCR
//    <name> INTCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x51000024) TIMER4n Interrupt Control Register </i>
//    <loc> ( (unsigned int)((TIMER4n_INTCR >> 0) & 0xFFFFFFFF), ((TIMER4n_INTCR = (TIMER4n_INTCR & ~(0xF0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER4n_INTCR_T4nFRCIEN </item>
//    <item> SFDITEM_FIELD__TIMER4n_INTCR_T4nCIEN </item>
//    <item> SFDITEM_FIELD__TIMER4n_INTCR_T4nBTIEN </item>
//    <item> SFDITEM_FIELD__TIMER4n_INTCR_T4nPMIEN </item>
//    <item> SFDITEM_FIELD__TIMER4n_INTCR_T4nBMIEN </item>
//    <item> SFDITEM_FIELD__TIMER4n_INTCR_T4nAMIEN </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIMER4n_INTFLAG  -----------------------------
// SVD Line: 17515

unsigned int TIMER4n_INTFLAG __AT (0x51000028);



// -------------------------  Field Item: TIMER4n_INTFLAG_T4nFRCIFLAG  ----------------------------
// SVD Line: 17524

//  <item> SFDITEM_FIELD__TIMER4n_INTFLAG_T4nFRCIFLAG
//    <name> T4nFRCIFLAG </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x51000028) \nTIMER4n Output Force Level Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER4n_INTFLAG ) </loc>
//      <o.7..7> T4nFRCIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit.
//    </combo>
//  </item>
//  


// --------------------------  Field Item: TIMER4n_INTFLAG_T4nCIFLAG  -----------------------------
// SVD Line: 17542

//  <item> SFDITEM_FIELD__TIMER4n_INTFLAG_T4nCIFLAG
//    <name> T4nCIFLAG </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x51000028) \nTIMER4n Capture Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER4n_INTFLAG ) </loc>
//      <o.6..6> T4nCIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit.
//    </combo>
//  </item>
//  


// -------------------------  Field Item: TIMER4n_INTFLAG_T4nBTIFLAG  -----------------------------
// SVD Line: 17560

//  <item> SFDITEM_FIELD__TIMER4n_INTFLAG_T4nBTIFLAG
//    <name> T4nBTIFLAG </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x51000028) \nTIMER4n Bottom Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER4n_INTFLAG ) </loc>
//      <o.5..5> T4nBTIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit.
//    </combo>
//  </item>
//  


// -------------------------  Field Item: TIMER4n_INTFLAG_T4nPMIFLAG  -----------------------------
// SVD Line: 17578

//  <item> SFDITEM_FIELD__TIMER4n_INTFLAG_T4nPMIFLAG
//    <name> T4nPMIFLAG </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x51000028) \nTIMER4n Period Match Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER4n_INTFLAG ) </loc>
//      <o.4..4> T4nPMIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit.
//    </combo>
//  </item>
//  


// -------------------------  Field Item: TIMER4n_INTFLAG_T4nBMIFLAG  -----------------------------
// SVD Line: 17596

//  <item> SFDITEM_FIELD__TIMER4n_INTFLAG_T4nBMIFLAG
//    <name> T4nBMIFLAG </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x51000028) \nTIMER4n B Match Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER4n_INTFLAG ) </loc>
//      <o.1..1> T4nBMIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit.
//    </combo>
//  </item>
//  


// -------------------------  Field Item: TIMER4n_INTFLAG_T4nAMIFLAG  -----------------------------
// SVD Line: 17614

//  <item> SFDITEM_FIELD__TIMER4n_INTFLAG_T4nAMIFLAG
//    <name> T4nAMIFLAG </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x51000028) \nTIMER4n A Match Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER4n_INTFLAG ) </loc>
//      <o.0..0> T4nAMIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit.
//    </combo>
//  </item>
//  


// -----------------------------  Register RTree: TIMER4n_INTFLAG  --------------------------------
// SVD Line: 17515

//  <rtree> SFDITEM_REG__TIMER4n_INTFLAG
//    <name> INTFLAG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x51000028) TIMER4n Interrupt Flag Register </i>
//    <loc> ( (unsigned int)((TIMER4n_INTFLAG >> 0) & 0xFFFFFFFF), ((TIMER4n_INTFLAG = (TIMER4n_INTFLAG & ~(0xF3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER4n_INTFLAG_T4nFRCIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER4n_INTFLAG_T4nCIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER4n_INTFLAG_T4nBTIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER4n_INTFLAG_T4nPMIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER4n_INTFLAG_T4nBMIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER4n_INTFLAG_T4nAMIFLAG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER4n_ADTCR  ------------------------------
// SVD Line: 17634

unsigned int TIMER4n_ADTCR __AT (0x5100002C);



// ----------------------------  Field Item: TIMER4n_ADTCR_T4nBTTG  -------------------------------
// SVD Line: 17643

//  <item> SFDITEM_FIELD__TIMER4n_ADTCR_T4nBTTG
//    <name> T4nBTTG </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x5100002C) \nSelect TIMER4n Bottom for ADC Trigger Signal Generator.\n0 : Disable = Disable ADC trigger signal generator by bottom.\n1 : Enable = Enable ADC trigger signal generator by bottom. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER4n_ADTCR ) </loc>
//      <o.9..9> T4nBTTG
//        <0=> 0: Disable = Disable ADC trigger signal generator by bottom.
//        <1=> 1: Enable = Enable ADC trigger signal generator by bottom.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER4n_ADTCR_T4nPMTG  -------------------------------
// SVD Line: 17661

//  <item> SFDITEM_FIELD__TIMER4n_ADTCR_T4nPMTG
//    <name> T4nPMTG </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x5100002C) \nSelect TIMER4n Period Match for ADC Trigger Signal Generator.\n0 : Disable = Disable ADC trigger signal generator by period match.\n1 : Enable = Enable ADC trigger signal generator by period match. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER4n_ADTCR ) </loc>
//      <o.8..8> T4nPMTG
//        <0=> 0: Disable = Disable ADC trigger signal generator by period match.
//        <1=> 1: Enable = Enable ADC trigger signal generator by period match.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER4n_ADTCR_T4nBMTG  -------------------------------
// SVD Line: 17679

//  <item> SFDITEM_FIELD__TIMER4n_ADTCR_T4nBMTG
//    <name> T4nBMTG </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x5100002C) \nSelect TIMER4n B Match for ADC Trigger Signal Generator.\n0 : DisableUpdown = Disable ADC trigger signal generator by B match.\n1 : UpCount = Enable ADC trigger signal generator by B match on up counting.\n2 : DownCount = Enable ADC trigger signal generator by B match on down counting.\n3 : BothCount = Enable ADC trigger signal generator by B match on up and down counting. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER4n_ADTCR ) </loc>
//      <o.3..2> T4nBMTG
//        <0=> 0: DisableUpdown = Disable ADC trigger signal generator by B match.
//        <1=> 1: UpCount = Enable ADC trigger signal generator by B match on up counting.
//        <2=> 2: DownCount = Enable ADC trigger signal generator by B match on down counting.
//        <3=> 3: BothCount = Enable ADC trigger signal generator by B match on up and down counting.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER4n_ADTCR_T4nAMTG  -------------------------------
// SVD Line: 17707

//  <item> SFDITEM_FIELD__TIMER4n_ADTCR_T4nAMTG
//    <name> T4nAMTG </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x5100002C) \nSelect TIMER4n A Match for ADC Trigger Signal Generator.\n0 : Disable = Disable ADC trigger signal generator by A match.\n1 : UpCount = Enable ADC trigger signal generator by A match on up counting.\n2 : DownCount = Enable ADC trigger signal generator by A match on down counting.\n3 : BothCount = Enable ADC trigger signal generator by A match on up and down counting. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER4n_ADTCR ) </loc>
//      <o.1..0> T4nAMTG
//        <0=> 0: Disable = Disable ADC trigger signal generator by A match.
//        <1=> 1: UpCount = Enable ADC trigger signal generator by A match on up counting.
//        <2=> 2: DownCount = Enable ADC trigger signal generator by A match on down counting.
//        <3=> 3: BothCount = Enable ADC trigger signal generator by A match on up and down counting.
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: TIMER4n_ADTCR  ---------------------------------
// SVD Line: 17634

//  <rtree> SFDITEM_REG__TIMER4n_ADTCR
//    <name> ADTCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x5100002C) TIMER4n ADC Trigger Control Register </i>
//    <loc> ( (unsigned int)((TIMER4n_ADTCR >> 0) & 0xFFFFFFFF), ((TIMER4n_ADTCR = (TIMER4n_ADTCR & ~(0x30FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x30F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER4n_ADTCR_T4nBTTG </item>
//    <item> SFDITEM_FIELD__TIMER4n_ADTCR_T4nPMTG </item>
//    <item> SFDITEM_FIELD__TIMER4n_ADTCR_T4nBMTG </item>
//    <item> SFDITEM_FIELD__TIMER4n_ADTCR_T4nAMTG </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: TIMER4n  ------------------------------------
// SVD Line: 16803

//  <view> TIMER4n
//    <name> TIMER4n </name>
//    <item> SFDITEM_REG__TIMER4n_CR </item>
//    <item> SFDITEM_REG__TIMER4n_PDR </item>
//    <item> SFDITEM_REG__TIMER4n_ADR </item>
//    <item> SFDITEM_REG__TIMER4n_BDR </item>
//    <item> SFDITEM_REG__TIMER4n_CAPDR </item>
//    <item> SFDITEM_REG__TIMER4n_PREDR </item>
//    <item> SFDITEM_REG__TIMER4n_CNT </item>
//    <item> SFDITEM_REG__TIMER4n_OUTCR </item>
//    <item> SFDITEM_REG__TIMER4n_DLY </item>
//    <item> SFDITEM_REG__TIMER4n_INTCR </item>
//    <item> SFDITEM_REG__TIMER4n_INTFLAG </item>
//    <item> SFDITEM_REG__TIMER4n_ADTCR </item>
//  </view>
//  


// ----------------------------  Register Item Address: TIMER40_CR  -------------------------------
// SVD Line: 16817

unsigned int TIMER40_CR __AT (0x40002700);



// -----------------------------  Field Item: TIMER40_CR_T4nFRCEN  --------------------------------
// SVD Line: 16826

//  <item> SFDITEM_FIELD__TIMER40_CR_T4nFRCEN
//    <name> T4nFRCEN </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40002700) \nTIMER4n Output Force Level Enable\n0 : Disable = Disable output force level.\n1 : Enable = Enable output force level during the valid level of the selected Tn force input. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER40_CR ) </loc>
//      <o.23..23> T4nFRCEN
//        <0=> 0: Disable = Disable output force level.
//        <1=> 1: Enable = Enable output force level during the valid level of the selected Tn force input.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER40_CR_T4nFRCS  ---------------------------------
// SVD Line: 16844

//  <item> SFDITEM_FIELD__TIMER40_CR_T4nFRCS
//    <name> T4nFRCS </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40002700) \nTIMER4n Force Input Selection\n0 : T40 = T40 force input\n1 : T41 = T41 force input\n2 : T42 = T42 force input\n3 : T43 = T43 force input </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER40_CR ) </loc>
//      <o.21..20> T4nFRCS
//        <0=> 0: T40 = T40 force input
//        <1=> 1: T41 = T41 force input
//        <2=> 2: T42 = T42 force input
//        <3=> 3: T43 = T43 force input
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER40_CR_CNTSHEN  ---------------------------------
// SVD Line: 16872

//  <item> SFDITEM_FIELD__TIMER40_CR_CNTSHEN
//    <name> CNTSHEN </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40002700) \nTimer Counter Sharing Enable\n0 : Disable = Disable counter sharing.\n1 : Enable = Enable counter sharing. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER40_CR ) </loc>
//      <o.19..19> CNTSHEN
//        <0=> 0: Disable = Disable counter sharing.
//        <1=> 1: Enable = Enable counter sharing.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER40_CR_CNTSH  ----------------------------------
// SVD Line: 16890

//  <item> SFDITEM_FIELD__TIMER40_CR_CNTSH
//    <name> CNTSH </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40002700) \nTimer Counter Sharing Selection\n0 : T40 = Timer n uses timer 40's counter instead of itself.\n1 : T41 = Timer n uses timer 41's counter instead of itself.\n2 : T42 = Timer n uses timer 42's counter instead of itself.\n3 : T43 = Timer n uses timer 43's counter instead of itself. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER40_CR ) </loc>
//      <o.17..16> CNTSH
//        <0=> 0: T40 = Timer n uses timer 40's counter instead of itself.
//        <1=> 1: T41 = Timer n uses timer 41's counter instead of itself.
//        <2=> 2: T42 = Timer n uses timer 42's counter instead of itself.
//        <3=> 3: T43 = Timer n uses timer 43's counter instead of itself.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER40_CR_T4nEN  ----------------------------------
// SVD Line: 16918

//  <item> SFDITEM_FIELD__TIMER40_CR_T4nEN
//    <name> T4nEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40002700) \nTIMER4n Operation Enable\n0 : Disable = Disable timer n operation.\n1 : Enable = Enable timer n operation. (Counter clear and start) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER40_CR ) </loc>
//      <o.15..15> T4nEN
//        <0=> 0: Disable = Disable timer n operation.
//        <1=> 1: Enable = Enable timer n operation. (Counter clear and start)
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER40_CR_T4nCLK  ---------------------------------
// SVD Line: 16936

//  <item> SFDITEM_FIELD__TIMER40_CR_T4nCLK
//    <name> T4nCLK </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40002700) \nTIMER4n Clock Selection\n0 : IntPrescaledClock = Select the internal prescaled clock.\n1 : ExtClock = Select the external clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER40_CR ) </loc>
//      <o.14..14> T4nCLK
//        <0=> 0: IntPrescaledClock = Select the internal prescaled clock.
//        <1=> 1: ExtClock = Select the external clock.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER40_CR_T4nMS  ----------------------------------
// SVD Line: 16954

//  <item> SFDITEM_FIELD__TIMER40_CR_T4nMS
//    <name> T4nMS </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40002700) \nTIMER4n Operation Mode Selection\n0 : IntervalMode = Interval mode. (All match interrupts can occur)\n1 : CaptureMode = Capture mode. (The Period-match interrupt can occur)\n2 : BackToBackMode = Back-to-back mode. (All match and bottom interrupts can occur)\n3 : OneShotMode = One-shot interval mode. (All match interrupts can occur) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER40_CR ) </loc>
//      <o.13..12> T4nMS
//        <0=> 0: IntervalMode = Interval mode. (All match interrupts can occur)
//        <1=> 1: CaptureMode = Capture mode. (The Period-match interrupt can occur)
//        <2=> 2: BackToBackMode = Back-to-back mode. (All match and bottom interrupts can occur)
//        <3=> 3: OneShotMode = One-shot interval mode. (All match interrupts can occur)
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER40_CR_T4nECE  ---------------------------------
// SVD Line: 16982

//  <item> SFDITEM_FIELD__TIMER40_CR_T4nECE
//    <name> T4nECE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40002700) \nTIMER4n External Clock Edge Selection\n0 : FallingEdge = Select falling edge of external clock.\n1 : RisingEdge = Select rising edge of external clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER40_CR ) </loc>
//      <o.11..11> T4nECE
//        <0=> 0: FallingEdge = Select falling edge of external clock.
//        <1=> 1: RisingEdge = Select rising edge of external clock.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER40_CR_T4nOPAIR  --------------------------------
// SVD Line: 17000

//  <item> SFDITEM_FIELD__TIMER40_CR_T4nOPAIR
//    <name> T4nOPAIR </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40002700) \nTIMER4n Output Pair Selection\n0 : NoPair = No output pair\n1 : Pair = Output pair (The TnOUTB signal depends on TIMERn_ADR register) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER40_CR ) </loc>
//      <o.10..10> T4nOPAIR
//        <0=> 0: NoPair = No output pair
//        <1=> 1: Pair = Output pair (The TnOUTB signal depends on TIMERn_ADR register)
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER40_CR_DLYEN  ----------------------------------
// SVD Line: 17018

//  <item> SFDITEM_FIELD__TIMER40_CR_DLYEN
//    <name> DLYEN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40002700) \nDelay Time Insertion Enable\n0 : Disable = Disable to insert delay time to the TnOUTA/TnOUTB.\n1 : Enable = Enable to insert delay time to the TnOUTA/TnOUTB. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER40_CR ) </loc>
//      <o.9..9> DLYEN
//        <0=> 0: Disable = Disable to insert delay time to the TnOUTA/TnOUTB.
//        <1=> 1: Enable = Enable to insert delay time to the TnOUTA/TnOUTB.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER40_CR_DLYPOS  ---------------------------------
// SVD Line: 17036

//  <item> SFDITEM_FIELD__TIMER40_CR_DLYPOS
//    <name> DLYPOS </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40002700) \nDelay Time Insertion Position\n0 : FrontABackB = Insert at front of TnOUTA and at back of TnOUTB pins.\n1 : BackAFrontB = Insert at back of TnOUTA and at front of TnOUTB pins. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER40_CR ) </loc>
//      <o.8..8> DLYPOS
//        <0=> 0: FrontABackB = Insert at front of TnOUTA and at back of TnOUTB pins.
//        <1=> 1: BackAFrontB = Insert at back of TnOUTA and at front of TnOUTB pins.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: TIMER40_CR_UPDT  ----------------------------------
// SVD Line: 17054

//  <item> SFDITEM_FIELD__TIMER40_CR_UPDT
//    <name> UPDT </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40002700) \nData Reload Time Selection\n0 : AtWriting = Update data to buffer at the time of writing.\n1 : AtPeriodMatch = Update data to buffer at period match.\n2 : AtBottom = Update data to buffer at bottom.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER40_CR ) </loc>
//      <o.7..6> UPDT
//        <0=> 0: AtWriting = Update data to buffer at the time of writing.
//        <1=> 1: AtPeriodMatch = Update data to buffer at period match.
//        <2=> 2: AtBottom = Update data to buffer at bottom.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER40_CR_T4nINPOL  --------------------------------
// SVD Line: 17077

//  <item> SFDITEM_FIELD__TIMER40_CR_T4nINPOL
//    <name> T4nINPOL </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40002700) \nTIMER4n Capture/'Force level' Polarity Selection\n0 : FallingEdge = Capture on falling edge, Force level on low level.\n1 : RisingEdge = Capture on rising edge, Force level on high level.\n2 : BothEdge = Capture on both of falling and rising edge, Not available for force level.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER40_CR ) </loc>
//      <o.5..4> T4nINPOL
//        <0=> 0: FallingEdge = Capture on falling edge, Force level on low level.
//        <1=> 1: RisingEdge = Capture on rising edge, Force level on high level.
//        <2=> 2: BothEdge = Capture on both of falling and rising edge, Not available for force level.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER40_CR_T4nPAU  ---------------------------------
// SVD Line: 17100

//  <item> SFDITEM_FIELD__TIMER40_CR_T4nPAU
//    <name> T4nPAU </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40002700) \nTIMER4n Counter Temporary Pause Control\n0 : Disable = Continue counting\n1 : Enable = Temporary pause </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER40_CR ) </loc>
//      <o.1..1> T4nPAU
//        <0=> 0: Disable = Continue counting
//        <1=> 1: Enable = Temporary pause
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER40_CR_T4nCLR  ---------------------------------
// SVD Line: 17118

//  <item> SFDITEM_FIELD__TIMER40_CR_T4nCLR
//    <name> T4nCLR </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40002700) \nTIMER4n Counter and Prescaler Clear\n0 : NoEffect = No effect.\n1 : Clear = Clear Counter and Prescaler. (Automatically cleared to '0' after operation) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER40_CR ) </loc>
//      <o.0..0> T4nCLR
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear Counter and Prescaler. (Automatically cleared to '0' after operation)
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: TIMER40_CR  -----------------------------------
// SVD Line: 16817

//  <rtree> SFDITEM_REG__TIMER40_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002700) TIMER4n Control Register </i>
//    <loc> ( (unsigned int)((TIMER40_CR >> 0) & 0xFFFFFFFF), ((TIMER40_CR = (TIMER40_CR & ~(0xBBFFF3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xBBFFF3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER40_CR_T4nFRCEN </item>
//    <item> SFDITEM_FIELD__TIMER40_CR_T4nFRCS </item>
//    <item> SFDITEM_FIELD__TIMER40_CR_CNTSHEN </item>
//    <item> SFDITEM_FIELD__TIMER40_CR_CNTSH </item>
//    <item> SFDITEM_FIELD__TIMER40_CR_T4nEN </item>
//    <item> SFDITEM_FIELD__TIMER40_CR_T4nCLK </item>
//    <item> SFDITEM_FIELD__TIMER40_CR_T4nMS </item>
//    <item> SFDITEM_FIELD__TIMER40_CR_T4nECE </item>
//    <item> SFDITEM_FIELD__TIMER40_CR_T4nOPAIR </item>
//    <item> SFDITEM_FIELD__TIMER40_CR_DLYEN </item>
//    <item> SFDITEM_FIELD__TIMER40_CR_DLYPOS </item>
//    <item> SFDITEM_FIELD__TIMER40_CR_UPDT </item>
//    <item> SFDITEM_FIELD__TIMER40_CR_T4nINPOL </item>
//    <item> SFDITEM_FIELD__TIMER40_CR_T4nPAU </item>
//    <item> SFDITEM_FIELD__TIMER40_CR_T4nCLR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER40_PDR  -------------------------------
// SVD Line: 17138

unsigned int TIMER40_PDR __AT (0x40002704);



// ------------------------------  Field Item: TIMER40_PDR_PDATA  ---------------------------------
// SVD Line: 17147

//  <item> SFDITEM_FIELD__TIMER40_PDR_PDATA
//    <name> PDATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40002704) TIMER4n Period Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER40_PDR >> 0) & 0xFFFF), ((TIMER40_PDR = (TIMER40_PDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER40_PDR  ----------------------------------
// SVD Line: 17138

//  <rtree> SFDITEM_REG__TIMER40_PDR
//    <name> PDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002704) TIMER4n Period Data Register </i>
//    <loc> ( (unsigned int)((TIMER40_PDR >> 0) & 0xFFFFFFFF), ((TIMER40_PDR = (TIMER40_PDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER40_PDR_PDATA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER40_ADR  -------------------------------
// SVD Line: 17155

unsigned int TIMER40_ADR __AT (0x40002708);



// ------------------------------  Field Item: TIMER40_ADR_ADATA  ---------------------------------
// SVD Line: 17164

//  <item> SFDITEM_FIELD__TIMER40_ADR_ADATA
//    <name> ADATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40002708) TIMER4n A Data bits. The range is 0x0000 to 0xFFFF </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER40_ADR >> 0) & 0xFFFF), ((TIMER40_ADR = (TIMER40_ADR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER40_ADR  ----------------------------------
// SVD Line: 17155

//  <rtree> SFDITEM_REG__TIMER40_ADR
//    <name> ADR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002708) TIMER4n A Data Register </i>
//    <loc> ( (unsigned int)((TIMER40_ADR >> 0) & 0xFFFFFFFF), ((TIMER40_ADR = (TIMER40_ADR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER40_ADR_ADATA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER40_BDR  -------------------------------
// SVD Line: 17172

unsigned int TIMER40_BDR __AT (0x4000270C);



// ------------------------------  Field Item: TIMER40_BDR_BDATA  ---------------------------------
// SVD Line: 17181

//  <item> SFDITEM_FIELD__TIMER40_BDR_BDATA
//    <name> BDATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000270C) TIMER4n B Data bits. The range is 0x0000 to 0xFFFF </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER40_BDR >> 0) & 0xFFFF), ((TIMER40_BDR = (TIMER40_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER40_BDR  ----------------------------------
// SVD Line: 17172

//  <rtree> SFDITEM_REG__TIMER40_BDR
//    <name> BDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000270C) TIMER4n B Data Register </i>
//    <loc> ( (unsigned int)((TIMER40_BDR >> 0) & 0xFFFFFFFF), ((TIMER40_BDR = (TIMER40_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER40_BDR_BDATA </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER40_CAPDR  ------------------------------
// SVD Line: 17189

unsigned int TIMER40_CAPDR __AT (0x40002710);



// -----------------------------  Field Item: TIMER40_CAPDR_CAPD  ---------------------------------
// SVD Line: 17198

//  <item> SFDITEM_FIELD__TIMER40_CAPDR_CAPD
//    <name> CAPD </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40002710) TIMER4n Capture Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER40_CAPDR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER40_CAPDR  ---------------------------------
// SVD Line: 17189

//  <rtree> SFDITEM_REG__TIMER40_CAPDR
//    <name> CAPDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40002710) TIMER4n Capture Data Register </i>
//    <loc> ( (unsigned int)((TIMER40_CAPDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TIMER40_CAPDR_CAPD </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER40_PREDR  ------------------------------
// SVD Line: 17206

unsigned int TIMER40_PREDR __AT (0x40002714);



// -----------------------------  Field Item: TIMER40_PREDR_PRED  ---------------------------------
// SVD Line: 17215

//  <item> SFDITEM_FIELD__TIMER40_PREDR_PRED
//    <name> PRED </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40002714) TIMER4n Prescaler Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER40_PREDR >> 0) & 0xFFF), ((TIMER40_PREDR = (TIMER40_PREDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER40_PREDR  ---------------------------------
// SVD Line: 17206

//  <rtree> SFDITEM_REG__TIMER40_PREDR
//    <name> PREDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002714) TIMER4n Prescaler Data Register </i>
//    <loc> ( (unsigned int)((TIMER40_PREDR >> 0) & 0xFFFFFFFF), ((TIMER40_PREDR = (TIMER40_PREDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER40_PREDR_PRED </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER40_CNT  -------------------------------
// SVD Line: 17223

unsigned int TIMER40_CNT __AT (0x40002718);



// -------------------------------  Field Item: TIMER40_CNT_CNT  ----------------------------------
// SVD Line: 17232

//  <item> SFDITEM_FIELD__TIMER40_CNT_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40002718) TIMER4n Counter </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER40_CNT >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER40_CNT  ----------------------------------
// SVD Line: 17223

//  <rtree> SFDITEM_REG__TIMER40_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40002718) TIMER4n Counter Register </i>
//    <loc> ( (unsigned int)((TIMER40_CNT >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TIMER40_CNT_CNT </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER40_OUTCR  ------------------------------
// SVD Line: 17240

unsigned int TIMER40_OUTCR __AT (0x4000271C);



// -----------------------------  Field Item: TIMER40_OUTCR_POLB  ---------------------------------
// SVD Line: 17249

//  <item> SFDITEM_FIELD__TIMER40_OUTCR_POLB
//    <name> POLB </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4000271C) \nTnOUTB Output Polarity Selection\n0 : StartLow = Low level start (The TnOUTB pin is started with low level after counting)\n1 : StartHigh = High level start (The TnOUTB pin is started with high level after counting) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER40_OUTCR ) </loc>
//      <o.9..9> POLB
//        <0=> 0: StartLow = Low level start (The TnOUTB pin is started with low level after counting)
//        <1=> 1: StartHigh = High level start (The TnOUTB pin is started with high level after counting)
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER40_OUTCR_POLA  ---------------------------------
// SVD Line: 17267

//  <item> SFDITEM_FIELD__TIMER40_OUTCR_POLA
//    <name> POLA </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4000271C) \nTnOUTA Output Polarity Selection\n0 : StartLow = Low level start (The TnOUTA pins are started with low level after counting)\n1 : StartHigh = High level start (The TnOUTA pins are started with high level after counting) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER40_OUTCR ) </loc>
//      <o.8..8> POLA
//        <0=> 0: StartLow = Low level start (The TnOUTA pins are started with low level after counting)
//        <1=> 1: StartHigh = High level start (The TnOUTA pins are started with high level after counting)
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER40_OUTCR_T4nBOE  --------------------------------
// SVD Line: 17285

//  <item> SFDITEM_FIELD__TIMER40_OUTCR_T4nBOE
//    <name> T4nBOE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000271C) \nTnOUTB Output Enable\n0 : Disable = Disable output.\n1 : Enable = Enable output. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER40_OUTCR ) </loc>
//      <o.5..5> T4nBOE
//        <0=> 0: Disable = Disable output.
//        <1=> 1: Enable = Enable output.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER40_OUTCR_T4nAOE  --------------------------------
// SVD Line: 17303

//  <item> SFDITEM_FIELD__TIMER40_OUTCR_T4nAOE
//    <name> T4nAOE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000271C) \nTnOUTA Output Enable\n0 : Disable = Disable output.\n1 : Enable = Enable output. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER40_OUTCR ) </loc>
//      <o.4..4> T4nAOE
//        <0=> 0: Disable = Disable output.
//        <1=> 1: Enable = Enable output.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER40_OUTCR_LVLB  ---------------------------------
// SVD Line: 17321

//  <item> SFDITEM_FIELD__TIMER40_OUTCR_LVLB
//    <name> LVLB </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000271C) \nConfigure TnOUTB Output When Disable\n0 : Low = Low level\n1 : High = High level </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER40_OUTCR ) </loc>
//      <o.1..1> LVLB
//        <0=> 0: Low = Low level
//        <1=> 1: High = High level
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER40_OUTCR_LVLA  ---------------------------------
// SVD Line: 17339

//  <item> SFDITEM_FIELD__TIMER40_OUTCR_LVLA
//    <name> LVLA </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000271C) \nConfigure TnOUTA Output When Disable\n0 : Low = Low level\n1 : High = High level </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER40_OUTCR ) </loc>
//      <o.0..0> LVLA
//        <0=> 0: Low = Low level
//        <1=> 1: High = High level
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: TIMER40_OUTCR  ---------------------------------
// SVD Line: 17240

//  <rtree> SFDITEM_REG__TIMER40_OUTCR
//    <name> OUTCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000271C) TIMER4n Output Control Register </i>
//    <loc> ( (unsigned int)((TIMER40_OUTCR >> 0) & 0xFFFFFFFF), ((TIMER40_OUTCR = (TIMER40_OUTCR & ~(0x333UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x333) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER40_OUTCR_POLB </item>
//    <item> SFDITEM_FIELD__TIMER40_OUTCR_POLA </item>
//    <item> SFDITEM_FIELD__TIMER40_OUTCR_T4nBOE </item>
//    <item> SFDITEM_FIELD__TIMER40_OUTCR_T4nAOE </item>
//    <item> SFDITEM_FIELD__TIMER40_OUTCR_LVLB </item>
//    <item> SFDITEM_FIELD__TIMER40_OUTCR_LVLA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER40_DLY  -------------------------------
// SVD Line: 17359

unsigned int TIMER40_DLY __AT (0x40002720);



// -------------------------------  Field Item: TIMER40_DLY_DLY  ----------------------------------
// SVD Line: 17368

//  <item> SFDITEM_FIELD__TIMER40_DLY_DLY
//    <name> DLY </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x40002720) TIMER4n Output Delay Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER40_DLY >> 0) & 0x3FF), ((TIMER40_DLY = (TIMER40_DLY & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER40_DLY  ----------------------------------
// SVD Line: 17359

//  <rtree> SFDITEM_REG__TIMER40_DLY
//    <name> DLY </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002720) TIMER4n Output Delay Data Register </i>
//    <loc> ( (unsigned int)((TIMER40_DLY >> 0) & 0xFFFFFFFF), ((TIMER40_DLY = (TIMER40_DLY & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER40_DLY_DLY </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER40_INTCR  ------------------------------
// SVD Line: 17376

unsigned int TIMER40_INTCR __AT (0x40002724);



// ---------------------------  Field Item: TIMER40_INTCR_T4nFRCIEN  ------------------------------
// SVD Line: 17385

//  <item> SFDITEM_FIELD__TIMER40_INTCR_T4nFRCIEN
//    <name> T4nFRCIEN </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40002724) \nTIMER4n Output Force Level Interrupt Enable\n0 : Disable = Disable timer n output hold interrupt.\n1 : Enable = Enable timer n output hold interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER40_INTCR ) </loc>
//      <o.11..11> T4nFRCIEN
//        <0=> 0: Disable = Disable timer n output hold interrupt.
//        <1=> 1: Enable = Enable timer n output hold interrupt.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER40_INTCR_T4nCIEN  -------------------------------
// SVD Line: 17403

//  <item> SFDITEM_FIELD__TIMER40_INTCR_T4nCIEN
//    <name> T4nCIEN </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40002724) \nTIMER4n Capture Interrupt Enable\n0 : Disable = Disable timer n capture interrupt.\n1 : Enable = Enable timer n capture interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER40_INTCR ) </loc>
//      <o.10..10> T4nCIEN
//        <0=> 0: Disable = Disable timer n capture interrupt.
//        <1=> 1: Enable = Enable timer n capture interrupt.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: TIMER40_INTCR_T4nBTIEN  -------------------------------
// SVD Line: 17421

//  <item> SFDITEM_FIELD__TIMER40_INTCR_T4nBTIEN
//    <name> T4nBTIEN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40002724) \nTIMER4n Bottom Interrupt Enable\n0 : Disable = Disable timer n bottom interrupt.\n1 : Enable = Enable timer n bottom interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER40_INTCR ) </loc>
//      <o.9..9> T4nBTIEN
//        <0=> 0: Disable = Disable timer n bottom interrupt.
//        <1=> 1: Enable = Enable timer n bottom interrupt.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: TIMER40_INTCR_T4nPMIEN  -------------------------------
// SVD Line: 17439

//  <item> SFDITEM_FIELD__TIMER40_INTCR_T4nPMIEN
//    <name> T4nPMIEN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40002724) \nTIMER4n Period Match Interrupt Enable\n0 : Disable = Disable timer n period interrupt.\n1 : Enable = Enable timer n period interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER40_INTCR ) </loc>
//      <o.8..8> T4nPMIEN
//        <0=> 0: Disable = Disable timer n period interrupt.
//        <1=> 1: Enable = Enable timer n period interrupt.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: TIMER40_INTCR_T4nBMIEN  -------------------------------
// SVD Line: 17457

//  <item> SFDITEM_FIELD__TIMER40_INTCR_T4nBMIEN
//    <name> T4nBMIEN </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40002724) \nTIMER4n B Match Interrupt Enable\n0 : Disable = Disable B match interrupt.\n1 : UpCount = Enable B match interrupt on up counting.\n2 : DownCount = Enable B match interrupt on down counting.\n3 : BothCount = Enable B match interrupt on up and down counting. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER40_INTCR ) </loc>
//      <o.3..2> T4nBMIEN
//        <0=> 0: Disable = Disable B match interrupt.
//        <1=> 1: UpCount = Enable B match interrupt on up counting.
//        <2=> 2: DownCount = Enable B match interrupt on down counting.
//        <3=> 3: BothCount = Enable B match interrupt on up and down counting.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: TIMER40_INTCR_T4nAMIEN  -------------------------------
// SVD Line: 17485

//  <item> SFDITEM_FIELD__TIMER40_INTCR_T4nAMIEN
//    <name> T4nAMIEN </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40002724) \nTIMER4n A Match Interrupt Enable\n0 : Disable = Disable A match interrupt.\n1 : UpCount = Enable A match interrupt on up counting.\n2 : DownCount = Enable A match interrupt on down counting.\n3 : BothCount = Enable A match interrupt on up and down counting. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER40_INTCR ) </loc>
//      <o.1..0> T4nAMIEN
//        <0=> 0: Disable = Disable A match interrupt.
//        <1=> 1: UpCount = Enable A match interrupt on up counting.
//        <2=> 2: DownCount = Enable A match interrupt on down counting.
//        <3=> 3: BothCount = Enable A match interrupt on up and down counting.
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: TIMER40_INTCR  ---------------------------------
// SVD Line: 17376

//  <rtree> SFDITEM_REG__TIMER40_INTCR
//    <name> INTCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002724) TIMER4n Interrupt Control Register </i>
//    <loc> ( (unsigned int)((TIMER40_INTCR >> 0) & 0xFFFFFFFF), ((TIMER40_INTCR = (TIMER40_INTCR & ~(0xF0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER40_INTCR_T4nFRCIEN </item>
//    <item> SFDITEM_FIELD__TIMER40_INTCR_T4nCIEN </item>
//    <item> SFDITEM_FIELD__TIMER40_INTCR_T4nBTIEN </item>
//    <item> SFDITEM_FIELD__TIMER40_INTCR_T4nPMIEN </item>
//    <item> SFDITEM_FIELD__TIMER40_INTCR_T4nBMIEN </item>
//    <item> SFDITEM_FIELD__TIMER40_INTCR_T4nAMIEN </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIMER40_INTFLAG  -----------------------------
// SVD Line: 17515

unsigned int TIMER40_INTFLAG __AT (0x40002728);



// -------------------------  Field Item: TIMER40_INTFLAG_T4nFRCIFLAG  ----------------------------
// SVD Line: 17524

//  <item> SFDITEM_FIELD__TIMER40_INTFLAG_T4nFRCIFLAG
//    <name> T4nFRCIFLAG </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40002728) \nTIMER4n Output Force Level Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER40_INTFLAG ) </loc>
//      <o.7..7> T4nFRCIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit.
//    </combo>
//  </item>
//  


// --------------------------  Field Item: TIMER40_INTFLAG_T4nCIFLAG  -----------------------------
// SVD Line: 17542

//  <item> SFDITEM_FIELD__TIMER40_INTFLAG_T4nCIFLAG
//    <name> T4nCIFLAG </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40002728) \nTIMER4n Capture Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER40_INTFLAG ) </loc>
//      <o.6..6> T4nCIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit.
//    </combo>
//  </item>
//  


// -------------------------  Field Item: TIMER40_INTFLAG_T4nBTIFLAG  -----------------------------
// SVD Line: 17560

//  <item> SFDITEM_FIELD__TIMER40_INTFLAG_T4nBTIFLAG
//    <name> T4nBTIFLAG </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40002728) \nTIMER4n Bottom Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER40_INTFLAG ) </loc>
//      <o.5..5> T4nBTIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit.
//    </combo>
//  </item>
//  


// -------------------------  Field Item: TIMER40_INTFLAG_T4nPMIFLAG  -----------------------------
// SVD Line: 17578

//  <item> SFDITEM_FIELD__TIMER40_INTFLAG_T4nPMIFLAG
//    <name> T4nPMIFLAG </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40002728) \nTIMER4n Period Match Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER40_INTFLAG ) </loc>
//      <o.4..4> T4nPMIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit.
//    </combo>
//  </item>
//  


// -------------------------  Field Item: TIMER40_INTFLAG_T4nBMIFLAG  -----------------------------
// SVD Line: 17596

//  <item> SFDITEM_FIELD__TIMER40_INTFLAG_T4nBMIFLAG
//    <name> T4nBMIFLAG </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40002728) \nTIMER4n B Match Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER40_INTFLAG ) </loc>
//      <o.1..1> T4nBMIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit.
//    </combo>
//  </item>
//  


// -------------------------  Field Item: TIMER40_INTFLAG_T4nAMIFLAG  -----------------------------
// SVD Line: 17614

//  <item> SFDITEM_FIELD__TIMER40_INTFLAG_T4nAMIFLAG
//    <name> T4nAMIFLAG </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40002728) \nTIMER4n A Match Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER40_INTFLAG ) </loc>
//      <o.0..0> T4nAMIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit.
//    </combo>
//  </item>
//  


// -----------------------------  Register RTree: TIMER40_INTFLAG  --------------------------------
// SVD Line: 17515

//  <rtree> SFDITEM_REG__TIMER40_INTFLAG
//    <name> INTFLAG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002728) TIMER4n Interrupt Flag Register </i>
//    <loc> ( (unsigned int)((TIMER40_INTFLAG >> 0) & 0xFFFFFFFF), ((TIMER40_INTFLAG = (TIMER40_INTFLAG & ~(0xF3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER40_INTFLAG_T4nFRCIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER40_INTFLAG_T4nCIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER40_INTFLAG_T4nBTIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER40_INTFLAG_T4nPMIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER40_INTFLAG_T4nBMIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER40_INTFLAG_T4nAMIFLAG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER40_ADTCR  ------------------------------
// SVD Line: 17634

unsigned int TIMER40_ADTCR __AT (0x4000272C);



// ----------------------------  Field Item: TIMER40_ADTCR_T4nBTTG  -------------------------------
// SVD Line: 17643

//  <item> SFDITEM_FIELD__TIMER40_ADTCR_T4nBTTG
//    <name> T4nBTTG </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4000272C) \nSelect TIMER4n Bottom for ADC Trigger Signal Generator.\n0 : Disable = Disable ADC trigger signal generator by bottom.\n1 : Enable = Enable ADC trigger signal generator by bottom. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER40_ADTCR ) </loc>
//      <o.9..9> T4nBTTG
//        <0=> 0: Disable = Disable ADC trigger signal generator by bottom.
//        <1=> 1: Enable = Enable ADC trigger signal generator by bottom.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER40_ADTCR_T4nPMTG  -------------------------------
// SVD Line: 17661

//  <item> SFDITEM_FIELD__TIMER40_ADTCR_T4nPMTG
//    <name> T4nPMTG </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4000272C) \nSelect TIMER4n Period Match for ADC Trigger Signal Generator.\n0 : Disable = Disable ADC trigger signal generator by period match.\n1 : Enable = Enable ADC trigger signal generator by period match. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER40_ADTCR ) </loc>
//      <o.8..8> T4nPMTG
//        <0=> 0: Disable = Disable ADC trigger signal generator by period match.
//        <1=> 1: Enable = Enable ADC trigger signal generator by period match.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER40_ADTCR_T4nBMTG  -------------------------------
// SVD Line: 17679

//  <item> SFDITEM_FIELD__TIMER40_ADTCR_T4nBMTG
//    <name> T4nBMTG </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x4000272C) \nSelect TIMER4n B Match for ADC Trigger Signal Generator.\n0 : DisableUpdown = Disable ADC trigger signal generator by B match.\n1 : UpCount = Enable ADC trigger signal generator by B match on up counting.\n2 : DownCount = Enable ADC trigger signal generator by B match on down counting.\n3 : BothCount = Enable ADC trigger signal generator by B match on up and down counting. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER40_ADTCR ) </loc>
//      <o.3..2> T4nBMTG
//        <0=> 0: DisableUpdown = Disable ADC trigger signal generator by B match.
//        <1=> 1: UpCount = Enable ADC trigger signal generator by B match on up counting.
//        <2=> 2: DownCount = Enable ADC trigger signal generator by B match on down counting.
//        <3=> 3: BothCount = Enable ADC trigger signal generator by B match on up and down counting.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER40_ADTCR_T4nAMTG  -------------------------------
// SVD Line: 17707

//  <item> SFDITEM_FIELD__TIMER40_ADTCR_T4nAMTG
//    <name> T4nAMTG </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4000272C) \nSelect TIMER4n A Match for ADC Trigger Signal Generator.\n0 : Disable = Disable ADC trigger signal generator by A match.\n1 : UpCount = Enable ADC trigger signal generator by A match on up counting.\n2 : DownCount = Enable ADC trigger signal generator by A match on down counting.\n3 : BothCount = Enable ADC trigger signal generator by A match on up and down counting. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER40_ADTCR ) </loc>
//      <o.1..0> T4nAMTG
//        <0=> 0: Disable = Disable ADC trigger signal generator by A match.
//        <1=> 1: UpCount = Enable ADC trigger signal generator by A match on up counting.
//        <2=> 2: DownCount = Enable ADC trigger signal generator by A match on down counting.
//        <3=> 3: BothCount = Enable ADC trigger signal generator by A match on up and down counting.
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: TIMER40_ADTCR  ---------------------------------
// SVD Line: 17634

//  <rtree> SFDITEM_REG__TIMER40_ADTCR
//    <name> ADTCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000272C) TIMER4n ADC Trigger Control Register </i>
//    <loc> ( (unsigned int)((TIMER40_ADTCR >> 0) & 0xFFFFFFFF), ((TIMER40_ADTCR = (TIMER40_ADTCR & ~(0x30FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x30F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER40_ADTCR_T4nBTTG </item>
//    <item> SFDITEM_FIELD__TIMER40_ADTCR_T4nPMTG </item>
//    <item> SFDITEM_FIELD__TIMER40_ADTCR_T4nBMTG </item>
//    <item> SFDITEM_FIELD__TIMER40_ADTCR_T4nAMTG </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: TIMER40  ------------------------------------
// SVD Line: 17739

//  <view> TIMER40
//    <name> TIMER40 </name>
//    <item> SFDITEM_REG__TIMER40_CR </item>
//    <item> SFDITEM_REG__TIMER40_PDR </item>
//    <item> SFDITEM_REG__TIMER40_ADR </item>
//    <item> SFDITEM_REG__TIMER40_BDR </item>
//    <item> SFDITEM_REG__TIMER40_CAPDR </item>
//    <item> SFDITEM_REG__TIMER40_PREDR </item>
//    <item> SFDITEM_REG__TIMER40_CNT </item>
//    <item> SFDITEM_REG__TIMER40_OUTCR </item>
//    <item> SFDITEM_REG__TIMER40_DLY </item>
//    <item> SFDITEM_REG__TIMER40_INTCR </item>
//    <item> SFDITEM_REG__TIMER40_INTFLAG </item>
//    <item> SFDITEM_REG__TIMER40_ADTCR </item>
//  </view>
//  


// ----------------------------  Register Item Address: TIMER41_CR  -------------------------------
// SVD Line: 16817

unsigned int TIMER41_CR __AT (0x40002780);



// -----------------------------  Field Item: TIMER41_CR_T4nFRCEN  --------------------------------
// SVD Line: 16826

//  <item> SFDITEM_FIELD__TIMER41_CR_T4nFRCEN
//    <name> T4nFRCEN </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40002780) \nTIMER4n Output Force Level Enable\n0 : Disable = Disable output force level.\n1 : Enable = Enable output force level during the valid level of the selected Tn force input. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER41_CR ) </loc>
//      <o.23..23> T4nFRCEN
//        <0=> 0: Disable = Disable output force level.
//        <1=> 1: Enable = Enable output force level during the valid level of the selected Tn force input.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER41_CR_T4nFRCS  ---------------------------------
// SVD Line: 16844

//  <item> SFDITEM_FIELD__TIMER41_CR_T4nFRCS
//    <name> T4nFRCS </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40002780) \nTIMER4n Force Input Selection\n0 : T40 = T40 force input\n1 : T41 = T41 force input\n2 : T42 = T42 force input\n3 : T43 = T43 force input </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER41_CR ) </loc>
//      <o.21..20> T4nFRCS
//        <0=> 0: T40 = T40 force input
//        <1=> 1: T41 = T41 force input
//        <2=> 2: T42 = T42 force input
//        <3=> 3: T43 = T43 force input
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER41_CR_CNTSHEN  ---------------------------------
// SVD Line: 16872

//  <item> SFDITEM_FIELD__TIMER41_CR_CNTSHEN
//    <name> CNTSHEN </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40002780) \nTimer Counter Sharing Enable\n0 : Disable = Disable counter sharing.\n1 : Enable = Enable counter sharing. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER41_CR ) </loc>
//      <o.19..19> CNTSHEN
//        <0=> 0: Disable = Disable counter sharing.
//        <1=> 1: Enable = Enable counter sharing.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER41_CR_CNTSH  ----------------------------------
// SVD Line: 16890

//  <item> SFDITEM_FIELD__TIMER41_CR_CNTSH
//    <name> CNTSH </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40002780) \nTimer Counter Sharing Selection\n0 : T40 = Timer n uses timer 40's counter instead of itself.\n1 : T41 = Timer n uses timer 41's counter instead of itself.\n2 : T42 = Timer n uses timer 42's counter instead of itself.\n3 : T43 = Timer n uses timer 43's counter instead of itself. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER41_CR ) </loc>
//      <o.17..16> CNTSH
//        <0=> 0: T40 = Timer n uses timer 40's counter instead of itself.
//        <1=> 1: T41 = Timer n uses timer 41's counter instead of itself.
//        <2=> 2: T42 = Timer n uses timer 42's counter instead of itself.
//        <3=> 3: T43 = Timer n uses timer 43's counter instead of itself.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER41_CR_T4nEN  ----------------------------------
// SVD Line: 16918

//  <item> SFDITEM_FIELD__TIMER41_CR_T4nEN
//    <name> T4nEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40002780) \nTIMER4n Operation Enable\n0 : Disable = Disable timer n operation.\n1 : Enable = Enable timer n operation. (Counter clear and start) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER41_CR ) </loc>
//      <o.15..15> T4nEN
//        <0=> 0: Disable = Disable timer n operation.
//        <1=> 1: Enable = Enable timer n operation. (Counter clear and start)
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER41_CR_T4nCLK  ---------------------------------
// SVD Line: 16936

//  <item> SFDITEM_FIELD__TIMER41_CR_T4nCLK
//    <name> T4nCLK </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40002780) \nTIMER4n Clock Selection\n0 : IntPrescaledClock = Select the internal prescaled clock.\n1 : ExtClock = Select the external clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER41_CR ) </loc>
//      <o.14..14> T4nCLK
//        <0=> 0: IntPrescaledClock = Select the internal prescaled clock.
//        <1=> 1: ExtClock = Select the external clock.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER41_CR_T4nMS  ----------------------------------
// SVD Line: 16954

//  <item> SFDITEM_FIELD__TIMER41_CR_T4nMS
//    <name> T4nMS </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40002780) \nTIMER4n Operation Mode Selection\n0 : IntervalMode = Interval mode. (All match interrupts can occur)\n1 : CaptureMode = Capture mode. (The Period-match interrupt can occur)\n2 : BackToBackMode = Back-to-back mode. (All match and bottom interrupts can occur)\n3 : OneShotMode = One-shot interval mode. (All match interrupts can occur) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER41_CR ) </loc>
//      <o.13..12> T4nMS
//        <0=> 0: IntervalMode = Interval mode. (All match interrupts can occur)
//        <1=> 1: CaptureMode = Capture mode. (The Period-match interrupt can occur)
//        <2=> 2: BackToBackMode = Back-to-back mode. (All match and bottom interrupts can occur)
//        <3=> 3: OneShotMode = One-shot interval mode. (All match interrupts can occur)
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER41_CR_T4nECE  ---------------------------------
// SVD Line: 16982

//  <item> SFDITEM_FIELD__TIMER41_CR_T4nECE
//    <name> T4nECE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40002780) \nTIMER4n External Clock Edge Selection\n0 : FallingEdge = Select falling edge of external clock.\n1 : RisingEdge = Select rising edge of external clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER41_CR ) </loc>
//      <o.11..11> T4nECE
//        <0=> 0: FallingEdge = Select falling edge of external clock.
//        <1=> 1: RisingEdge = Select rising edge of external clock.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER41_CR_T4nOPAIR  --------------------------------
// SVD Line: 17000

//  <item> SFDITEM_FIELD__TIMER41_CR_T4nOPAIR
//    <name> T4nOPAIR </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40002780) \nTIMER4n Output Pair Selection\n0 : NoPair = No output pair\n1 : Pair = Output pair (The TnOUTB signal depends on TIMERn_ADR register) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER41_CR ) </loc>
//      <o.10..10> T4nOPAIR
//        <0=> 0: NoPair = No output pair
//        <1=> 1: Pair = Output pair (The TnOUTB signal depends on TIMERn_ADR register)
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER41_CR_DLYEN  ----------------------------------
// SVD Line: 17018

//  <item> SFDITEM_FIELD__TIMER41_CR_DLYEN
//    <name> DLYEN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40002780) \nDelay Time Insertion Enable\n0 : Disable = Disable to insert delay time to the TnOUTA/TnOUTB.\n1 : Enable = Enable to insert delay time to the TnOUTA/TnOUTB. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER41_CR ) </loc>
//      <o.9..9> DLYEN
//        <0=> 0: Disable = Disable to insert delay time to the TnOUTA/TnOUTB.
//        <1=> 1: Enable = Enable to insert delay time to the TnOUTA/TnOUTB.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER41_CR_DLYPOS  ---------------------------------
// SVD Line: 17036

//  <item> SFDITEM_FIELD__TIMER41_CR_DLYPOS
//    <name> DLYPOS </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40002780) \nDelay Time Insertion Position\n0 : FrontABackB = Insert at front of TnOUTA and at back of TnOUTB pins.\n1 : BackAFrontB = Insert at back of TnOUTA and at front of TnOUTB pins. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER41_CR ) </loc>
//      <o.8..8> DLYPOS
//        <0=> 0: FrontABackB = Insert at front of TnOUTA and at back of TnOUTB pins.
//        <1=> 1: BackAFrontB = Insert at back of TnOUTA and at front of TnOUTB pins.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: TIMER41_CR_UPDT  ----------------------------------
// SVD Line: 17054

//  <item> SFDITEM_FIELD__TIMER41_CR_UPDT
//    <name> UPDT </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40002780) \nData Reload Time Selection\n0 : AtWriting = Update data to buffer at the time of writing.\n1 : AtPeriodMatch = Update data to buffer at period match.\n2 : AtBottom = Update data to buffer at bottom.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER41_CR ) </loc>
//      <o.7..6> UPDT
//        <0=> 0: AtWriting = Update data to buffer at the time of writing.
//        <1=> 1: AtPeriodMatch = Update data to buffer at period match.
//        <2=> 2: AtBottom = Update data to buffer at bottom.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER41_CR_T4nINPOL  --------------------------------
// SVD Line: 17077

//  <item> SFDITEM_FIELD__TIMER41_CR_T4nINPOL
//    <name> T4nINPOL </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40002780) \nTIMER4n Capture/'Force level' Polarity Selection\n0 : FallingEdge = Capture on falling edge, Force level on low level.\n1 : RisingEdge = Capture on rising edge, Force level on high level.\n2 : BothEdge = Capture on both of falling and rising edge, Not available for force level.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER41_CR ) </loc>
//      <o.5..4> T4nINPOL
//        <0=> 0: FallingEdge = Capture on falling edge, Force level on low level.
//        <1=> 1: RisingEdge = Capture on rising edge, Force level on high level.
//        <2=> 2: BothEdge = Capture on both of falling and rising edge, Not available for force level.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER41_CR_T4nPAU  ---------------------------------
// SVD Line: 17100

//  <item> SFDITEM_FIELD__TIMER41_CR_T4nPAU
//    <name> T4nPAU </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40002780) \nTIMER4n Counter Temporary Pause Control\n0 : Disable = Continue counting\n1 : Enable = Temporary pause </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER41_CR ) </loc>
//      <o.1..1> T4nPAU
//        <0=> 0: Disable = Continue counting
//        <1=> 1: Enable = Temporary pause
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER41_CR_T4nCLR  ---------------------------------
// SVD Line: 17118

//  <item> SFDITEM_FIELD__TIMER41_CR_T4nCLR
//    <name> T4nCLR </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40002780) \nTIMER4n Counter and Prescaler Clear\n0 : NoEffect = No effect.\n1 : Clear = Clear Counter and Prescaler. (Automatically cleared to '0' after operation) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER41_CR ) </loc>
//      <o.0..0> T4nCLR
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear Counter and Prescaler. (Automatically cleared to '0' after operation)
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: TIMER41_CR  -----------------------------------
// SVD Line: 16817

//  <rtree> SFDITEM_REG__TIMER41_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002780) TIMER4n Control Register </i>
//    <loc> ( (unsigned int)((TIMER41_CR >> 0) & 0xFFFFFFFF), ((TIMER41_CR = (TIMER41_CR & ~(0xBBFFF3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xBBFFF3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER41_CR_T4nFRCEN </item>
//    <item> SFDITEM_FIELD__TIMER41_CR_T4nFRCS </item>
//    <item> SFDITEM_FIELD__TIMER41_CR_CNTSHEN </item>
//    <item> SFDITEM_FIELD__TIMER41_CR_CNTSH </item>
//    <item> SFDITEM_FIELD__TIMER41_CR_T4nEN </item>
//    <item> SFDITEM_FIELD__TIMER41_CR_T4nCLK </item>
//    <item> SFDITEM_FIELD__TIMER41_CR_T4nMS </item>
//    <item> SFDITEM_FIELD__TIMER41_CR_T4nECE </item>
//    <item> SFDITEM_FIELD__TIMER41_CR_T4nOPAIR </item>
//    <item> SFDITEM_FIELD__TIMER41_CR_DLYEN </item>
//    <item> SFDITEM_FIELD__TIMER41_CR_DLYPOS </item>
//    <item> SFDITEM_FIELD__TIMER41_CR_UPDT </item>
//    <item> SFDITEM_FIELD__TIMER41_CR_T4nINPOL </item>
//    <item> SFDITEM_FIELD__TIMER41_CR_T4nPAU </item>
//    <item> SFDITEM_FIELD__TIMER41_CR_T4nCLR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER41_PDR  -------------------------------
// SVD Line: 17138

unsigned int TIMER41_PDR __AT (0x40002784);



// ------------------------------  Field Item: TIMER41_PDR_PDATA  ---------------------------------
// SVD Line: 17147

//  <item> SFDITEM_FIELD__TIMER41_PDR_PDATA
//    <name> PDATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40002784) TIMER4n Period Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER41_PDR >> 0) & 0xFFFF), ((TIMER41_PDR = (TIMER41_PDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER41_PDR  ----------------------------------
// SVD Line: 17138

//  <rtree> SFDITEM_REG__TIMER41_PDR
//    <name> PDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002784) TIMER4n Period Data Register </i>
//    <loc> ( (unsigned int)((TIMER41_PDR >> 0) & 0xFFFFFFFF), ((TIMER41_PDR = (TIMER41_PDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER41_PDR_PDATA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER41_ADR  -------------------------------
// SVD Line: 17155

unsigned int TIMER41_ADR __AT (0x40002788);



// ------------------------------  Field Item: TIMER41_ADR_ADATA  ---------------------------------
// SVD Line: 17164

//  <item> SFDITEM_FIELD__TIMER41_ADR_ADATA
//    <name> ADATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40002788) TIMER4n A Data bits. The range is 0x0000 to 0xFFFF </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER41_ADR >> 0) & 0xFFFF), ((TIMER41_ADR = (TIMER41_ADR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER41_ADR  ----------------------------------
// SVD Line: 17155

//  <rtree> SFDITEM_REG__TIMER41_ADR
//    <name> ADR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002788) TIMER4n A Data Register </i>
//    <loc> ( (unsigned int)((TIMER41_ADR >> 0) & 0xFFFFFFFF), ((TIMER41_ADR = (TIMER41_ADR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER41_ADR_ADATA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER41_BDR  -------------------------------
// SVD Line: 17172

unsigned int TIMER41_BDR __AT (0x4000278C);



// ------------------------------  Field Item: TIMER41_BDR_BDATA  ---------------------------------
// SVD Line: 17181

//  <item> SFDITEM_FIELD__TIMER41_BDR_BDATA
//    <name> BDATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000278C) TIMER4n B Data bits. The range is 0x0000 to 0xFFFF </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER41_BDR >> 0) & 0xFFFF), ((TIMER41_BDR = (TIMER41_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER41_BDR  ----------------------------------
// SVD Line: 17172

//  <rtree> SFDITEM_REG__TIMER41_BDR
//    <name> BDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000278C) TIMER4n B Data Register </i>
//    <loc> ( (unsigned int)((TIMER41_BDR >> 0) & 0xFFFFFFFF), ((TIMER41_BDR = (TIMER41_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER41_BDR_BDATA </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER41_CAPDR  ------------------------------
// SVD Line: 17189

unsigned int TIMER41_CAPDR __AT (0x40002790);



// -----------------------------  Field Item: TIMER41_CAPDR_CAPD  ---------------------------------
// SVD Line: 17198

//  <item> SFDITEM_FIELD__TIMER41_CAPDR_CAPD
//    <name> CAPD </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40002790) TIMER4n Capture Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER41_CAPDR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER41_CAPDR  ---------------------------------
// SVD Line: 17189

//  <rtree> SFDITEM_REG__TIMER41_CAPDR
//    <name> CAPDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40002790) TIMER4n Capture Data Register </i>
//    <loc> ( (unsigned int)((TIMER41_CAPDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TIMER41_CAPDR_CAPD </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER41_PREDR  ------------------------------
// SVD Line: 17206

unsigned int TIMER41_PREDR __AT (0x40002794);



// -----------------------------  Field Item: TIMER41_PREDR_PRED  ---------------------------------
// SVD Line: 17215

//  <item> SFDITEM_FIELD__TIMER41_PREDR_PRED
//    <name> PRED </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40002794) TIMER4n Prescaler Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER41_PREDR >> 0) & 0xFFF), ((TIMER41_PREDR = (TIMER41_PREDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER41_PREDR  ---------------------------------
// SVD Line: 17206

//  <rtree> SFDITEM_REG__TIMER41_PREDR
//    <name> PREDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002794) TIMER4n Prescaler Data Register </i>
//    <loc> ( (unsigned int)((TIMER41_PREDR >> 0) & 0xFFFFFFFF), ((TIMER41_PREDR = (TIMER41_PREDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER41_PREDR_PRED </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER41_CNT  -------------------------------
// SVD Line: 17223

unsigned int TIMER41_CNT __AT (0x40002798);



// -------------------------------  Field Item: TIMER41_CNT_CNT  ----------------------------------
// SVD Line: 17232

//  <item> SFDITEM_FIELD__TIMER41_CNT_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40002798) TIMER4n Counter </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER41_CNT >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER41_CNT  ----------------------------------
// SVD Line: 17223

//  <rtree> SFDITEM_REG__TIMER41_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40002798) TIMER4n Counter Register </i>
//    <loc> ( (unsigned int)((TIMER41_CNT >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TIMER41_CNT_CNT </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER41_OUTCR  ------------------------------
// SVD Line: 17240

unsigned int TIMER41_OUTCR __AT (0x4000279C);



// -----------------------------  Field Item: TIMER41_OUTCR_POLB  ---------------------------------
// SVD Line: 17249

//  <item> SFDITEM_FIELD__TIMER41_OUTCR_POLB
//    <name> POLB </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4000279C) \nTnOUTB Output Polarity Selection\n0 : StartLow = Low level start (The TnOUTB pin is started with low level after counting)\n1 : StartHigh = High level start (The TnOUTB pin is started with high level after counting) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER41_OUTCR ) </loc>
//      <o.9..9> POLB
//        <0=> 0: StartLow = Low level start (The TnOUTB pin is started with low level after counting)
//        <1=> 1: StartHigh = High level start (The TnOUTB pin is started with high level after counting)
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER41_OUTCR_POLA  ---------------------------------
// SVD Line: 17267

//  <item> SFDITEM_FIELD__TIMER41_OUTCR_POLA
//    <name> POLA </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4000279C) \nTnOUTA Output Polarity Selection\n0 : StartLow = Low level start (The TnOUTA pins are started with low level after counting)\n1 : StartHigh = High level start (The TnOUTA pins are started with high level after counting) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER41_OUTCR ) </loc>
//      <o.8..8> POLA
//        <0=> 0: StartLow = Low level start (The TnOUTA pins are started with low level after counting)
//        <1=> 1: StartHigh = High level start (The TnOUTA pins are started with high level after counting)
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER41_OUTCR_T4nBOE  --------------------------------
// SVD Line: 17285

//  <item> SFDITEM_FIELD__TIMER41_OUTCR_T4nBOE
//    <name> T4nBOE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000279C) \nTnOUTB Output Enable\n0 : Disable = Disable output.\n1 : Enable = Enable output. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER41_OUTCR ) </loc>
//      <o.5..5> T4nBOE
//        <0=> 0: Disable = Disable output.
//        <1=> 1: Enable = Enable output.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER41_OUTCR_T4nAOE  --------------------------------
// SVD Line: 17303

//  <item> SFDITEM_FIELD__TIMER41_OUTCR_T4nAOE
//    <name> T4nAOE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000279C) \nTnOUTA Output Enable\n0 : Disable = Disable output.\n1 : Enable = Enable output. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER41_OUTCR ) </loc>
//      <o.4..4> T4nAOE
//        <0=> 0: Disable = Disable output.
//        <1=> 1: Enable = Enable output.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER41_OUTCR_LVLB  ---------------------------------
// SVD Line: 17321

//  <item> SFDITEM_FIELD__TIMER41_OUTCR_LVLB
//    <name> LVLB </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000279C) \nConfigure TnOUTB Output When Disable\n0 : Low = Low level\n1 : High = High level </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER41_OUTCR ) </loc>
//      <o.1..1> LVLB
//        <0=> 0: Low = Low level
//        <1=> 1: High = High level
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER41_OUTCR_LVLA  ---------------------------------
// SVD Line: 17339

//  <item> SFDITEM_FIELD__TIMER41_OUTCR_LVLA
//    <name> LVLA </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000279C) \nConfigure TnOUTA Output When Disable\n0 : Low = Low level\n1 : High = High level </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER41_OUTCR ) </loc>
//      <o.0..0> LVLA
//        <0=> 0: Low = Low level
//        <1=> 1: High = High level
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: TIMER41_OUTCR  ---------------------------------
// SVD Line: 17240

//  <rtree> SFDITEM_REG__TIMER41_OUTCR
//    <name> OUTCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000279C) TIMER4n Output Control Register </i>
//    <loc> ( (unsigned int)((TIMER41_OUTCR >> 0) & 0xFFFFFFFF), ((TIMER41_OUTCR = (TIMER41_OUTCR & ~(0x333UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x333) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER41_OUTCR_POLB </item>
//    <item> SFDITEM_FIELD__TIMER41_OUTCR_POLA </item>
//    <item> SFDITEM_FIELD__TIMER41_OUTCR_T4nBOE </item>
//    <item> SFDITEM_FIELD__TIMER41_OUTCR_T4nAOE </item>
//    <item> SFDITEM_FIELD__TIMER41_OUTCR_LVLB </item>
//    <item> SFDITEM_FIELD__TIMER41_OUTCR_LVLA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER41_DLY  -------------------------------
// SVD Line: 17359

unsigned int TIMER41_DLY __AT (0x400027A0);



// -------------------------------  Field Item: TIMER41_DLY_DLY  ----------------------------------
// SVD Line: 17368

//  <item> SFDITEM_FIELD__TIMER41_DLY_DLY
//    <name> DLY </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x400027A0) TIMER4n Output Delay Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER41_DLY >> 0) & 0x3FF), ((TIMER41_DLY = (TIMER41_DLY & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER41_DLY  ----------------------------------
// SVD Line: 17359

//  <rtree> SFDITEM_REG__TIMER41_DLY
//    <name> DLY </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400027A0) TIMER4n Output Delay Data Register </i>
//    <loc> ( (unsigned int)((TIMER41_DLY >> 0) & 0xFFFFFFFF), ((TIMER41_DLY = (TIMER41_DLY & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER41_DLY_DLY </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER41_INTCR  ------------------------------
// SVD Line: 17376

unsigned int TIMER41_INTCR __AT (0x400027A4);



// ---------------------------  Field Item: TIMER41_INTCR_T4nFRCIEN  ------------------------------
// SVD Line: 17385

//  <item> SFDITEM_FIELD__TIMER41_INTCR_T4nFRCIEN
//    <name> T4nFRCIEN </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400027A4) \nTIMER4n Output Force Level Interrupt Enable\n0 : Disable = Disable timer n output hold interrupt.\n1 : Enable = Enable timer n output hold interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER41_INTCR ) </loc>
//      <o.11..11> T4nFRCIEN
//        <0=> 0: Disable = Disable timer n output hold interrupt.
//        <1=> 1: Enable = Enable timer n output hold interrupt.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER41_INTCR_T4nCIEN  -------------------------------
// SVD Line: 17403

//  <item> SFDITEM_FIELD__TIMER41_INTCR_T4nCIEN
//    <name> T4nCIEN </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400027A4) \nTIMER4n Capture Interrupt Enable\n0 : Disable = Disable timer n capture interrupt.\n1 : Enable = Enable timer n capture interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER41_INTCR ) </loc>
//      <o.10..10> T4nCIEN
//        <0=> 0: Disable = Disable timer n capture interrupt.
//        <1=> 1: Enable = Enable timer n capture interrupt.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: TIMER41_INTCR_T4nBTIEN  -------------------------------
// SVD Line: 17421

//  <item> SFDITEM_FIELD__TIMER41_INTCR_T4nBTIEN
//    <name> T4nBTIEN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400027A4) \nTIMER4n Bottom Interrupt Enable\n0 : Disable = Disable timer n bottom interrupt.\n1 : Enable = Enable timer n bottom interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER41_INTCR ) </loc>
//      <o.9..9> T4nBTIEN
//        <0=> 0: Disable = Disable timer n bottom interrupt.
//        <1=> 1: Enable = Enable timer n bottom interrupt.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: TIMER41_INTCR_T4nPMIEN  -------------------------------
// SVD Line: 17439

//  <item> SFDITEM_FIELD__TIMER41_INTCR_T4nPMIEN
//    <name> T4nPMIEN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400027A4) \nTIMER4n Period Match Interrupt Enable\n0 : Disable = Disable timer n period interrupt.\n1 : Enable = Enable timer n period interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER41_INTCR ) </loc>
//      <o.8..8> T4nPMIEN
//        <0=> 0: Disable = Disable timer n period interrupt.
//        <1=> 1: Enable = Enable timer n period interrupt.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: TIMER41_INTCR_T4nBMIEN  -------------------------------
// SVD Line: 17457

//  <item> SFDITEM_FIELD__TIMER41_INTCR_T4nBMIEN
//    <name> T4nBMIEN </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x400027A4) \nTIMER4n B Match Interrupt Enable\n0 : Disable = Disable B match interrupt.\n1 : UpCount = Enable B match interrupt on up counting.\n2 : DownCount = Enable B match interrupt on down counting.\n3 : BothCount = Enable B match interrupt on up and down counting. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER41_INTCR ) </loc>
//      <o.3..2> T4nBMIEN
//        <0=> 0: Disable = Disable B match interrupt.
//        <1=> 1: UpCount = Enable B match interrupt on up counting.
//        <2=> 2: DownCount = Enable B match interrupt on down counting.
//        <3=> 3: BothCount = Enable B match interrupt on up and down counting.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: TIMER41_INTCR_T4nAMIEN  -------------------------------
// SVD Line: 17485

//  <item> SFDITEM_FIELD__TIMER41_INTCR_T4nAMIEN
//    <name> T4nAMIEN </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x400027A4) \nTIMER4n A Match Interrupt Enable\n0 : Disable = Disable A match interrupt.\n1 : UpCount = Enable A match interrupt on up counting.\n2 : DownCount = Enable A match interrupt on down counting.\n3 : BothCount = Enable A match interrupt on up and down counting. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER41_INTCR ) </loc>
//      <o.1..0> T4nAMIEN
//        <0=> 0: Disable = Disable A match interrupt.
//        <1=> 1: UpCount = Enable A match interrupt on up counting.
//        <2=> 2: DownCount = Enable A match interrupt on down counting.
//        <3=> 3: BothCount = Enable A match interrupt on up and down counting.
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: TIMER41_INTCR  ---------------------------------
// SVD Line: 17376

//  <rtree> SFDITEM_REG__TIMER41_INTCR
//    <name> INTCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400027A4) TIMER4n Interrupt Control Register </i>
//    <loc> ( (unsigned int)((TIMER41_INTCR >> 0) & 0xFFFFFFFF), ((TIMER41_INTCR = (TIMER41_INTCR & ~(0xF0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER41_INTCR_T4nFRCIEN </item>
//    <item> SFDITEM_FIELD__TIMER41_INTCR_T4nCIEN </item>
//    <item> SFDITEM_FIELD__TIMER41_INTCR_T4nBTIEN </item>
//    <item> SFDITEM_FIELD__TIMER41_INTCR_T4nPMIEN </item>
//    <item> SFDITEM_FIELD__TIMER41_INTCR_T4nBMIEN </item>
//    <item> SFDITEM_FIELD__TIMER41_INTCR_T4nAMIEN </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIMER41_INTFLAG  -----------------------------
// SVD Line: 17515

unsigned int TIMER41_INTFLAG __AT (0x400027A8);



// -------------------------  Field Item: TIMER41_INTFLAG_T4nFRCIFLAG  ----------------------------
// SVD Line: 17524

//  <item> SFDITEM_FIELD__TIMER41_INTFLAG_T4nFRCIFLAG
//    <name> T4nFRCIFLAG </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400027A8) \nTIMER4n Output Force Level Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER41_INTFLAG ) </loc>
//      <o.7..7> T4nFRCIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit.
//    </combo>
//  </item>
//  


// --------------------------  Field Item: TIMER41_INTFLAG_T4nCIFLAG  -----------------------------
// SVD Line: 17542

//  <item> SFDITEM_FIELD__TIMER41_INTFLAG_T4nCIFLAG
//    <name> T4nCIFLAG </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400027A8) \nTIMER4n Capture Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER41_INTFLAG ) </loc>
//      <o.6..6> T4nCIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit.
//    </combo>
//  </item>
//  


// -------------------------  Field Item: TIMER41_INTFLAG_T4nBTIFLAG  -----------------------------
// SVD Line: 17560

//  <item> SFDITEM_FIELD__TIMER41_INTFLAG_T4nBTIFLAG
//    <name> T4nBTIFLAG </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400027A8) \nTIMER4n Bottom Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER41_INTFLAG ) </loc>
//      <o.5..5> T4nBTIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit.
//    </combo>
//  </item>
//  


// -------------------------  Field Item: TIMER41_INTFLAG_T4nPMIFLAG  -----------------------------
// SVD Line: 17578

//  <item> SFDITEM_FIELD__TIMER41_INTFLAG_T4nPMIFLAG
//    <name> T4nPMIFLAG </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400027A8) \nTIMER4n Period Match Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER41_INTFLAG ) </loc>
//      <o.4..4> T4nPMIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit.
//    </combo>
//  </item>
//  


// -------------------------  Field Item: TIMER41_INTFLAG_T4nBMIFLAG  -----------------------------
// SVD Line: 17596

//  <item> SFDITEM_FIELD__TIMER41_INTFLAG_T4nBMIFLAG
//    <name> T4nBMIFLAG </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400027A8) \nTIMER4n B Match Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER41_INTFLAG ) </loc>
//      <o.1..1> T4nBMIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit.
//    </combo>
//  </item>
//  


// -------------------------  Field Item: TIMER41_INTFLAG_T4nAMIFLAG  -----------------------------
// SVD Line: 17614

//  <item> SFDITEM_FIELD__TIMER41_INTFLAG_T4nAMIFLAG
//    <name> T4nAMIFLAG </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400027A8) \nTIMER4n A Match Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER41_INTFLAG ) </loc>
//      <o.0..0> T4nAMIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit.
//    </combo>
//  </item>
//  


// -----------------------------  Register RTree: TIMER41_INTFLAG  --------------------------------
// SVD Line: 17515

//  <rtree> SFDITEM_REG__TIMER41_INTFLAG
//    <name> INTFLAG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400027A8) TIMER4n Interrupt Flag Register </i>
//    <loc> ( (unsigned int)((TIMER41_INTFLAG >> 0) & 0xFFFFFFFF), ((TIMER41_INTFLAG = (TIMER41_INTFLAG & ~(0xF3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER41_INTFLAG_T4nFRCIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER41_INTFLAG_T4nCIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER41_INTFLAG_T4nBTIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER41_INTFLAG_T4nPMIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER41_INTFLAG_T4nBMIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER41_INTFLAG_T4nAMIFLAG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER41_ADTCR  ------------------------------
// SVD Line: 17634

unsigned int TIMER41_ADTCR __AT (0x400027AC);



// ----------------------------  Field Item: TIMER41_ADTCR_T4nBTTG  -------------------------------
// SVD Line: 17643

//  <item> SFDITEM_FIELD__TIMER41_ADTCR_T4nBTTG
//    <name> T4nBTTG </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400027AC) \nSelect TIMER4n Bottom for ADC Trigger Signal Generator.\n0 : Disable = Disable ADC trigger signal generator by bottom.\n1 : Enable = Enable ADC trigger signal generator by bottom. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER41_ADTCR ) </loc>
//      <o.9..9> T4nBTTG
//        <0=> 0: Disable = Disable ADC trigger signal generator by bottom.
//        <1=> 1: Enable = Enable ADC trigger signal generator by bottom.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER41_ADTCR_T4nPMTG  -------------------------------
// SVD Line: 17661

//  <item> SFDITEM_FIELD__TIMER41_ADTCR_T4nPMTG
//    <name> T4nPMTG </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400027AC) \nSelect TIMER4n Period Match for ADC Trigger Signal Generator.\n0 : Disable = Disable ADC trigger signal generator by period match.\n1 : Enable = Enable ADC trigger signal generator by period match. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER41_ADTCR ) </loc>
//      <o.8..8> T4nPMTG
//        <0=> 0: Disable = Disable ADC trigger signal generator by period match.
//        <1=> 1: Enable = Enable ADC trigger signal generator by period match.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER41_ADTCR_T4nBMTG  -------------------------------
// SVD Line: 17679

//  <item> SFDITEM_FIELD__TIMER41_ADTCR_T4nBMTG
//    <name> T4nBMTG </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x400027AC) \nSelect TIMER4n B Match for ADC Trigger Signal Generator.\n0 : DisableUpdown = Disable ADC trigger signal generator by B match.\n1 : UpCount = Enable ADC trigger signal generator by B match on up counting.\n2 : DownCount = Enable ADC trigger signal generator by B match on down counting.\n3 : BothCount = Enable ADC trigger signal generator by B match on up and down counting. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER41_ADTCR ) </loc>
//      <o.3..2> T4nBMTG
//        <0=> 0: DisableUpdown = Disable ADC trigger signal generator by B match.
//        <1=> 1: UpCount = Enable ADC trigger signal generator by B match on up counting.
//        <2=> 2: DownCount = Enable ADC trigger signal generator by B match on down counting.
//        <3=> 3: BothCount = Enable ADC trigger signal generator by B match on up and down counting.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER41_ADTCR_T4nAMTG  -------------------------------
// SVD Line: 17707

//  <item> SFDITEM_FIELD__TIMER41_ADTCR_T4nAMTG
//    <name> T4nAMTG </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x400027AC) \nSelect TIMER4n A Match for ADC Trigger Signal Generator.\n0 : Disable = Disable ADC trigger signal generator by A match.\n1 : UpCount = Enable ADC trigger signal generator by A match on up counting.\n2 : DownCount = Enable ADC trigger signal generator by A match on down counting.\n3 : BothCount = Enable ADC trigger signal generator by A match on up and down counting. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER41_ADTCR ) </loc>
//      <o.1..0> T4nAMTG
//        <0=> 0: Disable = Disable ADC trigger signal generator by A match.
//        <1=> 1: UpCount = Enable ADC trigger signal generator by A match on up counting.
//        <2=> 2: DownCount = Enable ADC trigger signal generator by A match on down counting.
//        <3=> 3: BothCount = Enable ADC trigger signal generator by A match on up and down counting.
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: TIMER41_ADTCR  ---------------------------------
// SVD Line: 17634

//  <rtree> SFDITEM_REG__TIMER41_ADTCR
//    <name> ADTCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400027AC) TIMER4n ADC Trigger Control Register </i>
//    <loc> ( (unsigned int)((TIMER41_ADTCR >> 0) & 0xFFFFFFFF), ((TIMER41_ADTCR = (TIMER41_ADTCR & ~(0x30FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x30F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER41_ADTCR_T4nBTTG </item>
//    <item> SFDITEM_FIELD__TIMER41_ADTCR_T4nPMTG </item>
//    <item> SFDITEM_FIELD__TIMER41_ADTCR_T4nBMTG </item>
//    <item> SFDITEM_FIELD__TIMER41_ADTCR_T4nAMTG </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: TIMER41  ------------------------------------
// SVD Line: 17760

//  <view> TIMER41
//    <name> TIMER41 </name>
//    <item> SFDITEM_REG__TIMER41_CR </item>
//    <item> SFDITEM_REG__TIMER41_PDR </item>
//    <item> SFDITEM_REG__TIMER41_ADR </item>
//    <item> SFDITEM_REG__TIMER41_BDR </item>
//    <item> SFDITEM_REG__TIMER41_CAPDR </item>
//    <item> SFDITEM_REG__TIMER41_PREDR </item>
//    <item> SFDITEM_REG__TIMER41_CNT </item>
//    <item> SFDITEM_REG__TIMER41_OUTCR </item>
//    <item> SFDITEM_REG__TIMER41_DLY </item>
//    <item> SFDITEM_REG__TIMER41_INTCR </item>
//    <item> SFDITEM_REG__TIMER41_INTFLAG </item>
//    <item> SFDITEM_REG__TIMER41_ADTCR </item>
//  </view>
//  


// ----------------------------  Register Item Address: TIMER42_CR  -------------------------------
// SVD Line: 16817

unsigned int TIMER42_CR __AT (0x40002800);



// -----------------------------  Field Item: TIMER42_CR_T4nFRCEN  --------------------------------
// SVD Line: 16826

//  <item> SFDITEM_FIELD__TIMER42_CR_T4nFRCEN
//    <name> T4nFRCEN </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40002800) \nTIMER4n Output Force Level Enable\n0 : Disable = Disable output force level.\n1 : Enable = Enable output force level during the valid level of the selected Tn force input. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER42_CR ) </loc>
//      <o.23..23> T4nFRCEN
//        <0=> 0: Disable = Disable output force level.
//        <1=> 1: Enable = Enable output force level during the valid level of the selected Tn force input.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER42_CR_T4nFRCS  ---------------------------------
// SVD Line: 16844

//  <item> SFDITEM_FIELD__TIMER42_CR_T4nFRCS
//    <name> T4nFRCS </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40002800) \nTIMER4n Force Input Selection\n0 : T40 = T40 force input\n1 : T41 = T41 force input\n2 : T42 = T42 force input\n3 : T43 = T43 force input </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER42_CR ) </loc>
//      <o.21..20> T4nFRCS
//        <0=> 0: T40 = T40 force input
//        <1=> 1: T41 = T41 force input
//        <2=> 2: T42 = T42 force input
//        <3=> 3: T43 = T43 force input
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER42_CR_CNTSHEN  ---------------------------------
// SVD Line: 16872

//  <item> SFDITEM_FIELD__TIMER42_CR_CNTSHEN
//    <name> CNTSHEN </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40002800) \nTimer Counter Sharing Enable\n0 : Disable = Disable counter sharing.\n1 : Enable = Enable counter sharing. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER42_CR ) </loc>
//      <o.19..19> CNTSHEN
//        <0=> 0: Disable = Disable counter sharing.
//        <1=> 1: Enable = Enable counter sharing.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER42_CR_CNTSH  ----------------------------------
// SVD Line: 16890

//  <item> SFDITEM_FIELD__TIMER42_CR_CNTSH
//    <name> CNTSH </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40002800) \nTimer Counter Sharing Selection\n0 : T40 = Timer n uses timer 40's counter instead of itself.\n1 : T41 = Timer n uses timer 41's counter instead of itself.\n2 : T42 = Timer n uses timer 42's counter instead of itself.\n3 : T43 = Timer n uses timer 43's counter instead of itself. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER42_CR ) </loc>
//      <o.17..16> CNTSH
//        <0=> 0: T40 = Timer n uses timer 40's counter instead of itself.
//        <1=> 1: T41 = Timer n uses timer 41's counter instead of itself.
//        <2=> 2: T42 = Timer n uses timer 42's counter instead of itself.
//        <3=> 3: T43 = Timer n uses timer 43's counter instead of itself.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER42_CR_T4nEN  ----------------------------------
// SVD Line: 16918

//  <item> SFDITEM_FIELD__TIMER42_CR_T4nEN
//    <name> T4nEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40002800) \nTIMER4n Operation Enable\n0 : Disable = Disable timer n operation.\n1 : Enable = Enable timer n operation. (Counter clear and start) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER42_CR ) </loc>
//      <o.15..15> T4nEN
//        <0=> 0: Disable = Disable timer n operation.
//        <1=> 1: Enable = Enable timer n operation. (Counter clear and start)
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER42_CR_T4nCLK  ---------------------------------
// SVD Line: 16936

//  <item> SFDITEM_FIELD__TIMER42_CR_T4nCLK
//    <name> T4nCLK </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40002800) \nTIMER4n Clock Selection\n0 : IntPrescaledClock = Select the internal prescaled clock.\n1 : ExtClock = Select the external clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER42_CR ) </loc>
//      <o.14..14> T4nCLK
//        <0=> 0: IntPrescaledClock = Select the internal prescaled clock.
//        <1=> 1: ExtClock = Select the external clock.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER42_CR_T4nMS  ----------------------------------
// SVD Line: 16954

//  <item> SFDITEM_FIELD__TIMER42_CR_T4nMS
//    <name> T4nMS </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40002800) \nTIMER4n Operation Mode Selection\n0 : IntervalMode = Interval mode. (All match interrupts can occur)\n1 : CaptureMode = Capture mode. (The Period-match interrupt can occur)\n2 : BackToBackMode = Back-to-back mode. (All match and bottom interrupts can occur)\n3 : OneShotMode = One-shot interval mode. (All match interrupts can occur) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER42_CR ) </loc>
//      <o.13..12> T4nMS
//        <0=> 0: IntervalMode = Interval mode. (All match interrupts can occur)
//        <1=> 1: CaptureMode = Capture mode. (The Period-match interrupt can occur)
//        <2=> 2: BackToBackMode = Back-to-back mode. (All match and bottom interrupts can occur)
//        <3=> 3: OneShotMode = One-shot interval mode. (All match interrupts can occur)
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER42_CR_T4nECE  ---------------------------------
// SVD Line: 16982

//  <item> SFDITEM_FIELD__TIMER42_CR_T4nECE
//    <name> T4nECE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40002800) \nTIMER4n External Clock Edge Selection\n0 : FallingEdge = Select falling edge of external clock.\n1 : RisingEdge = Select rising edge of external clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER42_CR ) </loc>
//      <o.11..11> T4nECE
//        <0=> 0: FallingEdge = Select falling edge of external clock.
//        <1=> 1: RisingEdge = Select rising edge of external clock.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER42_CR_T4nOPAIR  --------------------------------
// SVD Line: 17000

//  <item> SFDITEM_FIELD__TIMER42_CR_T4nOPAIR
//    <name> T4nOPAIR </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40002800) \nTIMER4n Output Pair Selection\n0 : NoPair = No output pair\n1 : Pair = Output pair (The TnOUTB signal depends on TIMERn_ADR register) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER42_CR ) </loc>
//      <o.10..10> T4nOPAIR
//        <0=> 0: NoPair = No output pair
//        <1=> 1: Pair = Output pair (The TnOUTB signal depends on TIMERn_ADR register)
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER42_CR_DLYEN  ----------------------------------
// SVD Line: 17018

//  <item> SFDITEM_FIELD__TIMER42_CR_DLYEN
//    <name> DLYEN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40002800) \nDelay Time Insertion Enable\n0 : Disable = Disable to insert delay time to the TnOUTA/TnOUTB.\n1 : Enable = Enable to insert delay time to the TnOUTA/TnOUTB. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER42_CR ) </loc>
//      <o.9..9> DLYEN
//        <0=> 0: Disable = Disable to insert delay time to the TnOUTA/TnOUTB.
//        <1=> 1: Enable = Enable to insert delay time to the TnOUTA/TnOUTB.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER42_CR_DLYPOS  ---------------------------------
// SVD Line: 17036

//  <item> SFDITEM_FIELD__TIMER42_CR_DLYPOS
//    <name> DLYPOS </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40002800) \nDelay Time Insertion Position\n0 : FrontABackB = Insert at front of TnOUTA and at back of TnOUTB pins.\n1 : BackAFrontB = Insert at back of TnOUTA and at front of TnOUTB pins. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER42_CR ) </loc>
//      <o.8..8> DLYPOS
//        <0=> 0: FrontABackB = Insert at front of TnOUTA and at back of TnOUTB pins.
//        <1=> 1: BackAFrontB = Insert at back of TnOUTA and at front of TnOUTB pins.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: TIMER42_CR_UPDT  ----------------------------------
// SVD Line: 17054

//  <item> SFDITEM_FIELD__TIMER42_CR_UPDT
//    <name> UPDT </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40002800) \nData Reload Time Selection\n0 : AtWriting = Update data to buffer at the time of writing.\n1 : AtPeriodMatch = Update data to buffer at period match.\n2 : AtBottom = Update data to buffer at bottom.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER42_CR ) </loc>
//      <o.7..6> UPDT
//        <0=> 0: AtWriting = Update data to buffer at the time of writing.
//        <1=> 1: AtPeriodMatch = Update data to buffer at period match.
//        <2=> 2: AtBottom = Update data to buffer at bottom.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER42_CR_T4nINPOL  --------------------------------
// SVD Line: 17077

//  <item> SFDITEM_FIELD__TIMER42_CR_T4nINPOL
//    <name> T4nINPOL </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40002800) \nTIMER4n Capture/'Force level' Polarity Selection\n0 : FallingEdge = Capture on falling edge, Force level on low level.\n1 : RisingEdge = Capture on rising edge, Force level on high level.\n2 : BothEdge = Capture on both of falling and rising edge, Not available for force level.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER42_CR ) </loc>
//      <o.5..4> T4nINPOL
//        <0=> 0: FallingEdge = Capture on falling edge, Force level on low level.
//        <1=> 1: RisingEdge = Capture on rising edge, Force level on high level.
//        <2=> 2: BothEdge = Capture on both of falling and rising edge, Not available for force level.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER42_CR_T4nPAU  ---------------------------------
// SVD Line: 17100

//  <item> SFDITEM_FIELD__TIMER42_CR_T4nPAU
//    <name> T4nPAU </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40002800) \nTIMER4n Counter Temporary Pause Control\n0 : Disable = Continue counting\n1 : Enable = Temporary pause </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER42_CR ) </loc>
//      <o.1..1> T4nPAU
//        <0=> 0: Disable = Continue counting
//        <1=> 1: Enable = Temporary pause
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER42_CR_T4nCLR  ---------------------------------
// SVD Line: 17118

//  <item> SFDITEM_FIELD__TIMER42_CR_T4nCLR
//    <name> T4nCLR </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40002800) \nTIMER4n Counter and Prescaler Clear\n0 : NoEffect = No effect.\n1 : Clear = Clear Counter and Prescaler. (Automatically cleared to '0' after operation) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER42_CR ) </loc>
//      <o.0..0> T4nCLR
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear Counter and Prescaler. (Automatically cleared to '0' after operation)
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: TIMER42_CR  -----------------------------------
// SVD Line: 16817

//  <rtree> SFDITEM_REG__TIMER42_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002800) TIMER4n Control Register </i>
//    <loc> ( (unsigned int)((TIMER42_CR >> 0) & 0xFFFFFFFF), ((TIMER42_CR = (TIMER42_CR & ~(0xBBFFF3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xBBFFF3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER42_CR_T4nFRCEN </item>
//    <item> SFDITEM_FIELD__TIMER42_CR_T4nFRCS </item>
//    <item> SFDITEM_FIELD__TIMER42_CR_CNTSHEN </item>
//    <item> SFDITEM_FIELD__TIMER42_CR_CNTSH </item>
//    <item> SFDITEM_FIELD__TIMER42_CR_T4nEN </item>
//    <item> SFDITEM_FIELD__TIMER42_CR_T4nCLK </item>
//    <item> SFDITEM_FIELD__TIMER42_CR_T4nMS </item>
//    <item> SFDITEM_FIELD__TIMER42_CR_T4nECE </item>
//    <item> SFDITEM_FIELD__TIMER42_CR_T4nOPAIR </item>
//    <item> SFDITEM_FIELD__TIMER42_CR_DLYEN </item>
//    <item> SFDITEM_FIELD__TIMER42_CR_DLYPOS </item>
//    <item> SFDITEM_FIELD__TIMER42_CR_UPDT </item>
//    <item> SFDITEM_FIELD__TIMER42_CR_T4nINPOL </item>
//    <item> SFDITEM_FIELD__TIMER42_CR_T4nPAU </item>
//    <item> SFDITEM_FIELD__TIMER42_CR_T4nCLR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER42_PDR  -------------------------------
// SVD Line: 17138

unsigned int TIMER42_PDR __AT (0x40002804);



// ------------------------------  Field Item: TIMER42_PDR_PDATA  ---------------------------------
// SVD Line: 17147

//  <item> SFDITEM_FIELD__TIMER42_PDR_PDATA
//    <name> PDATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40002804) TIMER4n Period Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER42_PDR >> 0) & 0xFFFF), ((TIMER42_PDR = (TIMER42_PDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER42_PDR  ----------------------------------
// SVD Line: 17138

//  <rtree> SFDITEM_REG__TIMER42_PDR
//    <name> PDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002804) TIMER4n Period Data Register </i>
//    <loc> ( (unsigned int)((TIMER42_PDR >> 0) & 0xFFFFFFFF), ((TIMER42_PDR = (TIMER42_PDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER42_PDR_PDATA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER42_ADR  -------------------------------
// SVD Line: 17155

unsigned int TIMER42_ADR __AT (0x40002808);



// ------------------------------  Field Item: TIMER42_ADR_ADATA  ---------------------------------
// SVD Line: 17164

//  <item> SFDITEM_FIELD__TIMER42_ADR_ADATA
//    <name> ADATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40002808) TIMER4n A Data bits. The range is 0x0000 to 0xFFFF </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER42_ADR >> 0) & 0xFFFF), ((TIMER42_ADR = (TIMER42_ADR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER42_ADR  ----------------------------------
// SVD Line: 17155

//  <rtree> SFDITEM_REG__TIMER42_ADR
//    <name> ADR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002808) TIMER4n A Data Register </i>
//    <loc> ( (unsigned int)((TIMER42_ADR >> 0) & 0xFFFFFFFF), ((TIMER42_ADR = (TIMER42_ADR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER42_ADR_ADATA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER42_BDR  -------------------------------
// SVD Line: 17172

unsigned int TIMER42_BDR __AT (0x4000280C);



// ------------------------------  Field Item: TIMER42_BDR_BDATA  ---------------------------------
// SVD Line: 17181

//  <item> SFDITEM_FIELD__TIMER42_BDR_BDATA
//    <name> BDATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000280C) TIMER4n B Data bits. The range is 0x0000 to 0xFFFF </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER42_BDR >> 0) & 0xFFFF), ((TIMER42_BDR = (TIMER42_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER42_BDR  ----------------------------------
// SVD Line: 17172

//  <rtree> SFDITEM_REG__TIMER42_BDR
//    <name> BDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000280C) TIMER4n B Data Register </i>
//    <loc> ( (unsigned int)((TIMER42_BDR >> 0) & 0xFFFFFFFF), ((TIMER42_BDR = (TIMER42_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER42_BDR_BDATA </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER42_CAPDR  ------------------------------
// SVD Line: 17189

unsigned int TIMER42_CAPDR __AT (0x40002810);



// -----------------------------  Field Item: TIMER42_CAPDR_CAPD  ---------------------------------
// SVD Line: 17198

//  <item> SFDITEM_FIELD__TIMER42_CAPDR_CAPD
//    <name> CAPD </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40002810) TIMER4n Capture Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER42_CAPDR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER42_CAPDR  ---------------------------------
// SVD Line: 17189

//  <rtree> SFDITEM_REG__TIMER42_CAPDR
//    <name> CAPDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40002810) TIMER4n Capture Data Register </i>
//    <loc> ( (unsigned int)((TIMER42_CAPDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TIMER42_CAPDR_CAPD </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER42_PREDR  ------------------------------
// SVD Line: 17206

unsigned int TIMER42_PREDR __AT (0x40002814);



// -----------------------------  Field Item: TIMER42_PREDR_PRED  ---------------------------------
// SVD Line: 17215

//  <item> SFDITEM_FIELD__TIMER42_PREDR_PRED
//    <name> PRED </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40002814) TIMER4n Prescaler Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER42_PREDR >> 0) & 0xFFF), ((TIMER42_PREDR = (TIMER42_PREDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER42_PREDR  ---------------------------------
// SVD Line: 17206

//  <rtree> SFDITEM_REG__TIMER42_PREDR
//    <name> PREDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002814) TIMER4n Prescaler Data Register </i>
//    <loc> ( (unsigned int)((TIMER42_PREDR >> 0) & 0xFFFFFFFF), ((TIMER42_PREDR = (TIMER42_PREDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER42_PREDR_PRED </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER42_CNT  -------------------------------
// SVD Line: 17223

unsigned int TIMER42_CNT __AT (0x40002818);



// -------------------------------  Field Item: TIMER42_CNT_CNT  ----------------------------------
// SVD Line: 17232

//  <item> SFDITEM_FIELD__TIMER42_CNT_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40002818) TIMER4n Counter </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER42_CNT >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER42_CNT  ----------------------------------
// SVD Line: 17223

//  <rtree> SFDITEM_REG__TIMER42_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40002818) TIMER4n Counter Register </i>
//    <loc> ( (unsigned int)((TIMER42_CNT >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TIMER42_CNT_CNT </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER42_OUTCR  ------------------------------
// SVD Line: 17240

unsigned int TIMER42_OUTCR __AT (0x4000281C);



// -----------------------------  Field Item: TIMER42_OUTCR_POLB  ---------------------------------
// SVD Line: 17249

//  <item> SFDITEM_FIELD__TIMER42_OUTCR_POLB
//    <name> POLB </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4000281C) \nTnOUTB Output Polarity Selection\n0 : StartLow = Low level start (The TnOUTB pin is started with low level after counting)\n1 : StartHigh = High level start (The TnOUTB pin is started with high level after counting) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER42_OUTCR ) </loc>
//      <o.9..9> POLB
//        <0=> 0: StartLow = Low level start (The TnOUTB pin is started with low level after counting)
//        <1=> 1: StartHigh = High level start (The TnOUTB pin is started with high level after counting)
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER42_OUTCR_POLA  ---------------------------------
// SVD Line: 17267

//  <item> SFDITEM_FIELD__TIMER42_OUTCR_POLA
//    <name> POLA </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4000281C) \nTnOUTA Output Polarity Selection\n0 : StartLow = Low level start (The TnOUTA pins are started with low level after counting)\n1 : StartHigh = High level start (The TnOUTA pins are started with high level after counting) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER42_OUTCR ) </loc>
//      <o.8..8> POLA
//        <0=> 0: StartLow = Low level start (The TnOUTA pins are started with low level after counting)
//        <1=> 1: StartHigh = High level start (The TnOUTA pins are started with high level after counting)
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER42_OUTCR_T4nBOE  --------------------------------
// SVD Line: 17285

//  <item> SFDITEM_FIELD__TIMER42_OUTCR_T4nBOE
//    <name> T4nBOE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000281C) \nTnOUTB Output Enable\n0 : Disable = Disable output.\n1 : Enable = Enable output. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER42_OUTCR ) </loc>
//      <o.5..5> T4nBOE
//        <0=> 0: Disable = Disable output.
//        <1=> 1: Enable = Enable output.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER42_OUTCR_T4nAOE  --------------------------------
// SVD Line: 17303

//  <item> SFDITEM_FIELD__TIMER42_OUTCR_T4nAOE
//    <name> T4nAOE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000281C) \nTnOUTA Output Enable\n0 : Disable = Disable output.\n1 : Enable = Enable output. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER42_OUTCR ) </loc>
//      <o.4..4> T4nAOE
//        <0=> 0: Disable = Disable output.
//        <1=> 1: Enable = Enable output.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER42_OUTCR_LVLB  ---------------------------------
// SVD Line: 17321

//  <item> SFDITEM_FIELD__TIMER42_OUTCR_LVLB
//    <name> LVLB </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000281C) \nConfigure TnOUTB Output When Disable\n0 : Low = Low level\n1 : High = High level </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER42_OUTCR ) </loc>
//      <o.1..1> LVLB
//        <0=> 0: Low = Low level
//        <1=> 1: High = High level
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER42_OUTCR_LVLA  ---------------------------------
// SVD Line: 17339

//  <item> SFDITEM_FIELD__TIMER42_OUTCR_LVLA
//    <name> LVLA </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000281C) \nConfigure TnOUTA Output When Disable\n0 : Low = Low level\n1 : High = High level </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER42_OUTCR ) </loc>
//      <o.0..0> LVLA
//        <0=> 0: Low = Low level
//        <1=> 1: High = High level
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: TIMER42_OUTCR  ---------------------------------
// SVD Line: 17240

//  <rtree> SFDITEM_REG__TIMER42_OUTCR
//    <name> OUTCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000281C) TIMER4n Output Control Register </i>
//    <loc> ( (unsigned int)((TIMER42_OUTCR >> 0) & 0xFFFFFFFF), ((TIMER42_OUTCR = (TIMER42_OUTCR & ~(0x333UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x333) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER42_OUTCR_POLB </item>
//    <item> SFDITEM_FIELD__TIMER42_OUTCR_POLA </item>
//    <item> SFDITEM_FIELD__TIMER42_OUTCR_T4nBOE </item>
//    <item> SFDITEM_FIELD__TIMER42_OUTCR_T4nAOE </item>
//    <item> SFDITEM_FIELD__TIMER42_OUTCR_LVLB </item>
//    <item> SFDITEM_FIELD__TIMER42_OUTCR_LVLA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER42_DLY  -------------------------------
// SVD Line: 17359

unsigned int TIMER42_DLY __AT (0x40002820);



// -------------------------------  Field Item: TIMER42_DLY_DLY  ----------------------------------
// SVD Line: 17368

//  <item> SFDITEM_FIELD__TIMER42_DLY_DLY
//    <name> DLY </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x40002820) TIMER4n Output Delay Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER42_DLY >> 0) & 0x3FF), ((TIMER42_DLY = (TIMER42_DLY & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER42_DLY  ----------------------------------
// SVD Line: 17359

//  <rtree> SFDITEM_REG__TIMER42_DLY
//    <name> DLY </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002820) TIMER4n Output Delay Data Register </i>
//    <loc> ( (unsigned int)((TIMER42_DLY >> 0) & 0xFFFFFFFF), ((TIMER42_DLY = (TIMER42_DLY & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER42_DLY_DLY </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER42_INTCR  ------------------------------
// SVD Line: 17376

unsigned int TIMER42_INTCR __AT (0x40002824);



// ---------------------------  Field Item: TIMER42_INTCR_T4nFRCIEN  ------------------------------
// SVD Line: 17385

//  <item> SFDITEM_FIELD__TIMER42_INTCR_T4nFRCIEN
//    <name> T4nFRCIEN </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40002824) \nTIMER4n Output Force Level Interrupt Enable\n0 : Disable = Disable timer n output hold interrupt.\n1 : Enable = Enable timer n output hold interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER42_INTCR ) </loc>
//      <o.11..11> T4nFRCIEN
//        <0=> 0: Disable = Disable timer n output hold interrupt.
//        <1=> 1: Enable = Enable timer n output hold interrupt.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER42_INTCR_T4nCIEN  -------------------------------
// SVD Line: 17403

//  <item> SFDITEM_FIELD__TIMER42_INTCR_T4nCIEN
//    <name> T4nCIEN </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40002824) \nTIMER4n Capture Interrupt Enable\n0 : Disable = Disable timer n capture interrupt.\n1 : Enable = Enable timer n capture interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER42_INTCR ) </loc>
//      <o.10..10> T4nCIEN
//        <0=> 0: Disable = Disable timer n capture interrupt.
//        <1=> 1: Enable = Enable timer n capture interrupt.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: TIMER42_INTCR_T4nBTIEN  -------------------------------
// SVD Line: 17421

//  <item> SFDITEM_FIELD__TIMER42_INTCR_T4nBTIEN
//    <name> T4nBTIEN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40002824) \nTIMER4n Bottom Interrupt Enable\n0 : Disable = Disable timer n bottom interrupt.\n1 : Enable = Enable timer n bottom interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER42_INTCR ) </loc>
//      <o.9..9> T4nBTIEN
//        <0=> 0: Disable = Disable timer n bottom interrupt.
//        <1=> 1: Enable = Enable timer n bottom interrupt.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: TIMER42_INTCR_T4nPMIEN  -------------------------------
// SVD Line: 17439

//  <item> SFDITEM_FIELD__TIMER42_INTCR_T4nPMIEN
//    <name> T4nPMIEN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40002824) \nTIMER4n Period Match Interrupt Enable\n0 : Disable = Disable timer n period interrupt.\n1 : Enable = Enable timer n period interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER42_INTCR ) </loc>
//      <o.8..8> T4nPMIEN
//        <0=> 0: Disable = Disable timer n period interrupt.
//        <1=> 1: Enable = Enable timer n period interrupt.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: TIMER42_INTCR_T4nBMIEN  -------------------------------
// SVD Line: 17457

//  <item> SFDITEM_FIELD__TIMER42_INTCR_T4nBMIEN
//    <name> T4nBMIEN </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40002824) \nTIMER4n B Match Interrupt Enable\n0 : Disable = Disable B match interrupt.\n1 : UpCount = Enable B match interrupt on up counting.\n2 : DownCount = Enable B match interrupt on down counting.\n3 : BothCount = Enable B match interrupt on up and down counting. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER42_INTCR ) </loc>
//      <o.3..2> T4nBMIEN
//        <0=> 0: Disable = Disable B match interrupt.
//        <1=> 1: UpCount = Enable B match interrupt on up counting.
//        <2=> 2: DownCount = Enable B match interrupt on down counting.
//        <3=> 3: BothCount = Enable B match interrupt on up and down counting.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: TIMER42_INTCR_T4nAMIEN  -------------------------------
// SVD Line: 17485

//  <item> SFDITEM_FIELD__TIMER42_INTCR_T4nAMIEN
//    <name> T4nAMIEN </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40002824) \nTIMER4n A Match Interrupt Enable\n0 : Disable = Disable A match interrupt.\n1 : UpCount = Enable A match interrupt on up counting.\n2 : DownCount = Enable A match interrupt on down counting.\n3 : BothCount = Enable A match interrupt on up and down counting. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER42_INTCR ) </loc>
//      <o.1..0> T4nAMIEN
//        <0=> 0: Disable = Disable A match interrupt.
//        <1=> 1: UpCount = Enable A match interrupt on up counting.
//        <2=> 2: DownCount = Enable A match interrupt on down counting.
//        <3=> 3: BothCount = Enable A match interrupt on up and down counting.
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: TIMER42_INTCR  ---------------------------------
// SVD Line: 17376

//  <rtree> SFDITEM_REG__TIMER42_INTCR
//    <name> INTCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002824) TIMER4n Interrupt Control Register </i>
//    <loc> ( (unsigned int)((TIMER42_INTCR >> 0) & 0xFFFFFFFF), ((TIMER42_INTCR = (TIMER42_INTCR & ~(0xF0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER42_INTCR_T4nFRCIEN </item>
//    <item> SFDITEM_FIELD__TIMER42_INTCR_T4nCIEN </item>
//    <item> SFDITEM_FIELD__TIMER42_INTCR_T4nBTIEN </item>
//    <item> SFDITEM_FIELD__TIMER42_INTCR_T4nPMIEN </item>
//    <item> SFDITEM_FIELD__TIMER42_INTCR_T4nBMIEN </item>
//    <item> SFDITEM_FIELD__TIMER42_INTCR_T4nAMIEN </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIMER42_INTFLAG  -----------------------------
// SVD Line: 17515

unsigned int TIMER42_INTFLAG __AT (0x40002828);



// -------------------------  Field Item: TIMER42_INTFLAG_T4nFRCIFLAG  ----------------------------
// SVD Line: 17524

//  <item> SFDITEM_FIELD__TIMER42_INTFLAG_T4nFRCIFLAG
//    <name> T4nFRCIFLAG </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40002828) \nTIMER4n Output Force Level Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER42_INTFLAG ) </loc>
//      <o.7..7> T4nFRCIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit.
//    </combo>
//  </item>
//  


// --------------------------  Field Item: TIMER42_INTFLAG_T4nCIFLAG  -----------------------------
// SVD Line: 17542

//  <item> SFDITEM_FIELD__TIMER42_INTFLAG_T4nCIFLAG
//    <name> T4nCIFLAG </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40002828) \nTIMER4n Capture Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER42_INTFLAG ) </loc>
//      <o.6..6> T4nCIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit.
//    </combo>
//  </item>
//  


// -------------------------  Field Item: TIMER42_INTFLAG_T4nBTIFLAG  -----------------------------
// SVD Line: 17560

//  <item> SFDITEM_FIELD__TIMER42_INTFLAG_T4nBTIFLAG
//    <name> T4nBTIFLAG </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40002828) \nTIMER4n Bottom Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER42_INTFLAG ) </loc>
//      <o.5..5> T4nBTIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit.
//    </combo>
//  </item>
//  


// -------------------------  Field Item: TIMER42_INTFLAG_T4nPMIFLAG  -----------------------------
// SVD Line: 17578

//  <item> SFDITEM_FIELD__TIMER42_INTFLAG_T4nPMIFLAG
//    <name> T4nPMIFLAG </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40002828) \nTIMER4n Period Match Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER42_INTFLAG ) </loc>
//      <o.4..4> T4nPMIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit.
//    </combo>
//  </item>
//  


// -------------------------  Field Item: TIMER42_INTFLAG_T4nBMIFLAG  -----------------------------
// SVD Line: 17596

//  <item> SFDITEM_FIELD__TIMER42_INTFLAG_T4nBMIFLAG
//    <name> T4nBMIFLAG </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40002828) \nTIMER4n B Match Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER42_INTFLAG ) </loc>
//      <o.1..1> T4nBMIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit.
//    </combo>
//  </item>
//  


// -------------------------  Field Item: TIMER42_INTFLAG_T4nAMIFLAG  -----------------------------
// SVD Line: 17614

//  <item> SFDITEM_FIELD__TIMER42_INTFLAG_T4nAMIFLAG
//    <name> T4nAMIFLAG </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40002828) \nTIMER4n A Match Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER42_INTFLAG ) </loc>
//      <o.0..0> T4nAMIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit.
//    </combo>
//  </item>
//  


// -----------------------------  Register RTree: TIMER42_INTFLAG  --------------------------------
// SVD Line: 17515

//  <rtree> SFDITEM_REG__TIMER42_INTFLAG
//    <name> INTFLAG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002828) TIMER4n Interrupt Flag Register </i>
//    <loc> ( (unsigned int)((TIMER42_INTFLAG >> 0) & 0xFFFFFFFF), ((TIMER42_INTFLAG = (TIMER42_INTFLAG & ~(0xF3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER42_INTFLAG_T4nFRCIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER42_INTFLAG_T4nCIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER42_INTFLAG_T4nBTIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER42_INTFLAG_T4nPMIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER42_INTFLAG_T4nBMIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER42_INTFLAG_T4nAMIFLAG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER42_ADTCR  ------------------------------
// SVD Line: 17634

unsigned int TIMER42_ADTCR __AT (0x4000282C);



// ----------------------------  Field Item: TIMER42_ADTCR_T4nBTTG  -------------------------------
// SVD Line: 17643

//  <item> SFDITEM_FIELD__TIMER42_ADTCR_T4nBTTG
//    <name> T4nBTTG </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4000282C) \nSelect TIMER4n Bottom for ADC Trigger Signal Generator.\n0 : Disable = Disable ADC trigger signal generator by bottom.\n1 : Enable = Enable ADC trigger signal generator by bottom. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER42_ADTCR ) </loc>
//      <o.9..9> T4nBTTG
//        <0=> 0: Disable = Disable ADC trigger signal generator by bottom.
//        <1=> 1: Enable = Enable ADC trigger signal generator by bottom.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER42_ADTCR_T4nPMTG  -------------------------------
// SVD Line: 17661

//  <item> SFDITEM_FIELD__TIMER42_ADTCR_T4nPMTG
//    <name> T4nPMTG </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4000282C) \nSelect TIMER4n Period Match for ADC Trigger Signal Generator.\n0 : Disable = Disable ADC trigger signal generator by period match.\n1 : Enable = Enable ADC trigger signal generator by period match. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER42_ADTCR ) </loc>
//      <o.8..8> T4nPMTG
//        <0=> 0: Disable = Disable ADC trigger signal generator by period match.
//        <1=> 1: Enable = Enable ADC trigger signal generator by period match.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER42_ADTCR_T4nBMTG  -------------------------------
// SVD Line: 17679

//  <item> SFDITEM_FIELD__TIMER42_ADTCR_T4nBMTG
//    <name> T4nBMTG </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x4000282C) \nSelect TIMER4n B Match for ADC Trigger Signal Generator.\n0 : DisableUpdown = Disable ADC trigger signal generator by B match.\n1 : UpCount = Enable ADC trigger signal generator by B match on up counting.\n2 : DownCount = Enable ADC trigger signal generator by B match on down counting.\n3 : BothCount = Enable ADC trigger signal generator by B match on up and down counting. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER42_ADTCR ) </loc>
//      <o.3..2> T4nBMTG
//        <0=> 0: DisableUpdown = Disable ADC trigger signal generator by B match.
//        <1=> 1: UpCount = Enable ADC trigger signal generator by B match on up counting.
//        <2=> 2: DownCount = Enable ADC trigger signal generator by B match on down counting.
//        <3=> 3: BothCount = Enable ADC trigger signal generator by B match on up and down counting.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER42_ADTCR_T4nAMTG  -------------------------------
// SVD Line: 17707

//  <item> SFDITEM_FIELD__TIMER42_ADTCR_T4nAMTG
//    <name> T4nAMTG </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4000282C) \nSelect TIMER4n A Match for ADC Trigger Signal Generator.\n0 : Disable = Disable ADC trigger signal generator by A match.\n1 : UpCount = Enable ADC trigger signal generator by A match on up counting.\n2 : DownCount = Enable ADC trigger signal generator by A match on down counting.\n3 : BothCount = Enable ADC trigger signal generator by A match on up and down counting. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER42_ADTCR ) </loc>
//      <o.1..0> T4nAMTG
//        <0=> 0: Disable = Disable ADC trigger signal generator by A match.
//        <1=> 1: UpCount = Enable ADC trigger signal generator by A match on up counting.
//        <2=> 2: DownCount = Enable ADC trigger signal generator by A match on down counting.
//        <3=> 3: BothCount = Enable ADC trigger signal generator by A match on up and down counting.
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: TIMER42_ADTCR  ---------------------------------
// SVD Line: 17634

//  <rtree> SFDITEM_REG__TIMER42_ADTCR
//    <name> ADTCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000282C) TIMER4n ADC Trigger Control Register </i>
//    <loc> ( (unsigned int)((TIMER42_ADTCR >> 0) & 0xFFFFFFFF), ((TIMER42_ADTCR = (TIMER42_ADTCR & ~(0x30FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x30F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER42_ADTCR_T4nBTTG </item>
//    <item> SFDITEM_FIELD__TIMER42_ADTCR_T4nPMTG </item>
//    <item> SFDITEM_FIELD__TIMER42_ADTCR_T4nBMTG </item>
//    <item> SFDITEM_FIELD__TIMER42_ADTCR_T4nAMTG </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: TIMER42  ------------------------------------
// SVD Line: 17779

//  <view> TIMER42
//    <name> TIMER42 </name>
//    <item> SFDITEM_REG__TIMER42_CR </item>
//    <item> SFDITEM_REG__TIMER42_PDR </item>
//    <item> SFDITEM_REG__TIMER42_ADR </item>
//    <item> SFDITEM_REG__TIMER42_BDR </item>
//    <item> SFDITEM_REG__TIMER42_CAPDR </item>
//    <item> SFDITEM_REG__TIMER42_PREDR </item>
//    <item> SFDITEM_REG__TIMER42_CNT </item>
//    <item> SFDITEM_REG__TIMER42_OUTCR </item>
//    <item> SFDITEM_REG__TIMER42_DLY </item>
//    <item> SFDITEM_REG__TIMER42_INTCR </item>
//    <item> SFDITEM_REG__TIMER42_INTFLAG </item>
//    <item> SFDITEM_REG__TIMER42_ADTCR </item>
//  </view>
//  


// ----------------------------  Register Item Address: TIMER43_CR  -------------------------------
// SVD Line: 16817

unsigned int TIMER43_CR __AT (0x40002880);



// -----------------------------  Field Item: TIMER43_CR_T4nFRCEN  --------------------------------
// SVD Line: 16826

//  <item> SFDITEM_FIELD__TIMER43_CR_T4nFRCEN
//    <name> T4nFRCEN </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40002880) \nTIMER4n Output Force Level Enable\n0 : Disable = Disable output force level.\n1 : Enable = Enable output force level during the valid level of the selected Tn force input. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER43_CR ) </loc>
//      <o.23..23> T4nFRCEN
//        <0=> 0: Disable = Disable output force level.
//        <1=> 1: Enable = Enable output force level during the valid level of the selected Tn force input.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER43_CR_T4nFRCS  ---------------------------------
// SVD Line: 16844

//  <item> SFDITEM_FIELD__TIMER43_CR_T4nFRCS
//    <name> T4nFRCS </name>
//    <rw> 
//    <i> [Bits 21..20] RW (@ 0x40002880) \nTIMER4n Force Input Selection\n0 : T40 = T40 force input\n1 : T41 = T41 force input\n2 : T42 = T42 force input\n3 : T43 = T43 force input </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER43_CR ) </loc>
//      <o.21..20> T4nFRCS
//        <0=> 0: T40 = T40 force input
//        <1=> 1: T41 = T41 force input
//        <2=> 2: T42 = T42 force input
//        <3=> 3: T43 = T43 force input
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER43_CR_CNTSHEN  ---------------------------------
// SVD Line: 16872

//  <item> SFDITEM_FIELD__TIMER43_CR_CNTSHEN
//    <name> CNTSHEN </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40002880) \nTimer Counter Sharing Enable\n0 : Disable = Disable counter sharing.\n1 : Enable = Enable counter sharing. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER43_CR ) </loc>
//      <o.19..19> CNTSHEN
//        <0=> 0: Disable = Disable counter sharing.
//        <1=> 1: Enable = Enable counter sharing.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER43_CR_CNTSH  ----------------------------------
// SVD Line: 16890

//  <item> SFDITEM_FIELD__TIMER43_CR_CNTSH
//    <name> CNTSH </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40002880) \nTimer Counter Sharing Selection\n0 : T40 = Timer n uses timer 40's counter instead of itself.\n1 : T41 = Timer n uses timer 41's counter instead of itself.\n2 : T42 = Timer n uses timer 42's counter instead of itself.\n3 : T43 = Timer n uses timer 43's counter instead of itself. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER43_CR ) </loc>
//      <o.17..16> CNTSH
//        <0=> 0: T40 = Timer n uses timer 40's counter instead of itself.
//        <1=> 1: T41 = Timer n uses timer 41's counter instead of itself.
//        <2=> 2: T42 = Timer n uses timer 42's counter instead of itself.
//        <3=> 3: T43 = Timer n uses timer 43's counter instead of itself.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER43_CR_T4nEN  ----------------------------------
// SVD Line: 16918

//  <item> SFDITEM_FIELD__TIMER43_CR_T4nEN
//    <name> T4nEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40002880) \nTIMER4n Operation Enable\n0 : Disable = Disable timer n operation.\n1 : Enable = Enable timer n operation. (Counter clear and start) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER43_CR ) </loc>
//      <o.15..15> T4nEN
//        <0=> 0: Disable = Disable timer n operation.
//        <1=> 1: Enable = Enable timer n operation. (Counter clear and start)
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER43_CR_T4nCLK  ---------------------------------
// SVD Line: 16936

//  <item> SFDITEM_FIELD__TIMER43_CR_T4nCLK
//    <name> T4nCLK </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40002880) \nTIMER4n Clock Selection\n0 : IntPrescaledClock = Select the internal prescaled clock.\n1 : ExtClock = Select the external clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER43_CR ) </loc>
//      <o.14..14> T4nCLK
//        <0=> 0: IntPrescaledClock = Select the internal prescaled clock.
//        <1=> 1: ExtClock = Select the external clock.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER43_CR_T4nMS  ----------------------------------
// SVD Line: 16954

//  <item> SFDITEM_FIELD__TIMER43_CR_T4nMS
//    <name> T4nMS </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40002880) \nTIMER4n Operation Mode Selection\n0 : IntervalMode = Interval mode. (All match interrupts can occur)\n1 : CaptureMode = Capture mode. (The Period-match interrupt can occur)\n2 : BackToBackMode = Back-to-back mode. (All match and bottom interrupts can occur)\n3 : OneShotMode = One-shot interval mode. (All match interrupts can occur) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER43_CR ) </loc>
//      <o.13..12> T4nMS
//        <0=> 0: IntervalMode = Interval mode. (All match interrupts can occur)
//        <1=> 1: CaptureMode = Capture mode. (The Period-match interrupt can occur)
//        <2=> 2: BackToBackMode = Back-to-back mode. (All match and bottom interrupts can occur)
//        <3=> 3: OneShotMode = One-shot interval mode. (All match interrupts can occur)
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER43_CR_T4nECE  ---------------------------------
// SVD Line: 16982

//  <item> SFDITEM_FIELD__TIMER43_CR_T4nECE
//    <name> T4nECE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40002880) \nTIMER4n External Clock Edge Selection\n0 : FallingEdge = Select falling edge of external clock.\n1 : RisingEdge = Select rising edge of external clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER43_CR ) </loc>
//      <o.11..11> T4nECE
//        <0=> 0: FallingEdge = Select falling edge of external clock.
//        <1=> 1: RisingEdge = Select rising edge of external clock.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER43_CR_T4nOPAIR  --------------------------------
// SVD Line: 17000

//  <item> SFDITEM_FIELD__TIMER43_CR_T4nOPAIR
//    <name> T4nOPAIR </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40002880) \nTIMER4n Output Pair Selection\n0 : NoPair = No output pair\n1 : Pair = Output pair (The TnOUTB signal depends on TIMERn_ADR register) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER43_CR ) </loc>
//      <o.10..10> T4nOPAIR
//        <0=> 0: NoPair = No output pair
//        <1=> 1: Pair = Output pair (The TnOUTB signal depends on TIMERn_ADR register)
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER43_CR_DLYEN  ----------------------------------
// SVD Line: 17018

//  <item> SFDITEM_FIELD__TIMER43_CR_DLYEN
//    <name> DLYEN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40002880) \nDelay Time Insertion Enable\n0 : Disable = Disable to insert delay time to the TnOUTA/TnOUTB.\n1 : Enable = Enable to insert delay time to the TnOUTA/TnOUTB. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER43_CR ) </loc>
//      <o.9..9> DLYEN
//        <0=> 0: Disable = Disable to insert delay time to the TnOUTA/TnOUTB.
//        <1=> 1: Enable = Enable to insert delay time to the TnOUTA/TnOUTB.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER43_CR_DLYPOS  ---------------------------------
// SVD Line: 17036

//  <item> SFDITEM_FIELD__TIMER43_CR_DLYPOS
//    <name> DLYPOS </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40002880) \nDelay Time Insertion Position\n0 : FrontABackB = Insert at front of TnOUTA and at back of TnOUTB pins.\n1 : BackAFrontB = Insert at back of TnOUTA and at front of TnOUTB pins. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER43_CR ) </loc>
//      <o.8..8> DLYPOS
//        <0=> 0: FrontABackB = Insert at front of TnOUTA and at back of TnOUTB pins.
//        <1=> 1: BackAFrontB = Insert at back of TnOUTA and at front of TnOUTB pins.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: TIMER43_CR_UPDT  ----------------------------------
// SVD Line: 17054

//  <item> SFDITEM_FIELD__TIMER43_CR_UPDT
//    <name> UPDT </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40002880) \nData Reload Time Selection\n0 : AtWriting = Update data to buffer at the time of writing.\n1 : AtPeriodMatch = Update data to buffer at period match.\n2 : AtBottom = Update data to buffer at bottom.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER43_CR ) </loc>
//      <o.7..6> UPDT
//        <0=> 0: AtWriting = Update data to buffer at the time of writing.
//        <1=> 1: AtPeriodMatch = Update data to buffer at period match.
//        <2=> 2: AtBottom = Update data to buffer at bottom.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER43_CR_T4nINPOL  --------------------------------
// SVD Line: 17077

//  <item> SFDITEM_FIELD__TIMER43_CR_T4nINPOL
//    <name> T4nINPOL </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40002880) \nTIMER4n Capture/'Force level' Polarity Selection\n0 : FallingEdge = Capture on falling edge, Force level on low level.\n1 : RisingEdge = Capture on rising edge, Force level on high level.\n2 : BothEdge = Capture on both of falling and rising edge, Not available for force level.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER43_CR ) </loc>
//      <o.5..4> T4nINPOL
//        <0=> 0: FallingEdge = Capture on falling edge, Force level on low level.
//        <1=> 1: RisingEdge = Capture on rising edge, Force level on high level.
//        <2=> 2: BothEdge = Capture on both of falling and rising edge, Not available for force level.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER43_CR_T4nPAU  ---------------------------------
// SVD Line: 17100

//  <item> SFDITEM_FIELD__TIMER43_CR_T4nPAU
//    <name> T4nPAU </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40002880) \nTIMER4n Counter Temporary Pause Control\n0 : Disable = Continue counting\n1 : Enable = Temporary pause </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER43_CR ) </loc>
//      <o.1..1> T4nPAU
//        <0=> 0: Disable = Continue counting
//        <1=> 1: Enable = Temporary pause
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER43_CR_T4nCLR  ---------------------------------
// SVD Line: 17118

//  <item> SFDITEM_FIELD__TIMER43_CR_T4nCLR
//    <name> T4nCLR </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40002880) \nTIMER4n Counter and Prescaler Clear\n0 : NoEffect = No effect.\n1 : Clear = Clear Counter and Prescaler. (Automatically cleared to '0' after operation) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER43_CR ) </loc>
//      <o.0..0> T4nCLR
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear Counter and Prescaler. (Automatically cleared to '0' after operation)
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: TIMER43_CR  -----------------------------------
// SVD Line: 16817

//  <rtree> SFDITEM_REG__TIMER43_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002880) TIMER4n Control Register </i>
//    <loc> ( (unsigned int)((TIMER43_CR >> 0) & 0xFFFFFFFF), ((TIMER43_CR = (TIMER43_CR & ~(0xBBFFF3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xBBFFF3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER43_CR_T4nFRCEN </item>
//    <item> SFDITEM_FIELD__TIMER43_CR_T4nFRCS </item>
//    <item> SFDITEM_FIELD__TIMER43_CR_CNTSHEN </item>
//    <item> SFDITEM_FIELD__TIMER43_CR_CNTSH </item>
//    <item> SFDITEM_FIELD__TIMER43_CR_T4nEN </item>
//    <item> SFDITEM_FIELD__TIMER43_CR_T4nCLK </item>
//    <item> SFDITEM_FIELD__TIMER43_CR_T4nMS </item>
//    <item> SFDITEM_FIELD__TIMER43_CR_T4nECE </item>
//    <item> SFDITEM_FIELD__TIMER43_CR_T4nOPAIR </item>
//    <item> SFDITEM_FIELD__TIMER43_CR_DLYEN </item>
//    <item> SFDITEM_FIELD__TIMER43_CR_DLYPOS </item>
//    <item> SFDITEM_FIELD__TIMER43_CR_UPDT </item>
//    <item> SFDITEM_FIELD__TIMER43_CR_T4nINPOL </item>
//    <item> SFDITEM_FIELD__TIMER43_CR_T4nPAU </item>
//    <item> SFDITEM_FIELD__TIMER43_CR_T4nCLR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER43_PDR  -------------------------------
// SVD Line: 17138

unsigned int TIMER43_PDR __AT (0x40002884);



// ------------------------------  Field Item: TIMER43_PDR_PDATA  ---------------------------------
// SVD Line: 17147

//  <item> SFDITEM_FIELD__TIMER43_PDR_PDATA
//    <name> PDATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40002884) TIMER4n Period Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER43_PDR >> 0) & 0xFFFF), ((TIMER43_PDR = (TIMER43_PDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER43_PDR  ----------------------------------
// SVD Line: 17138

//  <rtree> SFDITEM_REG__TIMER43_PDR
//    <name> PDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002884) TIMER4n Period Data Register </i>
//    <loc> ( (unsigned int)((TIMER43_PDR >> 0) & 0xFFFFFFFF), ((TIMER43_PDR = (TIMER43_PDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER43_PDR_PDATA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER43_ADR  -------------------------------
// SVD Line: 17155

unsigned int TIMER43_ADR __AT (0x40002888);



// ------------------------------  Field Item: TIMER43_ADR_ADATA  ---------------------------------
// SVD Line: 17164

//  <item> SFDITEM_FIELD__TIMER43_ADR_ADATA
//    <name> ADATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40002888) TIMER4n A Data bits. The range is 0x0000 to 0xFFFF </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER43_ADR >> 0) & 0xFFFF), ((TIMER43_ADR = (TIMER43_ADR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER43_ADR  ----------------------------------
// SVD Line: 17155

//  <rtree> SFDITEM_REG__TIMER43_ADR
//    <name> ADR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002888) TIMER4n A Data Register </i>
//    <loc> ( (unsigned int)((TIMER43_ADR >> 0) & 0xFFFFFFFF), ((TIMER43_ADR = (TIMER43_ADR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER43_ADR_ADATA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER43_BDR  -------------------------------
// SVD Line: 17172

unsigned int TIMER43_BDR __AT (0x4000288C);



// ------------------------------  Field Item: TIMER43_BDR_BDATA  ---------------------------------
// SVD Line: 17181

//  <item> SFDITEM_FIELD__TIMER43_BDR_BDATA
//    <name> BDATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x4000288C) TIMER4n B Data bits. The range is 0x0000 to 0xFFFF </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER43_BDR >> 0) & 0xFFFF), ((TIMER43_BDR = (TIMER43_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER43_BDR  ----------------------------------
// SVD Line: 17172

//  <rtree> SFDITEM_REG__TIMER43_BDR
//    <name> BDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000288C) TIMER4n B Data Register </i>
//    <loc> ( (unsigned int)((TIMER43_BDR >> 0) & 0xFFFFFFFF), ((TIMER43_BDR = (TIMER43_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER43_BDR_BDATA </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER43_CAPDR  ------------------------------
// SVD Line: 17189

unsigned int TIMER43_CAPDR __AT (0x40002890);



// -----------------------------  Field Item: TIMER43_CAPDR_CAPD  ---------------------------------
// SVD Line: 17198

//  <item> SFDITEM_FIELD__TIMER43_CAPDR_CAPD
//    <name> CAPD </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40002890) TIMER4n Capture Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER43_CAPDR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER43_CAPDR  ---------------------------------
// SVD Line: 17189

//  <rtree> SFDITEM_REG__TIMER43_CAPDR
//    <name> CAPDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40002890) TIMER4n Capture Data Register </i>
//    <loc> ( (unsigned int)((TIMER43_CAPDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TIMER43_CAPDR_CAPD </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER43_PREDR  ------------------------------
// SVD Line: 17206

unsigned int TIMER43_PREDR __AT (0x40002894);



// -----------------------------  Field Item: TIMER43_PREDR_PRED  ---------------------------------
// SVD Line: 17215

//  <item> SFDITEM_FIELD__TIMER43_PREDR_PRED
//    <name> PRED </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40002894) TIMER4n Prescaler Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER43_PREDR >> 0) & 0xFFF), ((TIMER43_PREDR = (TIMER43_PREDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER43_PREDR  ---------------------------------
// SVD Line: 17206

//  <rtree> SFDITEM_REG__TIMER43_PREDR
//    <name> PREDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002894) TIMER4n Prescaler Data Register </i>
//    <loc> ( (unsigned int)((TIMER43_PREDR >> 0) & 0xFFFFFFFF), ((TIMER43_PREDR = (TIMER43_PREDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER43_PREDR_PRED </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER43_CNT  -------------------------------
// SVD Line: 17223

unsigned int TIMER43_CNT __AT (0x40002898);



// -------------------------------  Field Item: TIMER43_CNT_CNT  ----------------------------------
// SVD Line: 17232

//  <item> SFDITEM_FIELD__TIMER43_CNT_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40002898) TIMER4n Counter </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER43_CNT >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER43_CNT  ----------------------------------
// SVD Line: 17223

//  <rtree> SFDITEM_REG__TIMER43_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40002898) TIMER4n Counter Register </i>
//    <loc> ( (unsigned int)((TIMER43_CNT >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TIMER43_CNT_CNT </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER43_OUTCR  ------------------------------
// SVD Line: 17240

unsigned int TIMER43_OUTCR __AT (0x4000289C);



// -----------------------------  Field Item: TIMER43_OUTCR_POLB  ---------------------------------
// SVD Line: 17249

//  <item> SFDITEM_FIELD__TIMER43_OUTCR_POLB
//    <name> POLB </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x4000289C) \nTnOUTB Output Polarity Selection\n0 : StartLow = Low level start (The TnOUTB pin is started with low level after counting)\n1 : StartHigh = High level start (The TnOUTB pin is started with high level after counting) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER43_OUTCR ) </loc>
//      <o.9..9> POLB
//        <0=> 0: StartLow = Low level start (The TnOUTB pin is started with low level after counting)
//        <1=> 1: StartHigh = High level start (The TnOUTB pin is started with high level after counting)
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER43_OUTCR_POLA  ---------------------------------
// SVD Line: 17267

//  <item> SFDITEM_FIELD__TIMER43_OUTCR_POLA
//    <name> POLA </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x4000289C) \nTnOUTA Output Polarity Selection\n0 : StartLow = Low level start (The TnOUTA pins are started with low level after counting)\n1 : StartHigh = High level start (The TnOUTA pins are started with high level after counting) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER43_OUTCR ) </loc>
//      <o.8..8> POLA
//        <0=> 0: StartLow = Low level start (The TnOUTA pins are started with low level after counting)
//        <1=> 1: StartHigh = High level start (The TnOUTA pins are started with high level after counting)
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER43_OUTCR_T4nBOE  --------------------------------
// SVD Line: 17285

//  <item> SFDITEM_FIELD__TIMER43_OUTCR_T4nBOE
//    <name> T4nBOE </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000289C) \nTnOUTB Output Enable\n0 : Disable = Disable output.\n1 : Enable = Enable output. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER43_OUTCR ) </loc>
//      <o.5..5> T4nBOE
//        <0=> 0: Disable = Disable output.
//        <1=> 1: Enable = Enable output.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER43_OUTCR_T4nAOE  --------------------------------
// SVD Line: 17303

//  <item> SFDITEM_FIELD__TIMER43_OUTCR_T4nAOE
//    <name> T4nAOE </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000289C) \nTnOUTA Output Enable\n0 : Disable = Disable output.\n1 : Enable = Enable output. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER43_OUTCR ) </loc>
//      <o.4..4> T4nAOE
//        <0=> 0: Disable = Disable output.
//        <1=> 1: Enable = Enable output.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER43_OUTCR_LVLB  ---------------------------------
// SVD Line: 17321

//  <item> SFDITEM_FIELD__TIMER43_OUTCR_LVLB
//    <name> LVLB </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000289C) \nConfigure TnOUTB Output When Disable\n0 : Low = Low level\n1 : High = High level </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER43_OUTCR ) </loc>
//      <o.1..1> LVLB
//        <0=> 0: Low = Low level
//        <1=> 1: High = High level
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER43_OUTCR_LVLA  ---------------------------------
// SVD Line: 17339

//  <item> SFDITEM_FIELD__TIMER43_OUTCR_LVLA
//    <name> LVLA </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000289C) \nConfigure TnOUTA Output When Disable\n0 : Low = Low level\n1 : High = High level </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER43_OUTCR ) </loc>
//      <o.0..0> LVLA
//        <0=> 0: Low = Low level
//        <1=> 1: High = High level
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: TIMER43_OUTCR  ---------------------------------
// SVD Line: 17240

//  <rtree> SFDITEM_REG__TIMER43_OUTCR
//    <name> OUTCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000289C) TIMER4n Output Control Register </i>
//    <loc> ( (unsigned int)((TIMER43_OUTCR >> 0) & 0xFFFFFFFF), ((TIMER43_OUTCR = (TIMER43_OUTCR & ~(0x333UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x333) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER43_OUTCR_POLB </item>
//    <item> SFDITEM_FIELD__TIMER43_OUTCR_POLA </item>
//    <item> SFDITEM_FIELD__TIMER43_OUTCR_T4nBOE </item>
//    <item> SFDITEM_FIELD__TIMER43_OUTCR_T4nAOE </item>
//    <item> SFDITEM_FIELD__TIMER43_OUTCR_LVLB </item>
//    <item> SFDITEM_FIELD__TIMER43_OUTCR_LVLA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER43_DLY  -------------------------------
// SVD Line: 17359

unsigned int TIMER43_DLY __AT (0x400028A0);



// -------------------------------  Field Item: TIMER43_DLY_DLY  ----------------------------------
// SVD Line: 17368

//  <item> SFDITEM_FIELD__TIMER43_DLY_DLY
//    <name> DLY </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x400028A0) TIMER4n Output Delay Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER43_DLY >> 0) & 0x3FF), ((TIMER43_DLY = (TIMER43_DLY & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER43_DLY  ----------------------------------
// SVD Line: 17359

//  <rtree> SFDITEM_REG__TIMER43_DLY
//    <name> DLY </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400028A0) TIMER4n Output Delay Data Register </i>
//    <loc> ( (unsigned int)((TIMER43_DLY >> 0) & 0xFFFFFFFF), ((TIMER43_DLY = (TIMER43_DLY & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER43_DLY_DLY </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER43_INTCR  ------------------------------
// SVD Line: 17376

unsigned int TIMER43_INTCR __AT (0x400028A4);



// ---------------------------  Field Item: TIMER43_INTCR_T4nFRCIEN  ------------------------------
// SVD Line: 17385

//  <item> SFDITEM_FIELD__TIMER43_INTCR_T4nFRCIEN
//    <name> T4nFRCIEN </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x400028A4) \nTIMER4n Output Force Level Interrupt Enable\n0 : Disable = Disable timer n output hold interrupt.\n1 : Enable = Enable timer n output hold interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER43_INTCR ) </loc>
//      <o.11..11> T4nFRCIEN
//        <0=> 0: Disable = Disable timer n output hold interrupt.
//        <1=> 1: Enable = Enable timer n output hold interrupt.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER43_INTCR_T4nCIEN  -------------------------------
// SVD Line: 17403

//  <item> SFDITEM_FIELD__TIMER43_INTCR_T4nCIEN
//    <name> T4nCIEN </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x400028A4) \nTIMER4n Capture Interrupt Enable\n0 : Disable = Disable timer n capture interrupt.\n1 : Enable = Enable timer n capture interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER43_INTCR ) </loc>
//      <o.10..10> T4nCIEN
//        <0=> 0: Disable = Disable timer n capture interrupt.
//        <1=> 1: Enable = Enable timer n capture interrupt.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: TIMER43_INTCR_T4nBTIEN  -------------------------------
// SVD Line: 17421

//  <item> SFDITEM_FIELD__TIMER43_INTCR_T4nBTIEN
//    <name> T4nBTIEN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400028A4) \nTIMER4n Bottom Interrupt Enable\n0 : Disable = Disable timer n bottom interrupt.\n1 : Enable = Enable timer n bottom interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER43_INTCR ) </loc>
//      <o.9..9> T4nBTIEN
//        <0=> 0: Disable = Disable timer n bottom interrupt.
//        <1=> 1: Enable = Enable timer n bottom interrupt.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: TIMER43_INTCR_T4nPMIEN  -------------------------------
// SVD Line: 17439

//  <item> SFDITEM_FIELD__TIMER43_INTCR_T4nPMIEN
//    <name> T4nPMIEN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400028A4) \nTIMER4n Period Match Interrupt Enable\n0 : Disable = Disable timer n period interrupt.\n1 : Enable = Enable timer n period interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER43_INTCR ) </loc>
//      <o.8..8> T4nPMIEN
//        <0=> 0: Disable = Disable timer n period interrupt.
//        <1=> 1: Enable = Enable timer n period interrupt.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: TIMER43_INTCR_T4nBMIEN  -------------------------------
// SVD Line: 17457

//  <item> SFDITEM_FIELD__TIMER43_INTCR_T4nBMIEN
//    <name> T4nBMIEN </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x400028A4) \nTIMER4n B Match Interrupt Enable\n0 : Disable = Disable B match interrupt.\n1 : UpCount = Enable B match interrupt on up counting.\n2 : DownCount = Enable B match interrupt on down counting.\n3 : BothCount = Enable B match interrupt on up and down counting. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER43_INTCR ) </loc>
//      <o.3..2> T4nBMIEN
//        <0=> 0: Disable = Disable B match interrupt.
//        <1=> 1: UpCount = Enable B match interrupt on up counting.
//        <2=> 2: DownCount = Enable B match interrupt on down counting.
//        <3=> 3: BothCount = Enable B match interrupt on up and down counting.
//    </combo>
//  </item>
//  


// ---------------------------  Field Item: TIMER43_INTCR_T4nAMIEN  -------------------------------
// SVD Line: 17485

//  <item> SFDITEM_FIELD__TIMER43_INTCR_T4nAMIEN
//    <name> T4nAMIEN </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x400028A4) \nTIMER4n A Match Interrupt Enable\n0 : Disable = Disable A match interrupt.\n1 : UpCount = Enable A match interrupt on up counting.\n2 : DownCount = Enable A match interrupt on down counting.\n3 : BothCount = Enable A match interrupt on up and down counting. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER43_INTCR ) </loc>
//      <o.1..0> T4nAMIEN
//        <0=> 0: Disable = Disable A match interrupt.
//        <1=> 1: UpCount = Enable A match interrupt on up counting.
//        <2=> 2: DownCount = Enable A match interrupt on down counting.
//        <3=> 3: BothCount = Enable A match interrupt on up and down counting.
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: TIMER43_INTCR  ---------------------------------
// SVD Line: 17376

//  <rtree> SFDITEM_REG__TIMER43_INTCR
//    <name> INTCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400028A4) TIMER4n Interrupt Control Register </i>
//    <loc> ( (unsigned int)((TIMER43_INTCR >> 0) & 0xFFFFFFFF), ((TIMER43_INTCR = (TIMER43_INTCR & ~(0xF0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER43_INTCR_T4nFRCIEN </item>
//    <item> SFDITEM_FIELD__TIMER43_INTCR_T4nCIEN </item>
//    <item> SFDITEM_FIELD__TIMER43_INTCR_T4nBTIEN </item>
//    <item> SFDITEM_FIELD__TIMER43_INTCR_T4nPMIEN </item>
//    <item> SFDITEM_FIELD__TIMER43_INTCR_T4nBMIEN </item>
//    <item> SFDITEM_FIELD__TIMER43_INTCR_T4nAMIEN </item>
//  </rtree>
//  


// -------------------------  Register Item Address: TIMER43_INTFLAG  -----------------------------
// SVD Line: 17515

unsigned int TIMER43_INTFLAG __AT (0x400028A8);



// -------------------------  Field Item: TIMER43_INTFLAG_T4nFRCIFLAG  ----------------------------
// SVD Line: 17524

//  <item> SFDITEM_FIELD__TIMER43_INTFLAG_T4nFRCIFLAG
//    <name> T4nFRCIFLAG </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400028A8) \nTIMER4n Output Force Level Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER43_INTFLAG ) </loc>
//      <o.7..7> T4nFRCIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit.
//    </combo>
//  </item>
//  


// --------------------------  Field Item: TIMER43_INTFLAG_T4nCIFLAG  -----------------------------
// SVD Line: 17542

//  <item> SFDITEM_FIELD__TIMER43_INTFLAG_T4nCIFLAG
//    <name> T4nCIFLAG </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400028A8) \nTIMER4n Capture Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER43_INTFLAG ) </loc>
//      <o.6..6> T4nCIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit.
//    </combo>
//  </item>
//  


// -------------------------  Field Item: TIMER43_INTFLAG_T4nBTIFLAG  -----------------------------
// SVD Line: 17560

//  <item> SFDITEM_FIELD__TIMER43_INTFLAG_T4nBTIFLAG
//    <name> T4nBTIFLAG </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400028A8) \nTIMER4n Bottom Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER43_INTFLAG ) </loc>
//      <o.5..5> T4nBTIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit.
//    </combo>
//  </item>
//  


// -------------------------  Field Item: TIMER43_INTFLAG_T4nPMIFLAG  -----------------------------
// SVD Line: 17578

//  <item> SFDITEM_FIELD__TIMER43_INTFLAG_T4nPMIFLAG
//    <name> T4nPMIFLAG </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400028A8) \nTIMER4n Period Match Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER43_INTFLAG ) </loc>
//      <o.4..4> T4nPMIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit.
//    </combo>
//  </item>
//  


// -------------------------  Field Item: TIMER43_INTFLAG_T4nBMIFLAG  -----------------------------
// SVD Line: 17596

//  <item> SFDITEM_FIELD__TIMER43_INTFLAG_T4nBMIFLAG
//    <name> T4nBMIFLAG </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400028A8) \nTIMER4n B Match Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER43_INTFLAG ) </loc>
//      <o.1..1> T4nBMIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit.
//    </combo>
//  </item>
//  


// -------------------------  Field Item: TIMER43_INTFLAG_T4nAMIFLAG  -----------------------------
// SVD Line: 17614

//  <item> SFDITEM_FIELD__TIMER43_INTFLAG_T4nAMIFLAG
//    <name> T4nAMIFLAG </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400028A8) \nTIMER4n A Match Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER43_INTFLAG ) </loc>
//      <o.0..0> T4nAMIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred. The bit will be cleared to '0' when '1' is written to this bit.
//    </combo>
//  </item>
//  


// -----------------------------  Register RTree: TIMER43_INTFLAG  --------------------------------
// SVD Line: 17515

//  <rtree> SFDITEM_REG__TIMER43_INTFLAG
//    <name> INTFLAG </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400028A8) TIMER4n Interrupt Flag Register </i>
//    <loc> ( (unsigned int)((TIMER43_INTFLAG >> 0) & 0xFFFFFFFF), ((TIMER43_INTFLAG = (TIMER43_INTFLAG & ~(0xF3UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF3) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER43_INTFLAG_T4nFRCIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER43_INTFLAG_T4nCIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER43_INTFLAG_T4nBTIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER43_INTFLAG_T4nPMIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER43_INTFLAG_T4nBMIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER43_INTFLAG_T4nAMIFLAG </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER43_ADTCR  ------------------------------
// SVD Line: 17634

unsigned int TIMER43_ADTCR __AT (0x400028AC);



// ----------------------------  Field Item: TIMER43_ADTCR_T4nBTTG  -------------------------------
// SVD Line: 17643

//  <item> SFDITEM_FIELD__TIMER43_ADTCR_T4nBTTG
//    <name> T4nBTTG </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x400028AC) \nSelect TIMER4n Bottom for ADC Trigger Signal Generator.\n0 : Disable = Disable ADC trigger signal generator by bottom.\n1 : Enable = Enable ADC trigger signal generator by bottom. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER43_ADTCR ) </loc>
//      <o.9..9> T4nBTTG
//        <0=> 0: Disable = Disable ADC trigger signal generator by bottom.
//        <1=> 1: Enable = Enable ADC trigger signal generator by bottom.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER43_ADTCR_T4nPMTG  -------------------------------
// SVD Line: 17661

//  <item> SFDITEM_FIELD__TIMER43_ADTCR_T4nPMTG
//    <name> T4nPMTG </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400028AC) \nSelect TIMER4n Period Match for ADC Trigger Signal Generator.\n0 : Disable = Disable ADC trigger signal generator by period match.\n1 : Enable = Enable ADC trigger signal generator by period match. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER43_ADTCR ) </loc>
//      <o.8..8> T4nPMTG
//        <0=> 0: Disable = Disable ADC trigger signal generator by period match.
//        <1=> 1: Enable = Enable ADC trigger signal generator by period match.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER43_ADTCR_T4nBMTG  -------------------------------
// SVD Line: 17679

//  <item> SFDITEM_FIELD__TIMER43_ADTCR_T4nBMTG
//    <name> T4nBMTG </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x400028AC) \nSelect TIMER4n B Match for ADC Trigger Signal Generator.\n0 : DisableUpdown = Disable ADC trigger signal generator by B match.\n1 : UpCount = Enable ADC trigger signal generator by B match on up counting.\n2 : DownCount = Enable ADC trigger signal generator by B match on down counting.\n3 : BothCount = Enable ADC trigger signal generator by B match on up and down counting. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER43_ADTCR ) </loc>
//      <o.3..2> T4nBMTG
//        <0=> 0: DisableUpdown = Disable ADC trigger signal generator by B match.
//        <1=> 1: UpCount = Enable ADC trigger signal generator by B match on up counting.
//        <2=> 2: DownCount = Enable ADC trigger signal generator by B match on down counting.
//        <3=> 3: BothCount = Enable ADC trigger signal generator by B match on up and down counting.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER43_ADTCR_T4nAMTG  -------------------------------
// SVD Line: 17707

//  <item> SFDITEM_FIELD__TIMER43_ADTCR_T4nAMTG
//    <name> T4nAMTG </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x400028AC) \nSelect TIMER4n A Match for ADC Trigger Signal Generator.\n0 : Disable = Disable ADC trigger signal generator by A match.\n1 : UpCount = Enable ADC trigger signal generator by A match on up counting.\n2 : DownCount = Enable ADC trigger signal generator by A match on down counting.\n3 : BothCount = Enable ADC trigger signal generator by A match on up and down counting. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER43_ADTCR ) </loc>
//      <o.1..0> T4nAMTG
//        <0=> 0: Disable = Disable ADC trigger signal generator by A match.
//        <1=> 1: UpCount = Enable ADC trigger signal generator by A match on up counting.
//        <2=> 2: DownCount = Enable ADC trigger signal generator by A match on down counting.
//        <3=> 3: BothCount = Enable ADC trigger signal generator by A match on up and down counting.
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: TIMER43_ADTCR  ---------------------------------
// SVD Line: 17634

//  <rtree> SFDITEM_REG__TIMER43_ADTCR
//    <name> ADTCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400028AC) TIMER4n ADC Trigger Control Register </i>
//    <loc> ( (unsigned int)((TIMER43_ADTCR >> 0) & 0xFFFFFFFF), ((TIMER43_ADTCR = (TIMER43_ADTCR & ~(0x30FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x30F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER43_ADTCR_T4nBTTG </item>
//    <item> SFDITEM_FIELD__TIMER43_ADTCR_T4nPMTG </item>
//    <item> SFDITEM_FIELD__TIMER43_ADTCR_T4nBMTG </item>
//    <item> SFDITEM_FIELD__TIMER43_ADTCR_T4nAMTG </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: TIMER43  ------------------------------------
// SVD Line: 17798

//  <view> TIMER43
//    <name> TIMER43 </name>
//    <item> SFDITEM_REG__TIMER43_CR </item>
//    <item> SFDITEM_REG__TIMER43_PDR </item>
//    <item> SFDITEM_REG__TIMER43_ADR </item>
//    <item> SFDITEM_REG__TIMER43_BDR </item>
//    <item> SFDITEM_REG__TIMER43_CAPDR </item>
//    <item> SFDITEM_REG__TIMER43_PREDR </item>
//    <item> SFDITEM_REG__TIMER43_CNT </item>
//    <item> SFDITEM_REG__TIMER43_OUTCR </item>
//    <item> SFDITEM_REG__TIMER43_DLY </item>
//    <item> SFDITEM_REG__TIMER43_INTCR </item>
//    <item> SFDITEM_REG__TIMER43_INTFLAG </item>
//    <item> SFDITEM_REG__TIMER43_ADTCR </item>
//  </view>
//  


// ----------------------------  Register Item Address: TIMER5n_CR  -------------------------------
// SVD Line: 17831

unsigned int TIMER5n_CR __AT (0x52000000);



// -----------------------------  Field Item: TIMER5n_CR_T5nCLEN  ---------------------------------
// SVD Line: 17840

//  <item> SFDITEM_FIELD__TIMER5n_CR_T5nCLEN
//    <name> T5nCLEN </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x52000000) \nTIMER5n Counter Clear Input Enable\n0 : Disable = Disable counter clear input.\n1 : Enable = Enable counter clear input at a valid edge by TnINPOL[1:0] bits. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER5n_CR ) </loc>
//      <o.20..20> T5nCLEN
//        <0=> 0: Disable = Disable counter clear input.
//        <1=> 1: Enable = Enable counter clear input at a valid edge by TnINPOL[1:0] bits.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER5n_CR_T5nINSEL  --------------------------------
// SVD Line: 17858

//  <item> SFDITEM_FIELD__TIMER5n_CR_T5nINSEL
//    <name> T5nINSEL </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x52000000) \nTIMER5n Capture Signal Selection\n0 : ExtClock = Select the external clock.\n1 : XSOSC = Select XSOSC.\n2 : WDTRC = Select WDTRC.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER5n_CR ) </loc>
//      <o.19..18> T5nINSEL
//        <0=> 0: ExtClock = Select the external clock.
//        <1=> 1: XSOSC = Select XSOSC.
//        <2=> 2: WDTRC = Select WDTRC.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER5n_CR_T5nINPOL  --------------------------------
// SVD Line: 17881

//  <item> SFDITEM_FIELD__TIMER5n_CR_T5nINPOL
//    <name> T5nINPOL </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x52000000) \nTIMER5n Capture/'Counter Clear Input' Polarity Selection\n0 : FallingEdge = Capture or 'Counter Clear Input' on Falling Edge\n1 : RisingEdge = Capture or 'Counter Clear Input' on Rising Edge\n2 : BothEdge = Capture or 'Counter Clear Input' on both of Falling and Rising Edge\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER5n_CR ) </loc>
//      <o.17..16> T5nINPOL
//        <0=> 0: FallingEdge = Capture or 'Counter Clear Input' on Falling Edge
//        <1=> 1: RisingEdge = Capture or 'Counter Clear Input' on Rising Edge
//        <2=> 2: BothEdge = Capture or 'Counter Clear Input' on both of Falling and Rising Edge
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER5n_CR_T5nEN  ----------------------------------
// SVD Line: 17904

//  <item> SFDITEM_FIELD__TIMER5n_CR_T5nEN
//    <name> T5nEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x52000000) \nTIMER5n Operation Enable\n0 : Disable = Disable the timer operation.\n1 : Enable = Enable the timer operation. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER5n_CR ) </loc>
//      <o.15..15> T5nEN
//        <0=> 0: Disable = Disable the timer operation.
//        <1=> 1: Enable = Enable the timer operation.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER5n_CR_T5nCLK  ---------------------------------
// SVD Line: 17922

//  <item> SFDITEM_FIELD__TIMER5n_CR_T5nCLK
//    <name> T5nCLK </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x52000000) \nTIMER5n Clock Selection\n0 : IntPrescaledClock = Select the internal prescaled clock.\n1 : ExtClock = Select the external clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER5n_CR ) </loc>
//      <o.14..14> T5nCLK
//        <0=> 0: IntPrescaledClock = Select the internal prescaled clock.
//        <1=> 1: ExtClock = Select the external clock.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER5n_CR_T5nMS  ----------------------------------
// SVD Line: 17940

//  <item> SFDITEM_FIELD__TIMER5n_CR_T5nMS
//    <name> T5nMS </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x52000000) \nTIMER5n Operation Mode Selection\n0 : IntervalMode = Interval mode. (T5nOUT: toggle at A-match)\n1 : CaptureMode = Capture mode. (The A-match interrupt can occur)\n2 : OneShotMode = PPG one-shot mode. (T5nOUT: Programmable pulse output)\n3 : PWMMode = PPG repeat mode. (T5nOUT: Programmable pulse output) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER5n_CR ) </loc>
//      <o.13..12> T5nMS
//        <0=> 0: IntervalMode = Interval mode. (T5nOUT: toggle at A-match)
//        <1=> 1: CaptureMode = Capture mode. (The A-match interrupt can occur)
//        <2=> 2: OneShotMode = PPG one-shot mode. (T5nOUT: Programmable pulse output)
//        <3=> 3: PWMMode = PPG repeat mode. (T5nOUT: Programmable pulse output)
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER5n_CR_T5nECE  ---------------------------------
// SVD Line: 17968

//  <item> SFDITEM_FIELD__TIMER5n_CR_T5nECE
//    <name> T5nECE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x52000000) \nTIMER5n External Clock Edge Selection\n0 : FallingEdge = Select falling edge of external clock.\n1 : RisingEdge = Select rising edge of external clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER5n_CR ) </loc>
//      <o.11..11> T5nECE
//        <0=> 0: FallingEdge = Select falling edge of external clock.
//        <1=> 1: RisingEdge = Select rising edge of external clock.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER5n_CR_T5nOPOL  ---------------------------------
// SVD Line: 17986

//  <item> SFDITEM_FIELD__TIMER5n_CR_T5nOPOL
//    <name> T5nOPOL </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x52000000) \nT5nOUT Polarity Selection\n0 : StartHigh = Start high. (T5nOUT is low level at disable)\n1 : StartLow = Start low. (T5nOUT is high level at disable) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER5n_CR ) </loc>
//      <o.9..9> T5nOPOL
//        <0=> 0: StartHigh = Start high. (T5nOUT is low level at disable)
//        <1=> 1: StartLow = Start low. (T5nOUT is high level at disable)
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER5n_CR_T5nPAU  ---------------------------------
// SVD Line: 18004

//  <item> SFDITEM_FIELD__TIMER5n_CR_T5nPAU
//    <name> T5nPAU </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x52000000) \nTIMER5n Counter Temporary Pause Control\n0 : Disable = Continue counting\n1 : Enable = Temporary pause </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER5n_CR ) </loc>
//      <o.8..8> T5nPAU
//        <0=> 0: Disable = Continue counting
//        <1=> 1: Enable = Temporary pause
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER5n_CR_T5nMIEN  ---------------------------------
// SVD Line: 18022

//  <item> SFDITEM_FIELD__TIMER5n_CR_T5nMIEN
//    <name> T5nMIEN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x52000000) \nTIMER5n Match Interrupt Enable\n0 : Disable = Disable the match interrupt.\n1 : Enable = Enable the match interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER5n_CR ) </loc>
//      <o.7..7> T5nMIEN
//        <0=> 0: Disable = Disable the match interrupt.
//        <1=> 1: Enable = Enable the match interrupt.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER5n_CR_T5nCIEN  ---------------------------------
// SVD Line: 18040

//  <item> SFDITEM_FIELD__TIMER5n_CR_T5nCIEN
//    <name> T5nCIEN </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x52000000) \nTIMER5n Capture Interrupt Enable\n0 : Disable = Disable the capture interrupt.\n1 : Enable = Enable the capture interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER5n_CR ) </loc>
//      <o.6..6> T5nCIEN
//        <0=> 0: Disable = Disable the capture interrupt.
//        <1=> 1: Enable = Enable the capture interrupt.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER5n_CR_T5nCLIEN  --------------------------------
// SVD Line: 18058

//  <item> SFDITEM_FIELD__TIMER5n_CR_T5nCLIEN
//    <name> T5nCLIEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x52000000) \nTIMER5n Counter Clear Interrupt Enable\n0 : Disable = Disable the counter clear input interrupt.\n1 : Enable = Enable the counter clear input interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER5n_CR ) </loc>
//      <o.5..5> T5nCLIEN
//        <0=> 0: Disable = Disable the counter clear input interrupt.
//        <1=> 1: Enable = Enable the counter clear input interrupt.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER5n_CR_T5nMIFLAG  --------------------------------
// SVD Line: 18076

//  <item> SFDITEM_FIELD__TIMER5n_CR_T5nMIFLAG
//    <name> T5nMIFLAG </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x52000000) \nTIMER5n Match Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER5n_CR ) </loc>
//      <o.3..3> T5nMIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER5n_CR_T5nCIFLAG  --------------------------------
// SVD Line: 18094

//  <item> SFDITEM_FIELD__TIMER5n_CR_T5nCIFLAG
//    <name> T5nCIFLAG </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x52000000) \nTIMER5n Capture Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER5n_CR ) </loc>
//      <o.2..2> T5nCIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER5n_CR_T5nCLIFLAG  -------------------------------
// SVD Line: 18112

//  <item> SFDITEM_FIELD__TIMER5n_CR_T5nCLIFLAG
//    <name> T5nCLIFLAG </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x52000000) \nTIMER5n Counter Clear Input Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER5n_CR ) </loc>
//      <o.1..1> T5nCLIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER5n_CR_T5nCLR  ---------------------------------
// SVD Line: 18130

//  <item> SFDITEM_FIELD__TIMER5n_CR_T5nCLR
//    <name> T5nCLR </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x52000000) \nTIMER5n Counter and Prescaler Clear\n0 : NoEffect = No effect.\n1 : Clear = Clear Counter and Prescaler. (Automatically cleared to '0' after operation) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER5n_CR ) </loc>
//      <o.0..0> T5nCLR
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear Counter and Prescaler. (Automatically cleared to '0' after operation)
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: TIMER5n_CR  -----------------------------------
// SVD Line: 17831

//  <rtree> SFDITEM_REG__TIMER5n_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x52000000) TIMER5n Control Register </i>
//    <loc> ( (unsigned int)((TIMER5n_CR >> 0) & 0xFFFFFFFF), ((TIMER5n_CR = (TIMER5n_CR & ~(0x1FFBEFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFBEF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER5n_CR_T5nCLEN </item>
//    <item> SFDITEM_FIELD__TIMER5n_CR_T5nINSEL </item>
//    <item> SFDITEM_FIELD__TIMER5n_CR_T5nINPOL </item>
//    <item> SFDITEM_FIELD__TIMER5n_CR_T5nEN </item>
//    <item> SFDITEM_FIELD__TIMER5n_CR_T5nCLK </item>
//    <item> SFDITEM_FIELD__TIMER5n_CR_T5nMS </item>
//    <item> SFDITEM_FIELD__TIMER5n_CR_T5nECE </item>
//    <item> SFDITEM_FIELD__TIMER5n_CR_T5nOPOL </item>
//    <item> SFDITEM_FIELD__TIMER5n_CR_T5nPAU </item>
//    <item> SFDITEM_FIELD__TIMER5n_CR_T5nMIEN </item>
//    <item> SFDITEM_FIELD__TIMER5n_CR_T5nCIEN </item>
//    <item> SFDITEM_FIELD__TIMER5n_CR_T5nCLIEN </item>
//    <item> SFDITEM_FIELD__TIMER5n_CR_T5nMIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER5n_CR_T5nCIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER5n_CR_T5nCLIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER5n_CR_T5nCLR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER5n_ADR  -------------------------------
// SVD Line: 18150

unsigned int TIMER5n_ADR __AT (0x52000004);



// ------------------------------  Field Item: TIMER5n_ADR_ADATA  ---------------------------------
// SVD Line: 18159

//  <item> SFDITEM_FIELD__TIMER5n_ADR_ADATA
//    <name> ADATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x52000004) TIMER5n A Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER5n_ADR >> 0) & 0xFFFF), ((TIMER5n_ADR = (TIMER5n_ADR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER5n_ADR  ----------------------------------
// SVD Line: 18150

//  <rtree> SFDITEM_REG__TIMER5n_ADR
//    <name> ADR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x52000004) TIMER5n A Data Register </i>
//    <loc> ( (unsigned int)((TIMER5n_ADR >> 0) & 0xFFFFFFFF), ((TIMER5n_ADR = (TIMER5n_ADR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER5n_ADR_ADATA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER5n_BDR  -------------------------------
// SVD Line: 18167

unsigned int TIMER5n_BDR __AT (0x52000008);



// ------------------------------  Field Item: TIMER5n_BDR_BDATA  ---------------------------------
// SVD Line: 18176

//  <item> SFDITEM_FIELD__TIMER5n_BDR_BDATA
//    <name> BDATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x52000008) TIMER5n B Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER5n_BDR >> 0) & 0xFFFF), ((TIMER5n_BDR = (TIMER5n_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER5n_BDR  ----------------------------------
// SVD Line: 18167

//  <rtree> SFDITEM_REG__TIMER5n_BDR
//    <name> BDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x52000008) TIMER5n B Data Register </i>
//    <loc> ( (unsigned int)((TIMER5n_BDR >> 0) & 0xFFFFFFFF), ((TIMER5n_BDR = (TIMER5n_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER5n_BDR_BDATA </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER5n_CAPDR  ------------------------------
// SVD Line: 18184

unsigned int TIMER5n_CAPDR __AT (0x5200000C);



// -----------------------------  Field Item: TIMER5n_CAPDR_CAPD  ---------------------------------
// SVD Line: 18193

//  <item> SFDITEM_FIELD__TIMER5n_CAPDR_CAPD
//    <name> CAPD </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x5200000C) TIMER5n Capture Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER5n_CAPDR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER5n_CAPDR  ---------------------------------
// SVD Line: 18184

//  <rtree> SFDITEM_REG__TIMER5n_CAPDR
//    <name> CAPDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x5200000C) TIMER5n Capture Data Register </i>
//    <loc> ( (unsigned int)((TIMER5n_CAPDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TIMER5n_CAPDR_CAPD </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER5n_PREDR  ------------------------------
// SVD Line: 18201

unsigned int TIMER5n_PREDR __AT (0x52000010);



// -----------------------------  Field Item: TIMER5n_PREDR_PRED  ---------------------------------
// SVD Line: 18210

//  <item> SFDITEM_FIELD__TIMER5n_PREDR_PRED
//    <name> PRED </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x52000010) TIMER5n Prescaler Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER5n_PREDR >> 0) & 0xFF), ((TIMER5n_PREDR = (TIMER5n_PREDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER5n_PREDR  ---------------------------------
// SVD Line: 18201

//  <rtree> SFDITEM_REG__TIMER5n_PREDR
//    <name> PREDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x52000010) TIMER5n Prescaler Data Register </i>
//    <loc> ( (unsigned int)((TIMER5n_PREDR >> 0) & 0xFFFFFFFF), ((TIMER5n_PREDR = (TIMER5n_PREDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER5n_PREDR_PRED </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER5n_CNT  -------------------------------
// SVD Line: 18218

unsigned int TIMER5n_CNT __AT (0x52000014);



// -------------------------------  Field Item: TIMER5n_CNT_CNT  ----------------------------------
// SVD Line: 18227

//  <item> SFDITEM_FIELD__TIMER5n_CNT_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x52000014) TIMER5n Counter </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER5n_CNT >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER5n_CNT  ----------------------------------
// SVD Line: 18218

//  <rtree> SFDITEM_REG__TIMER5n_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x52000014) TIMER5n Counter Register </i>
//    <loc> ( (unsigned int)((TIMER5n_CNT >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TIMER5n_CNT_CNT </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: TIMER5n  ------------------------------------
// SVD Line: 17817

//  <view> TIMER5n
//    <name> TIMER5n </name>
//    <item> SFDITEM_REG__TIMER5n_CR </item>
//    <item> SFDITEM_REG__TIMER5n_ADR </item>
//    <item> SFDITEM_REG__TIMER5n_BDR </item>
//    <item> SFDITEM_REG__TIMER5n_CAPDR </item>
//    <item> SFDITEM_REG__TIMER5n_PREDR </item>
//    <item> SFDITEM_REG__TIMER5n_CNT </item>
//  </view>
//  


// ----------------------------  Register Item Address: TIMER50_CR  -------------------------------
// SVD Line: 17831

unsigned int TIMER50_CR __AT (0x40002B00);



// -----------------------------  Field Item: TIMER50_CR_T5nCLEN  ---------------------------------
// SVD Line: 17840

//  <item> SFDITEM_FIELD__TIMER50_CR_T5nCLEN
//    <name> T5nCLEN </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40002B00) \nTIMER5n Counter Clear Input Enable\n0 : Disable = Disable counter clear input.\n1 : Enable = Enable counter clear input at a valid edge by TnINPOL[1:0] bits. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER50_CR ) </loc>
//      <o.20..20> T5nCLEN
//        <0=> 0: Disable = Disable counter clear input.
//        <1=> 1: Enable = Enable counter clear input at a valid edge by TnINPOL[1:0] bits.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER50_CR_T5nINSEL  --------------------------------
// SVD Line: 17858

//  <item> SFDITEM_FIELD__TIMER50_CR_T5nINSEL
//    <name> T5nINSEL </name>
//    <rw> 
//    <i> [Bits 19..18] RW (@ 0x40002B00) \nTIMER5n Capture Signal Selection\n0 : ExtClock = Select the external clock.\n1 : XSOSC = Select XSOSC.\n2 : WDTRC = Select WDTRC.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER50_CR ) </loc>
//      <o.19..18> T5nINSEL
//        <0=> 0: ExtClock = Select the external clock.
//        <1=> 1: XSOSC = Select XSOSC.
//        <2=> 2: WDTRC = Select WDTRC.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER50_CR_T5nINPOL  --------------------------------
// SVD Line: 17881

//  <item> SFDITEM_FIELD__TIMER50_CR_T5nINPOL
//    <name> T5nINPOL </name>
//    <rw> 
//    <i> [Bits 17..16] RW (@ 0x40002B00) \nTIMER5n Capture/'Counter Clear Input' Polarity Selection\n0 : FallingEdge = Capture or 'Counter Clear Input' on Falling Edge\n1 : RisingEdge = Capture or 'Counter Clear Input' on Rising Edge\n2 : BothEdge = Capture or 'Counter Clear Input' on both of Falling and Rising Edge\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER50_CR ) </loc>
//      <o.17..16> T5nINPOL
//        <0=> 0: FallingEdge = Capture or 'Counter Clear Input' on Falling Edge
//        <1=> 1: RisingEdge = Capture or 'Counter Clear Input' on Rising Edge
//        <2=> 2: BothEdge = Capture or 'Counter Clear Input' on both of Falling and Rising Edge
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER50_CR_T5nEN  ----------------------------------
// SVD Line: 17904

//  <item> SFDITEM_FIELD__TIMER50_CR_T5nEN
//    <name> T5nEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40002B00) \nTIMER5n Operation Enable\n0 : Disable = Disable the timer operation.\n1 : Enable = Enable the timer operation. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER50_CR ) </loc>
//      <o.15..15> T5nEN
//        <0=> 0: Disable = Disable the timer operation.
//        <1=> 1: Enable = Enable the timer operation.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER50_CR_T5nCLK  ---------------------------------
// SVD Line: 17922

//  <item> SFDITEM_FIELD__TIMER50_CR_T5nCLK
//    <name> T5nCLK </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40002B00) \nTIMER5n Clock Selection\n0 : IntPrescaledClock = Select the internal prescaled clock.\n1 : ExtClock = Select the external clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER50_CR ) </loc>
//      <o.14..14> T5nCLK
//        <0=> 0: IntPrescaledClock = Select the internal prescaled clock.
//        <1=> 1: ExtClock = Select the external clock.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER50_CR_T5nMS  ----------------------------------
// SVD Line: 17940

//  <item> SFDITEM_FIELD__TIMER50_CR_T5nMS
//    <name> T5nMS </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40002B00) \nTIMER5n Operation Mode Selection\n0 : IntervalMode = Interval mode. (T5nOUT: toggle at A-match)\n1 : CaptureMode = Capture mode. (The A-match interrupt can occur)\n2 : OneShotMode = PPG one-shot mode. (T5nOUT: Programmable pulse output)\n3 : PWMMode = PPG repeat mode. (T5nOUT: Programmable pulse output) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER50_CR ) </loc>
//      <o.13..12> T5nMS
//        <0=> 0: IntervalMode = Interval mode. (T5nOUT: toggle at A-match)
//        <1=> 1: CaptureMode = Capture mode. (The A-match interrupt can occur)
//        <2=> 2: OneShotMode = PPG one-shot mode. (T5nOUT: Programmable pulse output)
//        <3=> 3: PWMMode = PPG repeat mode. (T5nOUT: Programmable pulse output)
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER50_CR_T5nECE  ---------------------------------
// SVD Line: 17968

//  <item> SFDITEM_FIELD__TIMER50_CR_T5nECE
//    <name> T5nECE </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40002B00) \nTIMER5n External Clock Edge Selection\n0 : FallingEdge = Select falling edge of external clock.\n1 : RisingEdge = Select rising edge of external clock. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER50_CR ) </loc>
//      <o.11..11> T5nECE
//        <0=> 0: FallingEdge = Select falling edge of external clock.
//        <1=> 1: RisingEdge = Select rising edge of external clock.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER50_CR_T5nOPOL  ---------------------------------
// SVD Line: 17986

//  <item> SFDITEM_FIELD__TIMER50_CR_T5nOPOL
//    <name> T5nOPOL </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40002B00) \nT5nOUT Polarity Selection\n0 : StartHigh = Start high. (T5nOUT is low level at disable)\n1 : StartLow = Start low. (T5nOUT is high level at disable) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER50_CR ) </loc>
//      <o.9..9> T5nOPOL
//        <0=> 0: StartHigh = Start high. (T5nOUT is low level at disable)
//        <1=> 1: StartLow = Start low. (T5nOUT is high level at disable)
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER50_CR_T5nPAU  ---------------------------------
// SVD Line: 18004

//  <item> SFDITEM_FIELD__TIMER50_CR_T5nPAU
//    <name> T5nPAU </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40002B00) \nTIMER5n Counter Temporary Pause Control\n0 : Disable = Continue counting\n1 : Enable = Temporary pause </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER50_CR ) </loc>
//      <o.8..8> T5nPAU
//        <0=> 0: Disable = Continue counting
//        <1=> 1: Enable = Temporary pause
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER50_CR_T5nMIEN  ---------------------------------
// SVD Line: 18022

//  <item> SFDITEM_FIELD__TIMER50_CR_T5nMIEN
//    <name> T5nMIEN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40002B00) \nTIMER5n Match Interrupt Enable\n0 : Disable = Disable the match interrupt.\n1 : Enable = Enable the match interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER50_CR ) </loc>
//      <o.7..7> T5nMIEN
//        <0=> 0: Disable = Disable the match interrupt.
//        <1=> 1: Enable = Enable the match interrupt.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER50_CR_T5nCIEN  ---------------------------------
// SVD Line: 18040

//  <item> SFDITEM_FIELD__TIMER50_CR_T5nCIEN
//    <name> T5nCIEN </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40002B00) \nTIMER5n Capture Interrupt Enable\n0 : Disable = Disable the capture interrupt.\n1 : Enable = Enable the capture interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER50_CR ) </loc>
//      <o.6..6> T5nCIEN
//        <0=> 0: Disable = Disable the capture interrupt.
//        <1=> 1: Enable = Enable the capture interrupt.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: TIMER50_CR_T5nCLIEN  --------------------------------
// SVD Line: 18058

//  <item> SFDITEM_FIELD__TIMER50_CR_T5nCLIEN
//    <name> T5nCLIEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40002B00) \nTIMER5n Counter Clear Interrupt Enable\n0 : Disable = Disable the counter clear input interrupt.\n1 : Enable = Enable the counter clear input interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER50_CR ) </loc>
//      <o.5..5> T5nCLIEN
//        <0=> 0: Disable = Disable the counter clear input interrupt.
//        <1=> 1: Enable = Enable the counter clear input interrupt.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER50_CR_T5nMIFLAG  --------------------------------
// SVD Line: 18076

//  <item> SFDITEM_FIELD__TIMER50_CR_T5nMIFLAG
//    <name> T5nMIFLAG </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40002B00) \nTIMER5n Match Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER50_CR ) </loc>
//      <o.3..3> T5nMIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER50_CR_T5nCIFLAG  --------------------------------
// SVD Line: 18094

//  <item> SFDITEM_FIELD__TIMER50_CR_T5nCIFLAG
//    <name> T5nCIFLAG </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40002B00) \nTIMER5n Capture Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER50_CR ) </loc>
//      <o.2..2> T5nCIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: TIMER50_CR_T5nCLIFLAG  -------------------------------
// SVD Line: 18112

//  <item> SFDITEM_FIELD__TIMER50_CR_T5nCLIFLAG
//    <name> T5nCLIFLAG </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40002B00) \nTIMER5n Counter Clear Input Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER50_CR ) </loc>
//      <o.1..1> T5nCLIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: TIMER50_CR_T5nCLR  ---------------------------------
// SVD Line: 18130

//  <item> SFDITEM_FIELD__TIMER50_CR_T5nCLR
//    <name> T5nCLR </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40002B00) \nTIMER5n Counter and Prescaler Clear\n0 : NoEffect = No effect.\n1 : Clear = Clear Counter and Prescaler. (Automatically cleared to '0' after operation) </i>
//    <combo> 
//      <loc> ( (unsigned int) TIMER50_CR ) </loc>
//      <o.0..0> T5nCLR
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Clear = Clear Counter and Prescaler. (Automatically cleared to '0' after operation)
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: TIMER50_CR  -----------------------------------
// SVD Line: 17831

//  <rtree> SFDITEM_REG__TIMER50_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002B00) TIMER5n Control Register </i>
//    <loc> ( (unsigned int)((TIMER50_CR >> 0) & 0xFFFFFFFF), ((TIMER50_CR = (TIMER50_CR & ~(0x1FFBEFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FFBEF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER50_CR_T5nCLEN </item>
//    <item> SFDITEM_FIELD__TIMER50_CR_T5nINSEL </item>
//    <item> SFDITEM_FIELD__TIMER50_CR_T5nINPOL </item>
//    <item> SFDITEM_FIELD__TIMER50_CR_T5nEN </item>
//    <item> SFDITEM_FIELD__TIMER50_CR_T5nCLK </item>
//    <item> SFDITEM_FIELD__TIMER50_CR_T5nMS </item>
//    <item> SFDITEM_FIELD__TIMER50_CR_T5nECE </item>
//    <item> SFDITEM_FIELD__TIMER50_CR_T5nOPOL </item>
//    <item> SFDITEM_FIELD__TIMER50_CR_T5nPAU </item>
//    <item> SFDITEM_FIELD__TIMER50_CR_T5nMIEN </item>
//    <item> SFDITEM_FIELD__TIMER50_CR_T5nCIEN </item>
//    <item> SFDITEM_FIELD__TIMER50_CR_T5nCLIEN </item>
//    <item> SFDITEM_FIELD__TIMER50_CR_T5nMIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER50_CR_T5nCIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER50_CR_T5nCLIFLAG </item>
//    <item> SFDITEM_FIELD__TIMER50_CR_T5nCLR </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER50_ADR  -------------------------------
// SVD Line: 18150

unsigned int TIMER50_ADR __AT (0x40002B04);



// ------------------------------  Field Item: TIMER50_ADR_ADATA  ---------------------------------
// SVD Line: 18159

//  <item> SFDITEM_FIELD__TIMER50_ADR_ADATA
//    <name> ADATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40002B04) TIMER5n A Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER50_ADR >> 0) & 0xFFFF), ((TIMER50_ADR = (TIMER50_ADR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER50_ADR  ----------------------------------
// SVD Line: 18150

//  <rtree> SFDITEM_REG__TIMER50_ADR
//    <name> ADR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002B04) TIMER5n A Data Register </i>
//    <loc> ( (unsigned int)((TIMER50_ADR >> 0) & 0xFFFFFFFF), ((TIMER50_ADR = (TIMER50_ADR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER50_ADR_ADATA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER50_BDR  -------------------------------
// SVD Line: 18167

unsigned int TIMER50_BDR __AT (0x40002B08);



// ------------------------------  Field Item: TIMER50_BDR_BDATA  ---------------------------------
// SVD Line: 18176

//  <item> SFDITEM_FIELD__TIMER50_BDR_BDATA
//    <name> BDATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40002B08) TIMER5n B Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER50_BDR >> 0) & 0xFFFF), ((TIMER50_BDR = (TIMER50_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER50_BDR  ----------------------------------
// SVD Line: 18167

//  <rtree> SFDITEM_REG__TIMER50_BDR
//    <name> BDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002B08) TIMER5n B Data Register </i>
//    <loc> ( (unsigned int)((TIMER50_BDR >> 0) & 0xFFFFFFFF), ((TIMER50_BDR = (TIMER50_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER50_BDR_BDATA </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER50_CAPDR  ------------------------------
// SVD Line: 18184

unsigned int TIMER50_CAPDR __AT (0x40002B0C);



// -----------------------------  Field Item: TIMER50_CAPDR_CAPD  ---------------------------------
// SVD Line: 18193

//  <item> SFDITEM_FIELD__TIMER50_CAPDR_CAPD
//    <name> CAPD </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40002B0C) TIMER5n Capture Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER50_CAPDR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER50_CAPDR  ---------------------------------
// SVD Line: 18184

//  <rtree> SFDITEM_REG__TIMER50_CAPDR
//    <name> CAPDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40002B0C) TIMER5n Capture Data Register </i>
//    <loc> ( (unsigned int)((TIMER50_CAPDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TIMER50_CAPDR_CAPD </item>
//  </rtree>
//  


// --------------------------  Register Item Address: TIMER50_PREDR  ------------------------------
// SVD Line: 18201

unsigned int TIMER50_PREDR __AT (0x40002B10);



// -----------------------------  Field Item: TIMER50_PREDR_PRED  ---------------------------------
// SVD Line: 18210

//  <item> SFDITEM_FIELD__TIMER50_PREDR_PRED
//    <name> PRED </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40002B10) TIMER5n Prescaler Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((TIMER50_PREDR >> 0) & 0xFF), ((TIMER50_PREDR = (TIMER50_PREDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: TIMER50_PREDR  ---------------------------------
// SVD Line: 18201

//  <rtree> SFDITEM_REG__TIMER50_PREDR
//    <name> PREDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40002B10) TIMER5n Prescaler Data Register </i>
//    <loc> ( (unsigned int)((TIMER50_PREDR >> 0) & 0xFFFFFFFF), ((TIMER50_PREDR = (TIMER50_PREDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__TIMER50_PREDR_PRED </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: TIMER50_CNT  -------------------------------
// SVD Line: 18218

unsigned int TIMER50_CNT __AT (0x40002B14);



// -------------------------------  Field Item: TIMER50_CNT_CNT  ----------------------------------
// SVD Line: 18227

//  <item> SFDITEM_FIELD__TIMER50_CNT_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x40002B14) TIMER5n Counter </i>
//    <edit> 
//      <loc> ( (unsigned short)((TIMER50_CNT >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: TIMER50_CNT  ----------------------------------
// SVD Line: 18218

//  <rtree> SFDITEM_REG__TIMER50_CNT
//    <name> CNT </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40002B14) TIMER5n Counter Register </i>
//    <loc> ( (unsigned int)((TIMER50_CNT >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__TIMER50_CNT_CNT </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: TIMER50  ------------------------------------
// SVD Line: 18237

//  <view> TIMER50
//    <name> TIMER50 </name>
//    <item> SFDITEM_REG__TIMER50_CR </item>
//    <item> SFDITEM_REG__TIMER50_ADR </item>
//    <item> SFDITEM_REG__TIMER50_BDR </item>
//    <item> SFDITEM_REG__TIMER50_CAPDR </item>
//    <item> SFDITEM_REG__TIMER50_PREDR </item>
//    <item> SFDITEM_REG__TIMER50_CNT </item>
//  </view>
//  


// ------------------------------  Register Item Address: ADC_CR  ---------------------------------
// SVD Line: 18275

unsigned int ADC_CR __AT (0x40003000);



// --------------------------------  Field Item: ADC_CR_ADCEN  ------------------------------------
// SVD Line: 18284

//  <item> SFDITEM_FIELD__ADC_CR_ADCEN
//    <name> ADCEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40003000) \nADC Module Enable\n0 : Disable = Disable ADC Module Operation.\n1 : Enable = Enable ADC Module Operation. </i>
//    <combo> 
//      <loc> ( (unsigned int) ADC_CR ) </loc>
//      <o.15..15> ADCEN
//        <0=> 0: Disable = Disable ADC Module Operation.
//        <1=> 1: Enable = Enable ADC Module Operation.
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: ADC_CR_TRIG  ------------------------------------
// SVD Line: 18302

//  <item> SFDITEM_FIELD__ADC_CR_TRIG
//    <name> TRIG </name>
//    <rw> 
//    <i> [Bits 12..10] RW (@ 0x40003000) \nADC Trigger Signal Selection\n0 : ADST = Select ADST.\n1 : TIMER40 = Timer 40 Trigger Signals\n2 : TIMER41 = Timer 41 Trigger Signals\n3 : TIMER42 = Timer 42 Trigger Signals\n4 : TIMER43 = Timer 43 Trigger Signals\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : ADTRG = External ADC Trigger Input </i>
//    <combo> 
//      <loc> ( (unsigned int) ADC_CR ) </loc>
//      <o.12..10> TRIG
//        <0=> 0: ADST = Select ADST.
//        <1=> 1: TIMER40 = Timer 40 Trigger Signals
//        <2=> 2: TIMER41 = Timer 41 Trigger Signals
//        <3=> 3: TIMER42 = Timer 42 Trigger Signals
//        <4=> 4: TIMER43 = Timer 43 Trigger Signals
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: ADTRG = External ADC Trigger Input
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: ADC_CR_ETRGP  ------------------------------------
// SVD Line: 18340

//  <item> SFDITEM_FIELD__ADC_CR_ETRGP
//    <name> ETRGP </name>
//    <rw> 
//    <i> [Bits 9..8] RW (@ 0x40003000) \nADC External Trigger Input Polarity Selection\n0 : Disable = Disable ADC external trigger function.\n1 : FallingEdge = Trigger on falling edge\n2 : RisingEdge = Trigger on rising edge\n3 : BothEdge = Trigger on both of falling and rising edge </i>
//    <combo> 
//      <loc> ( (unsigned int) ADC_CR ) </loc>
//      <o.9..8> ETRGP
//        <0=> 0: Disable = Disable ADC external trigger function.
//        <1=> 1: FallingEdge = Trigger on falling edge
//        <2=> 2: RisingEdge = Trigger on rising edge
//        <3=> 3: BothEdge = Trigger on both of falling and rising edge
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: ADC_CR_ADRDY  ------------------------------------
// SVD Line: 18368

//  <item> SFDITEM_FIELD__ADC_CR_ADRDY
//    <name> ADRDY </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003000) \nADC Conversion Ready\n0 : Stop = Stop subsequent steps.\n1 : Ready = Ready to convert. </i>
//    <combo> 
//      <loc> ( (unsigned int) ADC_CR ) </loc>
//      <o.7..7> ADRDY
//        <0=> 0: Stop = Stop subsequent steps.
//        <1=> 1: Ready = Ready to convert.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: ADC_CR_MDSEL  ------------------------------------
// SVD Line: 18386

//  <item> SFDITEM_FIELD__ADC_CR_MDSEL
//    <name> MDSEL </name>
//    <rw> 
//    <i> [Bits 4..3] RW (@ 0x40003000) \nADC Conversion Mode Selection\n0 : Single = Single Conversion Mode\n1 : Sequential = Sequential Conversion Mode\n2 : Continuous = Continuous Conversion Mode\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) ADC_CR ) </loc>
//      <o.4..3> MDSEL
//        <0=> 0: Single = Single Conversion Mode
//        <1=> 1: Sequential = Sequential Conversion Mode
//        <2=> 2: Continuous = Continuous Conversion Mode
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: ADC_CR_ADST  ------------------------------------
// SVD Line: 18409

//  <item> SFDITEM_FIELD__ADC_CR_ADST
//    <name> ADST </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003000) \nADC Conversion Start\n0 : NoEffect = No effect.\n1 : Start = Trigger signal generation for conversion start. </i>
//    <combo> 
//      <loc> ( (unsigned int) ADC_CR ) </loc>
//      <o.0..0> ADST
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Start = Trigger signal generation for conversion start.
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: ADC_CR  -------------------------------------
// SVD Line: 18275

//  <rtree> SFDITEM_REG__ADC_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003000) A/D Converter Control Register </i>
//    <loc> ( (unsigned int)((ADC_CR >> 0) & 0xFFFFFFFF), ((ADC_CR = (ADC_CR & ~(0x9F99UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x9F99) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC_CR_ADCEN </item>
//    <item> SFDITEM_FIELD__ADC_CR_TRIG </item>
//    <item> SFDITEM_FIELD__ADC_CR_ETRGP </item>
//    <item> SFDITEM_FIELD__ADC_CR_ADRDY </item>
//    <item> SFDITEM_FIELD__ADC_CR_MDSEL </item>
//    <item> SFDITEM_FIELD__ADC_CR_ADST </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC_OVSCR  --------------------------------
// SVD Line: 18429

unsigned int ADC_OVSCR __AT (0x40003004);



// ------------------------------  Field Item: ADC_OVSCR_OVSMPEN  ---------------------------------
// SVD Line: 18438

//  <item> SFDITEM_FIELD__ADC_OVSCR_OVSMPEN
//    <name> OVSMPEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40003004) \nOversampling Enable\n0 : Disable = Disable oversampling.\n1 : Enable = Enable oversampling. </i>
//    <combo> 
//      <loc> ( (unsigned int) ADC_OVSCR ) </loc>
//      <o.15..15> OVSMPEN
//        <0=> 0: Disable = Disable oversampling.
//        <1=> 1: Enable = Enable oversampling.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: ADC_OVSCR_OVSMPR  ----------------------------------
// SVD Line: 18456

//  <item> SFDITEM_FIELD__ADC_OVSCR_OVSMPR
//    <name> OVSMPR </name>
//    <rw> 
//    <i> [Bits 7..5] RW (@ 0x40003004) Oversampling Ratio Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC_OVSCR >> 5) & 0x7), ((ADC_OVSCR = (ADC_OVSCR & ~(0x7UL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC_OVSCR_OVSHT  ----------------------------------
// SVD Line: 18462

//  <item> SFDITEM_FIELD__ADC_OVSCR_OVSHT
//    <name> OVSHT </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40003004) \nOversampling Data Shift\n0 : NoShift = No shift\n1 : ShiftRight1Bit = Shift right 1-bit\n2 : ShiftRight2Bit = Shift right 2-bit\n3 : ShiftRight3Bit = Shift right 3-bit\n4 : ShiftRight4Bit = Shift right 4-bit\n5 : ShiftRight5Bit = Shift right 5-bit\n6 : ShiftRight6Bit = Shift right 6-bit\n7 : ShiftRight7Bit = Shift right 7-bit\n8 : ShiftRight8Bit = Shift right 8-bit\n9 : Reserved - do not use\n10 : Reserved - do not use\n11 : Reserved - do not use\n12 : Reserved - do not use\n13 : Reserved - do not use\n14 : Reserved - do not use\n15 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) ADC_OVSCR ) </loc>
//      <o.3..0> OVSHT
//        <0=> 0: NoShift = No shift
//        <1=> 1: ShiftRight1Bit = Shift right 1-bit
//        <2=> 2: ShiftRight2Bit = Shift right 2-bit
//        <3=> 3: ShiftRight3Bit = Shift right 3-bit
//        <4=> 4: ShiftRight4Bit = Shift right 4-bit
//        <5=> 5: ShiftRight5Bit = Shift right 5-bit
//        <6=> 6: ShiftRight6Bit = Shift right 6-bit
//        <7=> 7: ShiftRight7Bit = Shift right 7-bit
//        <8=> 8: ShiftRight8Bit = Shift right 8-bit
//        <9=> 9: 
//        <10=> 10: 
//        <11=> 11: 
//        <12=> 12: 
//        <13=> 13: 
//        <14=> 14: 
//        <15=> 15: 
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: ADC_OVSCR  -----------------------------------
// SVD Line: 18429

//  <rtree> SFDITEM_REG__ADC_OVSCR
//    <name> OVSCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003004) A/D Converter Oversampling Control Register </i>
//    <loc> ( (unsigned int)((ADC_OVSCR >> 0) & 0xFFFFFFFF), ((ADC_OVSCR = (ADC_OVSCR & ~(0x80EFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x80EF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC_OVSCR_OVSMPEN </item>
//    <item> SFDITEM_FIELD__ADC_OVSCR_OVSMPR </item>
//    <item> SFDITEM_FIELD__ADC_OVSCR_OVSHT </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: ADC_IESR  --------------------------------
// SVD Line: 18517

unsigned int ADC_IESR __AT (0x40003008);



// -------------------------------  Field Item: ADC_IESR_LASTCH  ----------------------------------
// SVD Line: 18526

//  <item> SFDITEM_FIELD__ADC_IESR_LASTCH
//    <name> LASTCH </name>
//    <r> 
//    <i> [Bits 20..16] RO (@ 0x40003008) ADC Last Conversion Channel Numbe </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC_IESR >> 16) & 0x1F) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: ADC_IESR_STBIEN  ----------------------------------
// SVD Line: 18532

//  <item> SFDITEM_FIELD__ADC_IESR_STBIEN
//    <name> STBIEN </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40003008) \nADC Stabilization Interrupt Enable\n0 : Disable = Disable stabilization interrupt.\n1 : Enable = Enable stabilization interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) ADC_IESR ) </loc>
//      <o.11..11> STBIEN
//        <0=> 0: Disable = Disable stabilization interrupt.
//        <1=> 1: Enable = Enable stabilization interrupt.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: ADC_IESR_OVRUNIEN  ---------------------------------
// SVD Line: 18550

//  <item> SFDITEM_FIELD__ADC_IESR_OVRUNIEN
//    <name> OVRUNIEN </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40003008) \nADC Data Overrun Interrupt Enable\n0 : Disable = Disable overrun interrupt.\n1 : Enable = Enable overrun interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) ADC_IESR ) </loc>
//      <o.10..10> OVRUNIEN
//        <0=> 0: Disable = Disable overrun interrupt.
//        <1=> 1: Enable = Enable overrun interrupt.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: ADC_IESR_EOCIEN  ----------------------------------
// SVD Line: 18568

//  <item> SFDITEM_FIELD__ADC_IESR_EOCIEN
//    <name> EOCIEN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40003008) \nADC End of Conversion Interrupt Enable\n0 : Disable = Disable end of conversion interrupt.\n1 : Enable = Enable end of conversion interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) ADC_IESR ) </loc>
//      <o.9..9> EOCIEN
//        <0=> 0: Disable = Disable end of conversion interrupt.
//        <1=> 1: Enable = Enable end of conversion interrupt.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: ADC_IESR_EOSIEN  ----------------------------------
// SVD Line: 18586

//  <item> SFDITEM_FIELD__ADC_IESR_EOSIEN
//    <name> EOSIEN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40003008) \nADC End of Sequence Interrupt Enable\n0 : Disable = Disable end of sequence interrupt.\n1 : Enable = Enable end of sequence interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) ADC_IESR ) </loc>
//      <o.8..8> EOSIEN
//        <0=> 0: Disable = Disable end of sequence interrupt.
//        <1=> 1: Enable = Enable end of sequence interrupt.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: ADC_IESR_STBIFLAG  ---------------------------------
// SVD Line: 18604

//  <item> SFDITEM_FIELD__ADC_IESR_STBIFLAG
//    <name> STBIFLAG </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003008) \nADC Stabilization Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) ADC_IESR ) </loc>
//      <o.3..3> STBIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: ADC_IESR_OVRUNIFLAG  --------------------------------
// SVD Line: 18622

//  <item> SFDITEM_FIELD__ADC_IESR_OVRUNIFLAG
//    <name> OVRUNIFLAG </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003008) \nADC Data Overrun Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) ADC_IESR ) </loc>
//      <o.2..2> OVRUNIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: ADC_IESR_EOCIFLAG  ---------------------------------
// SVD Line: 18640

//  <item> SFDITEM_FIELD__ADC_IESR_EOCIFLAG
//    <name> EOCIFLAG </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40003008) \nADC End of Conversion Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) ADC_IESR ) </loc>
//      <o.1..1> EOCIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: ADC_IESR_EOSIFLAG  ---------------------------------
// SVD Line: 18658

//  <item> SFDITEM_FIELD__ADC_IESR_EOSIFLAG
//    <name> EOSIFLAG </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003008) \nADC End of Sequence Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) ADC_IESR ) </loc>
//      <o.0..0> EOSIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: ADC_IESR  ------------------------------------
// SVD Line: 18517

//  <rtree> SFDITEM_REG__ADC_IESR
//    <name> IESR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003008) A/D Converter Interrupt Enable and Status Register </i>
//    <loc> ( (unsigned int)((ADC_IESR >> 0) & 0xFFFFFFFF), ((ADC_IESR = (ADC_IESR & ~(0xF0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC_IESR_LASTCH </item>
//    <item> SFDITEM_FIELD__ADC_IESR_STBIEN </item>
//    <item> SFDITEM_FIELD__ADC_IESR_OVRUNIEN </item>
//    <item> SFDITEM_FIELD__ADC_IESR_EOCIEN </item>
//    <item> SFDITEM_FIELD__ADC_IESR_EOSIEN </item>
//    <item> SFDITEM_FIELD__ADC_IESR_STBIFLAG </item>
//    <item> SFDITEM_FIELD__ADC_IESR_OVRUNIFLAG </item>
//    <item> SFDITEM_FIELD__ADC_IESR_EOCIFLAG </item>
//    <item> SFDITEM_FIELD__ADC_IESR_EOSIFLAG </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: ADC_DR  ---------------------------------
// SVD Line: 18678

unsigned int ADC_DR __AT (0x4000300C);



// --------------------------------  Field Item: ADC_DR_ADDATA  -----------------------------------
// SVD Line: 18687

//  <item> SFDITEM_FIELD__ADC_DR_ADDATA
//    <name> ADDATA </name>
//    <r> 
//    <i> [Bits 15..0] RO (@ 0x4000300C) A/D Converter Result Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((ADC_DR >> 0) & 0xFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: ADC_DR  -------------------------------------
// SVD Line: 18678

//  <rtree> SFDITEM_REG__ADC_DR
//    <name> DR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x4000300C) A/D Converter Data Register </i>
//    <loc> ( (unsigned int)((ADC_DR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__ADC_DR_ADDATA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC_PREDR  --------------------------------
// SVD Line: 18695

unsigned int ADC_PREDR __AT (0x40003010);



// -------------------------------  Field Item: ADC_PREDR_PRED  -----------------------------------
// SVD Line: 18704

//  <item> SFDITEM_FIELD__ADC_PREDR_PRED
//    <name> PRED </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40003010) A/D Converter Prescaler Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC_PREDR >> 0) & 0xF), ((ADC_PREDR = (ADC_PREDR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC_PREDR  -----------------------------------
// SVD Line: 18695

//  <rtree> SFDITEM_REG__ADC_PREDR
//    <name> PREDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003010) A/D Converter Prescaler Data Register </i>
//    <loc> ( (unsigned int)((ADC_PREDR >> 0) & 0xFFFFFFFF), ((ADC_PREDR = (ADC_PREDR & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC_PREDR_PRED </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: ADC_SAMR  --------------------------------
// SVD Line: 18712

unsigned int ADC_SAMR __AT (0x40003014);



// -------------------------------  Field Item: ADC_SAMR_SAMCK  -----------------------------------
// SVD Line: 18721

//  <item> SFDITEM_FIELD__ADC_SAMR_SAMCK
//    <name> SAMCK </name>
//    <rw> 
//    <i> [Bits 4..0] RW (@ 0x40003014) Sampling Cycles for Sample/Hold Circuit </i>
//    <edit> 
//      <loc> ( (unsigned char)((ADC_SAMR >> 0) & 0x1F), ((ADC_SAMR = (ADC_SAMR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: ADC_SAMR  ------------------------------------
// SVD Line: 18712

//  <rtree> SFDITEM_REG__ADC_SAMR
//    <name> SAMR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003014) A/D Converter Sampling Time Register </i>
//    <loc> ( (unsigned int)((ADC_SAMR >> 0) & 0xFFFFFFFF), ((ADC_SAMR = (ADC_SAMR & ~(0x1FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC_SAMR_SAMCK </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: ADC_CHSELR  -------------------------------
// SVD Line: 18729

unsigned int ADC_CHSELR __AT (0x40003018);



// -------------------------------  Field Item: ADC_CHSELR_AN19  ----------------------------------
// SVD Line: 18738

//  <item> SFDITEM_FIELD__ADC_CHSELR_AN19
//    <name> AN19 </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40003018) \nAN19(BGR) Channel Selection\n0 : NotSelected = ANx is not selected for conversion\n1 : Selected = ANx is selected for conversion </i>
//    <combo> 
//      <loc> ( (unsigned int) ADC_CHSELR ) </loc>
//      <o.19..19> AN19
//        <0=> 0: NotSelected = ANx is not selected for conversion
//        <1=> 1: Selected = ANx is selected for conversion
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: ADC_CHSELR_AN18  ----------------------------------
// SVD Line: 18756

//  <item> SFDITEM_FIELD__ADC_CHSELR_AN18
//    <name> AN18 </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40003018) \nAN18(AVDD) Channel Selection\n0 : NotSelected = ANx is not selected for conversion\n1 : Selected = ANx is selected for conversion </i>
//    <combo> 
//      <loc> ( (unsigned int) ADC_CHSELR ) </loc>
//      <o.18..18> AN18
//        <0=> 0: NotSelected = ANx is not selected for conversion
//        <1=> 1: Selected = ANx is selected for conversion
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: ADC_CHSELR_AN16  ----------------------------------
// SVD Line: 18774

//  <item> SFDITEM_FIELD__ADC_CHSELR_AN16
//    <name> AN16 </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40003018) \nAN16(AVSS) Channel Selection\n0 : NotSelected = ANx is not selected for conversion\n1 : Selected = ANx is selected for conversion </i>
//    <combo> 
//      <loc> ( (unsigned int) ADC_CHSELR ) </loc>
//      <o.16..16> AN16
//        <0=> 0: NotSelected = ANx is not selected for conversion
//        <1=> 1: Selected = ANx is selected for conversion
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: ADC_CHSELR_AN15  ----------------------------------
// SVD Line: 18792

//  <item> SFDITEM_FIELD__ADC_CHSELR_AN15
//    <name> AN15 </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40003018) \nAN15 Channel Selection\n0 : NotSelected = ANx is not selected for conversion\n1 : Selected = ANx is selected for conversion </i>
//    <combo> 
//      <loc> ( (unsigned int) ADC_CHSELR ) </loc>
//      <o.15..15> AN15
//        <0=> 0: NotSelected = ANx is not selected for conversion
//        <1=> 1: Selected = ANx is selected for conversion
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: ADC_CHSELR_AN14  ----------------------------------
// SVD Line: 18810

//  <item> SFDITEM_FIELD__ADC_CHSELR_AN14
//    <name> AN14 </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40003018) \nAN14 Channel Selection\n0 : NotSelected = ANx is not selected for conversion\n1 : Selected = ANx is selected for conversion </i>
//    <combo> 
//      <loc> ( (unsigned int) ADC_CHSELR ) </loc>
//      <o.14..14> AN14
//        <0=> 0: NotSelected = ANx is not selected for conversion
//        <1=> 1: Selected = ANx is selected for conversion
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: ADC_CHSELR_AN13  ----------------------------------
// SVD Line: 18828

//  <item> SFDITEM_FIELD__ADC_CHSELR_AN13
//    <name> AN13 </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40003018) \nAN13 Channel Selection\n0 : NotSelected = ANx is not selected for conversion\n1 : Selected = ANx is selected for conversion </i>
//    <combo> 
//      <loc> ( (unsigned int) ADC_CHSELR ) </loc>
//      <o.13..13> AN13
//        <0=> 0: NotSelected = ANx is not selected for conversion
//        <1=> 1: Selected = ANx is selected for conversion
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: ADC_CHSELR_AN12  ----------------------------------
// SVD Line: 18846

//  <item> SFDITEM_FIELD__ADC_CHSELR_AN12
//    <name> AN12 </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40003018) \nAN12 Channel Selection\n0 : NotSelected = ANx is not selected for conversion\n1 : Selected = ANx is selected for conversion </i>
//    <combo> 
//      <loc> ( (unsigned int) ADC_CHSELR ) </loc>
//      <o.12..12> AN12
//        <0=> 0: NotSelected = ANx is not selected for conversion
//        <1=> 1: Selected = ANx is selected for conversion
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: ADC_CHSELR_AN11  ----------------------------------
// SVD Line: 18864

//  <item> SFDITEM_FIELD__ADC_CHSELR_AN11
//    <name> AN11 </name>
//    <rw> 
//    <i> [Bit 11] RW (@ 0x40003018) \nAN11 Channel Selection\n0 : NotSelected = ANx is not selected for conversion\n1 : Selected = ANx is selected for conversion </i>
//    <combo> 
//      <loc> ( (unsigned int) ADC_CHSELR ) </loc>
//      <o.11..11> AN11
//        <0=> 0: NotSelected = ANx is not selected for conversion
//        <1=> 1: Selected = ANx is selected for conversion
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: ADC_CHSELR_AN10  ----------------------------------
// SVD Line: 18882

//  <item> SFDITEM_FIELD__ADC_CHSELR_AN10
//    <name> AN10 </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40003018) \nAN1 Channel Selection\n0 : NotSelected = ANx is not selected for conversion\n1 : Selected = ANx is selected for conversion </i>
//    <combo> 
//      <loc> ( (unsigned int) ADC_CHSELR ) </loc>
//      <o.10..10> AN10
//        <0=> 0: NotSelected = ANx is not selected for conversion
//        <1=> 1: Selected = ANx is selected for conversion
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: ADC_CHSELR_AN9  -----------------------------------
// SVD Line: 18900

//  <item> SFDITEM_FIELD__ADC_CHSELR_AN9
//    <name> AN9 </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40003018) \nAN9 Channel Selection\n0 : NotSelected = ANx is not selected for conversion\n1 : Selected = ANx is selected for conversion </i>
//    <combo> 
//      <loc> ( (unsigned int) ADC_CHSELR ) </loc>
//      <o.9..9> AN9
//        <0=> 0: NotSelected = ANx is not selected for conversion
//        <1=> 1: Selected = ANx is selected for conversion
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: ADC_CHSELR_AN8  -----------------------------------
// SVD Line: 18918

//  <item> SFDITEM_FIELD__ADC_CHSELR_AN8
//    <name> AN8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40003018) \nAN8 Channel Selection\n0 : NotSelected = ANx is not selected for conversion\n1 : Selected = ANx is selected for conversion </i>
//    <combo> 
//      <loc> ( (unsigned int) ADC_CHSELR ) </loc>
//      <o.8..8> AN8
//        <0=> 0: NotSelected = ANx is not selected for conversion
//        <1=> 1: Selected = ANx is selected for conversion
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: ADC_CHSELR_AN7  -----------------------------------
// SVD Line: 18936

//  <item> SFDITEM_FIELD__ADC_CHSELR_AN7
//    <name> AN7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003018) \nAN7 Channel Selection\n0 : NotSelected = ANx is not selected for conversion\n1 : Selected = ANx is selected for conversion </i>
//    <combo> 
//      <loc> ( (unsigned int) ADC_CHSELR ) </loc>
//      <o.7..7> AN7
//        <0=> 0: NotSelected = ANx is not selected for conversion
//        <1=> 1: Selected = ANx is selected for conversion
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: ADC_CHSELR_AN6  -----------------------------------
// SVD Line: 18954

//  <item> SFDITEM_FIELD__ADC_CHSELR_AN6
//    <name> AN6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40003018) \nAN6 Channel Selection\n0 : NotSelected = ANx is not selected for conversion\n1 : Selected = ANx is selected for conversion </i>
//    <combo> 
//      <loc> ( (unsigned int) ADC_CHSELR ) </loc>
//      <o.6..6> AN6
//        <0=> 0: NotSelected = ANx is not selected for conversion
//        <1=> 1: Selected = ANx is selected for conversion
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: ADC_CHSELR_AN5  -----------------------------------
// SVD Line: 18972

//  <item> SFDITEM_FIELD__ADC_CHSELR_AN5
//    <name> AN5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40003018) \nAN5 Channel Selection\n0 : NotSelected = ANx is not selected for conversion\n1 : Selected = ANx is selected for conversion </i>
//    <combo> 
//      <loc> ( (unsigned int) ADC_CHSELR ) </loc>
//      <o.5..5> AN5
//        <0=> 0: NotSelected = ANx is not selected for conversion
//        <1=> 1: Selected = ANx is selected for conversion
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: ADC_CHSELR_AN4  -----------------------------------
// SVD Line: 18990

//  <item> SFDITEM_FIELD__ADC_CHSELR_AN4
//    <name> AN4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003018) \nAN4 Channel Selection\n0 : NotSelected = ANx is not selected for conversion\n1 : Selected = ANx is selected for conversion </i>
//    <combo> 
//      <loc> ( (unsigned int) ADC_CHSELR ) </loc>
//      <o.4..4> AN4
//        <0=> 0: NotSelected = ANx is not selected for conversion
//        <1=> 1: Selected = ANx is selected for conversion
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: ADC_CHSELR_AN3  -----------------------------------
// SVD Line: 19008

//  <item> SFDITEM_FIELD__ADC_CHSELR_AN3
//    <name> AN3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003018) \nAN3 Channel Selection\n0 : NotSelected = ANx is not selected for conversion\n1 : Selected = ANx is selected for conversion </i>
//    <combo> 
//      <loc> ( (unsigned int) ADC_CHSELR ) </loc>
//      <o.3..3> AN3
//        <0=> 0: NotSelected = ANx is not selected for conversion
//        <1=> 1: Selected = ANx is selected for conversion
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: ADC_CHSELR_AN2  -----------------------------------
// SVD Line: 19026

//  <item> SFDITEM_FIELD__ADC_CHSELR_AN2
//    <name> AN2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003018) \nAN2 Channel Selection\n0 : NotSelected = ANx is not selected for conversion\n1 : Selected = ANx is selected for conversion </i>
//    <combo> 
//      <loc> ( (unsigned int) ADC_CHSELR ) </loc>
//      <o.2..2> AN2
//        <0=> 0: NotSelected = ANx is not selected for conversion
//        <1=> 1: Selected = ANx is selected for conversion
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: ADC_CHSELR_AN1  -----------------------------------
// SVD Line: 19044

//  <item> SFDITEM_FIELD__ADC_CHSELR_AN1
//    <name> AN1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40003018) \nAN1 Channel Selection\n0 : NotSelected = ANx is not selected for conversion\n1 : Selected = ANx is selected for conversion </i>
//    <combo> 
//      <loc> ( (unsigned int) ADC_CHSELR ) </loc>
//      <o.1..1> AN1
//        <0=> 0: NotSelected = ANx is not selected for conversion
//        <1=> 1: Selected = ANx is selected for conversion
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: ADC_CHSELR_AN0  -----------------------------------
// SVD Line: 19062

//  <item> SFDITEM_FIELD__ADC_CHSELR_AN0
//    <name> AN0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003018) \nAN0 Channel Selection\n0 : NotSelected = ANx is not selected for conversion\n1 : Selected = ANx is selected for conversion </i>
//    <combo> 
//      <loc> ( (unsigned int) ADC_CHSELR ) </loc>
//      <o.0..0> AN0
//        <0=> 0: NotSelected = ANx is not selected for conversion
//        <1=> 1: Selected = ANx is selected for conversion
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: ADC_CHSELR  -----------------------------------
// SVD Line: 18729

//  <rtree> SFDITEM_REG__ADC_CHSELR
//    <name> CHSELR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003018) A/D Converter Channel Selection Register </i>
//    <loc> ( (unsigned int)((ADC_CHSELR >> 0) & 0xFFFFFFFF), ((ADC_CHSELR = (ADC_CHSELR & ~(0xDFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xDFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__ADC_CHSELR_AN19 </item>
//    <item> SFDITEM_FIELD__ADC_CHSELR_AN18 </item>
//    <item> SFDITEM_FIELD__ADC_CHSELR_AN16 </item>
//    <item> SFDITEM_FIELD__ADC_CHSELR_AN15 </item>
//    <item> SFDITEM_FIELD__ADC_CHSELR_AN14 </item>
//    <item> SFDITEM_FIELD__ADC_CHSELR_AN13 </item>
//    <item> SFDITEM_FIELD__ADC_CHSELR_AN12 </item>
//    <item> SFDITEM_FIELD__ADC_CHSELR_AN11 </item>
//    <item> SFDITEM_FIELD__ADC_CHSELR_AN10 </item>
//    <item> SFDITEM_FIELD__ADC_CHSELR_AN9 </item>
//    <item> SFDITEM_FIELD__ADC_CHSELR_AN8 </item>
//    <item> SFDITEM_FIELD__ADC_CHSELR_AN7 </item>
//    <item> SFDITEM_FIELD__ADC_CHSELR_AN6 </item>
//    <item> SFDITEM_FIELD__ADC_CHSELR_AN5 </item>
//    <item> SFDITEM_FIELD__ADC_CHSELR_AN4 </item>
//    <item> SFDITEM_FIELD__ADC_CHSELR_AN3 </item>
//    <item> SFDITEM_FIELD__ADC_CHSELR_AN2 </item>
//    <item> SFDITEM_FIELD__ADC_CHSELR_AN1 </item>
//    <item> SFDITEM_FIELD__ADC_CHSELR_AN0 </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: ADC  --------------------------------------
// SVD Line: 18256

//  <view> ADC
//    <name> ADC </name>
//    <item> SFDITEM_REG__ADC_CR </item>
//    <item> SFDITEM_REG__ADC_OVSCR </item>
//    <item> SFDITEM_REG__ADC_IESR </item>
//    <item> SFDITEM_REG__ADC_DR </item>
//    <item> SFDITEM_REG__ADC_PREDR </item>
//    <item> SFDITEM_REG__ADC_SAMR </item>
//    <item> SFDITEM_REG__ADC_CHSELR </item>
//  </view>
//  


// -----------------------------  Register Item Address: CMPn_CR  ---------------------------------
// SVD Line: 19103

unsigned int CMPn_CR __AT (0x53000000);



// -------------------------------  Field Item: CMPn_CR_CMPnEN  -----------------------------------
// SVD Line: 19112

//  <item> SFDITEM_FIELD__CMPn_CR_CMPnEN
//    <name> CMPnEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x53000000) \nComparator n Enable\n0 : Disable = Disable comparator n operation.\n1 : Enable = Enable comparator n operation. </i>
//    <combo> 
//      <loc> ( (unsigned int) CMPn_CR ) </loc>
//      <o.15..15> CMPnEN
//        <0=> 0: Disable = Disable comparator n operation.
//        <1=> 1: Enable = Enable comparator n operation.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: CMPn_CR_CMPnNEG  ----------------------------------
// SVD Line: 19130

//  <item> SFDITEM_FIELD__CMPn_CR_CMPnNEG
//    <name> CMPnNEG </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x53000000) \nComparator n Negative Input Selection\n0 : CPnN0 = Select external CPnN0 pin.\n1 : CPnN1 = Select external CPnN1 pin.\n2 : CPnN2 = Select external CPnN2 pin.\n3 : CPnN3 = Select external CPnN3 pin. (Reserved on comparator 0)\n4 : Reserved - do not use\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : IntRef = Select internal reference. </i>
//    <combo> 
//      <loc> ( (unsigned int) CMPn_CR ) </loc>
//      <o.14..12> CMPnNEG
//        <0=> 0: CPnN0 = Select external CPnN0 pin.
//        <1=> 1: CPnN1 = Select external CPnN1 pin.
//        <2=> 2: CPnN2 = Select external CPnN2 pin.
//        <3=> 3: CPnN3 = Select external CPnN3 pin. (Reserved on comparator 0)
//        <4=> 4: 
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: IntRef = Select internal reference.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: CMPn_CR_CMPnPOS  ----------------------------------
// SVD Line: 19163

//  <item> SFDITEM_FIELD__CMPn_CR_CMPnPOS
//    <name> CMPnPOS </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x53000000) \nComparator n Positive Input Selection\n0 : CPnP0 = Select external CPnP0 pin.\n1 : CPnP1 = Select external CPnP1 pin. (CP1POS signal on comparator 0)\n2 : CPnP2 = Select external CPnP2 pin. (Reserved on comparator 0)\n3 : CPnP3 = Select external CPnP3 pin. (Reserved on comparator 0)\n4 : CPnP4 = Select external CPnP4 pin. (Reserved on comparator 0)\n5 : CPnP5 = Select external CPnP5 pin. (Reserved on comparator 0)\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) CMPn_CR ) </loc>
//      <o.11..9> CMPnPOS
//        <0=> 0: CPnP0 = Select external CPnP0 pin.
//        <1=> 1: CPnP1 = Select external CPnP1 pin. (CP1POS signal on comparator 0)
//        <2=> 2: CPnP2 = Select external CPnP2 pin. (Reserved on comparator 0)
//        <3=> 3: CPnP3 = Select external CPnP3 pin. (Reserved on comparator 0)
//        <4=> 4: CPnP4 = Select external CPnP4 pin. (Reserved on comparator 0)
//        <5=> 5: CPnP5 = Select external CPnP5 pin. (Reserved on comparator 0)
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: CMPn_CR_HYSnEN  -----------------------------------
// SVD Line: 19201

//  <item> SFDITEM_FIELD__CMPn_CR_HYSnEN
//    <name> HYSnEN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x53000000) \nComparator n Hysteresis Enable\n0 : Disable = Disable hysteresis function.\n1 : Enable = Enable hysteresis function. </i>
//    <combo> 
//      <loc> ( (unsigned int) CMPn_CR ) </loc>
//      <o.8..8> HYSnEN
//        <0=> 0: Disable = Disable hysteresis function.
//        <1=> 1: Enable = Enable hysteresis function.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: CMPn_CR_CMPnSPD  ----------------------------------
// SVD Line: 19219

//  <item> SFDITEM_FIELD__CMPn_CR_CMPnSPD
//    <name> CMPnSPD </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x53000000) \nComparator n Speed Selection\n0 : Slow = Slow speed\n1 : Fast = Fast speed </i>
//    <combo> 
//      <loc> ( (unsigned int) CMPn_CR ) </loc>
//      <o.6..6> CMPnSPD
//        <0=> 0: Slow = Slow speed
//        <1=> 1: Fast = Fast speed
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: CMPn_CR_CMPnPOL  ----------------------------------
// SVD Line: 19237

//  <item> SFDITEM_FIELD__CMPn_CR_CMPnPOL
//    <name> CMPnPOL </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x53000000) \nComparator n Interrupt Polarity Selection\n0 : NoInterrupt = No interrupt at any edge\n1 : FallingEdge = Interrupt on falling edge\n2 : RisingEdge = Interrupt on rising edge\n3 : BothEdge = Interrupt on both of falling and rising edge </i>
//    <combo> 
//      <loc> ( (unsigned int) CMPn_CR ) </loc>
//      <o.5..4> CMPnPOL
//        <0=> 0: NoInterrupt = No interrupt at any edge
//        <1=> 1: FallingEdge = Interrupt on falling edge
//        <2=> 2: RisingEdge = Interrupt on rising edge
//        <3=> 3: BothEdge = Interrupt on both of falling and rising edge
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: CMPn_CR_NFCKn  -----------------------------------
// SVD Line: 19265

//  <item> SFDITEM_FIELD__CMPn_CR_NFCKn
//    <name> NFCKn </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x53000000) \nComparator n Noise Filter Sampling Clock Selection\n0 : PCLK1 = PCLK/1\n1 : PCLK2 = PCLK/2\n2 : PCLK4 = PCLK/4\n3 : PCLK8 = PCLK/8\n4 : PCLK16 = PCLK/16\n5 : PCLK32 = PCLK/32\n6 : PCLK64 = PCLK/64\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) CMPn_CR ) </loc>
//      <o.2..0> NFCKn
//        <0=> 0: PCLK1 = PCLK/1
//        <1=> 1: PCLK2 = PCLK/2
//        <2=> 2: PCLK4 = PCLK/4
//        <3=> 3: PCLK8 = PCLK/8
//        <4=> 4: PCLK16 = PCLK/16
//        <5=> 5: PCLK32 = PCLK/32
//        <6=> 6: PCLK64 = PCLK/64
//        <7=> 7: 
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: CMPn_CR  ------------------------------------
// SVD Line: 19103

//  <rtree> SFDITEM_REG__CMPn_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x53000000) Comparator n Control Register </i>
//    <loc> ( (unsigned int)((CMPn_CR >> 0) & 0xFFFFFFFF), ((CMPn_CR = (CMPn_CR & ~(0xFF77UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF77) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CMPn_CR_CMPnEN </item>
//    <item> SFDITEM_FIELD__CMPn_CR_CMPnNEG </item>
//    <item> SFDITEM_FIELD__CMPn_CR_CMPnPOS </item>
//    <item> SFDITEM_FIELD__CMPn_CR_HYSnEN </item>
//    <item> SFDITEM_FIELD__CMPn_CR_CMPnSPD </item>
//    <item> SFDITEM_FIELD__CMPn_CR_CMPnPOL </item>
//    <item> SFDITEM_FIELD__CMPn_CR_NFCKn </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: CMPn_SR  ---------------------------------
// SVD Line: 19310

unsigned int CMPn_SR __AT (0x53000004);



// ------------------------------  Field Item: CMPn_SR_CMPnIFLAG  ---------------------------------
// SVD Line: 19319

//  <item> SFDITEM_FIELD__CMPn_SR_CMPnIFLAG
//    <name> CMPnIFLAG </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x53000004) \nComparator n Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. This bit is cleared to '0' when write '1'. </i>
//    <combo> 
//      <loc> ( (unsigned int) CMPn_SR ) </loc>
//      <o.4..4> CMPnIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred. This bit is cleared to '0' when write '1'.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: CMPn_SR_CMPnST  -----------------------------------
// SVD Line: 19337

//  <item> SFDITEM_FIELD__CMPn_SR_CMPnST
//    <name> CMPnST </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x53000004) \nComparator n Output Status\n0 : Low = Comparator n output is low.\n1 : High = Comparator n output is high. </i>
//    <combo> 
//      <loc> ( (unsigned int) CMPn_SR ) </loc>
//      <o.0..0> CMPnST
//        <0=> 0: Low = Comparator n output is low.
//        <1=> 1: High = Comparator n output is high.
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: CMPn_SR  ------------------------------------
// SVD Line: 19310

//  <rtree> SFDITEM_REG__CMPn_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x53000004) Comparator n Status Register </i>
//    <loc> ( (unsigned int)((CMPn_SR >> 0) & 0xFFFFFFFF), ((CMPn_SR = (CMPn_SR & ~(0x10UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x10) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CMPn_SR_CMPnIFLAG </item>
//    <item> SFDITEM_FIELD__CMPn_SR_CMPnST </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: CMPn_RCR  --------------------------------
// SVD Line: 19357

unsigned int CMPn_RCR __AT (0x53000008);



// -------------------------------  Field Item: CMPn_RCR_REFnEN  ----------------------------------
// SVD Line: 19366

//  <item> SFDITEM_FIELD__CMPn_RCR_REFnEN
//    <name> REFnEN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x53000008) \nComparator n Internal Reference Enable\n0 : Disable = Disable internal reference.\n1 : Enable = Enable internal reference. </i>
//    <combo> 
//      <loc> ( (unsigned int) CMPn_RCR ) </loc>
//      <o.7..7> REFnEN
//        <0=> 0: Disable = Disable internal reference.
//        <1=> 1: Enable = Enable internal reference.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: CMPn_RCR_CMPnREF  ----------------------------------
// SVD Line: 19384

//  <item> SFDITEM_FIELD__CMPn_RCR_CMPnREF
//    <name> CMPnREF </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x53000008) \nComparator n Reference Voltage Level Selection\n0 : 2over11VDD = Select reference voltage level 0. NOTE) Reference voltage = (2+k)xVDD/11, k: 0 to 7\n1 : 3over11VDD = Select reference voltage level 1. NOTE) Reference voltage = (2+k)xVDD/11, k: 0 to 7\n2 : 4over11VDD = Select reference voltage level 2. NOTE) Reference voltage = (2+k)xVDD/11, k: 0 to 7\n3 : 5over11VDD = Select reference voltage level 3. NOTE) Reference voltage = (2+k)xVDD/11, k: 0 to 7\n4 : 6over11VDD = Select reference voltage level 4. NOTE) Reference voltage = (2+k)xVDD/11, k: 0 to 7\n5 : 7over11VDD = Select reference voltage level 5. NOTE) Reference voltage = (2+k)xVDD/11, k: 0 to 7\n6 : 8over11VDD = Select reference voltage level 6. NOTE) Reference voltage = (2+k)xVDD/11, k: 0 to 7\n7 : 9over11VDD = Select reference voltage level 7. NOTE) Reference voltage = (2+k)xVDD/11, k: 0 to 7 </i>
//    <combo> 
//      <loc> ( (unsigned int) CMPn_RCR ) </loc>
//      <o.2..0> CMPnREF
//        <0=> 0: 2over11VDD = Select reference voltage level 0. NOTE) Reference voltage = (2+k)xVDD/11, k: 0 to 7
//        <1=> 1: 3over11VDD = Select reference voltage level 1. NOTE) Reference voltage = (2+k)xVDD/11, k: 0 to 7
//        <2=> 2: 4over11VDD = Select reference voltage level 2. NOTE) Reference voltage = (2+k)xVDD/11, k: 0 to 7
//        <3=> 3: 5over11VDD = Select reference voltage level 3. NOTE) Reference voltage = (2+k)xVDD/11, k: 0 to 7
//        <4=> 4: 6over11VDD = Select reference voltage level 4. NOTE) Reference voltage = (2+k)xVDD/11, k: 0 to 7
//        <5=> 5: 7over11VDD = Select reference voltage level 5. NOTE) Reference voltage = (2+k)xVDD/11, k: 0 to 7
//        <6=> 6: 8over11VDD = Select reference voltage level 6. NOTE) Reference voltage = (2+k)xVDD/11, k: 0 to 7
//        <7=> 7: 9over11VDD = Select reference voltage level 7. NOTE) Reference voltage = (2+k)xVDD/11, k: 0 to 7
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: CMPn_RCR  ------------------------------------
// SVD Line: 19357

//  <rtree> SFDITEM_REG__CMPn_RCR
//    <name> RCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x53000008) Comparator n Reference Control Register </i>
//    <loc> ( (unsigned int)((CMPn_RCR >> 0) & 0xFFFFFFFF), ((CMPn_RCR = (CMPn_RCR & ~(0x87UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x87) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CMPn_RCR_REFnEN </item>
//    <item> SFDITEM_FIELD__CMPn_RCR_CMPnREF </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: CMPn  -------------------------------------
// SVD Line: 19084

//  <view> CMPn
//    <name> CMPn </name>
//    <item> SFDITEM_REG__CMPn_CR </item>
//    <item> SFDITEM_REG__CMPn_SR </item>
//    <item> SFDITEM_REG__CMPn_RCR </item>
//  </view>
//  


// -----------------------------  Register Item Address: CMP0_CR  ---------------------------------
// SVD Line: 19103

unsigned int CMP0_CR __AT (0x40005600);



// -------------------------------  Field Item: CMP0_CR_CMPnEN  -----------------------------------
// SVD Line: 19112

//  <item> SFDITEM_FIELD__CMP0_CR_CMPnEN
//    <name> CMPnEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005600) \nComparator n Enable\n0 : Disable = Disable comparator n operation.\n1 : Enable = Enable comparator n operation. </i>
//    <combo> 
//      <loc> ( (unsigned int) CMP0_CR ) </loc>
//      <o.15..15> CMPnEN
//        <0=> 0: Disable = Disable comparator n operation.
//        <1=> 1: Enable = Enable comparator n operation.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: CMP0_CR_CMPnNEG  ----------------------------------
// SVD Line: 19130

//  <item> SFDITEM_FIELD__CMP0_CR_CMPnNEG
//    <name> CMPnNEG </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40005600) \nComparator n Negative Input Selection\n0 : CPnN0 = Select external CPnN0 pin.\n1 : CPnN1 = Select external CPnN1 pin.\n2 : CPnN2 = Select external CPnN2 pin.\n3 : CPnN3 = Select external CPnN3 pin. (Reserved on comparator 0)\n4 : Reserved - do not use\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : IntRef = Select internal reference. </i>
//    <combo> 
//      <loc> ( (unsigned int) CMP0_CR ) </loc>
//      <o.14..12> CMPnNEG
//        <0=> 0: CPnN0 = Select external CPnN0 pin.
//        <1=> 1: CPnN1 = Select external CPnN1 pin.
//        <2=> 2: CPnN2 = Select external CPnN2 pin.
//        <3=> 3: CPnN3 = Select external CPnN3 pin. (Reserved on comparator 0)
//        <4=> 4: 
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: IntRef = Select internal reference.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: CMP0_CR_CMPnPOS  ----------------------------------
// SVD Line: 19163

//  <item> SFDITEM_FIELD__CMP0_CR_CMPnPOS
//    <name> CMPnPOS </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x40005600) \nComparator n Positive Input Selection\n0 : CPnP0 = Select external CPnP0 pin.\n1 : CPnP1 = Select external CPnP1 pin. (CP1POS signal on comparator 0)\n2 : CPnP2 = Select external CPnP2 pin. (Reserved on comparator 0)\n3 : CPnP3 = Select external CPnP3 pin. (Reserved on comparator 0)\n4 : CPnP4 = Select external CPnP4 pin. (Reserved on comparator 0)\n5 : CPnP5 = Select external CPnP5 pin. (Reserved on comparator 0)\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) CMP0_CR ) </loc>
//      <o.11..9> CMPnPOS
//        <0=> 0: CPnP0 = Select external CPnP0 pin.
//        <1=> 1: CPnP1 = Select external CPnP1 pin. (CP1POS signal on comparator 0)
//        <2=> 2: CPnP2 = Select external CPnP2 pin. (Reserved on comparator 0)
//        <3=> 3: CPnP3 = Select external CPnP3 pin. (Reserved on comparator 0)
//        <4=> 4: CPnP4 = Select external CPnP4 pin. (Reserved on comparator 0)
//        <5=> 5: CPnP5 = Select external CPnP5 pin. (Reserved on comparator 0)
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: CMP0_CR_HYSnEN  -----------------------------------
// SVD Line: 19201

//  <item> SFDITEM_FIELD__CMP0_CR_HYSnEN
//    <name> HYSnEN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40005600) \nComparator n Hysteresis Enable\n0 : Disable = Disable hysteresis function.\n1 : Enable = Enable hysteresis function. </i>
//    <combo> 
//      <loc> ( (unsigned int) CMP0_CR ) </loc>
//      <o.8..8> HYSnEN
//        <0=> 0: Disable = Disable hysteresis function.
//        <1=> 1: Enable = Enable hysteresis function.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: CMP0_CR_CMPnSPD  ----------------------------------
// SVD Line: 19219

//  <item> SFDITEM_FIELD__CMP0_CR_CMPnSPD
//    <name> CMPnSPD </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40005600) \nComparator n Speed Selection\n0 : Slow = Slow speed\n1 : Fast = Fast speed </i>
//    <combo> 
//      <loc> ( (unsigned int) CMP0_CR ) </loc>
//      <o.6..6> CMPnSPD
//        <0=> 0: Slow = Slow speed
//        <1=> 1: Fast = Fast speed
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: CMP0_CR_CMPnPOL  ----------------------------------
// SVD Line: 19237

//  <item> SFDITEM_FIELD__CMP0_CR_CMPnPOL
//    <name> CMPnPOL </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40005600) \nComparator n Interrupt Polarity Selection\n0 : NoInterrupt = No interrupt at any edge\n1 : FallingEdge = Interrupt on falling edge\n2 : RisingEdge = Interrupt on rising edge\n3 : BothEdge = Interrupt on both of falling and rising edge </i>
//    <combo> 
//      <loc> ( (unsigned int) CMP0_CR ) </loc>
//      <o.5..4> CMPnPOL
//        <0=> 0: NoInterrupt = No interrupt at any edge
//        <1=> 1: FallingEdge = Interrupt on falling edge
//        <2=> 2: RisingEdge = Interrupt on rising edge
//        <3=> 3: BothEdge = Interrupt on both of falling and rising edge
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: CMP0_CR_NFCKn  -----------------------------------
// SVD Line: 19265

//  <item> SFDITEM_FIELD__CMP0_CR_NFCKn
//    <name> NFCKn </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40005600) \nComparator n Noise Filter Sampling Clock Selection\n0 : PCLK1 = PCLK/1\n1 : PCLK2 = PCLK/2\n2 : PCLK4 = PCLK/4\n3 : PCLK8 = PCLK/8\n4 : PCLK16 = PCLK/16\n5 : PCLK32 = PCLK/32\n6 : PCLK64 = PCLK/64\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) CMP0_CR ) </loc>
//      <o.2..0> NFCKn
//        <0=> 0: PCLK1 = PCLK/1
//        <1=> 1: PCLK2 = PCLK/2
//        <2=> 2: PCLK4 = PCLK/4
//        <3=> 3: PCLK8 = PCLK/8
//        <4=> 4: PCLK16 = PCLK/16
//        <5=> 5: PCLK32 = PCLK/32
//        <6=> 6: PCLK64 = PCLK/64
//        <7=> 7: 
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: CMP0_CR  ------------------------------------
// SVD Line: 19103

//  <rtree> SFDITEM_REG__CMP0_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005600) Comparator n Control Register </i>
//    <loc> ( (unsigned int)((CMP0_CR >> 0) & 0xFFFFFFFF), ((CMP0_CR = (CMP0_CR & ~(0xFF77UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF77) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CMP0_CR_CMPnEN </item>
//    <item> SFDITEM_FIELD__CMP0_CR_CMPnNEG </item>
//    <item> SFDITEM_FIELD__CMP0_CR_CMPnPOS </item>
//    <item> SFDITEM_FIELD__CMP0_CR_HYSnEN </item>
//    <item> SFDITEM_FIELD__CMP0_CR_CMPnSPD </item>
//    <item> SFDITEM_FIELD__CMP0_CR_CMPnPOL </item>
//    <item> SFDITEM_FIELD__CMP0_CR_NFCKn </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: CMP0_SR  ---------------------------------
// SVD Line: 19310

unsigned int CMP0_SR __AT (0x40005604);



// ------------------------------  Field Item: CMP0_SR_CMPnIFLAG  ---------------------------------
// SVD Line: 19319

//  <item> SFDITEM_FIELD__CMP0_SR_CMPnIFLAG
//    <name> CMPnIFLAG </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40005604) \nComparator n Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. This bit is cleared to '0' when write '1'. </i>
//    <combo> 
//      <loc> ( (unsigned int) CMP0_SR ) </loc>
//      <o.4..4> CMPnIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred. This bit is cleared to '0' when write '1'.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: CMP0_SR_CMPnST  -----------------------------------
// SVD Line: 19337

//  <item> SFDITEM_FIELD__CMP0_SR_CMPnST
//    <name> CMPnST </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40005604) \nComparator n Output Status\n0 : Low = Comparator n output is low.\n1 : High = Comparator n output is high. </i>
//    <combo> 
//      <loc> ( (unsigned int) CMP0_SR ) </loc>
//      <o.0..0> CMPnST
//        <0=> 0: Low = Comparator n output is low.
//        <1=> 1: High = Comparator n output is high.
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: CMP0_SR  ------------------------------------
// SVD Line: 19310

//  <rtree> SFDITEM_REG__CMP0_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005604) Comparator n Status Register </i>
//    <loc> ( (unsigned int)((CMP0_SR >> 0) & 0xFFFFFFFF), ((CMP0_SR = (CMP0_SR & ~(0x10UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x10) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CMP0_SR_CMPnIFLAG </item>
//    <item> SFDITEM_FIELD__CMP0_SR_CMPnST </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: CMP0_RCR  --------------------------------
// SVD Line: 19357

unsigned int CMP0_RCR __AT (0x40005608);



// -------------------------------  Field Item: CMP0_RCR_REFnEN  ----------------------------------
// SVD Line: 19366

//  <item> SFDITEM_FIELD__CMP0_RCR_REFnEN
//    <name> REFnEN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40005608) \nComparator n Internal Reference Enable\n0 : Disable = Disable internal reference.\n1 : Enable = Enable internal reference. </i>
//    <combo> 
//      <loc> ( (unsigned int) CMP0_RCR ) </loc>
//      <o.7..7> REFnEN
//        <0=> 0: Disable = Disable internal reference.
//        <1=> 1: Enable = Enable internal reference.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: CMP0_RCR_CMPnREF  ----------------------------------
// SVD Line: 19384

//  <item> SFDITEM_FIELD__CMP0_RCR_CMPnREF
//    <name> CMPnREF </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40005608) \nComparator n Reference Voltage Level Selection\n0 : 2over11VDD = Select reference voltage level 0. NOTE) Reference voltage = (2+k)xVDD/11, k: 0 to 7\n1 : 3over11VDD = Select reference voltage level 1. NOTE) Reference voltage = (2+k)xVDD/11, k: 0 to 7\n2 : 4over11VDD = Select reference voltage level 2. NOTE) Reference voltage = (2+k)xVDD/11, k: 0 to 7\n3 : 5over11VDD = Select reference voltage level 3. NOTE) Reference voltage = (2+k)xVDD/11, k: 0 to 7\n4 : 6over11VDD = Select reference voltage level 4. NOTE) Reference voltage = (2+k)xVDD/11, k: 0 to 7\n5 : 7over11VDD = Select reference voltage level 5. NOTE) Reference voltage = (2+k)xVDD/11, k: 0 to 7\n6 : 8over11VDD = Select reference voltage level 6. NOTE) Reference voltage = (2+k)xVDD/11, k: 0 to 7\n7 : 9over11VDD = Select reference voltage level 7. NOTE) Reference voltage = (2+k)xVDD/11, k: 0 to 7 </i>
//    <combo> 
//      <loc> ( (unsigned int) CMP0_RCR ) </loc>
//      <o.2..0> CMPnREF
//        <0=> 0: 2over11VDD = Select reference voltage level 0. NOTE) Reference voltage = (2+k)xVDD/11, k: 0 to 7
//        <1=> 1: 3over11VDD = Select reference voltage level 1. NOTE) Reference voltage = (2+k)xVDD/11, k: 0 to 7
//        <2=> 2: 4over11VDD = Select reference voltage level 2. NOTE) Reference voltage = (2+k)xVDD/11, k: 0 to 7
//        <3=> 3: 5over11VDD = Select reference voltage level 3. NOTE) Reference voltage = (2+k)xVDD/11, k: 0 to 7
//        <4=> 4: 6over11VDD = Select reference voltage level 4. NOTE) Reference voltage = (2+k)xVDD/11, k: 0 to 7
//        <5=> 5: 7over11VDD = Select reference voltage level 5. NOTE) Reference voltage = (2+k)xVDD/11, k: 0 to 7
//        <6=> 6: 8over11VDD = Select reference voltage level 6. NOTE) Reference voltage = (2+k)xVDD/11, k: 0 to 7
//        <7=> 7: 9over11VDD = Select reference voltage level 7. NOTE) Reference voltage = (2+k)xVDD/11, k: 0 to 7
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: CMP0_RCR  ------------------------------------
// SVD Line: 19357

//  <rtree> SFDITEM_REG__CMP0_RCR
//    <name> RCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005608) Comparator n Reference Control Register </i>
//    <loc> ( (unsigned int)((CMP0_RCR >> 0) & 0xFFFFFFFF), ((CMP0_RCR = (CMP0_RCR & ~(0x87UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x87) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CMP0_RCR_REFnEN </item>
//    <item> SFDITEM_FIELD__CMP0_RCR_CMPnREF </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: CMP0_CMP0_CR  ------------------------------
// SVD Line: 19450

unsigned int CMP0_CMP0_CR __AT (0x40005600);



// -----------------------------  Field Item: CMP0_CMP0_CR_CMPnEN  --------------------------------
// SVD Line: 19460

//  <item> SFDITEM_FIELD__CMP0_CMP0_CR_CMPnEN
//    <name> CMPnEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005600) \nComparator n Enable\n0 : Disable = Disable comparator n operation.\n1 : Enable = Enable comparator n operation. </i>
//    <combo> 
//      <loc> ( (unsigned int) CMP0_CMP0_CR ) </loc>
//      <o.15..15> CMPnEN
//        <0=> 0: Disable = Disable comparator n operation.
//        <1=> 1: Enable = Enable comparator n operation.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: CMP0_CMP0_CR_CMPnNEG  --------------------------------
// SVD Line: 19478

//  <item> SFDITEM_FIELD__CMP0_CMP0_CR_CMPnNEG
//    <name> CMPnNEG </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40005600) \nComparator n Negative Input Selection\n0 : CPnN0 = Select external CPnN0 pin.\n1 : CPnN1 = Select external CPnN1 pin.\n2 : CPnN2 = Select external CPnN2 pin.\n3 : Reserved - do not use\n4 : Reserved - do not use\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : IntRef = Select internal reference. </i>
//    <combo> 
//      <loc> ( (unsigned int) CMP0_CMP0_CR ) </loc>
//      <o.14..12> CMPnNEG
//        <0=> 0: CPnN0 = Select external CPnN0 pin.
//        <1=> 1: CPnN1 = Select external CPnN1 pin.
//        <2=> 2: CPnN2 = Select external CPnN2 pin.
//        <3=> 3: 
//        <4=> 4: 
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: IntRef = Select internal reference.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: CMP0_CMP0_CR_CMPnPOS  --------------------------------
// SVD Line: 19506

//  <item> SFDITEM_FIELD__CMP0_CMP0_CR_CMPnPOS
//    <name> CMPnPOS </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x40005600) \nComparator n Positive Input Selection\n0 : CPnP0 = Select external CPnP0 pin.\n1 : CPnP1 = Select external CPnP1 pin. (CP1POS signal on comparator 0)\n2 : Reserved - do not use\n3 : Reserved - do not use\n4 : Reserved - do not use\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) CMP0_CMP0_CR ) </loc>
//      <o.11..9> CMPnPOS
//        <0=> 0: CPnP0 = Select external CPnP0 pin.
//        <1=> 1: CPnP1 = Select external CPnP1 pin. (CP1POS signal on comparator 0)
//        <2=> 2: 
//        <3=> 3: 
//        <4=> 4: 
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: CMP0_CMP0_CR_HYSnEN  --------------------------------
// SVD Line: 19524

//  <item> SFDITEM_FIELD__CMP0_CMP0_CR_HYSnEN
//    <name> HYSnEN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40005600) \nComparator n Hysteresis Enable\n0 : Disable = Disable hysteresis function.\n1 : Enable = Enable hysteresis function. </i>
//    <combo> 
//      <loc> ( (unsigned int) CMP0_CMP0_CR ) </loc>
//      <o.8..8> HYSnEN
//        <0=> 0: Disable = Disable hysteresis function.
//        <1=> 1: Enable = Enable hysteresis function.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: CMP0_CMP0_CR_CMPnSPD  --------------------------------
// SVD Line: 19542

//  <item> SFDITEM_FIELD__CMP0_CMP0_CR_CMPnSPD
//    <name> CMPnSPD </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40005600) \nComparator n Speed Selection\n0 : Slow = Slow speed\n1 : Fast = Fast speed </i>
//    <combo> 
//      <loc> ( (unsigned int) CMP0_CMP0_CR ) </loc>
//      <o.6..6> CMPnSPD
//        <0=> 0: Slow = Slow speed
//        <1=> 1: Fast = Fast speed
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: CMP0_CMP0_CR_CMPnPOL  --------------------------------
// SVD Line: 19560

//  <item> SFDITEM_FIELD__CMP0_CMP0_CR_CMPnPOL
//    <name> CMPnPOL </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40005600) \nComparator n Interrupt Polarity Selection\n0 : NoInterrupt = No interrupt at any edge\n1 : FallingEdge = Interrupt on falling edge\n2 : RisingEdge = Interrupt on rising edge\n3 : BothEdge = Interrupt on both of falling and rising edge </i>
//    <combo> 
//      <loc> ( (unsigned int) CMP0_CMP0_CR ) </loc>
//      <o.5..4> CMPnPOL
//        <0=> 0: NoInterrupt = No interrupt at any edge
//        <1=> 1: FallingEdge = Interrupt on falling edge
//        <2=> 2: RisingEdge = Interrupt on rising edge
//        <3=> 3: BothEdge = Interrupt on both of falling and rising edge
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: CMP0_CMP0_CR_NFCKn  ---------------------------------
// SVD Line: 19588

//  <item> SFDITEM_FIELD__CMP0_CMP0_CR_NFCKn
//    <name> NFCKn </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40005600) \nComparator n Noise Filter Sampling Clock Selection\n0 : PCLK1 = PCLK/1\n1 : PCLK2 = PCLK/2\n2 : PCLK4 = PCLK/4\n3 : PCLK8 = PCLK/8\n4 : PCLK16 = PCLK/16\n5 : PCLK32 = PCLK/32\n6 : PCLK64 = PCLK/64\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) CMP0_CMP0_CR ) </loc>
//      <o.2..0> NFCKn
//        <0=> 0: PCLK1 = PCLK/1
//        <1=> 1: PCLK2 = PCLK/2
//        <2=> 2: PCLK4 = PCLK/4
//        <3=> 3: PCLK8 = PCLK/8
//        <4=> 4: PCLK16 = PCLK/16
//        <5=> 5: PCLK32 = PCLK/32
//        <6=> 6: PCLK64 = PCLK/64
//        <7=> 7: 
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: CMP0_CMP0_CR  ----------------------------------
// SVD Line: 19450

//  <rtree> SFDITEM_REG__CMP0_CMP0_CR
//    <name> CMP0_CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005600) Comparator 0 Control Register </i>
//    <loc> ( (unsigned int)((CMP0_CMP0_CR >> 0) & 0xFFFFFFFF), ((CMP0_CMP0_CR = (CMP0_CMP0_CR & ~(0xFF77UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF77) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CMP0_CMP0_CR_CMPnEN </item>
//    <item> SFDITEM_FIELD__CMP0_CMP0_CR_CMPnNEG </item>
//    <item> SFDITEM_FIELD__CMP0_CMP0_CR_CMPnPOS </item>
//    <item> SFDITEM_FIELD__CMP0_CMP0_CR_HYSnEN </item>
//    <item> SFDITEM_FIELD__CMP0_CMP0_CR_CMPnSPD </item>
//    <item> SFDITEM_FIELD__CMP0_CMP0_CR_CMPnPOL </item>
//    <item> SFDITEM_FIELD__CMP0_CMP0_CR_NFCKn </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: CMP0  -------------------------------------
// SVD Line: 19436

//  <view> CMP0
//    <name> CMP0 </name>
//    <item> SFDITEM_REG__CMP0_CR </item>
//    <item> SFDITEM_REG__CMP0_SR </item>
//    <item> SFDITEM_REG__CMP0_RCR </item>
//    <item> SFDITEM_REG__CMP0_CMP0_CR </item>
//  </view>
//  


// -----------------------------  Register Item Address: CMP1_CR  ---------------------------------
// SVD Line: 19103

unsigned int CMP1_CR __AT (0x40005680);



// -------------------------------  Field Item: CMP1_CR_CMPnEN  -----------------------------------
// SVD Line: 19112

//  <item> SFDITEM_FIELD__CMP1_CR_CMPnEN
//    <name> CMPnEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005680) \nComparator n Enable\n0 : Disable = Disable comparator n operation.\n1 : Enable = Enable comparator n operation. </i>
//    <combo> 
//      <loc> ( (unsigned int) CMP1_CR ) </loc>
//      <o.15..15> CMPnEN
//        <0=> 0: Disable = Disable comparator n operation.
//        <1=> 1: Enable = Enable comparator n operation.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: CMP1_CR_CMPnNEG  ----------------------------------
// SVD Line: 19130

//  <item> SFDITEM_FIELD__CMP1_CR_CMPnNEG
//    <name> CMPnNEG </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40005680) \nComparator n Negative Input Selection\n0 : CPnN0 = Select external CPnN0 pin.\n1 : CPnN1 = Select external CPnN1 pin.\n2 : CPnN2 = Select external CPnN2 pin.\n3 : CPnN3 = Select external CPnN3 pin. (Reserved on comparator 0)\n4 : Reserved - do not use\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : IntRef = Select internal reference. </i>
//    <combo> 
//      <loc> ( (unsigned int) CMP1_CR ) </loc>
//      <o.14..12> CMPnNEG
//        <0=> 0: CPnN0 = Select external CPnN0 pin.
//        <1=> 1: CPnN1 = Select external CPnN1 pin.
//        <2=> 2: CPnN2 = Select external CPnN2 pin.
//        <3=> 3: CPnN3 = Select external CPnN3 pin. (Reserved on comparator 0)
//        <4=> 4: 
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: IntRef = Select internal reference.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: CMP1_CR_CMPnPOS  ----------------------------------
// SVD Line: 19163

//  <item> SFDITEM_FIELD__CMP1_CR_CMPnPOS
//    <name> CMPnPOS </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x40005680) \nComparator n Positive Input Selection\n0 : CPnP0 = Select external CPnP0 pin.\n1 : CPnP1 = Select external CPnP1 pin. (CP1POS signal on comparator 0)\n2 : CPnP2 = Select external CPnP2 pin. (Reserved on comparator 0)\n3 : CPnP3 = Select external CPnP3 pin. (Reserved on comparator 0)\n4 : CPnP4 = Select external CPnP4 pin. (Reserved on comparator 0)\n5 : CPnP5 = Select external CPnP5 pin. (Reserved on comparator 0)\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) CMP1_CR ) </loc>
//      <o.11..9> CMPnPOS
//        <0=> 0: CPnP0 = Select external CPnP0 pin.
//        <1=> 1: CPnP1 = Select external CPnP1 pin. (CP1POS signal on comparator 0)
//        <2=> 2: CPnP2 = Select external CPnP2 pin. (Reserved on comparator 0)
//        <3=> 3: CPnP3 = Select external CPnP3 pin. (Reserved on comparator 0)
//        <4=> 4: CPnP4 = Select external CPnP4 pin. (Reserved on comparator 0)
//        <5=> 5: CPnP5 = Select external CPnP5 pin. (Reserved on comparator 0)
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: CMP1_CR_HYSnEN  -----------------------------------
// SVD Line: 19201

//  <item> SFDITEM_FIELD__CMP1_CR_HYSnEN
//    <name> HYSnEN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40005680) \nComparator n Hysteresis Enable\n0 : Disable = Disable hysteresis function.\n1 : Enable = Enable hysteresis function. </i>
//    <combo> 
//      <loc> ( (unsigned int) CMP1_CR ) </loc>
//      <o.8..8> HYSnEN
//        <0=> 0: Disable = Disable hysteresis function.
//        <1=> 1: Enable = Enable hysteresis function.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: CMP1_CR_CMPnSPD  ----------------------------------
// SVD Line: 19219

//  <item> SFDITEM_FIELD__CMP1_CR_CMPnSPD
//    <name> CMPnSPD </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40005680) \nComparator n Speed Selection\n0 : Slow = Slow speed\n1 : Fast = Fast speed </i>
//    <combo> 
//      <loc> ( (unsigned int) CMP1_CR ) </loc>
//      <o.6..6> CMPnSPD
//        <0=> 0: Slow = Slow speed
//        <1=> 1: Fast = Fast speed
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: CMP1_CR_CMPnPOL  ----------------------------------
// SVD Line: 19237

//  <item> SFDITEM_FIELD__CMP1_CR_CMPnPOL
//    <name> CMPnPOL </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40005680) \nComparator n Interrupt Polarity Selection\n0 : NoInterrupt = No interrupt at any edge\n1 : FallingEdge = Interrupt on falling edge\n2 : RisingEdge = Interrupt on rising edge\n3 : BothEdge = Interrupt on both of falling and rising edge </i>
//    <combo> 
//      <loc> ( (unsigned int) CMP1_CR ) </loc>
//      <o.5..4> CMPnPOL
//        <0=> 0: NoInterrupt = No interrupt at any edge
//        <1=> 1: FallingEdge = Interrupt on falling edge
//        <2=> 2: RisingEdge = Interrupt on rising edge
//        <3=> 3: BothEdge = Interrupt on both of falling and rising edge
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: CMP1_CR_NFCKn  -----------------------------------
// SVD Line: 19265

//  <item> SFDITEM_FIELD__CMP1_CR_NFCKn
//    <name> NFCKn </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40005680) \nComparator n Noise Filter Sampling Clock Selection\n0 : PCLK1 = PCLK/1\n1 : PCLK2 = PCLK/2\n2 : PCLK4 = PCLK/4\n3 : PCLK8 = PCLK/8\n4 : PCLK16 = PCLK/16\n5 : PCLK32 = PCLK/32\n6 : PCLK64 = PCLK/64\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) CMP1_CR ) </loc>
//      <o.2..0> NFCKn
//        <0=> 0: PCLK1 = PCLK/1
//        <1=> 1: PCLK2 = PCLK/2
//        <2=> 2: PCLK4 = PCLK/4
//        <3=> 3: PCLK8 = PCLK/8
//        <4=> 4: PCLK16 = PCLK/16
//        <5=> 5: PCLK32 = PCLK/32
//        <6=> 6: PCLK64 = PCLK/64
//        <7=> 7: 
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: CMP1_CR  ------------------------------------
// SVD Line: 19103

//  <rtree> SFDITEM_REG__CMP1_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005680) Comparator n Control Register </i>
//    <loc> ( (unsigned int)((CMP1_CR >> 0) & 0xFFFFFFFF), ((CMP1_CR = (CMP1_CR & ~(0xFF77UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF77) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CMP1_CR_CMPnEN </item>
//    <item> SFDITEM_FIELD__CMP1_CR_CMPnNEG </item>
//    <item> SFDITEM_FIELD__CMP1_CR_CMPnPOS </item>
//    <item> SFDITEM_FIELD__CMP1_CR_HYSnEN </item>
//    <item> SFDITEM_FIELD__CMP1_CR_CMPnSPD </item>
//    <item> SFDITEM_FIELD__CMP1_CR_CMPnPOL </item>
//    <item> SFDITEM_FIELD__CMP1_CR_NFCKn </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: CMP1_SR  ---------------------------------
// SVD Line: 19310

unsigned int CMP1_SR __AT (0x40005684);



// ------------------------------  Field Item: CMP1_SR_CMPnIFLAG  ---------------------------------
// SVD Line: 19319

//  <item> SFDITEM_FIELD__CMP1_SR_CMPnIFLAG
//    <name> CMPnIFLAG </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40005684) \nComparator n Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. This bit is cleared to '0' when write '1'. </i>
//    <combo> 
//      <loc> ( (unsigned int) CMP1_SR ) </loc>
//      <o.4..4> CMPnIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred. This bit is cleared to '0' when write '1'.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: CMP1_SR_CMPnST  -----------------------------------
// SVD Line: 19337

//  <item> SFDITEM_FIELD__CMP1_SR_CMPnST
//    <name> CMPnST </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40005684) \nComparator n Output Status\n0 : Low = Comparator n output is low.\n1 : High = Comparator n output is high. </i>
//    <combo> 
//      <loc> ( (unsigned int) CMP1_SR ) </loc>
//      <o.0..0> CMPnST
//        <0=> 0: Low = Comparator n output is low.
//        <1=> 1: High = Comparator n output is high.
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: CMP1_SR  ------------------------------------
// SVD Line: 19310

//  <rtree> SFDITEM_REG__CMP1_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005684) Comparator n Status Register </i>
//    <loc> ( (unsigned int)((CMP1_SR >> 0) & 0xFFFFFFFF), ((CMP1_SR = (CMP1_SR & ~(0x10UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x10) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CMP1_SR_CMPnIFLAG </item>
//    <item> SFDITEM_FIELD__CMP1_SR_CMPnST </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: CMP1_RCR  --------------------------------
// SVD Line: 19357

unsigned int CMP1_RCR __AT (0x40005688);



// -------------------------------  Field Item: CMP1_RCR_REFnEN  ----------------------------------
// SVD Line: 19366

//  <item> SFDITEM_FIELD__CMP1_RCR_REFnEN
//    <name> REFnEN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40005688) \nComparator n Internal Reference Enable\n0 : Disable = Disable internal reference.\n1 : Enable = Enable internal reference. </i>
//    <combo> 
//      <loc> ( (unsigned int) CMP1_RCR ) </loc>
//      <o.7..7> REFnEN
//        <0=> 0: Disable = Disable internal reference.
//        <1=> 1: Enable = Enable internal reference.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: CMP1_RCR_CMPnREF  ----------------------------------
// SVD Line: 19384

//  <item> SFDITEM_FIELD__CMP1_RCR_CMPnREF
//    <name> CMPnREF </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40005688) \nComparator n Reference Voltage Level Selection\n0 : 2over11VDD = Select reference voltage level 0. NOTE) Reference voltage = (2+k)xVDD/11, k: 0 to 7\n1 : 3over11VDD = Select reference voltage level 1. NOTE) Reference voltage = (2+k)xVDD/11, k: 0 to 7\n2 : 4over11VDD = Select reference voltage level 2. NOTE) Reference voltage = (2+k)xVDD/11, k: 0 to 7\n3 : 5over11VDD = Select reference voltage level 3. NOTE) Reference voltage = (2+k)xVDD/11, k: 0 to 7\n4 : 6over11VDD = Select reference voltage level 4. NOTE) Reference voltage = (2+k)xVDD/11, k: 0 to 7\n5 : 7over11VDD = Select reference voltage level 5. NOTE) Reference voltage = (2+k)xVDD/11, k: 0 to 7\n6 : 8over11VDD = Select reference voltage level 6. NOTE) Reference voltage = (2+k)xVDD/11, k: 0 to 7\n7 : 9over11VDD = Select reference voltage level 7. NOTE) Reference voltage = (2+k)xVDD/11, k: 0 to 7 </i>
//    <combo> 
//      <loc> ( (unsigned int) CMP1_RCR ) </loc>
//      <o.2..0> CMPnREF
//        <0=> 0: 2over11VDD = Select reference voltage level 0. NOTE) Reference voltage = (2+k)xVDD/11, k: 0 to 7
//        <1=> 1: 3over11VDD = Select reference voltage level 1. NOTE) Reference voltage = (2+k)xVDD/11, k: 0 to 7
//        <2=> 2: 4over11VDD = Select reference voltage level 2. NOTE) Reference voltage = (2+k)xVDD/11, k: 0 to 7
//        <3=> 3: 5over11VDD = Select reference voltage level 3. NOTE) Reference voltage = (2+k)xVDD/11, k: 0 to 7
//        <4=> 4: 6over11VDD = Select reference voltage level 4. NOTE) Reference voltage = (2+k)xVDD/11, k: 0 to 7
//        <5=> 5: 7over11VDD = Select reference voltage level 5. NOTE) Reference voltage = (2+k)xVDD/11, k: 0 to 7
//        <6=> 6: 8over11VDD = Select reference voltage level 6. NOTE) Reference voltage = (2+k)xVDD/11, k: 0 to 7
//        <7=> 7: 9over11VDD = Select reference voltage level 7. NOTE) Reference voltage = (2+k)xVDD/11, k: 0 to 7
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: CMP1_RCR  ------------------------------------
// SVD Line: 19357

//  <rtree> SFDITEM_REG__CMP1_RCR
//    <name> RCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005688) Comparator n Reference Control Register </i>
//    <loc> ( (unsigned int)((CMP1_RCR >> 0) & 0xFFFFFFFF), ((CMP1_RCR = (CMP1_RCR & ~(0x87UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x87) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CMP1_RCR_REFnEN </item>
//    <item> SFDITEM_FIELD__CMP1_RCR_CMPnREF </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: CMP1_CMP1_CR  ------------------------------
// SVD Line: 19649

unsigned int CMP1_CMP1_CR __AT (0x40005680);



// -----------------------------  Field Item: CMP1_CMP1_CR_CMPnEN  --------------------------------
// SVD Line: 19659

//  <item> SFDITEM_FIELD__CMP1_CMP1_CR_CMPnEN
//    <name> CMPnEN </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005680) \nComparator n Enable\n0 : Disable = Disable comparator n operation.\n1 : Enable = Enable comparator n operation. </i>
//    <combo> 
//      <loc> ( (unsigned int) CMP1_CMP1_CR ) </loc>
//      <o.15..15> CMPnEN
//        <0=> 0: Disable = Disable comparator n operation.
//        <1=> 1: Enable = Enable comparator n operation.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: CMP1_CMP1_CR_CMPnNEG  --------------------------------
// SVD Line: 19677

//  <item> SFDITEM_FIELD__CMP1_CMP1_CR_CMPnNEG
//    <name> CMPnNEG </name>
//    <rw> 
//    <i> [Bits 14..12] RW (@ 0x40005680) \nComparator n Negative Input Selection\n0 : CPnN0 = Select external CPnN0 pin.\n1 : CPnN1 = Select external CPnN1 pin.\n2 : CPnN2 = Select external CPnN2 pin.\n3 : CPnN3 = Select external CPnN3 pin.\n4 : Reserved - do not use\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : IntRef = Select internal reference. </i>
//    <combo> 
//      <loc> ( (unsigned int) CMP1_CMP1_CR ) </loc>
//      <o.14..12> CMPnNEG
//        <0=> 0: CPnN0 = Select external CPnN0 pin.
//        <1=> 1: CPnN1 = Select external CPnN1 pin.
//        <2=> 2: CPnN2 = Select external CPnN2 pin.
//        <3=> 3: CPnN3 = Select external CPnN3 pin.
//        <4=> 4: 
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: IntRef = Select internal reference.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: CMP1_CMP1_CR_CMPnPOS  --------------------------------
// SVD Line: 19710

//  <item> SFDITEM_FIELD__CMP1_CMP1_CR_CMPnPOS
//    <name> CMPnPOS </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x40005680) \nComparator n Positive Input Selection\n0 : CPnP0 = Select external CPnP0 pin.\n1 : CPnP1 = Select external CPnP1 pin. (CP1POS signal on comparator 0)\n2 : CPnP2 = Select external CPnP2 pin.\n3 : CPnP3 = Select external CPnP3 pin.\n4 : CPnP4 = Select external CPnP4 pin\n5 : CPnP5 = Select external CPnP5 pin.\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) CMP1_CMP1_CR ) </loc>
//      <o.11..9> CMPnPOS
//        <0=> 0: CPnP0 = Select external CPnP0 pin.
//        <1=> 1: CPnP1 = Select external CPnP1 pin. (CP1POS signal on comparator 0)
//        <2=> 2: CPnP2 = Select external CPnP2 pin.
//        <3=> 3: CPnP3 = Select external CPnP3 pin.
//        <4=> 4: CPnP4 = Select external CPnP4 pin
//        <5=> 5: CPnP5 = Select external CPnP5 pin.
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: CMP1_CMP1_CR_HYSnEN  --------------------------------
// SVD Line: 19748

//  <item> SFDITEM_FIELD__CMP1_CMP1_CR_HYSnEN
//    <name> HYSnEN </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40005680) \nComparator n Hysteresis Enable\n0 : Disable = Disable hysteresis function.\n1 : Enable = Enable hysteresis function. </i>
//    <combo> 
//      <loc> ( (unsigned int) CMP1_CMP1_CR ) </loc>
//      <o.8..8> HYSnEN
//        <0=> 0: Disable = Disable hysteresis function.
//        <1=> 1: Enable = Enable hysteresis function.
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: CMP1_CMP1_CR_CMPnSPD  --------------------------------
// SVD Line: 19766

//  <item> SFDITEM_FIELD__CMP1_CMP1_CR_CMPnSPD
//    <name> CMPnSPD </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40005680) \nComparator n Speed Selection\n0 : Slow = Slow speed\n1 : Fast = Fast speed </i>
//    <combo> 
//      <loc> ( (unsigned int) CMP1_CMP1_CR ) </loc>
//      <o.6..6> CMPnSPD
//        <0=> 0: Slow = Slow speed
//        <1=> 1: Fast = Fast speed
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: CMP1_CMP1_CR_CMPnPOL  --------------------------------
// SVD Line: 19784

//  <item> SFDITEM_FIELD__CMP1_CMP1_CR_CMPnPOL
//    <name> CMPnPOL </name>
//    <rw> 
//    <i> [Bits 5..4] RW (@ 0x40005680) \nComparator n Interrupt Polarity Selection\n0 : NoInterrupt = No interrupt at any edge\n1 : FallingEdge = Interrupt on falling edge\n2 : RisingEdge = Interrupt on rising edge\n3 : BothEdge = Interrupt on both of falling and rising edge </i>
//    <combo> 
//      <loc> ( (unsigned int) CMP1_CMP1_CR ) </loc>
//      <o.5..4> CMPnPOL
//        <0=> 0: NoInterrupt = No interrupt at any edge
//        <1=> 1: FallingEdge = Interrupt on falling edge
//        <2=> 2: RisingEdge = Interrupt on rising edge
//        <3=> 3: BothEdge = Interrupt on both of falling and rising edge
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: CMP1_CMP1_CR_NFCKn  ---------------------------------
// SVD Line: 19812

//  <item> SFDITEM_FIELD__CMP1_CMP1_CR_NFCKn
//    <name> NFCKn </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40005680) \nComparator n Noise Filter Sampling Clock Selection\n0 : PCLK1 = PCLK/1\n1 : PCLK2 = PCLK/2\n2 : PCLK4 = PCLK/4\n3 : PCLK8 = PCLK/8\n4 : PCLK16 = PCLK/16\n5 : PCLK32 = PCLK/32\n6 : PCLK64 = PCLK/64\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) CMP1_CMP1_CR ) </loc>
//      <o.2..0> NFCKn
//        <0=> 0: PCLK1 = PCLK/1
//        <1=> 1: PCLK2 = PCLK/2
//        <2=> 2: PCLK4 = PCLK/4
//        <3=> 3: PCLK8 = PCLK/8
//        <4=> 4: PCLK16 = PCLK/16
//        <5=> 5: PCLK32 = PCLK/32
//        <6=> 6: PCLK64 = PCLK/64
//        <7=> 7: 
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: CMP1_CMP1_CR  ----------------------------------
// SVD Line: 19649

//  <rtree> SFDITEM_REG__CMP1_CMP1_CR
//    <name> CMP1_CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005680) Comparator 1 Control Register </i>
//    <loc> ( (unsigned int)((CMP1_CMP1_CR >> 0) & 0xFFFFFFFF), ((CMP1_CMP1_CR = (CMP1_CMP1_CR & ~(0xFF77UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF77) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CMP1_CMP1_CR_CMPnEN </item>
//    <item> SFDITEM_FIELD__CMP1_CMP1_CR_CMPnNEG </item>
//    <item> SFDITEM_FIELD__CMP1_CMP1_CR_CMPnPOS </item>
//    <item> SFDITEM_FIELD__CMP1_CMP1_CR_HYSnEN </item>
//    <item> SFDITEM_FIELD__CMP1_CMP1_CR_CMPnSPD </item>
//    <item> SFDITEM_FIELD__CMP1_CMP1_CR_CMPnPOL </item>
//    <item> SFDITEM_FIELD__CMP1_CMP1_CR_NFCKn </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: CMP1  -------------------------------------
// SVD Line: 19635

//  <view> CMP1
//    <name> CMP1 </name>
//    <item> SFDITEM_REG__CMP1_CR </item>
//    <item> SFDITEM_REG__CMP1_SR </item>
//    <item> SFDITEM_REG__CMP1_RCR </item>
//    <item> SFDITEM_REG__CMP1_CMP1_CR </item>
//  </view>
//  


// ---------------------------  Register Item Address: USART1n_CR1  -------------------------------
// SVD Line: 19873

unsigned int USART1n_CR1 __AT (0x54000000);



// -----------------------------  Field Item: USART1n_CR1_USTnMS  ---------------------------------
// SVD Line: 19882

//  <item> SFDITEM_FIELD__USART1n_CR1_USTnMS
//    <name> USTnMS </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x54000000) \nUSART1n Operation Mode Selection\n0 : Async = Asynchronous Mode (UART)\n1 : Sync = Synchronous Mode (USRT)\n2 : Reserved - do not use\n3 : SPI = SPI Mode </i>
//    <combo> 
//      <loc> ( (unsigned int) USART1n_CR1 ) </loc>
//      <o.15..14> USTnMS
//        <0=> 0: Async = Asynchronous Mode (UART)
//        <1=> 1: Sync = Synchronous Mode (USRT)
//        <2=> 2: 
//        <3=> 3: SPI = SPI Mode
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: USART1n_CR1_USTnP  ---------------------------------
// SVD Line: 19905

//  <item> SFDITEM_FIELD__USART1n_CR1_USTnP
//    <name> USTnP </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x54000000) \nSelects Parity Generation and Check method (only UART mode)\n0 : No = No Parity\n1 : Reserved - do not use\n2 : Even = Even Parity\n3 : Odd = Odd Parity </i>
//    <combo> 
//      <loc> ( (unsigned int) USART1n_CR1 ) </loc>
//      <o.13..12> USTnP
//        <0=> 0: No = No Parity
//        <1=> 1: 
//        <2=> 2: Even = Even Parity
//        <3=> 3: Odd = Odd Parity
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: USART1n_CR1_USTnS  ---------------------------------
// SVD Line: 19928

//  <item> SFDITEM_FIELD__USART1n_CR1_USTnS
//    <name> USTnS </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x54000000) \nSelects the length of data bit in a frame when Asynchronous or Synchronous mode\n0 : 5bit = 5 bit\n1 : 6bit = 6 bit\n2 : 7bit = 7 bit\n3 : 8bit = 8 bit\n4 : Reserved - do not use\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : 9bit = 9 bit </i>
//    <combo> 
//      <loc> ( (unsigned int) USART1n_CR1 ) </loc>
//      <o.11..9> USTnS
//        <0=> 0: 5bit = 5 bit
//        <1=> 1: 6bit = 6 bit
//        <2=> 2: 7bit = 7 bit
//        <3=> 3: 8bit = 8 bit
//        <4=> 4: 
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 9bit = 9 bit
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: USART1n_CR1_ORDn  ----------------------------------
// SVD Line: 19961

//  <item> SFDITEM_FIELD__USART1n_CR1_ORDn
//    <name> ORDn </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x54000000) \nSelects the first data bit to be transmitted (only SPI mode)\n0 : lsbFirst = lsb first\n1 : msbFirst = msb first </i>
//    <combo> 
//      <loc> ( (unsigned int) USART1n_CR1 ) </loc>
//      <o.8..8> ORDn
//        <0=> 0: lsbFirst = lsb first
//        <1=> 1: msbFirst = msb first
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: USART1n_CR1_CPOLn  ---------------------------------
// SVD Line: 19979

//  <item> SFDITEM_FIELD__USART1n_CR1_CPOLn
//    <name> CPOLn </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x54000000) \nSelects the Clock Polarity of ACK in Synchronous or SPI mode\n0 : IdleLow = SCK to 0 when idle\n1 : IdleHigh = SCK to 1 when idle </i>
//    <combo> 
//      <loc> ( (unsigned int) USART1n_CR1 ) </loc>
//      <o.7..7> CPOLn
//        <0=> 0: IdleLow = SCK to 0 when idle
//        <1=> 1: IdleHigh = SCK to 1 when idle
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: USART1n_CR1_CPHAn  ---------------------------------
// SVD Line: 19997

//  <item> SFDITEM_FIELD__USART1n_CR1_CPHAn
//    <name> CPHAn </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x54000000) \nThe CPOLn and this bit determine if data are sampled on the leading or trailing edge of SCK (only SPI mode)\n0 : StartIdle = Start with idle state.\n1 : StartInverted = Start with inverted idle state. </i>
//    <combo> 
//      <loc> ( (unsigned int) USART1n_CR1 ) </loc>
//      <o.6..6> CPHAn
//        <0=> 0: StartIdle = Start with idle state.
//        <1=> 1: StartInverted = Start with inverted idle state.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: USART1n_CR1_DRIEn  ---------------------------------
// SVD Line: 20015

//  <item> SFDITEM_FIELD__USART1n_CR1_DRIEn
//    <name> DRIEn </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x54000000) Transmit Data Register Empty Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_CR1 ) </loc>
//      <o.5..5> DRIEn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART1n_CR1_TXCIEn  ---------------------------------
// SVD Line: 20021

//  <item> SFDITEM_FIELD__USART1n_CR1_TXCIEn
//    <name> TXCIEn </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x54000000) Transmit Complete Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_CR1 ) </loc>
//      <o.4..4> TXCIEn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART1n_CR1_RXCIEn  ---------------------------------
// SVD Line: 20027

//  <item> SFDITEM_FIELD__USART1n_CR1_RXCIEn
//    <name> RXCIEn </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x54000000) Receive Complete Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_CR1 ) </loc>
//      <o.3..3> RXCIEn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART1n_CR1_WAKEIEn  --------------------------------
// SVD Line: 20033

//  <item> SFDITEM_FIELD__USART1n_CR1_WAKEIEn
//    <name> WAKEIEn </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x54000000) Asynchronous Wake-Up Interrupt Enable in Deep Sleep Mode (only UART mode) </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_CR1 ) </loc>
//      <o.2..2> WAKEIEn
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1n_CR1_TXEn  ----------------------------------
// SVD Line: 20039

//  <item> SFDITEM_FIELD__USART1n_CR1_TXEn
//    <name> TXEn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x54000000) Enable the transmitter unit. </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_CR1 ) </loc>
//      <o.1..1> TXEn
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1n_CR1_RXEn  ----------------------------------
// SVD Line: 20045

//  <item> SFDITEM_FIELD__USART1n_CR1_RXEn
//    <name> RXEn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x54000000) Enable the receiver unit. </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_CR1 ) </loc>
//      <o.0..0> RXEn
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART1n_CR1  ----------------------------------
// SVD Line: 19873

//  <rtree> SFDITEM_REG__USART1n_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x54000000) USART1n Control Register 1 </i>
//    <loc> ( (unsigned int)((USART1n_CR1 >> 0) & 0xFFFFFFFF), ((USART1n_CR1 = (USART1n_CR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART1n_CR1_USTnMS </item>
//    <item> SFDITEM_FIELD__USART1n_CR1_USTnP </item>
//    <item> SFDITEM_FIELD__USART1n_CR1_USTnS </item>
//    <item> SFDITEM_FIELD__USART1n_CR1_ORDn </item>
//    <item> SFDITEM_FIELD__USART1n_CR1_CPOLn </item>
//    <item> SFDITEM_FIELD__USART1n_CR1_CPHAn </item>
//    <item> SFDITEM_FIELD__USART1n_CR1_DRIEn </item>
//    <item> SFDITEM_FIELD__USART1n_CR1_TXCIEn </item>
//    <item> SFDITEM_FIELD__USART1n_CR1_RXCIEn </item>
//    <item> SFDITEM_FIELD__USART1n_CR1_WAKEIEn </item>
//    <item> SFDITEM_FIELD__USART1n_CR1_TXEn </item>
//    <item> SFDITEM_FIELD__USART1n_CR1_RXEn </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: USART1n_CR2  -------------------------------
// SVD Line: 20053

unsigned int USART1n_CR2 __AT (0x54000004);



// -----------------------------  Field Item: USART1n_CR2_USTnEN  ---------------------------------
// SVD Line: 20062

//  <item> SFDITEM_FIELD__USART1n_CR2_USTnEN
//    <name> USTnEN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x54000004) Activate USART1n Block by supplying </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_CR2 ) </loc>
//      <o.9..9> USTnEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1n_CR2_DBLSn  ---------------------------------
// SVD Line: 20068

//  <item> SFDITEM_FIELD__USART1n_CR2_DBLSn
//    <name> DBLSn </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x54000004) Selects receiver sampling rate (only UART mode) </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_CR2 ) </loc>
//      <o.8..8> DBLSn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART1n_CR2_MASTERn  --------------------------------
// SVD Line: 20074

//  <item> SFDITEM_FIELD__USART1n_CR2_MASTERn
//    <name> MASTERn </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x54000004) Selects master or slave in SPI or Synchronous mode and controls the direction of SCK pin </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_CR2 ) </loc>
//      <o.7..7> MASTERn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART1n_CR2_LOOPSn  ---------------------------------
// SVD Line: 20080

//  <item> SFDITEM_FIELD__USART1n_CR2_LOOPSn
//    <name> LOOPSn </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x54000004) 1-wire Half-Duplex Communication on Asynchronous Mode or Loop Back for Test on SPI and Asynchronous Mode </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_CR2 ) </loc>
//      <o.6..6> LOOPSn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART1n_CR2_DISSCKn  --------------------------------
// SVD Line: 20086

//  <item> SFDITEM_FIELD__USART1n_CR2_DISSCKn
//    <name> DISSCKn </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x54000004) In synchronous mode operation, selects the waveform of SCK output </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_CR2 ) </loc>
//      <o.5..5> DISSCKn
//    </check>
//  </item>
//  


// ----------------------------  Field Item: USART1n_CR2_USTnSSEN  --------------------------------
// SVD Line: 20092

//  <item> SFDITEM_FIELD__USART1n_CR2_USTnSSEN
//    <name> USTnSSEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x54000004) This bit controls the SS pin operation (only SPI mode) </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_CR2 ) </loc>
//      <o.4..4> USTnSSEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1n_CR2_FXCHn  ---------------------------------
// SVD Line: 20098

//  <item> SFDITEM_FIELD__USART1n_CR2_FXCHn
//    <name> FXCHn </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x54000004) SPI port function exchange control bit (only SPI mode) </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_CR2 ) </loc>
//      <o.3..3> FXCHn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART1n_CR2_USTnSB  ---------------------------------
// SVD Line: 20104

//  <item> SFDITEM_FIELD__USART1n_CR2_USTnSB
//    <name> USTnSB </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x54000004) Selects the length of stop bit in Asynchronous or Synchronous mode </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_CR2 ) </loc>
//      <o.2..2> USTnSB
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART1n_CR2  ----------------------------------
// SVD Line: 20053

//  <rtree> SFDITEM_REG__USART1n_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x54000004) USART1n Control Register 2 </i>
//    <loc> ( (unsigned int)((USART1n_CR2 >> 0) & 0xFFFFFFFF), ((USART1n_CR2 = (USART1n_CR2 & ~(0x3FCUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FC) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART1n_CR2_USTnEN </item>
//    <item> SFDITEM_FIELD__USART1n_CR2_DBLSn </item>
//    <item> SFDITEM_FIELD__USART1n_CR2_MASTERn </item>
//    <item> SFDITEM_FIELD__USART1n_CR2_LOOPSn </item>
//    <item> SFDITEM_FIELD__USART1n_CR2_DISSCKn </item>
//    <item> SFDITEM_FIELD__USART1n_CR2_USTnSSEN </item>
//    <item> SFDITEM_FIELD__USART1n_CR2_FXCHn </item>
//    <item> SFDITEM_FIELD__USART1n_CR2_USTnSB </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: USART1n_CR3  -------------------------------
// SVD Line: 20112

unsigned int USART1n_CR3 __AT (0x54000008);



// -----------------------------  Field Item: USART1n_CR3_RCDENn  ---------------------------------
// SVD Line: 20121

//  <item> SFDITEM_FIELD__USART1n_CR3_RCDENn
//    <name> RCDENn </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x54000008) Receive Character Detection Function Enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_CR3 ) </loc>
//      <o.10..10> RCDENn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART1n_CR3_RTOENn  ---------------------------------
// SVD Line: 20127

//  <item> SFDITEM_FIELD__USART1n_CR3_RTOENn
//    <name> RTOENn </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x54000008) Receive Time Out Function Enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_CR3 ) </loc>
//      <o.9..9> RTOENn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART1n_CR3_RCDIEn  ---------------------------------
// SVD Line: 20133

//  <item> SFDITEM_FIELD__USART1n_CR3_RCDIEn
//    <name> RCDIEn </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x54000008) Receive Character Detection Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_CR3 ) </loc>
//      <o.7..7> RCDIEn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART1n_CR3_RTOIEn  ---------------------------------
// SVD Line: 20139

//  <item> SFDITEM_FIELD__USART1n_CR3_RTOIEn
//    <name> RTOIEn </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x54000008) Receive Time Out Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_CR3 ) </loc>
//      <o.6..6> RTOIEn
//    </check>
//  </item>
//  


// ----------------------------  Field Item: USART1n_CR3_RCDnIFLAG  -------------------------------
// SVD Line: 20145

//  <item> SFDITEM_FIELD__USART1n_CR3_RCDnIFLAG
//    <name> RCDnIFLAG </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x54000008) Receive Character detection Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_CR3 ) </loc>
//      <o.4..4> RCDnIFLAG
//    </check>
//  </item>
//  


// ----------------------------  Field Item: USART1n_CR3_RTOnIFLAG  -------------------------------
// SVD Line: 20151

//  <item> SFDITEM_FIELD__USART1n_CR3_RTOnIFLAG
//    <name> RTOnIFLAG </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x54000008) Receive Time Out Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_CR3 ) </loc>
//      <o.3..3> RTOnIFLAG
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART1n_CR3_BRDIVn  ---------------------------------
// SVD Line: 20157

//  <item> SFDITEM_FIELD__USART1n_CR3_BRDIVn
//    <name> BRDIVn </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x54000008) Baud Rate Clock Dividing Selection for Receive Time Out bits (only asynchronous mode) </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART1n_CR3 >> 0) & 0x3), ((USART1n_CR3 = (USART1n_CR3 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART1n_CR3  ----------------------------------
// SVD Line: 20112

//  <rtree> SFDITEM_REG__USART1n_CR3
//    <name> CR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x54000008) USART1n Control Register 3 </i>
//    <loc> ( (unsigned int)((USART1n_CR3 >> 0) & 0xFFFFFFFF), ((USART1n_CR3 = (USART1n_CR3 & ~(0x6DBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x6DB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART1n_CR3_RCDENn </item>
//    <item> SFDITEM_FIELD__USART1n_CR3_RTOENn </item>
//    <item> SFDITEM_FIELD__USART1n_CR3_RCDIEn </item>
//    <item> SFDITEM_FIELD__USART1n_CR3_RTOIEn </item>
//    <item> SFDITEM_FIELD__USART1n_CR3_RCDnIFLAG </item>
//    <item> SFDITEM_FIELD__USART1n_CR3_RTOnIFLAG </item>
//    <item> SFDITEM_FIELD__USART1n_CR3_BRDIVn </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART1n_ST  -------------------------------
// SVD Line: 20165

unsigned int USART1n_ST __AT (0x5400000C);



// -------------------------------  Field Item: USART1n_ST_DREn  ----------------------------------
// SVD Line: 20174

//  <item> SFDITEM_FIELD__USART1n_ST_DREn
//    <name> DREn </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x5400000C) Transmit Data Register Empty Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_ST ) </loc>
//      <o.7..7> DREn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1n_ST_TXCn  ----------------------------------
// SVD Line: 20180

//  <item> SFDITEM_FIELD__USART1n_ST_TXCn
//    <name> TXCn </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x5400000C) Transmit Complete Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_ST ) </loc>
//      <o.6..6> TXCn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1n_ST_RXCn  ----------------------------------
// SVD Line: 20186

//  <item> SFDITEM_FIELD__USART1n_ST_RXCn
//    <name> RXCn </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x5400000C) Receive Complete Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_ST ) </loc>
//      <o.5..5> RXCn
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART1n_ST_WAKEn  ----------------------------------
// SVD Line: 20192

//  <item> SFDITEM_FIELD__USART1n_ST_WAKEn
//    <name> WAKEn </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x5400000C) Asynchronous Wake-Up Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_ST ) </loc>
//      <o.4..4> WAKEn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1n_ST_DORn  ----------------------------------
// SVD Line: 20198

//  <item> SFDITEM_FIELD__USART1n_ST_DORn
//    <name> DORn </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x5400000C) Data Overrun </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_ST ) </loc>
//      <o.2..2> DORn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1n_ST_FEn  -----------------------------------
// SVD Line: 20204

//  <item> SFDITEM_FIELD__USART1n_ST_FEn
//    <name> FEn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x5400000C) Frame Error </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_ST ) </loc>
//      <o.1..1> FEn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART1n_ST_PEn  -----------------------------------
// SVD Line: 20210

//  <item> SFDITEM_FIELD__USART1n_ST_PEn
//    <name> PEn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x5400000C) Parity Error </i>
//    <check> 
//      <loc> ( (unsigned int) USART1n_ST ) </loc>
//      <o.0..0> PEn
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART1n_ST  -----------------------------------
// SVD Line: 20165

//  <rtree> SFDITEM_REG__USART1n_ST
//    <name> ST </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x5400000C) USART1n Status Register </i>
//    <loc> ( (unsigned int)((USART1n_ST >> 0) & 0xFFFFFFFF), ((USART1n_ST = (USART1n_ST & ~(0xF7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART1n_ST_DREn </item>
//    <item> SFDITEM_FIELD__USART1n_ST_TXCn </item>
//    <item> SFDITEM_FIELD__USART1n_ST_RXCn </item>
//    <item> SFDITEM_FIELD__USART1n_ST_WAKEn </item>
//    <item> SFDITEM_FIELD__USART1n_ST_DORn </item>
//    <item> SFDITEM_FIELD__USART1n_ST_FEn </item>
//    <item> SFDITEM_FIELD__USART1n_ST_PEn </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: USART1n_BDR  -------------------------------
// SVD Line: 20218

unsigned int USART1n_BDR __AT (0x54000010);



// ------------------------------  Field Item: USART1n_BDR_BDATA  ---------------------------------
// SVD Line: 20227

//  <item> SFDITEM_FIELD__USART1n_BDR_BDATA
//    <name> BDATA </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x54000010) The value in this register is used to generate internal baud rate in UART mode or to generate SCK clock in SPI mode </i>
//    <edit> 
//      <loc> ( (unsigned short)((USART1n_BDR >> 0) & 0xFFF), ((USART1n_BDR = (USART1n_BDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART1n_BDR  ----------------------------------
// SVD Line: 20218

//  <rtree> SFDITEM_REG__USART1n_BDR
//    <name> BDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x54000010) USART1n Baud Rate Generation Register </i>
//    <loc> ( (unsigned int)((USART1n_BDR >> 0) & 0xFFFFFFFF), ((USART1n_BDR = (USART1n_BDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART1n_BDR_BDATA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: USART1n_RDR  -------------------------------
// SVD Line: 20235

unsigned int USART1n_RDR __AT (0x54000014);



// ------------------------------  Field Item: USART1n_RDR_RDATA  ---------------------------------
// SVD Line: 20244

//  <item> SFDITEM_FIELD__USART1n_RDR_RDATA
//    <name> RDATA </name>
//    <r> 
//    <i> [Bits 8..0] RO (@ 0x54000014) Receive Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((USART1n_RDR >> 0) & 0x1FF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART1n_RDR  ----------------------------------
// SVD Line: 20235

//  <rtree> SFDITEM_REG__USART1n_RDR
//    <name> RDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x54000014) USART1n Receive Data Register </i>
//    <loc> ( (unsigned int)((USART1n_RDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__USART1n_RDR_RDATA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: USART1n_TDR  -------------------------------
// SVD Line: 20252

unsigned int USART1n_TDR __AT (0x54000018);



// ------------------------------  Field Item: USART1n_TDR_TDATA  ---------------------------------
// SVD Line: 20261

//  <item> SFDITEM_FIELD__USART1n_TDR_TDATA
//    <name> TDATA </name>
//    <rw> 
//    <i> [Bits 8..0] RW (@ 0x54000018) Transmit Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((USART1n_TDR >> 0) & 0x1FF), ((USART1n_TDR = (USART1n_TDR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART1n_TDR  ----------------------------------
// SVD Line: 20252

//  <rtree> SFDITEM_REG__USART1n_TDR
//    <name> TDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x54000018) USART1n Transmit Data Register </i>
//    <loc> ( (unsigned int)((USART1n_TDR >> 0) & 0xFFFFFFFF), ((USART1n_TDR = (USART1n_TDR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART1n_TDR_TDATA </item>
//  </rtree>
//  


// --------------------------  Register Item Address: USART1n_RTODR  ------------------------------
// SVD Line: 20269

unsigned int USART1n_RTODR __AT (0x5400001C);



// -----------------------------  Field Item: USART1n_RTODR_RTOD  ---------------------------------
// SVD Line: 20278

//  <item> SFDITEM_FIELD__USART1n_RTODR_RTOD
//    <name> RTOD </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x5400001C) USART1n Receive Time Out Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART1n_RTODR >> 0) & 0xFF), ((USART1n_RTODR = (USART1n_RTODR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: USART1n_RTODR  ---------------------------------
// SVD Line: 20269

//  <rtree> SFDITEM_REG__USART1n_RTODR
//    <name> RTODR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x5400001C) USART1n Receive Time Out Data Register </i>
//    <loc> ( (unsigned int)((USART1n_RTODR >> 0) & 0xFFFFFFFF), ((USART1n_RTODR = (USART1n_RTODR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART1n_RTODR_RTOD </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: USART1n_RCDR  ------------------------------
// SVD Line: 20286

unsigned int USART1n_RCDR __AT (0x54000020);



// ------------------------------  Field Item: USART1n_RCDR_RCDD  ---------------------------------
// SVD Line: 20295

//  <item> SFDITEM_FIELD__USART1n_RCDR_RCDD
//    <name> RCDD </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x54000020) USART1n Receive Character Detection Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART1n_RCDR >> 0) & 0xFF), ((USART1n_RCDR = (USART1n_RCDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: USART1n_RCDR  ----------------------------------
// SVD Line: 20286

//  <rtree> SFDITEM_REG__USART1n_RCDR
//    <name> RCDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x54000020) USART1n Receive Character Detection Data Register </i>
//    <loc> ( (unsigned int)((USART1n_RCDR >> 0) & 0xFFFFFFFF), ((USART1n_RCDR = (USART1n_RCDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART1n_RCDR_RCDD </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: USART1n  ------------------------------------
// SVD Line: 19859

//  <view> USART1n
//    <name> USART1n </name>
//    <item> SFDITEM_REG__USART1n_CR1 </item>
//    <item> SFDITEM_REG__USART1n_CR2 </item>
//    <item> SFDITEM_REG__USART1n_CR3 </item>
//    <item> SFDITEM_REG__USART1n_ST </item>
//    <item> SFDITEM_REG__USART1n_BDR </item>
//    <item> SFDITEM_REG__USART1n_RDR </item>
//    <item> SFDITEM_REG__USART1n_TDR </item>
//    <item> SFDITEM_REG__USART1n_RTODR </item>
//    <item> SFDITEM_REG__USART1n_RCDR </item>
//  </view>
//  


// ---------------------------  Register Item Address: USART10_CR1  -------------------------------
// SVD Line: 19873

unsigned int USART10_CR1 __AT (0x40003800);



// -----------------------------  Field Item: USART10_CR1_USTnMS  ---------------------------------
// SVD Line: 19882

//  <item> SFDITEM_FIELD__USART10_CR1_USTnMS
//    <name> USTnMS </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x40003800) \nUSART1n Operation Mode Selection\n0 : Async = Asynchronous Mode (UART)\n1 : Sync = Synchronous Mode (USRT)\n2 : Reserved - do not use\n3 : SPI = SPI Mode </i>
//    <combo> 
//      <loc> ( (unsigned int) USART10_CR1 ) </loc>
//      <o.15..14> USTnMS
//        <0=> 0: Async = Asynchronous Mode (UART)
//        <1=> 1: Sync = Synchronous Mode (USRT)
//        <2=> 2: 
//        <3=> 3: SPI = SPI Mode
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: USART10_CR1_USTnP  ---------------------------------
// SVD Line: 19905

//  <item> SFDITEM_FIELD__USART10_CR1_USTnP
//    <name> USTnP </name>
//    <rw> 
//    <i> [Bits 13..12] RW (@ 0x40003800) \nSelects Parity Generation and Check method (only UART mode)\n0 : No = No Parity\n1 : Reserved - do not use\n2 : Even = Even Parity\n3 : Odd = Odd Parity </i>
//    <combo> 
//      <loc> ( (unsigned int) USART10_CR1 ) </loc>
//      <o.13..12> USTnP
//        <0=> 0: No = No Parity
//        <1=> 1: 
//        <2=> 2: Even = Even Parity
//        <3=> 3: Odd = Odd Parity
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: USART10_CR1_USTnS  ---------------------------------
// SVD Line: 19928

//  <item> SFDITEM_FIELD__USART10_CR1_USTnS
//    <name> USTnS </name>
//    <rw> 
//    <i> [Bits 11..9] RW (@ 0x40003800) \nSelects the length of data bit in a frame when Asynchronous or Synchronous mode\n0 : 5bit = 5 bit\n1 : 6bit = 6 bit\n2 : 7bit = 7 bit\n3 : 8bit = 8 bit\n4 : Reserved - do not use\n5 : Reserved - do not use\n6 : Reserved - do not use\n7 : 9bit = 9 bit </i>
//    <combo> 
//      <loc> ( (unsigned int) USART10_CR1 ) </loc>
//      <o.11..9> USTnS
//        <0=> 0: 5bit = 5 bit
//        <1=> 1: 6bit = 6 bit
//        <2=> 2: 7bit = 7 bit
//        <3=> 3: 8bit = 8 bit
//        <4=> 4: 
//        <5=> 5: 
//        <6=> 6: 
//        <7=> 7: 9bit = 9 bit
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: USART10_CR1_ORDn  ----------------------------------
// SVD Line: 19961

//  <item> SFDITEM_FIELD__USART10_CR1_ORDn
//    <name> ORDn </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40003800) \nSelects the first data bit to be transmitted (only SPI mode)\n0 : lsbFirst = lsb first\n1 : msbFirst = msb first </i>
//    <combo> 
//      <loc> ( (unsigned int) USART10_CR1 ) </loc>
//      <o.8..8> ORDn
//        <0=> 0: lsbFirst = lsb first
//        <1=> 1: msbFirst = msb first
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: USART10_CR1_CPOLn  ---------------------------------
// SVD Line: 19979

//  <item> SFDITEM_FIELD__USART10_CR1_CPOLn
//    <name> CPOLn </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003800) \nSelects the Clock Polarity of ACK in Synchronous or SPI mode\n0 : IdleLow = SCK to 0 when idle\n1 : IdleHigh = SCK to 1 when idle </i>
//    <combo> 
//      <loc> ( (unsigned int) USART10_CR1 ) </loc>
//      <o.7..7> CPOLn
//        <0=> 0: IdleLow = SCK to 0 when idle
//        <1=> 1: IdleHigh = SCK to 1 when idle
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: USART10_CR1_CPHAn  ---------------------------------
// SVD Line: 19997

//  <item> SFDITEM_FIELD__USART10_CR1_CPHAn
//    <name> CPHAn </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40003800) \nThe CPOLn and this bit determine if data are sampled on the leading or trailing edge of SCK (only SPI mode)\n0 : StartIdle = Start with idle state.\n1 : StartInverted = Start with inverted idle state. </i>
//    <combo> 
//      <loc> ( (unsigned int) USART10_CR1 ) </loc>
//      <o.6..6> CPHAn
//        <0=> 0: StartIdle = Start with idle state.
//        <1=> 1: StartInverted = Start with inverted idle state.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: USART10_CR1_DRIEn  ---------------------------------
// SVD Line: 20015

//  <item> SFDITEM_FIELD__USART10_CR1_DRIEn
//    <name> DRIEn </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40003800) Transmit Data Register Empty Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_CR1 ) </loc>
//      <o.5..5> DRIEn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART10_CR1_TXCIEn  ---------------------------------
// SVD Line: 20021

//  <item> SFDITEM_FIELD__USART10_CR1_TXCIEn
//    <name> TXCIEn </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003800) Transmit Complete Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_CR1 ) </loc>
//      <o.4..4> TXCIEn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART10_CR1_RXCIEn  ---------------------------------
// SVD Line: 20027

//  <item> SFDITEM_FIELD__USART10_CR1_RXCIEn
//    <name> RXCIEn </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003800) Receive Complete Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_CR1 ) </loc>
//      <o.3..3> RXCIEn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART10_CR1_WAKEIEn  --------------------------------
// SVD Line: 20033

//  <item> SFDITEM_FIELD__USART10_CR1_WAKEIEn
//    <name> WAKEIEn </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003800) Asynchronous Wake-Up Interrupt Enable in Deep Sleep Mode (only UART mode) </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_CR1 ) </loc>
//      <o.2..2> WAKEIEn
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART10_CR1_TXEn  ----------------------------------
// SVD Line: 20039

//  <item> SFDITEM_FIELD__USART10_CR1_TXEn
//    <name> TXEn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40003800) Enable the transmitter unit. </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_CR1 ) </loc>
//      <o.1..1> TXEn
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART10_CR1_RXEn  ----------------------------------
// SVD Line: 20045

//  <item> SFDITEM_FIELD__USART10_CR1_RXEn
//    <name> RXEn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40003800) Enable the receiver unit. </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_CR1 ) </loc>
//      <o.0..0> RXEn
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART10_CR1  ----------------------------------
// SVD Line: 19873

//  <rtree> SFDITEM_REG__USART10_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003800) USART1n Control Register 1 </i>
//    <loc> ( (unsigned int)((USART10_CR1 >> 0) & 0xFFFFFFFF), ((USART10_CR1 = (USART10_CR1 & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART10_CR1_USTnMS </item>
//    <item> SFDITEM_FIELD__USART10_CR1_USTnP </item>
//    <item> SFDITEM_FIELD__USART10_CR1_USTnS </item>
//    <item> SFDITEM_FIELD__USART10_CR1_ORDn </item>
//    <item> SFDITEM_FIELD__USART10_CR1_CPOLn </item>
//    <item> SFDITEM_FIELD__USART10_CR1_CPHAn </item>
//    <item> SFDITEM_FIELD__USART10_CR1_DRIEn </item>
//    <item> SFDITEM_FIELD__USART10_CR1_TXCIEn </item>
//    <item> SFDITEM_FIELD__USART10_CR1_RXCIEn </item>
//    <item> SFDITEM_FIELD__USART10_CR1_WAKEIEn </item>
//    <item> SFDITEM_FIELD__USART10_CR1_TXEn </item>
//    <item> SFDITEM_FIELD__USART10_CR1_RXEn </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: USART10_CR2  -------------------------------
// SVD Line: 20053

unsigned int USART10_CR2 __AT (0x40003804);



// -----------------------------  Field Item: USART10_CR2_USTnEN  ---------------------------------
// SVD Line: 20062

//  <item> SFDITEM_FIELD__USART10_CR2_USTnEN
//    <name> USTnEN </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40003804) Activate USART1n Block by supplying </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_CR2 ) </loc>
//      <o.9..9> USTnEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART10_CR2_DBLSn  ---------------------------------
// SVD Line: 20068

//  <item> SFDITEM_FIELD__USART10_CR2_DBLSn
//    <name> DBLSn </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40003804) Selects receiver sampling rate (only UART mode) </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_CR2 ) </loc>
//      <o.8..8> DBLSn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART10_CR2_MASTERn  --------------------------------
// SVD Line: 20074

//  <item> SFDITEM_FIELD__USART10_CR2_MASTERn
//    <name> MASTERn </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003804) Selects master or slave in SPI or Synchronous mode and controls the direction of SCK pin </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_CR2 ) </loc>
//      <o.7..7> MASTERn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART10_CR2_LOOPSn  ---------------------------------
// SVD Line: 20080

//  <item> SFDITEM_FIELD__USART10_CR2_LOOPSn
//    <name> LOOPSn </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40003804) 1-wire Half-Duplex Communication on Asynchronous Mode or Loop Back for Test on SPI and Asynchronous Mode </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_CR2 ) </loc>
//      <o.6..6> LOOPSn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART10_CR2_DISSCKn  --------------------------------
// SVD Line: 20086

//  <item> SFDITEM_FIELD__USART10_CR2_DISSCKn
//    <name> DISSCKn </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40003804) In synchronous mode operation, selects the waveform of SCK output </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_CR2 ) </loc>
//      <o.5..5> DISSCKn
//    </check>
//  </item>
//  


// ----------------------------  Field Item: USART10_CR2_USTnSSEN  --------------------------------
// SVD Line: 20092

//  <item> SFDITEM_FIELD__USART10_CR2_USTnSSEN
//    <name> USTnSSEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003804) This bit controls the SS pin operation (only SPI mode) </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_CR2 ) </loc>
//      <o.4..4> USTnSSEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART10_CR2_FXCHn  ---------------------------------
// SVD Line: 20098

//  <item> SFDITEM_FIELD__USART10_CR2_FXCHn
//    <name> FXCHn </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003804) SPI port function exchange control bit (only SPI mode) </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_CR2 ) </loc>
//      <o.3..3> FXCHn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART10_CR2_USTnSB  ---------------------------------
// SVD Line: 20104

//  <item> SFDITEM_FIELD__USART10_CR2_USTnSB
//    <name> USTnSB </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40003804) Selects the length of stop bit in Asynchronous or Synchronous mode </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_CR2 ) </loc>
//      <o.2..2> USTnSB
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART10_CR2  ----------------------------------
// SVD Line: 20053

//  <rtree> SFDITEM_REG__USART10_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003804) USART1n Control Register 2 </i>
//    <loc> ( (unsigned int)((USART10_CR2 >> 0) & 0xFFFFFFFF), ((USART10_CR2 = (USART10_CR2 & ~(0x3FCUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FC) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART10_CR2_USTnEN </item>
//    <item> SFDITEM_FIELD__USART10_CR2_DBLSn </item>
//    <item> SFDITEM_FIELD__USART10_CR2_MASTERn </item>
//    <item> SFDITEM_FIELD__USART10_CR2_LOOPSn </item>
//    <item> SFDITEM_FIELD__USART10_CR2_DISSCKn </item>
//    <item> SFDITEM_FIELD__USART10_CR2_USTnSSEN </item>
//    <item> SFDITEM_FIELD__USART10_CR2_FXCHn </item>
//    <item> SFDITEM_FIELD__USART10_CR2_USTnSB </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: USART10_CR3  -------------------------------
// SVD Line: 20112

unsigned int USART10_CR3 __AT (0x40003808);



// -----------------------------  Field Item: USART10_CR3_RCDENn  ---------------------------------
// SVD Line: 20121

//  <item> SFDITEM_FIELD__USART10_CR3_RCDENn
//    <name> RCDENn </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x40003808) Receive Character Detection Function Enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_CR3 ) </loc>
//      <o.10..10> RCDENn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART10_CR3_RTOENn  ---------------------------------
// SVD Line: 20127

//  <item> SFDITEM_FIELD__USART10_CR3_RTOENn
//    <name> RTOENn </name>
//    <rw> 
//    <i> [Bit 9] RW (@ 0x40003808) Receive Time Out Function Enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_CR3 ) </loc>
//      <o.9..9> RTOENn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART10_CR3_RCDIEn  ---------------------------------
// SVD Line: 20133

//  <item> SFDITEM_FIELD__USART10_CR3_RCDIEn
//    <name> RCDIEn </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40003808) Receive Character Detection Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_CR3 ) </loc>
//      <o.7..7> RCDIEn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART10_CR3_RTOIEn  ---------------------------------
// SVD Line: 20139

//  <item> SFDITEM_FIELD__USART10_CR3_RTOIEn
//    <name> RTOIEn </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40003808) Receive Time Out Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_CR3 ) </loc>
//      <o.6..6> RTOIEn
//    </check>
//  </item>
//  


// ----------------------------  Field Item: USART10_CR3_RCDnIFLAG  -------------------------------
// SVD Line: 20145

//  <item> SFDITEM_FIELD__USART10_CR3_RCDnIFLAG
//    <name> RCDnIFLAG </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40003808) Receive Character detection Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_CR3 ) </loc>
//      <o.4..4> RCDnIFLAG
//    </check>
//  </item>
//  


// ----------------------------  Field Item: USART10_CR3_RTOnIFLAG  -------------------------------
// SVD Line: 20151

//  <item> SFDITEM_FIELD__USART10_CR3_RTOnIFLAG
//    <name> RTOnIFLAG </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40003808) Receive Time Out Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_CR3 ) </loc>
//      <o.3..3> RTOnIFLAG
//    </check>
//  </item>
//  


// -----------------------------  Field Item: USART10_CR3_BRDIVn  ---------------------------------
// SVD Line: 20157

//  <item> SFDITEM_FIELD__USART10_CR3_BRDIVn
//    <name> BRDIVn </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x40003808) Baud Rate Clock Dividing Selection for Receive Time Out bits (only asynchronous mode) </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART10_CR3 >> 0) & 0x3), ((USART10_CR3 = (USART10_CR3 & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART10_CR3  ----------------------------------
// SVD Line: 20112

//  <rtree> SFDITEM_REG__USART10_CR3
//    <name> CR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003808) USART1n Control Register 3 </i>
//    <loc> ( (unsigned int)((USART10_CR3 >> 0) & 0xFFFFFFFF), ((USART10_CR3 = (USART10_CR3 & ~(0x6DBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x6DB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART10_CR3_RCDENn </item>
//    <item> SFDITEM_FIELD__USART10_CR3_RTOENn </item>
//    <item> SFDITEM_FIELD__USART10_CR3_RCDIEn </item>
//    <item> SFDITEM_FIELD__USART10_CR3_RTOIEn </item>
//    <item> SFDITEM_FIELD__USART10_CR3_RCDnIFLAG </item>
//    <item> SFDITEM_FIELD__USART10_CR3_RTOnIFLAG </item>
//    <item> SFDITEM_FIELD__USART10_CR3_BRDIVn </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: USART10_ST  -------------------------------
// SVD Line: 20165

unsigned int USART10_ST __AT (0x4000380C);



// -------------------------------  Field Item: USART10_ST_DREn  ----------------------------------
// SVD Line: 20174

//  <item> SFDITEM_FIELD__USART10_ST_DREn
//    <name> DREn </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x4000380C) Transmit Data Register Empty Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_ST ) </loc>
//      <o.7..7> DREn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART10_ST_TXCn  ----------------------------------
// SVD Line: 20180

//  <item> SFDITEM_FIELD__USART10_ST_TXCn
//    <name> TXCn </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000380C) Transmit Complete Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_ST ) </loc>
//      <o.6..6> TXCn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART10_ST_RXCn  ----------------------------------
// SVD Line: 20186

//  <item> SFDITEM_FIELD__USART10_ST_RXCn
//    <name> RXCn </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000380C) Receive Complete Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_ST ) </loc>
//      <o.5..5> RXCn
//    </check>
//  </item>
//  


// ------------------------------  Field Item: USART10_ST_WAKEn  ----------------------------------
// SVD Line: 20192

//  <item> SFDITEM_FIELD__USART10_ST_WAKEn
//    <name> WAKEn </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000380C) Asynchronous Wake-Up Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_ST ) </loc>
//      <o.4..4> WAKEn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART10_ST_DORn  ----------------------------------
// SVD Line: 20198

//  <item> SFDITEM_FIELD__USART10_ST_DORn
//    <name> DORn </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000380C) Data Overrun </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_ST ) </loc>
//      <o.2..2> DORn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART10_ST_FEn  -----------------------------------
// SVD Line: 20204

//  <item> SFDITEM_FIELD__USART10_ST_FEn
//    <name> FEn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x4000380C) Frame Error </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_ST ) </loc>
//      <o.1..1> FEn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: USART10_ST_PEn  -----------------------------------
// SVD Line: 20210

//  <item> SFDITEM_FIELD__USART10_ST_PEn
//    <name> PEn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000380C) Parity Error </i>
//    <check> 
//      <loc> ( (unsigned int) USART10_ST ) </loc>
//      <o.0..0> PEn
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: USART10_ST  -----------------------------------
// SVD Line: 20165

//  <rtree> SFDITEM_REG__USART10_ST
//    <name> ST </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000380C) USART1n Status Register </i>
//    <loc> ( (unsigned int)((USART10_ST >> 0) & 0xFFFFFFFF), ((USART10_ST = (USART10_ST & ~(0xF7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART10_ST_DREn </item>
//    <item> SFDITEM_FIELD__USART10_ST_TXCn </item>
//    <item> SFDITEM_FIELD__USART10_ST_RXCn </item>
//    <item> SFDITEM_FIELD__USART10_ST_WAKEn </item>
//    <item> SFDITEM_FIELD__USART10_ST_DORn </item>
//    <item> SFDITEM_FIELD__USART10_ST_FEn </item>
//    <item> SFDITEM_FIELD__USART10_ST_PEn </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: USART10_BDR  -------------------------------
// SVD Line: 20218

unsigned int USART10_BDR __AT (0x40003810);



// ------------------------------  Field Item: USART10_BDR_BDATA  ---------------------------------
// SVD Line: 20227

//  <item> SFDITEM_FIELD__USART10_BDR_BDATA
//    <name> BDATA </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40003810) The value in this register is used to generate internal baud rate in UART mode or to generate SCK clock in SPI mode </i>
//    <edit> 
//      <loc> ( (unsigned short)((USART10_BDR >> 0) & 0xFFF), ((USART10_BDR = (USART10_BDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART10_BDR  ----------------------------------
// SVD Line: 20218

//  <rtree> SFDITEM_REG__USART10_BDR
//    <name> BDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003810) USART1n Baud Rate Generation Register </i>
//    <loc> ( (unsigned int)((USART10_BDR >> 0) & 0xFFFFFFFF), ((USART10_BDR = (USART10_BDR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART10_BDR_BDATA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: USART10_RDR  -------------------------------
// SVD Line: 20235

unsigned int USART10_RDR __AT (0x40003814);



// ------------------------------  Field Item: USART10_RDR_RDATA  ---------------------------------
// SVD Line: 20244

//  <item> SFDITEM_FIELD__USART10_RDR_RDATA
//    <name> RDATA </name>
//    <r> 
//    <i> [Bits 8..0] RO (@ 0x40003814) Receive Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((USART10_RDR >> 0) & 0x1FF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART10_RDR  ----------------------------------
// SVD Line: 20235

//  <rtree> SFDITEM_REG__USART10_RDR
//    <name> RDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40003814) USART1n Receive Data Register </i>
//    <loc> ( (unsigned int)((USART10_RDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__USART10_RDR_RDATA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: USART10_TDR  -------------------------------
// SVD Line: 20252

unsigned int USART10_TDR __AT (0x40003818);



// ------------------------------  Field Item: USART10_TDR_TDATA  ---------------------------------
// SVD Line: 20261

//  <item> SFDITEM_FIELD__USART10_TDR_TDATA
//    <name> TDATA </name>
//    <rw> 
//    <i> [Bits 8..0] RW (@ 0x40003818) Transmit Data </i>
//    <edit> 
//      <loc> ( (unsigned short)((USART10_TDR >> 0) & 0x1FF), ((USART10_TDR = (USART10_TDR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: USART10_TDR  ----------------------------------
// SVD Line: 20252

//  <rtree> SFDITEM_REG__USART10_TDR
//    <name> TDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003818) USART1n Transmit Data Register </i>
//    <loc> ( (unsigned int)((USART10_TDR >> 0) & 0xFFFFFFFF), ((USART10_TDR = (USART10_TDR & ~(0x1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART10_TDR_TDATA </item>
//  </rtree>
//  


// --------------------------  Register Item Address: USART10_RTODR  ------------------------------
// SVD Line: 20269

unsigned int USART10_RTODR __AT (0x4000381C);



// -----------------------------  Field Item: USART10_RTODR_RTOD  ---------------------------------
// SVD Line: 20278

//  <item> SFDITEM_FIELD__USART10_RTODR_RTOD
//    <name> RTOD </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000381C) USART1n Receive Time Out Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART10_RTODR >> 0) & 0xFF), ((USART10_RTODR = (USART10_RTODR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: USART10_RTODR  ---------------------------------
// SVD Line: 20269

//  <rtree> SFDITEM_REG__USART10_RTODR
//    <name> RTODR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000381C) USART1n Receive Time Out Data Register </i>
//    <loc> ( (unsigned int)((USART10_RTODR >> 0) & 0xFFFFFFFF), ((USART10_RTODR = (USART10_RTODR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART10_RTODR_RTOD </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: USART10_RCDR  ------------------------------
// SVD Line: 20286

unsigned int USART10_RCDR __AT (0x40003820);



// ------------------------------  Field Item: USART10_RCDR_RCDD  ---------------------------------
// SVD Line: 20295

//  <item> SFDITEM_FIELD__USART10_RCDR_RCDD
//    <name> RCDD </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40003820) USART1n Receive Character Detection Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((USART10_RCDR >> 0) & 0xFF), ((USART10_RCDR = (USART10_RCDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: USART10_RCDR  ----------------------------------
// SVD Line: 20286

//  <rtree> SFDITEM_REG__USART10_RCDR
//    <name> RCDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40003820) USART1n Receive Character Detection Data Register </i>
//    <loc> ( (unsigned int)((USART10_RCDR >> 0) & 0xFFFFFFFF), ((USART10_RCDR = (USART10_RCDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__USART10_RCDR_RCDD </item>
//  </rtree>
//  


// --------------------------------  Peripheral View: USART10  ------------------------------------
// SVD Line: 20305

//  <view> USART10
//    <name> USART10 </name>
//    <item> SFDITEM_REG__USART10_CR1 </item>
//    <item> SFDITEM_REG__USART10_CR2 </item>
//    <item> SFDITEM_REG__USART10_CR3 </item>
//    <item> SFDITEM_REG__USART10_ST </item>
//    <item> SFDITEM_REG__USART10_BDR </item>
//    <item> SFDITEM_REG__USART10_RDR </item>
//    <item> SFDITEM_REG__USART10_TDR </item>
//    <item> SFDITEM_REG__USART10_RTODR </item>
//    <item> SFDITEM_REG__USART10_RCDR </item>
//  </view>
//  


// ----------------------------  Register Item Address: UARTn_RBR  --------------------------------
// SVD Line: 20338

unsigned int UARTn_RBR __AT (0x55000000);



// --------------------------------  Field Item: UARTn_RBR_RBR  -----------------------------------
// SVD Line: 20347

//  <item> SFDITEM_FIELD__UARTn_RBR_RBR
//    <name> RBR </name>
//    <r> 
//    <i> [Bits 7..0] RO (@ 0x55000000) UARTn Receive Data Buffer </i>
//    <edit> 
//      <loc> ( (unsigned char)((UARTn_RBR >> 0) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: UARTn_RBR  -----------------------------------
// SVD Line: 20338

//  <rtree> SFDITEM_REG__UARTn_RBR
//    <name> RBR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x55000000) UARTn Receive Data Buffer Register </i>
//    <loc> ( (unsigned int)((UARTn_RBR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__UARTn_RBR_RBR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UARTn_THR  --------------------------------
// SVD Line: 20355

unsigned int UARTn_THR __AT (0x55000000);



// --------------------------------  Field Item: UARTn_THR_THR  -----------------------------------
// SVD Line: 20364

//  <item> SFDITEM_FIELD__UARTn_THR_THR
//    <name> THR </name>
//    <w> 
//    <i> [Bits 7..0] WO (@ 0x55000000) UARTn Transmit Data Hold </i>
//    <edit> 
//      <loc> ( (unsigned char)((UARTn_THR >> 0) & 0x0), ((UARTn_THR = (UARTn_THR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: UARTn_THR  -----------------------------------
// SVD Line: 20355

//  <rtree> SFDITEM_REG__UARTn_THR
//    <name> THR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x55000000) UARTn Transmit Data Hold Register </i>
//    <loc> ( (unsigned int)((UARTn_THR >> 0) & 0xFFFFFFFF), ((UARTn_THR = (UARTn_THR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UARTn_THR_THR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UARTn_IER  --------------------------------
// SVD Line: 20372

unsigned int UARTn_IER __AT (0x55000004);



// -------------------------------  Field Item: UARTn_IER_TXEIE  ----------------------------------
// SVD Line: 20381

//  <item> SFDITEM_FIELD__UARTn_IER_TXEIE
//    <name> TXEIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x55000004) Transmit Empty Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UARTn_IER ) </loc>
//      <o.3..3> TXEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UARTn_IER_RLSIE  ----------------------------------
// SVD Line: 20387

//  <item> SFDITEM_FIELD__UARTn_IER_RLSIE
//    <name> RLSIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x55000004) Receiver Line Status Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UARTn_IER ) </loc>
//      <o.2..2> RLSIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UARTn_IER_THREIE  ----------------------------------
// SVD Line: 20393

//  <item> SFDITEM_FIELD__UARTn_IER_THREIE
//    <name> THREIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x55000004) Transmit Holding Register Empty Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UARTn_IER ) </loc>
//      <o.1..1> THREIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UARTn_IER_DRIE  -----------------------------------
// SVD Line: 20399

//  <item> SFDITEM_FIELD__UARTn_IER_DRIE
//    <name> DRIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x55000004) Data Receive Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UARTn_IER ) </loc>
//      <o.0..0> DRIE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: UARTn_IER  -----------------------------------
// SVD Line: 20372

//  <rtree> SFDITEM_REG__UARTn_IER
//    <name> IER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x55000004) UARTn Interrupt Enable Register </i>
//    <loc> ( (unsigned int)((UARTn_IER >> 0) & 0xFFFFFFFF), ((UARTn_IER = (UARTn_IER & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UARTn_IER_TXEIE </item>
//    <item> SFDITEM_FIELD__UARTn_IER_RLSIE </item>
//    <item> SFDITEM_FIELD__UARTn_IER_THREIE </item>
//    <item> SFDITEM_FIELD__UARTn_IER_DRIE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UARTn_IIR  --------------------------------
// SVD Line: 20407

unsigned int UARTn_IIR __AT (0x55000008);



// --------------------------------  Field Item: UARTn_IIR_TXE  -----------------------------------
// SVD Line: 20416

//  <item> SFDITEM_FIELD__UARTn_IIR_TXE
//    <name> TXE </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x55000008) Transmit Complete Interrupt Source ID </i>
//    <check> 
//      <loc> ( (unsigned int) UARTn_IIR ) </loc>
//      <o.4..4> TXE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UARTn_IIR_IID  -----------------------------------
// SVD Line: 20422

//  <item> SFDITEM_FIELD__UARTn_IIR_IID
//    <name> IID </name>
//    <r> 
//    <i> [Bits 2..1] RO (@ 0x55000008) UARTn Interrupt ID </i>
//    <edit> 
//      <loc> ( (unsigned char)((UARTn_IIR >> 1) & 0x3) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: UARTn_IIR_IPEN  -----------------------------------
// SVD Line: 20428

//  <item> SFDITEM_FIELD__UARTn_IIR_IPEN
//    <name> IPEN </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x55000008) Interrupt Pending </i>
//    <check> 
//      <loc> ( (unsigned int) UARTn_IIR ) </loc>
//      <o.0..0> IPEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: UARTn_IIR  -----------------------------------
// SVD Line: 20407

//  <rtree> SFDITEM_REG__UARTn_IIR
//    <name> IIR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x55000008) UARTn Interrupt ID Register </i>
//    <loc> ( (unsigned int)((UARTn_IIR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__UARTn_IIR_TXE </item>
//    <item> SFDITEM_FIELD__UARTn_IIR_IID </item>
//    <item> SFDITEM_FIELD__UARTn_IIR_IPEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UARTn_LCR  --------------------------------
// SVD Line: 20436

unsigned int UARTn_LCR __AT (0x5500000C);



// -------------------------------  Field Item: UARTn_LCR_BREAK  ----------------------------------
// SVD Line: 20445

//  <item> SFDITEM_FIELD__UARTn_LCR_BREAK
//    <name> BREAK </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x5500000C) Transfer Break Control </i>
//    <check> 
//      <loc> ( (unsigned int) UARTn_LCR ) </loc>
//      <o.6..6> BREAK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UARTn_LCR_STICKP  ----------------------------------
// SVD Line: 20451

//  <item> SFDITEM_FIELD__UARTn_LCR_STICKP
//    <name> STICKP </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x5500000C) Force Parity </i>
//    <check> 
//      <loc> ( (unsigned int) UARTn_LCR ) </loc>
//      <o.5..5> STICKP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UARTn_LCR_PARITY  ----------------------------------
// SVD Line: 20457

//  <item> SFDITEM_FIELD__UARTn_LCR_PARITY
//    <name> PARITY </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x5500000C) Parity Mode and Parity Stuck Selection </i>
//    <check> 
//      <loc> ( (unsigned int) UARTn_LCR ) </loc>
//      <o.4..4> PARITY
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UARTn_LCR_PEN  -----------------------------------
// SVD Line: 20463

//  <item> SFDITEM_FIELD__UARTn_LCR_PEN
//    <name> PEN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x5500000C) Parity Bit Transfer Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UARTn_LCR ) </loc>
//      <o.3..3> PEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UARTn_LCR_STOPBIT  ---------------------------------
// SVD Line: 20469

//  <item> SFDITEM_FIELD__UARTn_LCR_STOPBIT
//    <name> STOPBIT </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x5500000C) Stop Bit Length Selection </i>
//    <check> 
//      <loc> ( (unsigned int) UARTn_LCR ) </loc>
//      <o.2..2> STOPBIT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UARTn_LCR_DLEN  -----------------------------------
// SVD Line: 20475

//  <item> SFDITEM_FIELD__UARTn_LCR_DLEN
//    <name> DLEN </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x5500000C) Data Length Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((UARTn_LCR >> 0) & 0x3), ((UARTn_LCR = (UARTn_LCR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: UARTn_LCR  -----------------------------------
// SVD Line: 20436

//  <rtree> SFDITEM_REG__UARTn_LCR
//    <name> LCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x5500000C) UARTn Line Control Register </i>
//    <loc> ( (unsigned int)((UARTn_LCR >> 0) & 0xFFFFFFFF), ((UARTn_LCR = (UARTn_LCR & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UARTn_LCR_BREAK </item>
//    <item> SFDITEM_FIELD__UARTn_LCR_STICKP </item>
//    <item> SFDITEM_FIELD__UARTn_LCR_PARITY </item>
//    <item> SFDITEM_FIELD__UARTn_LCR_PEN </item>
//    <item> SFDITEM_FIELD__UARTn_LCR_STOPBIT </item>
//    <item> SFDITEM_FIELD__UARTn_LCR_DLEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UARTn_DCR  --------------------------------
// SVD Line: 20483

unsigned int UARTn_DCR __AT (0x55000010);



// -------------------------------  Field Item: UARTn_DCR_LBON  -----------------------------------
// SVD Line: 20492

//  <item> SFDITEM_FIELD__UARTn_DCR_LBON
//    <name> LBON </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x55000010) Local Loopback Test Mode Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UARTn_DCR ) </loc>
//      <o.4..4> LBON
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UARTn_DCR_RXINV  ----------------------------------
// SVD Line: 20498

//  <item> SFDITEM_FIELD__UARTn_DCR_RXINV
//    <name> RXINV </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x55000010) Receive Data Inversion Selection </i>
//    <check> 
//      <loc> ( (unsigned int) UARTn_DCR ) </loc>
//      <o.3..3> RXINV
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UARTn_DCR_TXINV  ----------------------------------
// SVD Line: 20504

//  <item> SFDITEM_FIELD__UARTn_DCR_TXINV
//    <name> TXINV </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x55000010) Transmit Data Inversion Selection </i>
//    <check> 
//      <loc> ( (unsigned int) UARTn_DCR ) </loc>
//      <o.2..2> TXINV
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: UARTn_DCR  -----------------------------------
// SVD Line: 20483

//  <rtree> SFDITEM_REG__UARTn_DCR
//    <name> DCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x55000010) UARTn Data Control Register </i>
//    <loc> ( (unsigned int)((UARTn_DCR >> 0) & 0xFFFFFFFF), ((UARTn_DCR = (UARTn_DCR & ~(0x1CUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1C) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UARTn_DCR_LBON </item>
//    <item> SFDITEM_FIELD__UARTn_DCR_RXINV </item>
//    <item> SFDITEM_FIELD__UARTn_DCR_TXINV </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UARTn_LSR  --------------------------------
// SVD Line: 20512

unsigned int UARTn_LSR __AT (0x55000014);



// -------------------------------  Field Item: UARTn_LSR_TEMT  -----------------------------------
// SVD Line: 20521

//  <item> SFDITEM_FIELD__UARTn_LSR_TEMT
//    <name> TEMT </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x55000014) Transmit Empty </i>
//    <check> 
//      <loc> ( (unsigned int) UARTn_LSR ) </loc>
//      <o.6..6> TEMT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UARTn_LSR_THRE  -----------------------------------
// SVD Line: 20527

//  <item> SFDITEM_FIELD__UARTn_LSR_THRE
//    <name> THRE </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x55000014) Transmit Holding Empty </i>
//    <check> 
//      <loc> ( (unsigned int) UARTn_LSR ) </loc>
//      <o.5..5> THRE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UARTn_LSR_BI  ------------------------------------
// SVD Line: 20533

//  <item> SFDITEM_FIELD__UARTn_LSR_BI
//    <name> BI </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x55000014) Break Condition Indication </i>
//    <check> 
//      <loc> ( (unsigned int) UARTn_LSR ) </loc>
//      <o.4..4> BI
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UARTn_LSR_FE  ------------------------------------
// SVD Line: 20539

//  <item> SFDITEM_FIELD__UARTn_LSR_FE
//    <name> FE </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x55000014) Frame Error Indicator </i>
//    <check> 
//      <loc> ( (unsigned int) UARTn_LSR ) </loc>
//      <o.3..3> FE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UARTn_LSR_PE  ------------------------------------
// SVD Line: 20545

//  <item> SFDITEM_FIELD__UARTn_LSR_PE
//    <name> PE </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x55000014) Parity Error Indicator </i>
//    <check> 
//      <loc> ( (unsigned int) UARTn_LSR ) </loc>
//      <o.2..2> PE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UARTn_LSR_OE  ------------------------------------
// SVD Line: 20551

//  <item> SFDITEM_FIELD__UARTn_LSR_OE
//    <name> OE </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x55000014) Overrun Error Indicator </i>
//    <check> 
//      <loc> ( (unsigned int) UARTn_LSR ) </loc>
//      <o.1..1> OE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UARTn_LSR_DR  ------------------------------------
// SVD Line: 20557

//  <item> SFDITEM_FIELD__UARTn_LSR_DR
//    <name> DR </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x55000014) Data Receive Indicator </i>
//    <check> 
//      <loc> ( (unsigned int) UARTn_LSR ) </loc>
//      <o.0..0> DR
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: UARTn_LSR  -----------------------------------
// SVD Line: 20512

//  <rtree> SFDITEM_REG__UARTn_LSR
//    <name> LSR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x55000014) UARTn Line Status Register </i>
//    <loc> ( (unsigned int)((UARTn_LSR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__UARTn_LSR_TEMT </item>
//    <item> SFDITEM_FIELD__UARTn_LSR_THRE </item>
//    <item> SFDITEM_FIELD__UARTn_LSR_BI </item>
//    <item> SFDITEM_FIELD__UARTn_LSR_FE </item>
//    <item> SFDITEM_FIELD__UARTn_LSR_PE </item>
//    <item> SFDITEM_FIELD__UARTn_LSR_OE </item>
//    <item> SFDITEM_FIELD__UARTn_LSR_DR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UARTn_BDR  --------------------------------
// SVD Line: 20565

unsigned int UARTn_BDR __AT (0x55000020);



// --------------------------------  Field Item: UARTn_BDR_BDR  -----------------------------------
// SVD Line: 20574

//  <item> SFDITEM_FIELD__UARTn_BDR_BDR
//    <name> BDR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x55000020) Baud Rate Divider Latch Value. Baud rate = fUARTnCLK/(16 x BDR[15:0] x 2) </i>
//    <edit> 
//      <loc> ( (unsigned short)((UARTn_BDR >> 0) & 0xFFFF), ((UARTn_BDR = (UARTn_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: UARTn_BDR  -----------------------------------
// SVD Line: 20565

//  <rtree> SFDITEM_REG__UARTn_BDR
//    <name> BDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x55000020) UARTn Baud Rate Divisor Latch Register </i>
//    <loc> ( (unsigned int)((UARTn_BDR >> 0) & 0xFFFFFFFF), ((UARTn_BDR = (UARTn_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UARTn_BDR_BDR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UARTn_BFR  --------------------------------
// SVD Line: 20582

unsigned int UARTn_BFR __AT (0x55000024);



// --------------------------------  Field Item: UARTn_BFR_BFR  -----------------------------------
// SVD Line: 20591

//  <item> SFDITEM_FIELD__UARTn_BFR_BFR
//    <name> BFR </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x55000024) Fraction Counter value </i>
//    <edit> 
//      <loc> ( (unsigned char)((UARTn_BFR >> 0) & 0xFF), ((UARTn_BFR = (UARTn_BFR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: UARTn_BFR  -----------------------------------
// SVD Line: 20582

//  <rtree> SFDITEM_REG__UARTn_BFR
//    <name> BFR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x55000024) UARTn Baud Rate Fractional Counter Value </i>
//    <loc> ( (unsigned int)((UARTn_BFR >> 0) & 0xFFFFFFFF), ((UARTn_BFR = (UARTn_BFR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UARTn_BFR_BFR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UARTn_IDTR  -------------------------------
// SVD Line: 20606

unsigned int UARTn_IDTR __AT (0x55000030);



// -------------------------------  Field Item: UARTn_IDTR_SMS  -----------------------------------
// SVD Line: 20615

//  <item> SFDITEM_FIELD__UARTn_IDTR_SMS
//    <name> SMS </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x55000030) Start Bit Multi Sampling Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UARTn_IDTR ) </loc>
//      <o.7..7> SMS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UARTn_IDTR_DMS  -----------------------------------
// SVD Line: 20621

//  <item> SFDITEM_FIELD__UARTn_IDTR_DMS
//    <name> DMS </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x55000030) Data Bit Multi sampling enable </i>
//    <check> 
//      <loc> ( (unsigned int) UARTn_IDTR ) </loc>
//      <o.6..6> DMS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UARTn_IDTR_WAITVAL  ---------------------------------
// SVD Line: 20627

//  <item> SFDITEM_FIELD__UARTn_IDTR_WAITVAL
//    <name> WAITVAL </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x55000030) Wait Time Value </i>
//    <edit> 
//      <loc> ( (unsigned char)((UARTn_IDTR >> 0) & 0x7), ((UARTn_IDTR = (UARTn_IDTR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: UARTn_IDTR  -----------------------------------
// SVD Line: 20606

//  <rtree> SFDITEM_REG__UARTn_IDTR
//    <name> IDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x55000030) UARTn Inter-frame Delay Time Register </i>
//    <loc> ( (unsigned int)((UARTn_IDTR >> 0) & 0xFFFFFFFF), ((UARTn_IDTR = (UARTn_IDTR & ~(0xC7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xC7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UARTn_IDTR_SMS </item>
//    <item> SFDITEM_FIELD__UARTn_IDTR_DMS </item>
//    <item> SFDITEM_FIELD__UARTn_IDTR_WAITVAL </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: UARTn  -------------------------------------
// SVD Line: 20324

//  <view> UARTn
//    <name> UARTn </name>
//    <item> SFDITEM_REG__UARTn_RBR </item>
//    <item> SFDITEM_REG__UARTn_THR </item>
//    <item> SFDITEM_REG__UARTn_IER </item>
//    <item> SFDITEM_REG__UARTn_IIR </item>
//    <item> SFDITEM_REG__UARTn_LCR </item>
//    <item> SFDITEM_REG__UARTn_DCR </item>
//    <item> SFDITEM_REG__UARTn_LSR </item>
//    <item> SFDITEM_REG__UARTn_BDR </item>
//    <item> SFDITEM_REG__UARTn_BFR </item>
//    <item> SFDITEM_REG__UARTn_IDTR </item>
//  </view>
//  


// ----------------------------  Register Item Address: UART0_RBR  --------------------------------
// SVD Line: 20338

unsigned int UART0_RBR __AT (0x40004000);



// --------------------------------  Field Item: UART0_RBR_RBR  -----------------------------------
// SVD Line: 20347

//  <item> SFDITEM_FIELD__UART0_RBR_RBR
//    <name> RBR </name>
//    <r> 
//    <i> [Bits 7..0] RO (@ 0x40004000) UARTn Receive Data Buffer </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_RBR >> 0) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: UART0_RBR  -----------------------------------
// SVD Line: 20338

//  <rtree> SFDITEM_REG__UART0_RBR
//    <name> RBR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40004000) UARTn Receive Data Buffer Register </i>
//    <loc> ( (unsigned int)((UART0_RBR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__UART0_RBR_RBR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART0_THR  --------------------------------
// SVD Line: 20355

unsigned int UART0_THR __AT (0x40004000);



// --------------------------------  Field Item: UART0_THR_THR  -----------------------------------
// SVD Line: 20364

//  <item> SFDITEM_FIELD__UART0_THR_THR
//    <name> THR </name>
//    <w> 
//    <i> [Bits 7..0] WO (@ 0x40004000) UARTn Transmit Data Hold </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_THR >> 0) & 0x0), ((UART0_THR = (UART0_THR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: UART0_THR  -----------------------------------
// SVD Line: 20355

//  <rtree> SFDITEM_REG__UART0_THR
//    <name> THR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40004000) UARTn Transmit Data Hold Register </i>
//    <loc> ( (unsigned int)((UART0_THR >> 0) & 0xFFFFFFFF), ((UART0_THR = (UART0_THR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_THR_THR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART0_IER  --------------------------------
// SVD Line: 20372

unsigned int UART0_IER __AT (0x40004004);



// -------------------------------  Field Item: UART0_IER_TXEIE  ----------------------------------
// SVD Line: 20381

//  <item> SFDITEM_FIELD__UART0_IER_TXEIE
//    <name> TXEIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40004004) Transmit Empty Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_IER ) </loc>
//      <o.3..3> TXEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_IER_RLSIE  ----------------------------------
// SVD Line: 20387

//  <item> SFDITEM_FIELD__UART0_IER_RLSIE
//    <name> RLSIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40004004) Receiver Line Status Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_IER ) </loc>
//      <o.2..2> RLSIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART0_IER_THREIE  ----------------------------------
// SVD Line: 20393

//  <item> SFDITEM_FIELD__UART0_IER_THREIE
//    <name> THREIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40004004) Transmit Holding Register Empty Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_IER ) </loc>
//      <o.1..1> THREIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_IER_DRIE  -----------------------------------
// SVD Line: 20399

//  <item> SFDITEM_FIELD__UART0_IER_DRIE
//    <name> DRIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40004004) Data Receive Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_IER ) </loc>
//      <o.0..0> DRIE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: UART0_IER  -----------------------------------
// SVD Line: 20372

//  <rtree> SFDITEM_REG__UART0_IER
//    <name> IER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004004) UARTn Interrupt Enable Register </i>
//    <loc> ( (unsigned int)((UART0_IER >> 0) & 0xFFFFFFFF), ((UART0_IER = (UART0_IER & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_IER_TXEIE </item>
//    <item> SFDITEM_FIELD__UART0_IER_RLSIE </item>
//    <item> SFDITEM_FIELD__UART0_IER_THREIE </item>
//    <item> SFDITEM_FIELD__UART0_IER_DRIE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART0_IIR  --------------------------------
// SVD Line: 20407

unsigned int UART0_IIR __AT (0x40004008);



// --------------------------------  Field Item: UART0_IIR_TXE  -----------------------------------
// SVD Line: 20416

//  <item> SFDITEM_FIELD__UART0_IIR_TXE
//    <name> TXE </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40004008) Transmit Complete Interrupt Source ID </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_IIR ) </loc>
//      <o.4..4> TXE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UART0_IIR_IID  -----------------------------------
// SVD Line: 20422

//  <item> SFDITEM_FIELD__UART0_IIR_IID
//    <name> IID </name>
//    <r> 
//    <i> [Bits 2..1] RO (@ 0x40004008) UARTn Interrupt ID </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_IIR >> 1) & 0x3) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: UART0_IIR_IPEN  -----------------------------------
// SVD Line: 20428

//  <item> SFDITEM_FIELD__UART0_IIR_IPEN
//    <name> IPEN </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40004008) Interrupt Pending </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_IIR ) </loc>
//      <o.0..0> IPEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: UART0_IIR  -----------------------------------
// SVD Line: 20407

//  <rtree> SFDITEM_REG__UART0_IIR
//    <name> IIR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40004008) UARTn Interrupt ID Register </i>
//    <loc> ( (unsigned int)((UART0_IIR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__UART0_IIR_TXE </item>
//    <item> SFDITEM_FIELD__UART0_IIR_IID </item>
//    <item> SFDITEM_FIELD__UART0_IIR_IPEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART0_LCR  --------------------------------
// SVD Line: 20436

unsigned int UART0_LCR __AT (0x4000400C);



// -------------------------------  Field Item: UART0_LCR_BREAK  ----------------------------------
// SVD Line: 20445

//  <item> SFDITEM_FIELD__UART0_LCR_BREAK
//    <name> BREAK </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000400C) Transfer Break Control </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_LCR ) </loc>
//      <o.6..6> BREAK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART0_LCR_STICKP  ----------------------------------
// SVD Line: 20451

//  <item> SFDITEM_FIELD__UART0_LCR_STICKP
//    <name> STICKP </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000400C) Force Parity </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_LCR ) </loc>
//      <o.5..5> STICKP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART0_LCR_PARITY  ----------------------------------
// SVD Line: 20457

//  <item> SFDITEM_FIELD__UART0_LCR_PARITY
//    <name> PARITY </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000400C) Parity Mode and Parity Stuck Selection </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_LCR ) </loc>
//      <o.4..4> PARITY
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UART0_LCR_PEN  -----------------------------------
// SVD Line: 20463

//  <item> SFDITEM_FIELD__UART0_LCR_PEN
//    <name> PEN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000400C) Parity Bit Transfer Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_LCR ) </loc>
//      <o.3..3> PEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART0_LCR_STOPBIT  ---------------------------------
// SVD Line: 20469

//  <item> SFDITEM_FIELD__UART0_LCR_STOPBIT
//    <name> STOPBIT </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000400C) Stop Bit Length Selection </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_LCR ) </loc>
//      <o.2..2> STOPBIT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_LCR_DLEN  -----------------------------------
// SVD Line: 20475

//  <item> SFDITEM_FIELD__UART0_LCR_DLEN
//    <name> DLEN </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4000400C) Data Length Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_LCR >> 0) & 0x3), ((UART0_LCR = (UART0_LCR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: UART0_LCR  -----------------------------------
// SVD Line: 20436

//  <rtree> SFDITEM_REG__UART0_LCR
//    <name> LCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000400C) UARTn Line Control Register </i>
//    <loc> ( (unsigned int)((UART0_LCR >> 0) & 0xFFFFFFFF), ((UART0_LCR = (UART0_LCR & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_LCR_BREAK </item>
//    <item> SFDITEM_FIELD__UART0_LCR_STICKP </item>
//    <item> SFDITEM_FIELD__UART0_LCR_PARITY </item>
//    <item> SFDITEM_FIELD__UART0_LCR_PEN </item>
//    <item> SFDITEM_FIELD__UART0_LCR_STOPBIT </item>
//    <item> SFDITEM_FIELD__UART0_LCR_DLEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART0_DCR  --------------------------------
// SVD Line: 20483

unsigned int UART0_DCR __AT (0x40004010);



// -------------------------------  Field Item: UART0_DCR_LBON  -----------------------------------
// SVD Line: 20492

//  <item> SFDITEM_FIELD__UART0_DCR_LBON
//    <name> LBON </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40004010) Local Loopback Test Mode Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_DCR ) </loc>
//      <o.4..4> LBON
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_DCR_RXINV  ----------------------------------
// SVD Line: 20498

//  <item> SFDITEM_FIELD__UART0_DCR_RXINV
//    <name> RXINV </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40004010) Receive Data Inversion Selection </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_DCR ) </loc>
//      <o.3..3> RXINV
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_DCR_TXINV  ----------------------------------
// SVD Line: 20504

//  <item> SFDITEM_FIELD__UART0_DCR_TXINV
//    <name> TXINV </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40004010) Transmit Data Inversion Selection </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_DCR ) </loc>
//      <o.2..2> TXINV
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: UART0_DCR  -----------------------------------
// SVD Line: 20483

//  <rtree> SFDITEM_REG__UART0_DCR
//    <name> DCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004010) UARTn Data Control Register </i>
//    <loc> ( (unsigned int)((UART0_DCR >> 0) & 0xFFFFFFFF), ((UART0_DCR = (UART0_DCR & ~(0x1CUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1C) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_DCR_LBON </item>
//    <item> SFDITEM_FIELD__UART0_DCR_RXINV </item>
//    <item> SFDITEM_FIELD__UART0_DCR_TXINV </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART0_LSR  --------------------------------
// SVD Line: 20512

unsigned int UART0_LSR __AT (0x40004014);



// -------------------------------  Field Item: UART0_LSR_TEMT  -----------------------------------
// SVD Line: 20521

//  <item> SFDITEM_FIELD__UART0_LSR_TEMT
//    <name> TEMT </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40004014) Transmit Empty </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_LSR ) </loc>
//      <o.6..6> TEMT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_LSR_THRE  -----------------------------------
// SVD Line: 20527

//  <item> SFDITEM_FIELD__UART0_LSR_THRE
//    <name> THRE </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40004014) Transmit Holding Empty </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_LSR ) </loc>
//      <o.5..5> THRE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UART0_LSR_BI  ------------------------------------
// SVD Line: 20533

//  <item> SFDITEM_FIELD__UART0_LSR_BI
//    <name> BI </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40004014) Break Condition Indication </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_LSR ) </loc>
//      <o.4..4> BI
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UART0_LSR_FE  ------------------------------------
// SVD Line: 20539

//  <item> SFDITEM_FIELD__UART0_LSR_FE
//    <name> FE </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40004014) Frame Error Indicator </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_LSR ) </loc>
//      <o.3..3> FE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UART0_LSR_PE  ------------------------------------
// SVD Line: 20545

//  <item> SFDITEM_FIELD__UART0_LSR_PE
//    <name> PE </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40004014) Parity Error Indicator </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_LSR ) </loc>
//      <o.2..2> PE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UART0_LSR_OE  ------------------------------------
// SVD Line: 20551

//  <item> SFDITEM_FIELD__UART0_LSR_OE
//    <name> OE </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40004014) Overrun Error Indicator </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_LSR ) </loc>
//      <o.1..1> OE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UART0_LSR_DR  ------------------------------------
// SVD Line: 20557

//  <item> SFDITEM_FIELD__UART0_LSR_DR
//    <name> DR </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40004014) Data Receive Indicator </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_LSR ) </loc>
//      <o.0..0> DR
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: UART0_LSR  -----------------------------------
// SVD Line: 20512

//  <rtree> SFDITEM_REG__UART0_LSR
//    <name> LSR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40004014) UARTn Line Status Register </i>
//    <loc> ( (unsigned int)((UART0_LSR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__UART0_LSR_TEMT </item>
//    <item> SFDITEM_FIELD__UART0_LSR_THRE </item>
//    <item> SFDITEM_FIELD__UART0_LSR_BI </item>
//    <item> SFDITEM_FIELD__UART0_LSR_FE </item>
//    <item> SFDITEM_FIELD__UART0_LSR_PE </item>
//    <item> SFDITEM_FIELD__UART0_LSR_OE </item>
//    <item> SFDITEM_FIELD__UART0_LSR_DR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART0_BDR  --------------------------------
// SVD Line: 20565

unsigned int UART0_BDR __AT (0x40004020);



// --------------------------------  Field Item: UART0_BDR_BDR  -----------------------------------
// SVD Line: 20574

//  <item> SFDITEM_FIELD__UART0_BDR_BDR
//    <name> BDR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40004020) Baud Rate Divider Latch Value. Baud rate = fUARTnCLK/(16 x BDR[15:0] x 2) </i>
//    <edit> 
//      <loc> ( (unsigned short)((UART0_BDR >> 0) & 0xFFFF), ((UART0_BDR = (UART0_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: UART0_BDR  -----------------------------------
// SVD Line: 20565

//  <rtree> SFDITEM_REG__UART0_BDR
//    <name> BDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004020) UARTn Baud Rate Divisor Latch Register </i>
//    <loc> ( (unsigned int)((UART0_BDR >> 0) & 0xFFFFFFFF), ((UART0_BDR = (UART0_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_BDR_BDR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART0_BFR  --------------------------------
// SVD Line: 20582

unsigned int UART0_BFR __AT (0x40004024);



// --------------------------------  Field Item: UART0_BFR_BFR  -----------------------------------
// SVD Line: 20591

//  <item> SFDITEM_FIELD__UART0_BFR_BFR
//    <name> BFR </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40004024) Fraction Counter value </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_BFR >> 0) & 0xFF), ((UART0_BFR = (UART0_BFR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: UART0_BFR  -----------------------------------
// SVD Line: 20582

//  <rtree> SFDITEM_REG__UART0_BFR
//    <name> BFR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004024) UARTn Baud Rate Fractional Counter Value </i>
//    <loc> ( (unsigned int)((UART0_BFR >> 0) & 0xFFFFFFFF), ((UART0_BFR = (UART0_BFR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_BFR_BFR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART0_IDTR  -------------------------------
// SVD Line: 20606

unsigned int UART0_IDTR __AT (0x40004030);



// -------------------------------  Field Item: UART0_IDTR_SMS  -----------------------------------
// SVD Line: 20615

//  <item> SFDITEM_FIELD__UART0_IDTR_SMS
//    <name> SMS </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40004030) Start Bit Multi Sampling Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_IDTR ) </loc>
//      <o.7..7> SMS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART0_IDTR_DMS  -----------------------------------
// SVD Line: 20621

//  <item> SFDITEM_FIELD__UART0_IDTR_DMS
//    <name> DMS </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40004030) Data Bit Multi sampling enable </i>
//    <check> 
//      <loc> ( (unsigned int) UART0_IDTR ) </loc>
//      <o.6..6> DMS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART0_IDTR_WAITVAL  ---------------------------------
// SVD Line: 20627

//  <item> SFDITEM_FIELD__UART0_IDTR_WAITVAL
//    <name> WAITVAL </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40004030) Wait Time Value </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART0_IDTR >> 0) & 0x7), ((UART0_IDTR = (UART0_IDTR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: UART0_IDTR  -----------------------------------
// SVD Line: 20606

//  <rtree> SFDITEM_REG__UART0_IDTR
//    <name> IDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004030) UARTn Inter-frame Delay Time Register </i>
//    <loc> ( (unsigned int)((UART0_IDTR >> 0) & 0xFFFFFFFF), ((UART0_IDTR = (UART0_IDTR & ~(0xC7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xC7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART0_IDTR_SMS </item>
//    <item> SFDITEM_FIELD__UART0_IDTR_DMS </item>
//    <item> SFDITEM_FIELD__UART0_IDTR_WAITVAL </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: UART0  -------------------------------------
// SVD Line: 20637

//  <view> UART0
//    <name> UART0 </name>
//    <item> SFDITEM_REG__UART0_RBR </item>
//    <item> SFDITEM_REG__UART0_THR </item>
//    <item> SFDITEM_REG__UART0_IER </item>
//    <item> SFDITEM_REG__UART0_IIR </item>
//    <item> SFDITEM_REG__UART0_LCR </item>
//    <item> SFDITEM_REG__UART0_DCR </item>
//    <item> SFDITEM_REG__UART0_LSR </item>
//    <item> SFDITEM_REG__UART0_BDR </item>
//    <item> SFDITEM_REG__UART0_BFR </item>
//    <item> SFDITEM_REG__UART0_IDTR </item>
//  </view>
//  


// ----------------------------  Register Item Address: UART1_RBR  --------------------------------
// SVD Line: 20338

unsigned int UART1_RBR __AT (0x40004100);



// --------------------------------  Field Item: UART1_RBR_RBR  -----------------------------------
// SVD Line: 20347

//  <item> SFDITEM_FIELD__UART1_RBR_RBR
//    <name> RBR </name>
//    <r> 
//    <i> [Bits 7..0] RO (@ 0x40004100) UARTn Receive Data Buffer </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART1_RBR >> 0) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: UART1_RBR  -----------------------------------
// SVD Line: 20338

//  <rtree> SFDITEM_REG__UART1_RBR
//    <name> RBR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40004100) UARTn Receive Data Buffer Register </i>
//    <loc> ( (unsigned int)((UART1_RBR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__UART1_RBR_RBR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART1_THR  --------------------------------
// SVD Line: 20355

unsigned int UART1_THR __AT (0x40004100);



// --------------------------------  Field Item: UART1_THR_THR  -----------------------------------
// SVD Line: 20364

//  <item> SFDITEM_FIELD__UART1_THR_THR
//    <name> THR </name>
//    <w> 
//    <i> [Bits 7..0] WO (@ 0x40004100) UARTn Transmit Data Hold </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART1_THR >> 0) & 0x0), ((UART1_THR = (UART1_THR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: UART1_THR  -----------------------------------
// SVD Line: 20355

//  <rtree> SFDITEM_REG__UART1_THR
//    <name> THR </name>
//    <w> 
//    <i> [Bits 31..0] WO (@ 0x40004100) UARTn Transmit Data Hold Register </i>
//    <loc> ( (unsigned int)((UART1_THR >> 0) & 0xFFFFFFFF), ((UART1_THR = (UART1_THR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_THR_THR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART1_IER  --------------------------------
// SVD Line: 20372

unsigned int UART1_IER __AT (0x40004104);



// -------------------------------  Field Item: UART1_IER_TXEIE  ----------------------------------
// SVD Line: 20381

//  <item> SFDITEM_FIELD__UART1_IER_TXEIE
//    <name> TXEIE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40004104) Transmit Empty Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_IER ) </loc>
//      <o.3..3> TXEIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART1_IER_RLSIE  ----------------------------------
// SVD Line: 20387

//  <item> SFDITEM_FIELD__UART1_IER_RLSIE
//    <name> RLSIE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40004104) Receiver Line Status Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_IER ) </loc>
//      <o.2..2> RLSIE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART1_IER_THREIE  ----------------------------------
// SVD Line: 20393

//  <item> SFDITEM_FIELD__UART1_IER_THREIE
//    <name> THREIE </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40004104) Transmit Holding Register Empty Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_IER ) </loc>
//      <o.1..1> THREIE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART1_IER_DRIE  -----------------------------------
// SVD Line: 20399

//  <item> SFDITEM_FIELD__UART1_IER_DRIE
//    <name> DRIE </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40004104) Data Receive Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_IER ) </loc>
//      <o.0..0> DRIE
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: UART1_IER  -----------------------------------
// SVD Line: 20372

//  <rtree> SFDITEM_REG__UART1_IER
//    <name> IER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004104) UARTn Interrupt Enable Register </i>
//    <loc> ( (unsigned int)((UART1_IER >> 0) & 0xFFFFFFFF), ((UART1_IER = (UART1_IER & ~(0xFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_IER_TXEIE </item>
//    <item> SFDITEM_FIELD__UART1_IER_RLSIE </item>
//    <item> SFDITEM_FIELD__UART1_IER_THREIE </item>
//    <item> SFDITEM_FIELD__UART1_IER_DRIE </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART1_IIR  --------------------------------
// SVD Line: 20407

unsigned int UART1_IIR __AT (0x40004108);



// --------------------------------  Field Item: UART1_IIR_TXE  -----------------------------------
// SVD Line: 20416

//  <item> SFDITEM_FIELD__UART1_IIR_TXE
//    <name> TXE </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40004108) Transmit Complete Interrupt Source ID </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_IIR ) </loc>
//      <o.4..4> TXE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UART1_IIR_IID  -----------------------------------
// SVD Line: 20422

//  <item> SFDITEM_FIELD__UART1_IIR_IID
//    <name> IID </name>
//    <r> 
//    <i> [Bits 2..1] RO (@ 0x40004108) UARTn Interrupt ID </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART1_IIR >> 1) & 0x3) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: UART1_IIR_IPEN  -----------------------------------
// SVD Line: 20428

//  <item> SFDITEM_FIELD__UART1_IIR_IPEN
//    <name> IPEN </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40004108) Interrupt Pending </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_IIR ) </loc>
//      <o.0..0> IPEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: UART1_IIR  -----------------------------------
// SVD Line: 20407

//  <rtree> SFDITEM_REG__UART1_IIR
//    <name> IIR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40004108) UARTn Interrupt ID Register </i>
//    <loc> ( (unsigned int)((UART1_IIR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__UART1_IIR_TXE </item>
//    <item> SFDITEM_FIELD__UART1_IIR_IID </item>
//    <item> SFDITEM_FIELD__UART1_IIR_IPEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART1_LCR  --------------------------------
// SVD Line: 20436

unsigned int UART1_LCR __AT (0x4000410C);



// -------------------------------  Field Item: UART1_LCR_BREAK  ----------------------------------
// SVD Line: 20445

//  <item> SFDITEM_FIELD__UART1_LCR_BREAK
//    <name> BREAK </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x4000410C) Transfer Break Control </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_LCR ) </loc>
//      <o.6..6> BREAK
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART1_LCR_STICKP  ----------------------------------
// SVD Line: 20451

//  <item> SFDITEM_FIELD__UART1_LCR_STICKP
//    <name> STICKP </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x4000410C) Force Parity </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_LCR ) </loc>
//      <o.5..5> STICKP
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART1_LCR_PARITY  ----------------------------------
// SVD Line: 20457

//  <item> SFDITEM_FIELD__UART1_LCR_PARITY
//    <name> PARITY </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x4000410C) Parity Mode and Parity Stuck Selection </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_LCR ) </loc>
//      <o.4..4> PARITY
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UART1_LCR_PEN  -----------------------------------
// SVD Line: 20463

//  <item> SFDITEM_FIELD__UART1_LCR_PEN
//    <name> PEN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x4000410C) Parity Bit Transfer Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_LCR ) </loc>
//      <o.3..3> PEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: UART1_LCR_STOPBIT  ---------------------------------
// SVD Line: 20469

//  <item> SFDITEM_FIELD__UART1_LCR_STOPBIT
//    <name> STOPBIT </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x4000410C) Stop Bit Length Selection </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_LCR ) </loc>
//      <o.2..2> STOPBIT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART1_LCR_DLEN  -----------------------------------
// SVD Line: 20475

//  <item> SFDITEM_FIELD__UART1_LCR_DLEN
//    <name> DLEN </name>
//    <rw> 
//    <i> [Bits 1..0] RW (@ 0x4000410C) Data Length Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART1_LCR >> 0) & 0x3), ((UART1_LCR = (UART1_LCR & ~(0x3UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: UART1_LCR  -----------------------------------
// SVD Line: 20436

//  <rtree> SFDITEM_REG__UART1_LCR
//    <name> LCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000410C) UARTn Line Control Register </i>
//    <loc> ( (unsigned int)((UART1_LCR >> 0) & 0xFFFFFFFF), ((UART1_LCR = (UART1_LCR & ~(0x7FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x7F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_LCR_BREAK </item>
//    <item> SFDITEM_FIELD__UART1_LCR_STICKP </item>
//    <item> SFDITEM_FIELD__UART1_LCR_PARITY </item>
//    <item> SFDITEM_FIELD__UART1_LCR_PEN </item>
//    <item> SFDITEM_FIELD__UART1_LCR_STOPBIT </item>
//    <item> SFDITEM_FIELD__UART1_LCR_DLEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART1_DCR  --------------------------------
// SVD Line: 20483

unsigned int UART1_DCR __AT (0x40004110);



// -------------------------------  Field Item: UART1_DCR_LBON  -----------------------------------
// SVD Line: 20492

//  <item> SFDITEM_FIELD__UART1_DCR_LBON
//    <name> LBON </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40004110) Local Loopback Test Mode Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_DCR ) </loc>
//      <o.4..4> LBON
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART1_DCR_RXINV  ----------------------------------
// SVD Line: 20498

//  <item> SFDITEM_FIELD__UART1_DCR_RXINV
//    <name> RXINV </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40004110) Receive Data Inversion Selection </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_DCR ) </loc>
//      <o.3..3> RXINV
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART1_DCR_TXINV  ----------------------------------
// SVD Line: 20504

//  <item> SFDITEM_FIELD__UART1_DCR_TXINV
//    <name> TXINV </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40004110) Transmit Data Inversion Selection </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_DCR ) </loc>
//      <o.2..2> TXINV
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: UART1_DCR  -----------------------------------
// SVD Line: 20483

//  <rtree> SFDITEM_REG__UART1_DCR
//    <name> DCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004110) UARTn Data Control Register </i>
//    <loc> ( (unsigned int)((UART1_DCR >> 0) & 0xFFFFFFFF), ((UART1_DCR = (UART1_DCR & ~(0x1CUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1C) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_DCR_LBON </item>
//    <item> SFDITEM_FIELD__UART1_DCR_RXINV </item>
//    <item> SFDITEM_FIELD__UART1_DCR_TXINV </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART1_LSR  --------------------------------
// SVD Line: 20512

unsigned int UART1_LSR __AT (0x40004114);



// -------------------------------  Field Item: UART1_LSR_TEMT  -----------------------------------
// SVD Line: 20521

//  <item> SFDITEM_FIELD__UART1_LSR_TEMT
//    <name> TEMT </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x40004114) Transmit Empty </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_LSR ) </loc>
//      <o.6..6> TEMT
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART1_LSR_THRE  -----------------------------------
// SVD Line: 20527

//  <item> SFDITEM_FIELD__UART1_LSR_THRE
//    <name> THRE </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x40004114) Transmit Holding Empty </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_LSR ) </loc>
//      <o.5..5> THRE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UART1_LSR_BI  ------------------------------------
// SVD Line: 20533

//  <item> SFDITEM_FIELD__UART1_LSR_BI
//    <name> BI </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x40004114) Break Condition Indication </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_LSR ) </loc>
//      <o.4..4> BI
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UART1_LSR_FE  ------------------------------------
// SVD Line: 20539

//  <item> SFDITEM_FIELD__UART1_LSR_FE
//    <name> FE </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x40004114) Frame Error Indicator </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_LSR ) </loc>
//      <o.3..3> FE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UART1_LSR_PE  ------------------------------------
// SVD Line: 20545

//  <item> SFDITEM_FIELD__UART1_LSR_PE
//    <name> PE </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40004114) Parity Error Indicator </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_LSR ) </loc>
//      <o.2..2> PE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UART1_LSR_OE  ------------------------------------
// SVD Line: 20551

//  <item> SFDITEM_FIELD__UART1_LSR_OE
//    <name> OE </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40004114) Overrun Error Indicator </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_LSR ) </loc>
//      <o.1..1> OE
//    </check>
//  </item>
//  


// --------------------------------  Field Item: UART1_LSR_DR  ------------------------------------
// SVD Line: 20557

//  <item> SFDITEM_FIELD__UART1_LSR_DR
//    <name> DR </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x40004114) Data Receive Indicator </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_LSR ) </loc>
//      <o.0..0> DR
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: UART1_LSR  -----------------------------------
// SVD Line: 20512

//  <rtree> SFDITEM_REG__UART1_LSR
//    <name> LSR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40004114) UARTn Line Status Register </i>
//    <loc> ( (unsigned int)((UART1_LSR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__UART1_LSR_TEMT </item>
//    <item> SFDITEM_FIELD__UART1_LSR_THRE </item>
//    <item> SFDITEM_FIELD__UART1_LSR_BI </item>
//    <item> SFDITEM_FIELD__UART1_LSR_FE </item>
//    <item> SFDITEM_FIELD__UART1_LSR_PE </item>
//    <item> SFDITEM_FIELD__UART1_LSR_OE </item>
//    <item> SFDITEM_FIELD__UART1_LSR_DR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART1_BDR  --------------------------------
// SVD Line: 20565

unsigned int UART1_BDR __AT (0x40004120);



// --------------------------------  Field Item: UART1_BDR_BDR  -----------------------------------
// SVD Line: 20574

//  <item> SFDITEM_FIELD__UART1_BDR_BDR
//    <name> BDR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40004120) Baud Rate Divider Latch Value. Baud rate = fUARTnCLK/(16 x BDR[15:0] x 2) </i>
//    <edit> 
//      <loc> ( (unsigned short)((UART1_BDR >> 0) & 0xFFFF), ((UART1_BDR = (UART1_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: UART1_BDR  -----------------------------------
// SVD Line: 20565

//  <rtree> SFDITEM_REG__UART1_BDR
//    <name> BDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004120) UARTn Baud Rate Divisor Latch Register </i>
//    <loc> ( (unsigned int)((UART1_BDR >> 0) & 0xFFFFFFFF), ((UART1_BDR = (UART1_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_BDR_BDR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART1_BFR  --------------------------------
// SVD Line: 20582

unsigned int UART1_BFR __AT (0x40004124);



// --------------------------------  Field Item: UART1_BFR_BFR  -----------------------------------
// SVD Line: 20591

//  <item> SFDITEM_FIELD__UART1_BFR_BFR
//    <name> BFR </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40004124) Fraction Counter value </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART1_BFR >> 0) & 0xFF), ((UART1_BFR = (UART1_BFR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: UART1_BFR  -----------------------------------
// SVD Line: 20582

//  <rtree> SFDITEM_REG__UART1_BFR
//    <name> BFR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004124) UARTn Baud Rate Fractional Counter Value </i>
//    <loc> ( (unsigned int)((UART1_BFR >> 0) & 0xFFFFFFFF), ((UART1_BFR = (UART1_BFR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_BFR_BFR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: UART1_IDTR  -------------------------------
// SVD Line: 20606

unsigned int UART1_IDTR __AT (0x40004130);



// -------------------------------  Field Item: UART1_IDTR_SMS  -----------------------------------
// SVD Line: 20615

//  <item> SFDITEM_FIELD__UART1_IDTR_SMS
//    <name> SMS </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40004130) Start Bit Multi Sampling Enable </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_IDTR ) </loc>
//      <o.7..7> SMS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: UART1_IDTR_DMS  -----------------------------------
// SVD Line: 20621

//  <item> SFDITEM_FIELD__UART1_IDTR_DMS
//    <name> DMS </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40004130) Data Bit Multi sampling enable </i>
//    <check> 
//      <loc> ( (unsigned int) UART1_IDTR ) </loc>
//      <o.6..6> DMS
//    </check>
//  </item>
//  


// -----------------------------  Field Item: UART1_IDTR_WAITVAL  ---------------------------------
// SVD Line: 20627

//  <item> SFDITEM_FIELD__UART1_IDTR_WAITVAL
//    <name> WAITVAL </name>
//    <rw> 
//    <i> [Bits 2..0] RW (@ 0x40004130) Wait Time Value </i>
//    <edit> 
//      <loc> ( (unsigned char)((UART1_IDTR >> 0) & 0x7), ((UART1_IDTR = (UART1_IDTR & ~(0x7UL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: UART1_IDTR  -----------------------------------
// SVD Line: 20606

//  <rtree> SFDITEM_REG__UART1_IDTR
//    <name> IDTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004130) UARTn Inter-frame Delay Time Register </i>
//    <loc> ( (unsigned int)((UART1_IDTR >> 0) & 0xFFFFFFFF), ((UART1_IDTR = (UART1_IDTR & ~(0xC7UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xC7) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__UART1_IDTR_SMS </item>
//    <item> SFDITEM_FIELD__UART1_IDTR_DMS </item>
//    <item> SFDITEM_FIELD__UART1_IDTR_WAITVAL </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: UART1  -------------------------------------
// SVD Line: 20656

//  <view> UART1
//    <name> UART1 </name>
//    <item> SFDITEM_REG__UART1_RBR </item>
//    <item> SFDITEM_REG__UART1_THR </item>
//    <item> SFDITEM_REG__UART1_IER </item>
//    <item> SFDITEM_REG__UART1_IIR </item>
//    <item> SFDITEM_REG__UART1_LCR </item>
//    <item> SFDITEM_REG__UART1_DCR </item>
//    <item> SFDITEM_REG__UART1_LSR </item>
//    <item> SFDITEM_REG__UART1_BDR </item>
//    <item> SFDITEM_REG__UART1_BFR </item>
//    <item> SFDITEM_REG__UART1_IDTR </item>
//  </view>
//  


// ----------------------------  Register Item Address: LPUART_CR1  -------------------------------
// SVD Line: 20694

unsigned int LPUART_CR1 __AT (0x40005C00);



// -------------------------------  Field Item: LPUART_CR1_PEN  -----------------------------------
// SVD Line: 20703

//  <item> SFDITEM_FIELD__LPUART_CR1_PEN
//    <name> PEN </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40005C00) Parity Enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_CR1 ) </loc>
//      <o.14..14> PEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART_CR1_STKPEN  ---------------------------------
// SVD Line: 20709

//  <item> SFDITEM_FIELD__LPUART_CR1_STKPEN
//    <name> STKPEN </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40005C00) Stick Parity Enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_CR1 ) </loc>
//      <o.13..13> STKPEN
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPUART_CR1_PSEL  ----------------------------------
// SVD Line: 20715

//  <item> SFDITEM_FIELD__LPUART_CR1_PSEL
//    <name> PSEL </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40005C00) Parity Selection </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_CR1 ) </loc>
//      <o.12..12> PSEL
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPUART_CR1_DLEN  ----------------------------------
// SVD Line: 20721

//  <item> SFDITEM_FIELD__LPUART_CR1_DLEN
//    <name> DLEN </name>
//    <rw> 
//    <i> [Bits 10..9] RW (@ 0x40005C00) Data Length Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((LPUART_CR1 >> 9) & 0x3), ((LPUART_CR1 = (LPUART_CR1 & ~(0x3UL << 9 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 9 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: LPUART_CR1_STOPB  ----------------------------------
// SVD Line: 20727

//  <item> SFDITEM_FIELD__LPUART_CR1_STOPB
//    <name> STOPB </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40005C00) Stop </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_CR1 ) </loc>
//      <o.7..7> STOPB
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPUART_CR1_OVRS  ----------------------------------
// SVD Line: 20733

//  <item> SFDITEM_FIELD__LPUART_CR1_OVRS
//    <name> OVRS </name>
//    <rw> 
//    <i> [Bits 6..5] RW (@ 0x40005C00) Oversampling Selection </i>
//    <edit> 
//      <loc> ( (unsigned char)((LPUART_CR1 >> 5) & 0x3), ((LPUART_CR1 = (LPUART_CR1 & ~(0x3UL << 5 )) | ((unsigned long)(Gui_u8:GuiVal & 0x3) << 5 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: LPUART_CR1_HDCOM  ----------------------------------
// SVD Line: 20739

//  <item> SFDITEM_FIELD__LPUART_CR1_HDCOM
//    <name> HDCOM </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40005C00) 1-wire Half-Duplex Communication </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_CR1 ) </loc>
//      <o.4..4> HDCOM
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPUART_CR1_TXE  -----------------------------------
// SVD Line: 20745

//  <item> SFDITEM_FIELD__LPUART_CR1_TXE
//    <name> TXE </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40005C00) Enable the transmitter unit. </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_CR1 ) </loc>
//      <o.3..3> TXE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPUART_CR1_RXE  -----------------------------------
// SVD Line: 20751

//  <item> SFDITEM_FIELD__LPUART_CR1_RXE
//    <name> RXE </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40005C00) Enable the receiver unit. </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_CR1 ) </loc>
//      <o.2..2> RXE
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART_CR1_WAKEN  ----------------------------------
// SVD Line: 20757

//  <item> SFDITEM_FIELD__LPUART_CR1_WAKEN
//    <name> WAKEN </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005C00) Wake-Up Function bit in Deep Sleep Mode </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_CR1 ) </loc>
//      <o.1..1> WAKEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART_CR1_LPUEN  ----------------------------------
// SVD Line: 20763

//  <item> SFDITEM_FIELD__LPUART_CR1_LPUEN
//    <name> LPUEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005C00) Low Power UART Enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_CR1 ) </loc>
//      <o.0..0> LPUEN
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: LPUART_CR1  -----------------------------------
// SVD Line: 20694

//  <rtree> SFDITEM_REG__LPUART_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005C00) LPUART Control Register 1 </i>
//    <loc> ( (unsigned int)((LPUART_CR1 >> 0) & 0xFFFFFFFF), ((LPUART_CR1 = (LPUART_CR1 & ~(0x76FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x76FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPUART_CR1_PEN </item>
//    <item> SFDITEM_FIELD__LPUART_CR1_STKPEN </item>
//    <item> SFDITEM_FIELD__LPUART_CR1_PSEL </item>
//    <item> SFDITEM_FIELD__LPUART_CR1_DLEN </item>
//    <item> SFDITEM_FIELD__LPUART_CR1_STOPB </item>
//    <item> SFDITEM_FIELD__LPUART_CR1_OVRS </item>
//    <item> SFDITEM_FIELD__LPUART_CR1_HDCOM </item>
//    <item> SFDITEM_FIELD__LPUART_CR1_TXE </item>
//    <item> SFDITEM_FIELD__LPUART_CR1_RXE </item>
//    <item> SFDITEM_FIELD__LPUART_CR1_WAKEN </item>
//    <item> SFDITEM_FIELD__LPUART_CR1_LPUEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: LPUART_CR2  -------------------------------
// SVD Line: 20771

unsigned int LPUART_CR2 __AT (0x40005C04);



// ------------------------------  Field Item: LPUART_CR2_DEALST  ---------------------------------
// SVD Line: 20780

//  <item> SFDITEM_FIELD__LPUART_CR2_DEALST
//    <name> DEALST </name>
//    <rw> 
//    <i> [Bits 20..16] RW (@ 0x40005C04) DE Pin Active Level Start Time </i>
//    <edit> 
//      <loc> ( (unsigned char)((LPUART_CR2 >> 16) & 0x1F), ((LPUART_CR2 = (LPUART_CR2 & ~(0x1FUL << 16 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: LPUART_CR2_DEALFT  ---------------------------------
// SVD Line: 20786

//  <item> SFDITEM_FIELD__LPUART_CR2_DEALFT
//    <name> DEALFT </name>
//    <rw> 
//    <i> [Bits 12..8] RW (@ 0x40005C04) DE Pin Active Level Finish Time </i>
//    <edit> 
//      <loc> ( (unsigned char)((LPUART_CR2 >> 8) & 0x1F), ((LPUART_CR2 = (LPUART_CR2 & ~(0x1FUL << 8 )) | ((unsigned long)(Gui_u8:GuiVal & 0x1F) << 8 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: LPUART_CR2_DEPOL  ----------------------------------
// SVD Line: 20792

//  <item> SFDITEM_FIELD__LPUART_CR2_DEPOL
//    <name> DEPOL </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40005C04) DE Pin Polarity Selection </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_CR2 ) </loc>
//      <o.7..7> DEPOL
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART_CR2_DEPEN  ----------------------------------
// SVD Line: 20798

//  <item> SFDITEM_FIELD__LPUART_CR2_DEPEN
//    <name> DEPEN </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40005C04) DE Pin Function Enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_CR2 ) </loc>
//      <o.6..6> DEPEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART_CR2_RCDEN  ----------------------------------
// SVD Line: 20804

//  <item> SFDITEM_FIELD__LPUART_CR2_RCDEN
//    <name> RCDEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40005C04) Receive Character Detection Function Enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_CR2 ) </loc>
//      <o.4..4> RCDEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART_CR2_RTOEN  ----------------------------------
// SVD Line: 20810

//  <item> SFDITEM_FIELD__LPUART_CR2_RTOEN
//    <name> RTOEN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40005C04) Receive Time Out Function Enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_CR2 ) </loc>
//      <o.3..3> RTOEN
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: LPUART_CR2  -----------------------------------
// SVD Line: 20771

//  <rtree> SFDITEM_REG__LPUART_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005C04) LPUART Control Register 2 </i>
//    <loc> ( (unsigned int)((LPUART_CR2 >> 0) & 0xFFFFFFFF), ((LPUART_CR2 = (LPUART_CR2 & ~(0x1F1FD8UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x1F1FD8) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPUART_CR2_DEALST </item>
//    <item> SFDITEM_FIELD__LPUART_CR2_DEALFT </item>
//    <item> SFDITEM_FIELD__LPUART_CR2_DEPOL </item>
//    <item> SFDITEM_FIELD__LPUART_CR2_DEPEN </item>
//    <item> SFDITEM_FIELD__LPUART_CR2_RCDEN </item>
//    <item> SFDITEM_FIELD__LPUART_CR2_RTOEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: LPUART_IER  -------------------------------
// SVD Line: 20818

unsigned int LPUART_IER __AT (0x40005C10);



// ------------------------------  Field Item: LPUART_IER_RCDIEN  ---------------------------------
// SVD Line: 20827

//  <item> SFDITEM_FIELD__LPUART_IER_RCDIEN
//    <name> RCDIEN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40005C10) Receive Character Detection Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_IER ) </loc>
//      <o.7..7> RCDIEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART_IER_RTOIEN  ---------------------------------
// SVD Line: 20833

//  <item> SFDITEM_FIELD__LPUART_IER_RTOIEN
//    <name> RTOIEN </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40005C10) Receive Time Out Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_IER ) </loc>
//      <o.6..6> RTOIEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART_IER_SBDIEN  ---------------------------------
// SVD Line: 20839

//  <item> SFDITEM_FIELD__LPUART_IER_SBDIEN
//    <name> SBDIEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40005C10) Start Bit Detection Interrupt Enable bit in Deep Sleep Mode </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_IER ) </loc>
//      <o.4..4> SBDIEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART_IER_TXCIEN  ---------------------------------
// SVD Line: 20845

//  <item> SFDITEM_FIELD__LPUART_IER_TXCIEN
//    <name> TXCIEN </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40005C10) Transmit Complete Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_IER ) </loc>
//      <o.2..2> TXCIEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART_IER_RXCIEN  ---------------------------------
// SVD Line: 20851

//  <item> SFDITEM_FIELD__LPUART_IER_RXCIEN
//    <name> RXCIEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005C10) Receive Data Register Not Empty Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_IER ) </loc>
//      <o.0..0> RXCIEN
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: LPUART_IER  -----------------------------------
// SVD Line: 20818

//  <rtree> SFDITEM_REG__LPUART_IER
//    <name> IER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005C10) LPUART Interrupt Enable Register </i>
//    <loc> ( (unsigned int)((LPUART_IER >> 0) & 0xFFFFFFFF), ((LPUART_IER = (LPUART_IER & ~(0xD5UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xD5) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPUART_IER_RCDIEN </item>
//    <item> SFDITEM_FIELD__LPUART_IER_RTOIEN </item>
//    <item> SFDITEM_FIELD__LPUART_IER_SBDIEN </item>
//    <item> SFDITEM_FIELD__LPUART_IER_TXCIEN </item>
//    <item> SFDITEM_FIELD__LPUART_IER_RXCIEN </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: LPUART_IFSR  -------------------------------
// SVD Line: 20859

unsigned int LPUART_IFSR __AT (0x40005C14);



// -------------------------------  Field Item: LPUART_IFSR_DOR  ----------------------------------
// SVD Line: 20868

//  <item> SFDITEM_FIELD__LPUART_IFSR_DOR
//    <name> DOR </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005C14) Data Overrun </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_IFSR ) </loc>
//      <o.15..15> DOR
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPUART_IFSR_FE  -----------------------------------
// SVD Line: 20874

//  <item> SFDITEM_FIELD__LPUART_IFSR_FE
//    <name> FE </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40005C14) Frame Error </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_IFSR ) </loc>
//      <o.14..14> FE
//    </check>
//  </item>
//  


// -------------------------------  Field Item: LPUART_IFSR_PE  -----------------------------------
// SVD Line: 20880

//  <item> SFDITEM_FIELD__LPUART_IFSR_PE
//    <name> PE </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40005C14) Parity Error </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_IFSR ) </loc>
//      <o.13..13> PE
//    </check>
//  </item>
//  


// -----------------------------  Field Item: LPUART_IFSR_RXBUSY  ---------------------------------
// SVD Line: 20886

//  <item> SFDITEM_FIELD__LPUART_IFSR_RXBUSY
//    <name> RXBUSY </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x40005C14) RXD Line Busy </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_IFSR ) </loc>
//      <o.12..12> RXBUSY
//    </check>
//  </item>
//  


// ----------------------------  Field Item: LPUART_IFSR_RCDIFLAG  --------------------------------
// SVD Line: 20892

//  <item> SFDITEM_FIELD__LPUART_IFSR_RCDIFLAG
//    <name> RCDIFLAG </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40005C14) Receive Character detection Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_IFSR ) </loc>
//      <o.7..7> RCDIFLAG
//    </check>
//  </item>
//  


// ----------------------------  Field Item: LPUART_IFSR_RTOIFLAG  --------------------------------
// SVD Line: 20898

//  <item> SFDITEM_FIELD__LPUART_IFSR_RTOIFLAG
//    <name> RTOIFLAG </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40005C14) Receive Time Out Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_IFSR ) </loc>
//      <o.6..6> RTOIFLAG
//    </check>
//  </item>
//  


// ----------------------------  Field Item: LPUART_IFSR_SBDIFLAG  --------------------------------
// SVD Line: 20904

//  <item> SFDITEM_FIELD__LPUART_IFSR_SBDIFLAG
//    <name> SBDIFLAG </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40005C14) Start Bit Detection Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_IFSR ) </loc>
//      <o.4..4> SBDIFLAG
//    </check>
//  </item>
//  


// ----------------------------  Field Item: LPUART_IFSR_TXCIFLAG  --------------------------------
// SVD Line: 20910

//  <item> SFDITEM_FIELD__LPUART_IFSR_TXCIFLAG
//    <name> TXCIFLAG </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40005C14) Transmit Complete Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_IFSR ) </loc>
//      <o.2..2> TXCIFLAG
//    </check>
//  </item>
//  


// ----------------------------  Field Item: LPUART_IFSR_RXCIFLAG  --------------------------------
// SVD Line: 20916

//  <item> SFDITEM_FIELD__LPUART_IFSR_RXCIFLAG
//    <name> RXCIFLAG </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005C14) Receive Data Register Not Empty Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_IFSR ) </loc>
//      <o.0..0> RXCIFLAG
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: LPUART_IFSR  ----------------------------------
// SVD Line: 20859

//  <rtree> SFDITEM_REG__LPUART_IFSR
//    <name> IFSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005C14) LPUART Interrupt Flag and Status Register </i>
//    <loc> ( (unsigned int)((LPUART_IFSR >> 0) & 0xFFFFFFFF), ((LPUART_IFSR = (LPUART_IFSR & ~(0xE0D5UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xE0D5) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPUART_IFSR_DOR </item>
//    <item> SFDITEM_FIELD__LPUART_IFSR_FE </item>
//    <item> SFDITEM_FIELD__LPUART_IFSR_PE </item>
//    <item> SFDITEM_FIELD__LPUART_IFSR_RXBUSY </item>
//    <item> SFDITEM_FIELD__LPUART_IFSR_RCDIFLAG </item>
//    <item> SFDITEM_FIELD__LPUART_IFSR_RTOIFLAG </item>
//    <item> SFDITEM_FIELD__LPUART_IFSR_SBDIFLAG </item>
//    <item> SFDITEM_FIELD__LPUART_IFSR_TXCIFLAG </item>
//    <item> SFDITEM_FIELD__LPUART_IFSR_RXCIFLAG </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: LPUART_RDR  -------------------------------
// SVD Line: 20924

unsigned int LPUART_RDR __AT (0x40005C18);



// ------------------------------  Field Item: LPUART_RDR_RDATA  ----------------------------------
// SVD Line: 20933

//  <item> SFDITEM_FIELD__LPUART_RDR_RDATA
//    <name> RDATA </name>
//    <r> 
//    <i> [Bits 7..0] RO (@ 0x40005C18) Receive Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((LPUART_RDR >> 0) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: LPUART_RDR  -----------------------------------
// SVD Line: 20924

//  <rtree> SFDITEM_REG__LPUART_RDR
//    <name> RDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40005C18) LPUART Receive Data Register </i>
//    <loc> ( (unsigned int)((LPUART_RDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__LPUART_RDR_RDATA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: LPUART_TDR  -------------------------------
// SVD Line: 20941

unsigned int LPUART_TDR __AT (0x40005C1C);



// ------------------------------  Field Item: LPUART_TDR_TDATA  ----------------------------------
// SVD Line: 20950

//  <item> SFDITEM_FIELD__LPUART_TDR_TDATA
//    <name> TDATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40005C1C) Transmit Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((LPUART_TDR >> 0) & 0xFF), ((LPUART_TDR = (LPUART_TDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: LPUART_TDR  -----------------------------------
// SVD Line: 20941

//  <rtree> SFDITEM_REG__LPUART_TDR
//    <name> TDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005C1C) LPUART Transmit Data Register </i>
//    <loc> ( (unsigned int)((LPUART_TDR >> 0) & 0xFFFFFFFF), ((LPUART_TDR = (LPUART_TDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPUART_TDR_TDATA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: LPUART_BDR  -------------------------------
// SVD Line: 20958

unsigned int LPUART_BDR __AT (0x40005C20);



// ------------------------------  Field Item: LPUART_BDR_BDATA  ----------------------------------
// SVD Line: 20967

//  <item> SFDITEM_FIELD__LPUART_BDR_BDATA
//    <name> BDATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40005C20) These bits are used to generate baud rate </i>
//    <edit> 
//      <loc> ( (unsigned short)((LPUART_BDR >> 0) & 0xFFFF), ((LPUART_BDR = (LPUART_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: LPUART_BDR  -----------------------------------
// SVD Line: 20958

//  <rtree> SFDITEM_REG__LPUART_BDR
//    <name> BDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005C20) LPUART Baud Rate Data Register </i>
//    <loc> ( (unsigned int)((LPUART_BDR >> 0) & 0xFFFFFFFF), ((LPUART_BDR = (LPUART_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPUART_BDR_BDATA </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: LPUART_BCMP  -------------------------------
// SVD Line: 20975

unsigned int LPUART_BCMP __AT (0x40005C24);



// ------------------------------  Field Item: LPUART_BCMP_BCMPS  ---------------------------------
// SVD Line: 20984

//  <item> SFDITEM_FIELD__LPUART_BCMP_BCMPS
//    <name> BCMPS </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005C24) Baud Rate Compensation Sign </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_BCMP ) </loc>
//      <o.15..15> BCMPS
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART_BCMP_BCMP8  ---------------------------------
// SVD Line: 20990

//  <item> SFDITEM_FIELD__LPUART_BCMP_BCMP8
//    <name> BCMP8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40005C24) Baud Rate Compensation 8 </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_BCMP ) </loc>
//      <o.8..8> BCMP8
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART_BCMP_BCMP7  ---------------------------------
// SVD Line: 20996

//  <item> SFDITEM_FIELD__LPUART_BCMP_BCMP7
//    <name> BCMP7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40005C24) Baud Rate Compensation 7 </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_BCMP ) </loc>
//      <o.7..7> BCMP7
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART_BCMP_BCMP6  ---------------------------------
// SVD Line: 21002

//  <item> SFDITEM_FIELD__LPUART_BCMP_BCMP6
//    <name> BCMP6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40005C24) Baud Rate Compensation 6 </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_BCMP ) </loc>
//      <o.6..6> BCMP6
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART_BCMP_BCMP5  ---------------------------------
// SVD Line: 21008

//  <item> SFDITEM_FIELD__LPUART_BCMP_BCMP5
//    <name> BCMP5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40005C24) Baud Rate Compensation 5 </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_BCMP ) </loc>
//      <o.5..5> BCMP5
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART_BCMP_BCMP4  ---------------------------------
// SVD Line: 21014

//  <item> SFDITEM_FIELD__LPUART_BCMP_BCMP4
//    <name> BCMP4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40005C24) Baud Rate Compensation 4 </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_BCMP ) </loc>
//      <o.4..4> BCMP4
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART_BCMP_BCMP3  ---------------------------------
// SVD Line: 21020

//  <item> SFDITEM_FIELD__LPUART_BCMP_BCMP3
//    <name> BCMP3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40005C24) Baud Rate Compensation 3 </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_BCMP ) </loc>
//      <o.3..3> BCMP3
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART_BCMP_BCMP2  ---------------------------------
// SVD Line: 21026

//  <item> SFDITEM_FIELD__LPUART_BCMP_BCMP2
//    <name> BCMP2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40005C24) Baud Rate Compensation 2 </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_BCMP ) </loc>
//      <o.2..2> BCMP2
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART_BCMP_BCMP1  ---------------------------------
// SVD Line: 21032

//  <item> SFDITEM_FIELD__LPUART_BCMP_BCMP1
//    <name> BCMP1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005C24) Baud Rate Compensation 1 </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_BCMP ) </loc>
//      <o.1..1> BCMP1
//    </check>
//  </item>
//  


// ------------------------------  Field Item: LPUART_BCMP_BCMP0  ---------------------------------
// SVD Line: 21038

//  <item> SFDITEM_FIELD__LPUART_BCMP_BCMP0
//    <name> BCMP0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005C24) Baud Rate Compensation 0 </i>
//    <check> 
//      <loc> ( (unsigned int) LPUART_BCMP ) </loc>
//      <o.0..0> BCMP0
//    </check>
//  </item>
//  


// -------------------------------  Register RTree: LPUART_BCMP  ----------------------------------
// SVD Line: 20975

//  <rtree> SFDITEM_REG__LPUART_BCMP
//    <name> BCMP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005C24) LPUART Baud Rate Compensation Register </i>
//    <loc> ( (unsigned int)((LPUART_BCMP >> 0) & 0xFFFFFFFF), ((LPUART_BCMP = (LPUART_BCMP & ~(0x81FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x81FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPUART_BCMP_BCMPS </item>
//    <item> SFDITEM_FIELD__LPUART_BCMP_BCMP8 </item>
//    <item> SFDITEM_FIELD__LPUART_BCMP_BCMP7 </item>
//    <item> SFDITEM_FIELD__LPUART_BCMP_BCMP6 </item>
//    <item> SFDITEM_FIELD__LPUART_BCMP_BCMP5 </item>
//    <item> SFDITEM_FIELD__LPUART_BCMP_BCMP4 </item>
//    <item> SFDITEM_FIELD__LPUART_BCMP_BCMP3 </item>
//    <item> SFDITEM_FIELD__LPUART_BCMP_BCMP2 </item>
//    <item> SFDITEM_FIELD__LPUART_BCMP_BCMP1 </item>
//    <item> SFDITEM_FIELD__LPUART_BCMP_BCMP0 </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: LPUART_RTODR  ------------------------------
// SVD Line: 21046

unsigned int LPUART_RTODR __AT (0x40005C28);



// ------------------------------  Field Item: LPUART_RTODR_RTOD  ---------------------------------
// SVD Line: 21055

//  <item> SFDITEM_FIELD__LPUART_RTODR_RTOD
//    <name> RTOD </name>
//    <rw> 
//    <i> [Bits 23..0] RW (@ 0x40005C28) LPUART Receive Time Out Data </i>
//    <edit> 
//      <loc> ( (unsigned int)((LPUART_RTODR >> 0) & 0xFFFFFF), ((LPUART_RTODR = (LPUART_RTODR & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: LPUART_RTODR  ----------------------------------
// SVD Line: 21046

//  <rtree> SFDITEM_REG__LPUART_RTODR
//    <name> RTODR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005C28) LPUART Receive Time Out Data Register </i>
//    <loc> ( (unsigned int)((LPUART_RTODR >> 0) & 0xFFFFFFFF), ((LPUART_RTODR = (LPUART_RTODR & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPUART_RTODR_RTOD </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: LPUART_RCDR  -------------------------------
// SVD Line: 21063

unsigned int LPUART_RCDR __AT (0x40005C2C);



// ------------------------------  Field Item: LPUART_RCDR_RCDD  ----------------------------------
// SVD Line: 21072

//  <item> SFDITEM_FIELD__LPUART_RCDR_RCDD
//    <name> RCDD </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40005C2C) LPUART Receive Character Detection Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((LPUART_RCDR >> 0) & 0xFF), ((LPUART_RCDR = (LPUART_RCDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: LPUART_RCDR  ----------------------------------
// SVD Line: 21063

//  <rtree> SFDITEM_REG__LPUART_RCDR
//    <name> RCDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005C2C) LPUART Receive Character Detection Data Register </i>
//    <loc> ( (unsigned int)((LPUART_RCDR >> 0) & 0xFFFFFFFF), ((LPUART_RCDR = (LPUART_RCDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPUART_RCDR_RCDD </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: LPUART_DLYDR  ------------------------------
// SVD Line: 21080

unsigned int LPUART_DLYDR __AT (0x40005C30);



// ------------------------------  Field Item: LPUART_DLYDR_DLYD  ---------------------------------
// SVD Line: 21089

//  <item> SFDITEM_FIELD__LPUART_DLYDR_DLYD
//    <name> DLYD </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40005C30) LPUART Tx Delay Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((LPUART_DLYDR >> 0) & 0xFF), ((LPUART_DLYDR = (LPUART_DLYDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Register RTree: LPUART_DLYDR  ----------------------------------
// SVD Line: 21080

//  <rtree> SFDITEM_REG__LPUART_DLYDR
//    <name> DLYDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005C30) LPUART Tx Delay Time Data Register </i>
//    <loc> ( (unsigned int)((LPUART_DLYDR >> 0) & 0xFFFFFFFF), ((LPUART_DLYDR = (LPUART_DLYDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LPUART_DLYDR_DLYD </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: LPUART  ------------------------------------
// SVD Line: 20675

//  <view> LPUART
//    <name> LPUART </name>
//    <item> SFDITEM_REG__LPUART_CR1 </item>
//    <item> SFDITEM_REG__LPUART_CR2 </item>
//    <item> SFDITEM_REG__LPUART_IER </item>
//    <item> SFDITEM_REG__LPUART_IFSR </item>
//    <item> SFDITEM_REG__LPUART_RDR </item>
//    <item> SFDITEM_REG__LPUART_TDR </item>
//    <item> SFDITEM_REG__LPUART_BDR </item>
//    <item> SFDITEM_REG__LPUART_BCMP </item>
//    <item> SFDITEM_REG__LPUART_RTODR </item>
//    <item> SFDITEM_REG__LPUART_RCDR </item>
//    <item> SFDITEM_REG__LPUART_DLYDR </item>
//  </view>
//  


// -----------------------------  Register Item Address: SCn_CR1  ---------------------------------
// SVD Line: 21113

unsigned int SCn_CR1 __AT (0x56000000);



// --------------------------------  Field Item: SCn_CR1_SCnMD  -----------------------------------
// SVD Line: 21122

//  <item> SFDITEM_FIELD__SCn_CR1_SCnMD
//    <name> SCnMD </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x56000000) \nSmartcard Interface Mode Selection\n0 : SCI = Smartcard interface mode (SCnPWR/RST/CLK/DATA/IN)\n1 : UART = UART mode (SCnRXD/TXD) </i>
//    <combo> 
//      <loc> ( (unsigned int) SCn_CR1 ) </loc>
//      <o.15..15> SCnMD
//        <0=> 0: SCI = Smartcard interface mode (SCnPWR/RST/CLK/DATA/IN)
//        <1=> 1: UART = UART mode (SCnRXD/TXD)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: SCn_CR1_PENn  ------------------------------------
// SVD Line: 21140

//  <item> SFDITEM_FIELD__SCn_CR1_PENn
//    <name> PENn </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x56000000) \nParity Enable\n0 : Disable = Disable parity bit generation and detection.\n1 : Enable = Enable parity bit generation and detection </i>
//    <combo> 
//      <loc> ( (unsigned int) SCn_CR1 ) </loc>
//      <o.14..14> PENn
//        <0=> 0: Disable = Disable parity bit generation and detection.
//        <1=> 1: Enable = Enable parity bit generation and detection
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: SCn_CR1_PSELn  -----------------------------------
// SVD Line: 21158

//  <item> SFDITEM_FIELD__SCn_CR1_PSELn
//    <name> PSELn </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x56000000) \nParity Selection\n0 : Odd = Odd parity (Odd number of logic '1')\n1 : Even = Even parity (Even number of logic '1') </i>
//    <combo> 
//      <loc> ( (unsigned int) SCn_CR1 ) </loc>
//      <o.13..13> PSELn
//        <0=> 0: Odd = Odd parity (Odd number of logic '1')
//        <1=> 1: Even = Even parity (Even number of logic '1')
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: SCn_CR1_DLENn  -----------------------------------
// SVD Line: 21176

//  <item> SFDITEM_FIELD__SCn_CR1_DLENn
//    <name> DLENn </name>
//    <rw> 
//    <i> [Bits 10..9] RW (@ 0x56000000) \nData Length Selection\n0 : 5bit = 5bit. Start,D0,D1,D2,D3,D4,(Parity),Stop1,(Stop2)\n1 : 6bit = 6bit. Start,D0,D1,D2,D3,D4,D5,(Parity),Stop1,(Stop2)\n2 : 7bit = 7bit. Start,D0,D1,D2,D3,D4,D5,D6,(Parity),Stop1,(Stop2)\n3 : 8bit = 8bit. Start,D0,D1,D2,D3,D4,D5,D6,D7,(Parity),Stop1,(Stop2) </i>
//    <combo> 
//      <loc> ( (unsigned int) SCn_CR1 ) </loc>
//      <o.10..9> DLENn
//        <0=> 0: 5bit = 5bit. Start,D0,D1,D2,D3,D4,(Parity),Stop1,(Stop2)
//        <1=> 1: 6bit = 6bit. Start,D0,D1,D2,D3,D4,D5,(Parity),Stop1,(Stop2)
//        <2=> 2: 7bit = 7bit. Start,D0,D1,D2,D3,D4,D5,D6,(Parity),Stop1,(Stop2)
//        <3=> 3: 8bit = 8bit. Start,D0,D1,D2,D3,D4,D5,D6,D7,(Parity),Stop1,(Stop2)
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SCn_CR1_STOPBn  -----------------------------------
// SVD Line: 21204

//  <item> SFDITEM_FIELD__SCn_CR1_STOPBn
//    <name> STOPBn </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x56000000) \nStop bit length\n0 : 1bit = 1 Stop bit\n1 : 2bit = 2 Stop bits </i>
//    <combo> 
//      <loc> ( (unsigned int) SCn_CR1 ) </loc>
//      <o.7..7> STOPBn
//        <0=> 0: 1bit = 1 Stop bit
//        <1=> 1: 2bit = 2 Stop bits
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: SCn_CR1_OVRSn  -----------------------------------
// SVD Line: 21222

//  <item> SFDITEM_FIELD__SCn_CR1_OVRSn
//    <name> OVRSn </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x56000000) \nOversampling Selection\n0 : 16 = 16 oversampling\n1 : 8 = 8 oversampling </i>
//    <combo> 
//      <loc> ( (unsigned int) SCn_CR1 ) </loc>
//      <o.4..4> OVRSn
//        <0=> 0: 16 = 16 oversampling
//        <1=> 1: 8 = 8 oversampling
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: SCn_CR1_TXEn  ------------------------------------
// SVD Line: 21240

//  <item> SFDITEM_FIELD__SCn_CR1_TXEn
//    <name> TXEn </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x56000000) \nEnable the transmitter unit.\n0 : Disable = Transmitter is disabled.\n1 : Enable = Transmitter is enabled. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCn_CR1 ) </loc>
//      <o.3..3> TXEn
//        <0=> 0: Disable = Transmitter is disabled.
//        <1=> 1: Enable = Transmitter is enabled.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: SCn_CR1_RXEn  ------------------------------------
// SVD Line: 21258

//  <item> SFDITEM_FIELD__SCn_CR1_RXEn
//    <name> RXEn </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x56000000) \nEnable the receiver unit.\n0 : Disable = Receiver is disabled.\n1 : Enable = Receiver is enabled. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCn_CR1 ) </loc>
//      <o.2..2> RXEn
//        <0=> 0: Disable = Receiver is disabled.
//        <1=> 1: Enable = Receiver is enabled.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SCn_CR1_RTOENn  -----------------------------------
// SVD Line: 21276

//  <item> SFDITEM_FIELD__SCn_CR1_RTOENn
//    <name> RTOENn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x56000000) \nReceive Time Out Function Enable\n0 : Disable = Disable receive time out function.\n1 : Enable = Enable receive time out function. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCn_CR1 ) </loc>
//      <o.1..1> RTOENn
//        <0=> 0: Disable = Disable receive time out function.
//        <1=> 1: Enable = Enable receive time out function.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SCn_CR1_SCInEN  -----------------------------------
// SVD Line: 21294

//  <item> SFDITEM_FIELD__SCn_CR1_SCInEN
//    <name> SCInEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x56000000) \nSmartcard Interface Block Enable\n0 : Disable = Disable SCn block.\n1 : Enable = Enable SCn block. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCn_CR1 ) </loc>
//      <o.0..0> SCInEN
//        <0=> 0: Disable = Disable SCn block.
//        <1=> 1: Enable = Enable SCn block.
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: SCn_CR1  ------------------------------------
// SVD Line: 21113

//  <rtree> SFDITEM_REG__SCn_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x56000000) SCn Control Register 1 </i>
//    <loc> ( (unsigned int)((SCn_CR1 >> 0) & 0xFFFFFFFF), ((SCn_CR1 = (SCn_CR1 & ~(0xE69FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xE69F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCn_CR1_SCnMD </item>
//    <item> SFDITEM_FIELD__SCn_CR1_PENn </item>
//    <item> SFDITEM_FIELD__SCn_CR1_PSELn </item>
//    <item> SFDITEM_FIELD__SCn_CR1_DLENn </item>
//    <item> SFDITEM_FIELD__SCn_CR1_STOPBn </item>
//    <item> SFDITEM_FIELD__SCn_CR1_OVRSn </item>
//    <item> SFDITEM_FIELD__SCn_CR1_TXEn </item>
//    <item> SFDITEM_FIELD__SCn_CR1_RXEn </item>
//    <item> SFDITEM_FIELD__SCn_CR1_RTOENn </item>
//    <item> SFDITEM_FIELD__SCn_CR1_SCInEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SCn_CR2  ---------------------------------
// SVD Line: 21314

unsigned int SCn_CR2 __AT (0x56000004);



// -------------------------------  Field Item: SCn_CR2_ACTENn  -----------------------------------
// SVD Line: 21323

//  <item> SFDITEM_FIELD__SCn_CR2_ACTENn
//    <name> ACTENn </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x56000004) \nAuto Activation Enable\n0 : NoEffect = No effect.\n1 : Enable = Enable activation and cold reset. (This bit is automatically cleared after operation) </i>
//    <combo> 
//      <loc> ( (unsigned int) SCn_CR2 ) </loc>
//      <o.15..15> ACTENn
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Enable = Enable activation and cold reset. (This bit is automatically cleared after operation)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: SCn_CR2_WRENn  -----------------------------------
// SVD Line: 21341

//  <item> SFDITEM_FIELD__SCn_CR2_WRENn
//    <name> WRENn </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x56000004) \nAuto Warm Reset Enable\n0 : NoEffect = No effect.\n1 : Enable = Enable warm reset. (This bit is automatically cleared after operation) </i>
//    <combo> 
//      <loc> ( (unsigned int) SCn_CR2 ) </loc>
//      <o.14..14> WRENn
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Enable = Enable warm reset. (This bit is automatically cleared after operation)
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SCn_CR2_DACTENn  ----------------------------------
// SVD Line: 21359

//  <item> SFDITEM_FIELD__SCn_CR2_DACTENn
//    <name> DACTENn </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x56000004) \nAuto Deactivation Enable\n0 : NoEffect = No effect.\n1 : Enable = Enable deactivation. (This bit is automatically cleared after operation) </i>
//    <combo> 
//      <loc> ( (unsigned int) SCn_CR2 ) </loc>
//      <o.13..13> DACTENn
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Enable = Enable deactivation. (This bit is automatically cleared after operation)
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SCn_CR2_SCnINST  ----------------------------------
// SVD Line: 21377

//  <item> SFDITEM_FIELD__SCn_CR2_SCnINST
//    <name> SCnINST </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x56000004) \nSCnIN Pin Status\n0 : LowLevel = SCnIN pin state at low level\n1 : HighLevel = SCnIN pin state at high level </i>
//    <combo> 
//      <loc> ( (unsigned int) SCn_CR2 ) </loc>
//      <o.9..9> SCnINST
//        <0=> 0: LowLevel = SCnIN pin state at low level
//        <1=> 1: HighLevel = SCnIN pin state at high level
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SCn_CR2_SCnPWRLV  ----------------------------------
// SVD Line: 21395

//  <item> SFDITEM_FIELD__SCn_CR2_SCnPWRLV
//    <name> SCnPWRLV </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x56000004) \nSCnPWR Pin Level Setting\n0 : LowLevel = SCnPWR pin to low level\n1 : HighLevel = SCnPWR pin to high level </i>
//    <combo> 
//      <loc> ( (unsigned int) SCn_CR2 ) </loc>
//      <o.8..8> SCnPWRLV
//        <0=> 0: LowLevel = SCnPWR pin to low level
//        <1=> 1: HighLevel = SCnPWR pin to high level
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SCn_CR2_SCnRSTLV  ----------------------------------
// SVD Line: 21413

//  <item> SFDITEM_FIELD__SCn_CR2_SCnRSTLV
//    <name> SCnRSTLV </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x56000004) \nSCnRST Pin Level Setting\n0 : LowLevel = SCnRST pin to low level\n1 : HighLevel = SCnRST pin to high level </i>
//    <combo> 
//      <loc> ( (unsigned int) SCn_CR2 ) </loc>
//      <o.7..7> SCnRSTLV
//        <0=> 0: LowLevel = SCnRST pin to low level
//        <1=> 1: HighLevel = SCnRST pin to high level
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SCn_CR2_SCnDATALV  ---------------------------------
// SVD Line: 21431

//  <item> SFDITEM_FIELD__SCn_CR2_SCnDATALV
//    <name> SCnDATALV </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x56000004) \nSCnDATA Pin Level Setting\n0 : LowLevel = SCnDATA pin to low level\n1 : HighLevel = The SCnDATA pin is high level with an external pull-up resistor and reception mode. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCn_CR2 ) </loc>
//      <o.6..6> SCnDATALV
//        <0=> 0: LowLevel = SCnDATA pin to low level
//        <1=> 1: HighLevel = The SCnDATA pin is high level with an external pull-up resistor and reception mode.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SCn_CR2_SCnCLKLV  ----------------------------------
// SVD Line: 21449

//  <item> SFDITEM_FIELD__SCn_CR2_SCnCLKLV
//    <name> SCnCLKLV </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x56000004) \nSCnCLK Pin Level Setting\n0 : LowLevel = SCnCLK pin to low level on clock generation disable\n1 : HighLevel = SCnCLK pin to high level on clock generation disable </i>
//    <combo> 
//      <loc> ( (unsigned int) SCn_CR2 ) </loc>
//      <o.5..5> SCnCLKLV
//        <0=> 0: LowLevel = SCnCLK pin to low level on clock generation disable
//        <1=> 1: HighLevel = SCnCLK pin to high level on clock generation disable
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SCn_CR2_SCnCLKEN  ----------------------------------
// SVD Line: 21467

//  <item> SFDITEM_FIELD__SCn_CR2_SCnCLKEN
//    <name> SCnCLKEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x56000004) \nSmartcard Clock Generation Enable\n0 : Disable = Disable smartcard clock generation.\n1 : Enable = Enable smartcard clock generation. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCn_CR2 ) </loc>
//      <o.4..4> SCnCLKEN
//        <0=> 0: Disable = Disable smartcard clock generation.
//        <1=> 1: Enable = Enable smartcard clock generation.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SCn_CR2_SCnCLKG  ----------------------------------
// SVD Line: 21485

//  <item> SFDITEM_FIELD__SCn_CR2_SCnCLKG
//    <name> SCnCLKG </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x56000004) \nThis bit-field is used to generate smartcard clock\n0 : PCLK1 = Smartcard clock (fsc): PCLK/1 with 1/2 duty\n1 : PCLK2 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty\n2 : PCLK4 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty\n3 : PCLK6 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty\n4 : PCLK8 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty\n5 : PCLK10 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty\n6 : PCLK12 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty\n7 : PCLK14 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty\n8 : PCLK16 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty\n9 : PCLK18 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty\n10 : PCLK20 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty\n11 : PCLK22 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty\n12 : PCLK24 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty\n13 : PCLK26 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty\n14 : PCLK28 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty\n15 : PCLK30 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty </i>
//    <combo> 
//      <loc> ( (unsigned int) SCn_CR2 ) </loc>
//      <o.3..0> SCnCLKG
//        <0=> 0: PCLK1 = Smartcard clock (fsc): PCLK/1 with 1/2 duty
//        <1=> 1: PCLK2 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty
//        <2=> 2: PCLK4 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty
//        <3=> 3: PCLK6 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty
//        <4=> 4: PCLK8 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty
//        <5=> 5: PCLK10 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty
//        <6=> 6: PCLK12 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty
//        <7=> 7: PCLK14 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty
//        <8=> 8: PCLK16 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty
//        <9=> 9: PCLK18 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty
//        <10=> 10: PCLK20 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty
//        <11=> 11: PCLK22 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty
//        <12=> 12: PCLK24 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty
//        <13=> 13: PCLK26 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty
//        <14=> 14: PCLK28 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty
//        <15=> 15: PCLK30 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: SCn_CR2  ------------------------------------
// SVD Line: 21314

//  <rtree> SFDITEM_REG__SCn_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x56000004) SCn Control Register 2 (only used for Smardcard Interface Mode) </i>
//    <loc> ( (unsigned int)((SCn_CR2 >> 0) & 0xFFFFFFFF), ((SCn_CR2 = (SCn_CR2 & ~(0xE1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xE1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCn_CR2_ACTENn </item>
//    <item> SFDITEM_FIELD__SCn_CR2_WRENn </item>
//    <item> SFDITEM_FIELD__SCn_CR2_DACTENn </item>
//    <item> SFDITEM_FIELD__SCn_CR2_SCnINST </item>
//    <item> SFDITEM_FIELD__SCn_CR2_SCnPWRLV </item>
//    <item> SFDITEM_FIELD__SCn_CR2_SCnRSTLV </item>
//    <item> SFDITEM_FIELD__SCn_CR2_SCnDATALV </item>
//    <item> SFDITEM_FIELD__SCn_CR2_SCnCLKLV </item>
//    <item> SFDITEM_FIELD__SCn_CR2_SCnCLKEN </item>
//    <item> SFDITEM_FIELD__SCn_CR2_SCnCLKG </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SCn_CR3  ---------------------------------
// SVD Line: 21575

unsigned int SCn_CR3 __AT (0x56000008);



// ------------------------------  Field Item: SCn_CR3_ACONDETn  ----------------------------------
// SVD Line: 21584

//  <item> SFDITEM_FIELD__SCn_CR3_ACONDETn
//    <name> ACONDETn </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x56000008) \nAuto Convention Detection\n0 : NoEffect = No effect.\n1 : Enable = Auto convention detection (This bit is automatically cleared after operation) </i>
//    <combo> 
//      <loc> ( (unsigned int) SCn_CR3 ) </loc>
//      <o.23..23> ACONDETn
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Enable = Auto convention detection (This bit is automatically cleared after operation)
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SCn_CR3_CONSELn  ----------------------------------
// SVD Line: 21602

//  <item> SFDITEM_FIELD__SCn_CR3_CONSELn
//    <name> CONSELn </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x56000008) \nConvention Selection\n0 : DirectConvention = Direct convention (lsb first shift out, 0: Low level, 1: High level)\n1 : InverseConvention = Inverse convention (msb first shift out, 0: High level, 1: low level). </i>
//    <combo> 
//      <loc> ( (unsigned int) SCn_CR3 ) </loc>
//      <o.22..22> CONSELn
//        <0=> 0: DirectConvention = Direct convention (lsb first shift out, 0: Low level, 1: High level)
//        <1=> 1: InverseConvention = Inverse convention (msb first shift out, 0: High level, 1: low level).
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SCn_CR3_RETRYENn  ----------------------------------
// SVD Line: 21620

//  <item> SFDITEM_FIELD__SCn_CR3_RETRYENn
//    <name> RETRYENn </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x56000008) \nTx/Rx Error Signal Generation/Detection Retry Enable\n0 : Disable = Disable error signal generation/detection and retry Rx/Tx.\n1 : Enable = Enable error signal generation/detection and retry Rx/Tx. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCn_CR3 ) </loc>
//      <o.20..20> RETRYENn
//        <0=> 0: Disable = Disable error signal generation/detection and retry Rx/Tx.
//        <1=> 1: Enable = Enable error signal generation/detection and retry Rx/Tx.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SCn_CR3_RETRYn  -----------------------------------
// SVD Line: 21638

//  <item> SFDITEM_FIELD__SCn_CR3_RETRYn
//    <name> RETRYn </name>
//    <rw> 
//    <i> [Bits 19..17] RW (@ 0x56000008) The number of retry. RETRYn[2:0]+1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((SCn_CR3 >> 17) & 0x7), ((SCn_CR3 = (SCn_CR3 & ~(0x7UL << 17 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 17 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: SCn_CR3_DLYRETRYn  ---------------------------------
// SVD Line: 21644

//  <item> SFDITEM_FIELD__SCn_CR3_DLYRETRYn
//    <name> DLYRETRYn </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x56000008) \nDelay Time Before Retry Selection\n0 : 2D5ETU = 2.5 etu delay before re-transmit byte\n1 : 2D5ETU_EGT = 2.5 etu + 'extra guard time' delay before re-transmit byte </i>
//    <combo> 
//      <loc> ( (unsigned int) SCn_CR3 ) </loc>
//      <o.16..16> DLYRETRYn
//        <0=> 0: 2D5ETU = 2.5 etu delay before re-transmit byte
//        <1=> 1: 2D5ETU_EGT = 2.5 etu + 'extra guard time' delay before re-transmit byte
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SCn_CR3_SCnINPOL  ----------------------------------
// SVD Line: 21662

//  <item> SFDITEM_FIELD__SCn_CR3_SCnINPOL
//    <name> SCnINPOL </name>
//    <rw> 
//    <i> [Bits 14..13] RW (@ 0x56000008) \nSCnIN Pin Input Polarity Selection\n0 : FallingEdge = Smartcard Insert/Removal on falling edge\n1 : RisingEdge = Smartcard Insert/Removal on rising edge\n2 : BothEdge = Smartcard Insert/Removal on both of falling and rising edge\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) SCn_CR3 ) </loc>
//      <o.14..13> SCnINPOL
//        <0=> 0: FallingEdge = Smartcard Insert/Removal on falling edge
//        <1=> 1: RisingEdge = Smartcard Insert/Removal on rising edge
//        <2=> 2: BothEdge = Smartcard Insert/Removal on both of falling and rising edge
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SCn_CR3_RXCNTENn  ----------------------------------
// SVD Line: 21685

//  <item> SFDITEM_FIELD__SCn_CR3_RXCNTENn
//    <name> RXCNTENn </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x56000008) \nReceived byte Count Enable\n0 : NoEffect = No effect.\n1 : Enable = Received block length counts every Rx (This bit is automatically cleared after the BLEDIFGn bit is set) </i>
//    <combo> 
//      <loc> ( (unsigned int) SCn_CR3 ) </loc>
//      <o.8..8> RXCNTENn
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Enable = Received block length counts every Rx (This bit is automatically cleared after the BLEDIFGn bit is set)
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SCn_CR3_RXBLENn  ----------------------------------
// SVD Line: 21703

//  <item> SFDITEM_FIELD__SCn_CR3_RXBLENn
//    <name> RXBLENn </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x56000008) Received Block Length </i>
//    <edit> 
//      <loc> ( (unsigned char)((SCn_CR3 >> 0) & 0xFF), ((SCn_CR3 = (SCn_CR3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: SCn_CR3  ------------------------------------
// SVD Line: 21575

//  <rtree> SFDITEM_REG__SCn_CR3
//    <name> CR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x56000008) SCn Control Register 3 (only used for Smardcard Interface Mode) </i>
//    <loc> ( (unsigned int)((SCn_CR3 >> 0) & 0xFFFFFFFF), ((SCn_CR3 = (SCn_CR3 & ~(0xDF61FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xDF61FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCn_CR3_ACONDETn </item>
//    <item> SFDITEM_FIELD__SCn_CR3_CONSELn </item>
//    <item> SFDITEM_FIELD__SCn_CR3_RETRYENn </item>
//    <item> SFDITEM_FIELD__SCn_CR3_RETRYn </item>
//    <item> SFDITEM_FIELD__SCn_CR3_DLYRETRYn </item>
//    <item> SFDITEM_FIELD__SCn_CR3_SCnINPOL </item>
//    <item> SFDITEM_FIELD__SCn_CR3_RXCNTENn </item>
//    <item> SFDITEM_FIELD__SCn_CR3_RXBLENn </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SCn_IER  ---------------------------------
// SVD Line: 21711

unsigned int SCn_IER __AT (0x56000010);



// ------------------------------  Field Item: SCn_IER_RSTAIENn  ----------------------------------
// SVD Line: 21720

//  <item> SFDITEM_FIELD__SCn_IER_RSTAIENn
//    <name> RSTAIENn </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x56000010) \nReset Assertion Interrupt Enable\n0 : Disable = Disable reset assertion interrupt.\n1 : Enable = Enable reset assertion interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCn_IER ) </loc>
//      <o.23..23> RSTAIENn
//        <0=> 0: Disable = Disable reset assertion interrupt.
//        <1=> 1: Enable = Enable reset assertion interrupt.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SCn_IER_SERIENn  ----------------------------------
// SVD Line: 21738

//  <item> SFDITEM_FIELD__SCn_IER_SERIENn
//    <name> SERIENn </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x56000010) \nSequence Error Interrupt Enable\n0 : Disable = Disable sequence error interrupt.\n1 : Enable = Enable sequence error interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCn_IER ) </loc>
//      <o.22..22> SERIENn
//        <0=> 0: Disable = Disable sequence error interrupt.
//        <1=> 1: Enable = Enable sequence error interrupt.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SCn_IER_SEDIENn  ----------------------------------
// SVD Line: 21756

//  <item> SFDITEM_FIELD__SCn_IER_SEDIENn
//    <name> SEDIENn </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x56000010) \nSequence End Interrupt Enable\n0 : Disable = Disable sequence end interrupt.\n1 : Enable = Enable sequence end interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCn_IER ) </loc>
//      <o.21..21> SEDIENn
//        <0=> 0: Disable = Disable sequence end interrupt.
//        <1=> 1: Enable = Enable sequence end interrupt.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SCn_IER_CONERIENn  ---------------------------------
// SVD Line: 21774

//  <item> SFDITEM_FIELD__SCn_IER_CONERIENn
//    <name> CONERIENn </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x56000010) \nConvention Detection Error Interrupt Enable\n0 : Disable = Disable convention detection error interrupt.\n1 : Enable = Enable convention detection error interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCn_IER ) </loc>
//      <o.20..20> CONERIENn
//        <0=> 0: Disable = Disable convention detection error interrupt.
//        <1=> 1: Enable = Enable convention detection error interrupt.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SCn_IER_CONEDIENn  ---------------------------------
// SVD Line: 21792

//  <item> SFDITEM_FIELD__SCn_IER_CONEDIENn
//    <name> CONEDIENn </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x56000010) \nConvention Detection End Interrupt Enable\n0 : Disable = Disable convention detection end interrupt.\n1 : Enable = Enable convention detection end interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCn_IER ) </loc>
//      <o.19..19> CONEDIENn
//        <0=> 0: Disable = Disable convention detection end interrupt.
//        <1=> 1: Enable = Enable convention detection end interrupt.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SCn_IER_TRYERIENn  ---------------------------------
// SVD Line: 21810

//  <item> SFDITEM_FIELD__SCn_IER_TRYERIENn
//    <name> TRYERIENn </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x56000010) \nTransmit Retry Error Interrupt Enable\n0 : Disable = Disable transmit retry error interrupt.\n1 : Enable = Enable transmit retry error interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCn_IER ) </loc>
//      <o.18..18> TRYERIENn
//        <0=> 0: Disable = Disable transmit retry error interrupt.
//        <1=> 1: Enable = Enable transmit retry error interrupt.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SCn_IER_SCINIENn  ----------------------------------
// SVD Line: 21828

//  <item> SFDITEM_FIELD__SCn_IER_SCINIENn
//    <name> SCINIENn </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x56000010) \nSCnIN Pin Valid Edge Interrupt Enable\n0 : Disable = Disable SCnIN pin valid edge interrupt.\n1 : Enable = Enable SCnIN pin valid edge interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCn_IER ) </loc>
//      <o.17..17> SCINIENn
//        <0=> 0: Disable = Disable SCnIN pin valid edge interrupt.
//        <1=> 1: Enable = Enable SCnIN pin valid edge interrupt.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SCn_IER_BLEDIENn  ----------------------------------
// SVD Line: 21846

//  <item> SFDITEM_FIELD__SCn_IER_BLEDIENn
//    <name> BLEDIENn </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x56000010) \nBlock Length Count End Interrupt Enable\n0 : Disable = Disable block length count end interrupt.\n1 : Enable = Enable block length count end interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCn_IER ) </loc>
//      <o.16..16> BLEDIENn
//        <0=> 0: Disable = Disable block length count end interrupt.
//        <1=> 1: Enable = Enable block length count end interrupt.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SCn_IER_RTOIENn  ----------------------------------
// SVD Line: 21864

//  <item> SFDITEM_FIELD__SCn_IER_RTOIENn
//    <name> RTOIENn </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x56000010) \nReceive Time Out Interrupt Enable\n0 : Disable = Disable receive time out interrupt.\n1 : Enable = Enable receive time out interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCn_IER ) </loc>
//      <o.6..6> RTOIENn
//        <0=> 0: Disable = Disable receive time out interrupt.
//        <1=> 1: Enable = Enable receive time out interrupt.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SCn_IER_TXCIENn  ----------------------------------
// SVD Line: 21882

//  <item> SFDITEM_FIELD__SCn_IER_TXCIENn
//    <name> TXCIENn </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x56000010) \nTransmit Complete Interrupt Enable\n0 : Disable = Disable transmit complete interrupt.\n1 : Enable = Enable transmit complete interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCn_IER ) </loc>
//      <o.2..2> TXCIENn
//        <0=> 0: Disable = Disable transmit complete interrupt.
//        <1=> 1: Enable = Enable transmit complete interrupt.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SCn_IER_RXCIENn  ----------------------------------
// SVD Line: 21900

//  <item> SFDITEM_FIELD__SCn_IER_RXCIENn
//    <name> RXCIENn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x56000010) \nReceive Data Register Not Empty Interrupt Enable\n0 : Disable = Disable receive data not empty interrupt.\n1 : Enable = Enable receive data not empty interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCn_IER ) </loc>
//      <o.0..0> RXCIENn
//        <0=> 0: Disable = Disable receive data not empty interrupt.
//        <1=> 1: Enable = Enable receive data not empty interrupt.
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: SCn_IER  ------------------------------------
// SVD Line: 21711

//  <rtree> SFDITEM_REG__SCn_IER
//    <name> IER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x56000010) SCn Interrupt Enable Register </i>
//    <loc> ( (unsigned int)((SCn_IER >> 0) & 0xFFFFFFFF), ((SCn_IER = (SCn_IER & ~(0xFF0045UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF0045) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCn_IER_RSTAIENn </item>
//    <item> SFDITEM_FIELD__SCn_IER_SERIENn </item>
//    <item> SFDITEM_FIELD__SCn_IER_SEDIENn </item>
//    <item> SFDITEM_FIELD__SCn_IER_CONERIENn </item>
//    <item> SFDITEM_FIELD__SCn_IER_CONEDIENn </item>
//    <item> SFDITEM_FIELD__SCn_IER_TRYERIENn </item>
//    <item> SFDITEM_FIELD__SCn_IER_SCINIENn </item>
//    <item> SFDITEM_FIELD__SCn_IER_BLEDIENn </item>
//    <item> SFDITEM_FIELD__SCn_IER_RTOIENn </item>
//    <item> SFDITEM_FIELD__SCn_IER_TXCIENn </item>
//    <item> SFDITEM_FIELD__SCn_IER_RXCIENn </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SCn_IFSR  --------------------------------
// SVD Line: 21920

unsigned int SCn_IFSR __AT (0x56000014);



// ------------------------------  Field Item: SCn_IFSR_RSTAIFGn  ---------------------------------
// SVD Line: 21929

//  <item> SFDITEM_FIELD__SCn_IFSR_RSTAIFGn
//    <name> RSTAIFGn </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x56000014) \nReset Assertion Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred, This bit is cleared to '0' when write '1'. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCn_IFSR ) </loc>
//      <o.23..23> RSTAIFGn
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred, This bit is cleared to '0' when write '1'.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SCn_IFSR_SERIFGn  ----------------------------------
// SVD Line: 21947

//  <item> SFDITEM_FIELD__SCn_IFSR_SERIFGn
//    <name> SERIFGn </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x56000014) \nSequence Error Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred, This bit is cleared to '0' when write '1'. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCn_IFSR ) </loc>
//      <o.22..22> SERIFGn
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred, This bit is cleared to '0' when write '1'.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SCn_IFSR_SEDIFGn  ----------------------------------
// SVD Line: 21965

//  <item> SFDITEM_FIELD__SCn_IFSR_SEDIFGn
//    <name> SEDIFGn </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x56000014) \nSequence End Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred, This bit is cleared to '0' when write '1'. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCn_IFSR ) </loc>
//      <o.21..21> SEDIFGn
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred, This bit is cleared to '0' when write '1'.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SCn_IFSR_CONERIFGn  ---------------------------------
// SVD Line: 21983

//  <item> SFDITEM_FIELD__SCn_IFSR_CONERIFGn
//    <name> CONERIFGn </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x56000014) \nConvention Detection Error Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred, This bit is cleared to '0' when write '1'. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCn_IFSR ) </loc>
//      <o.20..20> CONERIFGn
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred, This bit is cleared to '0' when write '1'.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SCn_IFSR_CONEDIFGn  ---------------------------------
// SVD Line: 22001

//  <item> SFDITEM_FIELD__SCn_IFSR_CONEDIFGn
//    <name> CONEDIFGn </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x56000014) \nConvention Detection End Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred, This bit is cleared to '0' when write '1'. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCn_IFSR ) </loc>
//      <o.19..19> CONEDIFGn
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred, This bit is cleared to '0' when write '1'.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SCn_IFSR_TRYERIFGn  ---------------------------------
// SVD Line: 22019

//  <item> SFDITEM_FIELD__SCn_IFSR_TRYERIFGn
//    <name> TRYERIFGn </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x56000014) \nTransmit Retry Error Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred, This bit is cleared to '0' when write '1'. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCn_IFSR ) </loc>
//      <o.18..18> TRYERIFGn
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred, This bit is cleared to '0' when write '1'.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SCn_IFSR_SCINIFGn  ---------------------------------
// SVD Line: 22037

//  <item> SFDITEM_FIELD__SCn_IFSR_SCINIFGn
//    <name> SCINIFGn </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x56000014) \nSCnIN Pin Valid Edge Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred, This bit is cleared to '0' when write '1'. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCn_IFSR ) </loc>
//      <o.17..17> SCINIFGn
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred, This bit is cleared to '0' when write '1'.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SCn_IFSR_BLEDIFGn  ---------------------------------
// SVD Line: 22055

//  <item> SFDITEM_FIELD__SCn_IFSR_BLEDIFGn
//    <name> BLEDIFGn </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x56000014) \nBlock Length Count End Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred, This bit is cleared to '0' when write '1'. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCn_IFSR ) </loc>
//      <o.16..16> BLEDIFGn
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred, This bit is cleared to '0' when write '1'.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: SCn_IFSR_DORn  -----------------------------------
// SVD Line: 22073

//  <item> SFDITEM_FIELD__SCn_IFSR_DORn
//    <name> DORn </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x56000014) Data Overrun </i>
//    <check> 
//      <loc> ( (unsigned int) SCn_IFSR ) </loc>
//      <o.15..15> DORn
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SCn_IFSR_FEn  ------------------------------------
// SVD Line: 22079

//  <item> SFDITEM_FIELD__SCn_IFSR_FEn
//    <name> FEn </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x56000014) Frame Error </i>
//    <check> 
//      <loc> ( (unsigned int) SCn_IFSR ) </loc>
//      <o.14..14> FEn
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SCn_IFSR_PEn  ------------------------------------
// SVD Line: 22085

//  <item> SFDITEM_FIELD__SCn_IFSR_PEn
//    <name> PEn </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x56000014) Parity Error </i>
//    <check> 
//      <loc> ( (unsigned int) SCn_IFSR ) </loc>
//      <o.13..13> PEn
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SCn_IFSR_RXBUSYn  ----------------------------------
// SVD Line: 22091

//  <item> SFDITEM_FIELD__SCn_IFSR_RXBUSYn
//    <name> RXBUSYn </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x56000014) RXD Line Busy </i>
//    <check> 
//      <loc> ( (unsigned int) SCn_IFSR ) </loc>
//      <o.12..12> RXBUSYn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SCn_IFSR_RTOIFLAGn  ---------------------------------
// SVD Line: 22097

//  <item> SFDITEM_FIELD__SCn_IFSR_RTOIFLAGn
//    <name> RTOIFLAGn </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x56000014) \nReceive Time Out Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred, This bit is cleared to '0' when write '1'. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCn_IFSR ) </loc>
//      <o.6..6> RTOIFLAGn
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred, This bit is cleared to '0' when write '1'.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SCn_IFSR_TXCIFLAGn  ---------------------------------
// SVD Line: 22115

//  <item> SFDITEM_FIELD__SCn_IFSR_TXCIFLAGn
//    <name> TXCIFLAGn </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x56000014) \nTransmit Complete Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = The data in the transmit shift register are shifted out completely. This bit is cleared to '0' when write '1'. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCn_IFSR ) </loc>
//      <o.2..2> TXCIFLAGn
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = The data in the transmit shift register are shifted out completely. This bit is cleared to '0' when write '1'.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SCn_IFSR_RXCIFLAGn  ---------------------------------
// SVD Line: 22133

//  <item> SFDITEM_FIELD__SCn_IFSR_RXCIFLAGn
//    <name> RXCIFLAGn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x56000014) \nReceive Data Register Not Empty Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = There is data in the receive data register. This bit is cleared to '0' when write '1'. </i>
//    <combo> 
//      <loc> ( (unsigned int) SCn_IFSR ) </loc>
//      <o.0..0> RXCIFLAGn
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = There is data in the receive data register. This bit is cleared to '0' when write '1'.
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: SCn_IFSR  ------------------------------------
// SVD Line: 21920

//  <rtree> SFDITEM_REG__SCn_IFSR
//    <name> IFSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x56000014) SCn Interrupt Flag and Status Register </i>
//    <loc> ( (unsigned int)((SCn_IFSR >> 0) & 0xFFFFFFFF), ((SCn_IFSR = (SCn_IFSR & ~(0xFFE045UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFE045) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCn_IFSR_RSTAIFGn </item>
//    <item> SFDITEM_FIELD__SCn_IFSR_SERIFGn </item>
//    <item> SFDITEM_FIELD__SCn_IFSR_SEDIFGn </item>
//    <item> SFDITEM_FIELD__SCn_IFSR_CONERIFGn </item>
//    <item> SFDITEM_FIELD__SCn_IFSR_CONEDIFGn </item>
//    <item> SFDITEM_FIELD__SCn_IFSR_TRYERIFGn </item>
//    <item> SFDITEM_FIELD__SCn_IFSR_SCINIFGn </item>
//    <item> SFDITEM_FIELD__SCn_IFSR_BLEDIFGn </item>
//    <item> SFDITEM_FIELD__SCn_IFSR_DORn </item>
//    <item> SFDITEM_FIELD__SCn_IFSR_FEn </item>
//    <item> SFDITEM_FIELD__SCn_IFSR_PEn </item>
//    <item> SFDITEM_FIELD__SCn_IFSR_RXBUSYn </item>
//    <item> SFDITEM_FIELD__SCn_IFSR_RTOIFLAGn </item>
//    <item> SFDITEM_FIELD__SCn_IFSR_TXCIFLAGn </item>
//    <item> SFDITEM_FIELD__SCn_IFSR_RXCIFLAGn </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SCn_RDR  ---------------------------------
// SVD Line: 22153

unsigned int SCn_RDR __AT (0x56000018);



// --------------------------------  Field Item: SCn_RDR_PARB  ------------------------------------
// SVD Line: 22162

//  <item> SFDITEM_FIELD__SCn_RDR_PARB
//    <name> PARB </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x56000018) Receive Parity </i>
//    <check> 
//      <loc> ( (unsigned int) SCn_RDR ) </loc>
//      <o.8..8> PARB
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SCn_RDR_RDATA  -----------------------------------
// SVD Line: 22168

//  <item> SFDITEM_FIELD__SCn_RDR_RDATA
//    <name> RDATA </name>
//    <r> 
//    <i> [Bits 7..0] RO (@ 0x56000018) Receive Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((SCn_RDR >> 0) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: SCn_RDR  ------------------------------------
// SVD Line: 22153

//  <rtree> SFDITEM_REG__SCn_RDR
//    <name> RDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x56000018) SCn Receive Data Register </i>
//    <loc> ( (unsigned int)((SCn_RDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SCn_RDR_PARB </item>
//    <item> SFDITEM_FIELD__SCn_RDR_RDATA </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SCn_TDR  ---------------------------------
// SVD Line: 22176

unsigned int SCn_TDR __AT (0x5600001C);



// --------------------------------  Field Item: SCn_TDR_TDATA  -----------------------------------
// SVD Line: 22185

//  <item> SFDITEM_FIELD__SCn_TDR_TDATA
//    <name> TDATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x5600001C) Transmit Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((SCn_TDR >> 0) & 0xFF), ((SCn_TDR = (SCn_TDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: SCn_TDR  ------------------------------------
// SVD Line: 22176

//  <rtree> SFDITEM_REG__SCn_TDR
//    <name> TDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x5600001C) SCn Transmit Data Register </i>
//    <loc> ( (unsigned int)((SCn_TDR >> 0) & 0xFFFFFFFF), ((SCn_TDR = (SCn_TDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCn_TDR_TDATA </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SCn_BDR  ---------------------------------
// SVD Line: 22193

unsigned int SCn_BDR __AT (0x56000020);



// --------------------------------  Field Item: SCn_BDR_BDATA  -----------------------------------
// SVD Line: 22202

//  <item> SFDITEM_FIELD__SCn_BDR_BDATA
//    <name> BDATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x56000020) These bits are used to generate baud rate </i>
//    <edit> 
//      <loc> ( (unsigned short)((SCn_BDR >> 0) & 0xFFFF), ((SCn_BDR = (SCn_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: SCn_BDR  ------------------------------------
// SVD Line: 22193

//  <rtree> SFDITEM_REG__SCn_BDR
//    <name> BDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x56000020) SCn Baud Rate Data Register </i>
//    <loc> ( (unsigned int)((SCn_BDR >> 0) & 0xFFFFFFFF), ((SCn_BDR = (SCn_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCn_BDR_BDATA </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SCn_BCMP  --------------------------------
// SVD Line: 22210

unsigned int SCn_BCMP __AT (0x56000024);



// -------------------------------  Field Item: SCn_BCMP_BCMPS  -----------------------------------
// SVD Line: 22219

//  <item> SFDITEM_FIELD__SCn_BCMP_BCMPS
//    <name> BCMPS </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x56000024) Baud Rate Compensation Sign </i>
//    <check> 
//      <loc> ( (unsigned int) SCn_BCMP ) </loc>
//      <o.15..15> BCMPS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SCn_BCMP_BCMP8  -----------------------------------
// SVD Line: 22225

//  <item> SFDITEM_FIELD__SCn_BCMP_BCMP8
//    <name> BCMP8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x56000024) Baud Rate Compensation 8 </i>
//    <check> 
//      <loc> ( (unsigned int) SCn_BCMP ) </loc>
//      <o.8..8> BCMP8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SCn_BCMP_BCMP7  -----------------------------------
// SVD Line: 22231

//  <item> SFDITEM_FIELD__SCn_BCMP_BCMP7
//    <name> BCMP7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x56000024) Baud Rate Compensation 7 </i>
//    <check> 
//      <loc> ( (unsigned int) SCn_BCMP ) </loc>
//      <o.7..7> BCMP7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SCn_BCMP_BCMP6  -----------------------------------
// SVD Line: 22237

//  <item> SFDITEM_FIELD__SCn_BCMP_BCMP6
//    <name> BCMP6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x56000024) Baud Rate Compensation 6 </i>
//    <check> 
//      <loc> ( (unsigned int) SCn_BCMP ) </loc>
//      <o.6..6> BCMP6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SCn_BCMP_BCMP5  -----------------------------------
// SVD Line: 22243

//  <item> SFDITEM_FIELD__SCn_BCMP_BCMP5
//    <name> BCMP5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x56000024) Baud Rate Compensation 5 </i>
//    <check> 
//      <loc> ( (unsigned int) SCn_BCMP ) </loc>
//      <o.5..5> BCMP5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SCn_BCMP_BCMP4  -----------------------------------
// SVD Line: 22249

//  <item> SFDITEM_FIELD__SCn_BCMP_BCMP4
//    <name> BCMP4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x56000024) Baud Rate Compensation 4 </i>
//    <check> 
//      <loc> ( (unsigned int) SCn_BCMP ) </loc>
//      <o.4..4> BCMP4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SCn_BCMP_BCMP3  -----------------------------------
// SVD Line: 22255

//  <item> SFDITEM_FIELD__SCn_BCMP_BCMP3
//    <name> BCMP3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x56000024) Baud Rate Compensation 3 </i>
//    <check> 
//      <loc> ( (unsigned int) SCn_BCMP ) </loc>
//      <o.3..3> BCMP3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SCn_BCMP_BCMP2  -----------------------------------
// SVD Line: 22261

//  <item> SFDITEM_FIELD__SCn_BCMP_BCMP2
//    <name> BCMP2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x56000024) Baud Rate Compensation 2 </i>
//    <check> 
//      <loc> ( (unsigned int) SCn_BCMP ) </loc>
//      <o.2..2> BCMP2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SCn_BCMP_BCMP1  -----------------------------------
// SVD Line: 22267

//  <item> SFDITEM_FIELD__SCn_BCMP_BCMP1
//    <name> BCMP1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x56000024) Baud Rate Compensation 1 </i>
//    <check> 
//      <loc> ( (unsigned int) SCn_BCMP ) </loc>
//      <o.1..1> BCMP1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SCn_BCMP_BCMP0  -----------------------------------
// SVD Line: 22273

//  <item> SFDITEM_FIELD__SCn_BCMP_BCMP0
//    <name> BCMP0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x56000024) Baud Rate Compensation 0 </i>
//    <check> 
//      <loc> ( (unsigned int) SCn_BCMP ) </loc>
//      <o.0..0> BCMP0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: SCn_BCMP  ------------------------------------
// SVD Line: 22210

//  <rtree> SFDITEM_REG__SCn_BCMP
//    <name> BCMP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x56000024) SCn Baud Rate Compensation Register </i>
//    <loc> ( (unsigned int)((SCn_BCMP >> 0) & 0xFFFFFFFF), ((SCn_BCMP = (SCn_BCMP & ~(0x81FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x81FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCn_BCMP_BCMPS </item>
//    <item> SFDITEM_FIELD__SCn_BCMP_BCMP8 </item>
//    <item> SFDITEM_FIELD__SCn_BCMP_BCMP7 </item>
//    <item> SFDITEM_FIELD__SCn_BCMP_BCMP6 </item>
//    <item> SFDITEM_FIELD__SCn_BCMP_BCMP5 </item>
//    <item> SFDITEM_FIELD__SCn_BCMP_BCMP4 </item>
//    <item> SFDITEM_FIELD__SCn_BCMP_BCMP3 </item>
//    <item> SFDITEM_FIELD__SCn_BCMP_BCMP2 </item>
//    <item> SFDITEM_FIELD__SCn_BCMP_BCMP1 </item>
//    <item> SFDITEM_FIELD__SCn_BCMP_BCMP0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: SCn_RTODR  --------------------------------
// SVD Line: 22281

unsigned int SCn_RTODR __AT (0x56000028);



// -------------------------------  Field Item: SCn_RTODR_RTOD  -----------------------------------
// SVD Line: 22290

//  <item> SFDITEM_FIELD__SCn_RTODR_RTOD
//    <name> RTOD </name>
//    <rw> 
//    <i> [Bits 23..0] RW (@ 0x56000028) SCn Receive Time Out Data </i>
//    <edit> 
//      <loc> ( (unsigned int)((SCn_RTODR >> 0) & 0xFFFFFF), ((SCn_RTODR = (SCn_RTODR & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: SCn_RTODR  -----------------------------------
// SVD Line: 22281

//  <rtree> SFDITEM_REG__SCn_RTODR
//    <name> RTODR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x56000028) SCn Receive Time Out Data Register </i>
//    <loc> ( (unsigned int)((SCn_RTODR >> 0) & 0xFFFFFFFF), ((SCn_RTODR = (SCn_RTODR & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCn_RTODR_RTOD </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SCn_EGTR  --------------------------------
// SVD Line: 22298

unsigned int SCn_EGTR __AT (0x5600002C);



// --------------------------------  Field Item: SCn_EGTR_EGT  ------------------------------------
// SVD Line: 22307

//  <item> SFDITEM_FIELD__SCn_EGTR_EGT
//    <name> EGT </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x5600002C) SCn Tx Extra Guard Time </i>
//    <edit> 
//      <loc> ( (unsigned char)((SCn_EGTR >> 0) & 0xFF), ((SCn_EGTR = (SCn_EGTR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: SCn_EGTR  ------------------------------------
// SVD Line: 22298

//  <rtree> SFDITEM_REG__SCn_EGTR
//    <name> EGTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x5600002C) SCn Tx Extra Guard Time Register </i>
//    <loc> ( (unsigned int)((SCn_EGTR >> 0) & 0xFFFFFFFF), ((SCn_EGTR = (SCn_EGTR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCn_EGTR_EGT </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SCn_T3DR  --------------------------------
// SVD Line: 22315

unsigned int SCn_T3DR __AT (0x56000030);



// --------------------------------  Field Item: SCn_T3DR_T3D  ------------------------------------
// SVD Line: 22324

//  <item> SFDITEM_FIELD__SCn_T3DR_T3D
//    <name> T3D </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x56000030) T3 Duration Data bits. T3D[15:0] + 1 </i>
//    <edit> 
//      <loc> ( (unsigned short)((SCn_T3DR >> 0) & 0xFFFF), ((SCn_T3DR = (SCn_T3DR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: SCn_T3DR  ------------------------------------
// SVD Line: 22315

//  <rtree> SFDITEM_REG__SCn_T3DR
//    <name> T3DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x56000030) SCn T3 Duration Data Register </i>
//    <loc> ( (unsigned int)((SCn_T3DR >> 0) & 0xFFFFFFFF), ((SCn_T3DR = (SCn_T3DR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCn_T3DR_T3D </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SCn_T4DR  --------------------------------
// SVD Line: 22332

unsigned int SCn_T4DR __AT (0x56000034);



// --------------------------------  Field Item: SCn_T4DR_T4D  ------------------------------------
// SVD Line: 22341

//  <item> SFDITEM_FIELD__SCn_T4DR_T4D
//    <name> T4D </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x56000034) T4 Duration Data bits. T4D[15:0] + 1 </i>
//    <edit> 
//      <loc> ( (unsigned short)((SCn_T4DR >> 0) & 0xFFFF), ((SCn_T4DR = (SCn_T4DR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: SCn_T4DR  ------------------------------------
// SVD Line: 22332

//  <rtree> SFDITEM_REG__SCn_T4DR
//    <name> T4DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x56000034) SCn T4 Duration Data Register </i>
//    <loc> ( (unsigned int)((SCn_T4DR >> 0) & 0xFFFFFFFF), ((SCn_T4DR = (SCn_T4DR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SCn_T4DR_T4D </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: SCn  --------------------------------------
// SVD Line: 21099

//  <view> SCn
//    <name> SCn </name>
//    <item> SFDITEM_REG__SCn_CR1 </item>
//    <item> SFDITEM_REG__SCn_CR2 </item>
//    <item> SFDITEM_REG__SCn_CR3 </item>
//    <item> SFDITEM_REG__SCn_IER </item>
//    <item> SFDITEM_REG__SCn_IFSR </item>
//    <item> SFDITEM_REG__SCn_RDR </item>
//    <item> SFDITEM_REG__SCn_TDR </item>
//    <item> SFDITEM_REG__SCn_BDR </item>
//    <item> SFDITEM_REG__SCn_BCMP </item>
//    <item> SFDITEM_REG__SCn_RTODR </item>
//    <item> SFDITEM_REG__SCn_EGTR </item>
//    <item> SFDITEM_REG__SCn_T3DR </item>
//    <item> SFDITEM_REG__SCn_T4DR </item>
//  </view>
//  


// -----------------------------  Register Item Address: SC0_CR1  ---------------------------------
// SVD Line: 21113

unsigned int SC0_CR1 __AT (0x40005300);



// --------------------------------  Field Item: SC0_CR1_SCnMD  -----------------------------------
// SVD Line: 21122

//  <item> SFDITEM_FIELD__SC0_CR1_SCnMD
//    <name> SCnMD </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005300) \nSmartcard Interface Mode Selection\n0 : SCI = Smartcard interface mode (SCnPWR/RST/CLK/DATA/IN)\n1 : UART = UART mode (SCnRXD/TXD) </i>
//    <combo> 
//      <loc> ( (unsigned int) SC0_CR1 ) </loc>
//      <o.15..15> SCnMD
//        <0=> 0: SCI = Smartcard interface mode (SCnPWR/RST/CLK/DATA/IN)
//        <1=> 1: UART = UART mode (SCnRXD/TXD)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: SC0_CR1_PENn  ------------------------------------
// SVD Line: 21140

//  <item> SFDITEM_FIELD__SC0_CR1_PENn
//    <name> PENn </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40005300) \nParity Enable\n0 : Disable = Disable parity bit generation and detection.\n1 : Enable = Enable parity bit generation and detection </i>
//    <combo> 
//      <loc> ( (unsigned int) SC0_CR1 ) </loc>
//      <o.14..14> PENn
//        <0=> 0: Disable = Disable parity bit generation and detection.
//        <1=> 1: Enable = Enable parity bit generation and detection
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: SC0_CR1_PSELn  -----------------------------------
// SVD Line: 21158

//  <item> SFDITEM_FIELD__SC0_CR1_PSELn
//    <name> PSELn </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40005300) \nParity Selection\n0 : Odd = Odd parity (Odd number of logic '1')\n1 : Even = Even parity (Even number of logic '1') </i>
//    <combo> 
//      <loc> ( (unsigned int) SC0_CR1 ) </loc>
//      <o.13..13> PSELn
//        <0=> 0: Odd = Odd parity (Odd number of logic '1')
//        <1=> 1: Even = Even parity (Even number of logic '1')
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: SC0_CR1_DLENn  -----------------------------------
// SVD Line: 21176

//  <item> SFDITEM_FIELD__SC0_CR1_DLENn
//    <name> DLENn </name>
//    <rw> 
//    <i> [Bits 10..9] RW (@ 0x40005300) \nData Length Selection\n0 : 5bit = 5bit. Start,D0,D1,D2,D3,D4,(Parity),Stop1,(Stop2)\n1 : 6bit = 6bit. Start,D0,D1,D2,D3,D4,D5,(Parity),Stop1,(Stop2)\n2 : 7bit = 7bit. Start,D0,D1,D2,D3,D4,D5,D6,(Parity),Stop1,(Stop2)\n3 : 8bit = 8bit. Start,D0,D1,D2,D3,D4,D5,D6,D7,(Parity),Stop1,(Stop2) </i>
//    <combo> 
//      <loc> ( (unsigned int) SC0_CR1 ) </loc>
//      <o.10..9> DLENn
//        <0=> 0: 5bit = 5bit. Start,D0,D1,D2,D3,D4,(Parity),Stop1,(Stop2)
//        <1=> 1: 6bit = 6bit. Start,D0,D1,D2,D3,D4,D5,(Parity),Stop1,(Stop2)
//        <2=> 2: 7bit = 7bit. Start,D0,D1,D2,D3,D4,D5,D6,(Parity),Stop1,(Stop2)
//        <3=> 3: 8bit = 8bit. Start,D0,D1,D2,D3,D4,D5,D6,D7,(Parity),Stop1,(Stop2)
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SC0_CR1_STOPBn  -----------------------------------
// SVD Line: 21204

//  <item> SFDITEM_FIELD__SC0_CR1_STOPBn
//    <name> STOPBn </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40005300) \nStop bit length\n0 : 1bit = 1 Stop bit\n1 : 2bit = 2 Stop bits </i>
//    <combo> 
//      <loc> ( (unsigned int) SC0_CR1 ) </loc>
//      <o.7..7> STOPBn
//        <0=> 0: 1bit = 1 Stop bit
//        <1=> 1: 2bit = 2 Stop bits
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: SC0_CR1_OVRSn  -----------------------------------
// SVD Line: 21222

//  <item> SFDITEM_FIELD__SC0_CR1_OVRSn
//    <name> OVRSn </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40005300) \nOversampling Selection\n0 : 16 = 16 oversampling\n1 : 8 = 8 oversampling </i>
//    <combo> 
//      <loc> ( (unsigned int) SC0_CR1 ) </loc>
//      <o.4..4> OVRSn
//        <0=> 0: 16 = 16 oversampling
//        <1=> 1: 8 = 8 oversampling
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: SC0_CR1_TXEn  ------------------------------------
// SVD Line: 21240

//  <item> SFDITEM_FIELD__SC0_CR1_TXEn
//    <name> TXEn </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40005300) \nEnable the transmitter unit.\n0 : Disable = Transmitter is disabled.\n1 : Enable = Transmitter is enabled. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC0_CR1 ) </loc>
//      <o.3..3> TXEn
//        <0=> 0: Disable = Transmitter is disabled.
//        <1=> 1: Enable = Transmitter is enabled.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: SC0_CR1_RXEn  ------------------------------------
// SVD Line: 21258

//  <item> SFDITEM_FIELD__SC0_CR1_RXEn
//    <name> RXEn </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40005300) \nEnable the receiver unit.\n0 : Disable = Receiver is disabled.\n1 : Enable = Receiver is enabled. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC0_CR1 ) </loc>
//      <o.2..2> RXEn
//        <0=> 0: Disable = Receiver is disabled.
//        <1=> 1: Enable = Receiver is enabled.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SC0_CR1_RTOENn  -----------------------------------
// SVD Line: 21276

//  <item> SFDITEM_FIELD__SC0_CR1_RTOENn
//    <name> RTOENn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005300) \nReceive Time Out Function Enable\n0 : Disable = Disable receive time out function.\n1 : Enable = Enable receive time out function. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC0_CR1 ) </loc>
//      <o.1..1> RTOENn
//        <0=> 0: Disable = Disable receive time out function.
//        <1=> 1: Enable = Enable receive time out function.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SC0_CR1_SCInEN  -----------------------------------
// SVD Line: 21294

//  <item> SFDITEM_FIELD__SC0_CR1_SCInEN
//    <name> SCInEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005300) \nSmartcard Interface Block Enable\n0 : Disable = Disable SCn block.\n1 : Enable = Enable SCn block. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC0_CR1 ) </loc>
//      <o.0..0> SCInEN
//        <0=> 0: Disable = Disable SCn block.
//        <1=> 1: Enable = Enable SCn block.
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: SC0_CR1  ------------------------------------
// SVD Line: 21113

//  <rtree> SFDITEM_REG__SC0_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005300) SCn Control Register 1 </i>
//    <loc> ( (unsigned int)((SC0_CR1 >> 0) & 0xFFFFFFFF), ((SC0_CR1 = (SC0_CR1 & ~(0xE69FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xE69F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SC0_CR1_SCnMD </item>
//    <item> SFDITEM_FIELD__SC0_CR1_PENn </item>
//    <item> SFDITEM_FIELD__SC0_CR1_PSELn </item>
//    <item> SFDITEM_FIELD__SC0_CR1_DLENn </item>
//    <item> SFDITEM_FIELD__SC0_CR1_STOPBn </item>
//    <item> SFDITEM_FIELD__SC0_CR1_OVRSn </item>
//    <item> SFDITEM_FIELD__SC0_CR1_TXEn </item>
//    <item> SFDITEM_FIELD__SC0_CR1_RXEn </item>
//    <item> SFDITEM_FIELD__SC0_CR1_RTOENn </item>
//    <item> SFDITEM_FIELD__SC0_CR1_SCInEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SC0_CR2  ---------------------------------
// SVD Line: 21314

unsigned int SC0_CR2 __AT (0x40005304);



// -------------------------------  Field Item: SC0_CR2_ACTENn  -----------------------------------
// SVD Line: 21323

//  <item> SFDITEM_FIELD__SC0_CR2_ACTENn
//    <name> ACTENn </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005304) \nAuto Activation Enable\n0 : NoEffect = No effect.\n1 : Enable = Enable activation and cold reset. (This bit is automatically cleared after operation) </i>
//    <combo> 
//      <loc> ( (unsigned int) SC0_CR2 ) </loc>
//      <o.15..15> ACTENn
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Enable = Enable activation and cold reset. (This bit is automatically cleared after operation)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: SC0_CR2_WRENn  -----------------------------------
// SVD Line: 21341

//  <item> SFDITEM_FIELD__SC0_CR2_WRENn
//    <name> WRENn </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40005304) \nAuto Warm Reset Enable\n0 : NoEffect = No effect.\n1 : Enable = Enable warm reset. (This bit is automatically cleared after operation) </i>
//    <combo> 
//      <loc> ( (unsigned int) SC0_CR2 ) </loc>
//      <o.14..14> WRENn
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Enable = Enable warm reset. (This bit is automatically cleared after operation)
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SC0_CR2_DACTENn  ----------------------------------
// SVD Line: 21359

//  <item> SFDITEM_FIELD__SC0_CR2_DACTENn
//    <name> DACTENn </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40005304) \nAuto Deactivation Enable\n0 : NoEffect = No effect.\n1 : Enable = Enable deactivation. (This bit is automatically cleared after operation) </i>
//    <combo> 
//      <loc> ( (unsigned int) SC0_CR2 ) </loc>
//      <o.13..13> DACTENn
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Enable = Enable deactivation. (This bit is automatically cleared after operation)
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SC0_CR2_SCnINST  ----------------------------------
// SVD Line: 21377

//  <item> SFDITEM_FIELD__SC0_CR2_SCnINST
//    <name> SCnINST </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x40005304) \nSCnIN Pin Status\n0 : LowLevel = SCnIN pin state at low level\n1 : HighLevel = SCnIN pin state at high level </i>
//    <combo> 
//      <loc> ( (unsigned int) SC0_CR2 ) </loc>
//      <o.9..9> SCnINST
//        <0=> 0: LowLevel = SCnIN pin state at low level
//        <1=> 1: HighLevel = SCnIN pin state at high level
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SC0_CR2_SCnPWRLV  ----------------------------------
// SVD Line: 21395

//  <item> SFDITEM_FIELD__SC0_CR2_SCnPWRLV
//    <name> SCnPWRLV </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40005304) \nSCnPWR Pin Level Setting\n0 : LowLevel = SCnPWR pin to low level\n1 : HighLevel = SCnPWR pin to high level </i>
//    <combo> 
//      <loc> ( (unsigned int) SC0_CR2 ) </loc>
//      <o.8..8> SCnPWRLV
//        <0=> 0: LowLevel = SCnPWR pin to low level
//        <1=> 1: HighLevel = SCnPWR pin to high level
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SC0_CR2_SCnRSTLV  ----------------------------------
// SVD Line: 21413

//  <item> SFDITEM_FIELD__SC0_CR2_SCnRSTLV
//    <name> SCnRSTLV </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40005304) \nSCnRST Pin Level Setting\n0 : LowLevel = SCnRST pin to low level\n1 : HighLevel = SCnRST pin to high level </i>
//    <combo> 
//      <loc> ( (unsigned int) SC0_CR2 ) </loc>
//      <o.7..7> SCnRSTLV
//        <0=> 0: LowLevel = SCnRST pin to low level
//        <1=> 1: HighLevel = SCnRST pin to high level
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SC0_CR2_SCnDATALV  ---------------------------------
// SVD Line: 21431

//  <item> SFDITEM_FIELD__SC0_CR2_SCnDATALV
//    <name> SCnDATALV </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40005304) \nSCnDATA Pin Level Setting\n0 : LowLevel = SCnDATA pin to low level\n1 : HighLevel = The SCnDATA pin is high level with an external pull-up resistor and reception mode. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC0_CR2 ) </loc>
//      <o.6..6> SCnDATALV
//        <0=> 0: LowLevel = SCnDATA pin to low level
//        <1=> 1: HighLevel = The SCnDATA pin is high level with an external pull-up resistor and reception mode.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SC0_CR2_SCnCLKLV  ----------------------------------
// SVD Line: 21449

//  <item> SFDITEM_FIELD__SC0_CR2_SCnCLKLV
//    <name> SCnCLKLV </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40005304) \nSCnCLK Pin Level Setting\n0 : LowLevel = SCnCLK pin to low level on clock generation disable\n1 : HighLevel = SCnCLK pin to high level on clock generation disable </i>
//    <combo> 
//      <loc> ( (unsigned int) SC0_CR2 ) </loc>
//      <o.5..5> SCnCLKLV
//        <0=> 0: LowLevel = SCnCLK pin to low level on clock generation disable
//        <1=> 1: HighLevel = SCnCLK pin to high level on clock generation disable
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SC0_CR2_SCnCLKEN  ----------------------------------
// SVD Line: 21467

//  <item> SFDITEM_FIELD__SC0_CR2_SCnCLKEN
//    <name> SCnCLKEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40005304) \nSmartcard Clock Generation Enable\n0 : Disable = Disable smartcard clock generation.\n1 : Enable = Enable smartcard clock generation. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC0_CR2 ) </loc>
//      <o.4..4> SCnCLKEN
//        <0=> 0: Disable = Disable smartcard clock generation.
//        <1=> 1: Enable = Enable smartcard clock generation.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SC0_CR2_SCnCLKG  ----------------------------------
// SVD Line: 21485

//  <item> SFDITEM_FIELD__SC0_CR2_SCnCLKG
//    <name> SCnCLKG </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40005304) \nThis bit-field is used to generate smartcard clock\n0 : PCLK1 = Smartcard clock (fsc): PCLK/1 with 1/2 duty\n1 : PCLK2 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty\n2 : PCLK4 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty\n3 : PCLK6 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty\n4 : PCLK8 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty\n5 : PCLK10 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty\n6 : PCLK12 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty\n7 : PCLK14 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty\n8 : PCLK16 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty\n9 : PCLK18 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty\n10 : PCLK20 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty\n11 : PCLK22 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty\n12 : PCLK24 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty\n13 : PCLK26 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty\n14 : PCLK28 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty\n15 : PCLK30 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty </i>
//    <combo> 
//      <loc> ( (unsigned int) SC0_CR2 ) </loc>
//      <o.3..0> SCnCLKG
//        <0=> 0: PCLK1 = Smartcard clock (fsc): PCLK/1 with 1/2 duty
//        <1=> 1: PCLK2 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty
//        <2=> 2: PCLK4 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty
//        <3=> 3: PCLK6 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty
//        <4=> 4: PCLK8 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty
//        <5=> 5: PCLK10 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty
//        <6=> 6: PCLK12 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty
//        <7=> 7: PCLK14 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty
//        <8=> 8: PCLK16 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty
//        <9=> 9: PCLK18 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty
//        <10=> 10: PCLK20 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty
//        <11=> 11: PCLK22 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty
//        <12=> 12: PCLK24 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty
//        <13=> 13: PCLK26 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty
//        <14=> 14: PCLK28 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty
//        <15=> 15: PCLK30 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: SC0_CR2  ------------------------------------
// SVD Line: 21314

//  <rtree> SFDITEM_REG__SC0_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005304) SCn Control Register 2 (only used for Smardcard Interface Mode) </i>
//    <loc> ( (unsigned int)((SC0_CR2 >> 0) & 0xFFFFFFFF), ((SC0_CR2 = (SC0_CR2 & ~(0xE1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xE1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SC0_CR2_ACTENn </item>
//    <item> SFDITEM_FIELD__SC0_CR2_WRENn </item>
//    <item> SFDITEM_FIELD__SC0_CR2_DACTENn </item>
//    <item> SFDITEM_FIELD__SC0_CR2_SCnINST </item>
//    <item> SFDITEM_FIELD__SC0_CR2_SCnPWRLV </item>
//    <item> SFDITEM_FIELD__SC0_CR2_SCnRSTLV </item>
//    <item> SFDITEM_FIELD__SC0_CR2_SCnDATALV </item>
//    <item> SFDITEM_FIELD__SC0_CR2_SCnCLKLV </item>
//    <item> SFDITEM_FIELD__SC0_CR2_SCnCLKEN </item>
//    <item> SFDITEM_FIELD__SC0_CR2_SCnCLKG </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SC0_CR3  ---------------------------------
// SVD Line: 21575

unsigned int SC0_CR3 __AT (0x40005308);



// ------------------------------  Field Item: SC0_CR3_ACONDETn  ----------------------------------
// SVD Line: 21584

//  <item> SFDITEM_FIELD__SC0_CR3_ACONDETn
//    <name> ACONDETn </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40005308) \nAuto Convention Detection\n0 : NoEffect = No effect.\n1 : Enable = Auto convention detection (This bit is automatically cleared after operation) </i>
//    <combo> 
//      <loc> ( (unsigned int) SC0_CR3 ) </loc>
//      <o.23..23> ACONDETn
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Enable = Auto convention detection (This bit is automatically cleared after operation)
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SC0_CR3_CONSELn  ----------------------------------
// SVD Line: 21602

//  <item> SFDITEM_FIELD__SC0_CR3_CONSELn
//    <name> CONSELn </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40005308) \nConvention Selection\n0 : DirectConvention = Direct convention (lsb first shift out, 0: Low level, 1: High level)\n1 : InverseConvention = Inverse convention (msb first shift out, 0: High level, 1: low level). </i>
//    <combo> 
//      <loc> ( (unsigned int) SC0_CR3 ) </loc>
//      <o.22..22> CONSELn
//        <0=> 0: DirectConvention = Direct convention (lsb first shift out, 0: Low level, 1: High level)
//        <1=> 1: InverseConvention = Inverse convention (msb first shift out, 0: High level, 1: low level).
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SC0_CR3_RETRYENn  ----------------------------------
// SVD Line: 21620

//  <item> SFDITEM_FIELD__SC0_CR3_RETRYENn
//    <name> RETRYENn </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40005308) \nTx/Rx Error Signal Generation/Detection Retry Enable\n0 : Disable = Disable error signal generation/detection and retry Rx/Tx.\n1 : Enable = Enable error signal generation/detection and retry Rx/Tx. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC0_CR3 ) </loc>
//      <o.20..20> RETRYENn
//        <0=> 0: Disable = Disable error signal generation/detection and retry Rx/Tx.
//        <1=> 1: Enable = Enable error signal generation/detection and retry Rx/Tx.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SC0_CR3_RETRYn  -----------------------------------
// SVD Line: 21638

//  <item> SFDITEM_FIELD__SC0_CR3_RETRYn
//    <name> RETRYn </name>
//    <rw> 
//    <i> [Bits 19..17] RW (@ 0x40005308) The number of retry. RETRYn[2:0]+1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((SC0_CR3 >> 17) & 0x7), ((SC0_CR3 = (SC0_CR3 & ~(0x7UL << 17 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 17 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: SC0_CR3_DLYRETRYn  ---------------------------------
// SVD Line: 21644

//  <item> SFDITEM_FIELD__SC0_CR3_DLYRETRYn
//    <name> DLYRETRYn </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40005308) \nDelay Time Before Retry Selection\n0 : 2D5ETU = 2.5 etu delay before re-transmit byte\n1 : 2D5ETU_EGT = 2.5 etu + 'extra guard time' delay before re-transmit byte </i>
//    <combo> 
//      <loc> ( (unsigned int) SC0_CR3 ) </loc>
//      <o.16..16> DLYRETRYn
//        <0=> 0: 2D5ETU = 2.5 etu delay before re-transmit byte
//        <1=> 1: 2D5ETU_EGT = 2.5 etu + 'extra guard time' delay before re-transmit byte
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SC0_CR3_SCnINPOL  ----------------------------------
// SVD Line: 21662

//  <item> SFDITEM_FIELD__SC0_CR3_SCnINPOL
//    <name> SCnINPOL </name>
//    <rw> 
//    <i> [Bits 14..13] RW (@ 0x40005308) \nSCnIN Pin Input Polarity Selection\n0 : FallingEdge = Smartcard Insert/Removal on falling edge\n1 : RisingEdge = Smartcard Insert/Removal on rising edge\n2 : BothEdge = Smartcard Insert/Removal on both of falling and rising edge\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) SC0_CR3 ) </loc>
//      <o.14..13> SCnINPOL
//        <0=> 0: FallingEdge = Smartcard Insert/Removal on falling edge
//        <1=> 1: RisingEdge = Smartcard Insert/Removal on rising edge
//        <2=> 2: BothEdge = Smartcard Insert/Removal on both of falling and rising edge
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SC0_CR3_RXCNTENn  ----------------------------------
// SVD Line: 21685

//  <item> SFDITEM_FIELD__SC0_CR3_RXCNTENn
//    <name> RXCNTENn </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40005308) \nReceived byte Count Enable\n0 : NoEffect = No effect.\n1 : Enable = Received block length counts every Rx (This bit is automatically cleared after the BLEDIFGn bit is set) </i>
//    <combo> 
//      <loc> ( (unsigned int) SC0_CR3 ) </loc>
//      <o.8..8> RXCNTENn
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Enable = Received block length counts every Rx (This bit is automatically cleared after the BLEDIFGn bit is set)
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SC0_CR3_RXBLENn  ----------------------------------
// SVD Line: 21703

//  <item> SFDITEM_FIELD__SC0_CR3_RXBLENn
//    <name> RXBLENn </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40005308) Received Block Length </i>
//    <edit> 
//      <loc> ( (unsigned char)((SC0_CR3 >> 0) & 0xFF), ((SC0_CR3 = (SC0_CR3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: SC0_CR3  ------------------------------------
// SVD Line: 21575

//  <rtree> SFDITEM_REG__SC0_CR3
//    <name> CR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005308) SCn Control Register 3 (only used for Smardcard Interface Mode) </i>
//    <loc> ( (unsigned int)((SC0_CR3 >> 0) & 0xFFFFFFFF), ((SC0_CR3 = (SC0_CR3 & ~(0xDF61FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xDF61FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SC0_CR3_ACONDETn </item>
//    <item> SFDITEM_FIELD__SC0_CR3_CONSELn </item>
//    <item> SFDITEM_FIELD__SC0_CR3_RETRYENn </item>
//    <item> SFDITEM_FIELD__SC0_CR3_RETRYn </item>
//    <item> SFDITEM_FIELD__SC0_CR3_DLYRETRYn </item>
//    <item> SFDITEM_FIELD__SC0_CR3_SCnINPOL </item>
//    <item> SFDITEM_FIELD__SC0_CR3_RXCNTENn </item>
//    <item> SFDITEM_FIELD__SC0_CR3_RXBLENn </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SC0_IER  ---------------------------------
// SVD Line: 21711

unsigned int SC0_IER __AT (0x40005310);



// ------------------------------  Field Item: SC0_IER_RSTAIENn  ----------------------------------
// SVD Line: 21720

//  <item> SFDITEM_FIELD__SC0_IER_RSTAIENn
//    <name> RSTAIENn </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40005310) \nReset Assertion Interrupt Enable\n0 : Disable = Disable reset assertion interrupt.\n1 : Enable = Enable reset assertion interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC0_IER ) </loc>
//      <o.23..23> RSTAIENn
//        <0=> 0: Disable = Disable reset assertion interrupt.
//        <1=> 1: Enable = Enable reset assertion interrupt.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SC0_IER_SERIENn  ----------------------------------
// SVD Line: 21738

//  <item> SFDITEM_FIELD__SC0_IER_SERIENn
//    <name> SERIENn </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40005310) \nSequence Error Interrupt Enable\n0 : Disable = Disable sequence error interrupt.\n1 : Enable = Enable sequence error interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC0_IER ) </loc>
//      <o.22..22> SERIENn
//        <0=> 0: Disable = Disable sequence error interrupt.
//        <1=> 1: Enable = Enable sequence error interrupt.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SC0_IER_SEDIENn  ----------------------------------
// SVD Line: 21756

//  <item> SFDITEM_FIELD__SC0_IER_SEDIENn
//    <name> SEDIENn </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40005310) \nSequence End Interrupt Enable\n0 : Disable = Disable sequence end interrupt.\n1 : Enable = Enable sequence end interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC0_IER ) </loc>
//      <o.21..21> SEDIENn
//        <0=> 0: Disable = Disable sequence end interrupt.
//        <1=> 1: Enable = Enable sequence end interrupt.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SC0_IER_CONERIENn  ---------------------------------
// SVD Line: 21774

//  <item> SFDITEM_FIELD__SC0_IER_CONERIENn
//    <name> CONERIENn </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40005310) \nConvention Detection Error Interrupt Enable\n0 : Disable = Disable convention detection error interrupt.\n1 : Enable = Enable convention detection error interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC0_IER ) </loc>
//      <o.20..20> CONERIENn
//        <0=> 0: Disable = Disable convention detection error interrupt.
//        <1=> 1: Enable = Enable convention detection error interrupt.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SC0_IER_CONEDIENn  ---------------------------------
// SVD Line: 21792

//  <item> SFDITEM_FIELD__SC0_IER_CONEDIENn
//    <name> CONEDIENn </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40005310) \nConvention Detection End Interrupt Enable\n0 : Disable = Disable convention detection end interrupt.\n1 : Enable = Enable convention detection end interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC0_IER ) </loc>
//      <o.19..19> CONEDIENn
//        <0=> 0: Disable = Disable convention detection end interrupt.
//        <1=> 1: Enable = Enable convention detection end interrupt.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SC0_IER_TRYERIENn  ---------------------------------
// SVD Line: 21810

//  <item> SFDITEM_FIELD__SC0_IER_TRYERIENn
//    <name> TRYERIENn </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40005310) \nTransmit Retry Error Interrupt Enable\n0 : Disable = Disable transmit retry error interrupt.\n1 : Enable = Enable transmit retry error interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC0_IER ) </loc>
//      <o.18..18> TRYERIENn
//        <0=> 0: Disable = Disable transmit retry error interrupt.
//        <1=> 1: Enable = Enable transmit retry error interrupt.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SC0_IER_SCINIENn  ----------------------------------
// SVD Line: 21828

//  <item> SFDITEM_FIELD__SC0_IER_SCINIENn
//    <name> SCINIENn </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40005310) \nSCnIN Pin Valid Edge Interrupt Enable\n0 : Disable = Disable SCnIN pin valid edge interrupt.\n1 : Enable = Enable SCnIN pin valid edge interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC0_IER ) </loc>
//      <o.17..17> SCINIENn
//        <0=> 0: Disable = Disable SCnIN pin valid edge interrupt.
//        <1=> 1: Enable = Enable SCnIN pin valid edge interrupt.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SC0_IER_BLEDIENn  ----------------------------------
// SVD Line: 21846

//  <item> SFDITEM_FIELD__SC0_IER_BLEDIENn
//    <name> BLEDIENn </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40005310) \nBlock Length Count End Interrupt Enable\n0 : Disable = Disable block length count end interrupt.\n1 : Enable = Enable block length count end interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC0_IER ) </loc>
//      <o.16..16> BLEDIENn
//        <0=> 0: Disable = Disable block length count end interrupt.
//        <1=> 1: Enable = Enable block length count end interrupt.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SC0_IER_RTOIENn  ----------------------------------
// SVD Line: 21864

//  <item> SFDITEM_FIELD__SC0_IER_RTOIENn
//    <name> RTOIENn </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40005310) \nReceive Time Out Interrupt Enable\n0 : Disable = Disable receive time out interrupt.\n1 : Enable = Enable receive time out interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC0_IER ) </loc>
//      <o.6..6> RTOIENn
//        <0=> 0: Disable = Disable receive time out interrupt.
//        <1=> 1: Enable = Enable receive time out interrupt.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SC0_IER_TXCIENn  ----------------------------------
// SVD Line: 21882

//  <item> SFDITEM_FIELD__SC0_IER_TXCIENn
//    <name> TXCIENn </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40005310) \nTransmit Complete Interrupt Enable\n0 : Disable = Disable transmit complete interrupt.\n1 : Enable = Enable transmit complete interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC0_IER ) </loc>
//      <o.2..2> TXCIENn
//        <0=> 0: Disable = Disable transmit complete interrupt.
//        <1=> 1: Enable = Enable transmit complete interrupt.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SC0_IER_RXCIENn  ----------------------------------
// SVD Line: 21900

//  <item> SFDITEM_FIELD__SC0_IER_RXCIENn
//    <name> RXCIENn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005310) \nReceive Data Register Not Empty Interrupt Enable\n0 : Disable = Disable receive data not empty interrupt.\n1 : Enable = Enable receive data not empty interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC0_IER ) </loc>
//      <o.0..0> RXCIENn
//        <0=> 0: Disable = Disable receive data not empty interrupt.
//        <1=> 1: Enable = Enable receive data not empty interrupt.
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: SC0_IER  ------------------------------------
// SVD Line: 21711

//  <rtree> SFDITEM_REG__SC0_IER
//    <name> IER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005310) SCn Interrupt Enable Register </i>
//    <loc> ( (unsigned int)((SC0_IER >> 0) & 0xFFFFFFFF), ((SC0_IER = (SC0_IER & ~(0xFF0045UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF0045) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SC0_IER_RSTAIENn </item>
//    <item> SFDITEM_FIELD__SC0_IER_SERIENn </item>
//    <item> SFDITEM_FIELD__SC0_IER_SEDIENn </item>
//    <item> SFDITEM_FIELD__SC0_IER_CONERIENn </item>
//    <item> SFDITEM_FIELD__SC0_IER_CONEDIENn </item>
//    <item> SFDITEM_FIELD__SC0_IER_TRYERIENn </item>
//    <item> SFDITEM_FIELD__SC0_IER_SCINIENn </item>
//    <item> SFDITEM_FIELD__SC0_IER_BLEDIENn </item>
//    <item> SFDITEM_FIELD__SC0_IER_RTOIENn </item>
//    <item> SFDITEM_FIELD__SC0_IER_TXCIENn </item>
//    <item> SFDITEM_FIELD__SC0_IER_RXCIENn </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SC0_IFSR  --------------------------------
// SVD Line: 21920

unsigned int SC0_IFSR __AT (0x40005314);



// ------------------------------  Field Item: SC0_IFSR_RSTAIFGn  ---------------------------------
// SVD Line: 21929

//  <item> SFDITEM_FIELD__SC0_IFSR_RSTAIFGn
//    <name> RSTAIFGn </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40005314) \nReset Assertion Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred, This bit is cleared to '0' when write '1'. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC0_IFSR ) </loc>
//      <o.23..23> RSTAIFGn
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred, This bit is cleared to '0' when write '1'.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SC0_IFSR_SERIFGn  ----------------------------------
// SVD Line: 21947

//  <item> SFDITEM_FIELD__SC0_IFSR_SERIFGn
//    <name> SERIFGn </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40005314) \nSequence Error Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred, This bit is cleared to '0' when write '1'. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC0_IFSR ) </loc>
//      <o.22..22> SERIFGn
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred, This bit is cleared to '0' when write '1'.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SC0_IFSR_SEDIFGn  ----------------------------------
// SVD Line: 21965

//  <item> SFDITEM_FIELD__SC0_IFSR_SEDIFGn
//    <name> SEDIFGn </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40005314) \nSequence End Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred, This bit is cleared to '0' when write '1'. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC0_IFSR ) </loc>
//      <o.21..21> SEDIFGn
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred, This bit is cleared to '0' when write '1'.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SC0_IFSR_CONERIFGn  ---------------------------------
// SVD Line: 21983

//  <item> SFDITEM_FIELD__SC0_IFSR_CONERIFGn
//    <name> CONERIFGn </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40005314) \nConvention Detection Error Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred, This bit is cleared to '0' when write '1'. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC0_IFSR ) </loc>
//      <o.20..20> CONERIFGn
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred, This bit is cleared to '0' when write '1'.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SC0_IFSR_CONEDIFGn  ---------------------------------
// SVD Line: 22001

//  <item> SFDITEM_FIELD__SC0_IFSR_CONEDIFGn
//    <name> CONEDIFGn </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40005314) \nConvention Detection End Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred, This bit is cleared to '0' when write '1'. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC0_IFSR ) </loc>
//      <o.19..19> CONEDIFGn
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred, This bit is cleared to '0' when write '1'.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SC0_IFSR_TRYERIFGn  ---------------------------------
// SVD Line: 22019

//  <item> SFDITEM_FIELD__SC0_IFSR_TRYERIFGn
//    <name> TRYERIFGn </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40005314) \nTransmit Retry Error Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred, This bit is cleared to '0' when write '1'. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC0_IFSR ) </loc>
//      <o.18..18> TRYERIFGn
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred, This bit is cleared to '0' when write '1'.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SC0_IFSR_SCINIFGn  ---------------------------------
// SVD Line: 22037

//  <item> SFDITEM_FIELD__SC0_IFSR_SCINIFGn
//    <name> SCINIFGn </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40005314) \nSCnIN Pin Valid Edge Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred, This bit is cleared to '0' when write '1'. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC0_IFSR ) </loc>
//      <o.17..17> SCINIFGn
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred, This bit is cleared to '0' when write '1'.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SC0_IFSR_BLEDIFGn  ---------------------------------
// SVD Line: 22055

//  <item> SFDITEM_FIELD__SC0_IFSR_BLEDIFGn
//    <name> BLEDIFGn </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40005314) \nBlock Length Count End Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred, This bit is cleared to '0' when write '1'. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC0_IFSR ) </loc>
//      <o.16..16> BLEDIFGn
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred, This bit is cleared to '0' when write '1'.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: SC0_IFSR_DORn  -----------------------------------
// SVD Line: 22073

//  <item> SFDITEM_FIELD__SC0_IFSR_DORn
//    <name> DORn </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005314) Data Overrun </i>
//    <check> 
//      <loc> ( (unsigned int) SC0_IFSR ) </loc>
//      <o.15..15> DORn
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SC0_IFSR_FEn  ------------------------------------
// SVD Line: 22079

//  <item> SFDITEM_FIELD__SC0_IFSR_FEn
//    <name> FEn </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40005314) Frame Error </i>
//    <check> 
//      <loc> ( (unsigned int) SC0_IFSR ) </loc>
//      <o.14..14> FEn
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SC0_IFSR_PEn  ------------------------------------
// SVD Line: 22085

//  <item> SFDITEM_FIELD__SC0_IFSR_PEn
//    <name> PEn </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40005314) Parity Error </i>
//    <check> 
//      <loc> ( (unsigned int) SC0_IFSR ) </loc>
//      <o.13..13> PEn
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SC0_IFSR_RXBUSYn  ----------------------------------
// SVD Line: 22091

//  <item> SFDITEM_FIELD__SC0_IFSR_RXBUSYn
//    <name> RXBUSYn </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x40005314) RXD Line Busy </i>
//    <check> 
//      <loc> ( (unsigned int) SC0_IFSR ) </loc>
//      <o.12..12> RXBUSYn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SC0_IFSR_RTOIFLAGn  ---------------------------------
// SVD Line: 22097

//  <item> SFDITEM_FIELD__SC0_IFSR_RTOIFLAGn
//    <name> RTOIFLAGn </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40005314) \nReceive Time Out Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred, This bit is cleared to '0' when write '1'. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC0_IFSR ) </loc>
//      <o.6..6> RTOIFLAGn
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred, This bit is cleared to '0' when write '1'.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SC0_IFSR_TXCIFLAGn  ---------------------------------
// SVD Line: 22115

//  <item> SFDITEM_FIELD__SC0_IFSR_TXCIFLAGn
//    <name> TXCIFLAGn </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40005314) \nTransmit Complete Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = The data in the transmit shift register are shifted out completely. This bit is cleared to '0' when write '1'. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC0_IFSR ) </loc>
//      <o.2..2> TXCIFLAGn
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = The data in the transmit shift register are shifted out completely. This bit is cleared to '0' when write '1'.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SC0_IFSR_RXCIFLAGn  ---------------------------------
// SVD Line: 22133

//  <item> SFDITEM_FIELD__SC0_IFSR_RXCIFLAGn
//    <name> RXCIFLAGn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005314) \nReceive Data Register Not Empty Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = There is data in the receive data register. This bit is cleared to '0' when write '1'. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC0_IFSR ) </loc>
//      <o.0..0> RXCIFLAGn
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = There is data in the receive data register. This bit is cleared to '0' when write '1'.
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: SC0_IFSR  ------------------------------------
// SVD Line: 21920

//  <rtree> SFDITEM_REG__SC0_IFSR
//    <name> IFSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005314) SCn Interrupt Flag and Status Register </i>
//    <loc> ( (unsigned int)((SC0_IFSR >> 0) & 0xFFFFFFFF), ((SC0_IFSR = (SC0_IFSR & ~(0xFFE045UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFE045) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SC0_IFSR_RSTAIFGn </item>
//    <item> SFDITEM_FIELD__SC0_IFSR_SERIFGn </item>
//    <item> SFDITEM_FIELD__SC0_IFSR_SEDIFGn </item>
//    <item> SFDITEM_FIELD__SC0_IFSR_CONERIFGn </item>
//    <item> SFDITEM_FIELD__SC0_IFSR_CONEDIFGn </item>
//    <item> SFDITEM_FIELD__SC0_IFSR_TRYERIFGn </item>
//    <item> SFDITEM_FIELD__SC0_IFSR_SCINIFGn </item>
//    <item> SFDITEM_FIELD__SC0_IFSR_BLEDIFGn </item>
//    <item> SFDITEM_FIELD__SC0_IFSR_DORn </item>
//    <item> SFDITEM_FIELD__SC0_IFSR_FEn </item>
//    <item> SFDITEM_FIELD__SC0_IFSR_PEn </item>
//    <item> SFDITEM_FIELD__SC0_IFSR_RXBUSYn </item>
//    <item> SFDITEM_FIELD__SC0_IFSR_RTOIFLAGn </item>
//    <item> SFDITEM_FIELD__SC0_IFSR_TXCIFLAGn </item>
//    <item> SFDITEM_FIELD__SC0_IFSR_RXCIFLAGn </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SC0_RDR  ---------------------------------
// SVD Line: 22153

unsigned int SC0_RDR __AT (0x40005318);



// --------------------------------  Field Item: SC0_RDR_PARB  ------------------------------------
// SVD Line: 22162

//  <item> SFDITEM_FIELD__SC0_RDR_PARB
//    <name> PARB </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40005318) Receive Parity </i>
//    <check> 
//      <loc> ( (unsigned int) SC0_RDR ) </loc>
//      <o.8..8> PARB
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SC0_RDR_RDATA  -----------------------------------
// SVD Line: 22168

//  <item> SFDITEM_FIELD__SC0_RDR_RDATA
//    <name> RDATA </name>
//    <r> 
//    <i> [Bits 7..0] RO (@ 0x40005318) Receive Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((SC0_RDR >> 0) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: SC0_RDR  ------------------------------------
// SVD Line: 22153

//  <rtree> SFDITEM_REG__SC0_RDR
//    <name> RDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40005318) SCn Receive Data Register </i>
//    <loc> ( (unsigned int)((SC0_RDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SC0_RDR_PARB </item>
//    <item> SFDITEM_FIELD__SC0_RDR_RDATA </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SC0_TDR  ---------------------------------
// SVD Line: 22176

unsigned int SC0_TDR __AT (0x4000531C);



// --------------------------------  Field Item: SC0_TDR_TDATA  -----------------------------------
// SVD Line: 22185

//  <item> SFDITEM_FIELD__SC0_TDR_TDATA
//    <name> TDATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000531C) Transmit Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((SC0_TDR >> 0) & 0xFF), ((SC0_TDR = (SC0_TDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: SC0_TDR  ------------------------------------
// SVD Line: 22176

//  <rtree> SFDITEM_REG__SC0_TDR
//    <name> TDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000531C) SCn Transmit Data Register </i>
//    <loc> ( (unsigned int)((SC0_TDR >> 0) & 0xFFFFFFFF), ((SC0_TDR = (SC0_TDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SC0_TDR_TDATA </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SC0_BDR  ---------------------------------
// SVD Line: 22193

unsigned int SC0_BDR __AT (0x40005320);



// --------------------------------  Field Item: SC0_BDR_BDATA  -----------------------------------
// SVD Line: 22202

//  <item> SFDITEM_FIELD__SC0_BDR_BDATA
//    <name> BDATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40005320) These bits are used to generate baud rate </i>
//    <edit> 
//      <loc> ( (unsigned short)((SC0_BDR >> 0) & 0xFFFF), ((SC0_BDR = (SC0_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: SC0_BDR  ------------------------------------
// SVD Line: 22193

//  <rtree> SFDITEM_REG__SC0_BDR
//    <name> BDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005320) SCn Baud Rate Data Register </i>
//    <loc> ( (unsigned int)((SC0_BDR >> 0) & 0xFFFFFFFF), ((SC0_BDR = (SC0_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SC0_BDR_BDATA </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SC0_BCMP  --------------------------------
// SVD Line: 22210

unsigned int SC0_BCMP __AT (0x40005324);



// -------------------------------  Field Item: SC0_BCMP_BCMPS  -----------------------------------
// SVD Line: 22219

//  <item> SFDITEM_FIELD__SC0_BCMP_BCMPS
//    <name> BCMPS </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005324) Baud Rate Compensation Sign </i>
//    <check> 
//      <loc> ( (unsigned int) SC0_BCMP ) </loc>
//      <o.15..15> BCMPS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SC0_BCMP_BCMP8  -----------------------------------
// SVD Line: 22225

//  <item> SFDITEM_FIELD__SC0_BCMP_BCMP8
//    <name> BCMP8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40005324) Baud Rate Compensation 8 </i>
//    <check> 
//      <loc> ( (unsigned int) SC0_BCMP ) </loc>
//      <o.8..8> BCMP8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SC0_BCMP_BCMP7  -----------------------------------
// SVD Line: 22231

//  <item> SFDITEM_FIELD__SC0_BCMP_BCMP7
//    <name> BCMP7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40005324) Baud Rate Compensation 7 </i>
//    <check> 
//      <loc> ( (unsigned int) SC0_BCMP ) </loc>
//      <o.7..7> BCMP7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SC0_BCMP_BCMP6  -----------------------------------
// SVD Line: 22237

//  <item> SFDITEM_FIELD__SC0_BCMP_BCMP6
//    <name> BCMP6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40005324) Baud Rate Compensation 6 </i>
//    <check> 
//      <loc> ( (unsigned int) SC0_BCMP ) </loc>
//      <o.6..6> BCMP6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SC0_BCMP_BCMP5  -----------------------------------
// SVD Line: 22243

//  <item> SFDITEM_FIELD__SC0_BCMP_BCMP5
//    <name> BCMP5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40005324) Baud Rate Compensation 5 </i>
//    <check> 
//      <loc> ( (unsigned int) SC0_BCMP ) </loc>
//      <o.5..5> BCMP5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SC0_BCMP_BCMP4  -----------------------------------
// SVD Line: 22249

//  <item> SFDITEM_FIELD__SC0_BCMP_BCMP4
//    <name> BCMP4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40005324) Baud Rate Compensation 4 </i>
//    <check> 
//      <loc> ( (unsigned int) SC0_BCMP ) </loc>
//      <o.4..4> BCMP4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SC0_BCMP_BCMP3  -----------------------------------
// SVD Line: 22255

//  <item> SFDITEM_FIELD__SC0_BCMP_BCMP3
//    <name> BCMP3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40005324) Baud Rate Compensation 3 </i>
//    <check> 
//      <loc> ( (unsigned int) SC0_BCMP ) </loc>
//      <o.3..3> BCMP3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SC0_BCMP_BCMP2  -----------------------------------
// SVD Line: 22261

//  <item> SFDITEM_FIELD__SC0_BCMP_BCMP2
//    <name> BCMP2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40005324) Baud Rate Compensation 2 </i>
//    <check> 
//      <loc> ( (unsigned int) SC0_BCMP ) </loc>
//      <o.2..2> BCMP2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SC0_BCMP_BCMP1  -----------------------------------
// SVD Line: 22267

//  <item> SFDITEM_FIELD__SC0_BCMP_BCMP1
//    <name> BCMP1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005324) Baud Rate Compensation 1 </i>
//    <check> 
//      <loc> ( (unsigned int) SC0_BCMP ) </loc>
//      <o.1..1> BCMP1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SC0_BCMP_BCMP0  -----------------------------------
// SVD Line: 22273

//  <item> SFDITEM_FIELD__SC0_BCMP_BCMP0
//    <name> BCMP0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005324) Baud Rate Compensation 0 </i>
//    <check> 
//      <loc> ( (unsigned int) SC0_BCMP ) </loc>
//      <o.0..0> BCMP0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: SC0_BCMP  ------------------------------------
// SVD Line: 22210

//  <rtree> SFDITEM_REG__SC0_BCMP
//    <name> BCMP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005324) SCn Baud Rate Compensation Register </i>
//    <loc> ( (unsigned int)((SC0_BCMP >> 0) & 0xFFFFFFFF), ((SC0_BCMP = (SC0_BCMP & ~(0x81FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x81FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SC0_BCMP_BCMPS </item>
//    <item> SFDITEM_FIELD__SC0_BCMP_BCMP8 </item>
//    <item> SFDITEM_FIELD__SC0_BCMP_BCMP7 </item>
//    <item> SFDITEM_FIELD__SC0_BCMP_BCMP6 </item>
//    <item> SFDITEM_FIELD__SC0_BCMP_BCMP5 </item>
//    <item> SFDITEM_FIELD__SC0_BCMP_BCMP4 </item>
//    <item> SFDITEM_FIELD__SC0_BCMP_BCMP3 </item>
//    <item> SFDITEM_FIELD__SC0_BCMP_BCMP2 </item>
//    <item> SFDITEM_FIELD__SC0_BCMP_BCMP1 </item>
//    <item> SFDITEM_FIELD__SC0_BCMP_BCMP0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: SC0_RTODR  --------------------------------
// SVD Line: 22281

unsigned int SC0_RTODR __AT (0x40005328);



// -------------------------------  Field Item: SC0_RTODR_RTOD  -----------------------------------
// SVD Line: 22290

//  <item> SFDITEM_FIELD__SC0_RTODR_RTOD
//    <name> RTOD </name>
//    <rw> 
//    <i> [Bits 23..0] RW (@ 0x40005328) SCn Receive Time Out Data </i>
//    <edit> 
//      <loc> ( (unsigned int)((SC0_RTODR >> 0) & 0xFFFFFF), ((SC0_RTODR = (SC0_RTODR & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: SC0_RTODR  -----------------------------------
// SVD Line: 22281

//  <rtree> SFDITEM_REG__SC0_RTODR
//    <name> RTODR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005328) SCn Receive Time Out Data Register </i>
//    <loc> ( (unsigned int)((SC0_RTODR >> 0) & 0xFFFFFFFF), ((SC0_RTODR = (SC0_RTODR & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SC0_RTODR_RTOD </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SC0_EGTR  --------------------------------
// SVD Line: 22298

unsigned int SC0_EGTR __AT (0x4000532C);



// --------------------------------  Field Item: SC0_EGTR_EGT  ------------------------------------
// SVD Line: 22307

//  <item> SFDITEM_FIELD__SC0_EGTR_EGT
//    <name> EGT </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000532C) SCn Tx Extra Guard Time </i>
//    <edit> 
//      <loc> ( (unsigned char)((SC0_EGTR >> 0) & 0xFF), ((SC0_EGTR = (SC0_EGTR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: SC0_EGTR  ------------------------------------
// SVD Line: 22298

//  <rtree> SFDITEM_REG__SC0_EGTR
//    <name> EGTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000532C) SCn Tx Extra Guard Time Register </i>
//    <loc> ( (unsigned int)((SC0_EGTR >> 0) & 0xFFFFFFFF), ((SC0_EGTR = (SC0_EGTR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SC0_EGTR_EGT </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SC0_T3DR  --------------------------------
// SVD Line: 22315

unsigned int SC0_T3DR __AT (0x40005330);



// --------------------------------  Field Item: SC0_T3DR_T3D  ------------------------------------
// SVD Line: 22324

//  <item> SFDITEM_FIELD__SC0_T3DR_T3D
//    <name> T3D </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40005330) T3 Duration Data bits. T3D[15:0] + 1 </i>
//    <edit> 
//      <loc> ( (unsigned short)((SC0_T3DR >> 0) & 0xFFFF), ((SC0_T3DR = (SC0_T3DR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: SC0_T3DR  ------------------------------------
// SVD Line: 22315

//  <rtree> SFDITEM_REG__SC0_T3DR
//    <name> T3DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005330) SCn T3 Duration Data Register </i>
//    <loc> ( (unsigned int)((SC0_T3DR >> 0) & 0xFFFFFFFF), ((SC0_T3DR = (SC0_T3DR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SC0_T3DR_T3D </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SC0_T4DR  --------------------------------
// SVD Line: 22332

unsigned int SC0_T4DR __AT (0x40005334);



// --------------------------------  Field Item: SC0_T4DR_T4D  ------------------------------------
// SVD Line: 22341

//  <item> SFDITEM_FIELD__SC0_T4DR_T4D
//    <name> T4D </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40005334) T4 Duration Data bits. T4D[15:0] + 1 </i>
//    <edit> 
//      <loc> ( (unsigned short)((SC0_T4DR >> 0) & 0xFFFF), ((SC0_T4DR = (SC0_T4DR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: SC0_T4DR  ------------------------------------
// SVD Line: 22332

//  <rtree> SFDITEM_REG__SC0_T4DR
//    <name> T4DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005334) SCn T4 Duration Data Register </i>
//    <loc> ( (unsigned int)((SC0_T4DR >> 0) & 0xFFFFFFFF), ((SC0_T4DR = (SC0_T4DR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SC0_T4DR_T4D </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: SC0  --------------------------------------
// SVD Line: 22351

//  <view> SC0
//    <name> SC0 </name>
//    <item> SFDITEM_REG__SC0_CR1 </item>
//    <item> SFDITEM_REG__SC0_CR2 </item>
//    <item> SFDITEM_REG__SC0_CR3 </item>
//    <item> SFDITEM_REG__SC0_IER </item>
//    <item> SFDITEM_REG__SC0_IFSR </item>
//    <item> SFDITEM_REG__SC0_RDR </item>
//    <item> SFDITEM_REG__SC0_TDR </item>
//    <item> SFDITEM_REG__SC0_BDR </item>
//    <item> SFDITEM_REG__SC0_BCMP </item>
//    <item> SFDITEM_REG__SC0_RTODR </item>
//    <item> SFDITEM_REG__SC0_EGTR </item>
//    <item> SFDITEM_REG__SC0_T3DR </item>
//    <item> SFDITEM_REG__SC0_T4DR </item>
//  </view>
//  


// -----------------------------  Register Item Address: SC1_CR1  ---------------------------------
// SVD Line: 21113

unsigned int SC1_CR1 __AT (0x40005380);



// --------------------------------  Field Item: SC1_CR1_SCnMD  -----------------------------------
// SVD Line: 21122

//  <item> SFDITEM_FIELD__SC1_CR1_SCnMD
//    <name> SCnMD </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005380) \nSmartcard Interface Mode Selection\n0 : SCI = Smartcard interface mode (SCnPWR/RST/CLK/DATA/IN)\n1 : UART = UART mode (SCnRXD/TXD) </i>
//    <combo> 
//      <loc> ( (unsigned int) SC1_CR1 ) </loc>
//      <o.15..15> SCnMD
//        <0=> 0: SCI = Smartcard interface mode (SCnPWR/RST/CLK/DATA/IN)
//        <1=> 1: UART = UART mode (SCnRXD/TXD)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: SC1_CR1_PENn  ------------------------------------
// SVD Line: 21140

//  <item> SFDITEM_FIELD__SC1_CR1_PENn
//    <name> PENn </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40005380) \nParity Enable\n0 : Disable = Disable parity bit generation and detection.\n1 : Enable = Enable parity bit generation and detection </i>
//    <combo> 
//      <loc> ( (unsigned int) SC1_CR1 ) </loc>
//      <o.14..14> PENn
//        <0=> 0: Disable = Disable parity bit generation and detection.
//        <1=> 1: Enable = Enable parity bit generation and detection
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: SC1_CR1_PSELn  -----------------------------------
// SVD Line: 21158

//  <item> SFDITEM_FIELD__SC1_CR1_PSELn
//    <name> PSELn </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40005380) \nParity Selection\n0 : Odd = Odd parity (Odd number of logic '1')\n1 : Even = Even parity (Even number of logic '1') </i>
//    <combo> 
//      <loc> ( (unsigned int) SC1_CR1 ) </loc>
//      <o.13..13> PSELn
//        <0=> 0: Odd = Odd parity (Odd number of logic '1')
//        <1=> 1: Even = Even parity (Even number of logic '1')
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: SC1_CR1_DLENn  -----------------------------------
// SVD Line: 21176

//  <item> SFDITEM_FIELD__SC1_CR1_DLENn
//    <name> DLENn </name>
//    <rw> 
//    <i> [Bits 10..9] RW (@ 0x40005380) \nData Length Selection\n0 : 5bit = 5bit. Start,D0,D1,D2,D3,D4,(Parity),Stop1,(Stop2)\n1 : 6bit = 6bit. Start,D0,D1,D2,D3,D4,D5,(Parity),Stop1,(Stop2)\n2 : 7bit = 7bit. Start,D0,D1,D2,D3,D4,D5,D6,(Parity),Stop1,(Stop2)\n3 : 8bit = 8bit. Start,D0,D1,D2,D3,D4,D5,D6,D7,(Parity),Stop1,(Stop2) </i>
//    <combo> 
//      <loc> ( (unsigned int) SC1_CR1 ) </loc>
//      <o.10..9> DLENn
//        <0=> 0: 5bit = 5bit. Start,D0,D1,D2,D3,D4,(Parity),Stop1,(Stop2)
//        <1=> 1: 6bit = 6bit. Start,D0,D1,D2,D3,D4,D5,(Parity),Stop1,(Stop2)
//        <2=> 2: 7bit = 7bit. Start,D0,D1,D2,D3,D4,D5,D6,(Parity),Stop1,(Stop2)
//        <3=> 3: 8bit = 8bit. Start,D0,D1,D2,D3,D4,D5,D6,D7,(Parity),Stop1,(Stop2)
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SC1_CR1_STOPBn  -----------------------------------
// SVD Line: 21204

//  <item> SFDITEM_FIELD__SC1_CR1_STOPBn
//    <name> STOPBn </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40005380) \nStop bit length\n0 : 1bit = 1 Stop bit\n1 : 2bit = 2 Stop bits </i>
//    <combo> 
//      <loc> ( (unsigned int) SC1_CR1 ) </loc>
//      <o.7..7> STOPBn
//        <0=> 0: 1bit = 1 Stop bit
//        <1=> 1: 2bit = 2 Stop bits
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: SC1_CR1_OVRSn  -----------------------------------
// SVD Line: 21222

//  <item> SFDITEM_FIELD__SC1_CR1_OVRSn
//    <name> OVRSn </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40005380) \nOversampling Selection\n0 : 16 = 16 oversampling\n1 : 8 = 8 oversampling </i>
//    <combo> 
//      <loc> ( (unsigned int) SC1_CR1 ) </loc>
//      <o.4..4> OVRSn
//        <0=> 0: 16 = 16 oversampling
//        <1=> 1: 8 = 8 oversampling
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: SC1_CR1_TXEn  ------------------------------------
// SVD Line: 21240

//  <item> SFDITEM_FIELD__SC1_CR1_TXEn
//    <name> TXEn </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40005380) \nEnable the transmitter unit.\n0 : Disable = Transmitter is disabled.\n1 : Enable = Transmitter is enabled. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC1_CR1 ) </loc>
//      <o.3..3> TXEn
//        <0=> 0: Disable = Transmitter is disabled.
//        <1=> 1: Enable = Transmitter is enabled.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: SC1_CR1_RXEn  ------------------------------------
// SVD Line: 21258

//  <item> SFDITEM_FIELD__SC1_CR1_RXEn
//    <name> RXEn </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40005380) \nEnable the receiver unit.\n0 : Disable = Receiver is disabled.\n1 : Enable = Receiver is enabled. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC1_CR1 ) </loc>
//      <o.2..2> RXEn
//        <0=> 0: Disable = Receiver is disabled.
//        <1=> 1: Enable = Receiver is enabled.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SC1_CR1_RTOENn  -----------------------------------
// SVD Line: 21276

//  <item> SFDITEM_FIELD__SC1_CR1_RTOENn
//    <name> RTOENn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005380) \nReceive Time Out Function Enable\n0 : Disable = Disable receive time out function.\n1 : Enable = Enable receive time out function. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC1_CR1 ) </loc>
//      <o.1..1> RTOENn
//        <0=> 0: Disable = Disable receive time out function.
//        <1=> 1: Enable = Enable receive time out function.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SC1_CR1_SCInEN  -----------------------------------
// SVD Line: 21294

//  <item> SFDITEM_FIELD__SC1_CR1_SCInEN
//    <name> SCInEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005380) \nSmartcard Interface Block Enable\n0 : Disable = Disable SCn block.\n1 : Enable = Enable SCn block. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC1_CR1 ) </loc>
//      <o.0..0> SCInEN
//        <0=> 0: Disable = Disable SCn block.
//        <1=> 1: Enable = Enable SCn block.
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: SC1_CR1  ------------------------------------
// SVD Line: 21113

//  <rtree> SFDITEM_REG__SC1_CR1
//    <name> CR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005380) SCn Control Register 1 </i>
//    <loc> ( (unsigned int)((SC1_CR1 >> 0) & 0xFFFFFFFF), ((SC1_CR1 = (SC1_CR1 & ~(0xE69FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xE69F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SC1_CR1_SCnMD </item>
//    <item> SFDITEM_FIELD__SC1_CR1_PENn </item>
//    <item> SFDITEM_FIELD__SC1_CR1_PSELn </item>
//    <item> SFDITEM_FIELD__SC1_CR1_DLENn </item>
//    <item> SFDITEM_FIELD__SC1_CR1_STOPBn </item>
//    <item> SFDITEM_FIELD__SC1_CR1_OVRSn </item>
//    <item> SFDITEM_FIELD__SC1_CR1_TXEn </item>
//    <item> SFDITEM_FIELD__SC1_CR1_RXEn </item>
//    <item> SFDITEM_FIELD__SC1_CR1_RTOENn </item>
//    <item> SFDITEM_FIELD__SC1_CR1_SCInEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SC1_CR2  ---------------------------------
// SVD Line: 21314

unsigned int SC1_CR2 __AT (0x40005384);



// -------------------------------  Field Item: SC1_CR2_ACTENn  -----------------------------------
// SVD Line: 21323

//  <item> SFDITEM_FIELD__SC1_CR2_ACTENn
//    <name> ACTENn </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005384) \nAuto Activation Enable\n0 : NoEffect = No effect.\n1 : Enable = Enable activation and cold reset. (This bit is automatically cleared after operation) </i>
//    <combo> 
//      <loc> ( (unsigned int) SC1_CR2 ) </loc>
//      <o.15..15> ACTENn
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Enable = Enable activation and cold reset. (This bit is automatically cleared after operation)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: SC1_CR2_WRENn  -----------------------------------
// SVD Line: 21341

//  <item> SFDITEM_FIELD__SC1_CR2_WRENn
//    <name> WRENn </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40005384) \nAuto Warm Reset Enable\n0 : NoEffect = No effect.\n1 : Enable = Enable warm reset. (This bit is automatically cleared after operation) </i>
//    <combo> 
//      <loc> ( (unsigned int) SC1_CR2 ) </loc>
//      <o.14..14> WRENn
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Enable = Enable warm reset. (This bit is automatically cleared after operation)
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SC1_CR2_DACTENn  ----------------------------------
// SVD Line: 21359

//  <item> SFDITEM_FIELD__SC1_CR2_DACTENn
//    <name> DACTENn </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40005384) \nAuto Deactivation Enable\n0 : NoEffect = No effect.\n1 : Enable = Enable deactivation. (This bit is automatically cleared after operation) </i>
//    <combo> 
//      <loc> ( (unsigned int) SC1_CR2 ) </loc>
//      <o.13..13> DACTENn
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Enable = Enable deactivation. (This bit is automatically cleared after operation)
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SC1_CR2_SCnINST  ----------------------------------
// SVD Line: 21377

//  <item> SFDITEM_FIELD__SC1_CR2_SCnINST
//    <name> SCnINST </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x40005384) \nSCnIN Pin Status\n0 : LowLevel = SCnIN pin state at low level\n1 : HighLevel = SCnIN pin state at high level </i>
//    <combo> 
//      <loc> ( (unsigned int) SC1_CR2 ) </loc>
//      <o.9..9> SCnINST
//        <0=> 0: LowLevel = SCnIN pin state at low level
//        <1=> 1: HighLevel = SCnIN pin state at high level
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SC1_CR2_SCnPWRLV  ----------------------------------
// SVD Line: 21395

//  <item> SFDITEM_FIELD__SC1_CR2_SCnPWRLV
//    <name> SCnPWRLV </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40005384) \nSCnPWR Pin Level Setting\n0 : LowLevel = SCnPWR pin to low level\n1 : HighLevel = SCnPWR pin to high level </i>
//    <combo> 
//      <loc> ( (unsigned int) SC1_CR2 ) </loc>
//      <o.8..8> SCnPWRLV
//        <0=> 0: LowLevel = SCnPWR pin to low level
//        <1=> 1: HighLevel = SCnPWR pin to high level
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SC1_CR2_SCnRSTLV  ----------------------------------
// SVD Line: 21413

//  <item> SFDITEM_FIELD__SC1_CR2_SCnRSTLV
//    <name> SCnRSTLV </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40005384) \nSCnRST Pin Level Setting\n0 : LowLevel = SCnRST pin to low level\n1 : HighLevel = SCnRST pin to high level </i>
//    <combo> 
//      <loc> ( (unsigned int) SC1_CR2 ) </loc>
//      <o.7..7> SCnRSTLV
//        <0=> 0: LowLevel = SCnRST pin to low level
//        <1=> 1: HighLevel = SCnRST pin to high level
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SC1_CR2_SCnDATALV  ---------------------------------
// SVD Line: 21431

//  <item> SFDITEM_FIELD__SC1_CR2_SCnDATALV
//    <name> SCnDATALV </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40005384) \nSCnDATA Pin Level Setting\n0 : LowLevel = SCnDATA pin to low level\n1 : HighLevel = The SCnDATA pin is high level with an external pull-up resistor and reception mode. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC1_CR2 ) </loc>
//      <o.6..6> SCnDATALV
//        <0=> 0: LowLevel = SCnDATA pin to low level
//        <1=> 1: HighLevel = The SCnDATA pin is high level with an external pull-up resistor and reception mode.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SC1_CR2_SCnCLKLV  ----------------------------------
// SVD Line: 21449

//  <item> SFDITEM_FIELD__SC1_CR2_SCnCLKLV
//    <name> SCnCLKLV </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40005384) \nSCnCLK Pin Level Setting\n0 : LowLevel = SCnCLK pin to low level on clock generation disable\n1 : HighLevel = SCnCLK pin to high level on clock generation disable </i>
//    <combo> 
//      <loc> ( (unsigned int) SC1_CR2 ) </loc>
//      <o.5..5> SCnCLKLV
//        <0=> 0: LowLevel = SCnCLK pin to low level on clock generation disable
//        <1=> 1: HighLevel = SCnCLK pin to high level on clock generation disable
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SC1_CR2_SCnCLKEN  ----------------------------------
// SVD Line: 21467

//  <item> SFDITEM_FIELD__SC1_CR2_SCnCLKEN
//    <name> SCnCLKEN </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40005384) \nSmartcard Clock Generation Enable\n0 : Disable = Disable smartcard clock generation.\n1 : Enable = Enable smartcard clock generation. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC1_CR2 ) </loc>
//      <o.4..4> SCnCLKEN
//        <0=> 0: Disable = Disable smartcard clock generation.
//        <1=> 1: Enable = Enable smartcard clock generation.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SC1_CR2_SCnCLKG  ----------------------------------
// SVD Line: 21485

//  <item> SFDITEM_FIELD__SC1_CR2_SCnCLKG
//    <name> SCnCLKG </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40005384) \nThis bit-field is used to generate smartcard clock\n0 : PCLK1 = Smartcard clock (fsc): PCLK/1 with 1/2 duty\n1 : PCLK2 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty\n2 : PCLK4 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty\n3 : PCLK6 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty\n4 : PCLK8 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty\n5 : PCLK10 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty\n6 : PCLK12 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty\n7 : PCLK14 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty\n8 : PCLK16 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty\n9 : PCLK18 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty\n10 : PCLK20 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty\n11 : PCLK22 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty\n12 : PCLK24 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty\n13 : PCLK26 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty\n14 : PCLK28 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty\n15 : PCLK30 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty </i>
//    <combo> 
//      <loc> ( (unsigned int) SC1_CR2 ) </loc>
//      <o.3..0> SCnCLKG
//        <0=> 0: PCLK1 = Smartcard clock (fsc): PCLK/1 with 1/2 duty
//        <1=> 1: PCLK2 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty
//        <2=> 2: PCLK4 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty
//        <3=> 3: PCLK6 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty
//        <4=> 4: PCLK8 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty
//        <5=> 5: PCLK10 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty
//        <6=> 6: PCLK12 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty
//        <7=> 7: PCLK14 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty
//        <8=> 8: PCLK16 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty
//        <9=> 9: PCLK18 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty
//        <10=> 10: PCLK20 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty
//        <11=> 11: PCLK22 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty
//        <12=> 12: PCLK24 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty
//        <13=> 13: PCLK26 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty
//        <14=> 14: PCLK28 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty
//        <15=> 15: PCLK30 = Smartcard clock (fsc): PCLK/(value x 2) with 1/2 duty
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: SC1_CR2  ------------------------------------
// SVD Line: 21314

//  <rtree> SFDITEM_REG__SC1_CR2
//    <name> CR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005384) SCn Control Register 2 (only used for Smardcard Interface Mode) </i>
//    <loc> ( (unsigned int)((SC1_CR2 >> 0) & 0xFFFFFFFF), ((SC1_CR2 = (SC1_CR2 & ~(0xE1FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xE1FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SC1_CR2_ACTENn </item>
//    <item> SFDITEM_FIELD__SC1_CR2_WRENn </item>
//    <item> SFDITEM_FIELD__SC1_CR2_DACTENn </item>
//    <item> SFDITEM_FIELD__SC1_CR2_SCnINST </item>
//    <item> SFDITEM_FIELD__SC1_CR2_SCnPWRLV </item>
//    <item> SFDITEM_FIELD__SC1_CR2_SCnRSTLV </item>
//    <item> SFDITEM_FIELD__SC1_CR2_SCnDATALV </item>
//    <item> SFDITEM_FIELD__SC1_CR2_SCnCLKLV </item>
//    <item> SFDITEM_FIELD__SC1_CR2_SCnCLKEN </item>
//    <item> SFDITEM_FIELD__SC1_CR2_SCnCLKG </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SC1_CR3  ---------------------------------
// SVD Line: 21575

unsigned int SC1_CR3 __AT (0x40005388);



// ------------------------------  Field Item: SC1_CR3_ACONDETn  ----------------------------------
// SVD Line: 21584

//  <item> SFDITEM_FIELD__SC1_CR3_ACONDETn
//    <name> ACONDETn </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40005388) \nAuto Convention Detection\n0 : NoEffect = No effect.\n1 : Enable = Auto convention detection (This bit is automatically cleared after operation) </i>
//    <combo> 
//      <loc> ( (unsigned int) SC1_CR3 ) </loc>
//      <o.23..23> ACONDETn
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Enable = Auto convention detection (This bit is automatically cleared after operation)
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SC1_CR3_CONSELn  ----------------------------------
// SVD Line: 21602

//  <item> SFDITEM_FIELD__SC1_CR3_CONSELn
//    <name> CONSELn </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40005388) \nConvention Selection\n0 : DirectConvention = Direct convention (lsb first shift out, 0: Low level, 1: High level)\n1 : InverseConvention = Inverse convention (msb first shift out, 0: High level, 1: low level). </i>
//    <combo> 
//      <loc> ( (unsigned int) SC1_CR3 ) </loc>
//      <o.22..22> CONSELn
//        <0=> 0: DirectConvention = Direct convention (lsb first shift out, 0: Low level, 1: High level)
//        <1=> 1: InverseConvention = Inverse convention (msb first shift out, 0: High level, 1: low level).
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SC1_CR3_RETRYENn  ----------------------------------
// SVD Line: 21620

//  <item> SFDITEM_FIELD__SC1_CR3_RETRYENn
//    <name> RETRYENn </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40005388) \nTx/Rx Error Signal Generation/Detection Retry Enable\n0 : Disable = Disable error signal generation/detection and retry Rx/Tx.\n1 : Enable = Enable error signal generation/detection and retry Rx/Tx. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC1_CR3 ) </loc>
//      <o.20..20> RETRYENn
//        <0=> 0: Disable = Disable error signal generation/detection and retry Rx/Tx.
//        <1=> 1: Enable = Enable error signal generation/detection and retry Rx/Tx.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SC1_CR3_RETRYn  -----------------------------------
// SVD Line: 21638

//  <item> SFDITEM_FIELD__SC1_CR3_RETRYn
//    <name> RETRYn </name>
//    <rw> 
//    <i> [Bits 19..17] RW (@ 0x40005388) The number of retry. RETRYn[2:0]+1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((SC1_CR3 >> 17) & 0x7), ((SC1_CR3 = (SC1_CR3 & ~(0x7UL << 17 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7) << 17 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: SC1_CR3_DLYRETRYn  ---------------------------------
// SVD Line: 21644

//  <item> SFDITEM_FIELD__SC1_CR3_DLYRETRYn
//    <name> DLYRETRYn </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40005388) \nDelay Time Before Retry Selection\n0 : 2D5ETU = 2.5 etu delay before re-transmit byte\n1 : 2D5ETU_EGT = 2.5 etu + 'extra guard time' delay before re-transmit byte </i>
//    <combo> 
//      <loc> ( (unsigned int) SC1_CR3 ) </loc>
//      <o.16..16> DLYRETRYn
//        <0=> 0: 2D5ETU = 2.5 etu delay before re-transmit byte
//        <1=> 1: 2D5ETU_EGT = 2.5 etu + 'extra guard time' delay before re-transmit byte
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SC1_CR3_SCnINPOL  ----------------------------------
// SVD Line: 21662

//  <item> SFDITEM_FIELD__SC1_CR3_SCnINPOL
//    <name> SCnINPOL </name>
//    <rw> 
//    <i> [Bits 14..13] RW (@ 0x40005388) \nSCnIN Pin Input Polarity Selection\n0 : FallingEdge = Smartcard Insert/Removal on falling edge\n1 : RisingEdge = Smartcard Insert/Removal on rising edge\n2 : BothEdge = Smartcard Insert/Removal on both of falling and rising edge\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) SC1_CR3 ) </loc>
//      <o.14..13> SCnINPOL
//        <0=> 0: FallingEdge = Smartcard Insert/Removal on falling edge
//        <1=> 1: RisingEdge = Smartcard Insert/Removal on rising edge
//        <2=> 2: BothEdge = Smartcard Insert/Removal on both of falling and rising edge
//        <3=> 3: 
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SC1_CR3_RXCNTENn  ----------------------------------
// SVD Line: 21685

//  <item> SFDITEM_FIELD__SC1_CR3_RXCNTENn
//    <name> RXCNTENn </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x40005388) \nReceived byte Count Enable\n0 : NoEffect = No effect.\n1 : Enable = Received block length counts every Rx (This bit is automatically cleared after the BLEDIFGn bit is set) </i>
//    <combo> 
//      <loc> ( (unsigned int) SC1_CR3 ) </loc>
//      <o.8..8> RXCNTENn
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Enable = Received block length counts every Rx (This bit is automatically cleared after the BLEDIFGn bit is set)
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SC1_CR3_RXBLENn  ----------------------------------
// SVD Line: 21703

//  <item> SFDITEM_FIELD__SC1_CR3_RXBLENn
//    <name> RXBLENn </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40005388) Received Block Length </i>
//    <edit> 
//      <loc> ( (unsigned char)((SC1_CR3 >> 0) & 0xFF), ((SC1_CR3 = (SC1_CR3 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: SC1_CR3  ------------------------------------
// SVD Line: 21575

//  <rtree> SFDITEM_REG__SC1_CR3
//    <name> CR3 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005388) SCn Control Register 3 (only used for Smardcard Interface Mode) </i>
//    <loc> ( (unsigned int)((SC1_CR3 >> 0) & 0xFFFFFFFF), ((SC1_CR3 = (SC1_CR3 & ~(0xDF61FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xDF61FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SC1_CR3_ACONDETn </item>
//    <item> SFDITEM_FIELD__SC1_CR3_CONSELn </item>
//    <item> SFDITEM_FIELD__SC1_CR3_RETRYENn </item>
//    <item> SFDITEM_FIELD__SC1_CR3_RETRYn </item>
//    <item> SFDITEM_FIELD__SC1_CR3_DLYRETRYn </item>
//    <item> SFDITEM_FIELD__SC1_CR3_SCnINPOL </item>
//    <item> SFDITEM_FIELD__SC1_CR3_RXCNTENn </item>
//    <item> SFDITEM_FIELD__SC1_CR3_RXBLENn </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SC1_IER  ---------------------------------
// SVD Line: 21711

unsigned int SC1_IER __AT (0x40005390);



// ------------------------------  Field Item: SC1_IER_RSTAIENn  ----------------------------------
// SVD Line: 21720

//  <item> SFDITEM_FIELD__SC1_IER_RSTAIENn
//    <name> RSTAIENn </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40005390) \nReset Assertion Interrupt Enable\n0 : Disable = Disable reset assertion interrupt.\n1 : Enable = Enable reset assertion interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC1_IER ) </loc>
//      <o.23..23> RSTAIENn
//        <0=> 0: Disable = Disable reset assertion interrupt.
//        <1=> 1: Enable = Enable reset assertion interrupt.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SC1_IER_SERIENn  ----------------------------------
// SVD Line: 21738

//  <item> SFDITEM_FIELD__SC1_IER_SERIENn
//    <name> SERIENn </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40005390) \nSequence Error Interrupt Enable\n0 : Disable = Disable sequence error interrupt.\n1 : Enable = Enable sequence error interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC1_IER ) </loc>
//      <o.22..22> SERIENn
//        <0=> 0: Disable = Disable sequence error interrupt.
//        <1=> 1: Enable = Enable sequence error interrupt.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SC1_IER_SEDIENn  ----------------------------------
// SVD Line: 21756

//  <item> SFDITEM_FIELD__SC1_IER_SEDIENn
//    <name> SEDIENn </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40005390) \nSequence End Interrupt Enable\n0 : Disable = Disable sequence end interrupt.\n1 : Enable = Enable sequence end interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC1_IER ) </loc>
//      <o.21..21> SEDIENn
//        <0=> 0: Disable = Disable sequence end interrupt.
//        <1=> 1: Enable = Enable sequence end interrupt.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SC1_IER_CONERIENn  ---------------------------------
// SVD Line: 21774

//  <item> SFDITEM_FIELD__SC1_IER_CONERIENn
//    <name> CONERIENn </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40005390) \nConvention Detection Error Interrupt Enable\n0 : Disable = Disable convention detection error interrupt.\n1 : Enable = Enable convention detection error interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC1_IER ) </loc>
//      <o.20..20> CONERIENn
//        <0=> 0: Disable = Disable convention detection error interrupt.
//        <1=> 1: Enable = Enable convention detection error interrupt.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SC1_IER_CONEDIENn  ---------------------------------
// SVD Line: 21792

//  <item> SFDITEM_FIELD__SC1_IER_CONEDIENn
//    <name> CONEDIENn </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40005390) \nConvention Detection End Interrupt Enable\n0 : Disable = Disable convention detection end interrupt.\n1 : Enable = Enable convention detection end interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC1_IER ) </loc>
//      <o.19..19> CONEDIENn
//        <0=> 0: Disable = Disable convention detection end interrupt.
//        <1=> 1: Enable = Enable convention detection end interrupt.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SC1_IER_TRYERIENn  ---------------------------------
// SVD Line: 21810

//  <item> SFDITEM_FIELD__SC1_IER_TRYERIENn
//    <name> TRYERIENn </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40005390) \nTransmit Retry Error Interrupt Enable\n0 : Disable = Disable transmit retry error interrupt.\n1 : Enable = Enable transmit retry error interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC1_IER ) </loc>
//      <o.18..18> TRYERIENn
//        <0=> 0: Disable = Disable transmit retry error interrupt.
//        <1=> 1: Enable = Enable transmit retry error interrupt.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SC1_IER_SCINIENn  ----------------------------------
// SVD Line: 21828

//  <item> SFDITEM_FIELD__SC1_IER_SCINIENn
//    <name> SCINIENn </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40005390) \nSCnIN Pin Valid Edge Interrupt Enable\n0 : Disable = Disable SCnIN pin valid edge interrupt.\n1 : Enable = Enable SCnIN pin valid edge interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC1_IER ) </loc>
//      <o.17..17> SCINIENn
//        <0=> 0: Disable = Disable SCnIN pin valid edge interrupt.
//        <1=> 1: Enable = Enable SCnIN pin valid edge interrupt.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SC1_IER_BLEDIENn  ----------------------------------
// SVD Line: 21846

//  <item> SFDITEM_FIELD__SC1_IER_BLEDIENn
//    <name> BLEDIENn </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40005390) \nBlock Length Count End Interrupt Enable\n0 : Disable = Disable block length count end interrupt.\n1 : Enable = Enable block length count end interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC1_IER ) </loc>
//      <o.16..16> BLEDIENn
//        <0=> 0: Disable = Disable block length count end interrupt.
//        <1=> 1: Enable = Enable block length count end interrupt.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SC1_IER_RTOIENn  ----------------------------------
// SVD Line: 21864

//  <item> SFDITEM_FIELD__SC1_IER_RTOIENn
//    <name> RTOIENn </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40005390) \nReceive Time Out Interrupt Enable\n0 : Disable = Disable receive time out interrupt.\n1 : Enable = Enable receive time out interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC1_IER ) </loc>
//      <o.6..6> RTOIENn
//        <0=> 0: Disable = Disable receive time out interrupt.
//        <1=> 1: Enable = Enable receive time out interrupt.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SC1_IER_TXCIENn  ----------------------------------
// SVD Line: 21882

//  <item> SFDITEM_FIELD__SC1_IER_TXCIENn
//    <name> TXCIENn </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40005390) \nTransmit Complete Interrupt Enable\n0 : Disable = Disable transmit complete interrupt.\n1 : Enable = Enable transmit complete interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC1_IER ) </loc>
//      <o.2..2> TXCIENn
//        <0=> 0: Disable = Disable transmit complete interrupt.
//        <1=> 1: Enable = Enable transmit complete interrupt.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SC1_IER_RXCIENn  ----------------------------------
// SVD Line: 21900

//  <item> SFDITEM_FIELD__SC1_IER_RXCIENn
//    <name> RXCIENn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005390) \nReceive Data Register Not Empty Interrupt Enable\n0 : Disable = Disable receive data not empty interrupt.\n1 : Enable = Enable receive data not empty interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC1_IER ) </loc>
//      <o.0..0> RXCIENn
//        <0=> 0: Disable = Disable receive data not empty interrupt.
//        <1=> 1: Enable = Enable receive data not empty interrupt.
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: SC1_IER  ------------------------------------
// SVD Line: 21711

//  <rtree> SFDITEM_REG__SC1_IER
//    <name> IER </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005390) SCn Interrupt Enable Register </i>
//    <loc> ( (unsigned int)((SC1_IER >> 0) & 0xFFFFFFFF), ((SC1_IER = (SC1_IER & ~(0xFF0045UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF0045) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SC1_IER_RSTAIENn </item>
//    <item> SFDITEM_FIELD__SC1_IER_SERIENn </item>
//    <item> SFDITEM_FIELD__SC1_IER_SEDIENn </item>
//    <item> SFDITEM_FIELD__SC1_IER_CONERIENn </item>
//    <item> SFDITEM_FIELD__SC1_IER_CONEDIENn </item>
//    <item> SFDITEM_FIELD__SC1_IER_TRYERIENn </item>
//    <item> SFDITEM_FIELD__SC1_IER_SCINIENn </item>
//    <item> SFDITEM_FIELD__SC1_IER_BLEDIENn </item>
//    <item> SFDITEM_FIELD__SC1_IER_RTOIENn </item>
//    <item> SFDITEM_FIELD__SC1_IER_TXCIENn </item>
//    <item> SFDITEM_FIELD__SC1_IER_RXCIENn </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SC1_IFSR  --------------------------------
// SVD Line: 21920

unsigned int SC1_IFSR __AT (0x40005394);



// ------------------------------  Field Item: SC1_IFSR_RSTAIFGn  ---------------------------------
// SVD Line: 21929

//  <item> SFDITEM_FIELD__SC1_IFSR_RSTAIFGn
//    <name> RSTAIFGn </name>
//    <rw> 
//    <i> [Bit 23] RW (@ 0x40005394) \nReset Assertion Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred, This bit is cleared to '0' when write '1'. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC1_IFSR ) </loc>
//      <o.23..23> RSTAIFGn
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred, This bit is cleared to '0' when write '1'.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SC1_IFSR_SERIFGn  ----------------------------------
// SVD Line: 21947

//  <item> SFDITEM_FIELD__SC1_IFSR_SERIFGn
//    <name> SERIFGn </name>
//    <rw> 
//    <i> [Bit 22] RW (@ 0x40005394) \nSequence Error Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred, This bit is cleared to '0' when write '1'. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC1_IFSR ) </loc>
//      <o.22..22> SERIFGn
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred, This bit is cleared to '0' when write '1'.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SC1_IFSR_SEDIFGn  ----------------------------------
// SVD Line: 21965

//  <item> SFDITEM_FIELD__SC1_IFSR_SEDIFGn
//    <name> SEDIFGn </name>
//    <rw> 
//    <i> [Bit 21] RW (@ 0x40005394) \nSequence End Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred, This bit is cleared to '0' when write '1'. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC1_IFSR ) </loc>
//      <o.21..21> SEDIFGn
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred, This bit is cleared to '0' when write '1'.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SC1_IFSR_CONERIFGn  ---------------------------------
// SVD Line: 21983

//  <item> SFDITEM_FIELD__SC1_IFSR_CONERIFGn
//    <name> CONERIFGn </name>
//    <rw> 
//    <i> [Bit 20] RW (@ 0x40005394) \nConvention Detection Error Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred, This bit is cleared to '0' when write '1'. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC1_IFSR ) </loc>
//      <o.20..20> CONERIFGn
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred, This bit is cleared to '0' when write '1'.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SC1_IFSR_CONEDIFGn  ---------------------------------
// SVD Line: 22001

//  <item> SFDITEM_FIELD__SC1_IFSR_CONEDIFGn
//    <name> CONEDIFGn </name>
//    <rw> 
//    <i> [Bit 19] RW (@ 0x40005394) \nConvention Detection End Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred, This bit is cleared to '0' when write '1'. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC1_IFSR ) </loc>
//      <o.19..19> CONEDIFGn
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred, This bit is cleared to '0' when write '1'.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SC1_IFSR_TRYERIFGn  ---------------------------------
// SVD Line: 22019

//  <item> SFDITEM_FIELD__SC1_IFSR_TRYERIFGn
//    <name> TRYERIFGn </name>
//    <rw> 
//    <i> [Bit 18] RW (@ 0x40005394) \nTransmit Retry Error Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred, This bit is cleared to '0' when write '1'. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC1_IFSR ) </loc>
//      <o.18..18> TRYERIFGn
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred, This bit is cleared to '0' when write '1'.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SC1_IFSR_SCINIFGn  ---------------------------------
// SVD Line: 22037

//  <item> SFDITEM_FIELD__SC1_IFSR_SCINIFGn
//    <name> SCINIFGn </name>
//    <rw> 
//    <i> [Bit 17] RW (@ 0x40005394) \nSCnIN Pin Valid Edge Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred, This bit is cleared to '0' when write '1'. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC1_IFSR ) </loc>
//      <o.17..17> SCINIFGn
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred, This bit is cleared to '0' when write '1'.
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: SC1_IFSR_BLEDIFGn  ---------------------------------
// SVD Line: 22055

//  <item> SFDITEM_FIELD__SC1_IFSR_BLEDIFGn
//    <name> BLEDIFGn </name>
//    <rw> 
//    <i> [Bit 16] RW (@ 0x40005394) \nBlock Length Count End Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred, This bit is cleared to '0' when write '1'. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC1_IFSR ) </loc>
//      <o.16..16> BLEDIFGn
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred, This bit is cleared to '0' when write '1'.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: SC1_IFSR_DORn  -----------------------------------
// SVD Line: 22073

//  <item> SFDITEM_FIELD__SC1_IFSR_DORn
//    <name> DORn </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005394) Data Overrun </i>
//    <check> 
//      <loc> ( (unsigned int) SC1_IFSR ) </loc>
//      <o.15..15> DORn
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SC1_IFSR_FEn  ------------------------------------
// SVD Line: 22079

//  <item> SFDITEM_FIELD__SC1_IFSR_FEn
//    <name> FEn </name>
//    <rw> 
//    <i> [Bit 14] RW (@ 0x40005394) Frame Error </i>
//    <check> 
//      <loc> ( (unsigned int) SC1_IFSR ) </loc>
//      <o.14..14> FEn
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SC1_IFSR_PEn  ------------------------------------
// SVD Line: 22085

//  <item> SFDITEM_FIELD__SC1_IFSR_PEn
//    <name> PEn </name>
//    <rw> 
//    <i> [Bit 13] RW (@ 0x40005394) Parity Error </i>
//    <check> 
//      <loc> ( (unsigned int) SC1_IFSR ) </loc>
//      <o.13..13> PEn
//    </check>
//  </item>
//  


// ------------------------------  Field Item: SC1_IFSR_RXBUSYn  ----------------------------------
// SVD Line: 22091

//  <item> SFDITEM_FIELD__SC1_IFSR_RXBUSYn
//    <name> RXBUSYn </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x40005394) RXD Line Busy </i>
//    <check> 
//      <loc> ( (unsigned int) SC1_IFSR ) </loc>
//      <o.12..12> RXBUSYn
//    </check>
//  </item>
//  


// -----------------------------  Field Item: SC1_IFSR_RTOIFLAGn  ---------------------------------
// SVD Line: 22097

//  <item> SFDITEM_FIELD__SC1_IFSR_RTOIFLAGn
//    <name> RTOIFLAGn </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40005394) \nReceive Time Out Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred, This bit is cleared to '0' when write '1'. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC1_IFSR ) </loc>
//      <o.6..6> RTOIFLAGn
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred, This bit is cleared to '0' when write '1'.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SC1_IFSR_TXCIFLAGn  ---------------------------------
// SVD Line: 22115

//  <item> SFDITEM_FIELD__SC1_IFSR_TXCIFLAGn
//    <name> TXCIFLAGn </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40005394) \nTransmit Complete Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = The data in the transmit shift register are shifted out completely. This bit is cleared to '0' when write '1'. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC1_IFSR ) </loc>
//      <o.2..2> TXCIFLAGn
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = The data in the transmit shift register are shifted out completely. This bit is cleared to '0' when write '1'.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: SC1_IFSR_RXCIFLAGn  ---------------------------------
// SVD Line: 22133

//  <item> SFDITEM_FIELD__SC1_IFSR_RXCIFLAGn
//    <name> RXCIFLAGn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005394) \nReceive Data Register Not Empty Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = There is data in the receive data register. This bit is cleared to '0' when write '1'. </i>
//    <combo> 
//      <loc> ( (unsigned int) SC1_IFSR ) </loc>
//      <o.0..0> RXCIFLAGn
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = There is data in the receive data register. This bit is cleared to '0' when write '1'.
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: SC1_IFSR  ------------------------------------
// SVD Line: 21920

//  <rtree> SFDITEM_REG__SC1_IFSR
//    <name> IFSR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005394) SCn Interrupt Flag and Status Register </i>
//    <loc> ( (unsigned int)((SC1_IFSR >> 0) & 0xFFFFFFFF), ((SC1_IFSR = (SC1_IFSR & ~(0xFFE045UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFE045) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SC1_IFSR_RSTAIFGn </item>
//    <item> SFDITEM_FIELD__SC1_IFSR_SERIFGn </item>
//    <item> SFDITEM_FIELD__SC1_IFSR_SEDIFGn </item>
//    <item> SFDITEM_FIELD__SC1_IFSR_CONERIFGn </item>
//    <item> SFDITEM_FIELD__SC1_IFSR_CONEDIFGn </item>
//    <item> SFDITEM_FIELD__SC1_IFSR_TRYERIFGn </item>
//    <item> SFDITEM_FIELD__SC1_IFSR_SCINIFGn </item>
//    <item> SFDITEM_FIELD__SC1_IFSR_BLEDIFGn </item>
//    <item> SFDITEM_FIELD__SC1_IFSR_DORn </item>
//    <item> SFDITEM_FIELD__SC1_IFSR_FEn </item>
//    <item> SFDITEM_FIELD__SC1_IFSR_PEn </item>
//    <item> SFDITEM_FIELD__SC1_IFSR_RXBUSYn </item>
//    <item> SFDITEM_FIELD__SC1_IFSR_RTOIFLAGn </item>
//    <item> SFDITEM_FIELD__SC1_IFSR_TXCIFLAGn </item>
//    <item> SFDITEM_FIELD__SC1_IFSR_RXCIFLAGn </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SC1_RDR  ---------------------------------
// SVD Line: 22153

unsigned int SC1_RDR __AT (0x40005398);



// --------------------------------  Field Item: SC1_RDR_PARB  ------------------------------------
// SVD Line: 22162

//  <item> SFDITEM_FIELD__SC1_RDR_PARB
//    <name> PARB </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x40005398) Receive Parity </i>
//    <check> 
//      <loc> ( (unsigned int) SC1_RDR ) </loc>
//      <o.8..8> PARB
//    </check>
//  </item>
//  


// --------------------------------  Field Item: SC1_RDR_RDATA  -----------------------------------
// SVD Line: 22168

//  <item> SFDITEM_FIELD__SC1_RDR_RDATA
//    <name> RDATA </name>
//    <r> 
//    <i> [Bits 7..0] RO (@ 0x40005398) Receive Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((SC1_RDR >> 0) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: SC1_RDR  ------------------------------------
// SVD Line: 22153

//  <rtree> SFDITEM_REG__SC1_RDR
//    <name> RDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40005398) SCn Receive Data Register </i>
//    <loc> ( (unsigned int)((SC1_RDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SC1_RDR_PARB </item>
//    <item> SFDITEM_FIELD__SC1_RDR_RDATA </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SC1_TDR  ---------------------------------
// SVD Line: 22176

unsigned int SC1_TDR __AT (0x4000539C);



// --------------------------------  Field Item: SC1_TDR_TDATA  -----------------------------------
// SVD Line: 22185

//  <item> SFDITEM_FIELD__SC1_TDR_TDATA
//    <name> TDATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000539C) Transmit Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((SC1_TDR >> 0) & 0xFF), ((SC1_TDR = (SC1_TDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: SC1_TDR  ------------------------------------
// SVD Line: 22176

//  <rtree> SFDITEM_REG__SC1_TDR
//    <name> TDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000539C) SCn Transmit Data Register </i>
//    <loc> ( (unsigned int)((SC1_TDR >> 0) & 0xFFFFFFFF), ((SC1_TDR = (SC1_TDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SC1_TDR_TDATA </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SC1_BDR  ---------------------------------
// SVD Line: 22193

unsigned int SC1_BDR __AT (0x400053A0);



// --------------------------------  Field Item: SC1_BDR_BDATA  -----------------------------------
// SVD Line: 22202

//  <item> SFDITEM_FIELD__SC1_BDR_BDATA
//    <name> BDATA </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x400053A0) These bits are used to generate baud rate </i>
//    <edit> 
//      <loc> ( (unsigned short)((SC1_BDR >> 0) & 0xFFFF), ((SC1_BDR = (SC1_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: SC1_BDR  ------------------------------------
// SVD Line: 22193

//  <rtree> SFDITEM_REG__SC1_BDR
//    <name> BDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400053A0) SCn Baud Rate Data Register </i>
//    <loc> ( (unsigned int)((SC1_BDR >> 0) & 0xFFFFFFFF), ((SC1_BDR = (SC1_BDR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SC1_BDR_BDATA </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SC1_BCMP  --------------------------------
// SVD Line: 22210

unsigned int SC1_BCMP __AT (0x400053A4);



// -------------------------------  Field Item: SC1_BCMP_BCMPS  -----------------------------------
// SVD Line: 22219

//  <item> SFDITEM_FIELD__SC1_BCMP_BCMPS
//    <name> BCMPS </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x400053A4) Baud Rate Compensation Sign </i>
//    <check> 
//      <loc> ( (unsigned int) SC1_BCMP ) </loc>
//      <o.15..15> BCMPS
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SC1_BCMP_BCMP8  -----------------------------------
// SVD Line: 22225

//  <item> SFDITEM_FIELD__SC1_BCMP_BCMP8
//    <name> BCMP8 </name>
//    <rw> 
//    <i> [Bit 8] RW (@ 0x400053A4) Baud Rate Compensation 8 </i>
//    <check> 
//      <loc> ( (unsigned int) SC1_BCMP ) </loc>
//      <o.8..8> BCMP8
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SC1_BCMP_BCMP7  -----------------------------------
// SVD Line: 22231

//  <item> SFDITEM_FIELD__SC1_BCMP_BCMP7
//    <name> BCMP7 </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x400053A4) Baud Rate Compensation 7 </i>
//    <check> 
//      <loc> ( (unsigned int) SC1_BCMP ) </loc>
//      <o.7..7> BCMP7
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SC1_BCMP_BCMP6  -----------------------------------
// SVD Line: 22237

//  <item> SFDITEM_FIELD__SC1_BCMP_BCMP6
//    <name> BCMP6 </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x400053A4) Baud Rate Compensation 6 </i>
//    <check> 
//      <loc> ( (unsigned int) SC1_BCMP ) </loc>
//      <o.6..6> BCMP6
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SC1_BCMP_BCMP5  -----------------------------------
// SVD Line: 22243

//  <item> SFDITEM_FIELD__SC1_BCMP_BCMP5
//    <name> BCMP5 </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x400053A4) Baud Rate Compensation 5 </i>
//    <check> 
//      <loc> ( (unsigned int) SC1_BCMP ) </loc>
//      <o.5..5> BCMP5
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SC1_BCMP_BCMP4  -----------------------------------
// SVD Line: 22249

//  <item> SFDITEM_FIELD__SC1_BCMP_BCMP4
//    <name> BCMP4 </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x400053A4) Baud Rate Compensation 4 </i>
//    <check> 
//      <loc> ( (unsigned int) SC1_BCMP ) </loc>
//      <o.4..4> BCMP4
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SC1_BCMP_BCMP3  -----------------------------------
// SVD Line: 22255

//  <item> SFDITEM_FIELD__SC1_BCMP_BCMP3
//    <name> BCMP3 </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x400053A4) Baud Rate Compensation 3 </i>
//    <check> 
//      <loc> ( (unsigned int) SC1_BCMP ) </loc>
//      <o.3..3> BCMP3
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SC1_BCMP_BCMP2  -----------------------------------
// SVD Line: 22261

//  <item> SFDITEM_FIELD__SC1_BCMP_BCMP2
//    <name> BCMP2 </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x400053A4) Baud Rate Compensation 2 </i>
//    <check> 
//      <loc> ( (unsigned int) SC1_BCMP ) </loc>
//      <o.2..2> BCMP2
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SC1_BCMP_BCMP1  -----------------------------------
// SVD Line: 22267

//  <item> SFDITEM_FIELD__SC1_BCMP_BCMP1
//    <name> BCMP1 </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x400053A4) Baud Rate Compensation 1 </i>
//    <check> 
//      <loc> ( (unsigned int) SC1_BCMP ) </loc>
//      <o.1..1> BCMP1
//    </check>
//  </item>
//  


// -------------------------------  Field Item: SC1_BCMP_BCMP0  -----------------------------------
// SVD Line: 22273

//  <item> SFDITEM_FIELD__SC1_BCMP_BCMP0
//    <name> BCMP0 </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x400053A4) Baud Rate Compensation 0 </i>
//    <check> 
//      <loc> ( (unsigned int) SC1_BCMP ) </loc>
//      <o.0..0> BCMP0
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: SC1_BCMP  ------------------------------------
// SVD Line: 22210

//  <rtree> SFDITEM_REG__SC1_BCMP
//    <name> BCMP </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400053A4) SCn Baud Rate Compensation Register </i>
//    <loc> ( (unsigned int)((SC1_BCMP >> 0) & 0xFFFFFFFF), ((SC1_BCMP = (SC1_BCMP & ~(0x81FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x81FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SC1_BCMP_BCMPS </item>
//    <item> SFDITEM_FIELD__SC1_BCMP_BCMP8 </item>
//    <item> SFDITEM_FIELD__SC1_BCMP_BCMP7 </item>
//    <item> SFDITEM_FIELD__SC1_BCMP_BCMP6 </item>
//    <item> SFDITEM_FIELD__SC1_BCMP_BCMP5 </item>
//    <item> SFDITEM_FIELD__SC1_BCMP_BCMP4 </item>
//    <item> SFDITEM_FIELD__SC1_BCMP_BCMP3 </item>
//    <item> SFDITEM_FIELD__SC1_BCMP_BCMP2 </item>
//    <item> SFDITEM_FIELD__SC1_BCMP_BCMP1 </item>
//    <item> SFDITEM_FIELD__SC1_BCMP_BCMP0 </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: SC1_RTODR  --------------------------------
// SVD Line: 22281

unsigned int SC1_RTODR __AT (0x400053A8);



// -------------------------------  Field Item: SC1_RTODR_RTOD  -----------------------------------
// SVD Line: 22290

//  <item> SFDITEM_FIELD__SC1_RTODR_RTOD
//    <name> RTOD </name>
//    <rw> 
//    <i> [Bits 23..0] RW (@ 0x400053A8) SCn Receive Time Out Data </i>
//    <edit> 
//      <loc> ( (unsigned int)((SC1_RTODR >> 0) & 0xFFFFFF), ((SC1_RTODR = (SC1_RTODR & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: SC1_RTODR  -----------------------------------
// SVD Line: 22281

//  <rtree> SFDITEM_REG__SC1_RTODR
//    <name> RTODR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400053A8) SCn Receive Time Out Data Register </i>
//    <loc> ( (unsigned int)((SC1_RTODR >> 0) & 0xFFFFFFFF), ((SC1_RTODR = (SC1_RTODR & ~(0xFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SC1_RTODR_RTOD </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SC1_EGTR  --------------------------------
// SVD Line: 22298

unsigned int SC1_EGTR __AT (0x400053AC);



// --------------------------------  Field Item: SC1_EGTR_EGT  ------------------------------------
// SVD Line: 22307

//  <item> SFDITEM_FIELD__SC1_EGTR_EGT
//    <name> EGT </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x400053AC) SCn Tx Extra Guard Time </i>
//    <edit> 
//      <loc> ( (unsigned char)((SC1_EGTR >> 0) & 0xFF), ((SC1_EGTR = (SC1_EGTR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: SC1_EGTR  ------------------------------------
// SVD Line: 22298

//  <rtree> SFDITEM_REG__SC1_EGTR
//    <name> EGTR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400053AC) SCn Tx Extra Guard Time Register </i>
//    <loc> ( (unsigned int)((SC1_EGTR >> 0) & 0xFFFFFFFF), ((SC1_EGTR = (SC1_EGTR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SC1_EGTR_EGT </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SC1_T3DR  --------------------------------
// SVD Line: 22315

unsigned int SC1_T3DR __AT (0x400053B0);



// --------------------------------  Field Item: SC1_T3DR_T3D  ------------------------------------
// SVD Line: 22324

//  <item> SFDITEM_FIELD__SC1_T3DR_T3D
//    <name> T3D </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x400053B0) T3 Duration Data bits. T3D[15:0] + 1 </i>
//    <edit> 
//      <loc> ( (unsigned short)((SC1_T3DR >> 0) & 0xFFFF), ((SC1_T3DR = (SC1_T3DR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: SC1_T3DR  ------------------------------------
// SVD Line: 22315

//  <rtree> SFDITEM_REG__SC1_T3DR
//    <name> T3DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400053B0) SCn T3 Duration Data Register </i>
//    <loc> ( (unsigned int)((SC1_T3DR >> 0) & 0xFFFFFFFF), ((SC1_T3DR = (SC1_T3DR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SC1_T3DR_T3D </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SC1_T4DR  --------------------------------
// SVD Line: 22332

unsigned int SC1_T4DR __AT (0x400053B4);



// --------------------------------  Field Item: SC1_T4DR_T4D  ------------------------------------
// SVD Line: 22341

//  <item> SFDITEM_FIELD__SC1_T4DR_T4D
//    <name> T4D </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x400053B4) T4 Duration Data bits. T4D[15:0] + 1 </i>
//    <edit> 
//      <loc> ( (unsigned short)((SC1_T4DR >> 0) & 0xFFFF), ((SC1_T4DR = (SC1_T4DR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: SC1_T4DR  ------------------------------------
// SVD Line: 22332

//  <rtree> SFDITEM_REG__SC1_T4DR
//    <name> T4DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x400053B4) SCn T4 Duration Data Register </i>
//    <loc> ( (unsigned int)((SC1_T4DR >> 0) & 0xFFFFFFFF), ((SC1_T4DR = (SC1_T4DR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SC1_T4DR_T4D </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: SC1  --------------------------------------
// SVD Line: 22370

//  <view> SC1
//    <name> SC1 </name>
//    <item> SFDITEM_REG__SC1_CR1 </item>
//    <item> SFDITEM_REG__SC1_CR2 </item>
//    <item> SFDITEM_REG__SC1_CR3 </item>
//    <item> SFDITEM_REG__SC1_IER </item>
//    <item> SFDITEM_REG__SC1_IFSR </item>
//    <item> SFDITEM_REG__SC1_RDR </item>
//    <item> SFDITEM_REG__SC1_TDR </item>
//    <item> SFDITEM_REG__SC1_BDR </item>
//    <item> SFDITEM_REG__SC1_BCMP </item>
//    <item> SFDITEM_REG__SC1_RTODR </item>
//    <item> SFDITEM_REG__SC1_EGTR </item>
//    <item> SFDITEM_REG__SC1_T3DR </item>
//    <item> SFDITEM_REG__SC1_T4DR </item>
//  </view>
//  


// -----------------------------  Register Item Address: SPIn_CR  ---------------------------------
// SVD Line: 22403

unsigned int SPIn_CR __AT (0x57000000);



// -------------------------------  Field Item: SPIn_CR_SPInEN  -----------------------------------
// SVD Line: 22412

//  <item> SFDITEM_FIELD__SPIn_CR_SPInEN
//    <name> SPInEN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x57000000) \nSPIn Operation Control\n0 : Disable = Disable SPIn operation.\n1 : Enable = Enable SPIn operation. </i>
//    <combo> 
//      <loc> ( (unsigned int) SPIn_CR ) </loc>
//      <o.7..7> SPInEN
//        <0=> 0: Disable = Disable SPIn operation.
//        <1=> 1: Enable = Enable SPIn operation.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: SPIn_CR_FLSBn  -----------------------------------
// SVD Line: 22430

//  <item> SFDITEM_FIELD__SPIn_CR_FLSBn
//    <name> FLSBn </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x57000000) \nData Transmission Sequence Selection\n0 : msbFirst = msb first\n1 : lsbFirst = lsb first </i>
//    <combo> 
//      <loc> ( (unsigned int) SPIn_CR ) </loc>
//      <o.6..6> FLSBn
//        <0=> 0: msbFirst = msb first
//        <1=> 1: lsbFirst = lsb first
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SPIn_CR_SPInMS  -----------------------------------
// SVD Line: 22448

//  <item> SFDITEM_FIELD__SPIn_CR_SPInMS
//    <name> SPInMS </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x57000000) \nMaster/Slave Selection\n0 : Slave = Slave mode\n1 : Master = Master mode </i>
//    <combo> 
//      <loc> ( (unsigned int) SPIn_CR ) </loc>
//      <o.5..5> SPInMS
//        <0=> 0: Slave = Slave mode
//        <1=> 1: Master = Master mode
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SPIn_CR_SPInIEN  ----------------------------------
// SVD Line: 22466

//  <item> SFDITEM_FIELD__SPIn_CR_SPInIEN
//    <name> SPInIEN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x57000000) \nSPIn Interrupt Enable\n0 : Disable = Disable SPIn interrupt.\n1 : Enable = Enable SPIn interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) SPIn_CR ) </loc>
//      <o.3..3> SPInIEN
//        <0=> 0: Disable = Disable SPIn interrupt.
//        <1=> 1: Enable = Enable SPIn interrupt.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: SPIn_CR_CPOLn  -----------------------------------
// SVD Line: 22484

//  <item> SFDITEM_FIELD__SPIn_CR_CPOLn
//    <name> CPOLn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x57000000) \nSelects the clock polarity of SCK\n0 : IdleLow = SCK to 0 when idle\n1 : IdleHigh = SCK to 1 when idle </i>
//    <combo> 
//      <loc> ( (unsigned int) SPIn_CR ) </loc>
//      <o.1..1> CPOLn
//        <0=> 0: IdleLow = SCK to 0 when idle
//        <1=> 1: IdleHigh = SCK to 1 when idle
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: SPIn_CR_CPHAn  -----------------------------------
// SVD Line: 22502

//  <item> SFDITEM_FIELD__SPIn_CR_CPHAn
//    <name> CPHAn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x57000000) \nThe CPOLn and this bit determine if data are sampled on the leading or trailing edge of SCK\n0 : StartIdle = Start with idle state.\n1 : StartInverted = Start with inverted idle state. </i>
//    <combo> 
//      <loc> ( (unsigned int) SPIn_CR ) </loc>
//      <o.0..0> CPHAn
//        <0=> 0: StartIdle = Start with idle state.
//        <1=> 1: StartInverted = Start with inverted idle state.
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: SPIn_CR  ------------------------------------
// SVD Line: 22403

//  <rtree> SFDITEM_REG__SPIn_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x57000000) SPIn Control Register </i>
//    <loc> ( (unsigned int)((SPIn_CR >> 0) & 0xFFFFFFFF), ((SPIn_CR = (SPIn_CR & ~(0xEBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xEB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPIn_CR_SPInEN </item>
//    <item> SFDITEM_FIELD__SPIn_CR_FLSBn </item>
//    <item> SFDITEM_FIELD__SPIn_CR_SPInMS </item>
//    <item> SFDITEM_FIELD__SPIn_CR_SPInIEN </item>
//    <item> SFDITEM_FIELD__SPIn_CR_CPOLn </item>
//    <item> SFDITEM_FIELD__SPIn_CR_CPHAn </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPIn_SR  ---------------------------------
// SVD Line: 22522

unsigned int SPIn_SR __AT (0x57000004);



// ------------------------------  Field Item: SPIn_SR_SPInIFLAG  ---------------------------------
// SVD Line: 22531

//  <item> SFDITEM_FIELD__SPIn_SR_SPInIFLAG
//    <name> SPInIFLAG </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x57000004) \nSPIn Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) SPIn_SR ) </loc>
//      <o.7..7> SPInIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SPIn_SR_SSnHIGH  ----------------------------------
// SVD Line: 22549

//  <item> SFDITEM_FIELD__SPIn_SR_SSnHIGH
//    <name> SSnHIGH </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x57000004) \nThis bit is set when the SSn pin goes high level during the pin is the corresponding function\n0 : NoEffect = No effect.\n1 : High = The SSn pin has gone from low level to high </i>
//    <combo> 
//      <loc> ( (unsigned int) SPIn_SR ) </loc>
//      <o.4..4> SSnHIGH
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: High = The SSn pin has gone from low level to high
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: SPIn_SR_FXCHn  -----------------------------------
// SVD Line: 22567

//  <item> SFDITEM_FIELD__SPIn_SR_FXCHn
//    <name> FXCHn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x57000004) \nSPIn Pin Function Exchange Control\n0 : NoEffect = No effect.\n1 : Exchange = Exchange MOSIn and MISOn function </i>
//    <combo> 
//      <loc> ( (unsigned int) SPIn_SR ) </loc>
//      <o.1..1> FXCHn
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Exchange = Exchange MOSIn and MISOn function
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: SPIn_SR_SSnEN  -----------------------------------
// SVD Line: 22585

//  <item> SFDITEM_FIELD__SPIn_SR_SSnEN
//    <name> SSnEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x57000004) \nSSn Pin Operation Control\n0 : Disable = Disable SSn pin operation.\n1 : Enable = Enable SSn pin operation. </i>
//    <combo> 
//      <loc> ( (unsigned int) SPIn_SR ) </loc>
//      <o.0..0> SSnEN
//        <0=> 0: Disable = Disable SSn pin operation.
//        <1=> 1: Enable = Enable SSn pin operation.
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: SPIn_SR  ------------------------------------
// SVD Line: 22522

//  <rtree> SFDITEM_REG__SPIn_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x57000004) SPIn Status Register </i>
//    <loc> ( (unsigned int)((SPIn_SR >> 0) & 0xFFFFFFFF), ((SPIn_SR = (SPIn_SR & ~(0x93UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x93) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPIn_SR_SPInIFLAG </item>
//    <item> SFDITEM_FIELD__SPIn_SR_SSnHIGH </item>
//    <item> SFDITEM_FIELD__SPIn_SR_FXCHn </item>
//    <item> SFDITEM_FIELD__SPIn_SR_SSnEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPIn_RDR  --------------------------------
// SVD Line: 22605

unsigned int SPIn_RDR __AT (0x57000008);



// -------------------------------  Field Item: SPIn_RDR_RDATA  -----------------------------------
// SVD Line: 22614

//  <item> SFDITEM_FIELD__SPIn_RDR_RDATA
//    <name> RDATA </name>
//    <r> 
//    <i> [Bits 7..0] RO (@ 0x57000008) SPIn Receive Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPIn_RDR >> 0) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: SPIn_RDR  ------------------------------------
// SVD Line: 22605

//  <rtree> SFDITEM_REG__SPIn_RDR
//    <name> RDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x57000008) SPIn Receive Data Register </i>
//    <loc> ( (unsigned int)((SPIn_RDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SPIn_RDR_RDATA </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPIn_TDR  --------------------------------
// SVD Line: 22622

unsigned int SPIn_TDR __AT (0x5700000C);



// -------------------------------  Field Item: SPIn_TDR_TDATA  -----------------------------------
// SVD Line: 22631

//  <item> SFDITEM_FIELD__SPIn_TDR_TDATA
//    <name> TDATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x5700000C) SPIn Transmit Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPIn_TDR >> 0) & 0xFF), ((SPIn_TDR = (SPIn_TDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: SPIn_TDR  ------------------------------------
// SVD Line: 22622

//  <rtree> SFDITEM_REG__SPIn_TDR
//    <name> TDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x5700000C) SPIn Transmit Data Register </i>
//    <loc> ( (unsigned int)((SPIn_TDR >> 0) & 0xFFFFFFFF), ((SPIn_TDR = (SPIn_TDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPIn_TDR_TDATA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: SPIn_PREDR  -------------------------------
// SVD Line: 22639

unsigned int SPIn_PREDR __AT (0x57000010);



// -------------------------------  Field Item: SPIn_PREDR_PRED  ----------------------------------
// SVD Line: 22648

//  <item> SFDITEM_FIELD__SPIn_PREDR_PRED
//    <name> PRED </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x57000010) The value in this register is used to generate an SCK clock </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPIn_PREDR >> 0) & 0x3FF), ((SPIn_PREDR = (SPIn_PREDR & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SPIn_PREDR  -----------------------------------
// SVD Line: 22639

//  <rtree> SFDITEM_REG__SPIn_PREDR
//    <name> PREDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x57000010) SPIn Prescaler Data Register </i>
//    <loc> ( (unsigned int)((SPIn_PREDR >> 0) & 0xFFFFFFFF), ((SPIn_PREDR = (SPIn_PREDR & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPIn_PREDR_PRED </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: SPIn  -------------------------------------
// SVD Line: 22389

//  <view> SPIn
//    <name> SPIn </name>
//    <item> SFDITEM_REG__SPIn_CR </item>
//    <item> SFDITEM_REG__SPIn_SR </item>
//    <item> SFDITEM_REG__SPIn_RDR </item>
//    <item> SFDITEM_REG__SPIn_TDR </item>
//    <item> SFDITEM_REG__SPIn_PREDR </item>
//  </view>
//  


// -----------------------------  Register Item Address: SPI0_CR  ---------------------------------
// SVD Line: 22403

unsigned int SPI0_CR __AT (0x40005800);



// -------------------------------  Field Item: SPI0_CR_SPInEN  -----------------------------------
// SVD Line: 22412

//  <item> SFDITEM_FIELD__SPI0_CR_SPInEN
//    <name> SPInEN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40005800) \nSPIn Operation Control\n0 : Disable = Disable SPIn operation.\n1 : Enable = Enable SPIn operation. </i>
//    <combo> 
//      <loc> ( (unsigned int) SPI0_CR ) </loc>
//      <o.7..7> SPInEN
//        <0=> 0: Disable = Disable SPIn operation.
//        <1=> 1: Enable = Enable SPIn operation.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: SPI0_CR_FLSBn  -----------------------------------
// SVD Line: 22430

//  <item> SFDITEM_FIELD__SPI0_CR_FLSBn
//    <name> FLSBn </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40005800) \nData Transmission Sequence Selection\n0 : msbFirst = msb first\n1 : lsbFirst = lsb first </i>
//    <combo> 
//      <loc> ( (unsigned int) SPI0_CR ) </loc>
//      <o.6..6> FLSBn
//        <0=> 0: msbFirst = msb first
//        <1=> 1: lsbFirst = lsb first
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SPI0_CR_SPInMS  -----------------------------------
// SVD Line: 22448

//  <item> SFDITEM_FIELD__SPI0_CR_SPInMS
//    <name> SPInMS </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40005800) \nMaster/Slave Selection\n0 : Slave = Slave mode\n1 : Master = Master mode </i>
//    <combo> 
//      <loc> ( (unsigned int) SPI0_CR ) </loc>
//      <o.5..5> SPInMS
//        <0=> 0: Slave = Slave mode
//        <1=> 1: Master = Master mode
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SPI0_CR_SPInIEN  ----------------------------------
// SVD Line: 22466

//  <item> SFDITEM_FIELD__SPI0_CR_SPInIEN
//    <name> SPInIEN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40005800) \nSPIn Interrupt Enable\n0 : Disable = Disable SPIn interrupt.\n1 : Enable = Enable SPIn interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) SPI0_CR ) </loc>
//      <o.3..3> SPInIEN
//        <0=> 0: Disable = Disable SPIn interrupt.
//        <1=> 1: Enable = Enable SPIn interrupt.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: SPI0_CR_CPOLn  -----------------------------------
// SVD Line: 22484

//  <item> SFDITEM_FIELD__SPI0_CR_CPOLn
//    <name> CPOLn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005800) \nSelects the clock polarity of SCK\n0 : IdleLow = SCK to 0 when idle\n1 : IdleHigh = SCK to 1 when idle </i>
//    <combo> 
//      <loc> ( (unsigned int) SPI0_CR ) </loc>
//      <o.1..1> CPOLn
//        <0=> 0: IdleLow = SCK to 0 when idle
//        <1=> 1: IdleHigh = SCK to 1 when idle
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: SPI0_CR_CPHAn  -----------------------------------
// SVD Line: 22502

//  <item> SFDITEM_FIELD__SPI0_CR_CPHAn
//    <name> CPHAn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005800) \nThe CPOLn and this bit determine if data are sampled on the leading or trailing edge of SCK\n0 : StartIdle = Start with idle state.\n1 : StartInverted = Start with inverted idle state. </i>
//    <combo> 
//      <loc> ( (unsigned int) SPI0_CR ) </loc>
//      <o.0..0> CPHAn
//        <0=> 0: StartIdle = Start with idle state.
//        <1=> 1: StartInverted = Start with inverted idle state.
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: SPI0_CR  ------------------------------------
// SVD Line: 22403

//  <rtree> SFDITEM_REG__SPI0_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005800) SPIn Control Register </i>
//    <loc> ( (unsigned int)((SPI0_CR >> 0) & 0xFFFFFFFF), ((SPI0_CR = (SPI0_CR & ~(0xEBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xEB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI0_CR_SPInEN </item>
//    <item> SFDITEM_FIELD__SPI0_CR_FLSBn </item>
//    <item> SFDITEM_FIELD__SPI0_CR_SPInMS </item>
//    <item> SFDITEM_FIELD__SPI0_CR_SPInIEN </item>
//    <item> SFDITEM_FIELD__SPI0_CR_CPOLn </item>
//    <item> SFDITEM_FIELD__SPI0_CR_CPHAn </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI0_SR  ---------------------------------
// SVD Line: 22522

unsigned int SPI0_SR __AT (0x40005804);



// ------------------------------  Field Item: SPI0_SR_SPInIFLAG  ---------------------------------
// SVD Line: 22531

//  <item> SFDITEM_FIELD__SPI0_SR_SPInIFLAG
//    <name> SPInIFLAG </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40005804) \nSPIn Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) SPI0_SR ) </loc>
//      <o.7..7> SPInIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SPI0_SR_SSnHIGH  ----------------------------------
// SVD Line: 22549

//  <item> SFDITEM_FIELD__SPI0_SR_SSnHIGH
//    <name> SSnHIGH </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40005804) \nThis bit is set when the SSn pin goes high level during the pin is the corresponding function\n0 : NoEffect = No effect.\n1 : High = The SSn pin has gone from low level to high </i>
//    <combo> 
//      <loc> ( (unsigned int) SPI0_SR ) </loc>
//      <o.4..4> SSnHIGH
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: High = The SSn pin has gone from low level to high
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: SPI0_SR_FXCHn  -----------------------------------
// SVD Line: 22567

//  <item> SFDITEM_FIELD__SPI0_SR_FXCHn
//    <name> FXCHn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005804) \nSPIn Pin Function Exchange Control\n0 : NoEffect = No effect.\n1 : Exchange = Exchange MOSIn and MISOn function </i>
//    <combo> 
//      <loc> ( (unsigned int) SPI0_SR ) </loc>
//      <o.1..1> FXCHn
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Exchange = Exchange MOSIn and MISOn function
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: SPI0_SR_SSnEN  -----------------------------------
// SVD Line: 22585

//  <item> SFDITEM_FIELD__SPI0_SR_SSnEN
//    <name> SSnEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005804) \nSSn Pin Operation Control\n0 : Disable = Disable SSn pin operation.\n1 : Enable = Enable SSn pin operation. </i>
//    <combo> 
//      <loc> ( (unsigned int) SPI0_SR ) </loc>
//      <o.0..0> SSnEN
//        <0=> 0: Disable = Disable SSn pin operation.
//        <1=> 1: Enable = Enable SSn pin operation.
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: SPI0_SR  ------------------------------------
// SVD Line: 22522

//  <rtree> SFDITEM_REG__SPI0_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005804) SPIn Status Register </i>
//    <loc> ( (unsigned int)((SPI0_SR >> 0) & 0xFFFFFFFF), ((SPI0_SR = (SPI0_SR & ~(0x93UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x93) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI0_SR_SPInIFLAG </item>
//    <item> SFDITEM_FIELD__SPI0_SR_SSnHIGH </item>
//    <item> SFDITEM_FIELD__SPI0_SR_FXCHn </item>
//    <item> SFDITEM_FIELD__SPI0_SR_SSnEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI0_RDR  --------------------------------
// SVD Line: 22605

unsigned int SPI0_RDR __AT (0x40005808);



// -------------------------------  Field Item: SPI0_RDR_RDATA  -----------------------------------
// SVD Line: 22614

//  <item> SFDITEM_FIELD__SPI0_RDR_RDATA
//    <name> RDATA </name>
//    <r> 
//    <i> [Bits 7..0] RO (@ 0x40005808) SPIn Receive Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI0_RDR >> 0) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: SPI0_RDR  ------------------------------------
// SVD Line: 22605

//  <rtree> SFDITEM_REG__SPI0_RDR
//    <name> RDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40005808) SPIn Receive Data Register </i>
//    <loc> ( (unsigned int)((SPI0_RDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SPI0_RDR_RDATA </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI0_TDR  --------------------------------
// SVD Line: 22622

unsigned int SPI0_TDR __AT (0x4000580C);



// -------------------------------  Field Item: SPI0_TDR_TDATA  -----------------------------------
// SVD Line: 22631

//  <item> SFDITEM_FIELD__SPI0_TDR_TDATA
//    <name> TDATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000580C) SPIn Transmit Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI0_TDR >> 0) & 0xFF), ((SPI0_TDR = (SPI0_TDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: SPI0_TDR  ------------------------------------
// SVD Line: 22622

//  <rtree> SFDITEM_REG__SPI0_TDR
//    <name> TDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000580C) SPIn Transmit Data Register </i>
//    <loc> ( (unsigned int)((SPI0_TDR >> 0) & 0xFFFFFFFF), ((SPI0_TDR = (SPI0_TDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI0_TDR_TDATA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: SPI0_PREDR  -------------------------------
// SVD Line: 22639

unsigned int SPI0_PREDR __AT (0x40005810);



// -------------------------------  Field Item: SPI0_PREDR_PRED  ----------------------------------
// SVD Line: 22648

//  <item> SFDITEM_FIELD__SPI0_PREDR_PRED
//    <name> PRED </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x40005810) The value in this register is used to generate an SCK clock </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI0_PREDR >> 0) & 0x3FF), ((SPI0_PREDR = (SPI0_PREDR & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SPI0_PREDR  -----------------------------------
// SVD Line: 22639

//  <rtree> SFDITEM_REG__SPI0_PREDR
//    <name> PREDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005810) SPIn Prescaler Data Register </i>
//    <loc> ( (unsigned int)((SPI0_PREDR >> 0) & 0xFFFFFFFF), ((SPI0_PREDR = (SPI0_PREDR & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI0_PREDR_PRED </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: SPI0  -------------------------------------
// SVD Line: 22658

//  <view> SPI0
//    <name> SPI0 </name>
//    <item> SFDITEM_REG__SPI0_CR </item>
//    <item> SFDITEM_REG__SPI0_SR </item>
//    <item> SFDITEM_REG__SPI0_RDR </item>
//    <item> SFDITEM_REG__SPI0_TDR </item>
//    <item> SFDITEM_REG__SPI0_PREDR </item>
//  </view>
//  


// -----------------------------  Register Item Address: SPI1_CR  ---------------------------------
// SVD Line: 22403

unsigned int SPI1_CR __AT (0x40005880);



// -------------------------------  Field Item: SPI1_CR_SPInEN  -----------------------------------
// SVD Line: 22412

//  <item> SFDITEM_FIELD__SPI1_CR_SPInEN
//    <name> SPInEN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40005880) \nSPIn Operation Control\n0 : Disable = Disable SPIn operation.\n1 : Enable = Enable SPIn operation. </i>
//    <combo> 
//      <loc> ( (unsigned int) SPI1_CR ) </loc>
//      <o.7..7> SPInEN
//        <0=> 0: Disable = Disable SPIn operation.
//        <1=> 1: Enable = Enable SPIn operation.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: SPI1_CR_FLSBn  -----------------------------------
// SVD Line: 22430

//  <item> SFDITEM_FIELD__SPI1_CR_FLSBn
//    <name> FLSBn </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40005880) \nData Transmission Sequence Selection\n0 : msbFirst = msb first\n1 : lsbFirst = lsb first </i>
//    <combo> 
//      <loc> ( (unsigned int) SPI1_CR ) </loc>
//      <o.6..6> FLSBn
//        <0=> 0: msbFirst = msb first
//        <1=> 1: lsbFirst = lsb first
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SPI1_CR_SPInMS  -----------------------------------
// SVD Line: 22448

//  <item> SFDITEM_FIELD__SPI1_CR_SPInMS
//    <name> SPInMS </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40005880) \nMaster/Slave Selection\n0 : Slave = Slave mode\n1 : Master = Master mode </i>
//    <combo> 
//      <loc> ( (unsigned int) SPI1_CR ) </loc>
//      <o.5..5> SPInMS
//        <0=> 0: Slave = Slave mode
//        <1=> 1: Master = Master mode
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SPI1_CR_SPInIEN  ----------------------------------
// SVD Line: 22466

//  <item> SFDITEM_FIELD__SPI1_CR_SPInIEN
//    <name> SPInIEN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40005880) \nSPIn Interrupt Enable\n0 : Disable = Disable SPIn interrupt.\n1 : Enable = Enable SPIn interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) SPI1_CR ) </loc>
//      <o.3..3> SPInIEN
//        <0=> 0: Disable = Disable SPIn interrupt.
//        <1=> 1: Enable = Enable SPIn interrupt.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: SPI1_CR_CPOLn  -----------------------------------
// SVD Line: 22484

//  <item> SFDITEM_FIELD__SPI1_CR_CPOLn
//    <name> CPOLn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005880) \nSelects the clock polarity of SCK\n0 : IdleLow = SCK to 0 when idle\n1 : IdleHigh = SCK to 1 when idle </i>
//    <combo> 
//      <loc> ( (unsigned int) SPI1_CR ) </loc>
//      <o.1..1> CPOLn
//        <0=> 0: IdleLow = SCK to 0 when idle
//        <1=> 1: IdleHigh = SCK to 1 when idle
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: SPI1_CR_CPHAn  -----------------------------------
// SVD Line: 22502

//  <item> SFDITEM_FIELD__SPI1_CR_CPHAn
//    <name> CPHAn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005880) \nThe CPOLn and this bit determine if data are sampled on the leading or trailing edge of SCK\n0 : StartIdle = Start with idle state.\n1 : StartInverted = Start with inverted idle state. </i>
//    <combo> 
//      <loc> ( (unsigned int) SPI1_CR ) </loc>
//      <o.0..0> CPHAn
//        <0=> 0: StartIdle = Start with idle state.
//        <1=> 1: StartInverted = Start with inverted idle state.
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: SPI1_CR  ------------------------------------
// SVD Line: 22403

//  <rtree> SFDITEM_REG__SPI1_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005880) SPIn Control Register </i>
//    <loc> ( (unsigned int)((SPI1_CR >> 0) & 0xFFFFFFFF), ((SPI1_CR = (SPI1_CR & ~(0xEBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xEB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI1_CR_SPInEN </item>
//    <item> SFDITEM_FIELD__SPI1_CR_FLSBn </item>
//    <item> SFDITEM_FIELD__SPI1_CR_SPInMS </item>
//    <item> SFDITEM_FIELD__SPI1_CR_SPInIEN </item>
//    <item> SFDITEM_FIELD__SPI1_CR_CPOLn </item>
//    <item> SFDITEM_FIELD__SPI1_CR_CPHAn </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI1_SR  ---------------------------------
// SVD Line: 22522

unsigned int SPI1_SR __AT (0x40005884);



// ------------------------------  Field Item: SPI1_SR_SPInIFLAG  ---------------------------------
// SVD Line: 22531

//  <item> SFDITEM_FIELD__SPI1_SR_SPInIFLAG
//    <name> SPInIFLAG </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40005884) \nSPIn Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) SPI1_SR ) </loc>
//      <o.7..7> SPInIFLAG
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: SPI1_SR_SSnHIGH  ----------------------------------
// SVD Line: 22549

//  <item> SFDITEM_FIELD__SPI1_SR_SSnHIGH
//    <name> SSnHIGH </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40005884) \nThis bit is set when the SSn pin goes high level during the pin is the corresponding function\n0 : NoEffect = No effect.\n1 : High = The SSn pin has gone from low level to high </i>
//    <combo> 
//      <loc> ( (unsigned int) SPI1_SR ) </loc>
//      <o.4..4> SSnHIGH
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: High = The SSn pin has gone from low level to high
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: SPI1_SR_FXCHn  -----------------------------------
// SVD Line: 22567

//  <item> SFDITEM_FIELD__SPI1_SR_FXCHn
//    <name> FXCHn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005884) \nSPIn Pin Function Exchange Control\n0 : NoEffect = No effect.\n1 : Exchange = Exchange MOSIn and MISOn function </i>
//    <combo> 
//      <loc> ( (unsigned int) SPI1_SR ) </loc>
//      <o.1..1> FXCHn
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Exchange = Exchange MOSIn and MISOn function
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: SPI1_SR_SSnEN  -----------------------------------
// SVD Line: 22585

//  <item> SFDITEM_FIELD__SPI1_SR_SSnEN
//    <name> SSnEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005884) \nSSn Pin Operation Control\n0 : Disable = Disable SSn pin operation.\n1 : Enable = Enable SSn pin operation. </i>
//    <combo> 
//      <loc> ( (unsigned int) SPI1_SR ) </loc>
//      <o.0..0> SSnEN
//        <0=> 0: Disable = Disable SSn pin operation.
//        <1=> 1: Enable = Enable SSn pin operation.
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: SPI1_SR  ------------------------------------
// SVD Line: 22522

//  <rtree> SFDITEM_REG__SPI1_SR
//    <name> SR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005884) SPIn Status Register </i>
//    <loc> ( (unsigned int)((SPI1_SR >> 0) & 0xFFFFFFFF), ((SPI1_SR = (SPI1_SR & ~(0x93UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x93) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI1_SR_SPInIFLAG </item>
//    <item> SFDITEM_FIELD__SPI1_SR_SSnHIGH </item>
//    <item> SFDITEM_FIELD__SPI1_SR_FXCHn </item>
//    <item> SFDITEM_FIELD__SPI1_SR_SSnEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI1_RDR  --------------------------------
// SVD Line: 22605

unsigned int SPI1_RDR __AT (0x40005888);



// -------------------------------  Field Item: SPI1_RDR_RDATA  -----------------------------------
// SVD Line: 22614

//  <item> SFDITEM_FIELD__SPI1_RDR_RDATA
//    <name> RDATA </name>
//    <r> 
//    <i> [Bits 7..0] RO (@ 0x40005888) SPIn Receive Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI1_RDR >> 0) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: SPI1_RDR  ------------------------------------
// SVD Line: 22605

//  <rtree> SFDITEM_REG__SPI1_RDR
//    <name> RDR </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x40005888) SPIn Receive Data Register </i>
//    <loc> ( (unsigned int)((SPI1_RDR >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__SPI1_RDR_RDATA </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: SPI1_TDR  --------------------------------
// SVD Line: 22622

unsigned int SPI1_TDR __AT (0x4000588C);



// -------------------------------  Field Item: SPI1_TDR_TDATA  -----------------------------------
// SVD Line: 22631

//  <item> SFDITEM_FIELD__SPI1_TDR_TDATA
//    <name> TDATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x4000588C) SPIn Transmit Data </i>
//    <edit> 
//      <loc> ( (unsigned char)((SPI1_TDR >> 0) & 0xFF), ((SPI1_TDR = (SPI1_TDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: SPI1_TDR  ------------------------------------
// SVD Line: 22622

//  <rtree> SFDITEM_REG__SPI1_TDR
//    <name> TDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000588C) SPIn Transmit Data Register </i>
//    <loc> ( (unsigned int)((SPI1_TDR >> 0) & 0xFFFFFFFF), ((SPI1_TDR = (SPI1_TDR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI1_TDR_TDATA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: SPI1_PREDR  -------------------------------
// SVD Line: 22639

unsigned int SPI1_PREDR __AT (0x40005890);



// -------------------------------  Field Item: SPI1_PREDR_PRED  ----------------------------------
// SVD Line: 22648

//  <item> SFDITEM_FIELD__SPI1_PREDR_PRED
//    <name> PRED </name>
//    <rw> 
//    <i> [Bits 9..0] RW (@ 0x40005890) The value in this register is used to generate an SCK clock </i>
//    <edit> 
//      <loc> ( (unsigned short)((SPI1_PREDR >> 0) & 0x3FF), ((SPI1_PREDR = (SPI1_PREDR & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Register RTree: SPI1_PREDR  -----------------------------------
// SVD Line: 22639

//  <rtree> SFDITEM_REG__SPI1_PREDR
//    <name> PREDR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005890) SPIn Prescaler Data Register </i>
//    <loc> ( (unsigned int)((SPI1_PREDR >> 0) & 0xFFFFFFFF), ((SPI1_PREDR = (SPI1_PREDR & ~(0x3FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x3FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__SPI1_PREDR_PRED </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: SPI1  -------------------------------------
// SVD Line: 22677

//  <view> SPI1
//    <name> SPI1 </name>
//    <item> SFDITEM_REG__SPI1_CR </item>
//    <item> SFDITEM_REG__SPI1_SR </item>
//    <item> SFDITEM_REG__SPI1_RDR </item>
//    <item> SFDITEM_REG__SPI1_TDR </item>
//    <item> SFDITEM_REG__SPI1_PREDR </item>
//  </view>
//  


// -----------------------------  Register Item Address: I2Cn_CR  ---------------------------------
// SVD Line: 22710

unsigned int I2Cn_CR __AT (0x58000000);



// -------------------------------  Field Item: I2Cn_CR_I2CnEN  -----------------------------------
// SVD Line: 22719

//  <item> SFDITEM_FIELD__I2Cn_CR_I2CnEN
//    <name> I2CnEN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x58000000) Activate I2Cn Block by supplying </i>
//    <check> 
//      <loc> ( (unsigned int) I2Cn_CR ) </loc>
//      <o.7..7> I2CnEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2Cn_CR_TXDLYENBn  ---------------------------------
// SVD Line: 22725

//  <item> SFDITEM_FIELD__I2Cn_CR_TXDLYENBn
//    <name> TXDLYENBn </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x58000000) I2CnSDHR Register Control </i>
//    <check> 
//      <loc> ( (unsigned int) I2Cn_CR ) </loc>
//      <o.6..6> TXDLYENBn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2Cn_CR_I2CnIEN  ----------------------------------
// SVD Line: 22731

//  <item> SFDITEM_FIELD__I2Cn_CR_I2CnIEN
//    <name> I2CnIEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x58000000) I2Cn Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2Cn_CR ) </loc>
//      <o.5..5> I2CnIEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2Cn_CR_I2CnIFLAG  ---------------------------------
// SVD Line: 22737

//  <item> SFDITEM_FIELD__I2Cn_CR_I2CnIFLAG
//    <name> I2CnIFLAG </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x58000000) I2Cn Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) I2Cn_CR ) </loc>
//      <o.4..4> I2CnIFLAG
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2Cn_CR_ACKnEN  -----------------------------------
// SVD Line: 22743

//  <item> SFDITEM_FIELD__I2Cn_CR_ACKnEN
//    <name> ACKnEN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x58000000) Controls ACK signal generation at ninth SCL period </i>
//    <check> 
//      <loc> ( (unsigned int) I2Cn_CR ) </loc>
//      <o.3..3> ACKnEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2Cn_CR_IMASTERn  ----------------------------------
// SVD Line: 22749

//  <item> SFDITEM_FIELD__I2Cn_CR_IMASTERn
//    <name> IMASTERn </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x58000000) Represent Operation Mode of I2Cn </i>
//    <check> 
//      <loc> ( (unsigned int) I2Cn_CR ) </loc>
//      <o.2..2> IMASTERn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2Cn_CR_STOPCn  -----------------------------------
// SVD Line: 22755

//  <item> SFDITEM_FIELD__I2Cn_CR_STOPCn
//    <name> STOPCn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x58000000) STOP Condition Generation When I2Cn is master </i>
//    <check> 
//      <loc> ( (unsigned int) I2Cn_CR ) </loc>
//      <o.1..1> STOPCn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2Cn_CR_STARTCn  ----------------------------------
// SVD Line: 22761

//  <item> SFDITEM_FIELD__I2Cn_CR_STARTCn
//    <name> STARTCn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x58000000) START Condition Generation When I2Cn is master </i>
//    <check> 
//      <loc> ( (unsigned int) I2Cn_CR ) </loc>
//      <o.0..0> STARTCn
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: I2Cn_CR  ------------------------------------
// SVD Line: 22710

//  <rtree> SFDITEM_REG__I2Cn_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x58000000) I2Cn Control Register </i>
//    <loc> ( (unsigned int)((I2Cn_CR >> 0) & 0xFFFFFFFF), ((I2Cn_CR = (I2Cn_CR & ~(0xFBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2Cn_CR_I2CnEN </item>
//    <item> SFDITEM_FIELD__I2Cn_CR_TXDLYENBn </item>
//    <item> SFDITEM_FIELD__I2Cn_CR_I2CnIEN </item>
//    <item> SFDITEM_FIELD__I2Cn_CR_I2CnIFLAG </item>
//    <item> SFDITEM_FIELD__I2Cn_CR_ACKnEN </item>
//    <item> SFDITEM_FIELD__I2Cn_CR_IMASTERn </item>
//    <item> SFDITEM_FIELD__I2Cn_CR_STOPCn </item>
//    <item> SFDITEM_FIELD__I2Cn_CR_STARTCn </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2Cn_ST  ---------------------------------
// SVD Line: 22769

unsigned int I2Cn_ST __AT (0x58000004);



// -------------------------------  Field Item: I2Cn_ST_GCALLn  -----------------------------------
// SVD Line: 22778

//  <item> SFDITEM_FIELD__I2Cn_ST_GCALLn
//    <name> GCALLn </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x58000004) This bit has different meaning depending on whether I2C is master or slave </i>
//    <check> 
//      <loc> ( (unsigned int) I2Cn_ST ) </loc>
//      <o.7..7> GCALLn
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2Cn_ST_TENDn  -----------------------------------
// SVD Line: 22784

//  <item> SFDITEM_FIELD__I2Cn_ST_TENDn
//    <name> TENDn </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x58000004) This bit is set when 1-byte of data is transferred completely </i>
//    <check> 
//      <loc> ( (unsigned int) I2Cn_ST ) </loc>
//      <o.6..6> TENDn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2Cn_ST_STOPDn  -----------------------------------
// SVD Line: 22790

//  <item> SFDITEM_FIELD__I2Cn_ST_STOPDn
//    <name> STOPDn </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x58000004) This bit is set when a STOP condition is detected </i>
//    <check> 
//      <loc> ( (unsigned int) I2Cn_ST ) </loc>
//      <o.5..5> STOPDn
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2Cn_ST_SSELn  -----------------------------------
// SVD Line: 22796

//  <item> SFDITEM_FIELD__I2Cn_ST_SSELn
//    <name> SSELn </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x58000004) This bit is set when I2C is addressed by other master </i>
//    <check> 
//      <loc> ( (unsigned int) I2Cn_ST ) </loc>
//      <o.4..4> SSELn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2Cn_ST_MLOSTn  -----------------------------------
// SVD Line: 22802

//  <item> SFDITEM_FIELD__I2Cn_ST_MLOSTn
//    <name> MLOSTn </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x58000004) This bit represents the result of bus arbitration in master mode </i>
//    <check> 
//      <loc> ( (unsigned int) I2Cn_ST ) </loc>
//      <o.3..3> MLOSTn
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2Cn_ST_BUSYn  -----------------------------------
// SVD Line: 22808

//  <item> SFDITEM_FIELD__I2Cn_ST_BUSYn
//    <name> BUSYn </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x58000004) This bit reflects bus status </i>
//    <check> 
//      <loc> ( (unsigned int) I2Cn_ST ) </loc>
//      <o.2..2> BUSYn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2Cn_ST_TMODEn  -----------------------------------
// SVD Line: 22814

//  <item> SFDITEM_FIELD__I2Cn_ST_TMODEn
//    <name> TMODEn </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x58000004) This bit is used to indicate whether I2C is transmitter or receiver </i>
//    <check> 
//      <loc> ( (unsigned int) I2Cn_ST ) </loc>
//      <o.1..1> TMODEn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2Cn_ST_RXACKn  -----------------------------------
// SVD Line: 22820

//  <item> SFDITEM_FIELD__I2Cn_ST_RXACKn
//    <name> RXACKn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x58000004) This bit shows the state of ACK signal </i>
//    <check> 
//      <loc> ( (unsigned int) I2Cn_ST ) </loc>
//      <o.0..0> RXACKn
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: I2Cn_ST  ------------------------------------
// SVD Line: 22769

//  <rtree> SFDITEM_REG__I2Cn_ST
//    <name> ST </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x58000004) I2Cn Status Register </i>
//    <loc> ( (unsigned int)((I2Cn_ST >> 0) & 0xFFFFFFFF), ((I2Cn_ST = (I2Cn_ST & ~(0xFDUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFD) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2Cn_ST_GCALLn </item>
//    <item> SFDITEM_FIELD__I2Cn_ST_TENDn </item>
//    <item> SFDITEM_FIELD__I2Cn_ST_STOPDn </item>
//    <item> SFDITEM_FIELD__I2Cn_ST_SSELn </item>
//    <item> SFDITEM_FIELD__I2Cn_ST_MLOSTn </item>
//    <item> SFDITEM_FIELD__I2Cn_ST_BUSYn </item>
//    <item> SFDITEM_FIELD__I2Cn_ST_TMODEn </item>
//    <item> SFDITEM_FIELD__I2Cn_ST_RXACKn </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2Cn_SAR1  --------------------------------
// SVD Line: 22828

unsigned int I2Cn_SAR1 __AT (0x58000008);



// -------------------------------  Field Item: I2Cn_SAR1_SLAn  -----------------------------------
// SVD Line: 22837

//  <item> SFDITEM_FIELD__I2Cn_SAR1_SLAn
//    <name> SLAn </name>
//    <rw> 
//    <i> [Bits 7..1] RW (@ 0x58000008) These bits configure the slave address 0 in slave mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2Cn_SAR1 >> 1) & 0x7F), ((I2Cn_SAR1 = (I2Cn_SAR1 & ~(0x7FUL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: I2Cn_SAR1_GCALLnEN  ---------------------------------
// SVD Line: 22843

//  <item> SFDITEM_FIELD__I2Cn_SAR1_GCALLnEN
//    <name> GCALLnEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x58000008) This bit decides whether I2Cn allows general call address 0 or not in I2Cn slave mode </i>
//    <check> 
//      <loc> ( (unsigned int) I2Cn_SAR1 ) </loc>
//      <o.0..0> GCALLnEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2Cn_SAR1  -----------------------------------
// SVD Line: 22828

//  <rtree> SFDITEM_REG__I2Cn_SAR1
//    <name> SAR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x58000008) I2Cn Slave Address Register 1 </i>
//    <loc> ( (unsigned int)((I2Cn_SAR1 >> 0) & 0xFFFFFFFF), ((I2Cn_SAR1 = (I2Cn_SAR1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2Cn_SAR1_SLAn </item>
//    <item> SFDITEM_FIELD__I2Cn_SAR1_GCALLnEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2Cn_SAR2  --------------------------------
// SVD Line: 22851

unsigned int I2Cn_SAR2 __AT (0x5800000C);



// -------------------------------  Field Item: I2Cn_SAR2_SLAn  -----------------------------------
// SVD Line: 22860

//  <item> SFDITEM_FIELD__I2Cn_SAR2_SLAn
//    <name> SLAn </name>
//    <rw> 
//    <i> [Bits 7..1] RW (@ 0x5800000C) These bits configure the slave address 1 in slave mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2Cn_SAR2 >> 1) & 0x7F), ((I2Cn_SAR2 = (I2Cn_SAR2 & ~(0x7FUL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: I2Cn_SAR2_GCALLnEN  ---------------------------------
// SVD Line: 22866

//  <item> SFDITEM_FIELD__I2Cn_SAR2_GCALLnEN
//    <name> GCALLnEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x5800000C) This bit decides whether I2Cn allows general call address 1 or not in I2Cn slave mode </i>
//    <check> 
//      <loc> ( (unsigned int) I2Cn_SAR2 ) </loc>
//      <o.0..0> GCALLnEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2Cn_SAR2  -----------------------------------
// SVD Line: 22851

//  <rtree> SFDITEM_REG__I2Cn_SAR2
//    <name> SAR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x5800000C) I2Cn Slave Address Register 2 </i>
//    <loc> ( (unsigned int)((I2Cn_SAR2 >> 0) & 0xFFFFFFFF), ((I2Cn_SAR2 = (I2Cn_SAR2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2Cn_SAR2_SLAn </item>
//    <item> SFDITEM_FIELD__I2Cn_SAR2_GCALLnEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2Cn_DR  ---------------------------------
// SVD Line: 22874

unsigned int I2Cn_DR __AT (0x58000010);



// --------------------------------  Field Item: I2Cn_DR_DATA  ------------------------------------
// SVD Line: 22883

//  <item> SFDITEM_FIELD__I2Cn_DR_DATA
//    <name> DATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x58000010) The I2CnDR Transmit buffer and Receive buffer share the same I/O address with this DATA register </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2Cn_DR >> 0) & 0xFF), ((I2Cn_DR = (I2Cn_DR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: I2Cn_DR  ------------------------------------
// SVD Line: 22874

//  <rtree> SFDITEM_REG__I2Cn_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x58000010) I2Cn Data Register </i>
//    <loc> ( (unsigned int)((I2Cn_DR >> 0) & 0xFFFFFFFF), ((I2Cn_DR = (I2Cn_DR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2Cn_DR_DATA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2Cn_SDHR  --------------------------------
// SVD Line: 22891

unsigned int I2Cn_SDHR __AT (0x58000014);



// -------------------------------  Field Item: I2Cn_SDHR_HLDT  -----------------------------------
// SVD Line: 22900

//  <item> SFDITEM_FIELD__I2Cn_SDHR_HLDT
//    <name> HLDT </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x58000014) This register is used to control SDA output timing from the falling edge of SCL </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2Cn_SDHR >> 0) & 0xFFF), ((I2Cn_SDHR = (I2Cn_SDHR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2Cn_SDHR  -----------------------------------
// SVD Line: 22891

//  <rtree> SFDITEM_REG__I2Cn_SDHR
//    <name> SDHR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x58000014) I2Cn SDA Hold Time Register </i>
//    <loc> ( (unsigned int)((I2Cn_SDHR >> 0) & 0xFFFFFFFF), ((I2Cn_SDHR = (I2Cn_SDHR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2Cn_SDHR_HLDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2Cn_SCLR  --------------------------------
// SVD Line: 22908

unsigned int I2Cn_SCLR __AT (0x58000018);



// -------------------------------  Field Item: I2Cn_SCLR_SCLL  -----------------------------------
// SVD Line: 22917

//  <item> SFDITEM_FIELD__I2Cn_SCLR_SCLL
//    <name> SCLL </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x58000018) This register defines the low period of SCL in master mode </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2Cn_SCLR >> 0) & 0xFFF), ((I2Cn_SCLR = (I2Cn_SCLR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2Cn_SCLR  -----------------------------------
// SVD Line: 22908

//  <rtree> SFDITEM_REG__I2Cn_SCLR
//    <name> SCLR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x58000018) I2Cn SCL Low Period Register </i>
//    <loc> ( (unsigned int)((I2Cn_SCLR >> 0) & 0xFFFFFFFF), ((I2Cn_SCLR = (I2Cn_SCLR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2Cn_SCLR_SCLL </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2Cn_SCHR  --------------------------------
// SVD Line: 22925

unsigned int I2Cn_SCHR __AT (0x5800001C);



// -------------------------------  Field Item: I2Cn_SCHR_SCLH  -----------------------------------
// SVD Line: 22934

//  <item> SFDITEM_FIELD__I2Cn_SCHR_SCLH
//    <name> SCLH </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x5800001C) This register defines the high period of SCL in master mode </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2Cn_SCHR >> 0) & 0xFFF), ((I2Cn_SCHR = (I2Cn_SCHR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2Cn_SCHR  -----------------------------------
// SVD Line: 22925

//  <rtree> SFDITEM_REG__I2Cn_SCHR
//    <name> SCHR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x5800001C) I2Cn SCL High Period Register </i>
//    <loc> ( (unsigned int)((I2Cn_SCHR >> 0) & 0xFFFFFFFF), ((I2Cn_SCHR = (I2Cn_SCHR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2Cn_SCHR_SCLH </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: I2Cn  -------------------------------------
// SVD Line: 22696

//  <view> I2Cn
//    <name> I2Cn </name>
//    <item> SFDITEM_REG__I2Cn_CR </item>
//    <item> SFDITEM_REG__I2Cn_ST </item>
//    <item> SFDITEM_REG__I2Cn_SAR1 </item>
//    <item> SFDITEM_REG__I2Cn_SAR2 </item>
//    <item> SFDITEM_REG__I2Cn_DR </item>
//    <item> SFDITEM_REG__I2Cn_SDHR </item>
//    <item> SFDITEM_REG__I2Cn_SCLR </item>
//    <item> SFDITEM_REG__I2Cn_SCHR </item>
//  </view>
//  


// -----------------------------  Register Item Address: I2C0_CR  ---------------------------------
// SVD Line: 22710

unsigned int I2C0_CR __AT (0x40004800);



// -------------------------------  Field Item: I2C0_CR_I2CnEN  -----------------------------------
// SVD Line: 22719

//  <item> SFDITEM_FIELD__I2C0_CR_I2CnEN
//    <name> I2CnEN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40004800) Activate I2Cn Block by supplying </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_CR ) </loc>
//      <o.7..7> I2CnEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C0_CR_TXDLYENBn  ---------------------------------
// SVD Line: 22725

//  <item> SFDITEM_FIELD__I2C0_CR_TXDLYENBn
//    <name> TXDLYENBn </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40004800) I2CnSDHR Register Control </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_CR ) </loc>
//      <o.6..6> TXDLYENBn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C0_CR_I2CnIEN  ----------------------------------
// SVD Line: 22731

//  <item> SFDITEM_FIELD__I2C0_CR_I2CnIEN
//    <name> I2CnIEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40004800) I2Cn Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_CR ) </loc>
//      <o.5..5> I2CnIEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C0_CR_I2CnIFLAG  ---------------------------------
// SVD Line: 22737

//  <item> SFDITEM_FIELD__I2C0_CR_I2CnIFLAG
//    <name> I2CnIFLAG </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40004800) I2Cn Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_CR ) </loc>
//      <o.4..4> I2CnIFLAG
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C0_CR_ACKnEN  -----------------------------------
// SVD Line: 22743

//  <item> SFDITEM_FIELD__I2C0_CR_ACKnEN
//    <name> ACKnEN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40004800) Controls ACK signal generation at ninth SCL period </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_CR ) </loc>
//      <o.3..3> ACKnEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C0_CR_IMASTERn  ----------------------------------
// SVD Line: 22749

//  <item> SFDITEM_FIELD__I2C0_CR_IMASTERn
//    <name> IMASTERn </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40004800) Represent Operation Mode of I2Cn </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_CR ) </loc>
//      <o.2..2> IMASTERn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C0_CR_STOPCn  -----------------------------------
// SVD Line: 22755

//  <item> SFDITEM_FIELD__I2C0_CR_STOPCn
//    <name> STOPCn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40004800) STOP Condition Generation When I2Cn is master </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_CR ) </loc>
//      <o.1..1> STOPCn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C0_CR_STARTCn  ----------------------------------
// SVD Line: 22761

//  <item> SFDITEM_FIELD__I2C0_CR_STARTCn
//    <name> STARTCn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40004800) START Condition Generation When I2Cn is master </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_CR ) </loc>
//      <o.0..0> STARTCn
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: I2C0_CR  ------------------------------------
// SVD Line: 22710

//  <rtree> SFDITEM_REG__I2C0_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004800) I2Cn Control Register </i>
//    <loc> ( (unsigned int)((I2C0_CR >> 0) & 0xFFFFFFFF), ((I2C0_CR = (I2C0_CR & ~(0xFBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_CR_I2CnEN </item>
//    <item> SFDITEM_FIELD__I2C0_CR_TXDLYENBn </item>
//    <item> SFDITEM_FIELD__I2C0_CR_I2CnIEN </item>
//    <item> SFDITEM_FIELD__I2C0_CR_I2CnIFLAG </item>
//    <item> SFDITEM_FIELD__I2C0_CR_ACKnEN </item>
//    <item> SFDITEM_FIELD__I2C0_CR_IMASTERn </item>
//    <item> SFDITEM_FIELD__I2C0_CR_STOPCn </item>
//    <item> SFDITEM_FIELD__I2C0_CR_STARTCn </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C0_ST  ---------------------------------
// SVD Line: 22769

unsigned int I2C0_ST __AT (0x40004804);



// -------------------------------  Field Item: I2C0_ST_GCALLn  -----------------------------------
// SVD Line: 22778

//  <item> SFDITEM_FIELD__I2C0_ST_GCALLn
//    <name> GCALLn </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40004804) This bit has different meaning depending on whether I2C is master or slave </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_ST ) </loc>
//      <o.7..7> GCALLn
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C0_ST_TENDn  -----------------------------------
// SVD Line: 22784

//  <item> SFDITEM_FIELD__I2C0_ST_TENDn
//    <name> TENDn </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40004804) This bit is set when 1-byte of data is transferred completely </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_ST ) </loc>
//      <o.6..6> TENDn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C0_ST_STOPDn  -----------------------------------
// SVD Line: 22790

//  <item> SFDITEM_FIELD__I2C0_ST_STOPDn
//    <name> STOPDn </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40004804) This bit is set when a STOP condition is detected </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_ST ) </loc>
//      <o.5..5> STOPDn
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C0_ST_SSELn  -----------------------------------
// SVD Line: 22796

//  <item> SFDITEM_FIELD__I2C0_ST_SSELn
//    <name> SSELn </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40004804) This bit is set when I2C is addressed by other master </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_ST ) </loc>
//      <o.4..4> SSELn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C0_ST_MLOSTn  -----------------------------------
// SVD Line: 22802

//  <item> SFDITEM_FIELD__I2C0_ST_MLOSTn
//    <name> MLOSTn </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40004804) This bit represents the result of bus arbitration in master mode </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_ST ) </loc>
//      <o.3..3> MLOSTn
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C0_ST_BUSYn  -----------------------------------
// SVD Line: 22808

//  <item> SFDITEM_FIELD__I2C0_ST_BUSYn
//    <name> BUSYn </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40004804) This bit reflects bus status </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_ST ) </loc>
//      <o.2..2> BUSYn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C0_ST_TMODEn  -----------------------------------
// SVD Line: 22814

//  <item> SFDITEM_FIELD__I2C0_ST_TMODEn
//    <name> TMODEn </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40004804) This bit is used to indicate whether I2C is transmitter or receiver </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_ST ) </loc>
//      <o.1..1> TMODEn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C0_ST_RXACKn  -----------------------------------
// SVD Line: 22820

//  <item> SFDITEM_FIELD__I2C0_ST_RXACKn
//    <name> RXACKn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40004804) This bit shows the state of ACK signal </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_ST ) </loc>
//      <o.0..0> RXACKn
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: I2C0_ST  ------------------------------------
// SVD Line: 22769

//  <rtree> SFDITEM_REG__I2C0_ST
//    <name> ST </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004804) I2Cn Status Register </i>
//    <loc> ( (unsigned int)((I2C0_ST >> 0) & 0xFFFFFFFF), ((I2C0_ST = (I2C0_ST & ~(0xFDUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFD) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_ST_GCALLn </item>
//    <item> SFDITEM_FIELD__I2C0_ST_TENDn </item>
//    <item> SFDITEM_FIELD__I2C0_ST_STOPDn </item>
//    <item> SFDITEM_FIELD__I2C0_ST_SSELn </item>
//    <item> SFDITEM_FIELD__I2C0_ST_MLOSTn </item>
//    <item> SFDITEM_FIELD__I2C0_ST_BUSYn </item>
//    <item> SFDITEM_FIELD__I2C0_ST_TMODEn </item>
//    <item> SFDITEM_FIELD__I2C0_ST_RXACKn </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C0_SAR1  --------------------------------
// SVD Line: 22828

unsigned int I2C0_SAR1 __AT (0x40004808);



// -------------------------------  Field Item: I2C0_SAR1_SLAn  -----------------------------------
// SVD Line: 22837

//  <item> SFDITEM_FIELD__I2C0_SAR1_SLAn
//    <name> SLAn </name>
//    <rw> 
//    <i> [Bits 7..1] RW (@ 0x40004808) These bits configure the slave address 0 in slave mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C0_SAR1 >> 1) & 0x7F), ((I2C0_SAR1 = (I2C0_SAR1 & ~(0x7FUL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: I2C0_SAR1_GCALLnEN  ---------------------------------
// SVD Line: 22843

//  <item> SFDITEM_FIELD__I2C0_SAR1_GCALLnEN
//    <name> GCALLnEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40004808) This bit decides whether I2Cn allows general call address 0 or not in I2Cn slave mode </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_SAR1 ) </loc>
//      <o.0..0> GCALLnEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C0_SAR1  -----------------------------------
// SVD Line: 22828

//  <rtree> SFDITEM_REG__I2C0_SAR1
//    <name> SAR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004808) I2Cn Slave Address Register 1 </i>
//    <loc> ( (unsigned int)((I2C0_SAR1 >> 0) & 0xFFFFFFFF), ((I2C0_SAR1 = (I2C0_SAR1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_SAR1_SLAn </item>
//    <item> SFDITEM_FIELD__I2C0_SAR1_GCALLnEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C0_SAR2  --------------------------------
// SVD Line: 22851

unsigned int I2C0_SAR2 __AT (0x4000480C);



// -------------------------------  Field Item: I2C0_SAR2_SLAn  -----------------------------------
// SVD Line: 22860

//  <item> SFDITEM_FIELD__I2C0_SAR2_SLAn
//    <name> SLAn </name>
//    <rw> 
//    <i> [Bits 7..1] RW (@ 0x4000480C) These bits configure the slave address 1 in slave mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C0_SAR2 >> 1) & 0x7F), ((I2C0_SAR2 = (I2C0_SAR2 & ~(0x7FUL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: I2C0_SAR2_GCALLnEN  ---------------------------------
// SVD Line: 22866

//  <item> SFDITEM_FIELD__I2C0_SAR2_GCALLnEN
//    <name> GCALLnEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000480C) This bit decides whether I2Cn allows general call address 1 or not in I2Cn slave mode </i>
//    <check> 
//      <loc> ( (unsigned int) I2C0_SAR2 ) </loc>
//      <o.0..0> GCALLnEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C0_SAR2  -----------------------------------
// SVD Line: 22851

//  <rtree> SFDITEM_REG__I2C0_SAR2
//    <name> SAR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000480C) I2Cn Slave Address Register 2 </i>
//    <loc> ( (unsigned int)((I2C0_SAR2 >> 0) & 0xFFFFFFFF), ((I2C0_SAR2 = (I2C0_SAR2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_SAR2_SLAn </item>
//    <item> SFDITEM_FIELD__I2C0_SAR2_GCALLnEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C0_DR  ---------------------------------
// SVD Line: 22874

unsigned int I2C0_DR __AT (0x40004810);



// --------------------------------  Field Item: I2C0_DR_DATA  ------------------------------------
// SVD Line: 22883

//  <item> SFDITEM_FIELD__I2C0_DR_DATA
//    <name> DATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40004810) The I2CnDR Transmit buffer and Receive buffer share the same I/O address with this DATA register </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C0_DR >> 0) & 0xFF), ((I2C0_DR = (I2C0_DR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: I2C0_DR  ------------------------------------
// SVD Line: 22874

//  <rtree> SFDITEM_REG__I2C0_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004810) I2Cn Data Register </i>
//    <loc> ( (unsigned int)((I2C0_DR >> 0) & 0xFFFFFFFF), ((I2C0_DR = (I2C0_DR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_DR_DATA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C0_SDHR  --------------------------------
// SVD Line: 22891

unsigned int I2C0_SDHR __AT (0x40004814);



// -------------------------------  Field Item: I2C0_SDHR_HLDT  -----------------------------------
// SVD Line: 22900

//  <item> SFDITEM_FIELD__I2C0_SDHR_HLDT
//    <name> HLDT </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40004814) This register is used to control SDA output timing from the falling edge of SCL </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2C0_SDHR >> 0) & 0xFFF), ((I2C0_SDHR = (I2C0_SDHR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C0_SDHR  -----------------------------------
// SVD Line: 22891

//  <rtree> SFDITEM_REG__I2C0_SDHR
//    <name> SDHR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004814) I2Cn SDA Hold Time Register </i>
//    <loc> ( (unsigned int)((I2C0_SDHR >> 0) & 0xFFFFFFFF), ((I2C0_SDHR = (I2C0_SDHR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_SDHR_HLDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C0_SCLR  --------------------------------
// SVD Line: 22908

unsigned int I2C0_SCLR __AT (0x40004818);



// -------------------------------  Field Item: I2C0_SCLR_SCLL  -----------------------------------
// SVD Line: 22917

//  <item> SFDITEM_FIELD__I2C0_SCLR_SCLL
//    <name> SCLL </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40004818) This register defines the low period of SCL in master mode </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2C0_SCLR >> 0) & 0xFFF), ((I2C0_SCLR = (I2C0_SCLR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C0_SCLR  -----------------------------------
// SVD Line: 22908

//  <rtree> SFDITEM_REG__I2C0_SCLR
//    <name> SCLR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004818) I2Cn SCL Low Period Register </i>
//    <loc> ( (unsigned int)((I2C0_SCLR >> 0) & 0xFFFFFFFF), ((I2C0_SCLR = (I2C0_SCLR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_SCLR_SCLL </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C0_SCHR  --------------------------------
// SVD Line: 22925

unsigned int I2C0_SCHR __AT (0x4000481C);



// -------------------------------  Field Item: I2C0_SCHR_SCLH  -----------------------------------
// SVD Line: 22934

//  <item> SFDITEM_FIELD__I2C0_SCHR_SCLH
//    <name> SCLH </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x4000481C) This register defines the high period of SCL in master mode </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2C0_SCHR >> 0) & 0xFFF), ((I2C0_SCHR = (I2C0_SCHR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C0_SCHR  -----------------------------------
// SVD Line: 22925

//  <rtree> SFDITEM_REG__I2C0_SCHR
//    <name> SCHR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000481C) I2Cn SCL High Period Register </i>
//    <loc> ( (unsigned int)((I2C0_SCHR >> 0) & 0xFFFFFFFF), ((I2C0_SCHR = (I2C0_SCHR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C0_SCHR_SCLH </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: I2C0  -------------------------------------
// SVD Line: 22944

//  <view> I2C0
//    <name> I2C0 </name>
//    <item> SFDITEM_REG__I2C0_CR </item>
//    <item> SFDITEM_REG__I2C0_ST </item>
//    <item> SFDITEM_REG__I2C0_SAR1 </item>
//    <item> SFDITEM_REG__I2C0_SAR2 </item>
//    <item> SFDITEM_REG__I2C0_DR </item>
//    <item> SFDITEM_REG__I2C0_SDHR </item>
//    <item> SFDITEM_REG__I2C0_SCLR </item>
//    <item> SFDITEM_REG__I2C0_SCHR </item>
//  </view>
//  


// -----------------------------  Register Item Address: I2C1_CR  ---------------------------------
// SVD Line: 22710

unsigned int I2C1_CR __AT (0x40004900);



// -------------------------------  Field Item: I2C1_CR_I2CnEN  -----------------------------------
// SVD Line: 22719

//  <item> SFDITEM_FIELD__I2C1_CR_I2CnEN
//    <name> I2CnEN </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40004900) Activate I2Cn Block by supplying </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR ) </loc>
//      <o.7..7> I2CnEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C1_CR_TXDLYENBn  ---------------------------------
// SVD Line: 22725

//  <item> SFDITEM_FIELD__I2C1_CR_TXDLYENBn
//    <name> TXDLYENBn </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40004900) I2CnSDHR Register Control </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR ) </loc>
//      <o.6..6> TXDLYENBn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_CR_I2CnIEN  ----------------------------------
// SVD Line: 22731

//  <item> SFDITEM_FIELD__I2C1_CR_I2CnIEN
//    <name> I2CnIEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40004900) I2Cn Interrupt Enable </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR ) </loc>
//      <o.5..5> I2CnIEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C1_CR_I2CnIFLAG  ---------------------------------
// SVD Line: 22737

//  <item> SFDITEM_FIELD__I2C1_CR_I2CnIFLAG
//    <name> I2CnIFLAG </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40004900) I2Cn Interrupt Flag </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR ) </loc>
//      <o.4..4> I2CnIFLAG
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_CR_ACKnEN  -----------------------------------
// SVD Line: 22743

//  <item> SFDITEM_FIELD__I2C1_CR_ACKnEN
//    <name> ACKnEN </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40004900) Controls ACK signal generation at ninth SCL period </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR ) </loc>
//      <o.3..3> ACKnEN
//    </check>
//  </item>
//  


// ------------------------------  Field Item: I2C1_CR_IMASTERn  ----------------------------------
// SVD Line: 22749

//  <item> SFDITEM_FIELD__I2C1_CR_IMASTERn
//    <name> IMASTERn </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x40004900) Represent Operation Mode of I2Cn </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR ) </loc>
//      <o.2..2> IMASTERn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_CR_STOPCn  -----------------------------------
// SVD Line: 22755

//  <item> SFDITEM_FIELD__I2C1_CR_STOPCn
//    <name> STOPCn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40004900) STOP Condition Generation When I2Cn is master </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR ) </loc>
//      <o.1..1> STOPCn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_CR_STARTCn  ----------------------------------
// SVD Line: 22761

//  <item> SFDITEM_FIELD__I2C1_CR_STARTCn
//    <name> STARTCn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40004900) START Condition Generation When I2Cn is master </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_CR ) </loc>
//      <o.0..0> STARTCn
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: I2C1_CR  ------------------------------------
// SVD Line: 22710

//  <rtree> SFDITEM_REG__I2C1_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004900) I2Cn Control Register </i>
//    <loc> ( (unsigned int)((I2C1_CR >> 0) & 0xFFFFFFFF), ((I2C1_CR = (I2C1_CR & ~(0xFBUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFB) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_CR_I2CnEN </item>
//    <item> SFDITEM_FIELD__I2C1_CR_TXDLYENBn </item>
//    <item> SFDITEM_FIELD__I2C1_CR_I2CnIEN </item>
//    <item> SFDITEM_FIELD__I2C1_CR_I2CnIFLAG </item>
//    <item> SFDITEM_FIELD__I2C1_CR_ACKnEN </item>
//    <item> SFDITEM_FIELD__I2C1_CR_IMASTERn </item>
//    <item> SFDITEM_FIELD__I2C1_CR_STOPCn </item>
//    <item> SFDITEM_FIELD__I2C1_CR_STARTCn </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C1_ST  ---------------------------------
// SVD Line: 22769

unsigned int I2C1_ST __AT (0x40004904);



// -------------------------------  Field Item: I2C1_ST_GCALLn  -----------------------------------
// SVD Line: 22778

//  <item> SFDITEM_FIELD__I2C1_ST_GCALLn
//    <name> GCALLn </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x40004904) This bit has different meaning depending on whether I2C is master or slave </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_ST ) </loc>
//      <o.7..7> GCALLn
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_ST_TENDn  -----------------------------------
// SVD Line: 22784

//  <item> SFDITEM_FIELD__I2C1_ST_TENDn
//    <name> TENDn </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x40004904) This bit is set when 1-byte of data is transferred completely </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_ST ) </loc>
//      <o.6..6> TENDn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_ST_STOPDn  -----------------------------------
// SVD Line: 22790

//  <item> SFDITEM_FIELD__I2C1_ST_STOPDn
//    <name> STOPDn </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40004904) This bit is set when a STOP condition is detected </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_ST ) </loc>
//      <o.5..5> STOPDn
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_ST_SSELn  -----------------------------------
// SVD Line: 22796

//  <item> SFDITEM_FIELD__I2C1_ST_SSELn
//    <name> SSELn </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40004904) This bit is set when I2C is addressed by other master </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_ST ) </loc>
//      <o.4..4> SSELn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_ST_MLOSTn  -----------------------------------
// SVD Line: 22802

//  <item> SFDITEM_FIELD__I2C1_ST_MLOSTn
//    <name> MLOSTn </name>
//    <rw> 
//    <i> [Bit 3] RW (@ 0x40004904) This bit represents the result of bus arbitration in master mode </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_ST ) </loc>
//      <o.3..3> MLOSTn
//    </check>
//  </item>
//  


// --------------------------------  Field Item: I2C1_ST_BUSYn  -----------------------------------
// SVD Line: 22808

//  <item> SFDITEM_FIELD__I2C1_ST_BUSYn
//    <name> BUSYn </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x40004904) This bit reflects bus status </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_ST ) </loc>
//      <o.2..2> BUSYn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_ST_TMODEn  -----------------------------------
// SVD Line: 22814

//  <item> SFDITEM_FIELD__I2C1_ST_TMODEn
//    <name> TMODEn </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x40004904) This bit is used to indicate whether I2C is transmitter or receiver </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_ST ) </loc>
//      <o.1..1> TMODEn
//    </check>
//  </item>
//  


// -------------------------------  Field Item: I2C1_ST_RXACKn  -----------------------------------
// SVD Line: 22820

//  <item> SFDITEM_FIELD__I2C1_ST_RXACKn
//    <name> RXACKn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40004904) This bit shows the state of ACK signal </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_ST ) </loc>
//      <o.0..0> RXACKn
//    </check>
//  </item>
//  


// ---------------------------------  Register RTree: I2C1_ST  ------------------------------------
// SVD Line: 22769

//  <rtree> SFDITEM_REG__I2C1_ST
//    <name> ST </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004904) I2Cn Status Register </i>
//    <loc> ( (unsigned int)((I2C1_ST >> 0) & 0xFFFFFFFF), ((I2C1_ST = (I2C1_ST & ~(0xFDUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFD) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_ST_GCALLn </item>
//    <item> SFDITEM_FIELD__I2C1_ST_TENDn </item>
//    <item> SFDITEM_FIELD__I2C1_ST_STOPDn </item>
//    <item> SFDITEM_FIELD__I2C1_ST_SSELn </item>
//    <item> SFDITEM_FIELD__I2C1_ST_MLOSTn </item>
//    <item> SFDITEM_FIELD__I2C1_ST_BUSYn </item>
//    <item> SFDITEM_FIELD__I2C1_ST_TMODEn </item>
//    <item> SFDITEM_FIELD__I2C1_ST_RXACKn </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C1_SAR1  --------------------------------
// SVD Line: 22828

unsigned int I2C1_SAR1 __AT (0x40004908);



// -------------------------------  Field Item: I2C1_SAR1_SLAn  -----------------------------------
// SVD Line: 22837

//  <item> SFDITEM_FIELD__I2C1_SAR1_SLAn
//    <name> SLAn </name>
//    <rw> 
//    <i> [Bits 7..1] RW (@ 0x40004908) These bits configure the slave address 0 in slave mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C1_SAR1 >> 1) & 0x7F), ((I2C1_SAR1 = (I2C1_SAR1 & ~(0x7FUL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: I2C1_SAR1_GCALLnEN  ---------------------------------
// SVD Line: 22843

//  <item> SFDITEM_FIELD__I2C1_SAR1_GCALLnEN
//    <name> GCALLnEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40004908) This bit decides whether I2Cn allows general call address 0 or not in I2Cn slave mode </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_SAR1 ) </loc>
//      <o.0..0> GCALLnEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C1_SAR1  -----------------------------------
// SVD Line: 22828

//  <rtree> SFDITEM_REG__I2C1_SAR1
//    <name> SAR1 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004908) I2Cn Slave Address Register 1 </i>
//    <loc> ( (unsigned int)((I2C1_SAR1 >> 0) & 0xFFFFFFFF), ((I2C1_SAR1 = (I2C1_SAR1 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_SAR1_SLAn </item>
//    <item> SFDITEM_FIELD__I2C1_SAR1_GCALLnEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C1_SAR2  --------------------------------
// SVD Line: 22851

unsigned int I2C1_SAR2 __AT (0x4000490C);



// -------------------------------  Field Item: I2C1_SAR2_SLAn  -----------------------------------
// SVD Line: 22860

//  <item> SFDITEM_FIELD__I2C1_SAR2_SLAn
//    <name> SLAn </name>
//    <rw> 
//    <i> [Bits 7..1] RW (@ 0x4000490C) These bits configure the slave address 1 in slave mode </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C1_SAR2 >> 1) & 0x7F), ((I2C1_SAR2 = (I2C1_SAR2 & ~(0x7FUL << 1 )) | ((unsigned long)(Gui_u8:GuiVal & 0x7F) << 1 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: I2C1_SAR2_GCALLnEN  ---------------------------------
// SVD Line: 22866

//  <item> SFDITEM_FIELD__I2C1_SAR2_GCALLnEN
//    <name> GCALLnEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x4000490C) This bit decides whether I2Cn allows general call address 1 or not in I2Cn slave mode </i>
//    <check> 
//      <loc> ( (unsigned int) I2C1_SAR2 ) </loc>
//      <o.0..0> GCALLnEN
//    </check>
//  </item>
//  


// --------------------------------  Register RTree: I2C1_SAR2  -----------------------------------
// SVD Line: 22851

//  <rtree> SFDITEM_REG__I2C1_SAR2
//    <name> SAR2 </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000490C) I2Cn Slave Address Register 2 </i>
//    <loc> ( (unsigned int)((I2C1_SAR2 >> 0) & 0xFFFFFFFF), ((I2C1_SAR2 = (I2C1_SAR2 & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_SAR2_SLAn </item>
//    <item> SFDITEM_FIELD__I2C1_SAR2_GCALLnEN </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: I2C1_DR  ---------------------------------
// SVD Line: 22874

unsigned int I2C1_DR __AT (0x40004910);



// --------------------------------  Field Item: I2C1_DR_DATA  ------------------------------------
// SVD Line: 22883

//  <item> SFDITEM_FIELD__I2C1_DR_DATA
//    <name> DATA </name>
//    <rw> 
//    <i> [Bits 7..0] RW (@ 0x40004910) The I2CnDR Transmit buffer and Receive buffer share the same I/O address with this DATA register </i>
//    <edit> 
//      <loc> ( (unsigned char)((I2C1_DR >> 0) & 0xFF), ((I2C1_DR = (I2C1_DR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: I2C1_DR  ------------------------------------
// SVD Line: 22874

//  <rtree> SFDITEM_REG__I2C1_DR
//    <name> DR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004910) I2Cn Data Register </i>
//    <loc> ( (unsigned int)((I2C1_DR >> 0) & 0xFFFFFFFF), ((I2C1_DR = (I2C1_DR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_DR_DATA </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C1_SDHR  --------------------------------
// SVD Line: 22891

unsigned int I2C1_SDHR __AT (0x40004914);



// -------------------------------  Field Item: I2C1_SDHR_HLDT  -----------------------------------
// SVD Line: 22900

//  <item> SFDITEM_FIELD__I2C1_SDHR_HLDT
//    <name> HLDT </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40004914) This register is used to control SDA output timing from the falling edge of SCL </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2C1_SDHR >> 0) & 0xFFF), ((I2C1_SDHR = (I2C1_SDHR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C1_SDHR  -----------------------------------
// SVD Line: 22891

//  <rtree> SFDITEM_REG__I2C1_SDHR
//    <name> SDHR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004914) I2Cn SDA Hold Time Register </i>
//    <loc> ( (unsigned int)((I2C1_SDHR >> 0) & 0xFFFFFFFF), ((I2C1_SDHR = (I2C1_SDHR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_SDHR_HLDT </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C1_SCLR  --------------------------------
// SVD Line: 22908

unsigned int I2C1_SCLR __AT (0x40004918);



// -------------------------------  Field Item: I2C1_SCLR_SCLL  -----------------------------------
// SVD Line: 22917

//  <item> SFDITEM_FIELD__I2C1_SCLR_SCLL
//    <name> SCLL </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x40004918) This register defines the low period of SCL in master mode </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2C1_SCLR >> 0) & 0xFFF), ((I2C1_SCLR = (I2C1_SCLR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C1_SCLR  -----------------------------------
// SVD Line: 22908

//  <rtree> SFDITEM_REG__I2C1_SCLR
//    <name> SCLR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40004918) I2Cn SCL Low Period Register </i>
//    <loc> ( (unsigned int)((I2C1_SCLR >> 0) & 0xFFFFFFFF), ((I2C1_SCLR = (I2C1_SCLR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_SCLR_SCLL </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: I2C1_SCHR  --------------------------------
// SVD Line: 22925

unsigned int I2C1_SCHR __AT (0x4000491C);



// -------------------------------  Field Item: I2C1_SCHR_SCLH  -----------------------------------
// SVD Line: 22934

//  <item> SFDITEM_FIELD__I2C1_SCHR_SCLH
//    <name> SCLH </name>
//    <rw> 
//    <i> [Bits 11..0] RW (@ 0x4000491C) This register defines the high period of SCL in master mode </i>
//    <edit> 
//      <loc> ( (unsigned short)((I2C1_SCHR >> 0) & 0xFFF), ((I2C1_SCHR = (I2C1_SCHR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: I2C1_SCHR  -----------------------------------
// SVD Line: 22925

//  <rtree> SFDITEM_REG__I2C1_SCHR
//    <name> SCHR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x4000491C) I2Cn SCL High Period Register </i>
//    <loc> ( (unsigned int)((I2C1_SCHR >> 0) & 0xFFFFFFFF), ((I2C1_SCHR = (I2C1_SCHR & ~(0xFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__I2C1_SCHR_SCLH </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: I2C1  -------------------------------------
// SVD Line: 22963

//  <view> I2C1
//    <name> I2C1 </name>
//    <item> SFDITEM_REG__I2C1_CR </item>
//    <item> SFDITEM_REG__I2C1_ST </item>
//    <item> SFDITEM_REG__I2C1_SAR1 </item>
//    <item> SFDITEM_REG__I2C1_SAR2 </item>
//    <item> SFDITEM_REG__I2C1_DR </item>
//    <item> SFDITEM_REG__I2C1_SDHR </item>
//    <item> SFDITEM_REG__I2C1_SCLR </item>
//    <item> SFDITEM_REG__I2C1_SCHR </item>
//  </view>
//  


// ------------------------------  Register Item Address: LCD_CR  ---------------------------------
// SVD Line: 22996

unsigned int LCD_CR __AT (0x40005000);



// --------------------------------  Field Item: LCD_CR_IRSEL  ------------------------------------
// SVD Line: 23005

//  <item> SFDITEM_FIELD__LCD_CR_IRSEL
//    <name> IRSEL </name>
//    <rw> 
//    <i> [Bits 7..6] RW (@ 0x40005000) \nInternal LCD Bias Dividing Resistor Selection\n0 : RLCD3 = 105/105/80[kohm] @(1/2)/(1/3)/(1/4) bias\n1 : RLCD1 = 10/10/10[kohm] @(1/2)/(1/3)/(1/4) bias\n2 : RLCD2 = 66/66/50[kohm] @(1/2)/(1/3)/(1/4) bias\n3 : RLCD4 = 320/320/240[kohm] @(1/2)/(1/3)/(1/4) bias </i>
//    <combo> 
//      <loc> ( (unsigned int) LCD_CR ) </loc>
//      <o.7..6> IRSEL
//        <0=> 0: RLCD3 = 105/105/80[kohm] @(1/2)/(1/3)/(1/4) bias
//        <1=> 1: RLCD1 = 10/10/10[kohm] @(1/2)/(1/3)/(1/4) bias
//        <2=> 2: RLCD2 = 66/66/50[kohm] @(1/2)/(1/3)/(1/4) bias
//        <3=> 3: RLCD4 = 320/320/240[kohm] @(1/2)/(1/3)/(1/4) bias
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: LCD_CR_DBS  -------------------------------------
// SVD Line: 23033

//  <item> SFDITEM_FIELD__LCD_CR_DBS
//    <name> DBS </name>
//    <rw> 
//    <i> [Bits 5..3] RW (@ 0x40005000) \nLCD Duty and Bias Selection\n0 : 8D4B = 1/8 duty, 1/4 bias\n1 : 6D4B = 1/6 duty, 1/4 bias\n2 : 5D3B = 1/5 duty, 1/3 bias\n3 : 4D3B = 1/4 duty, 1/3 bias\n4 : 3D3B = 1/3 duty, 1/3 bias\n5 : 3D2B = 1/3 duty, 1/2 bias\n6 : Reserved - do not use\n7 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) LCD_CR ) </loc>
//      <o.5..3> DBS
//        <0=> 0: 8D4B = 1/8 duty, 1/4 bias
//        <1=> 1: 6D4B = 1/6 duty, 1/4 bias
//        <2=> 2: 5D3B = 1/5 duty, 1/3 bias
//        <3=> 3: 4D3B = 1/4 duty, 1/3 bias
//        <4=> 4: 3D3B = 1/3 duty, 1/3 bias
//        <5=> 5: 3D2B = 1/3 duty, 1/2 bias
//        <6=> 6: 
//        <7=> 7: 
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: LCD_CR_LCLK  ------------------------------------
// SVD Line: 23071

//  <item> SFDITEM_FIELD__LCD_CR_LCLK
//    <name> LCLK </name>
//    <rw> 
//    <i> [Bits 2..1] RW (@ 0x40005000) \nLCD Clock Selection (When fLCD = 32.768kHz)\n0 : 128Hz = 32.768kHz(fLCD) / 256\n1 : 256Hz = 32.768kHz(fLCD) / 128\n2 : 512Hz = 32.768kHz(fLCD) / 64\n3 : 1024Hz = 32.768kHz(fLCD) / 32 </i>
//    <combo> 
//      <loc> ( (unsigned int) LCD_CR ) </loc>
//      <o.2..1> LCLK
//        <0=> 0: 128Hz = 32.768kHz(fLCD) / 256
//        <1=> 1: 256Hz = 32.768kHz(fLCD) / 128
//        <2=> 2: 512Hz = 32.768kHz(fLCD) / 64
//        <3=> 3: 1024Hz = 32.768kHz(fLCD) / 32
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: LCD_CR_DISP  ------------------------------------
// SVD Line: 23099

//  <item> SFDITEM_FIELD__LCD_CR_DISP
//    <name> DISP </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005000) \nLCD Display Control\n0 : Off = Display off\n1 : On = Normal display on </i>
//    <combo> 
//      <loc> ( (unsigned int) LCD_CR ) </loc>
//      <o.0..0> DISP
//        <0=> 0: Off = Display off
//        <1=> 1: On = Normal display on
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: LCD_CR  -------------------------------------
// SVD Line: 22996

//  <rtree> SFDITEM_REG__LCD_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005000) LCD Driver Control Register </i>
//    <loc> ( (unsigned int)((LCD_CR >> 0) & 0xFFFFFFFF), ((LCD_CR = (LCD_CR & ~(0xFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LCD_CR_IRSEL </item>
//    <item> SFDITEM_FIELD__LCD_CR_DBS </item>
//    <item> SFDITEM_FIELD__LCD_CR_LCLK </item>
//    <item> SFDITEM_FIELD__LCD_CR_DISP </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: LCD_BCCR  --------------------------------
// SVD Line: 23119

unsigned int LCD_BCCR __AT (0x40005004);



// -------------------------------  Field Item: LCD_BCCR_LCDABC  ----------------------------------
// SVD Line: 23128

//  <item> SFDITEM_FIELD__LCD_BCCR_LCDABC
//    <name> LCDABC </name>
//    <rw> 
//    <i> [Bit 12] RW (@ 0x40005004) \nLCD Automatic Bias Control\n0 : Off = LCD automatic bias is off\n1 : On = LCD automatic bias is on </i>
//    <combo> 
//      <loc> ( (unsigned int) LCD_BCCR ) </loc>
//      <o.12..12> LCDABC
//        <0=> 0: Off = LCD automatic bias is off
//        <1=> 1: On = LCD automatic bias is on
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: LCD_BCCR_BMSEL  -----------------------------------
// SVD Line: 23146

//  <item> SFDITEM_FIELD__LCD_BCCR_BMSEL
//    <name> BMSEL </name>
//    <rw> 
//    <i> [Bits 10..8] RW (@ 0x40005004) \n'Bias Mode A' Time Selection\n0 : BMA1Clk = 'Bias Mode A' for 1-clock of fLCD\n1 : BMA2Clk = 'Bias Mode A' for 2-clock of fLCD\n2 : BMA3Clk = 'Bias Mode A' for 3-clock of fLCD\n3 : BMA4Clk = 'Bias Mode A' for 4-clock of fLCD\n4 : BMA5Clk = 'Bias Mode A' for 5-clock of fLCD\n5 : BMA6Clk = 'Bias Mode A' for 6-clock of fLCD\n6 : BMA7Clk = 'Bias Mode A' for 7-clock of fLCD\n7 : BMA8Clk = 'Bias Mode A' for 8-clock of fLCD </i>
//    <combo> 
//      <loc> ( (unsigned int) LCD_BCCR ) </loc>
//      <o.10..8> BMSEL
//        <0=> 0: BMA1Clk = 'Bias Mode A' for 1-clock of fLCD
//        <1=> 1: BMA2Clk = 'Bias Mode A' for 2-clock of fLCD
//        <2=> 2: BMA3Clk = 'Bias Mode A' for 3-clock of fLCD
//        <3=> 3: BMA4Clk = 'Bias Mode A' for 4-clock of fLCD
//        <4=> 4: BMA5Clk = 'Bias Mode A' for 5-clock of fLCD
//        <5=> 5: BMA6Clk = 'Bias Mode A' for 6-clock of fLCD
//        <6=> 6: BMA7Clk = 'Bias Mode A' for 7-clock of fLCD
//        <7=> 7: BMA8Clk = 'Bias Mode A' for 8-clock of fLCD
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: LCD_BCCR_LCTEN  -----------------------------------
// SVD Line: 23194

//  <item> SFDITEM_FIELD__LCD_BCCR_LCTEN
//    <name> LCTEN </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40005004) \nLCD Driver Contrast Control\n0 : Disable = Disable LCD driver contrast.\n1 : Enable = Enable LCD driver contrast. </i>
//    <combo> 
//      <loc> ( (unsigned int) LCD_BCCR ) </loc>
//      <o.5..5> LCTEN
//        <0=> 0: Disable = Disable LCD driver contrast.
//        <1=> 1: Enable = Enable LCD driver contrast.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: LCD_BCCR_VLCD  -----------------------------------
// SVD Line: 23212

//  <item> SFDITEM_FIELD__LCD_BCCR_VLCD
//    <name> VLCD </name>
//    <rw> 
//    <i> [Bits 3..0] RW (@ 0x40005004) \nVLC0 Voltage Control when the contrast is enabled\n0 : Step0 = VDD x 32/47 Step\n1 : Step1 = VDD x 32/46 Step\n2 : Step2 = VDD x 32/45 Step\n3 : Step3 = VDD x 32/44 Step\n4 : Step4 = VDD x 32/43 Step\n5 : Step5 = VDD x 32/42 Step\n6 : Step6 = VDD x 32/41 Step\n7 : Step7 = VDD x 32/40 Step\n8 : Step8 = VDD x 32/39 Step\n9 : Step9 = VDD x 32/38 Step\n10 : Step10 = VDD x 32/37 Step\n11 : Step11 = VDD x 32/36 Step\n12 : Step12 = VDD x 32/35 Step\n13 : Step13 = VDD x 32/34 Step\n14 : Step14 = VDD x 32/33 Step\n15 : Step15 = VDD x 32/32 Step </i>
//    <combo> 
//      <loc> ( (unsigned int) LCD_BCCR ) </loc>
//      <o.3..0> VLCD
//        <0=> 0: Step0 = VDD x 32/47 Step
//        <1=> 1: Step1 = VDD x 32/46 Step
//        <2=> 2: Step2 = VDD x 32/45 Step
//        <3=> 3: Step3 = VDD x 32/44 Step
//        <4=> 4: Step4 = VDD x 32/43 Step
//        <5=> 5: Step5 = VDD x 32/42 Step
//        <6=> 6: Step6 = VDD x 32/41 Step
//        <7=> 7: Step7 = VDD x 32/40 Step
//        <8=> 8: Step8 = VDD x 32/39 Step
//        <9=> 9: Step9 = VDD x 32/38 Step
//        <10=> 10: Step10 = VDD x 32/37 Step
//        <11=> 11: Step11 = VDD x 32/36 Step
//        <12=> 12: Step12 = VDD x 32/35 Step
//        <13=> 13: Step13 = VDD x 32/34 Step
//        <14=> 14: Step14 = VDD x 32/33 Step
//        <15=> 15: Step15 = VDD x 32/32 Step
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: LCD_BCCR  ------------------------------------
// SVD Line: 23119

//  <rtree> SFDITEM_REG__LCD_BCCR
//    <name> BCCR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005004) LCD Automatic Bias and Contrast Control Register </i>
//    <loc> ( (unsigned int)((LCD_BCCR >> 0) & 0xFFFFFFFF), ((LCD_BCCR = (LCD_BCCR & ~(0x172FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x172F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__LCD_BCCR_LCDABC </item>
//    <item> SFDITEM_FIELD__LCD_BCCR_BMSEL </item>
//    <item> SFDITEM_FIELD__LCD_BCCR_LCTEN </item>
//    <item> SFDITEM_FIELD__LCD_BCCR_VLCD </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: LCD_DR0  ---------------------------------
// SVD Line: 23302

unsigned char LCD_DR0 __AT (0x40005010);



// ---------------------------------  Register Item: LCD_DR0  -------------------------------------
// SVD Line: 23302

//  <item> SFDITEM_REG__LCD_DR0
//    <name> DR0 </name>
//    <i> [Bits 7..0] RW (@ 0x40005010) LCD Display Data Register 0 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR0 >> 0) & 0xFFFFFFFF), ((LCD_DR0 = (LCD_DR0 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR1  ---------------------------------
// SVD Line: 23310

unsigned char LCD_DR1 __AT (0x40005011);



// ---------------------------------  Register Item: LCD_DR1  -------------------------------------
// SVD Line: 23310

//  <item> SFDITEM_REG__LCD_DR1
//    <name> DR1 </name>
//    <i> [Bits 7..0] RW (@ 0x40005011) LCD Display Data Register 1 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR1 >> 0) & 0xFFFFFFFF), ((LCD_DR1 = (LCD_DR1 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR2  ---------------------------------
// SVD Line: 23318

unsigned char LCD_DR2 __AT (0x40005012);



// ---------------------------------  Register Item: LCD_DR2  -------------------------------------
// SVD Line: 23318

//  <item> SFDITEM_REG__LCD_DR2
//    <name> DR2 </name>
//    <i> [Bits 7..0] RW (@ 0x40005012) LCD Display Data Register 2 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR2 >> 0) & 0xFFFFFFFF), ((LCD_DR2 = (LCD_DR2 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR3  ---------------------------------
// SVD Line: 23326

unsigned char LCD_DR3 __AT (0x40005013);



// ---------------------------------  Register Item: LCD_DR3  -------------------------------------
// SVD Line: 23326

//  <item> SFDITEM_REG__LCD_DR3
//    <name> DR3 </name>
//    <i> [Bits 7..0] RW (@ 0x40005013) LCD Display Data Register 3 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR3 >> 0) & 0xFFFFFFFF), ((LCD_DR3 = (LCD_DR3 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR4  ---------------------------------
// SVD Line: 23334

unsigned char LCD_DR4 __AT (0x40005014);



// ---------------------------------  Register Item: LCD_DR4  -------------------------------------
// SVD Line: 23334

//  <item> SFDITEM_REG__LCD_DR4
//    <name> DR4 </name>
//    <i> [Bits 7..0] RW (@ 0x40005014) LCD Display Data Register 4 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR4 >> 0) & 0xFFFFFFFF), ((LCD_DR4 = (LCD_DR4 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR5  ---------------------------------
// SVD Line: 23342

unsigned char LCD_DR5 __AT (0x40005015);



// ---------------------------------  Register Item: LCD_DR5  -------------------------------------
// SVD Line: 23342

//  <item> SFDITEM_REG__LCD_DR5
//    <name> DR5 </name>
//    <i> [Bits 7..0] RW (@ 0x40005015) LCD Display Data Register 5 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR5 >> 0) & 0xFFFFFFFF), ((LCD_DR5 = (LCD_DR5 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR6  ---------------------------------
// SVD Line: 23350

unsigned char LCD_DR6 __AT (0x40005016);



// ---------------------------------  Register Item: LCD_DR6  -------------------------------------
// SVD Line: 23350

//  <item> SFDITEM_REG__LCD_DR6
//    <name> DR6 </name>
//    <i> [Bits 7..0] RW (@ 0x40005016) LCD Display Data Register 6 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR6 >> 0) & 0xFFFFFFFF), ((LCD_DR6 = (LCD_DR6 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR7  ---------------------------------
// SVD Line: 23358

unsigned char LCD_DR7 __AT (0x40005017);



// ---------------------------------  Register Item: LCD_DR7  -------------------------------------
// SVD Line: 23358

//  <item> SFDITEM_REG__LCD_DR7
//    <name> DR7 </name>
//    <i> [Bits 7..0] RW (@ 0x40005017) LCD Display Data Register 7 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR7 >> 0) & 0xFFFFFFFF), ((LCD_DR7 = (LCD_DR7 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR8  ---------------------------------
// SVD Line: 23366

unsigned char LCD_DR8 __AT (0x40005018);



// ---------------------------------  Register Item: LCD_DR8  -------------------------------------
// SVD Line: 23366

//  <item> SFDITEM_REG__LCD_DR8
//    <name> DR8 </name>
//    <i> [Bits 7..0] RW (@ 0x40005018) LCD Display Data Register 8 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR8 >> 0) & 0xFFFFFFFF), ((LCD_DR8 = (LCD_DR8 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR9  ---------------------------------
// SVD Line: 23374

unsigned char LCD_DR9 __AT (0x40005019);



// ---------------------------------  Register Item: LCD_DR9  -------------------------------------
// SVD Line: 23374

//  <item> SFDITEM_REG__LCD_DR9
//    <name> DR9 </name>
//    <i> [Bits 7..0] RW (@ 0x40005019) LCD Display Data Register 9 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR9 >> 0) & 0xFFFFFFFF), ((LCD_DR9 = (LCD_DR9 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR10  --------------------------------
// SVD Line: 23382

unsigned char LCD_DR10 __AT (0x4000501A);



// ---------------------------------  Register Item: LCD_DR10  ------------------------------------
// SVD Line: 23382

//  <item> SFDITEM_REG__LCD_DR10
//    <name> DR10 </name>
//    <i> [Bits 7..0] RW (@ 0x4000501A) LCD Display Data Register 10 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR10 >> 0) & 0xFFFFFFFF), ((LCD_DR10 = (LCD_DR10 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR11  --------------------------------
// SVD Line: 23390

unsigned char LCD_DR11 __AT (0x4000501B);



// ---------------------------------  Register Item: LCD_DR11  ------------------------------------
// SVD Line: 23390

//  <item> SFDITEM_REG__LCD_DR11
//    <name> DR11 </name>
//    <i> [Bits 7..0] RW (@ 0x4000501B) LCD Display Data Register 11 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR11 >> 0) & 0xFFFFFFFF), ((LCD_DR11 = (LCD_DR11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR12  --------------------------------
// SVD Line: 23398

unsigned char LCD_DR12 __AT (0x4000501C);



// ---------------------------------  Register Item: LCD_DR12  ------------------------------------
// SVD Line: 23398

//  <item> SFDITEM_REG__LCD_DR12
//    <name> DR12 </name>
//    <i> [Bits 7..0] RW (@ 0x4000501C) LCD Display Data Register 12 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR12 >> 0) & 0xFFFFFFFF), ((LCD_DR12 = (LCD_DR12 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR13  --------------------------------
// SVD Line: 23406

unsigned char LCD_DR13 __AT (0x4000501D);



// ---------------------------------  Register Item: LCD_DR13  ------------------------------------
// SVD Line: 23406

//  <item> SFDITEM_REG__LCD_DR13
//    <name> DR13 </name>
//    <i> [Bits 7..0] RW (@ 0x4000501D) LCD Display Data Register 13 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR13 >> 0) & 0xFFFFFFFF), ((LCD_DR13 = (LCD_DR13 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR14  --------------------------------
// SVD Line: 23414

unsigned char LCD_DR14 __AT (0x4000501E);



// ---------------------------------  Register Item: LCD_DR14  ------------------------------------
// SVD Line: 23414

//  <item> SFDITEM_REG__LCD_DR14
//    <name> DR14 </name>
//    <i> [Bits 7..0] RW (@ 0x4000501E) LCD Display Data Register 14 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR14 >> 0) & 0xFFFFFFFF), ((LCD_DR14 = (LCD_DR14 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR15  --------------------------------
// SVD Line: 23422

unsigned char LCD_DR15 __AT (0x4000501F);



// ---------------------------------  Register Item: LCD_DR15  ------------------------------------
// SVD Line: 23422

//  <item> SFDITEM_REG__LCD_DR15
//    <name> DR15 </name>
//    <i> [Bits 7..0] RW (@ 0x4000501F) LCD Display Data Register 15 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR15 >> 0) & 0xFFFFFFFF), ((LCD_DR15 = (LCD_DR15 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR16  --------------------------------
// SVD Line: 23430

unsigned char LCD_DR16 __AT (0x40005020);



// ---------------------------------  Register Item: LCD_DR16  ------------------------------------
// SVD Line: 23430

//  <item> SFDITEM_REG__LCD_DR16
//    <name> DR16 </name>
//    <i> [Bits 7..0] RW (@ 0x40005020) LCD Display Data Register 16 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR16 >> 0) & 0xFFFFFFFF), ((LCD_DR16 = (LCD_DR16 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR17  --------------------------------
// SVD Line: 23438

unsigned char LCD_DR17 __AT (0x40005021);



// ---------------------------------  Register Item: LCD_DR17  ------------------------------------
// SVD Line: 23438

//  <item> SFDITEM_REG__LCD_DR17
//    <name> DR17 </name>
//    <i> [Bits 7..0] RW (@ 0x40005021) LCD Display Data Register 17 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR17 >> 0) & 0xFFFFFFFF), ((LCD_DR17 = (LCD_DR17 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR18  --------------------------------
// SVD Line: 23446

unsigned char LCD_DR18 __AT (0x40005022);



// ---------------------------------  Register Item: LCD_DR18  ------------------------------------
// SVD Line: 23446

//  <item> SFDITEM_REG__LCD_DR18
//    <name> DR18 </name>
//    <i> [Bits 7..0] RW (@ 0x40005022) LCD Display Data Register 18 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR18 >> 0) & 0xFFFFFFFF), ((LCD_DR18 = (LCD_DR18 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR19  --------------------------------
// SVD Line: 23454

unsigned char LCD_DR19 __AT (0x40005023);



// ---------------------------------  Register Item: LCD_DR19  ------------------------------------
// SVD Line: 23454

//  <item> SFDITEM_REG__LCD_DR19
//    <name> DR19 </name>
//    <i> [Bits 7..0] RW (@ 0x40005023) LCD Display Data Register 19 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR19 >> 0) & 0xFFFFFFFF), ((LCD_DR19 = (LCD_DR19 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR20  --------------------------------
// SVD Line: 23462

unsigned char LCD_DR20 __AT (0x40005024);



// ---------------------------------  Register Item: LCD_DR20  ------------------------------------
// SVD Line: 23462

//  <item> SFDITEM_REG__LCD_DR20
//    <name> DR20 </name>
//    <i> [Bits 7..0] RW (@ 0x40005024) LCD Display Data Register 20 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR20 >> 0) & 0xFFFFFFFF), ((LCD_DR20 = (LCD_DR20 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR21  --------------------------------
// SVD Line: 23470

unsigned char LCD_DR21 __AT (0x40005025);



// ---------------------------------  Register Item: LCD_DR21  ------------------------------------
// SVD Line: 23470

//  <item> SFDITEM_REG__LCD_DR21
//    <name> DR21 </name>
//    <i> [Bits 7..0] RW (@ 0x40005025) LCD Display Data Register 21 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR21 >> 0) & 0xFFFFFFFF), ((LCD_DR21 = (LCD_DR21 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR22  --------------------------------
// SVD Line: 23478

unsigned char LCD_DR22 __AT (0x40005026);



// ---------------------------------  Register Item: LCD_DR22  ------------------------------------
// SVD Line: 23478

//  <item> SFDITEM_REG__LCD_DR22
//    <name> DR22 </name>
//    <i> [Bits 7..0] RW (@ 0x40005026) LCD Display Data Register 22 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR22 >> 0) & 0xFFFFFFFF), ((LCD_DR22 = (LCD_DR22 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR23  --------------------------------
// SVD Line: 23486

unsigned char LCD_DR23 __AT (0x40005027);



// ---------------------------------  Register Item: LCD_DR23  ------------------------------------
// SVD Line: 23486

//  <item> SFDITEM_REG__LCD_DR23
//    <name> DR23 </name>
//    <i> [Bits 7..0] RW (@ 0x40005027) LCD Display Data Register 23 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR23 >> 0) & 0xFFFFFFFF), ((LCD_DR23 = (LCD_DR23 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR24  --------------------------------
// SVD Line: 23494

unsigned char LCD_DR24 __AT (0x40005028);



// ---------------------------------  Register Item: LCD_DR24  ------------------------------------
// SVD Line: 23494

//  <item> SFDITEM_REG__LCD_DR24
//    <name> DR24 </name>
//    <i> [Bits 7..0] RW (@ 0x40005028) LCD Display Data Register 24 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR24 >> 0) & 0xFFFFFFFF), ((LCD_DR24 = (LCD_DR24 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR25  --------------------------------
// SVD Line: 23502

unsigned char LCD_DR25 __AT (0x40005029);



// ---------------------------------  Register Item: LCD_DR25  ------------------------------------
// SVD Line: 23502

//  <item> SFDITEM_REG__LCD_DR25
//    <name> DR25 </name>
//    <i> [Bits 7..0] RW (@ 0x40005029) LCD Display Data Register 25 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR25 >> 0) & 0xFFFFFFFF), ((LCD_DR25 = (LCD_DR25 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR26  --------------------------------
// SVD Line: 23510

unsigned char LCD_DR26 __AT (0x4000502A);



// ---------------------------------  Register Item: LCD_DR26  ------------------------------------
// SVD Line: 23510

//  <item> SFDITEM_REG__LCD_DR26
//    <name> DR26 </name>
//    <i> [Bits 7..0] RW (@ 0x4000502A) LCD Display Data Register 26 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR26 >> 0) & 0xFFFFFFFF), ((LCD_DR26 = (LCD_DR26 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR27  --------------------------------
// SVD Line: 23518

unsigned char LCD_DR27 __AT (0x4000502B);



// ---------------------------------  Register Item: LCD_DR27  ------------------------------------
// SVD Line: 23518

//  <item> SFDITEM_REG__LCD_DR27
//    <name> DR27 </name>
//    <i> [Bits 7..0] RW (@ 0x4000502B) LCD Display Data Register 27 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR27 >> 0) & 0xFFFFFFFF), ((LCD_DR27 = (LCD_DR27 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR28  --------------------------------
// SVD Line: 23526

unsigned char LCD_DR28 __AT (0x4000502C);



// ---------------------------------  Register Item: LCD_DR28  ------------------------------------
// SVD Line: 23526

//  <item> SFDITEM_REG__LCD_DR28
//    <name> DR28 </name>
//    <i> [Bits 7..0] RW (@ 0x4000502C) LCD Display Data Register 28 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR28 >> 0) & 0xFFFFFFFF), ((LCD_DR28 = (LCD_DR28 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR29  --------------------------------
// SVD Line: 23534

unsigned char LCD_DR29 __AT (0x4000502D);



// ---------------------------------  Register Item: LCD_DR29  ------------------------------------
// SVD Line: 23534

//  <item> SFDITEM_REG__LCD_DR29
//    <name> DR29 </name>
//    <i> [Bits 7..0] RW (@ 0x4000502D) LCD Display Data Register 29 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR29 >> 0) & 0xFFFFFFFF), ((LCD_DR29 = (LCD_DR29 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR30  --------------------------------
// SVD Line: 23542

unsigned char LCD_DR30 __AT (0x4000502E);



// ---------------------------------  Register Item: LCD_DR30  ------------------------------------
// SVD Line: 23542

//  <item> SFDITEM_REG__LCD_DR30
//    <name> DR30 </name>
//    <i> [Bits 7..0] RW (@ 0x4000502E) LCD Display Data Register 30 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR30 >> 0) & 0xFFFFFFFF), ((LCD_DR30 = (LCD_DR30 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR31  --------------------------------
// SVD Line: 23550

unsigned char LCD_DR31 __AT (0x4000502F);



// ---------------------------------  Register Item: LCD_DR31  ------------------------------------
// SVD Line: 23550

//  <item> SFDITEM_REG__LCD_DR31
//    <name> DR31 </name>
//    <i> [Bits 7..0] RW (@ 0x4000502F) LCD Display Data Register 31 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR31 >> 0) & 0xFFFFFFFF), ((LCD_DR31 = (LCD_DR31 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Register Item Address: LCD_DR32  --------------------------------
// SVD Line: 23558

unsigned char LCD_DR32 __AT (0x40005030);



// ---------------------------------  Register Item: LCD_DR32  ------------------------------------
// SVD Line: 23558

//  <item> SFDITEM_REG__LCD_DR32
//    <name> DR32 </name>
//    <i> [Bits 7..0] RW (@ 0x40005030) LCD Display Data Register 32 </i>
//    <edit> 
//      <loc> ( (unsigned char)((LCD_DR32 >> 0) & 0xFFFFFFFF), ((LCD_DR32 = (LCD_DR32 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u8:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------------  Peripheral View: LCD  --------------------------------------
// SVD Line: 22982

//  <view> LCD
//    <name> LCD </name>
//    <item> SFDITEM_REG__LCD_CR </item>
//    <item> SFDITEM_REG__LCD_BCCR </item>
//    <item> SFDITEM_REG__LCD_DR0 </item>
//    <item> SFDITEM_REG__LCD_DR1 </item>
//    <item> SFDITEM_REG__LCD_DR2 </item>
//    <item> SFDITEM_REG__LCD_DR3 </item>
//    <item> SFDITEM_REG__LCD_DR4 </item>
//    <item> SFDITEM_REG__LCD_DR5 </item>
//    <item> SFDITEM_REG__LCD_DR6 </item>
//    <item> SFDITEM_REG__LCD_DR7 </item>
//    <item> SFDITEM_REG__LCD_DR8 </item>
//    <item> SFDITEM_REG__LCD_DR9 </item>
//    <item> SFDITEM_REG__LCD_DR10 </item>
//    <item> SFDITEM_REG__LCD_DR11 </item>
//    <item> SFDITEM_REG__LCD_DR12 </item>
//    <item> SFDITEM_REG__LCD_DR13 </item>
//    <item> SFDITEM_REG__LCD_DR14 </item>
//    <item> SFDITEM_REG__LCD_DR15 </item>
//    <item> SFDITEM_REG__LCD_DR16 </item>
//    <item> SFDITEM_REG__LCD_DR17 </item>
//    <item> SFDITEM_REG__LCD_DR18 </item>
//    <item> SFDITEM_REG__LCD_DR19 </item>
//    <item> SFDITEM_REG__LCD_DR20 </item>
//    <item> SFDITEM_REG__LCD_DR21 </item>
//    <item> SFDITEM_REG__LCD_DR22 </item>
//    <item> SFDITEM_REG__LCD_DR23 </item>
//    <item> SFDITEM_REG__LCD_DR24 </item>
//    <item> SFDITEM_REG__LCD_DR25 </item>
//    <item> SFDITEM_REG__LCD_DR26 </item>
//    <item> SFDITEM_REG__LCD_DR27 </item>
//    <item> SFDITEM_REG__LCD_DR28 </item>
//    <item> SFDITEM_REG__LCD_DR29 </item>
//    <item> SFDITEM_REG__LCD_DR30 </item>
//    <item> SFDITEM_REG__LCD_DR31 </item>
//    <item> SFDITEM_REG__LCD_DR32 </item>
//  </view>
//  


// ------------------------------  Register Item Address: CRC_CR  ---------------------------------
// SVD Line: 23582

unsigned int CRC_CR __AT (0x30001000);



// --------------------------------  Field Item: CRC_CR_INSIZE  -----------------------------------
// SVD Line: 23591

//  <item> SFDITEM_FIELD__CRC_CR_INSIZE
//    <name> INSIZE </name>
//    <rw> 
//    <i> [Bits 15..14] RW (@ 0x30001000) \nInput Data Size Selection\n0 : 32Bit = 32-bit is the input data size\n1 : 16Bit = 16-bit is the input data size\n2 : 8Bit = 8-bit is the input data size.\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) CRC_CR ) </loc>
//      <o.15..14> INSIZE
//        <0=> 0: 32Bit = 32-bit is the input data size
//        <1=> 1: 16Bit = 16-bit is the input data size
//        <2=> 2: 8Bit = 8-bit is the input data size.
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: CRC_CR_INCOMP  -----------------------------------
// SVD Line: 23614

//  <item> SFDITEM_FIELD__CRC_CR_INCOMP
//    <name> INCOMP </name>
//    <rw> 
//    <i> [Bit 10] RW (@ 0x30001000) \nInput Data Complement\n0 : Disable = No effect.\n1 : Enable = 1's complement of input data </i>
//    <combo> 
//      <loc> ( (unsigned int) CRC_CR ) </loc>
//      <o.10..10> INCOMP
//        <0=> 0: Disable = No effect.
//        <1=> 1: Enable = 1's complement of input data
//    </combo>
//  </item>
//  


// ---------------------------------  Field Item: CRC_CR_MODS  ------------------------------------
// SVD Line: 23632

//  <item> SFDITEM_FIELD__CRC_CR_MODS
//    <name> MODS </name>
//    <rw> 
//    <i> [Bit 7] RW (@ 0x30001000) \nUser/Auto Mode Selection\n0 : UserMode = User Mode (Calculate every data written to the CRC_IN register)\n1 : AutoMode = Auto Mode (Calculate till CRC_SADR == CRC_EADR) </i>
//    <combo> 
//      <loc> ( (unsigned int) CRC_CR ) </loc>
//      <o.7..7> MODS
//        <0=> 0: UserMode = User Mode (Calculate every data written to the CRC_IN register)
//        <1=> 1: AutoMode = Auto Mode (Calculate till CRC_SADR == CRC_EADR)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: CRC_CR_RLTCLR  -----------------------------------
// SVD Line: 23650

//  <item> SFDITEM_FIELD__CRC_CR_RLTCLR
//    <name> RLTCLR </name>
//    <rw> 
//    <i> [Bit 6] RW (@ 0x30001000) \nCRC/Checksum Result Data Register (CRC_RLT) Initialization\n0 : NoEffect = No effect.\n1 : Init = Initialize the CRC_RLT register with the value of CRC_INIT. (This bit is automatically cleared to '0' after operation.) </i>
//    <combo> 
//      <loc> ( (unsigned int) CRC_CR ) </loc>
//      <o.6..6> RLTCLR
//        <0=> 0: NoEffect = No effect.
//        <1=> 1: Init = Initialize the CRC_RLT register with the value of CRC_INIT. (This bit is automatically cleared to '0' after operation.)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: CRC_CR_MDSEL  ------------------------------------
// SVD Line: 23668

//  <item> SFDITEM_FIELD__CRC_CR_MDSEL
//    <name> MDSEL </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x30001000) \nCRC/Checksum Selection\n0 : CRC = Select CRC.\n1 : Checksum = Select Checksum. </i>
//    <combo> 
//      <loc> ( (unsigned int) CRC_CR ) </loc>
//      <o.5..5> MDSEL
//        <0=> 0: CRC = Select CRC.
//        <1=> 1: Checksum = Select Checksum.
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: CRC_CR_POLYS  ------------------------------------
// SVD Line: 23686

//  <item> SFDITEM_FIELD__CRC_CR_POLYS
//    <name> POLYS </name>
//    <rw> 
//    <i> [Bits 4..3] RW (@ 0x30001000) \nPolynomial Selection (CRC only)\n0 : CRC16_CCITT = CRC16-CCITT (G1(x) = x16 + x12 + x5 + 1)\n1 : CRC16 = CRC16 (G2(x) = x16 + x15 + x2 + 1)\n2 : CRC8 = CRC8 (G3(x) = x8 + x2 + x + 1)\n3 : CRC32 = CRC32 (G4(x) = x32 + x26 + x23 + x22 + x16 + x12 + x11 + x10 +x8 + x7 + x5 + x4 + x2 + x + 1) </i>
//    <combo> 
//      <loc> ( (unsigned int) CRC_CR ) </loc>
//      <o.4..3> POLYS
//        <0=> 0: CRC16_CCITT = CRC16-CCITT (G1(x) = x16 + x12 + x5 + 1)
//        <1=> 1: CRC16 = CRC16 (G2(x) = x16 + x15 + x2 + 1)
//        <2=> 2: CRC8 = CRC8 (G3(x) = x8 + x2 + x + 1)
//        <3=> 3: CRC32 = CRC32 (G4(x) = x32 + x26 + x23 + x22 + x16 + x12 + x11 + x10 +x8 + x7 + x5 + x4 + x2 + x + 1)
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: CRC_CR_SARINC  -----------------------------------
// SVD Line: 23714

//  <item> SFDITEM_FIELD__CRC_CR_SARINC
//    <name> SARINC </name>
//    <rw> 
//    <i> [Bit 2] RW (@ 0x30001000) \nCRC/Checksum Start Address Auto Increment Control (User mode only)\n0 : Disable = No effect.\n1 : Enable = The CRC/Checksum start address register is incremented as the selected input size every writing to the CRC_IN register. </i>
//    <combo> 
//      <loc> ( (unsigned int) CRC_CR ) </loc>
//      <o.2..2> SARINC
//        <0=> 0: Disable = No effect.
//        <1=> 1: Enable = The CRC/Checksum start address register is incremented as the selected input size every writing to the CRC_IN register.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: CRC_CR_FIRSTBS  -----------------------------------
// SVD Line: 23732

//  <item> SFDITEM_FIELD__CRC_CR_FIRSTBS
//    <name> FIRSTBS </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x30001000) \nFirst Shifted-in Selection (CRC only)\n0 : msbFirst = msb first\n1 : lsbFirst = lsb first </i>
//    <combo> 
//      <loc> ( (unsigned int) CRC_CR ) </loc>
//      <o.1..1> FIRSTBS
//        <0=> 0: msbFirst = msb first
//        <1=> 1: lsbFirst = lsb first
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: CRC_CR_CRCRUN  -----------------------------------
// SVD Line: 23750

//  <item> SFDITEM_FIELD__CRC_CR_CRCRUN
//    <name> CRCRUN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x30001000) \nCRC/Checksum Start/Stop Control\n0 : Stop = Not busy. The CRC operation can be finished by writing '0' to this bit while running.\n1 : Start = Start CRC operation. This bit is automatically cleared to '0' when the value of CRC_SADR register reaches the value of CRC_EADR register. </i>
//    <combo> 
//      <loc> ( (unsigned int) CRC_CR ) </loc>
//      <o.0..0> CRCRUN
//        <0=> 0: Stop = Not busy. The CRC operation can be finished by writing '0' to this bit while running.
//        <1=> 1: Start = Start CRC operation. This bit is automatically cleared to '0' when the value of CRC_SADR register reaches the value of CRC_EADR register.
//    </combo>
//  </item>
//  


// ---------------------------------  Register RTree: CRC_CR  -------------------------------------
// SVD Line: 23582

//  <rtree> SFDITEM_REG__CRC_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30001000) CRC/Checksum Control Register </i>
//    <loc> ( (unsigned int)((CRC_CR >> 0) & 0xFFFFFFFF), ((CRC_CR = (CRC_CR & ~(0xC4FFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xC4FF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRC_CR_INSIZE </item>
//    <item> SFDITEM_FIELD__CRC_CR_INCOMP </item>
//    <item> SFDITEM_FIELD__CRC_CR_MODS </item>
//    <item> SFDITEM_FIELD__CRC_CR_RLTCLR </item>
//    <item> SFDITEM_FIELD__CRC_CR_MDSEL </item>
//    <item> SFDITEM_FIELD__CRC_CR_POLYS </item>
//    <item> SFDITEM_FIELD__CRC_CR_SARINC </item>
//    <item> SFDITEM_FIELD__CRC_CR_FIRSTBS </item>
//    <item> SFDITEM_FIELD__CRC_CR_CRCRUN </item>
//  </rtree>
//  


// ------------------------------  Register Item Address: CRC_IN  ---------------------------------
// SVD Line: 23770

unsigned int CRC_IN __AT (0x30001004);



// --------------------------------  Field Item: CRC_IN_INDATA  -----------------------------------
// SVD Line: 23779

//  <item> SFDITEM_FIELD__CRC_IN_INDATA
//    <name> INDATA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30001004) CRC Input Data </i>
//    <edit> 
//      <loc> ( (unsigned int)((CRC_IN >> 0) & 0xFFFFFFFF), ((CRC_IN = (CRC_IN & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: CRC_IN  -------------------------------------
// SVD Line: 23770

//  <rtree> SFDITEM_REG__CRC_IN
//    <name> IN </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30001004) CRC/Checksum Input Data Register </i>
//    <loc> ( (unsigned int)((CRC_IN >> 0) & 0xFFFFFFFF), ((CRC_IN = (CRC_IN & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRC_IN_INDATA </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: CRC_RLT  ---------------------------------
// SVD Line: 23787

unsigned int CRC_RLT __AT (0x30001008);



// -------------------------------  Field Item: CRC_RLT_RLTDATA  ----------------------------------
// SVD Line: 23796

//  <item> SFDITEM_FIELD__CRC_RLT_RLTDATA
//    <name> RLTDATA </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x30001008) CRC Result Data </i>
//    <edit> 
//      <loc> ( (unsigned int)((CRC_RLT >> 0) & 0xFFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------------  Register RTree: CRC_RLT  ------------------------------------
// SVD Line: 23787

//  <rtree> SFDITEM_REG__CRC_RLT
//    <name> RLT </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x30001008) CRC/Checksum Result Data Register </i>
//    <loc> ( (unsigned int)((CRC_RLT >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__CRC_RLT_RLTDATA </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: CRC_INIT  --------------------------------
// SVD Line: 23804

unsigned int CRC_INIT __AT (0x3000100C);



// ------------------------------  Field Item: CRC_INIT_INIDATA  ----------------------------------
// SVD Line: 23813

//  <item> SFDITEM_FIELD__CRC_INIT_INIDATA
//    <name> INIDATA </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x3000100C) CRC Initial Data </i>
//    <edit> 
//      <loc> ( (unsigned int)((CRC_INIT >> 0) & 0xFFFFFFFF), ((CRC_INIT = (CRC_INIT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: CRC_INIT  ------------------------------------
// SVD Line: 23804

//  <rtree> SFDITEM_REG__CRC_INIT
//    <name> INIT </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x3000100C) CRC/Checksum Initial Data Register </i>
//    <loc> ( (unsigned int)((CRC_INIT >> 0) & 0xFFFFFFFF), ((CRC_INIT = (CRC_INIT & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRC_INIT_INIDATA </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: CRC_SADR  --------------------------------
// SVD Line: 23821

unsigned int CRC_SADR __AT (0x30001010);



// --------------------------------  Field Item: CRC_SADR_SADR  -----------------------------------
// SVD Line: 23830

//  <item> SFDITEM_FIELD__CRC_SADR_SADR
//    <name> SADR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30001010) CRC Start Address </i>
//    <edit> 
//      <loc> ( (unsigned int)((CRC_SADR >> 0) & 0xFFFFFFFF), ((CRC_SADR = (CRC_SADR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: CRC_SADR  ------------------------------------
// SVD Line: 23821

//  <rtree> SFDITEM_REG__CRC_SADR
//    <name> SADR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30001010) CRC/Checksum Start Address Register </i>
//    <loc> ( (unsigned int)((CRC_SADR >> 0) & 0xFFFFFFFF), ((CRC_SADR = (CRC_SADR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRC_SADR_SADR </item>
//  </rtree>
//  


// -----------------------------  Register Item Address: CRC_EADR  --------------------------------
// SVD Line: 23838

unsigned int CRC_EADR __AT (0x30001014);



// --------------------------------  Field Item: CRC_EADR_EADR  -----------------------------------
// SVD Line: 23847

//  <item> SFDITEM_FIELD__CRC_EADR_EADR
//    <name> EADR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30001014) CRC End Address </i>
//    <edit> 
//      <loc> ( (unsigned int)((CRC_EADR >> 0) & 0xFFFFFFFF), ((CRC_EADR = (CRC_EADR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: CRC_EADR  ------------------------------------
// SVD Line: 23838

//  <rtree> SFDITEM_REG__CRC_EADR
//    <name> EADR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x30001014) CRC/Checksum End Address Register </i>
//    <loc> ( (unsigned int)((CRC_EADR >> 0) & 0xFFFFFFFF), ((CRC_EADR = (CRC_EADR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__CRC_EADR_EADR </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: CRC  --------------------------------------
// SVD Line: 23568

//  <view> CRC
//    <name> CRC </name>
//    <item> SFDITEM_REG__CRC_CR </item>
//    <item> SFDITEM_REG__CRC_IN </item>
//    <item> SFDITEM_REG__CRC_RLT </item>
//    <item> SFDITEM_REG__CRC_INIT </item>
//    <item> SFDITEM_REG__CRC_SADR </item>
//    <item> SFDITEM_REG__CRC_EADR </item>
//  </view>
//  


// -----------------------------  Register Item Address: DMACn_CR  --------------------------------
// SVD Line: 23871

unsigned int DMACn_CR __AT (0x59000000);



// ------------------------------  Field Item: DMACn_CR_TRANSCNT  ---------------------------------
// SVD Line: 23880

//  <item> SFDITEM_FIELD__DMACn_CR_TRANSCNT
//    <name> TRANSCNT </name>
//    <rw> 
//    <i> [Bits 27..16] RW (@ 0x59000000) The number of times to transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMACn_CR >> 16) & 0xFFF), ((DMACn_CR = (DMACn_CR & ~(0xFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMACn_CR_ERFGSTP  ----------------------------------
// SVD Line: 23886

//  <item> SFDITEM_FIELD__DMACn_CR_ERFGSTP
//    <name> ERFGSTP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x59000000) \nError Flag Stop\n0 : Disable = Disable DMA stop function by an error of peripheral.\n1 : Enable = Enable DMA stop function by an error of peripheral. </i>
//    <combo> 
//      <loc> ( (unsigned int) DMACn_CR ) </loc>
//      <o.15..15> ERFGSTP
//        <0=> 0: Disable = Disable DMA stop function by an error of peripheral.
//        <1=> 1: Enable = Enable DMA stop function by an error of peripheral.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: DMACn_CR_PERSEL  ----------------------------------
// SVD Line: 23904

//  <item> SFDITEM_FIELD__DMACn_CR_PERSEL
//    <name> PERSEL </name>
//    <rw> 
//    <i> [Bits 12..8] RW (@ 0x59000000) \nPeripheral Selection\n0 : Idle = Channel idle\n1 : ADC = ADC Output\n2 : SPI0Rx = SPI0 Rx\n3 : SPI0Tx = SPI0 Tx\n4 : SPI1Rx = SPI1 Rx\n5 : SPI1Tx = SPI1 Tx\n6 : USART10Rx = USART10 Rx\n7 : USART10Tx = USART10 Tx\n8 : I2C0Rx = I2C0 Rx\n9 : I2C0Tx = I2C0 Tx\n10 : I2C1Rx = I2C1 Rx\n11 : I2C1Tx = I2C1 Tx\n12 : UART0Rx = UART0 Rx\n13 : UART0Tx = UART0 Tx\n14 : UART1Rx = UART1 Rx\n15 : UART1Tx = UART1 Tx\n16 : LPUARTRx = LPUART Rx\n17 : LPUARTTx = LPUART Tx\n18 : SC0Rx = SC0 Rx\n19 : SC0Tx = SC0 Tx\n20 : SC1Rx = SC1 Rx\n21 : SC1Tx = SC1 Tx\n22 : Reserved - do not use\n23 : Reserved - do not use\n24 : Reserved - do not use\n25 : Reserved - do not use\n26 : Reserved - do not use\n27 : Reserved - do not use\n28 : Reserved - do not use\n29 : Reserved - do not use\n30 : Reserved - do not use\n31 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) DMACn_CR ) </loc>
//      <o.12..8> PERSEL
//        <0=> 0: Idle = Channel idle
//        <1=> 1: ADC = ADC Output
//        <2=> 2: SPI0Rx = SPI0 Rx
//        <3=> 3: SPI0Tx = SPI0 Tx
//        <4=> 4: SPI1Rx = SPI1 Rx
//        <5=> 5: SPI1Tx = SPI1 Tx
//        <6=> 6: USART10Rx = USART10 Rx
//        <7=> 7: USART10Tx = USART10 Tx
//        <8=> 8: I2C0Rx = I2C0 Rx
//        <9=> 9: I2C0Tx = I2C0 Tx
//        <10=> 10: I2C1Rx = I2C1 Rx
//        <11=> 11: I2C1Tx = I2C1 Tx
//        <12=> 12: UART0Rx = UART0 Rx
//        <13=> 13: UART0Tx = UART0 Tx
//        <14=> 14: UART1Rx = UART1 Rx
//        <15=> 15: UART1Tx = UART1 Tx
//        <16=> 16: LPUARTRx = LPUART Rx
//        <17=> 17: LPUARTTx = LPUART Tx
//        <18=> 18: SC0Rx = SC0 Rx
//        <19=> 19: SC0Tx = SC0 Tx
//        <20=> 20: SC1Rx = SC1 Rx
//        <21=> 21: SC1Tx = SC1 Tx
//        <22=> 22: 
//        <23=> 23: 
//        <24=> 24: 
//        <25=> 25: 
//        <26=> 26: 
//        <27=> 27: 
//        <28=> 28: 
//        <29=> 29: 
//        <30=> 30: 
//        <31=> 31: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: DMACn_CR_SIZE  -----------------------------------
// SVD Line: 24022

//  <item> SFDITEM_FIELD__DMACn_CR_SIZE
//    <name> SIZE </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x59000000) \nTransfer Size Selection\n0 : 8bit = 8 bits\n1 : 16bit = 16 bits\n2 : 32bit = 32 bits\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) DMACn_CR ) </loc>
//      <o.3..2> SIZE
//        <0=> 0: 8bit = 8 bits
//        <1=> 1: 16bit = 16 bits
//        <2=> 2: 32bit = 32 bits
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: DMACn_CR_DIR  ------------------------------------
// SVD Line: 24045

//  <item> SFDITEM_FIELD__DMACn_CR_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x59000000) \nTransfer Direction\n0 : MemToPeri = Transfer is from memory to peripheral.\n1 : PeriToMem = Transfer is from peripheral to memory. </i>
//    <combo> 
//      <loc> ( (unsigned int) DMACn_CR ) </loc>
//      <o.1..1> DIR
//        <0=> 0: MemToPeri = Transfer is from memory to peripheral.
//        <1=> 1: PeriToMem = Transfer is from peripheral to memory.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: DMACn_CR_CHnEN  -----------------------------------
// SVD Line: 24063

//  <item> SFDITEM_FIELD__DMACn_CR_CHnEN
//    <name> CHnEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x59000000) \nDMA Channel Enable\n0 : Disable = Disable channel n.\n1 : Enable = Enable channel n. </i>
//    <combo> 
//      <loc> ( (unsigned int) DMACn_CR ) </loc>
//      <o.0..0> CHnEN
//        <0=> 0: Disable = Disable channel n.
//        <1=> 1: Enable = Enable channel n.
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: DMACn_CR  ------------------------------------
// SVD Line: 23871

//  <rtree> SFDITEM_REG__DMACn_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x59000000) DMA Channel n Control Register </i>
//    <loc> ( (unsigned int)((DMACn_CR >> 0) & 0xFFFFFFFF), ((DMACn_CR = (DMACn_CR & ~(0xFFF9F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF9F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMACn_CR_TRANSCNT </item>
//    <item> SFDITEM_FIELD__DMACn_CR_ERFGSTP </item>
//    <item> SFDITEM_FIELD__DMACn_CR_PERSEL </item>
//    <item> SFDITEM_FIELD__DMACn_CR_SIZE </item>
//    <item> SFDITEM_FIELD__DMACn_CR_DIR </item>
//    <item> SFDITEM_FIELD__DMACn_CR_CHnEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMACn_IESR  -------------------------------
// SVD Line: 24083

unsigned int DMACn_IESR __AT (0x59000004);



// -----------------------------  Field Item: DMACn_IESR_TRERIENn  --------------------------------
// SVD Line: 24092

//  <item> SFDITEM_FIELD__DMACn_IESR_TRERIENn
//    <name> TRERIENn </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x59000004) \nTransfer Error Interrupt Enable\n0 : Disable = Disable transfer error interrupt.\n1 : Enable = Enable transfer error interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) DMACn_IESR ) </loc>
//      <o.5..5> TRERIENn
//        <0=> 0: Disable = Disable transfer error interrupt.
//        <1=> 1: Enable = Enable transfer error interrupt.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: DMACn_IESR_TRCIENn  ---------------------------------
// SVD Line: 24110

//  <item> SFDITEM_FIELD__DMACn_IESR_TRCIENn
//    <name> TRCIENn </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x59000004) \nTransfer Complete Interrupt Enable\n0 : Disable = Disable transfer complete interrupt.\n1 : Enable = Enable transfer complete interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) DMACn_IESR ) </loc>
//      <o.4..4> TRCIENn
//        <0=> 0: Disable = Disable transfer complete interrupt.
//        <1=> 1: Enable = Enable transfer complete interrupt.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: DMACn_IESR_TRERIFGn  --------------------------------
// SVD Line: 24128

//  <item> SFDITEM_FIELD__DMACn_IESR_TRERIFGn
//    <name> TRERIFGn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x59000004) \nTransfer Error Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) DMACn_IESR ) </loc>
//      <o.1..1> TRERIFGn
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: DMACn_IESR_TRCIFGn  ---------------------------------
// SVD Line: 24146

//  <item> SFDITEM_FIELD__DMACn_IESR_TRCIFGn
//    <name> TRCIFGn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x59000004) \nTransfer Complete Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) DMACn_IESR ) </loc>
//      <o.0..0> TRCIFGn
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: DMACn_IESR  -----------------------------------
// SVD Line: 24083

//  <rtree> SFDITEM_REG__DMACn_IESR
//    <name> IESR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x59000004) DMA Channel n Interrupt Enable and Status Register </i>
//    <loc> ( (unsigned int)((DMACn_IESR >> 0) & 0xFFFFFFFF), ((DMACn_IESR = (DMACn_IESR & ~(0x33UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x33) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMACn_IESR_TRERIENn </item>
//    <item> SFDITEM_FIELD__DMACn_IESR_TRCIENn </item>
//    <item> SFDITEM_FIELD__DMACn_IESR_TRERIFGn </item>
//    <item> SFDITEM_FIELD__DMACn_IESR_TRCIFGn </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMACn_PAR  --------------------------------
// SVD Line: 24166

unsigned int DMACn_PAR __AT (0x59000008);



// -------------------------------  Field Item: DMACn_PAR_PBADR  ----------------------------------
// SVD Line: 24175

//  <item> SFDITEM_FIELD__DMACn_PAR_PBADR
//    <name> PBADR </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x59000008) Peripheral Base Address </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMACn_PAR >> 16) & 0xFFFF), ((DMACn_PAR = (DMACn_PAR & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMACn_PAR_POADR  ----------------------------------
// SVD Line: 24181

//  <item> SFDITEM_FIELD__DMACn_PAR_POADR
//    <name> POADR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x59000008) Peripheral Offset Address </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMACn_PAR >> 0) & 0xFFFF), ((DMACn_PAR = (DMACn_PAR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: DMACn_PAR  -----------------------------------
// SVD Line: 24166

//  <rtree> SFDITEM_REG__DMACn_PAR
//    <name> PAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x59000008) DMA Channel n Peripheral Address Register </i>
//    <loc> ( (unsigned int)((DMACn_PAR >> 0) & 0xFFFFFFFF), ((DMACn_PAR = (DMACn_PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMACn_PAR_PBADR </item>
//    <item> SFDITEM_FIELD__DMACn_PAR_POADR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMACn_MAR  --------------------------------
// SVD Line: 24189

unsigned int DMACn_MAR __AT (0x5900000C);



// --------------------------------  Field Item: DMACn_MAR_MAR  -----------------------------------
// SVD Line: 24198

//  <item> SFDITEM_FIELD__DMACn_MAR_MAR
//    <name> MAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x5900000C) Memory Address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMACn_MAR >> 0) & 0xFFFFFFFF), ((DMACn_MAR = (DMACn_MAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: DMACn_MAR  -----------------------------------
// SVD Line: 24189

//  <rtree> SFDITEM_REG__DMACn_MAR
//    <name> MAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x5900000C) DMA Channel n Memory Address Register </i>
//    <loc> ( (unsigned int)((DMACn_MAR >> 0) & 0xFFFFFFFF), ((DMACn_MAR = (DMACn_MAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMACn_MAR_MAR </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: DMACn  -------------------------------------
// SVD Line: 23857

//  <view> DMACn
//    <name> DMACn </name>
//    <item> SFDITEM_REG__DMACn_CR </item>
//    <item> SFDITEM_REG__DMACn_IESR </item>
//    <item> SFDITEM_REG__DMACn_PAR </item>
//    <item> SFDITEM_REG__DMACn_MAR </item>
//  </view>
//  


// -----------------------------  Register Item Address: DMAC0_CR  --------------------------------
// SVD Line: 23871

unsigned int DMAC0_CR __AT (0x40005D00);



// ------------------------------  Field Item: DMAC0_CR_TRANSCNT  ---------------------------------
// SVD Line: 23880

//  <item> SFDITEM_FIELD__DMAC0_CR_TRANSCNT
//    <name> TRANSCNT </name>
//    <rw> 
//    <i> [Bits 27..16] RW (@ 0x40005D00) The number of times to transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMAC0_CR >> 16) & 0xFFF), ((DMAC0_CR = (DMAC0_CR & ~(0xFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMAC0_CR_ERFGSTP  ----------------------------------
// SVD Line: 23886

//  <item> SFDITEM_FIELD__DMAC0_CR_ERFGSTP
//    <name> ERFGSTP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005D00) \nError Flag Stop\n0 : Disable = Disable DMA stop function by an error of peripheral.\n1 : Enable = Enable DMA stop function by an error of peripheral. </i>
//    <combo> 
//      <loc> ( (unsigned int) DMAC0_CR ) </loc>
//      <o.15..15> ERFGSTP
//        <0=> 0: Disable = Disable DMA stop function by an error of peripheral.
//        <1=> 1: Enable = Enable DMA stop function by an error of peripheral.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: DMAC0_CR_PERSEL  ----------------------------------
// SVD Line: 23904

//  <item> SFDITEM_FIELD__DMAC0_CR_PERSEL
//    <name> PERSEL </name>
//    <rw> 
//    <i> [Bits 12..8] RW (@ 0x40005D00) \nPeripheral Selection\n0 : Idle = Channel idle\n1 : ADC = ADC Output\n2 : SPI0Rx = SPI0 Rx\n3 : SPI0Tx = SPI0 Tx\n4 : SPI1Rx = SPI1 Rx\n5 : SPI1Tx = SPI1 Tx\n6 : USART10Rx = USART10 Rx\n7 : USART10Tx = USART10 Tx\n8 : I2C0Rx = I2C0 Rx\n9 : I2C0Tx = I2C0 Tx\n10 : I2C1Rx = I2C1 Rx\n11 : I2C1Tx = I2C1 Tx\n12 : UART0Rx = UART0 Rx\n13 : UART0Tx = UART0 Tx\n14 : UART1Rx = UART1 Rx\n15 : UART1Tx = UART1 Tx\n16 : LPUARTRx = LPUART Rx\n17 : LPUARTTx = LPUART Tx\n18 : SC0Rx = SC0 Rx\n19 : SC0Tx = SC0 Tx\n20 : SC1Rx = SC1 Rx\n21 : SC1Tx = SC1 Tx\n22 : Reserved - do not use\n23 : Reserved - do not use\n24 : Reserved - do not use\n25 : Reserved - do not use\n26 : Reserved - do not use\n27 : Reserved - do not use\n28 : Reserved - do not use\n29 : Reserved - do not use\n30 : Reserved - do not use\n31 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) DMAC0_CR ) </loc>
//      <o.12..8> PERSEL
//        <0=> 0: Idle = Channel idle
//        <1=> 1: ADC = ADC Output
//        <2=> 2: SPI0Rx = SPI0 Rx
//        <3=> 3: SPI0Tx = SPI0 Tx
//        <4=> 4: SPI1Rx = SPI1 Rx
//        <5=> 5: SPI1Tx = SPI1 Tx
//        <6=> 6: USART10Rx = USART10 Rx
//        <7=> 7: USART10Tx = USART10 Tx
//        <8=> 8: I2C0Rx = I2C0 Rx
//        <9=> 9: I2C0Tx = I2C0 Tx
//        <10=> 10: I2C1Rx = I2C1 Rx
//        <11=> 11: I2C1Tx = I2C1 Tx
//        <12=> 12: UART0Rx = UART0 Rx
//        <13=> 13: UART0Tx = UART0 Tx
//        <14=> 14: UART1Rx = UART1 Rx
//        <15=> 15: UART1Tx = UART1 Tx
//        <16=> 16: LPUARTRx = LPUART Rx
//        <17=> 17: LPUARTTx = LPUART Tx
//        <18=> 18: SC0Rx = SC0 Rx
//        <19=> 19: SC0Tx = SC0 Tx
//        <20=> 20: SC1Rx = SC1 Rx
//        <21=> 21: SC1Tx = SC1 Tx
//        <22=> 22: 
//        <23=> 23: 
//        <24=> 24: 
//        <25=> 25: 
//        <26=> 26: 
//        <27=> 27: 
//        <28=> 28: 
//        <29=> 29: 
//        <30=> 30: 
//        <31=> 31: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: DMAC0_CR_SIZE  -----------------------------------
// SVD Line: 24022

//  <item> SFDITEM_FIELD__DMAC0_CR_SIZE
//    <name> SIZE </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40005D00) \nTransfer Size Selection\n0 : 8bit = 8 bits\n1 : 16bit = 16 bits\n2 : 32bit = 32 bits\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) DMAC0_CR ) </loc>
//      <o.3..2> SIZE
//        <0=> 0: 8bit = 8 bits
//        <1=> 1: 16bit = 16 bits
//        <2=> 2: 32bit = 32 bits
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: DMAC0_CR_DIR  ------------------------------------
// SVD Line: 24045

//  <item> SFDITEM_FIELD__DMAC0_CR_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005D00) \nTransfer Direction\n0 : MemToPeri = Transfer is from memory to peripheral.\n1 : PeriToMem = Transfer is from peripheral to memory. </i>
//    <combo> 
//      <loc> ( (unsigned int) DMAC0_CR ) </loc>
//      <o.1..1> DIR
//        <0=> 0: MemToPeri = Transfer is from memory to peripheral.
//        <1=> 1: PeriToMem = Transfer is from peripheral to memory.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: DMAC0_CR_CHnEN  -----------------------------------
// SVD Line: 24063

//  <item> SFDITEM_FIELD__DMAC0_CR_CHnEN
//    <name> CHnEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005D00) \nDMA Channel Enable\n0 : Disable = Disable channel n.\n1 : Enable = Enable channel n. </i>
//    <combo> 
//      <loc> ( (unsigned int) DMAC0_CR ) </loc>
//      <o.0..0> CHnEN
//        <0=> 0: Disable = Disable channel n.
//        <1=> 1: Enable = Enable channel n.
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: DMAC0_CR  ------------------------------------
// SVD Line: 23871

//  <rtree> SFDITEM_REG__DMAC0_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005D00) DMA Channel n Control Register </i>
//    <loc> ( (unsigned int)((DMAC0_CR >> 0) & 0xFFFFFFFF), ((DMAC0_CR = (DMAC0_CR & ~(0xFFF9F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF9F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMAC0_CR_TRANSCNT </item>
//    <item> SFDITEM_FIELD__DMAC0_CR_ERFGSTP </item>
//    <item> SFDITEM_FIELD__DMAC0_CR_PERSEL </item>
//    <item> SFDITEM_FIELD__DMAC0_CR_SIZE </item>
//    <item> SFDITEM_FIELD__DMAC0_CR_DIR </item>
//    <item> SFDITEM_FIELD__DMAC0_CR_CHnEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMAC0_IESR  -------------------------------
// SVD Line: 24083

unsigned int DMAC0_IESR __AT (0x40005D04);



// -----------------------------  Field Item: DMAC0_IESR_TRERIENn  --------------------------------
// SVD Line: 24092

//  <item> SFDITEM_FIELD__DMAC0_IESR_TRERIENn
//    <name> TRERIENn </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40005D04) \nTransfer Error Interrupt Enable\n0 : Disable = Disable transfer error interrupt.\n1 : Enable = Enable transfer error interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) DMAC0_IESR ) </loc>
//      <o.5..5> TRERIENn
//        <0=> 0: Disable = Disable transfer error interrupt.
//        <1=> 1: Enable = Enable transfer error interrupt.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: DMAC0_IESR_TRCIENn  ---------------------------------
// SVD Line: 24110

//  <item> SFDITEM_FIELD__DMAC0_IESR_TRCIENn
//    <name> TRCIENn </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40005D04) \nTransfer Complete Interrupt Enable\n0 : Disable = Disable transfer complete interrupt.\n1 : Enable = Enable transfer complete interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) DMAC0_IESR ) </loc>
//      <o.4..4> TRCIENn
//        <0=> 0: Disable = Disable transfer complete interrupt.
//        <1=> 1: Enable = Enable transfer complete interrupt.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: DMAC0_IESR_TRERIFGn  --------------------------------
// SVD Line: 24128

//  <item> SFDITEM_FIELD__DMAC0_IESR_TRERIFGn
//    <name> TRERIFGn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005D04) \nTransfer Error Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) DMAC0_IESR ) </loc>
//      <o.1..1> TRERIFGn
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: DMAC0_IESR_TRCIFGn  ---------------------------------
// SVD Line: 24146

//  <item> SFDITEM_FIELD__DMAC0_IESR_TRCIFGn
//    <name> TRCIFGn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005D04) \nTransfer Complete Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) DMAC0_IESR ) </loc>
//      <o.0..0> TRCIFGn
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: DMAC0_IESR  -----------------------------------
// SVD Line: 24083

//  <rtree> SFDITEM_REG__DMAC0_IESR
//    <name> IESR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005D04) DMA Channel n Interrupt Enable and Status Register </i>
//    <loc> ( (unsigned int)((DMAC0_IESR >> 0) & 0xFFFFFFFF), ((DMAC0_IESR = (DMAC0_IESR & ~(0x33UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x33) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMAC0_IESR_TRERIENn </item>
//    <item> SFDITEM_FIELD__DMAC0_IESR_TRCIENn </item>
//    <item> SFDITEM_FIELD__DMAC0_IESR_TRERIFGn </item>
//    <item> SFDITEM_FIELD__DMAC0_IESR_TRCIFGn </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMAC0_PAR  --------------------------------
// SVD Line: 24166

unsigned int DMAC0_PAR __AT (0x40005D08);



// -------------------------------  Field Item: DMAC0_PAR_PBADR  ----------------------------------
// SVD Line: 24175

//  <item> SFDITEM_FIELD__DMAC0_PAR_PBADR
//    <name> PBADR </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40005D08) Peripheral Base Address </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMAC0_PAR >> 16) & 0xFFFF), ((DMAC0_PAR = (DMAC0_PAR & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMAC0_PAR_POADR  ----------------------------------
// SVD Line: 24181

//  <item> SFDITEM_FIELD__DMAC0_PAR_POADR
//    <name> POADR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40005D08) Peripheral Offset Address </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMAC0_PAR >> 0) & 0xFFFF), ((DMAC0_PAR = (DMAC0_PAR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: DMAC0_PAR  -----------------------------------
// SVD Line: 24166

//  <rtree> SFDITEM_REG__DMAC0_PAR
//    <name> PAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005D08) DMA Channel n Peripheral Address Register </i>
//    <loc> ( (unsigned int)((DMAC0_PAR >> 0) & 0xFFFFFFFF), ((DMAC0_PAR = (DMAC0_PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMAC0_PAR_PBADR </item>
//    <item> SFDITEM_FIELD__DMAC0_PAR_POADR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMAC0_MAR  --------------------------------
// SVD Line: 24189

unsigned int DMAC0_MAR __AT (0x40005D0C);



// --------------------------------  Field Item: DMAC0_MAR_MAR  -----------------------------------
// SVD Line: 24198

//  <item> SFDITEM_FIELD__DMAC0_MAR_MAR
//    <name> MAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005D0C) Memory Address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMAC0_MAR >> 0) & 0xFFFFFFFF), ((DMAC0_MAR = (DMAC0_MAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: DMAC0_MAR  -----------------------------------
// SVD Line: 24189

//  <rtree> SFDITEM_REG__DMAC0_MAR
//    <name> MAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005D0C) DMA Channel n Memory Address Register </i>
//    <loc> ( (unsigned int)((DMAC0_MAR >> 0) & 0xFFFFFFFF), ((DMAC0_MAR = (DMAC0_MAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMAC0_MAR_MAR </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: DMAC0  -------------------------------------
// SVD Line: 24208

//  <view> DMAC0
//    <name> DMAC0 </name>
//    <item> SFDITEM_REG__DMAC0_CR </item>
//    <item> SFDITEM_REG__DMAC0_IESR </item>
//    <item> SFDITEM_REG__DMAC0_PAR </item>
//    <item> SFDITEM_REG__DMAC0_MAR </item>
//  </view>
//  


// -----------------------------  Register Item Address: DMAC1_CR  --------------------------------
// SVD Line: 23871

unsigned int DMAC1_CR __AT (0x40005D20);



// ------------------------------  Field Item: DMAC1_CR_TRANSCNT  ---------------------------------
// SVD Line: 23880

//  <item> SFDITEM_FIELD__DMAC1_CR_TRANSCNT
//    <name> TRANSCNT </name>
//    <rw> 
//    <i> [Bits 27..16] RW (@ 0x40005D20) The number of times to transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMAC1_CR >> 16) & 0xFFF), ((DMAC1_CR = (DMAC1_CR & ~(0xFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMAC1_CR_ERFGSTP  ----------------------------------
// SVD Line: 23886

//  <item> SFDITEM_FIELD__DMAC1_CR_ERFGSTP
//    <name> ERFGSTP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005D20) \nError Flag Stop\n0 : Disable = Disable DMA stop function by an error of peripheral.\n1 : Enable = Enable DMA stop function by an error of peripheral. </i>
//    <combo> 
//      <loc> ( (unsigned int) DMAC1_CR ) </loc>
//      <o.15..15> ERFGSTP
//        <0=> 0: Disable = Disable DMA stop function by an error of peripheral.
//        <1=> 1: Enable = Enable DMA stop function by an error of peripheral.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: DMAC1_CR_PERSEL  ----------------------------------
// SVD Line: 23904

//  <item> SFDITEM_FIELD__DMAC1_CR_PERSEL
//    <name> PERSEL </name>
//    <rw> 
//    <i> [Bits 12..8] RW (@ 0x40005D20) \nPeripheral Selection\n0 : Idle = Channel idle\n1 : ADC = ADC Output\n2 : SPI0Rx = SPI0 Rx\n3 : SPI0Tx = SPI0 Tx\n4 : SPI1Rx = SPI1 Rx\n5 : SPI1Tx = SPI1 Tx\n6 : USART10Rx = USART10 Rx\n7 : USART10Tx = USART10 Tx\n8 : I2C0Rx = I2C0 Rx\n9 : I2C0Tx = I2C0 Tx\n10 : I2C1Rx = I2C1 Rx\n11 : I2C1Tx = I2C1 Tx\n12 : UART0Rx = UART0 Rx\n13 : UART0Tx = UART0 Tx\n14 : UART1Rx = UART1 Rx\n15 : UART1Tx = UART1 Tx\n16 : LPUARTRx = LPUART Rx\n17 : LPUARTTx = LPUART Tx\n18 : SC0Rx = SC0 Rx\n19 : SC0Tx = SC0 Tx\n20 : SC1Rx = SC1 Rx\n21 : SC1Tx = SC1 Tx\n22 : Reserved - do not use\n23 : Reserved - do not use\n24 : Reserved - do not use\n25 : Reserved - do not use\n26 : Reserved - do not use\n27 : Reserved - do not use\n28 : Reserved - do not use\n29 : Reserved - do not use\n30 : Reserved - do not use\n31 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) DMAC1_CR ) </loc>
//      <o.12..8> PERSEL
//        <0=> 0: Idle = Channel idle
//        <1=> 1: ADC = ADC Output
//        <2=> 2: SPI0Rx = SPI0 Rx
//        <3=> 3: SPI0Tx = SPI0 Tx
//        <4=> 4: SPI1Rx = SPI1 Rx
//        <5=> 5: SPI1Tx = SPI1 Tx
//        <6=> 6: USART10Rx = USART10 Rx
//        <7=> 7: USART10Tx = USART10 Tx
//        <8=> 8: I2C0Rx = I2C0 Rx
//        <9=> 9: I2C0Tx = I2C0 Tx
//        <10=> 10: I2C1Rx = I2C1 Rx
//        <11=> 11: I2C1Tx = I2C1 Tx
//        <12=> 12: UART0Rx = UART0 Rx
//        <13=> 13: UART0Tx = UART0 Tx
//        <14=> 14: UART1Rx = UART1 Rx
//        <15=> 15: UART1Tx = UART1 Tx
//        <16=> 16: LPUARTRx = LPUART Rx
//        <17=> 17: LPUARTTx = LPUART Tx
//        <18=> 18: SC0Rx = SC0 Rx
//        <19=> 19: SC0Tx = SC0 Tx
//        <20=> 20: SC1Rx = SC1 Rx
//        <21=> 21: SC1Tx = SC1 Tx
//        <22=> 22: 
//        <23=> 23: 
//        <24=> 24: 
//        <25=> 25: 
//        <26=> 26: 
//        <27=> 27: 
//        <28=> 28: 
//        <29=> 29: 
//        <30=> 30: 
//        <31=> 31: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: DMAC1_CR_SIZE  -----------------------------------
// SVD Line: 24022

//  <item> SFDITEM_FIELD__DMAC1_CR_SIZE
//    <name> SIZE </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40005D20) \nTransfer Size Selection\n0 : 8bit = 8 bits\n1 : 16bit = 16 bits\n2 : 32bit = 32 bits\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) DMAC1_CR ) </loc>
//      <o.3..2> SIZE
//        <0=> 0: 8bit = 8 bits
//        <1=> 1: 16bit = 16 bits
//        <2=> 2: 32bit = 32 bits
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: DMAC1_CR_DIR  ------------------------------------
// SVD Line: 24045

//  <item> SFDITEM_FIELD__DMAC1_CR_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005D20) \nTransfer Direction\n0 : MemToPeri = Transfer is from memory to peripheral.\n1 : PeriToMem = Transfer is from peripheral to memory. </i>
//    <combo> 
//      <loc> ( (unsigned int) DMAC1_CR ) </loc>
//      <o.1..1> DIR
//        <0=> 0: MemToPeri = Transfer is from memory to peripheral.
//        <1=> 1: PeriToMem = Transfer is from peripheral to memory.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: DMAC1_CR_CHnEN  -----------------------------------
// SVD Line: 24063

//  <item> SFDITEM_FIELD__DMAC1_CR_CHnEN
//    <name> CHnEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005D20) \nDMA Channel Enable\n0 : Disable = Disable channel n.\n1 : Enable = Enable channel n. </i>
//    <combo> 
//      <loc> ( (unsigned int) DMAC1_CR ) </loc>
//      <o.0..0> CHnEN
//        <0=> 0: Disable = Disable channel n.
//        <1=> 1: Enable = Enable channel n.
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: DMAC1_CR  ------------------------------------
// SVD Line: 23871

//  <rtree> SFDITEM_REG__DMAC1_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005D20) DMA Channel n Control Register </i>
//    <loc> ( (unsigned int)((DMAC1_CR >> 0) & 0xFFFFFFFF), ((DMAC1_CR = (DMAC1_CR & ~(0xFFF9F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF9F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMAC1_CR_TRANSCNT </item>
//    <item> SFDITEM_FIELD__DMAC1_CR_ERFGSTP </item>
//    <item> SFDITEM_FIELD__DMAC1_CR_PERSEL </item>
//    <item> SFDITEM_FIELD__DMAC1_CR_SIZE </item>
//    <item> SFDITEM_FIELD__DMAC1_CR_DIR </item>
//    <item> SFDITEM_FIELD__DMAC1_CR_CHnEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMAC1_IESR  -------------------------------
// SVD Line: 24083

unsigned int DMAC1_IESR __AT (0x40005D24);



// -----------------------------  Field Item: DMAC1_IESR_TRERIENn  --------------------------------
// SVD Line: 24092

//  <item> SFDITEM_FIELD__DMAC1_IESR_TRERIENn
//    <name> TRERIENn </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40005D24) \nTransfer Error Interrupt Enable\n0 : Disable = Disable transfer error interrupt.\n1 : Enable = Enable transfer error interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) DMAC1_IESR ) </loc>
//      <o.5..5> TRERIENn
//        <0=> 0: Disable = Disable transfer error interrupt.
//        <1=> 1: Enable = Enable transfer error interrupt.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: DMAC1_IESR_TRCIENn  ---------------------------------
// SVD Line: 24110

//  <item> SFDITEM_FIELD__DMAC1_IESR_TRCIENn
//    <name> TRCIENn </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40005D24) \nTransfer Complete Interrupt Enable\n0 : Disable = Disable transfer complete interrupt.\n1 : Enable = Enable transfer complete interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) DMAC1_IESR ) </loc>
//      <o.4..4> TRCIENn
//        <0=> 0: Disable = Disable transfer complete interrupt.
//        <1=> 1: Enable = Enable transfer complete interrupt.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: DMAC1_IESR_TRERIFGn  --------------------------------
// SVD Line: 24128

//  <item> SFDITEM_FIELD__DMAC1_IESR_TRERIFGn
//    <name> TRERIFGn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005D24) \nTransfer Error Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) DMAC1_IESR ) </loc>
//      <o.1..1> TRERIFGn
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: DMAC1_IESR_TRCIFGn  ---------------------------------
// SVD Line: 24146

//  <item> SFDITEM_FIELD__DMAC1_IESR_TRCIFGn
//    <name> TRCIFGn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005D24) \nTransfer Complete Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) DMAC1_IESR ) </loc>
//      <o.0..0> TRCIFGn
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: DMAC1_IESR  -----------------------------------
// SVD Line: 24083

//  <rtree> SFDITEM_REG__DMAC1_IESR
//    <name> IESR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005D24) DMA Channel n Interrupt Enable and Status Register </i>
//    <loc> ( (unsigned int)((DMAC1_IESR >> 0) & 0xFFFFFFFF), ((DMAC1_IESR = (DMAC1_IESR & ~(0x33UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x33) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMAC1_IESR_TRERIENn </item>
//    <item> SFDITEM_FIELD__DMAC1_IESR_TRCIENn </item>
//    <item> SFDITEM_FIELD__DMAC1_IESR_TRERIFGn </item>
//    <item> SFDITEM_FIELD__DMAC1_IESR_TRCIFGn </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMAC1_PAR  --------------------------------
// SVD Line: 24166

unsigned int DMAC1_PAR __AT (0x40005D28);



// -------------------------------  Field Item: DMAC1_PAR_PBADR  ----------------------------------
// SVD Line: 24175

//  <item> SFDITEM_FIELD__DMAC1_PAR_PBADR
//    <name> PBADR </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40005D28) Peripheral Base Address </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMAC1_PAR >> 16) & 0xFFFF), ((DMAC1_PAR = (DMAC1_PAR & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMAC1_PAR_POADR  ----------------------------------
// SVD Line: 24181

//  <item> SFDITEM_FIELD__DMAC1_PAR_POADR
//    <name> POADR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40005D28) Peripheral Offset Address </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMAC1_PAR >> 0) & 0xFFFF), ((DMAC1_PAR = (DMAC1_PAR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: DMAC1_PAR  -----------------------------------
// SVD Line: 24166

//  <rtree> SFDITEM_REG__DMAC1_PAR
//    <name> PAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005D28) DMA Channel n Peripheral Address Register </i>
//    <loc> ( (unsigned int)((DMAC1_PAR >> 0) & 0xFFFFFFFF), ((DMAC1_PAR = (DMAC1_PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMAC1_PAR_PBADR </item>
//    <item> SFDITEM_FIELD__DMAC1_PAR_POADR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMAC1_MAR  --------------------------------
// SVD Line: 24189

unsigned int DMAC1_MAR __AT (0x40005D2C);



// --------------------------------  Field Item: DMAC1_MAR_MAR  -----------------------------------
// SVD Line: 24198

//  <item> SFDITEM_FIELD__DMAC1_MAR_MAR
//    <name> MAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005D2C) Memory Address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMAC1_MAR >> 0) & 0xFFFFFFFF), ((DMAC1_MAR = (DMAC1_MAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: DMAC1_MAR  -----------------------------------
// SVD Line: 24189

//  <rtree> SFDITEM_REG__DMAC1_MAR
//    <name> MAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005D2C) DMA Channel n Memory Address Register </i>
//    <loc> ( (unsigned int)((DMAC1_MAR >> 0) & 0xFFFFFFFF), ((DMAC1_MAR = (DMAC1_MAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMAC1_MAR_MAR </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: DMAC1  -------------------------------------
// SVD Line: 24227

//  <view> DMAC1
//    <name> DMAC1 </name>
//    <item> SFDITEM_REG__DMAC1_CR </item>
//    <item> SFDITEM_REG__DMAC1_IESR </item>
//    <item> SFDITEM_REG__DMAC1_PAR </item>
//    <item> SFDITEM_REG__DMAC1_MAR </item>
//  </view>
//  


// -----------------------------  Register Item Address: DMAC2_CR  --------------------------------
// SVD Line: 23871

unsigned int DMAC2_CR __AT (0x40005D40);



// ------------------------------  Field Item: DMAC2_CR_TRANSCNT  ---------------------------------
// SVD Line: 23880

//  <item> SFDITEM_FIELD__DMAC2_CR_TRANSCNT
//    <name> TRANSCNT </name>
//    <rw> 
//    <i> [Bits 27..16] RW (@ 0x40005D40) The number of times to transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMAC2_CR >> 16) & 0xFFF), ((DMAC2_CR = (DMAC2_CR & ~(0xFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMAC2_CR_ERFGSTP  ----------------------------------
// SVD Line: 23886

//  <item> SFDITEM_FIELD__DMAC2_CR_ERFGSTP
//    <name> ERFGSTP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005D40) \nError Flag Stop\n0 : Disable = Disable DMA stop function by an error of peripheral.\n1 : Enable = Enable DMA stop function by an error of peripheral. </i>
//    <combo> 
//      <loc> ( (unsigned int) DMAC2_CR ) </loc>
//      <o.15..15> ERFGSTP
//        <0=> 0: Disable = Disable DMA stop function by an error of peripheral.
//        <1=> 1: Enable = Enable DMA stop function by an error of peripheral.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: DMAC2_CR_PERSEL  ----------------------------------
// SVD Line: 23904

//  <item> SFDITEM_FIELD__DMAC2_CR_PERSEL
//    <name> PERSEL </name>
//    <rw> 
//    <i> [Bits 12..8] RW (@ 0x40005D40) \nPeripheral Selection\n0 : Idle = Channel idle\n1 : ADC = ADC Output\n2 : SPI0Rx = SPI0 Rx\n3 : SPI0Tx = SPI0 Tx\n4 : SPI1Rx = SPI1 Rx\n5 : SPI1Tx = SPI1 Tx\n6 : USART10Rx = USART10 Rx\n7 : USART10Tx = USART10 Tx\n8 : I2C0Rx = I2C0 Rx\n9 : I2C0Tx = I2C0 Tx\n10 : I2C1Rx = I2C1 Rx\n11 : I2C1Tx = I2C1 Tx\n12 : UART0Rx = UART0 Rx\n13 : UART0Tx = UART0 Tx\n14 : UART1Rx = UART1 Rx\n15 : UART1Tx = UART1 Tx\n16 : LPUARTRx = LPUART Rx\n17 : LPUARTTx = LPUART Tx\n18 : SC0Rx = SC0 Rx\n19 : SC0Tx = SC0 Tx\n20 : SC1Rx = SC1 Rx\n21 : SC1Tx = SC1 Tx\n22 : Reserved - do not use\n23 : Reserved - do not use\n24 : Reserved - do not use\n25 : Reserved - do not use\n26 : Reserved - do not use\n27 : Reserved - do not use\n28 : Reserved - do not use\n29 : Reserved - do not use\n30 : Reserved - do not use\n31 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) DMAC2_CR ) </loc>
//      <o.12..8> PERSEL
//        <0=> 0: Idle = Channel idle
//        <1=> 1: ADC = ADC Output
//        <2=> 2: SPI0Rx = SPI0 Rx
//        <3=> 3: SPI0Tx = SPI0 Tx
//        <4=> 4: SPI1Rx = SPI1 Rx
//        <5=> 5: SPI1Tx = SPI1 Tx
//        <6=> 6: USART10Rx = USART10 Rx
//        <7=> 7: USART10Tx = USART10 Tx
//        <8=> 8: I2C0Rx = I2C0 Rx
//        <9=> 9: I2C0Tx = I2C0 Tx
//        <10=> 10: I2C1Rx = I2C1 Rx
//        <11=> 11: I2C1Tx = I2C1 Tx
//        <12=> 12: UART0Rx = UART0 Rx
//        <13=> 13: UART0Tx = UART0 Tx
//        <14=> 14: UART1Rx = UART1 Rx
//        <15=> 15: UART1Tx = UART1 Tx
//        <16=> 16: LPUARTRx = LPUART Rx
//        <17=> 17: LPUARTTx = LPUART Tx
//        <18=> 18: SC0Rx = SC0 Rx
//        <19=> 19: SC0Tx = SC0 Tx
//        <20=> 20: SC1Rx = SC1 Rx
//        <21=> 21: SC1Tx = SC1 Tx
//        <22=> 22: 
//        <23=> 23: 
//        <24=> 24: 
//        <25=> 25: 
//        <26=> 26: 
//        <27=> 27: 
//        <28=> 28: 
//        <29=> 29: 
//        <30=> 30: 
//        <31=> 31: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: DMAC2_CR_SIZE  -----------------------------------
// SVD Line: 24022

//  <item> SFDITEM_FIELD__DMAC2_CR_SIZE
//    <name> SIZE </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40005D40) \nTransfer Size Selection\n0 : 8bit = 8 bits\n1 : 16bit = 16 bits\n2 : 32bit = 32 bits\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) DMAC2_CR ) </loc>
//      <o.3..2> SIZE
//        <0=> 0: 8bit = 8 bits
//        <1=> 1: 16bit = 16 bits
//        <2=> 2: 32bit = 32 bits
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: DMAC2_CR_DIR  ------------------------------------
// SVD Line: 24045

//  <item> SFDITEM_FIELD__DMAC2_CR_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005D40) \nTransfer Direction\n0 : MemToPeri = Transfer is from memory to peripheral.\n1 : PeriToMem = Transfer is from peripheral to memory. </i>
//    <combo> 
//      <loc> ( (unsigned int) DMAC2_CR ) </loc>
//      <o.1..1> DIR
//        <0=> 0: MemToPeri = Transfer is from memory to peripheral.
//        <1=> 1: PeriToMem = Transfer is from peripheral to memory.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: DMAC2_CR_CHnEN  -----------------------------------
// SVD Line: 24063

//  <item> SFDITEM_FIELD__DMAC2_CR_CHnEN
//    <name> CHnEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005D40) \nDMA Channel Enable\n0 : Disable = Disable channel n.\n1 : Enable = Enable channel n. </i>
//    <combo> 
//      <loc> ( (unsigned int) DMAC2_CR ) </loc>
//      <o.0..0> CHnEN
//        <0=> 0: Disable = Disable channel n.
//        <1=> 1: Enable = Enable channel n.
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: DMAC2_CR  ------------------------------------
// SVD Line: 23871

//  <rtree> SFDITEM_REG__DMAC2_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005D40) DMA Channel n Control Register </i>
//    <loc> ( (unsigned int)((DMAC2_CR >> 0) & 0xFFFFFFFF), ((DMAC2_CR = (DMAC2_CR & ~(0xFFF9F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF9F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMAC2_CR_TRANSCNT </item>
//    <item> SFDITEM_FIELD__DMAC2_CR_ERFGSTP </item>
//    <item> SFDITEM_FIELD__DMAC2_CR_PERSEL </item>
//    <item> SFDITEM_FIELD__DMAC2_CR_SIZE </item>
//    <item> SFDITEM_FIELD__DMAC2_CR_DIR </item>
//    <item> SFDITEM_FIELD__DMAC2_CR_CHnEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMAC2_IESR  -------------------------------
// SVD Line: 24083

unsigned int DMAC2_IESR __AT (0x40005D44);



// -----------------------------  Field Item: DMAC2_IESR_TRERIENn  --------------------------------
// SVD Line: 24092

//  <item> SFDITEM_FIELD__DMAC2_IESR_TRERIENn
//    <name> TRERIENn </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40005D44) \nTransfer Error Interrupt Enable\n0 : Disable = Disable transfer error interrupt.\n1 : Enable = Enable transfer error interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) DMAC2_IESR ) </loc>
//      <o.5..5> TRERIENn
//        <0=> 0: Disable = Disable transfer error interrupt.
//        <1=> 1: Enable = Enable transfer error interrupt.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: DMAC2_IESR_TRCIENn  ---------------------------------
// SVD Line: 24110

//  <item> SFDITEM_FIELD__DMAC2_IESR_TRCIENn
//    <name> TRCIENn </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40005D44) \nTransfer Complete Interrupt Enable\n0 : Disable = Disable transfer complete interrupt.\n1 : Enable = Enable transfer complete interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) DMAC2_IESR ) </loc>
//      <o.4..4> TRCIENn
//        <0=> 0: Disable = Disable transfer complete interrupt.
//        <1=> 1: Enable = Enable transfer complete interrupt.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: DMAC2_IESR_TRERIFGn  --------------------------------
// SVD Line: 24128

//  <item> SFDITEM_FIELD__DMAC2_IESR_TRERIFGn
//    <name> TRERIFGn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005D44) \nTransfer Error Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) DMAC2_IESR ) </loc>
//      <o.1..1> TRERIFGn
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: DMAC2_IESR_TRCIFGn  ---------------------------------
// SVD Line: 24146

//  <item> SFDITEM_FIELD__DMAC2_IESR_TRCIFGn
//    <name> TRCIFGn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005D44) \nTransfer Complete Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) DMAC2_IESR ) </loc>
//      <o.0..0> TRCIFGn
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: DMAC2_IESR  -----------------------------------
// SVD Line: 24083

//  <rtree> SFDITEM_REG__DMAC2_IESR
//    <name> IESR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005D44) DMA Channel n Interrupt Enable and Status Register </i>
//    <loc> ( (unsigned int)((DMAC2_IESR >> 0) & 0xFFFFFFFF), ((DMAC2_IESR = (DMAC2_IESR & ~(0x33UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x33) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMAC2_IESR_TRERIENn </item>
//    <item> SFDITEM_FIELD__DMAC2_IESR_TRCIENn </item>
//    <item> SFDITEM_FIELD__DMAC2_IESR_TRERIFGn </item>
//    <item> SFDITEM_FIELD__DMAC2_IESR_TRCIFGn </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMAC2_PAR  --------------------------------
// SVD Line: 24166

unsigned int DMAC2_PAR __AT (0x40005D48);



// -------------------------------  Field Item: DMAC2_PAR_PBADR  ----------------------------------
// SVD Line: 24175

//  <item> SFDITEM_FIELD__DMAC2_PAR_PBADR
//    <name> PBADR </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40005D48) Peripheral Base Address </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMAC2_PAR >> 16) & 0xFFFF), ((DMAC2_PAR = (DMAC2_PAR & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMAC2_PAR_POADR  ----------------------------------
// SVD Line: 24181

//  <item> SFDITEM_FIELD__DMAC2_PAR_POADR
//    <name> POADR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40005D48) Peripheral Offset Address </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMAC2_PAR >> 0) & 0xFFFF), ((DMAC2_PAR = (DMAC2_PAR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: DMAC2_PAR  -----------------------------------
// SVD Line: 24166

//  <rtree> SFDITEM_REG__DMAC2_PAR
//    <name> PAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005D48) DMA Channel n Peripheral Address Register </i>
//    <loc> ( (unsigned int)((DMAC2_PAR >> 0) & 0xFFFFFFFF), ((DMAC2_PAR = (DMAC2_PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMAC2_PAR_PBADR </item>
//    <item> SFDITEM_FIELD__DMAC2_PAR_POADR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMAC2_MAR  --------------------------------
// SVD Line: 24189

unsigned int DMAC2_MAR __AT (0x40005D4C);



// --------------------------------  Field Item: DMAC2_MAR_MAR  -----------------------------------
// SVD Line: 24198

//  <item> SFDITEM_FIELD__DMAC2_MAR_MAR
//    <name> MAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005D4C) Memory Address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMAC2_MAR >> 0) & 0xFFFFFFFF), ((DMAC2_MAR = (DMAC2_MAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: DMAC2_MAR  -----------------------------------
// SVD Line: 24189

//  <rtree> SFDITEM_REG__DMAC2_MAR
//    <name> MAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005D4C) DMA Channel n Memory Address Register </i>
//    <loc> ( (unsigned int)((DMAC2_MAR >> 0) & 0xFFFFFFFF), ((DMAC2_MAR = (DMAC2_MAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMAC2_MAR_MAR </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: DMAC2  -------------------------------------
// SVD Line: 24246

//  <view> DMAC2
//    <name> DMAC2 </name>
//    <item> SFDITEM_REG__DMAC2_CR </item>
//    <item> SFDITEM_REG__DMAC2_IESR </item>
//    <item> SFDITEM_REG__DMAC2_PAR </item>
//    <item> SFDITEM_REG__DMAC2_MAR </item>
//  </view>
//  


// -----------------------------  Register Item Address: DMAC3_CR  --------------------------------
// SVD Line: 23871

unsigned int DMAC3_CR __AT (0x40005D60);



// ------------------------------  Field Item: DMAC3_CR_TRANSCNT  ---------------------------------
// SVD Line: 23880

//  <item> SFDITEM_FIELD__DMAC3_CR_TRANSCNT
//    <name> TRANSCNT </name>
//    <rw> 
//    <i> [Bits 27..16] RW (@ 0x40005D60) The number of times to transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMAC3_CR >> 16) & 0xFFF), ((DMAC3_CR = (DMAC3_CR & ~(0xFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMAC3_CR_ERFGSTP  ----------------------------------
// SVD Line: 23886

//  <item> SFDITEM_FIELD__DMAC3_CR_ERFGSTP
//    <name> ERFGSTP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005D60) \nError Flag Stop\n0 : Disable = Disable DMA stop function by an error of peripheral.\n1 : Enable = Enable DMA stop function by an error of peripheral. </i>
//    <combo> 
//      <loc> ( (unsigned int) DMAC3_CR ) </loc>
//      <o.15..15> ERFGSTP
//        <0=> 0: Disable = Disable DMA stop function by an error of peripheral.
//        <1=> 1: Enable = Enable DMA stop function by an error of peripheral.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: DMAC3_CR_PERSEL  ----------------------------------
// SVD Line: 23904

//  <item> SFDITEM_FIELD__DMAC3_CR_PERSEL
//    <name> PERSEL </name>
//    <rw> 
//    <i> [Bits 12..8] RW (@ 0x40005D60) \nPeripheral Selection\n0 : Idle = Channel idle\n1 : ADC = ADC Output\n2 : SPI0Rx = SPI0 Rx\n3 : SPI0Tx = SPI0 Tx\n4 : SPI1Rx = SPI1 Rx\n5 : SPI1Tx = SPI1 Tx\n6 : USART10Rx = USART10 Rx\n7 : USART10Tx = USART10 Tx\n8 : I2C0Rx = I2C0 Rx\n9 : I2C0Tx = I2C0 Tx\n10 : I2C1Rx = I2C1 Rx\n11 : I2C1Tx = I2C1 Tx\n12 : UART0Rx = UART0 Rx\n13 : UART0Tx = UART0 Tx\n14 : UART1Rx = UART1 Rx\n15 : UART1Tx = UART1 Tx\n16 : LPUARTRx = LPUART Rx\n17 : LPUARTTx = LPUART Tx\n18 : SC0Rx = SC0 Rx\n19 : SC0Tx = SC0 Tx\n20 : SC1Rx = SC1 Rx\n21 : SC1Tx = SC1 Tx\n22 : Reserved - do not use\n23 : Reserved - do not use\n24 : Reserved - do not use\n25 : Reserved - do not use\n26 : Reserved - do not use\n27 : Reserved - do not use\n28 : Reserved - do not use\n29 : Reserved - do not use\n30 : Reserved - do not use\n31 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) DMAC3_CR ) </loc>
//      <o.12..8> PERSEL
//        <0=> 0: Idle = Channel idle
//        <1=> 1: ADC = ADC Output
//        <2=> 2: SPI0Rx = SPI0 Rx
//        <3=> 3: SPI0Tx = SPI0 Tx
//        <4=> 4: SPI1Rx = SPI1 Rx
//        <5=> 5: SPI1Tx = SPI1 Tx
//        <6=> 6: USART10Rx = USART10 Rx
//        <7=> 7: USART10Tx = USART10 Tx
//        <8=> 8: I2C0Rx = I2C0 Rx
//        <9=> 9: I2C0Tx = I2C0 Tx
//        <10=> 10: I2C1Rx = I2C1 Rx
//        <11=> 11: I2C1Tx = I2C1 Tx
//        <12=> 12: UART0Rx = UART0 Rx
//        <13=> 13: UART0Tx = UART0 Tx
//        <14=> 14: UART1Rx = UART1 Rx
//        <15=> 15: UART1Tx = UART1 Tx
//        <16=> 16: LPUARTRx = LPUART Rx
//        <17=> 17: LPUARTTx = LPUART Tx
//        <18=> 18: SC0Rx = SC0 Rx
//        <19=> 19: SC0Tx = SC0 Tx
//        <20=> 20: SC1Rx = SC1 Rx
//        <21=> 21: SC1Tx = SC1 Tx
//        <22=> 22: 
//        <23=> 23: 
//        <24=> 24: 
//        <25=> 25: 
//        <26=> 26: 
//        <27=> 27: 
//        <28=> 28: 
//        <29=> 29: 
//        <30=> 30: 
//        <31=> 31: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: DMAC3_CR_SIZE  -----------------------------------
// SVD Line: 24022

//  <item> SFDITEM_FIELD__DMAC3_CR_SIZE
//    <name> SIZE </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40005D60) \nTransfer Size Selection\n0 : 8bit = 8 bits\n1 : 16bit = 16 bits\n2 : 32bit = 32 bits\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) DMAC3_CR ) </loc>
//      <o.3..2> SIZE
//        <0=> 0: 8bit = 8 bits
//        <1=> 1: 16bit = 16 bits
//        <2=> 2: 32bit = 32 bits
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: DMAC3_CR_DIR  ------------------------------------
// SVD Line: 24045

//  <item> SFDITEM_FIELD__DMAC3_CR_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005D60) \nTransfer Direction\n0 : MemToPeri = Transfer is from memory to peripheral.\n1 : PeriToMem = Transfer is from peripheral to memory. </i>
//    <combo> 
//      <loc> ( (unsigned int) DMAC3_CR ) </loc>
//      <o.1..1> DIR
//        <0=> 0: MemToPeri = Transfer is from memory to peripheral.
//        <1=> 1: PeriToMem = Transfer is from peripheral to memory.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: DMAC3_CR_CHnEN  -----------------------------------
// SVD Line: 24063

//  <item> SFDITEM_FIELD__DMAC3_CR_CHnEN
//    <name> CHnEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005D60) \nDMA Channel Enable\n0 : Disable = Disable channel n.\n1 : Enable = Enable channel n. </i>
//    <combo> 
//      <loc> ( (unsigned int) DMAC3_CR ) </loc>
//      <o.0..0> CHnEN
//        <0=> 0: Disable = Disable channel n.
//        <1=> 1: Enable = Enable channel n.
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: DMAC3_CR  ------------------------------------
// SVD Line: 23871

//  <rtree> SFDITEM_REG__DMAC3_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005D60) DMA Channel n Control Register </i>
//    <loc> ( (unsigned int)((DMAC3_CR >> 0) & 0xFFFFFFFF), ((DMAC3_CR = (DMAC3_CR & ~(0xFFF9F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF9F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMAC3_CR_TRANSCNT </item>
//    <item> SFDITEM_FIELD__DMAC3_CR_ERFGSTP </item>
//    <item> SFDITEM_FIELD__DMAC3_CR_PERSEL </item>
//    <item> SFDITEM_FIELD__DMAC3_CR_SIZE </item>
//    <item> SFDITEM_FIELD__DMAC3_CR_DIR </item>
//    <item> SFDITEM_FIELD__DMAC3_CR_CHnEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMAC3_IESR  -------------------------------
// SVD Line: 24083

unsigned int DMAC3_IESR __AT (0x40005D64);



// -----------------------------  Field Item: DMAC3_IESR_TRERIENn  --------------------------------
// SVD Line: 24092

//  <item> SFDITEM_FIELD__DMAC3_IESR_TRERIENn
//    <name> TRERIENn </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40005D64) \nTransfer Error Interrupt Enable\n0 : Disable = Disable transfer error interrupt.\n1 : Enable = Enable transfer error interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) DMAC3_IESR ) </loc>
//      <o.5..5> TRERIENn
//        <0=> 0: Disable = Disable transfer error interrupt.
//        <1=> 1: Enable = Enable transfer error interrupt.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: DMAC3_IESR_TRCIENn  ---------------------------------
// SVD Line: 24110

//  <item> SFDITEM_FIELD__DMAC3_IESR_TRCIENn
//    <name> TRCIENn </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40005D64) \nTransfer Complete Interrupt Enable\n0 : Disable = Disable transfer complete interrupt.\n1 : Enable = Enable transfer complete interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) DMAC3_IESR ) </loc>
//      <o.4..4> TRCIENn
//        <0=> 0: Disable = Disable transfer complete interrupt.
//        <1=> 1: Enable = Enable transfer complete interrupt.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: DMAC3_IESR_TRERIFGn  --------------------------------
// SVD Line: 24128

//  <item> SFDITEM_FIELD__DMAC3_IESR_TRERIFGn
//    <name> TRERIFGn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005D64) \nTransfer Error Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) DMAC3_IESR ) </loc>
//      <o.1..1> TRERIFGn
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: DMAC3_IESR_TRCIFGn  ---------------------------------
// SVD Line: 24146

//  <item> SFDITEM_FIELD__DMAC3_IESR_TRCIFGn
//    <name> TRCIFGn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005D64) \nTransfer Complete Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) DMAC3_IESR ) </loc>
//      <o.0..0> TRCIFGn
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: DMAC3_IESR  -----------------------------------
// SVD Line: 24083

//  <rtree> SFDITEM_REG__DMAC3_IESR
//    <name> IESR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005D64) DMA Channel n Interrupt Enable and Status Register </i>
//    <loc> ( (unsigned int)((DMAC3_IESR >> 0) & 0xFFFFFFFF), ((DMAC3_IESR = (DMAC3_IESR & ~(0x33UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x33) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMAC3_IESR_TRERIENn </item>
//    <item> SFDITEM_FIELD__DMAC3_IESR_TRCIENn </item>
//    <item> SFDITEM_FIELD__DMAC3_IESR_TRERIFGn </item>
//    <item> SFDITEM_FIELD__DMAC3_IESR_TRCIFGn </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMAC3_PAR  --------------------------------
// SVD Line: 24166

unsigned int DMAC3_PAR __AT (0x40005D68);



// -------------------------------  Field Item: DMAC3_PAR_PBADR  ----------------------------------
// SVD Line: 24175

//  <item> SFDITEM_FIELD__DMAC3_PAR_PBADR
//    <name> PBADR </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40005D68) Peripheral Base Address </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMAC3_PAR >> 16) & 0xFFFF), ((DMAC3_PAR = (DMAC3_PAR & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMAC3_PAR_POADR  ----------------------------------
// SVD Line: 24181

//  <item> SFDITEM_FIELD__DMAC3_PAR_POADR
//    <name> POADR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40005D68) Peripheral Offset Address </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMAC3_PAR >> 0) & 0xFFFF), ((DMAC3_PAR = (DMAC3_PAR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: DMAC3_PAR  -----------------------------------
// SVD Line: 24166

//  <rtree> SFDITEM_REG__DMAC3_PAR
//    <name> PAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005D68) DMA Channel n Peripheral Address Register </i>
//    <loc> ( (unsigned int)((DMAC3_PAR >> 0) & 0xFFFFFFFF), ((DMAC3_PAR = (DMAC3_PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMAC3_PAR_PBADR </item>
//    <item> SFDITEM_FIELD__DMAC3_PAR_POADR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMAC3_MAR  --------------------------------
// SVD Line: 24189

unsigned int DMAC3_MAR __AT (0x40005D6C);



// --------------------------------  Field Item: DMAC3_MAR_MAR  -----------------------------------
// SVD Line: 24198

//  <item> SFDITEM_FIELD__DMAC3_MAR_MAR
//    <name> MAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005D6C) Memory Address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMAC3_MAR >> 0) & 0xFFFFFFFF), ((DMAC3_MAR = (DMAC3_MAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: DMAC3_MAR  -----------------------------------
// SVD Line: 24189

//  <rtree> SFDITEM_REG__DMAC3_MAR
//    <name> MAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005D6C) DMA Channel n Memory Address Register </i>
//    <loc> ( (unsigned int)((DMAC3_MAR >> 0) & 0xFFFFFFFF), ((DMAC3_MAR = (DMAC3_MAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMAC3_MAR_MAR </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: DMAC3  -------------------------------------
// SVD Line: 24265

//  <view> DMAC3
//    <name> DMAC3 </name>
//    <item> SFDITEM_REG__DMAC3_CR </item>
//    <item> SFDITEM_REG__DMAC3_IESR </item>
//    <item> SFDITEM_REG__DMAC3_PAR </item>
//    <item> SFDITEM_REG__DMAC3_MAR </item>
//  </view>
//  


// -----------------------------  Register Item Address: DMAC4_CR  --------------------------------
// SVD Line: 23871

unsigned int DMAC4_CR __AT (0x40005D80);



// ------------------------------  Field Item: DMAC4_CR_TRANSCNT  ---------------------------------
// SVD Line: 23880

//  <item> SFDITEM_FIELD__DMAC4_CR_TRANSCNT
//    <name> TRANSCNT </name>
//    <rw> 
//    <i> [Bits 27..16] RW (@ 0x40005D80) The number of times to transfer </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMAC4_CR >> 16) & 0xFFF), ((DMAC4_CR = (DMAC4_CR & ~(0xFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------------  Field Item: DMAC4_CR_ERFGSTP  ----------------------------------
// SVD Line: 23886

//  <item> SFDITEM_FIELD__DMAC4_CR_ERFGSTP
//    <name> ERFGSTP </name>
//    <rw> 
//    <i> [Bit 15] RW (@ 0x40005D80) \nError Flag Stop\n0 : Disable = Disable DMA stop function by an error of peripheral.\n1 : Enable = Enable DMA stop function by an error of peripheral. </i>
//    <combo> 
//      <loc> ( (unsigned int) DMAC4_CR ) </loc>
//      <o.15..15> ERFGSTP
//        <0=> 0: Disable = Disable DMA stop function by an error of peripheral.
//        <1=> 1: Enable = Enable DMA stop function by an error of peripheral.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: DMAC4_CR_PERSEL  ----------------------------------
// SVD Line: 23904

//  <item> SFDITEM_FIELD__DMAC4_CR_PERSEL
//    <name> PERSEL </name>
//    <rw> 
//    <i> [Bits 12..8] RW (@ 0x40005D80) \nPeripheral Selection\n0 : Idle = Channel idle\n1 : ADC = ADC Output\n2 : SPI0Rx = SPI0 Rx\n3 : SPI0Tx = SPI0 Tx\n4 : SPI1Rx = SPI1 Rx\n5 : SPI1Tx = SPI1 Tx\n6 : USART10Rx = USART10 Rx\n7 : USART10Tx = USART10 Tx\n8 : I2C0Rx = I2C0 Rx\n9 : I2C0Tx = I2C0 Tx\n10 : I2C1Rx = I2C1 Rx\n11 : I2C1Tx = I2C1 Tx\n12 : UART0Rx = UART0 Rx\n13 : UART0Tx = UART0 Tx\n14 : UART1Rx = UART1 Rx\n15 : UART1Tx = UART1 Tx\n16 : LPUARTRx = LPUART Rx\n17 : LPUARTTx = LPUART Tx\n18 : SC0Rx = SC0 Rx\n19 : SC0Tx = SC0 Tx\n20 : SC1Rx = SC1 Rx\n21 : SC1Tx = SC1 Tx\n22 : Reserved - do not use\n23 : Reserved - do not use\n24 : Reserved - do not use\n25 : Reserved - do not use\n26 : Reserved - do not use\n27 : Reserved - do not use\n28 : Reserved - do not use\n29 : Reserved - do not use\n30 : Reserved - do not use\n31 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) DMAC4_CR ) </loc>
//      <o.12..8> PERSEL
//        <0=> 0: Idle = Channel idle
//        <1=> 1: ADC = ADC Output
//        <2=> 2: SPI0Rx = SPI0 Rx
//        <3=> 3: SPI0Tx = SPI0 Tx
//        <4=> 4: SPI1Rx = SPI1 Rx
//        <5=> 5: SPI1Tx = SPI1 Tx
//        <6=> 6: USART10Rx = USART10 Rx
//        <7=> 7: USART10Tx = USART10 Tx
//        <8=> 8: I2C0Rx = I2C0 Rx
//        <9=> 9: I2C0Tx = I2C0 Tx
//        <10=> 10: I2C1Rx = I2C1 Rx
//        <11=> 11: I2C1Tx = I2C1 Tx
//        <12=> 12: UART0Rx = UART0 Rx
//        <13=> 13: UART0Tx = UART0 Tx
//        <14=> 14: UART1Rx = UART1 Rx
//        <15=> 15: UART1Tx = UART1 Tx
//        <16=> 16: LPUARTRx = LPUART Rx
//        <17=> 17: LPUARTTx = LPUART Tx
//        <18=> 18: SC0Rx = SC0 Rx
//        <19=> 19: SC0Tx = SC0 Tx
//        <20=> 20: SC1Rx = SC1 Rx
//        <21=> 21: SC1Tx = SC1 Tx
//        <22=> 22: 
//        <23=> 23: 
//        <24=> 24: 
//        <25=> 25: 
//        <26=> 26: 
//        <27=> 27: 
//        <28=> 28: 
//        <29=> 29: 
//        <30=> 30: 
//        <31=> 31: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: DMAC4_CR_SIZE  -----------------------------------
// SVD Line: 24022

//  <item> SFDITEM_FIELD__DMAC4_CR_SIZE
//    <name> SIZE </name>
//    <rw> 
//    <i> [Bits 3..2] RW (@ 0x40005D80) \nTransfer Size Selection\n0 : 8bit = 8 bits\n1 : 16bit = 16 bits\n2 : 32bit = 32 bits\n3 : Reserved - do not use </i>
//    <combo> 
//      <loc> ( (unsigned int) DMAC4_CR ) </loc>
//      <o.3..2> SIZE
//        <0=> 0: 8bit = 8 bits
//        <1=> 1: 16bit = 16 bits
//        <2=> 2: 32bit = 32 bits
//        <3=> 3: 
//    </combo>
//  </item>
//  


// --------------------------------  Field Item: DMAC4_CR_DIR  ------------------------------------
// SVD Line: 24045

//  <item> SFDITEM_FIELD__DMAC4_CR_DIR
//    <name> DIR </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005D80) \nTransfer Direction\n0 : MemToPeri = Transfer is from memory to peripheral.\n1 : PeriToMem = Transfer is from peripheral to memory. </i>
//    <combo> 
//      <loc> ( (unsigned int) DMAC4_CR ) </loc>
//      <o.1..1> DIR
//        <0=> 0: MemToPeri = Transfer is from memory to peripheral.
//        <1=> 1: PeriToMem = Transfer is from peripheral to memory.
//    </combo>
//  </item>
//  


// -------------------------------  Field Item: DMAC4_CR_CHnEN  -----------------------------------
// SVD Line: 24063

//  <item> SFDITEM_FIELD__DMAC4_CR_CHnEN
//    <name> CHnEN </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005D80) \nDMA Channel Enable\n0 : Disable = Disable channel n.\n1 : Enable = Enable channel n. </i>
//    <combo> 
//      <loc> ( (unsigned int) DMAC4_CR ) </loc>
//      <o.0..0> CHnEN
//        <0=> 0: Disable = Disable channel n.
//        <1=> 1: Enable = Enable channel n.
//    </combo>
//  </item>
//  


// --------------------------------  Register RTree: DMAC4_CR  ------------------------------------
// SVD Line: 23871

//  <rtree> SFDITEM_REG__DMAC4_CR
//    <name> CR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005D80) DMA Channel n Control Register </i>
//    <loc> ( (unsigned int)((DMAC4_CR >> 0) & 0xFFFFFFFF), ((DMAC4_CR = (DMAC4_CR & ~(0xFFF9F0FUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFF9F0F) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMAC4_CR_TRANSCNT </item>
//    <item> SFDITEM_FIELD__DMAC4_CR_ERFGSTP </item>
//    <item> SFDITEM_FIELD__DMAC4_CR_PERSEL </item>
//    <item> SFDITEM_FIELD__DMAC4_CR_SIZE </item>
//    <item> SFDITEM_FIELD__DMAC4_CR_DIR </item>
//    <item> SFDITEM_FIELD__DMAC4_CR_CHnEN </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMAC4_IESR  -------------------------------
// SVD Line: 24083

unsigned int DMAC4_IESR __AT (0x40005D84);



// -----------------------------  Field Item: DMAC4_IESR_TRERIENn  --------------------------------
// SVD Line: 24092

//  <item> SFDITEM_FIELD__DMAC4_IESR_TRERIENn
//    <name> TRERIENn </name>
//    <rw> 
//    <i> [Bit 5] RW (@ 0x40005D84) \nTransfer Error Interrupt Enable\n0 : Disable = Disable transfer error interrupt.\n1 : Enable = Enable transfer error interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) DMAC4_IESR ) </loc>
//      <o.5..5> TRERIENn
//        <0=> 0: Disable = Disable transfer error interrupt.
//        <1=> 1: Enable = Enable transfer error interrupt.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: DMAC4_IESR_TRCIENn  ---------------------------------
// SVD Line: 24110

//  <item> SFDITEM_FIELD__DMAC4_IESR_TRCIENn
//    <name> TRCIENn </name>
//    <rw> 
//    <i> [Bit 4] RW (@ 0x40005D84) \nTransfer Complete Interrupt Enable\n0 : Disable = Disable transfer complete interrupt.\n1 : Enable = Enable transfer complete interrupt. </i>
//    <combo> 
//      <loc> ( (unsigned int) DMAC4_IESR ) </loc>
//      <o.4..4> TRCIENn
//        <0=> 0: Disable = Disable transfer complete interrupt.
//        <1=> 1: Enable = Enable transfer complete interrupt.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: DMAC4_IESR_TRERIFGn  --------------------------------
// SVD Line: 24128

//  <item> SFDITEM_FIELD__DMAC4_IESR_TRERIFGn
//    <name> TRERIFGn </name>
//    <rw> 
//    <i> [Bit 1] RW (@ 0x40005D84) \nTransfer Error Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) DMAC4_IESR ) </loc>
//      <o.1..1> TRERIFGn
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: DMAC4_IESR_TRCIFGn  ---------------------------------
// SVD Line: 24146

//  <item> SFDITEM_FIELD__DMAC4_IESR_TRCIFGn
//    <name> TRCIFGn </name>
//    <rw> 
//    <i> [Bit 0] RW (@ 0x40005D84) \nTransfer Complete Interrupt Flag\n0 : NoRequest = No request occurred.\n1 : Request = Request occurred. </i>
//    <combo> 
//      <loc> ( (unsigned int) DMAC4_IESR ) </loc>
//      <o.0..0> TRCIFGn
//        <0=> 0: NoRequest = No request occurred.
//        <1=> 1: Request = Request occurred.
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: DMAC4_IESR  -----------------------------------
// SVD Line: 24083

//  <rtree> SFDITEM_REG__DMAC4_IESR
//    <name> IESR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005D84) DMA Channel n Interrupt Enable and Status Register </i>
//    <loc> ( (unsigned int)((DMAC4_IESR >> 0) & 0xFFFFFFFF), ((DMAC4_IESR = (DMAC4_IESR & ~(0x33UL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0x33) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMAC4_IESR_TRERIENn </item>
//    <item> SFDITEM_FIELD__DMAC4_IESR_TRCIENn </item>
//    <item> SFDITEM_FIELD__DMAC4_IESR_TRERIFGn </item>
//    <item> SFDITEM_FIELD__DMAC4_IESR_TRCIFGn </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMAC4_PAR  --------------------------------
// SVD Line: 24166

unsigned int DMAC4_PAR __AT (0x40005D88);



// -------------------------------  Field Item: DMAC4_PAR_PBADR  ----------------------------------
// SVD Line: 24175

//  <item> SFDITEM_FIELD__DMAC4_PAR_PBADR
//    <name> PBADR </name>
//    <rw> 
//    <i> [Bits 31..16] RW (@ 0x40005D88) Peripheral Base Address </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMAC4_PAR >> 16) & 0xFFFF), ((DMAC4_PAR = (DMAC4_PAR & ~(0xFFFFUL << 16 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 16 ) ) )) </loc>
//    </edit>
//  </item>
//  


// -------------------------------  Field Item: DMAC4_PAR_POADR  ----------------------------------
// SVD Line: 24181

//  <item> SFDITEM_FIELD__DMAC4_PAR_POADR
//    <name> POADR </name>
//    <rw> 
//    <i> [Bits 15..0] RW (@ 0x40005D88) Peripheral Offset Address </i>
//    <edit> 
//      <loc> ( (unsigned short)((DMAC4_PAR >> 0) & 0xFFFF), ((DMAC4_PAR = (DMAC4_PAR & ~(0xFFFFUL << 0 )) | ((unsigned long)(Gui_u16:GuiVal & 0xFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: DMAC4_PAR  -----------------------------------
// SVD Line: 24166

//  <rtree> SFDITEM_REG__DMAC4_PAR
//    <name> PAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005D88) DMA Channel n Peripheral Address Register </i>
//    <loc> ( (unsigned int)((DMAC4_PAR >> 0) & 0xFFFFFFFF), ((DMAC4_PAR = (DMAC4_PAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMAC4_PAR_PBADR </item>
//    <item> SFDITEM_FIELD__DMAC4_PAR_POADR </item>
//  </rtree>
//  


// ----------------------------  Register Item Address: DMAC4_MAR  --------------------------------
// SVD Line: 24189

unsigned int DMAC4_MAR __AT (0x40005D8C);



// --------------------------------  Field Item: DMAC4_MAR_MAR  -----------------------------------
// SVD Line: 24198

//  <item> SFDITEM_FIELD__DMAC4_MAR_MAR
//    <name> MAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005D8C) Memory Address </i>
//    <edit> 
//      <loc> ( (unsigned int)((DMAC4_MAR >> 0) & 0xFFFFFFFF), ((DMAC4_MAR = (DMAC4_MAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// --------------------------------  Register RTree: DMAC4_MAR  -----------------------------------
// SVD Line: 24189

//  <rtree> SFDITEM_REG__DMAC4_MAR
//    <name> MAR </name>
//    <rw> 
//    <i> [Bits 31..0] RW (@ 0x40005D8C) DMA Channel n Memory Address Register </i>
//    <loc> ( (unsigned int)((DMAC4_MAR >> 0) & 0xFFFFFFFF), ((DMAC4_MAR = (DMAC4_MAR & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    <item> SFDITEM_FIELD__DMAC4_MAR_MAR </item>
//  </rtree>
//  


// ---------------------------------  Peripheral View: DMAC4  -------------------------------------
// SVD Line: 24284

//  <view> DMAC4
//    <name> DMAC4 </name>
//    <item> SFDITEM_REG__DMAC4_CR </item>
//    <item> SFDITEM_REG__DMAC4_IESR </item>
//    <item> SFDITEM_REG__DMAC4_PAR </item>
//    <item> SFDITEM_REG__DMAC4_MAR </item>
//  </view>
//  


// ---------------------------  Register Item Address: COA0_TRIM00  -------------------------------
// SVD Line: 24317

unsigned int COA0_TRIM00 __AT (0x1FFFF000);



// -------------------------------  Register Item: COA0_TRIM00  -----------------------------------
// SVD Line: 24317

//  <item> SFDITEM_REG__COA0_TRIM00
//    <name> TRIM00 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF000) System Related Trim Value 00 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM00 >> 0) & 0xFFFFFFFF), ((COA0_TRIM00 = (COA0_TRIM00 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM01  -------------------------------
// SVD Line: 24325

unsigned int COA0_TRIM01 __AT (0x1FFFF004);



// -------------------------------  Register Item: COA0_TRIM01  -----------------------------------
// SVD Line: 24325

//  <item> SFDITEM_REG__COA0_TRIM01
//    <name> TRIM01 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF004) System Related Trim Value 01 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM01 >> 0) & 0xFFFFFFFF), ((COA0_TRIM01 = (COA0_TRIM01 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM02  -------------------------------
// SVD Line: 24333

unsigned int COA0_TRIM02 __AT (0x1FFFF008);



// -------------------------------  Register Item: COA0_TRIM02  -----------------------------------
// SVD Line: 24333

//  <item> SFDITEM_REG__COA0_TRIM02
//    <name> TRIM02 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF008) System Related Trim Value 02 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM02 >> 0) & 0xFFFFFFFF), ((COA0_TRIM02 = (COA0_TRIM02 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM03  -------------------------------
// SVD Line: 24341

unsigned int COA0_TRIM03 __AT (0x1FFFF00C);



// -------------------------------  Register Item: COA0_TRIM03  -----------------------------------
// SVD Line: 24341

//  <item> SFDITEM_REG__COA0_TRIM03
//    <name> TRIM03 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF00C) System Related Trim Value 03 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM03 >> 0) & 0xFFFFFFFF), ((COA0_TRIM03 = (COA0_TRIM03 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM04  -------------------------------
// SVD Line: 24349

unsigned int COA0_TRIM04 __AT (0x1FFFF010);



// -------------------------------  Register Item: COA0_TRIM04  -----------------------------------
// SVD Line: 24349

//  <item> SFDITEM_REG__COA0_TRIM04
//    <name> TRIM04 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF010) System Related Trim Value 04 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM04 >> 0) & 0xFFFFFFFF), ((COA0_TRIM04 = (COA0_TRIM04 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM05  -------------------------------
// SVD Line: 24357

unsigned int COA0_TRIM05 __AT (0x1FFFF014);



// -------------------------------  Register Item: COA0_TRIM05  -----------------------------------
// SVD Line: 24357

//  <item> SFDITEM_REG__COA0_TRIM05
//    <name> TRIM05 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF014) System Related Trim Value 05 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM05 >> 0) & 0xFFFFFFFF), ((COA0_TRIM05 = (COA0_TRIM05 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM06  -------------------------------
// SVD Line: 24365

unsigned int COA0_TRIM06 __AT (0x1FFFF018);



// -------------------------------  Register Item: COA0_TRIM06  -----------------------------------
// SVD Line: 24365

//  <item> SFDITEM_REG__COA0_TRIM06
//    <name> TRIM06 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF018) System Related Trim Value 06 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM06 >> 0) & 0xFFFFFFFF), ((COA0_TRIM06 = (COA0_TRIM06 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM07  -------------------------------
// SVD Line: 24373

unsigned int COA0_TRIM07 __AT (0x1FFFF01C);



// -------------------------------  Register Item: COA0_TRIM07  -----------------------------------
// SVD Line: 24373

//  <item> SFDITEM_REG__COA0_TRIM07
//    <name> TRIM07 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF01C) System Related Trim Value 07 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM07 >> 0) & 0xFFFFFFFF), ((COA0_TRIM07 = (COA0_TRIM07 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM08  -------------------------------
// SVD Line: 24381

unsigned int COA0_TRIM08 __AT (0x1FFFF020);



// -------------------------------  Register Item: COA0_TRIM08  -----------------------------------
// SVD Line: 24381

//  <item> SFDITEM_REG__COA0_TRIM08
//    <name> TRIM08 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF020) System Related Trim Value 08 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM08 >> 0) & 0xFFFFFFFF), ((COA0_TRIM08 = (COA0_TRIM08 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM09  -------------------------------
// SVD Line: 24389

unsigned int COA0_TRIM09 __AT (0x1FFFF024);



// -------------------------------  Register Item: COA0_TRIM09  -----------------------------------
// SVD Line: 24389

//  <item> SFDITEM_REG__COA0_TRIM09
//    <name> TRIM09 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF024) System Related Trim Value 09 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM09 >> 0) & 0xFFFFFFFF), ((COA0_TRIM09 = (COA0_TRIM09 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM10  -------------------------------
// SVD Line: 24397

unsigned int COA0_TRIM10 __AT (0x1FFFF028);



// -------------------------------  Register Item: COA0_TRIM10  -----------------------------------
// SVD Line: 24397

//  <item> SFDITEM_REG__COA0_TRIM10
//    <name> TRIM10 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF028) System Related Trim Value 10 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM10 >> 0) & 0xFFFFFFFF), ((COA0_TRIM10 = (COA0_TRIM10 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM11  -------------------------------
// SVD Line: 24405

unsigned int COA0_TRIM11 __AT (0x1FFFF02C);



// -------------------------------  Register Item: COA0_TRIM11  -----------------------------------
// SVD Line: 24405

//  <item> SFDITEM_REG__COA0_TRIM11
//    <name> TRIM11 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF02C) System Related Trim Value 11 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM11 >> 0) & 0xFFFFFFFF), ((COA0_TRIM11 = (COA0_TRIM11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM12  -------------------------------
// SVD Line: 24413

unsigned int COA0_TRIM12 __AT (0x1FFFF030);



// -------------------------------  Register Item: COA0_TRIM12  -----------------------------------
// SVD Line: 24413

//  <item> SFDITEM_REG__COA0_TRIM12
//    <name> TRIM12 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF030) System Related Trim Value 12 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM12 >> 0) & 0xFFFFFFFF), ((COA0_TRIM12 = (COA0_TRIM12 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM13  -------------------------------
// SVD Line: 24421

unsigned int COA0_TRIM13 __AT (0x1FFFF034);



// -------------------------------  Register Item: COA0_TRIM13  -----------------------------------
// SVD Line: 24421

//  <item> SFDITEM_REG__COA0_TRIM13
//    <name> TRIM13 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF034) System Related Trim Value 13 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM13 >> 0) & 0xFFFFFFFF), ((COA0_TRIM13 = (COA0_TRIM13 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM14  -------------------------------
// SVD Line: 24429

unsigned int COA0_TRIM14 __AT (0x1FFFF038);



// -------------------------------  Register Item: COA0_TRIM14  -----------------------------------
// SVD Line: 24429

//  <item> SFDITEM_REG__COA0_TRIM14
//    <name> TRIM14 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF038) System Related Trim Value 14 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM14 >> 0) & 0xFFFFFFFF), ((COA0_TRIM14 = (COA0_TRIM14 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM15  -------------------------------
// SVD Line: 24437

unsigned int COA0_TRIM15 __AT (0x1FFFF03C);



// -------------------------------  Register Item: COA0_TRIM15  -----------------------------------
// SVD Line: 24437

//  <item> SFDITEM_REG__COA0_TRIM15
//    <name> TRIM15 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF03C) System Related Trim Value 15 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM15 >> 0) & 0xFFFFFFFF), ((COA0_TRIM15 = (COA0_TRIM15 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM16  -------------------------------
// SVD Line: 24445

unsigned int COA0_TRIM16 __AT (0x1FFFF040);



// -------------------------------  Register Item: COA0_TRIM16  -----------------------------------
// SVD Line: 24445

//  <item> SFDITEM_REG__COA0_TRIM16
//    <name> TRIM16 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF040) System Related Trim Value 16 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM16 >> 0) & 0xFFFFFFFF), ((COA0_TRIM16 = (COA0_TRIM16 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM17  -------------------------------
// SVD Line: 24453

unsigned int COA0_TRIM17 __AT (0x1FFFF044);



// -------------------------------  Register Item: COA0_TRIM17  -----------------------------------
// SVD Line: 24453

//  <item> SFDITEM_REG__COA0_TRIM17
//    <name> TRIM17 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF044) System Related Trim Value 17 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM17 >> 0) & 0xFFFFFFFF), ((COA0_TRIM17 = (COA0_TRIM17 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM18  -------------------------------
// SVD Line: 24461

unsigned int COA0_TRIM18 __AT (0x1FFFF048);



// -------------------------------  Register Item: COA0_TRIM18  -----------------------------------
// SVD Line: 24461

//  <item> SFDITEM_REG__COA0_TRIM18
//    <name> TRIM18 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF048) System Related Trim Value 18 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM18 >> 0) & 0xFFFFFFFF), ((COA0_TRIM18 = (COA0_TRIM18 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM19  -------------------------------
// SVD Line: 24469

unsigned int COA0_TRIM19 __AT (0x1FFFF04C);



// -------------------------------  Register Item: COA0_TRIM19  -----------------------------------
// SVD Line: 24469

//  <item> SFDITEM_REG__COA0_TRIM19
//    <name> TRIM19 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF04C) System Related Trim Value 19 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM19 >> 0) & 0xFFFFFFFF), ((COA0_TRIM19 = (COA0_TRIM19 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ------------------------  Register Item Address: COA0_CONF_MF1CNFIG  ---------------------------
// SVD Line: 24477

unsigned int COA0_CONF_MF1CNFIG __AT (0x1FFFF050);



// --------------------------  Field Item: COA0_CONF_MF1CNFIG_XYCDN  ------------------------------
// SVD Line: 24485

//  <item> SFDITEM_FIELD__COA0_CONF_MF1CNFIG_XYCDN
//    <name> XYCDN </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x1FFFF050) X and Y Coordinates </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_CONF_MF1CNFIG >> 0) & 0xFFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: COA0_CONF_MF1CNFIG  -------------------------------
// SVD Line: 24477

//  <rtree> SFDITEM_REG__COA0_CONF_MF1CNFIG
//    <name> CONF_MF1CNFIG </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x1FFFF050) Manufacture Information 1 </i>
//    <loc> ( (unsigned int)((COA0_CONF_MF1CNFIG >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__COA0_CONF_MF1CNFIG_XYCDN </item>
//  </rtree>
//  


// ------------------------  Register Item Address: COA0_CONF_MF2CNFIG  ---------------------------
// SVD Line: 24493

unsigned int COA0_CONF_MF2CNFIG __AT (0x1FFFF054);



// --------------------------  Field Item: COA0_CONF_MF2CNFIG_LOTNO  ------------------------------
// SVD Line: 24501

//  <item> SFDITEM_FIELD__COA0_CONF_MF2CNFIG_LOTNO
//    <name> LOTNO </name>
//    <r> 
//    <i> [Bits 31..8] RO (@ 0x1FFFF054) Lot Number [23:0] </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_CONF_MF2CNFIG >> 8) & 0xFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// --------------------------  Field Item: COA0_CONF_MF2CNFIG_WAFNO  ------------------------------
// SVD Line: 24507

//  <item> SFDITEM_FIELD__COA0_CONF_MF2CNFIG_WAFNO
//    <name> WAFNO </name>
//    <r> 
//    <i> [Bits 7..0] RO (@ 0x1FFFF054) Wafer Number </i>
//    <edit> 
//      <loc> ( (unsigned char)((COA0_CONF_MF2CNFIG >> 0) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: COA0_CONF_MF2CNFIG  -------------------------------
// SVD Line: 24493

//  <rtree> SFDITEM_REG__COA0_CONF_MF2CNFIG
//    <name> CONF_MF2CNFIG </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x1FFFF054) Manufacture Information 2 </i>
//    <loc> ( (unsigned int)((COA0_CONF_MF2CNFIG >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__COA0_CONF_MF2CNFIG_LOTNO </item>
//    <item> SFDITEM_FIELD__COA0_CONF_MF2CNFIG_WAFNO </item>
//  </rtree>
//  


// ------------------------  Register Item Address: COA0_CONF_MF3CNFIG  ---------------------------
// SVD Line: 24515

unsigned int COA0_CONF_MF3CNFIG __AT (0x1FFFF058);



// --------------------------  Field Item: COA0_CONF_MF3CNFIG_LOTNO  ------------------------------
// SVD Line: 24523

//  <item> SFDITEM_FIELD__COA0_CONF_MF3CNFIG_LOTNO
//    <name> LOTNO </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x1FFFF058) Lot Number [55:24] </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_CONF_MF3CNFIG >> 0) & 0xFFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: COA0_CONF_MF3CNFIG  -------------------------------
// SVD Line: 24515

//  <rtree> SFDITEM_REG__COA0_CONF_MF3CNFIG
//    <name> CONF_MF3CNFIG </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x1FFFF058) Manufacture Information 3 </i>
//    <loc> ( (unsigned int)((COA0_CONF_MF3CNFIG >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__COA0_CONF_MF3CNFIG_LOTNO </item>
//  </rtree>
//  


// ------------------------  Register Item Address: COA0_CONF_MF4CNFIG  ---------------------------
// SVD Line: 24531

unsigned int COA0_CONF_MF4CNFIG __AT (0x1FFFF05C);



// --------------------------  Field Item: COA0_CONF_MF4CNFIG_LOTNO  ------------------------------
// SVD Line: 24539

//  <item> SFDITEM_FIELD__COA0_CONF_MF4CNFIG_LOTNO
//    <name> LOTNO </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x1FFFF05C) Lot Number [87:56] </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_CONF_MF4CNFIG >> 0) & 0xFFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register RTree: COA0_CONF_MF4CNFIG  -------------------------------
// SVD Line: 24531

//  <rtree> SFDITEM_REG__COA0_CONF_MF4CNFIG
//    <name> CONF_MF4CNFIG </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x1FFFF05C) Manufacture Information 4 </i>
//    <loc> ( (unsigned int)((COA0_CONF_MF4CNFIG >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__COA0_CONF_MF4CNFIG_LOTNO </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: COA0_TRIM24  -------------------------------
// SVD Line: 24547

unsigned int COA0_TRIM24 __AT (0x1FFFF060);



// -------------------------------  Register Item: COA0_TRIM24  -----------------------------------
// SVD Line: 24547

//  <item> SFDITEM_REG__COA0_TRIM24
//    <name> TRIM24 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF060) System Related Trim Value 24 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM24 >> 0) & 0xFFFFFFFF), ((COA0_TRIM24 = (COA0_TRIM24 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM25  -------------------------------
// SVD Line: 24555

unsigned int COA0_TRIM25 __AT (0x1FFFF064);



// -------------------------------  Register Item: COA0_TRIM25  -----------------------------------
// SVD Line: 24555

//  <item> SFDITEM_REG__COA0_TRIM25
//    <name> TRIM25 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF064) System Related Trim Value 25 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM25 >> 0) & 0xFFFFFFFF), ((COA0_TRIM25 = (COA0_TRIM25 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM26  -------------------------------
// SVD Line: 24563

unsigned int COA0_TRIM26 __AT (0x1FFFF068);



// -------------------------------  Register Item: COA0_TRIM26  -----------------------------------
// SVD Line: 24563

//  <item> SFDITEM_REG__COA0_TRIM26
//    <name> TRIM26 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF068) System Related Trim Value 26 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM26 >> 0) & 0xFFFFFFFF), ((COA0_TRIM26 = (COA0_TRIM26 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM27  -------------------------------
// SVD Line: 24571

unsigned int COA0_TRIM27 __AT (0x1FFFF06C);



// -------------------------------  Register Item: COA0_TRIM27  -----------------------------------
// SVD Line: 24571

//  <item> SFDITEM_REG__COA0_TRIM27
//    <name> TRIM27 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF06C) System Related Trim Value 27 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM27 >> 0) & 0xFFFFFFFF), ((COA0_TRIM27 = (COA0_TRIM27 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM28  -------------------------------
// SVD Line: 24579

unsigned int COA0_TRIM28 __AT (0x1FFFF070);



// -------------------------------  Register Item: COA0_TRIM28  -----------------------------------
// SVD Line: 24579

//  <item> SFDITEM_REG__COA0_TRIM28
//    <name> TRIM28 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF070) System Related Trim Value 28 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM28 >> 0) & 0xFFFFFFFF), ((COA0_TRIM28 = (COA0_TRIM28 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM29  -------------------------------
// SVD Line: 24587

unsigned int COA0_TRIM29 __AT (0x1FFFF074);



// -------------------------------  Register Item: COA0_TRIM29  -----------------------------------
// SVD Line: 24587

//  <item> SFDITEM_REG__COA0_TRIM29
//    <name> TRIM29 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF074) System Related Trim Value 29 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM29 >> 0) & 0xFFFFFFFF), ((COA0_TRIM29 = (COA0_TRIM29 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM30  -------------------------------
// SVD Line: 24595

unsigned int COA0_TRIM30 __AT (0x1FFFF078);



// -------------------------------  Register Item: COA0_TRIM30  -----------------------------------
// SVD Line: 24595

//  <item> SFDITEM_REG__COA0_TRIM30
//    <name> TRIM30 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF078) System Related Trim Value 30 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM30 >> 0) & 0xFFFFFFFF), ((COA0_TRIM30 = (COA0_TRIM30 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA0_TRIM31  -------------------------------
// SVD Line: 24603

unsigned int COA0_TRIM31 __AT (0x1FFFF07C);



// -------------------------------  Register Item: COA0_TRIM31  -----------------------------------
// SVD Line: 24603

//  <item> SFDITEM_REG__COA0_TRIM31
//    <name> TRIM31 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF07C) System Related Trim Value 31 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA0_TRIM31 >> 0) & 0xFFFFFFFF), ((COA0_TRIM31 = (COA0_TRIM31 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------------  Peripheral View: COA0  -------------------------------------
// SVD Line: 24303

//  <view> COA0
//    <name> COA0 </name>
//    <item> SFDITEM_REG__COA0_TRIM00 </item>
//    <item> SFDITEM_REG__COA0_TRIM01 </item>
//    <item> SFDITEM_REG__COA0_TRIM02 </item>
//    <item> SFDITEM_REG__COA0_TRIM03 </item>
//    <item> SFDITEM_REG__COA0_TRIM04 </item>
//    <item> SFDITEM_REG__COA0_TRIM05 </item>
//    <item> SFDITEM_REG__COA0_TRIM06 </item>
//    <item> SFDITEM_REG__COA0_TRIM07 </item>
//    <item> SFDITEM_REG__COA0_TRIM08 </item>
//    <item> SFDITEM_REG__COA0_TRIM09 </item>
//    <item> SFDITEM_REG__COA0_TRIM10 </item>
//    <item> SFDITEM_REG__COA0_TRIM11 </item>
//    <item> SFDITEM_REG__COA0_TRIM12 </item>
//    <item> SFDITEM_REG__COA0_TRIM13 </item>
//    <item> SFDITEM_REG__COA0_TRIM14 </item>
//    <item> SFDITEM_REG__COA0_TRIM15 </item>
//    <item> SFDITEM_REG__COA0_TRIM16 </item>
//    <item> SFDITEM_REG__COA0_TRIM17 </item>
//    <item> SFDITEM_REG__COA0_TRIM18 </item>
//    <item> SFDITEM_REG__COA0_TRIM19 </item>
//    <item> SFDITEM_REG__COA0_CONF_MF1CNFIG </item>
//    <item> SFDITEM_REG__COA0_CONF_MF2CNFIG </item>
//    <item> SFDITEM_REG__COA0_CONF_MF3CNFIG </item>
//    <item> SFDITEM_REG__COA0_CONF_MF4CNFIG </item>
//    <item> SFDITEM_REG__COA0_TRIM24 </item>
//    <item> SFDITEM_REG__COA0_TRIM25 </item>
//    <item> SFDITEM_REG__COA0_TRIM26 </item>
//    <item> SFDITEM_REG__COA0_TRIM27 </item>
//    <item> SFDITEM_REG__COA0_TRIM28 </item>
//    <item> SFDITEM_REG__COA0_TRIM29 </item>
//    <item> SFDITEM_REG__COA0_TRIM30 </item>
//    <item> SFDITEM_REG__COA0_TRIM31 </item>
//  </view>
//  


// ---------------------------  Register Item Address: COA1_RPCNFIG  ------------------------------
// SVD Line: 24627

unsigned int COA1_RPCNFIG __AT (0x1FFFF200);



// -----------------------------  Field Item: COA1_RPCNFIG_WTIDKY  --------------------------------
// SVD Line: 24636

//  <item> SFDITEM_FIELD__COA1_RPCNFIG_WTIDKY
//    <name> WTIDKY </name>
//    <r> 
//    <i> [Bits 31..4] RO (@ 0x1FFFF200) Write Identification Key (0x69c8a27) </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA1_RPCNFIG >> 4) & 0xFFFFFFF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: COA1_RPCNFIG_READP  ---------------------------------
// SVD Line: 24649

//  <item> SFDITEM_FIELD__COA1_RPCNFIG_READP
//    <name> READP </name>
//    <r> 
//    <i> [Bits 1..0] RO (@ 0x1FFFF200) \nRead Protection for Flash Memory Area\n0 : Level2 = 1. Not readable/erasable/writable by 'Debug' / 'Instruction from RAM'  2. Bulk erasable only by 'Instruction from RAM' / 'Debug'  3. Readable/erasable/writable by 'Instruction from Flash Memory'\n1 : Reserved - do not use\n2 : Level1 = 1. Not readable/erasable/writable by 'Debug'  2. Bulk erasable only by 'Debug'  3. Readable/erasable/writable by 'Instruction from Flash Memory and RAM'\n3 : Level0 = No restriction for read/erase/write. </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_RPCNFIG ) </loc>
//      <o.1..0> READP
//        <0=> 0: Level2 = 1. Not readable/erasable/writable by 'Debug' / 'Instruction from RAM'  2. Bulk erasable only by 'Instruction from RAM' / 'Debug'  3. Readable/erasable/writable by 'Instruction from Flash Memory'
//        <1=> 1: 
//        <2=> 2: Level1 = 1. Not readable/erasable/writable by 'Debug'  2. Bulk erasable only by 'Debug'  3. Readable/erasable/writable by 'Instruction from Flash Memory and RAM'
//        <3=> 3: Level0 = No restriction for read/erase/write.
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: COA1_RPCNFIG  ----------------------------------
// SVD Line: 24627

//  <rtree> SFDITEM_REG__COA1_RPCNFIG
//    <name> RPCNFIG </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x1FFFF200) Configuration for Read Protection </i>
//    <loc> ( (unsigned int)((COA1_RPCNFIG >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__COA1_RPCNFIG_WTIDKY </item>
//    <item> SFDITEM_FIELD__COA1_RPCNFIG_READP </item>
//  </rtree>
//  


// --------------------------  Register Item Address: COA1_WDTCNFIG  ------------------------------
// SVD Line: 24682

unsigned int COA1_WDTCNFIG __AT (0x1FFFF20C);



// -----------------------------  Field Item: COA1_WDTCNFIG_WRCMF  --------------------------------
// SVD Line: 24691

//  <item> SFDITEM_FIELD__COA1_WDTCNFIG_WRCMF
//    <name> WRCMF </name>
//    <r> 
//    <i> [Bits 15..4] RO (@ 0x1FFFF20C) Watch-Dog Timer RC Oscillator Master Configuration </i>
//    <edit> 
//      <loc> ( (unsigned short)((COA1_WDTCNFIG >> 4) & 0xFFF) ) </loc>
//    </edit>
//  </item>
//  


// ----------------------------  Field Item: COA1_WDTCNFIG_WCLKMF  --------------------------------
// SVD Line: 24714

//  <item> SFDITEM_FIELD__COA1_WDTCNFIG_WCLKMF
//    <name> WCLKMF </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x1FFFF20C) \nWatch-Dog Timer Clock Selection Master Configuration\n0 : BySW = By S/W (PPCLKSR Register)\n1 : AlwaysWDTRC = Always WDTRC </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_WDTCNFIG ) </loc>
//      <o.2..2> WCLKMF
//        <0=> 0: BySW = By S/W (PPCLKSR Register)
//        <1=> 1: AlwaysWDTRC = Always WDTRC
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: COA1_WDTCNFIG_WRSTMF  --------------------------------
// SVD Line: 24732

//  <item> SFDITEM_FIELD__COA1_WDTCNFIG_WRSTMF
//    <name> WRSTMF </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x1FFFF20C) \nWatch-Dog Timer Reset Enable Master Configuration\n0 : AlwaysEnable = Always Enable\n1 : BySW = By S/W (WDTCR Register) </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_WDTCNFIG ) </loc>
//      <o.1..1> WRSTMF
//        <0=> 0: AlwaysEnable = Always Enable
//        <1=> 1: BySW = By S/W (WDTCR Register)
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: COA1_WDTCNFIG_WCNTMF  --------------------------------
// SVD Line: 24750

//  <item> SFDITEM_FIELD__COA1_WDTCNFIG_WCNTMF
//    <name> WCNTMF </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x1FFFF20C) \nWatch-Dog Timer Counter Enable Master Configuration\n0 : AlwaysEnable = Always Enable\n1 : BySW = By S/W (WDTCR Register) </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_WDTCNFIG ) </loc>
//      <o.0..0> WCNTMF
//        <0=> 0: AlwaysEnable = Always Enable
//        <1=> 1: BySW = By S/W (WDTCR Register)
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: COA1_WDTCNFIG  ---------------------------------
// SVD Line: 24682

//  <rtree> SFDITEM_REG__COA1_WDTCNFIG
//    <name> WDTCNFIG </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x1FFFF20C) Configuration for Watch-Dog Timer </i>
//    <loc> ( (unsigned int)((COA1_WDTCNFIG >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__COA1_WDTCNFIG_WRCMF </item>
//    <item> SFDITEM_FIELD__COA1_WDTCNFIG_WCLKMF </item>
//    <item> SFDITEM_FIELD__COA1_WDTCNFIG_WRSTMF </item>
//    <item> SFDITEM_FIELD__COA1_WDTCNFIG_WCNTMF </item>
//  </rtree>
//  


// --------------------------  Register Item Address: COA1_LVRCNFIG  ------------------------------
// SVD Line: 24770

unsigned int COA1_LVRCNFIG __AT (0x1FFFF210);



// ----------------------------  Field Item: COA1_LVRCNFIG_LVRENM  --------------------------------
// SVD Line: 24779

//  <item> SFDITEM_FIELD__COA1_LVRCNFIG_LVRENM
//    <name> LVRENM </name>
//    <r> 
//    <i> [Bits 15..8] RO (@ 0x1FFFF210) LVR Reset Operation Control Master Configuration </i>
//    <edit> 
//      <loc> ( (unsigned char)((COA1_LVRCNFIG >> 8) & 0xFF) ) </loc>
//    </edit>
//  </item>
//  


// -----------------------------  Field Item: COA1_LVRCNFIG_LVRVS  --------------------------------
// SVD Line: 24797

//  <item> SFDITEM_FIELD__COA1_LVRCNFIG_LVRVS
//    <name> LVRVS </name>
//    <r> 
//    <i> [Bits 2..0] RO (@ 0x1FFFF210) \nLVR Voltage Selection\n0 : 2p65V = 2.65V\n1 : 2p50V = 2.50V\n2 : 2p35V = 2.35V\n3 : 2p20V = 2.20V\n4 : 2p05V = 2.05V\n5 : 1p90V = 1.90V\n6 : 1p75V = 1.75V\n7 : 1p50V = 1.50V </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_LVRCNFIG ) </loc>
//      <o.2..0> LVRVS
//        <0=> 0: 2p65V = 2.65V
//        <1=> 1: 2p50V = 2.50V
//        <2=> 2: 2p35V = 2.35V
//        <3=> 3: 2p20V = 2.20V
//        <4=> 4: 2p05V = 2.05V
//        <5=> 5: 1p90V = 1.90V
//        <6=> 6: 1p75V = 1.75V
//        <7=> 7: 1p50V = 1.50V
//    </combo>
//  </item>
//  


// ------------------------------  Register RTree: COA1_LVRCNFIG  ---------------------------------
// SVD Line: 24770

//  <rtree> SFDITEM_REG__COA1_LVRCNFIG
//    <name> LVRCNFIG </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x1FFFF210) Configuration for Low Voltage Reset </i>
//    <loc> ( (unsigned int)((COA1_LVRCNFIG >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__COA1_LVRCNFIG_LVRENM </item>
//    <item> SFDITEM_FIELD__COA1_LVRCNFIG_LVRVS </item>
//  </rtree>
//  


// --------------------------  Register Item Address: COA1_CNFIGWTP1  -----------------------------
// SVD Line: 24847

unsigned int COA1_CNFIGWTP1 __AT (0x1FFFF214);



// ----------------------------  Field Item: COA1_CNFIGWTP1_CP3WP  --------------------------------
// SVD Line: 24856

//  <item> SFDITEM_FIELD__COA1_CNFIGWTP1_CP3WP
//    <name> CP3WP </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x1FFFF214) \nConfigure Option Page 3 Erase/Write Protection\n0 : Enable = Enable protection. (Not erasable/writable by instruction)\n1 : Disable = Disable protection. (Erasable/writable by instruction) </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_CNFIGWTP1 ) </loc>
//      <o.2..2> CP3WP
//        <0=> 0: Enable = Enable protection. (Not erasable/writable by instruction)
//        <1=> 1: Disable = Disable protection. (Erasable/writable by instruction)
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: COA1_CNFIGWTP1_CP2WP  --------------------------------
// SVD Line: 24874

//  <item> SFDITEM_FIELD__COA1_CNFIGWTP1_CP2WP
//    <name> CP2WP </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x1FFFF214) \nConfigure Option Page 2 Erase/Write Protection\n0 : Enable = Enable protection. (Not erasable/writable by instruction)\n1 : Disable = Disable protection. (Erasable/writable by instruction) </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_CNFIGWTP1 ) </loc>
//      <o.1..1> CP2WP
//        <0=> 0: Enable = Enable protection. (Not erasable/writable by instruction)
//        <1=> 1: Disable = Disable protection. (Erasable/writable by instruction)
//    </combo>
//  </item>
//  


// ----------------------------  Field Item: COA1_CNFIGWTP1_CP1WP  --------------------------------
// SVD Line: 24892

//  <item> SFDITEM_FIELD__COA1_CNFIGWTP1_CP1WP
//    <name> CP1WP </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x1FFFF214) \nConfigure Option Page 1 Erase/Write Protection\n0 : Enable = Enable protection. (Not erasable/writable by instruction)\n1 : Disable = Disable protection. (Erasable/writable by instruction) </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_CNFIGWTP1 ) </loc>
//      <o.0..0> CP1WP
//        <0=> 0: Enable = Enable protection. (Not erasable/writable by instruction)
//        <1=> 1: Disable = Disable protection. (Erasable/writable by instruction)
//    </combo>
//  </item>
//  


// -----------------------------  Register RTree: COA1_CNFIGWTP1  ---------------------------------
// SVD Line: 24847

//  <rtree> SFDITEM_REG__COA1_CNFIGWTP1
//    <name> CNFIGWTP1 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x1FFFF214) Erase/Write Protection for Configure Option Page 1/2/3 </i>
//    <loc> ( (unsigned int)((COA1_CNFIGWTP1 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__COA1_CNFIGWTP1_CP3WP </item>
//    <item> SFDITEM_FIELD__COA1_CNFIGWTP1_CP2WP </item>
//    <item> SFDITEM_FIELD__COA1_CNFIGWTP1_CP1WP </item>
//  </rtree>
//  


// ---------------------------  Register Item Address: COA1_FMWTP1  -------------------------------
// SVD Line: 24912

unsigned int COA1_FMWTP1 __AT (0x1FFFF240);



// -----------------------------  Field Item: COA1_FMWTP1_SWTP31  ---------------------------------
// SVD Line: 24920

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP31
//    <name> SWTP31 </name>
//    <r> 
//    <i> [Bit 31] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 31\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.31..31> SWTP31
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: COA1_FMWTP1_SWTP30  ---------------------------------
// SVD Line: 24938

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP30
//    <name> SWTP30 </name>
//    <r> 
//    <i> [Bit 30] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 30\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.30..30> SWTP30
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: COA1_FMWTP1_SWTP29  ---------------------------------
// SVD Line: 24956

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP29
//    <name> SWTP29 </name>
//    <r> 
//    <i> [Bit 29] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 29\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.29..29> SWTP29
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: COA1_FMWTP1_SWTP28  ---------------------------------
// SVD Line: 24974

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP28
//    <name> SWTP28 </name>
//    <r> 
//    <i> [Bit 28] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 28\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.28..28> SWTP28
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: COA1_FMWTP1_SWTP27  ---------------------------------
// SVD Line: 24992

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP27
//    <name> SWTP27 </name>
//    <r> 
//    <i> [Bit 27] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 27\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.27..27> SWTP27
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: COA1_FMWTP1_SWTP26  ---------------------------------
// SVD Line: 25010

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP26
//    <name> SWTP26 </name>
//    <r> 
//    <i> [Bit 26] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 26\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.26..26> SWTP26
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: COA1_FMWTP1_SWTP25  ---------------------------------
// SVD Line: 25028

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP25
//    <name> SWTP25 </name>
//    <r> 
//    <i> [Bit 25] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 25\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.25..25> SWTP25
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: COA1_FMWTP1_SWTP24  ---------------------------------
// SVD Line: 25046

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP24
//    <name> SWTP24 </name>
//    <r> 
//    <i> [Bit 24] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 24\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.24..24> SWTP24
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: COA1_FMWTP1_SWTP23  ---------------------------------
// SVD Line: 25064

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP23
//    <name> SWTP23 </name>
//    <r> 
//    <i> [Bit 23] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 23\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.23..23> SWTP23
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: COA1_FMWTP1_SWTP22  ---------------------------------
// SVD Line: 25082

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP22
//    <name> SWTP22 </name>
//    <r> 
//    <i> [Bit 22] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 22\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.22..22> SWTP22
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: COA1_FMWTP1_SWTP21  ---------------------------------
// SVD Line: 25100

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP21
//    <name> SWTP21 </name>
//    <r> 
//    <i> [Bit 21] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 21\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.21..21> SWTP21
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: COA1_FMWTP1_SWTP20  ---------------------------------
// SVD Line: 25118

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP20
//    <name> SWTP20 </name>
//    <r> 
//    <i> [Bit 20] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 20\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.20..20> SWTP20
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: COA1_FMWTP1_SWTP19  ---------------------------------
// SVD Line: 25136

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP19
//    <name> SWTP19 </name>
//    <r> 
//    <i> [Bit 19] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 19\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.19..19> SWTP19
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: COA1_FMWTP1_SWTP18  ---------------------------------
// SVD Line: 25154

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP18
//    <name> SWTP18 </name>
//    <r> 
//    <i> [Bit 18] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 18\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.18..18> SWTP18
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: COA1_FMWTP1_SWTP17  ---------------------------------
// SVD Line: 25172

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP17
//    <name> SWTP17 </name>
//    <r> 
//    <i> [Bit 17] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 17\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.17..17> SWTP17
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: COA1_FMWTP1_SWTP16  ---------------------------------
// SVD Line: 25190

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP16
//    <name> SWTP16 </name>
//    <r> 
//    <i> [Bit 16] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 16\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.16..16> SWTP16
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: COA1_FMWTP1_SWTP15  ---------------------------------
// SVD Line: 25208

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP15
//    <name> SWTP15 </name>
//    <r> 
//    <i> [Bit 15] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 15\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.15..15> SWTP15
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: COA1_FMWTP1_SWTP14  ---------------------------------
// SVD Line: 25226

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP14
//    <name> SWTP14 </name>
//    <r> 
//    <i> [Bit 14] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 14\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.14..14> SWTP14
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: COA1_FMWTP1_SWTP13  ---------------------------------
// SVD Line: 25244

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP13
//    <name> SWTP13 </name>
//    <r> 
//    <i> [Bit 13] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 13\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.13..13> SWTP13
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: COA1_FMWTP1_SWTP12  ---------------------------------
// SVD Line: 25262

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP12
//    <name> SWTP12 </name>
//    <r> 
//    <i> [Bit 12] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 12\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.12..12> SWTP12
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: COA1_FMWTP1_SWTP11  ---------------------------------
// SVD Line: 25280

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP11
//    <name> SWTP11 </name>
//    <r> 
//    <i> [Bit 11] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 11\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.11..11> SWTP11
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// -----------------------------  Field Item: COA1_FMWTP1_SWTP10  ---------------------------------
// SVD Line: 25298

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP10
//    <name> SWTP10 </name>
//    <r> 
//    <i> [Bit 10] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 10\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.10..10> SWTP10
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: COA1_FMWTP1_SWTP9  ---------------------------------
// SVD Line: 25316

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP9
//    <name> SWTP9 </name>
//    <r> 
//    <i> [Bit 9] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 9\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.9..9> SWTP9
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: COA1_FMWTP1_SWTP8  ---------------------------------
// SVD Line: 25334

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP8
//    <name> SWTP8 </name>
//    <r> 
//    <i> [Bit 8] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 8\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.8..8> SWTP8
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: COA1_FMWTP1_SWTP7  ---------------------------------
// SVD Line: 25352

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP7
//    <name> SWTP7 </name>
//    <r> 
//    <i> [Bit 7] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 7\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.7..7> SWTP7
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: COA1_FMWTP1_SWTP6  ---------------------------------
// SVD Line: 25370

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP6
//    <name> SWTP6 </name>
//    <r> 
//    <i> [Bit 6] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 6\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.6..6> SWTP6
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: COA1_FMWTP1_SWTP5  ---------------------------------
// SVD Line: 25388

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP5
//    <name> SWTP5 </name>
//    <r> 
//    <i> [Bit 5] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 5\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.5..5> SWTP5
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: COA1_FMWTP1_SWTP4  ---------------------------------
// SVD Line: 25406

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP4
//    <name> SWTP4 </name>
//    <r> 
//    <i> [Bit 4] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 4\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.4..4> SWTP4
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: COA1_FMWTP1_SWTP3  ---------------------------------
// SVD Line: 25424

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP3
//    <name> SWTP3 </name>
//    <r> 
//    <i> [Bit 3] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 3\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.3..3> SWTP3
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: COA1_FMWTP1_SWTP2  ---------------------------------
// SVD Line: 25442

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP2
//    <name> SWTP2 </name>
//    <r> 
//    <i> [Bit 2] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 2\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.2..2> SWTP2
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: COA1_FMWTP1_SWTP1  ---------------------------------
// SVD Line: 25460

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP1
//    <name> SWTP1 </name>
//    <r> 
//    <i> [Bit 1] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 1\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.1..1> SWTP1
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// ------------------------------  Field Item: COA1_FMWTP1_SWTP0  ---------------------------------
// SVD Line: 25478

//  <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP0
//    <name> SWTP0 </name>
//    <r> 
//    <i> [Bit 0] RO (@ 0x1FFFF240) \nFlash Memory Erase/Write Protection 0\n0 : Enable = Protect 'flash memory sector n erase/write'\n1 : Disable = Permit 'flash memory sector n erase/write' </i>
//    <combo> 
//      <loc> ( (unsigned int) COA1_FMWTP1 ) </loc>
//      <o.0..0> SWTP0
//        <0=> 0: Enable = Protect 'flash memory sector n erase/write'
//        <1=> 1: Disable = Permit 'flash memory sector n erase/write'
//    </combo>
//  </item>
//  


// -------------------------------  Register RTree: COA1_FMWTP1  ----------------------------------
// SVD Line: 24912

//  <rtree> SFDITEM_REG__COA1_FMWTP1
//    <name> FMWTP1 </name>
//    <r> 
//    <i> [Bits 31..0] RO (@ 0x1FFFF240) Erase/Write Protection for Flash Memory </i>
//    <loc> ( (unsigned int)((COA1_FMWTP1 >> 0) & 0xFFFFFFFF) ) </loc>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP31 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP30 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP29 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP28 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP27 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP26 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP25 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP24 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP23 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP22 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP21 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP20 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP19 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP18 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP17 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP16 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP15 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP14 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP13 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP12 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP11 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP10 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP9 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP8 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP7 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP6 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP5 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP4 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP3 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP2 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP1 </item>
//    <item> SFDITEM_FIELD__COA1_FMWTP1_SWTP0 </item>
//  </rtree>
//  


// ----------------------------------  Peripheral View: COA1  -------------------------------------
// SVD Line: 24613

//  <view> COA1
//    <name> COA1 </name>
//    <item> SFDITEM_REG__COA1_RPCNFIG </item>
//    <item> SFDITEM_REG__COA1_WDTCNFIG </item>
//    <item> SFDITEM_REG__COA1_LVRCNFIG </item>
//    <item> SFDITEM_REG__COA1_CNFIGWTP1 </item>
//    <item> SFDITEM_REG__COA1_FMWTP1 </item>
//  </view>
//  


// ---------------------------  Register Item Address: COA2_UDATA00  ------------------------------
// SVD Line: 25514

unsigned int COA2_UDATA00 __AT (0x1FFFF400);



// -------------------------------  Register Item: COA2_UDATA00  ----------------------------------
// SVD Line: 25514

//  <item> SFDITEM_REG__COA2_UDATA00
//    <name> UDATA00 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF400) User Data 00 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA00 >> 0) & 0xFFFFFFFF), ((COA2_UDATA00 = (COA2_UDATA00 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA01  ------------------------------
// SVD Line: 25522

unsigned int COA2_UDATA01 __AT (0x1FFFF404);



// -------------------------------  Register Item: COA2_UDATA01  ----------------------------------
// SVD Line: 25522

//  <item> SFDITEM_REG__COA2_UDATA01
//    <name> UDATA01 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF404) User Data 01 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA01 >> 0) & 0xFFFFFFFF), ((COA2_UDATA01 = (COA2_UDATA01 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA02  ------------------------------
// SVD Line: 25530

unsigned int COA2_UDATA02 __AT (0x1FFFF408);



// -------------------------------  Register Item: COA2_UDATA02  ----------------------------------
// SVD Line: 25530

//  <item> SFDITEM_REG__COA2_UDATA02
//    <name> UDATA02 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF408) User Data 02 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA02 >> 0) & 0xFFFFFFFF), ((COA2_UDATA02 = (COA2_UDATA02 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA03  ------------------------------
// SVD Line: 25538

unsigned int COA2_UDATA03 __AT (0x1FFFF40C);



// -------------------------------  Register Item: COA2_UDATA03  ----------------------------------
// SVD Line: 25538

//  <item> SFDITEM_REG__COA2_UDATA03
//    <name> UDATA03 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF40C) User Data 03 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA03 >> 0) & 0xFFFFFFFF), ((COA2_UDATA03 = (COA2_UDATA03 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA04  ------------------------------
// SVD Line: 25546

unsigned int COA2_UDATA04 __AT (0x1FFFF410);



// -------------------------------  Register Item: COA2_UDATA04  ----------------------------------
// SVD Line: 25546

//  <item> SFDITEM_REG__COA2_UDATA04
//    <name> UDATA04 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF410) User Data 04 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA04 >> 0) & 0xFFFFFFFF), ((COA2_UDATA04 = (COA2_UDATA04 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA05  ------------------------------
// SVD Line: 25554

unsigned int COA2_UDATA05 __AT (0x1FFFF414);



// -------------------------------  Register Item: COA2_UDATA05  ----------------------------------
// SVD Line: 25554

//  <item> SFDITEM_REG__COA2_UDATA05
//    <name> UDATA05 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF414) User Data 05 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA05 >> 0) & 0xFFFFFFFF), ((COA2_UDATA05 = (COA2_UDATA05 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA06  ------------------------------
// SVD Line: 25562

unsigned int COA2_UDATA06 __AT (0x1FFFF418);



// -------------------------------  Register Item: COA2_UDATA06  ----------------------------------
// SVD Line: 25562

//  <item> SFDITEM_REG__COA2_UDATA06
//    <name> UDATA06 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF418) User Data 06 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA06 >> 0) & 0xFFFFFFFF), ((COA2_UDATA06 = (COA2_UDATA06 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA07  ------------------------------
// SVD Line: 25570

unsigned int COA2_UDATA07 __AT (0x1FFFF41C);



// -------------------------------  Register Item: COA2_UDATA07  ----------------------------------
// SVD Line: 25570

//  <item> SFDITEM_REG__COA2_UDATA07
//    <name> UDATA07 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF41C) User Data 07 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA07 >> 0) & 0xFFFFFFFF), ((COA2_UDATA07 = (COA2_UDATA07 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA08  ------------------------------
// SVD Line: 25578

unsigned int COA2_UDATA08 __AT (0x1FFFF420);



// -------------------------------  Register Item: COA2_UDATA08  ----------------------------------
// SVD Line: 25578

//  <item> SFDITEM_REG__COA2_UDATA08
//    <name> UDATA08 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF420) User Data 08 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA08 >> 0) & 0xFFFFFFFF), ((COA2_UDATA08 = (COA2_UDATA08 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA09  ------------------------------
// SVD Line: 25586

unsigned int COA2_UDATA09 __AT (0x1FFFF424);



// -------------------------------  Register Item: COA2_UDATA09  ----------------------------------
// SVD Line: 25586

//  <item> SFDITEM_REG__COA2_UDATA09
//    <name> UDATA09 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF424) User Data 09 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA09 >> 0) & 0xFFFFFFFF), ((COA2_UDATA09 = (COA2_UDATA09 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA10  ------------------------------
// SVD Line: 25594

unsigned int COA2_UDATA10 __AT (0x1FFFF428);



// -------------------------------  Register Item: COA2_UDATA10  ----------------------------------
// SVD Line: 25594

//  <item> SFDITEM_REG__COA2_UDATA10
//    <name> UDATA10 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF428) User Data 10 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA10 >> 0) & 0xFFFFFFFF), ((COA2_UDATA10 = (COA2_UDATA10 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA11  ------------------------------
// SVD Line: 25602

unsigned int COA2_UDATA11 __AT (0x1FFFF42C);



// -------------------------------  Register Item: COA2_UDATA11  ----------------------------------
// SVD Line: 25602

//  <item> SFDITEM_REG__COA2_UDATA11
//    <name> UDATA11 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF42C) User Data 11 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA11 >> 0) & 0xFFFFFFFF), ((COA2_UDATA11 = (COA2_UDATA11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA12  ------------------------------
// SVD Line: 25610

unsigned int COA2_UDATA12 __AT (0x1FFFF430);



// -------------------------------  Register Item: COA2_UDATA12  ----------------------------------
// SVD Line: 25610

//  <item> SFDITEM_REG__COA2_UDATA12
//    <name> UDATA12 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF430) User Data 12 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA12 >> 0) & 0xFFFFFFFF), ((COA2_UDATA12 = (COA2_UDATA12 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA13  ------------------------------
// SVD Line: 25618

unsigned int COA2_UDATA13 __AT (0x1FFFF434);



// -------------------------------  Register Item: COA2_UDATA13  ----------------------------------
// SVD Line: 25618

//  <item> SFDITEM_REG__COA2_UDATA13
//    <name> UDATA13 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF434) User Data 13 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA13 >> 0) & 0xFFFFFFFF), ((COA2_UDATA13 = (COA2_UDATA13 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA14  ------------------------------
// SVD Line: 25626

unsigned int COA2_UDATA14 __AT (0x1FFFF438);



// -------------------------------  Register Item: COA2_UDATA14  ----------------------------------
// SVD Line: 25626

//  <item> SFDITEM_REG__COA2_UDATA14
//    <name> UDATA14 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF438) User Data 14 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA14 >> 0) & 0xFFFFFFFF), ((COA2_UDATA14 = (COA2_UDATA14 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA15  ------------------------------
// SVD Line: 25634

unsigned int COA2_UDATA15 __AT (0x1FFFF43C);



// -------------------------------  Register Item: COA2_UDATA15  ----------------------------------
// SVD Line: 25634

//  <item> SFDITEM_REG__COA2_UDATA15
//    <name> UDATA15 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF43C) User Data 15 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA15 >> 0) & 0xFFFFFFFF), ((COA2_UDATA15 = (COA2_UDATA15 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA16  ------------------------------
// SVD Line: 25642

unsigned int COA2_UDATA16 __AT (0x1FFFF440);



// -------------------------------  Register Item: COA2_UDATA16  ----------------------------------
// SVD Line: 25642

//  <item> SFDITEM_REG__COA2_UDATA16
//    <name> UDATA16 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF440) User Data 16 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA16 >> 0) & 0xFFFFFFFF), ((COA2_UDATA16 = (COA2_UDATA16 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA17  ------------------------------
// SVD Line: 25650

unsigned int COA2_UDATA17 __AT (0x1FFFF444);



// -------------------------------  Register Item: COA2_UDATA17  ----------------------------------
// SVD Line: 25650

//  <item> SFDITEM_REG__COA2_UDATA17
//    <name> UDATA17 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF444) User Data 17 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA17 >> 0) & 0xFFFFFFFF), ((COA2_UDATA17 = (COA2_UDATA17 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA18  ------------------------------
// SVD Line: 25658

unsigned int COA2_UDATA18 __AT (0x1FFFF448);



// -------------------------------  Register Item: COA2_UDATA18  ----------------------------------
// SVD Line: 25658

//  <item> SFDITEM_REG__COA2_UDATA18
//    <name> UDATA18 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF448) User Data 18 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA18 >> 0) & 0xFFFFFFFF), ((COA2_UDATA18 = (COA2_UDATA18 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA19  ------------------------------
// SVD Line: 25666

unsigned int COA2_UDATA19 __AT (0x1FFFF44C);



// -------------------------------  Register Item: COA2_UDATA19  ----------------------------------
// SVD Line: 25666

//  <item> SFDITEM_REG__COA2_UDATA19
//    <name> UDATA19 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF44C) User Data 19 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA19 >> 0) & 0xFFFFFFFF), ((COA2_UDATA19 = (COA2_UDATA19 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA20  ------------------------------
// SVD Line: 25674

unsigned int COA2_UDATA20 __AT (0x1FFFF450);



// -------------------------------  Register Item: COA2_UDATA20  ----------------------------------
// SVD Line: 25674

//  <item> SFDITEM_REG__COA2_UDATA20
//    <name> UDATA20 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF450) User Data 20 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA20 >> 0) & 0xFFFFFFFF), ((COA2_UDATA20 = (COA2_UDATA20 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA21  ------------------------------
// SVD Line: 25682

unsigned int COA2_UDATA21 __AT (0x1FFFF454);



// -------------------------------  Register Item: COA2_UDATA21  ----------------------------------
// SVD Line: 25682

//  <item> SFDITEM_REG__COA2_UDATA21
//    <name> UDATA21 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF454) User Data 21 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA21 >> 0) & 0xFFFFFFFF), ((COA2_UDATA21 = (COA2_UDATA21 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA22  ------------------------------
// SVD Line: 25690

unsigned int COA2_UDATA22 __AT (0x1FFFF458);



// -------------------------------  Register Item: COA2_UDATA22  ----------------------------------
// SVD Line: 25690

//  <item> SFDITEM_REG__COA2_UDATA22
//    <name> UDATA22 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF458) User Data 22 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA22 >> 0) & 0xFFFFFFFF), ((COA2_UDATA22 = (COA2_UDATA22 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA23  ------------------------------
// SVD Line: 25698

unsigned int COA2_UDATA23 __AT (0x1FFFF45C);



// -------------------------------  Register Item: COA2_UDATA23  ----------------------------------
// SVD Line: 25698

//  <item> SFDITEM_REG__COA2_UDATA23
//    <name> UDATA23 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF45C) User Data 23 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA23 >> 0) & 0xFFFFFFFF), ((COA2_UDATA23 = (COA2_UDATA23 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA24  ------------------------------
// SVD Line: 25706

unsigned int COA2_UDATA24 __AT (0x1FFFF460);



// -------------------------------  Register Item: COA2_UDATA24  ----------------------------------
// SVD Line: 25706

//  <item> SFDITEM_REG__COA2_UDATA24
//    <name> UDATA24 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF460) User Data 24 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA24 >> 0) & 0xFFFFFFFF), ((COA2_UDATA24 = (COA2_UDATA24 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA25  ------------------------------
// SVD Line: 25714

unsigned int COA2_UDATA25 __AT (0x1FFFF464);



// -------------------------------  Register Item: COA2_UDATA25  ----------------------------------
// SVD Line: 25714

//  <item> SFDITEM_REG__COA2_UDATA25
//    <name> UDATA25 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF464) User Data 25 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA25 >> 0) & 0xFFFFFFFF), ((COA2_UDATA25 = (COA2_UDATA25 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA26  ------------------------------
// SVD Line: 25722

unsigned int COA2_UDATA26 __AT (0x1FFFF468);



// -------------------------------  Register Item: COA2_UDATA26  ----------------------------------
// SVD Line: 25722

//  <item> SFDITEM_REG__COA2_UDATA26
//    <name> UDATA26 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF468) User Data 26 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA26 >> 0) & 0xFFFFFFFF), ((COA2_UDATA26 = (COA2_UDATA26 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA27  ------------------------------
// SVD Line: 25730

unsigned int COA2_UDATA27 __AT (0x1FFFF46C);



// -------------------------------  Register Item: COA2_UDATA27  ----------------------------------
// SVD Line: 25730

//  <item> SFDITEM_REG__COA2_UDATA27
//    <name> UDATA27 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF46C) User Data 27 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA27 >> 0) & 0xFFFFFFFF), ((COA2_UDATA27 = (COA2_UDATA27 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA28  ------------------------------
// SVD Line: 25738

unsigned int COA2_UDATA28 __AT (0x1FFFF470);



// -------------------------------  Register Item: COA2_UDATA28  ----------------------------------
// SVD Line: 25738

//  <item> SFDITEM_REG__COA2_UDATA28
//    <name> UDATA28 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF470) User Data 28 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA28 >> 0) & 0xFFFFFFFF), ((COA2_UDATA28 = (COA2_UDATA28 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA29  ------------------------------
// SVD Line: 25746

unsigned int COA2_UDATA29 __AT (0x1FFFF474);



// -------------------------------  Register Item: COA2_UDATA29  ----------------------------------
// SVD Line: 25746

//  <item> SFDITEM_REG__COA2_UDATA29
//    <name> UDATA29 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF474) User Data 29 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA29 >> 0) & 0xFFFFFFFF), ((COA2_UDATA29 = (COA2_UDATA29 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA30  ------------------------------
// SVD Line: 25754

unsigned int COA2_UDATA30 __AT (0x1FFFF478);



// -------------------------------  Register Item: COA2_UDATA30  ----------------------------------
// SVD Line: 25754

//  <item> SFDITEM_REG__COA2_UDATA30
//    <name> UDATA30 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF478) User Data 30 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA30 >> 0) & 0xFFFFFFFF), ((COA2_UDATA30 = (COA2_UDATA30 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA2_UDATA31  ------------------------------
// SVD Line: 25762

unsigned int COA2_UDATA31 __AT (0x1FFFF47C);



// -------------------------------  Register Item: COA2_UDATA31  ----------------------------------
// SVD Line: 25762

//  <item> SFDITEM_REG__COA2_UDATA31
//    <name> UDATA31 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF47C) User Data 31 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA2_UDATA31 >> 0) & 0xFFFFFFFF), ((COA2_UDATA31 = (COA2_UDATA31 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------------  Peripheral View: COA2  -------------------------------------
// SVD Line: 25500

//  <view> COA2
//    <name> COA2 </name>
//    <item> SFDITEM_REG__COA2_UDATA00 </item>
//    <item> SFDITEM_REG__COA2_UDATA01 </item>
//    <item> SFDITEM_REG__COA2_UDATA02 </item>
//    <item> SFDITEM_REG__COA2_UDATA03 </item>
//    <item> SFDITEM_REG__COA2_UDATA04 </item>
//    <item> SFDITEM_REG__COA2_UDATA05 </item>
//    <item> SFDITEM_REG__COA2_UDATA06 </item>
//    <item> SFDITEM_REG__COA2_UDATA07 </item>
//    <item> SFDITEM_REG__COA2_UDATA08 </item>
//    <item> SFDITEM_REG__COA2_UDATA09 </item>
//    <item> SFDITEM_REG__COA2_UDATA10 </item>
//    <item> SFDITEM_REG__COA2_UDATA11 </item>
//    <item> SFDITEM_REG__COA2_UDATA12 </item>
//    <item> SFDITEM_REG__COA2_UDATA13 </item>
//    <item> SFDITEM_REG__COA2_UDATA14 </item>
//    <item> SFDITEM_REG__COA2_UDATA15 </item>
//    <item> SFDITEM_REG__COA2_UDATA16 </item>
//    <item> SFDITEM_REG__COA2_UDATA17 </item>
//    <item> SFDITEM_REG__COA2_UDATA18 </item>
//    <item> SFDITEM_REG__COA2_UDATA19 </item>
//    <item> SFDITEM_REG__COA2_UDATA20 </item>
//    <item> SFDITEM_REG__COA2_UDATA21 </item>
//    <item> SFDITEM_REG__COA2_UDATA22 </item>
//    <item> SFDITEM_REG__COA2_UDATA23 </item>
//    <item> SFDITEM_REG__COA2_UDATA24 </item>
//    <item> SFDITEM_REG__COA2_UDATA25 </item>
//    <item> SFDITEM_REG__COA2_UDATA26 </item>
//    <item> SFDITEM_REG__COA2_UDATA27 </item>
//    <item> SFDITEM_REG__COA2_UDATA28 </item>
//    <item> SFDITEM_REG__COA2_UDATA29 </item>
//    <item> SFDITEM_REG__COA2_UDATA30 </item>
//    <item> SFDITEM_REG__COA2_UDATA31 </item>
//  </view>
//  


// ---------------------------  Register Item Address: COA3_UDATA00  ------------------------------
// SVD Line: 25786

unsigned int COA3_UDATA00 __AT (0x1FFFF600);



// -------------------------------  Register Item: COA3_UDATA00  ----------------------------------
// SVD Line: 25786

//  <item> SFDITEM_REG__COA3_UDATA00
//    <name> UDATA00 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF600) User Data 00 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA00 >> 0) & 0xFFFFFFFF), ((COA3_UDATA00 = (COA3_UDATA00 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA01  ------------------------------
// SVD Line: 25794

unsigned int COA3_UDATA01 __AT (0x1FFFF604);



// -------------------------------  Register Item: COA3_UDATA01  ----------------------------------
// SVD Line: 25794

//  <item> SFDITEM_REG__COA3_UDATA01
//    <name> UDATA01 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF604) User Data 01 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA01 >> 0) & 0xFFFFFFFF), ((COA3_UDATA01 = (COA3_UDATA01 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA02  ------------------------------
// SVD Line: 25802

unsigned int COA3_UDATA02 __AT (0x1FFFF608);



// -------------------------------  Register Item: COA3_UDATA02  ----------------------------------
// SVD Line: 25802

//  <item> SFDITEM_REG__COA3_UDATA02
//    <name> UDATA02 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF608) User Data 02 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA02 >> 0) & 0xFFFFFFFF), ((COA3_UDATA02 = (COA3_UDATA02 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA03  ------------------------------
// SVD Line: 25810

unsigned int COA3_UDATA03 __AT (0x1FFFF60C);



// -------------------------------  Register Item: COA3_UDATA03  ----------------------------------
// SVD Line: 25810

//  <item> SFDITEM_REG__COA3_UDATA03
//    <name> UDATA03 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF60C) User Data 03 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA03 >> 0) & 0xFFFFFFFF), ((COA3_UDATA03 = (COA3_UDATA03 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA04  ------------------------------
// SVD Line: 25818

unsigned int COA3_UDATA04 __AT (0x1FFFF610);



// -------------------------------  Register Item: COA3_UDATA04  ----------------------------------
// SVD Line: 25818

//  <item> SFDITEM_REG__COA3_UDATA04
//    <name> UDATA04 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF610) User Data 04 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA04 >> 0) & 0xFFFFFFFF), ((COA3_UDATA04 = (COA3_UDATA04 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA05  ------------------------------
// SVD Line: 25826

unsigned int COA3_UDATA05 __AT (0x1FFFF614);



// -------------------------------  Register Item: COA3_UDATA05  ----------------------------------
// SVD Line: 25826

//  <item> SFDITEM_REG__COA3_UDATA05
//    <name> UDATA05 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF614) User Data 05 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA05 >> 0) & 0xFFFFFFFF), ((COA3_UDATA05 = (COA3_UDATA05 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA06  ------------------------------
// SVD Line: 25834

unsigned int COA3_UDATA06 __AT (0x1FFFF618);



// -------------------------------  Register Item: COA3_UDATA06  ----------------------------------
// SVD Line: 25834

//  <item> SFDITEM_REG__COA3_UDATA06
//    <name> UDATA06 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF618) User Data 06 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA06 >> 0) & 0xFFFFFFFF), ((COA3_UDATA06 = (COA3_UDATA06 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA07  ------------------------------
// SVD Line: 25842

unsigned int COA3_UDATA07 __AT (0x1FFFF61C);



// -------------------------------  Register Item: COA3_UDATA07  ----------------------------------
// SVD Line: 25842

//  <item> SFDITEM_REG__COA3_UDATA07
//    <name> UDATA07 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF61C) User Data 07 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA07 >> 0) & 0xFFFFFFFF), ((COA3_UDATA07 = (COA3_UDATA07 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA08  ------------------------------
// SVD Line: 25850

unsigned int COA3_UDATA08 __AT (0x1FFFF620);



// -------------------------------  Register Item: COA3_UDATA08  ----------------------------------
// SVD Line: 25850

//  <item> SFDITEM_REG__COA3_UDATA08
//    <name> UDATA08 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF620) User Data 08 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA08 >> 0) & 0xFFFFFFFF), ((COA3_UDATA08 = (COA3_UDATA08 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA09  ------------------------------
// SVD Line: 25858

unsigned int COA3_UDATA09 __AT (0x1FFFF624);



// -------------------------------  Register Item: COA3_UDATA09  ----------------------------------
// SVD Line: 25858

//  <item> SFDITEM_REG__COA3_UDATA09
//    <name> UDATA09 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF624) User Data 09 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA09 >> 0) & 0xFFFFFFFF), ((COA3_UDATA09 = (COA3_UDATA09 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA10  ------------------------------
// SVD Line: 25866

unsigned int COA3_UDATA10 __AT (0x1FFFF628);



// -------------------------------  Register Item: COA3_UDATA10  ----------------------------------
// SVD Line: 25866

//  <item> SFDITEM_REG__COA3_UDATA10
//    <name> UDATA10 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF628) User Data 10 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA10 >> 0) & 0xFFFFFFFF), ((COA3_UDATA10 = (COA3_UDATA10 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA11  ------------------------------
// SVD Line: 25874

unsigned int COA3_UDATA11 __AT (0x1FFFF62C);



// -------------------------------  Register Item: COA3_UDATA11  ----------------------------------
// SVD Line: 25874

//  <item> SFDITEM_REG__COA3_UDATA11
//    <name> UDATA11 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF62C) User Data 11 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA11 >> 0) & 0xFFFFFFFF), ((COA3_UDATA11 = (COA3_UDATA11 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA12  ------------------------------
// SVD Line: 25882

unsigned int COA3_UDATA12 __AT (0x1FFFF630);



// -------------------------------  Register Item: COA3_UDATA12  ----------------------------------
// SVD Line: 25882

//  <item> SFDITEM_REG__COA3_UDATA12
//    <name> UDATA12 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF630) User Data 12 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA12 >> 0) & 0xFFFFFFFF), ((COA3_UDATA12 = (COA3_UDATA12 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA13  ------------------------------
// SVD Line: 25890

unsigned int COA3_UDATA13 __AT (0x1FFFF634);



// -------------------------------  Register Item: COA3_UDATA13  ----------------------------------
// SVD Line: 25890

//  <item> SFDITEM_REG__COA3_UDATA13
//    <name> UDATA13 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF634) User Data 13 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA13 >> 0) & 0xFFFFFFFF), ((COA3_UDATA13 = (COA3_UDATA13 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA14  ------------------------------
// SVD Line: 25898

unsigned int COA3_UDATA14 __AT (0x1FFFF638);



// -------------------------------  Register Item: COA3_UDATA14  ----------------------------------
// SVD Line: 25898

//  <item> SFDITEM_REG__COA3_UDATA14
//    <name> UDATA14 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF638) User Data 14 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA14 >> 0) & 0xFFFFFFFF), ((COA3_UDATA14 = (COA3_UDATA14 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA15  ------------------------------
// SVD Line: 25906

unsigned int COA3_UDATA15 __AT (0x1FFFF63C);



// -------------------------------  Register Item: COA3_UDATA15  ----------------------------------
// SVD Line: 25906

//  <item> SFDITEM_REG__COA3_UDATA15
//    <name> UDATA15 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF63C) User Data 15 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA15 >> 0) & 0xFFFFFFFF), ((COA3_UDATA15 = (COA3_UDATA15 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA16  ------------------------------
// SVD Line: 25914

unsigned int COA3_UDATA16 __AT (0x1FFFF640);



// -------------------------------  Register Item: COA3_UDATA16  ----------------------------------
// SVD Line: 25914

//  <item> SFDITEM_REG__COA3_UDATA16
//    <name> UDATA16 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF640) User Data 16 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA16 >> 0) & 0xFFFFFFFF), ((COA3_UDATA16 = (COA3_UDATA16 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA17  ------------------------------
// SVD Line: 25922

unsigned int COA3_UDATA17 __AT (0x1FFFF644);



// -------------------------------  Register Item: COA3_UDATA17  ----------------------------------
// SVD Line: 25922

//  <item> SFDITEM_REG__COA3_UDATA17
//    <name> UDATA17 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF644) User Data 17 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA17 >> 0) & 0xFFFFFFFF), ((COA3_UDATA17 = (COA3_UDATA17 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA18  ------------------------------
// SVD Line: 25930

unsigned int COA3_UDATA18 __AT (0x1FFFF648);



// -------------------------------  Register Item: COA3_UDATA18  ----------------------------------
// SVD Line: 25930

//  <item> SFDITEM_REG__COA3_UDATA18
//    <name> UDATA18 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF648) User Data 18 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA18 >> 0) & 0xFFFFFFFF), ((COA3_UDATA18 = (COA3_UDATA18 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA19  ------------------------------
// SVD Line: 25938

unsigned int COA3_UDATA19 __AT (0x1FFFF64C);



// -------------------------------  Register Item: COA3_UDATA19  ----------------------------------
// SVD Line: 25938

//  <item> SFDITEM_REG__COA3_UDATA19
//    <name> UDATA19 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF64C) User Data 19 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA19 >> 0) & 0xFFFFFFFF), ((COA3_UDATA19 = (COA3_UDATA19 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA20  ------------------------------
// SVD Line: 25946

unsigned int COA3_UDATA20 __AT (0x1FFFF650);



// -------------------------------  Register Item: COA3_UDATA20  ----------------------------------
// SVD Line: 25946

//  <item> SFDITEM_REG__COA3_UDATA20
//    <name> UDATA20 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF650) User Data 20 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA20 >> 0) & 0xFFFFFFFF), ((COA3_UDATA20 = (COA3_UDATA20 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA21  ------------------------------
// SVD Line: 25954

unsigned int COA3_UDATA21 __AT (0x1FFFF654);



// -------------------------------  Register Item: COA3_UDATA21  ----------------------------------
// SVD Line: 25954

//  <item> SFDITEM_REG__COA3_UDATA21
//    <name> UDATA21 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF654) User Data 21 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA21 >> 0) & 0xFFFFFFFF), ((COA3_UDATA21 = (COA3_UDATA21 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA22  ------------------------------
// SVD Line: 25962

unsigned int COA3_UDATA22 __AT (0x1FFFF658);



// -------------------------------  Register Item: COA3_UDATA22  ----------------------------------
// SVD Line: 25962

//  <item> SFDITEM_REG__COA3_UDATA22
//    <name> UDATA22 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF658) User Data 22 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA22 >> 0) & 0xFFFFFFFF), ((COA3_UDATA22 = (COA3_UDATA22 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA23  ------------------------------
// SVD Line: 25970

unsigned int COA3_UDATA23 __AT (0x1FFFF65C);



// -------------------------------  Register Item: COA3_UDATA23  ----------------------------------
// SVD Line: 25970

//  <item> SFDITEM_REG__COA3_UDATA23
//    <name> UDATA23 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF65C) User Data 23 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA23 >> 0) & 0xFFFFFFFF), ((COA3_UDATA23 = (COA3_UDATA23 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA24  ------------------------------
// SVD Line: 25978

unsigned int COA3_UDATA24 __AT (0x1FFFF660);



// -------------------------------  Register Item: COA3_UDATA24  ----------------------------------
// SVD Line: 25978

//  <item> SFDITEM_REG__COA3_UDATA24
//    <name> UDATA24 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF660) User Data 24 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA24 >> 0) & 0xFFFFFFFF), ((COA3_UDATA24 = (COA3_UDATA24 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA25  ------------------------------
// SVD Line: 25986

unsigned int COA3_UDATA25 __AT (0x1FFFF664);



// -------------------------------  Register Item: COA3_UDATA25  ----------------------------------
// SVD Line: 25986

//  <item> SFDITEM_REG__COA3_UDATA25
//    <name> UDATA25 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF664) User Data 25 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA25 >> 0) & 0xFFFFFFFF), ((COA3_UDATA25 = (COA3_UDATA25 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA26  ------------------------------
// SVD Line: 25994

unsigned int COA3_UDATA26 __AT (0x1FFFF668);



// -------------------------------  Register Item: COA3_UDATA26  ----------------------------------
// SVD Line: 25994

//  <item> SFDITEM_REG__COA3_UDATA26
//    <name> UDATA26 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF668) User Data 26 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA26 >> 0) & 0xFFFFFFFF), ((COA3_UDATA26 = (COA3_UDATA26 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA27  ------------------------------
// SVD Line: 26002

unsigned int COA3_UDATA27 __AT (0x1FFFF66C);



// -------------------------------  Register Item: COA3_UDATA27  ----------------------------------
// SVD Line: 26002

//  <item> SFDITEM_REG__COA3_UDATA27
//    <name> UDATA27 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF66C) User Data 27 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA27 >> 0) & 0xFFFFFFFF), ((COA3_UDATA27 = (COA3_UDATA27 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA28  ------------------------------
// SVD Line: 26010

unsigned int COA3_UDATA28 __AT (0x1FFFF670);



// -------------------------------  Register Item: COA3_UDATA28  ----------------------------------
// SVD Line: 26010

//  <item> SFDITEM_REG__COA3_UDATA28
//    <name> UDATA28 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF670) User Data 28 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA28 >> 0) & 0xFFFFFFFF), ((COA3_UDATA28 = (COA3_UDATA28 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA29  ------------------------------
// SVD Line: 26018

unsigned int COA3_UDATA29 __AT (0x1FFFF674);



// -------------------------------  Register Item: COA3_UDATA29  ----------------------------------
// SVD Line: 26018

//  <item> SFDITEM_REG__COA3_UDATA29
//    <name> UDATA29 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF674) User Data 29 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA29 >> 0) & 0xFFFFFFFF), ((COA3_UDATA29 = (COA3_UDATA29 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA30  ------------------------------
// SVD Line: 26026

unsigned int COA3_UDATA30 __AT (0x1FFFF678);



// -------------------------------  Register Item: COA3_UDATA30  ----------------------------------
// SVD Line: 26026

//  <item> SFDITEM_REG__COA3_UDATA30
//    <name> UDATA30 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF678) User Data 30 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA30 >> 0) & 0xFFFFFFFF), ((COA3_UDATA30 = (COA3_UDATA30 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ---------------------------  Register Item Address: COA3_UDATA31  ------------------------------
// SVD Line: 26034

unsigned int COA3_UDATA31 __AT (0x1FFFF67C);



// -------------------------------  Register Item: COA3_UDATA31  ----------------------------------
// SVD Line: 26034

//  <item> SFDITEM_REG__COA3_UDATA31
//    <name> UDATA31 </name>
//    <i> [Bits 31..0] RO (@ 0x1FFFF67C) User Data 31 </i>
//    <edit> 
//      <loc> ( (unsigned int)((COA3_UDATA31 >> 0) & 0xFFFFFFFF), ((COA3_UDATA31 = (COA3_UDATA31 & ~(0xFFFFFFFFUL << 0 )) | ((unsigned long)(Gui_u32:GuiVal & 0xFFFFFFFF) << 0 ) ) )) </loc>
//    </edit>
//  </item>
//  


// ----------------------------------  Peripheral View: COA3  -------------------------------------
// SVD Line: 25772

//  <view> COA3
//    <name> COA3 </name>
//    <item> SFDITEM_REG__COA3_UDATA00 </item>
//    <item> SFDITEM_REG__COA3_UDATA01 </item>
//    <item> SFDITEM_REG__COA3_UDATA02 </item>
//    <item> SFDITEM_REG__COA3_UDATA03 </item>
//    <item> SFDITEM_REG__COA3_UDATA04 </item>
//    <item> SFDITEM_REG__COA3_UDATA05 </item>
//    <item> SFDITEM_REG__COA3_UDATA06 </item>
//    <item> SFDITEM_REG__COA3_UDATA07 </item>
//    <item> SFDITEM_REG__COA3_UDATA08 </item>
//    <item> SFDITEM_REG__COA3_UDATA09 </item>
//    <item> SFDITEM_REG__COA3_UDATA10 </item>
//    <item> SFDITEM_REG__COA3_UDATA11 </item>
//    <item> SFDITEM_REG__COA3_UDATA12 </item>
//    <item> SFDITEM_REG__COA3_UDATA13 </item>
//    <item> SFDITEM_REG__COA3_UDATA14 </item>
//    <item> SFDITEM_REG__COA3_UDATA15 </item>
//    <item> SFDITEM_REG__COA3_UDATA16 </item>
//    <item> SFDITEM_REG__COA3_UDATA17 </item>
//    <item> SFDITEM_REG__COA3_UDATA18 </item>
//    <item> SFDITEM_REG__COA3_UDATA19 </item>
//    <item> SFDITEM_REG__COA3_UDATA20 </item>
//    <item> SFDITEM_REG__COA3_UDATA21 </item>
//    <item> SFDITEM_REG__COA3_UDATA22 </item>
//    <item> SFDITEM_REG__COA3_UDATA23 </item>
//    <item> SFDITEM_REG__COA3_UDATA24 </item>
//    <item> SFDITEM_REG__COA3_UDATA25 </item>
//    <item> SFDITEM_REG__COA3_UDATA26 </item>
//    <item> SFDITEM_REG__COA3_UDATA27 </item>
//    <item> SFDITEM_REG__COA3_UDATA28 </item>
//    <item> SFDITEM_REG__COA3_UDATA29 </item>
//    <item> SFDITEM_REG__COA3_UDATA30 </item>
//    <item> SFDITEM_REG__COA3_UDATA31 </item>
//  </view>
//  


// ------------------------------   IRQ Num definition: A31L12x  ----------------------------------
// SVD Line: 33



// ------------------------------------------------------------------------------------------------
// -----                              Interrupt Number Definition                             -----
// ------------------------------------------------------------------------------------------------



// ------------------------  ARM Cortex-M0+ Specific Interrupt Numbers  ---------------------------

//  <qitem> Reset_IRQ
//    <name> Reset </name>
//    <i> Reset Vector, invoked on Power up and warm reset </i>
//    <loc> 1 </loc>
//  </qitem>
//  
//  <qitem> NonMaskableInt_IRQ
//    <name> NonMaskableInt </name>
//    <i> Non maskable Interrupt, cannot be stopped or preempted </i>
//    <loc> 2 </loc>
//  </qitem>
//  
//  <qitem> HardFault_IRQ
//    <name> HardFault </name>
//    <i> Hard Fault, all classes of Fault </i>
//    <loc> 3 </loc>
//  </qitem>
//  
//  <qitem> SVCall_IRQ
//    <name> SVCall </name>
//    <i> System Service Call via SVC instruction </i>
//    <loc> 11 </loc>
//  </qitem>
//  
//  <qitem> PendSV_IRQ
//    <name> PendSV </name>
//    <i> Pendable request for system service </i>
//    <loc> 14 </loc>
//  </qitem>
//  
//  <qitem> SysTick_IRQ
//    <name> SysTick </name>
//    <i> System Tick Timer </i>
//    <loc> 15 </loc>
//  </qitem>
//  


// ---------------------------  A31L12x Specific Interrupt Numbers  -------------------------------

//  <qitem> LVI_IRQ
//    <name> LVI </name>
//    <i> LVI Interrupt </i>
//    <loc> 16 </loc>
//  </qitem>
//  
//  <qitem> WUT_IRQ
//    <name> WUT </name>
//    <i> WUT Interrupt </i>
//    <loc> 17 </loc>
//  </qitem>
//  
//  <qitem> WDT_IRQ
//    <name> WDT </name>
//    <i> WDT Interrupt </i>
//    <loc> 18 </loc>
//  </qitem>
//  
//  <qitem> EINT0_IRQ
//    <name> EINT0 </name>
//    <i> EINT0 Interrupt </i>
//    <loc> 19 </loc>
//  </qitem>
//  
//  <qitem> EINT1_IRQ
//    <name> EINT1 </name>
//    <i> EINT1 Interrupt </i>
//    <loc> 20 </loc>
//  </qitem>
//  
//  <qitem> EINT2_IRQ
//    <name> EINT2 </name>
//    <i> EINT2 Interrupt </i>
//    <loc> 21 </loc>
//  </qitem>
//  
//  <qitem> EINT3_IRQ
//    <name> EINT3 </name>
//    <i> EINT3 Interrupt </i>
//    <loc> 22 </loc>
//  </qitem>
//  
//  <qitem> TIMER40_IRQ
//    <name> TIMER40 </name>
//    <i> TIMER40 Interrupt </i>
//    <loc> 23 </loc>
//  </qitem>
//  
//  <qitem> TIMER41_IRQ
//    <name> TIMER41 </name>
//    <i> TIMER41 Interrupt </i>
//    <loc> 24 </loc>
//  </qitem>
//  
//  <qitem> TIMER42_IRQ
//    <name> TIMER42 </name>
//    <i> TIMER42 Interrupt </i>
//    <loc> 25 </loc>
//  </qitem>
//  
//  <qitem> I2C0_IRQ
//    <name> I2C0 </name>
//    <i> I2C0 Interrupt </i>
//    <loc> 26 </loc>
//  </qitem>
//  
//  <qitem> USART10_IRQ
//    <name> USART10 </name>
//    <i> USART10 Interrupt </i>
//    <loc> 27 </loc>
//  </qitem>
//  
//  <qitem> SPI0_IRQ
//    <name> SPI0 </name>
//    <i> SPI0 Interrupt </i>
//    <loc> 28 </loc>
//  </qitem>
//  
//  <qitem> SPI1_IRQ
//    <name> SPI1 </name>
//    <i> SPI1 Interrupt </i>
//    <loc> 29 </loc>
//  </qitem>
//  
//  <qitem> I2C1_IRQ
//    <name> I2C1 </name>
//    <i> I2C1 Interrupt </i>
//    <loc> 30 </loc>
//  </qitem>
//  
//  <qitem> TIMER50_IRQ
//    <name> TIMER50 </name>
//    <i> TIMER50 Interrupt </i>
//    <loc> 31 </loc>
//  </qitem>
//  
//  <qitem> SC0_IRQ
//    <name> SC0 </name>
//    <i> SC0 Interrupt </i>
//    <loc> 32 </loc>
//  </qitem>
//  
//  <qitem> SC1_IRQ
//    <name> SC1 </name>
//    <i> SC1 Interrupt </i>
//    <loc> 33 </loc>
//  </qitem>
//  
//  <qitem> ADC_IRQ
//    <name> ADC </name>
//    <i> ADC Interrupt </i>
//    <loc> 34 </loc>
//  </qitem>
//  
//  <qitem> UART0_IRQ
//    <name> UART0 </name>
//    <i> UART0 Interrupt </i>
//    <loc> 35 </loc>
//  </qitem>
//  
//  <qitem> UART1_IRQ
//    <name> UART1 </name>
//    <i> UART1 Interrupt </i>
//    <loc> 36 </loc>
//  </qitem>
//  
//  <qitem> TIMER43_IRQ
//    <name> TIMER43 </name>
//    <i> TIMER43 Interrupt </i>
//    <loc> 37 </loc>
//  </qitem>
//  
//  <qitem> CMPn_IRQ
//    <name> CMPn </name>
//    <i> CMPn Interrupt </i>
//    <loc> 38 </loc>
//  </qitem>
//  
//  <qitem> DMAC0_IRQ
//    <name> DMAC0 </name>
//    <i> DMAC0 Interrupt </i>
//    <loc> 39 </loc>
//  </qitem>
//  
//  <qitem> DMAC1_IRQ
//    <name> DMAC1 </name>
//    <i> DMAC1 Interrupt </i>
//    <loc> 40 </loc>
//  </qitem>
//  
//  <qitem> LPUART_IRQ
//    <name> LPUART </name>
//    <i> LPUART Interrupt </i>
//    <loc> 41 </loc>
//  </qitem>
//  
//  <qitem> RTCC_IRQ
//    <name> RTCC </name>
//    <i> RTCC Interrupt </i>
//    <loc> 44 </loc>
//  </qitem>
//  
//  <qitem> DMAC2_IRQ
//    <name> DMAC2 </name>
//    <i> DMAC2 Interrupt </i>
//    <loc> 45 </loc>
//  </qitem>
//  
//  <qitem> DMAC3_IRQ
//    <name> DMAC3 </name>
//    <i> DMAC3 Interrupt </i>
//    <loc> 46 </loc>
//  </qitem>
//  
//  <qitem> DMAC4_IRQ
//    <name> DMAC4 </name>
//    <i> DMAC4 Interrupt </i>
//    <loc> 47 </loc>
//  </qitem>
//  
//  <irqtable> A31L12x_IRQTable
//    <name> A31L12x Interrupt Table </name>
//    <nvicPrioBits> 2 </nvicPrioBits>
//    <qitem> Reset_IRQ </qitem>
//    <qitem> NonMaskableInt_IRQ </qitem>
//    <qitem> HardFault_IRQ </qitem>
//    <qitem> SVCall_IRQ </qitem>
//    <qitem> PendSV_IRQ </qitem>
//    <qitem> SysTick_IRQ </qitem>
//    <qitem> LVI_IRQ </qitem>
//    <qitem> WUT_IRQ </qitem>
//    <qitem> WDT_IRQ </qitem>
//    <qitem> EINT0_IRQ </qitem>
//    <qitem> EINT1_IRQ </qitem>
//    <qitem> EINT2_IRQ </qitem>
//    <qitem> EINT3_IRQ </qitem>
//    <qitem> TIMER40_IRQ </qitem>
//    <qitem> TIMER41_IRQ </qitem>
//    <qitem> TIMER42_IRQ </qitem>
//    <qitem> I2C0_IRQ </qitem>
//    <qitem> USART10_IRQ </qitem>
//    <qitem> SPI0_IRQ </qitem>
//    <qitem> SPI1_IRQ </qitem>
//    <qitem> I2C1_IRQ </qitem>
//    <qitem> TIMER50_IRQ </qitem>
//    <qitem> SC0_IRQ </qitem>
//    <qitem> SC1_IRQ </qitem>
//    <qitem> ADC_IRQ </qitem>
//    <qitem> UART0_IRQ </qitem>
//    <qitem> UART1_IRQ </qitem>
//    <qitem> TIMER43_IRQ </qitem>
//    <qitem> CMPn_IRQ </qitem>
//    <qitem> DMAC0_IRQ </qitem>
//    <qitem> DMAC1_IRQ </qitem>
//    <qitem> LPUART_IRQ </qitem>
//    <qitem> RTCC_IRQ </qitem>
//    <qitem> DMAC2_IRQ </qitem>
//    <qitem> DMAC3_IRQ </qitem>
//    <qitem> DMAC4_IRQ </qitem>
//  </irqtable>


// -------------------------------------   Menu: A31L12x  -----------------------------------------
// SVD Line: 33



// -------------------------------  Peripheral Menu: 'A31L12x'  -----------------------------------



// ------------------------------------------------------------------------------------------------
// -----                                       Main Menu                                      -----
// ------------------------------------------------------------------------------------------------

//  <b> A/D Converter
//    <m> ADC </m>
//  </b>
//  
//  <b> CRC & Checksum
//    <m> CRC </m>
//  </b>
//  
//  <b> Comparator
//    <m> CMP0 </m>
//    <m> CMP1 </m>
//    <m> CMPn </m>
//  </b>
//  
//  <b> Configuration Option Area
//    <m> COA0 </m>
//    <m> COA1 </m>
//    <m> COA2 </m>
//    <m> COA3 </m>
//  </b>
//  
//  <b> DMA Controller
//    <m> DMAC0 </m>
//    <m> DMAC1 </m>
//    <m> DMAC2 </m>
//    <m> DMAC3 </m>
//    <m> DMAC4 </m>
//    <m> DMACn </m>
//  </b>
//  
//  <b> Flash Memory Controller
//    <m> FMC </m>
//  </b>
//  
//  <b> I2C
//    <m> I2C0 </m>
//    <m> I2C1 </m>
//    <m> I2Cn </m>
//  </b>
//  
//  <b> Interrupt Controller
//    <m> INTC </m>
//  </b>
//  
//  <b> LCD Driver
//    <m> LCD </m>
//  </b>
//  
//  <b> PCU & GPIO
//    <m> PA </m>
//    <m> PB </m>
//    <m> PC </m>
//    <m> PD </m>
//    <m> PE </m>
//    <m> PF </m>
//    <m> Pn </m>
//  </b>
//  
//  <b> Power Management Unit
//    <m> PMU </m>
//  </b>
//  
//  <b> RTC & Calendar
//    <m> RTCC </m>
//  </b>
//  
//  <b> SCI & UART
//    <m> SC0 </m>
//    <m> SC1 </m>
//    <m> SCn </m>
//  </b>
//  
//  <b> SCU
//    <m> SCUCC </m>
//    <m> SCUCG </m>
//    <m> SCULV </m>
//  </b>
//  
//  <b> SPI
//    <m> SPI0 </m>
//    <m> SPI1 </m>
//    <m> SPIn </m>
//  </b>
//  
//  <b> Timer/Counter
//    <m> TIMER4n </m>
//    <m> TIMER5n </m>
//    <m> TIMER40 </m>
//    <m> TIMER41 </m>
//    <m> TIMER42 </m>
//    <m> TIMER43 </m>
//    <m> TIMER50 </m>
//  </b>
//  
//  <b> UART
//    <m> LPUART </m>
//    <m> UART0 </m>
//    <m> UART1 </m>
//    <m> UARTn </m>
//  </b>
//  
//  <b> USART & SPI
//    <m> USART1n </m>
//    <m> USART10 </m>
//  </b>
//  
//  <b> Watch-Dog Timer
//    <m> WDT </m>
//  </b>
//  
