Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Feb 24 17:02:10 2026
| Host         : TinuPC04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file topModule_timing_summary_routed.rpt -pb topModule_timing_summary_routed.pb -rpx topModule_timing_summary_routed.rpx -warn_on_violation
| Design       : topModule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.936        0.000                      0                  321        0.174        0.000                      0                  321        4.020        0.000                       0                   145  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.936        0.000                      0                  321        0.174        0.000                      0                  321        4.020        0.000                       0                   145  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.936ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.936ns  (required time - arrival time)
  Source:                 DHT11/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DHT11/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 1.306ns (23.508%)  route 4.250ns (76.492%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.797     5.318    DHT11/clk_IBUF_BUFG
    SLICE_X0Y130         FDRE                                         r  DHT11/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.456     5.774 f  DHT11/counter_reg[26]/Q
                         net (fo=3, routed)           1.030     6.804    DHT11/counter_reg_n_0_[26]
    SLICE_X2Y129         LUT4 (Prop_lut4_I3_O)        0.150     6.954 f  DHT11/counter[0]_i_5/O
                         net (fo=1, routed)           0.800     7.754    DHT11/counter[0]_i_5_n_0
    SLICE_X2Y128         LUT5 (Prop_lut5_I1_O)        0.328     8.082 f  DHT11/counter[0]_i_4/O
                         net (fo=1, routed)           0.574     8.656    DHT11/counter[0]_i_4_n_0
    SLICE_X3Y126         LUT3 (Prop_lut3_I2_O)        0.124     8.780 f  DHT11/counter[0]_i_2/O
                         net (fo=3, routed)           0.475     9.255    DHT11/counter[0]_i_2_n_0
    SLICE_X2Y127         LUT2 (Prop_lut2_I1_O)        0.124     9.379 r  DHT11/counter[31]_i_3/O
                         net (fo=2, routed)           0.670    10.048    DHT11/counter[31]_i_3_n_0
    SLICE_X2Y127         LUT6 (Prop_lut6_I0_O)        0.124    10.172 r  DHT11/counter[31]_i_1/O
                         net (fo=31, routed)          0.702    10.874    DHT11/counter[31]_i_1_n_0
    SLICE_X0Y124         FDRE                                         r  DHT11/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.666    15.007    DHT11/clk_IBUF_BUFG
    SLICE_X0Y124         FDRE                                         r  DHT11/counter_reg[1]/C
                         clock pessimism              0.267    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X0Y124         FDRE (Setup_fdre_C_R)       -0.429    14.810    DHT11/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                         -10.874    
  -------------------------------------------------------------------
                         slack                                  3.936    

Slack (MET) :             3.936ns  (required time - arrival time)
  Source:                 DHT11/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DHT11/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 1.306ns (23.508%)  route 4.250ns (76.492%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.797     5.318    DHT11/clk_IBUF_BUFG
    SLICE_X0Y130         FDRE                                         r  DHT11/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.456     5.774 f  DHT11/counter_reg[26]/Q
                         net (fo=3, routed)           1.030     6.804    DHT11/counter_reg_n_0_[26]
    SLICE_X2Y129         LUT4 (Prop_lut4_I3_O)        0.150     6.954 f  DHT11/counter[0]_i_5/O
                         net (fo=1, routed)           0.800     7.754    DHT11/counter[0]_i_5_n_0
    SLICE_X2Y128         LUT5 (Prop_lut5_I1_O)        0.328     8.082 f  DHT11/counter[0]_i_4/O
                         net (fo=1, routed)           0.574     8.656    DHT11/counter[0]_i_4_n_0
    SLICE_X3Y126         LUT3 (Prop_lut3_I2_O)        0.124     8.780 f  DHT11/counter[0]_i_2/O
                         net (fo=3, routed)           0.475     9.255    DHT11/counter[0]_i_2_n_0
    SLICE_X2Y127         LUT2 (Prop_lut2_I1_O)        0.124     9.379 r  DHT11/counter[31]_i_3/O
                         net (fo=2, routed)           0.670    10.048    DHT11/counter[31]_i_3_n_0
    SLICE_X2Y127         LUT6 (Prop_lut6_I0_O)        0.124    10.172 r  DHT11/counter[31]_i_1/O
                         net (fo=31, routed)          0.702    10.874    DHT11/counter[31]_i_1_n_0
    SLICE_X0Y124         FDRE                                         r  DHT11/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.666    15.007    DHT11/clk_IBUF_BUFG
    SLICE_X0Y124         FDRE                                         r  DHT11/counter_reg[2]/C
                         clock pessimism              0.267    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X0Y124         FDRE (Setup_fdre_C_R)       -0.429    14.810    DHT11/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                         -10.874    
  -------------------------------------------------------------------
                         slack                                  3.936    

Slack (MET) :             3.936ns  (required time - arrival time)
  Source:                 DHT11/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DHT11/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 1.306ns (23.508%)  route 4.250ns (76.492%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.797     5.318    DHT11/clk_IBUF_BUFG
    SLICE_X0Y130         FDRE                                         r  DHT11/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.456     5.774 f  DHT11/counter_reg[26]/Q
                         net (fo=3, routed)           1.030     6.804    DHT11/counter_reg_n_0_[26]
    SLICE_X2Y129         LUT4 (Prop_lut4_I3_O)        0.150     6.954 f  DHT11/counter[0]_i_5/O
                         net (fo=1, routed)           0.800     7.754    DHT11/counter[0]_i_5_n_0
    SLICE_X2Y128         LUT5 (Prop_lut5_I1_O)        0.328     8.082 f  DHT11/counter[0]_i_4/O
                         net (fo=1, routed)           0.574     8.656    DHT11/counter[0]_i_4_n_0
    SLICE_X3Y126         LUT3 (Prop_lut3_I2_O)        0.124     8.780 f  DHT11/counter[0]_i_2/O
                         net (fo=3, routed)           0.475     9.255    DHT11/counter[0]_i_2_n_0
    SLICE_X2Y127         LUT2 (Prop_lut2_I1_O)        0.124     9.379 r  DHT11/counter[31]_i_3/O
                         net (fo=2, routed)           0.670    10.048    DHT11/counter[31]_i_3_n_0
    SLICE_X2Y127         LUT6 (Prop_lut6_I0_O)        0.124    10.172 r  DHT11/counter[31]_i_1/O
                         net (fo=31, routed)          0.702    10.874    DHT11/counter[31]_i_1_n_0
    SLICE_X0Y124         FDRE                                         r  DHT11/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.666    15.007    DHT11/clk_IBUF_BUFG
    SLICE_X0Y124         FDRE                                         r  DHT11/counter_reg[3]/C
                         clock pessimism              0.267    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X0Y124         FDRE (Setup_fdre_C_R)       -0.429    14.810    DHT11/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                         -10.874    
  -------------------------------------------------------------------
                         slack                                  3.936    

Slack (MET) :             3.936ns  (required time - arrival time)
  Source:                 DHT11/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DHT11/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 1.306ns (23.508%)  route 4.250ns (76.492%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.797     5.318    DHT11/clk_IBUF_BUFG
    SLICE_X0Y130         FDRE                                         r  DHT11/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.456     5.774 f  DHT11/counter_reg[26]/Q
                         net (fo=3, routed)           1.030     6.804    DHT11/counter_reg_n_0_[26]
    SLICE_X2Y129         LUT4 (Prop_lut4_I3_O)        0.150     6.954 f  DHT11/counter[0]_i_5/O
                         net (fo=1, routed)           0.800     7.754    DHT11/counter[0]_i_5_n_0
    SLICE_X2Y128         LUT5 (Prop_lut5_I1_O)        0.328     8.082 f  DHT11/counter[0]_i_4/O
                         net (fo=1, routed)           0.574     8.656    DHT11/counter[0]_i_4_n_0
    SLICE_X3Y126         LUT3 (Prop_lut3_I2_O)        0.124     8.780 f  DHT11/counter[0]_i_2/O
                         net (fo=3, routed)           0.475     9.255    DHT11/counter[0]_i_2_n_0
    SLICE_X2Y127         LUT2 (Prop_lut2_I1_O)        0.124     9.379 r  DHT11/counter[31]_i_3/O
                         net (fo=2, routed)           0.670    10.048    DHT11/counter[31]_i_3_n_0
    SLICE_X2Y127         LUT6 (Prop_lut6_I0_O)        0.124    10.172 r  DHT11/counter[31]_i_1/O
                         net (fo=31, routed)          0.702    10.874    DHT11/counter[31]_i_1_n_0
    SLICE_X0Y124         FDRE                                         r  DHT11/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.666    15.007    DHT11/clk_IBUF_BUFG
    SLICE_X0Y124         FDRE                                         r  DHT11/counter_reg[4]/C
                         clock pessimism              0.267    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X0Y124         FDRE (Setup_fdre_C_R)       -0.429    14.810    DHT11/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                         -10.874    
  -------------------------------------------------------------------
                         slack                                  3.936    

Slack (MET) :             3.964ns  (required time - arrival time)
  Source:                 DHT11/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DHT11/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 1.306ns (23.537%)  route 4.243ns (76.463%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.797     5.318    DHT11/clk_IBUF_BUFG
    SLICE_X0Y130         FDRE                                         r  DHT11/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.456     5.774 f  DHT11/counter_reg[26]/Q
                         net (fo=3, routed)           1.030     6.804    DHT11/counter_reg_n_0_[26]
    SLICE_X2Y129         LUT4 (Prop_lut4_I3_O)        0.150     6.954 f  DHT11/counter[0]_i_5/O
                         net (fo=1, routed)           0.800     7.754    DHT11/counter[0]_i_5_n_0
    SLICE_X2Y128         LUT5 (Prop_lut5_I1_O)        0.328     8.082 f  DHT11/counter[0]_i_4/O
                         net (fo=1, routed)           0.574     8.656    DHT11/counter[0]_i_4_n_0
    SLICE_X3Y126         LUT3 (Prop_lut3_I2_O)        0.124     8.780 f  DHT11/counter[0]_i_2/O
                         net (fo=3, routed)           0.475     9.255    DHT11/counter[0]_i_2_n_0
    SLICE_X2Y127         LUT2 (Prop_lut2_I1_O)        0.124     9.379 r  DHT11/counter[31]_i_3/O
                         net (fo=2, routed)           0.670    10.048    DHT11/counter[31]_i_3_n_0
    SLICE_X2Y127         LUT6 (Prop_lut6_I0_O)        0.124    10.172 r  DHT11/counter[31]_i_1/O
                         net (fo=31, routed)          0.695    10.867    DHT11/counter[31]_i_1_n_0
    SLICE_X0Y131         FDRE                                         r  DHT11/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.673    15.014    DHT11/clk_IBUF_BUFG
    SLICE_X0Y131         FDRE                                         r  DHT11/counter_reg[29]/C
                         clock pessimism              0.281    15.295    
                         clock uncertainty           -0.035    15.260    
    SLICE_X0Y131         FDRE (Setup_fdre_C_R)       -0.429    14.831    DHT11/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -10.867    
  -------------------------------------------------------------------
                         slack                                  3.964    

Slack (MET) :             3.964ns  (required time - arrival time)
  Source:                 DHT11/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DHT11/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 1.306ns (23.537%)  route 4.243ns (76.463%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.797     5.318    DHT11/clk_IBUF_BUFG
    SLICE_X0Y130         FDRE                                         r  DHT11/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.456     5.774 f  DHT11/counter_reg[26]/Q
                         net (fo=3, routed)           1.030     6.804    DHT11/counter_reg_n_0_[26]
    SLICE_X2Y129         LUT4 (Prop_lut4_I3_O)        0.150     6.954 f  DHT11/counter[0]_i_5/O
                         net (fo=1, routed)           0.800     7.754    DHT11/counter[0]_i_5_n_0
    SLICE_X2Y128         LUT5 (Prop_lut5_I1_O)        0.328     8.082 f  DHT11/counter[0]_i_4/O
                         net (fo=1, routed)           0.574     8.656    DHT11/counter[0]_i_4_n_0
    SLICE_X3Y126         LUT3 (Prop_lut3_I2_O)        0.124     8.780 f  DHT11/counter[0]_i_2/O
                         net (fo=3, routed)           0.475     9.255    DHT11/counter[0]_i_2_n_0
    SLICE_X2Y127         LUT2 (Prop_lut2_I1_O)        0.124     9.379 r  DHT11/counter[31]_i_3/O
                         net (fo=2, routed)           0.670    10.048    DHT11/counter[31]_i_3_n_0
    SLICE_X2Y127         LUT6 (Prop_lut6_I0_O)        0.124    10.172 r  DHT11/counter[31]_i_1/O
                         net (fo=31, routed)          0.695    10.867    DHT11/counter[31]_i_1_n_0
    SLICE_X0Y131         FDRE                                         r  DHT11/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.673    15.014    DHT11/clk_IBUF_BUFG
    SLICE_X0Y131         FDRE                                         r  DHT11/counter_reg[30]/C
                         clock pessimism              0.281    15.295    
                         clock uncertainty           -0.035    15.260    
    SLICE_X0Y131         FDRE (Setup_fdre_C_R)       -0.429    14.831    DHT11/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -10.867    
  -------------------------------------------------------------------
                         slack                                  3.964    

Slack (MET) :             3.964ns  (required time - arrival time)
  Source:                 DHT11/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DHT11/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 1.306ns (23.537%)  route 4.243ns (76.463%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.797     5.318    DHT11/clk_IBUF_BUFG
    SLICE_X0Y130         FDRE                                         r  DHT11/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.456     5.774 f  DHT11/counter_reg[26]/Q
                         net (fo=3, routed)           1.030     6.804    DHT11/counter_reg_n_0_[26]
    SLICE_X2Y129         LUT4 (Prop_lut4_I3_O)        0.150     6.954 f  DHT11/counter[0]_i_5/O
                         net (fo=1, routed)           0.800     7.754    DHT11/counter[0]_i_5_n_0
    SLICE_X2Y128         LUT5 (Prop_lut5_I1_O)        0.328     8.082 f  DHT11/counter[0]_i_4/O
                         net (fo=1, routed)           0.574     8.656    DHT11/counter[0]_i_4_n_0
    SLICE_X3Y126         LUT3 (Prop_lut3_I2_O)        0.124     8.780 f  DHT11/counter[0]_i_2/O
                         net (fo=3, routed)           0.475     9.255    DHT11/counter[0]_i_2_n_0
    SLICE_X2Y127         LUT2 (Prop_lut2_I1_O)        0.124     9.379 r  DHT11/counter[31]_i_3/O
                         net (fo=2, routed)           0.670    10.048    DHT11/counter[31]_i_3_n_0
    SLICE_X2Y127         LUT6 (Prop_lut6_I0_O)        0.124    10.172 r  DHT11/counter[31]_i_1/O
                         net (fo=31, routed)          0.695    10.867    DHT11/counter[31]_i_1_n_0
    SLICE_X0Y131         FDRE                                         r  DHT11/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.673    15.014    DHT11/clk_IBUF_BUFG
    SLICE_X0Y131         FDRE                                         r  DHT11/counter_reg[31]/C
                         clock pessimism              0.281    15.295    
                         clock uncertainty           -0.035    15.260    
    SLICE_X0Y131         FDRE (Setup_fdre_C_R)       -0.429    14.831    DHT11/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -10.867    
  -------------------------------------------------------------------
                         slack                                  3.964    

Slack (MET) :             3.973ns  (required time - arrival time)
  Source:                 DHT11/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DHT11/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.539ns  (logic 1.306ns (23.578%)  route 4.233ns (76.422%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.797     5.318    DHT11/clk_IBUF_BUFG
    SLICE_X0Y130         FDRE                                         r  DHT11/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.456     5.774 f  DHT11/counter_reg[26]/Q
                         net (fo=3, routed)           1.030     6.804    DHT11/counter_reg_n_0_[26]
    SLICE_X2Y129         LUT4 (Prop_lut4_I3_O)        0.150     6.954 f  DHT11/counter[0]_i_5/O
                         net (fo=1, routed)           0.800     7.754    DHT11/counter[0]_i_5_n_0
    SLICE_X2Y128         LUT5 (Prop_lut5_I1_O)        0.328     8.082 f  DHT11/counter[0]_i_4/O
                         net (fo=1, routed)           0.574     8.656    DHT11/counter[0]_i_4_n_0
    SLICE_X3Y126         LUT3 (Prop_lut3_I2_O)        0.124     8.780 f  DHT11/counter[0]_i_2/O
                         net (fo=3, routed)           0.475     9.255    DHT11/counter[0]_i_2_n_0
    SLICE_X2Y127         LUT2 (Prop_lut2_I1_O)        0.124     9.379 r  DHT11/counter[31]_i_3/O
                         net (fo=2, routed)           0.670    10.048    DHT11/counter[31]_i_3_n_0
    SLICE_X2Y127         LUT6 (Prop_lut6_I0_O)        0.124    10.172 r  DHT11/counter[31]_i_1/O
                         net (fo=31, routed)          0.685    10.857    DHT11/counter[31]_i_1_n_0
    SLICE_X0Y129         FDRE                                         r  DHT11/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.672    15.013    DHT11/clk_IBUF_BUFG
    SLICE_X0Y129         FDRE                                         r  DHT11/counter_reg[21]/C
                         clock pessimism              0.281    15.294    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y129         FDRE (Setup_fdre_C_R)       -0.429    14.830    DHT11/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -10.857    
  -------------------------------------------------------------------
                         slack                                  3.973    

Slack (MET) :             3.973ns  (required time - arrival time)
  Source:                 DHT11/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DHT11/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.539ns  (logic 1.306ns (23.578%)  route 4.233ns (76.422%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.797     5.318    DHT11/clk_IBUF_BUFG
    SLICE_X0Y130         FDRE                                         r  DHT11/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.456     5.774 f  DHT11/counter_reg[26]/Q
                         net (fo=3, routed)           1.030     6.804    DHT11/counter_reg_n_0_[26]
    SLICE_X2Y129         LUT4 (Prop_lut4_I3_O)        0.150     6.954 f  DHT11/counter[0]_i_5/O
                         net (fo=1, routed)           0.800     7.754    DHT11/counter[0]_i_5_n_0
    SLICE_X2Y128         LUT5 (Prop_lut5_I1_O)        0.328     8.082 f  DHT11/counter[0]_i_4/O
                         net (fo=1, routed)           0.574     8.656    DHT11/counter[0]_i_4_n_0
    SLICE_X3Y126         LUT3 (Prop_lut3_I2_O)        0.124     8.780 f  DHT11/counter[0]_i_2/O
                         net (fo=3, routed)           0.475     9.255    DHT11/counter[0]_i_2_n_0
    SLICE_X2Y127         LUT2 (Prop_lut2_I1_O)        0.124     9.379 r  DHT11/counter[31]_i_3/O
                         net (fo=2, routed)           0.670    10.048    DHT11/counter[31]_i_3_n_0
    SLICE_X2Y127         LUT6 (Prop_lut6_I0_O)        0.124    10.172 r  DHT11/counter[31]_i_1/O
                         net (fo=31, routed)          0.685    10.857    DHT11/counter[31]_i_1_n_0
    SLICE_X0Y129         FDRE                                         r  DHT11/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.672    15.013    DHT11/clk_IBUF_BUFG
    SLICE_X0Y129         FDRE                                         r  DHT11/counter_reg[22]/C
                         clock pessimism              0.281    15.294    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y129         FDRE (Setup_fdre_C_R)       -0.429    14.830    DHT11/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -10.857    
  -------------------------------------------------------------------
                         slack                                  3.973    

Slack (MET) :             3.973ns  (required time - arrival time)
  Source:                 DHT11/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DHT11/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.539ns  (logic 1.306ns (23.578%)  route 4.233ns (76.422%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.797     5.318    DHT11/clk_IBUF_BUFG
    SLICE_X0Y130         FDRE                                         r  DHT11/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.456     5.774 f  DHT11/counter_reg[26]/Q
                         net (fo=3, routed)           1.030     6.804    DHT11/counter_reg_n_0_[26]
    SLICE_X2Y129         LUT4 (Prop_lut4_I3_O)        0.150     6.954 f  DHT11/counter[0]_i_5/O
                         net (fo=1, routed)           0.800     7.754    DHT11/counter[0]_i_5_n_0
    SLICE_X2Y128         LUT5 (Prop_lut5_I1_O)        0.328     8.082 f  DHT11/counter[0]_i_4/O
                         net (fo=1, routed)           0.574     8.656    DHT11/counter[0]_i_4_n_0
    SLICE_X3Y126         LUT3 (Prop_lut3_I2_O)        0.124     8.780 f  DHT11/counter[0]_i_2/O
                         net (fo=3, routed)           0.475     9.255    DHT11/counter[0]_i_2_n_0
    SLICE_X2Y127         LUT2 (Prop_lut2_I1_O)        0.124     9.379 r  DHT11/counter[31]_i_3/O
                         net (fo=2, routed)           0.670    10.048    DHT11/counter[31]_i_3_n_0
    SLICE_X2Y127         LUT6 (Prop_lut6_I0_O)        0.124    10.172 r  DHT11/counter[31]_i_1/O
                         net (fo=31, routed)          0.685    10.857    DHT11/counter[31]_i_1_n_0
    SLICE_X0Y129         FDRE                                         r  DHT11/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.672    15.013    DHT11/clk_IBUF_BUFG
    SLICE_X0Y129         FDRE                                         r  DHT11/counter_reg[23]/C
                         clock pessimism              0.281    15.294    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y129         FDRE (Setup_fdre_C_R)       -0.429    14.830    DHT11/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -10.857    
  -------------------------------------------------------------------
                         slack                                  3.973    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 DHT11/shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DHT11/shift_reg[14]_srl14___DHT11_shift_reg_r_12/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.486%)  route 0.183ns (56.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.665     1.549    DHT11/clk_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  DHT11/shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  DHT11/shift_reg[0]/Q
                         net (fo=2, routed)           0.183     1.873    DHT11/shift_reg_n_0_[0]
    SLICE_X6Y128         SRL16E                                       r  DHT11/shift_reg[14]_srl14___DHT11_shift_reg_r_12/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.936     2.064    DHT11/clk_IBUF_BUFG
    SLICE_X6Y128         SRL16E                                       r  DHT11/shift_reg[14]_srl14___DHT11_shift_reg_r_12/CLK
                         clock pessimism             -0.482     1.582    
    SLICE_X6Y128         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.699    DHT11/shift_reg[14]_srl14___DHT11_shift_reg_r_12
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 DHT11/bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DHT11/bit_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.322%)  route 0.122ns (39.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.662     1.546    DHT11/clk_IBUF_BUFG
    SLICE_X5Y126         FDRE                                         r  DHT11/bit_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  DHT11/bit_cnt_reg[3]/Q
                         net (fo=4, routed)           0.122     1.809    DHT11/bit_cnt_reg_n_0_[3]
    SLICE_X6Y126         LUT6 (Prop_lut6_I0_O)        0.045     1.854 r  DHT11/bit_cnt[5]_i_2/O
                         net (fo=1, routed)           0.000     1.854    DHT11/bit_cnt[5]
    SLICE_X6Y126         FDRE                                         r  DHT11/bit_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.933     2.061    DHT11/clk_IBUF_BUFG
    SLICE_X6Y126         FDRE                                         r  DHT11/bit_cnt_reg[5]/C
                         clock pessimism             -0.502     1.559    
    SLICE_X6Y126         FDRE (Hold_fdre_C_D)         0.120     1.679    DHT11/bit_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 DHT11/shift_reg_r_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DHT11/shift_reg_r_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.636     1.520    DHT11/clk_IBUF_BUFG
    SLICE_X11Y128        FDRE                                         r  DHT11/shift_reg_r_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y128        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  DHT11/shift_reg_r_2/Q
                         net (fo=1, routed)           0.112     1.773    DHT11/shift_reg_r_2_n_0
    SLICE_X10Y128        FDRE                                         r  DHT11/shift_reg_r_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.909     2.037    DHT11/clk_IBUF_BUFG
    SLICE_X10Y128        FDRE                                         r  DHT11/shift_reg_r_3/C
                         clock pessimism             -0.504     1.533    
    SLICE_X10Y128        FDRE (Hold_fdre_C_D)         0.059     1.592    DHT11/shift_reg_r_3
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 DHT11/shift_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DHT11/temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.638     1.522    DHT11/clk_IBUF_BUFG
    SLICE_X9Y130         FDRE                                         r  DHT11/shift_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  DHT11/shift_reg[20]/Q
                         net (fo=2, routed)           0.119     1.782    DHT11/p_0_in[4]
    SLICE_X8Y130         FDRE                                         r  DHT11/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.911     2.039    DHT11/clk_IBUF_BUFG
    SLICE_X8Y130         FDRE                                         r  DHT11/temp_reg[4]/C
                         clock pessimism             -0.504     1.535    
    SLICE_X8Y130         FDRE (Hold_fdre_C_D)         0.063     1.598    DHT11/temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 DHT11/shift_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DHT11/temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.148ns (66.495%)  route 0.075ns (33.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.637     1.521    DHT11/clk_IBUF_BUFG
    SLICE_X8Y129         FDRE                                         r  DHT11/shift_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.148     1.669 r  DHT11/shift_reg[19]/Q
                         net (fo=2, routed)           0.075     1.743    DHT11/p_0_in[3]
    SLICE_X9Y129         FDRE                                         r  DHT11/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.910     2.038    DHT11/clk_IBUF_BUFG
    SLICE_X9Y129         FDRE                                         r  DHT11/temp_reg[3]/C
                         clock pessimism             -0.504     1.534    
    SLICE_X9Y129         FDRE (Hold_fdre_C_D)         0.017     1.551    DHT11/temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 DHT11/shift_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DHT11/humidity_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.737%)  route 0.120ns (42.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.637     1.521    DHT11/clk_IBUF_BUFG
    SLICE_X8Y129         FDRE                                         r  DHT11/shift_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.164     1.685 r  DHT11/shift_reg[35]/Q
                         net (fo=2, routed)           0.120     1.805    DHT11/shift_reg_n_0_[35]
    SLICE_X8Y130         FDRE                                         r  DHT11/humidity_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.911     2.039    DHT11/clk_IBUF_BUFG
    SLICE_X8Y130         FDRE                                         r  DHT11/humidity_reg[3]/C
                         clock pessimism             -0.503     1.536    
    SLICE_X8Y130         FDRE (Hold_fdre_C_D)         0.075     1.611    DHT11/humidity_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 DHT11/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DHT11/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.189ns (54.513%)  route 0.158ns (45.487%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.663     1.547    DHT11/clk_IBUF_BUFG
    SLICE_X3Y126         FDRE                                         r  DHT11/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.141     1.688 f  DHT11/FSM_sequential_state_reg[1]/Q
                         net (fo=24, routed)          0.158     1.845    DHT11/state__0[1]
    SLICE_X2Y126         LUT4 (Prop_lut4_I0_O)        0.048     1.893 r  DHT11/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.893    DHT11/FSM_sequential_state[0]_i_1_n_0
    SLICE_X2Y126         FDRE                                         r  DHT11/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.935     2.063    DHT11/clk_IBUF_BUFG
    SLICE_X2Y126         FDRE                                         r  DHT11/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.503     1.560    
    SLICE_X2Y126         FDRE (Hold_fdre_C_D)         0.133     1.693    DHT11/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 DHT11/shift_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DHT11/shift_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.503%)  route 0.113ns (44.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.638     1.522    DHT11/clk_IBUF_BUFG
    SLICE_X9Y130         FDRE                                         r  DHT11/shift_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  DHT11/shift_reg[20]/Q
                         net (fo=2, routed)           0.113     1.776    DHT11/p_0_in[4]
    SLICE_X9Y130         FDRE                                         r  DHT11/shift_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.911     2.039    DHT11/clk_IBUF_BUFG
    SLICE_X9Y130         FDRE                                         r  DHT11/shift_reg[21]/C
                         clock pessimism             -0.517     1.522    
    SLICE_X9Y130         FDRE (Hold_fdre_C_D)         0.047     1.569    DHT11/shift_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 DHT11/shift_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DHT11/humidity_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.094%)  route 0.128ns (43.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.637     1.521    DHT11/clk_IBUF_BUFG
    SLICE_X8Y129         FDRE                                         r  DHT11/shift_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.164     1.685 r  DHT11/shift_reg[33]/Q
                         net (fo=2, routed)           0.128     1.813    DHT11/shift_reg_n_0_[33]
    SLICE_X9Y129         FDRE                                         r  DHT11/humidity_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.910     2.038    DHT11/clk_IBUF_BUFG
    SLICE_X9Y129         FDRE                                         r  DHT11/humidity_reg[1]/C
                         clock pessimism             -0.504     1.534    
    SLICE_X9Y129         FDRE (Hold_fdre_C_D)         0.070     1.604    DHT11/humidity_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 DHT11/shift_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DHT11/shift_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (57.014%)  route 0.124ns (42.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.637     1.521    DHT11/clk_IBUF_BUFG
    SLICE_X8Y129         FDRE                                         r  DHT11/shift_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.164     1.685 r  DHT11/shift_reg[34]/Q
                         net (fo=2, routed)           0.124     1.808    DHT11/shift_reg_n_0_[34]
    SLICE_X8Y129         FDRE                                         r  DHT11/shift_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.910     2.038    DHT11/clk_IBUF_BUFG
    SLICE_X8Y129         FDRE                                         r  DHT11/shift_reg[35]/C
                         clock pessimism             -0.517     1.521    
    SLICE_X8Y129         FDRE (Hold_fdre_C_D)         0.076     1.597    DHT11/shift_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y128   clk_counter_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y130   clk_counter_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y130   clk_counter_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y130   clk_counter_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y131   clk_counter_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y131   clk_counter_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y131   clk_counter_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y131   clk_counter_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y132   clk_counter_reg[17]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y128   DHT11/shift_reg[14]_srl14___DHT11_shift_reg_r_12/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y128   DHT11/shift_reg[14]_srl14___DHT11_shift_reg_r_12/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y128   DHT11/shift_reg[30]_srl7___DHT11_shift_reg_r_5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y128   DHT11/shift_reg[30]_srl7___DHT11_shift_reg_r_5/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y128   clk_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y128   clk_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y130   clk_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y130   clk_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y130   clk_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y130   clk_counter_reg[11]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y128   DHT11/shift_reg[14]_srl14___DHT11_shift_reg_r_12/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y128   DHT11/shift_reg[14]_srl14___DHT11_shift_reg_r_12/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y128   DHT11/shift_reg[30]_srl7___DHT11_shift_reg_r_5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y128   DHT11/shift_reg[30]_srl7___DHT11_shift_reg_r_5/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y128   clk_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y128   clk_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y130   clk_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y130   clk_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y130   clk_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y130   clk_counter_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.541ns  (logic 14.829ns (33.294%)  route 29.711ns (66.706%))
  Logic Levels:           30  (CARRY4=15 IBUF=1 LUT2=2 LUT3=2 LUT4=3 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF_inst/O
                         net (fo=47, routed)          4.869     6.322    DHT11/sw_IBUF
    SLICE_X5Y131         LUT3 (Prop_lut3_I2_O)        0.152     6.474 f  DHT11/cat_OBUF[6]_inst_i_42/O
                         net (fo=16, routed)          1.222     7.695    DHT11/value[7]
    SLICE_X6Y129         LUT6 (Prop_lut6_I2_O)        0.326     8.021 r  DHT11/cat_OBUF[6]_inst_i_125/O
                         net (fo=1, routed)           0.512     8.533    DHT11/cat_OBUF[6]_inst_i_125_n_0
    SLICE_X4Y129         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.040 r  DHT11/cat_OBUF[6]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.040    DHT11/cat_OBUF[6]_inst_i_69_n_0
    SLICE_X4Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.154 r  DHT11/cat_OBUF[6]_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000     9.154    DHT11/cat_OBUF[6]_inst_i_48_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.376 r  DHT11/cat_OBUF[6]_inst_i_47/O[0]
                         net (fo=60, routed)          1.205    10.581    DHT11/cat_OBUF[6]_inst_i_47_n_7
    SLICE_X7Y131         LUT4 (Prop_lut4_I2_O)        0.299    10.880 r  DHT11/cat_OBUF[6]_inst_i_225/O
                         net (fo=1, routed)           0.000    10.880    DHT11/cat_OBUF[6]_inst_i_225_n_0
    SLICE_X7Y131         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.281 r  DHT11/cat_OBUF[6]_inst_i_131/CO[3]
                         net (fo=1, routed)           0.000    11.281    DHT11/cat_OBUF[6]_inst_i_131_n_0
    SLICE_X7Y132         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.509 r  DHT11/cat_OBUF[6]_inst_i_78/CO[2]
                         net (fo=4, routed)           0.364    11.873    DHT11/cat_OBUF[6]_inst_i_78_n_1
    SLICE_X7Y133         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    12.660 r  DHT11/cat_OBUF[6]_inst_i_49/O[1]
                         net (fo=77, routed)          0.847    13.507    DHT11/cat_OBUF[6]_inst_i_49_n_6
    SLICE_X6Y132         LUT2 (Prop_lut2_I1_O)        0.303    13.810 r  DHT11/cat_OBUF[6]_inst_i_81/O
                         net (fo=1, routed)           0.000    13.810    DHT11/cat_OBUF[6]_inst_i_81_n_0
    SLICE_X6Y132         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    14.302 r  DHT11/cat_OBUF[6]_inst_i_50/CO[1]
                         net (fo=76, routed)          2.367    16.668    DHT11/cat_OBUF[6]_inst_i_50_n_2
    SLICE_X8Y139         LUT6 (Prop_lut6_I2_O)        0.332    17.000 r  DHT11/cat_OBUF[6]_inst_i_54/O
                         net (fo=17, routed)          1.238    18.238    DHT11/cat_OBUF[6]_inst_i_54_n_0
    SLICE_X8Y133         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    18.771 r  DHT11/cat_OBUF[6]_inst_i_352/CO[2]
                         net (fo=4, routed)           0.528    19.299    DHT11/cat_OBUF[6]_inst_i_352_n_1
    SLICE_X10Y130        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781    20.080 f  DHT11/cat_OBUF[6]_inst_i_254/CO[3]
                         net (fo=48, routed)          1.957    22.037    DHT11/cat_OBUF[6]_inst_i_254_n_0
    SLICE_X8Y139         LUT6 (Prop_lut6_I0_O)        0.124    22.161 r  DHT11/cat_OBUF[6]_inst_i_272/O
                         net (fo=2, routed)           1.370    23.531    DHT11/cat_OBUF[6]_inst_i_272_n_0
    SLICE_X8Y136         LUT4 (Prop_lut4_I0_O)        0.124    23.655 r  DHT11/cat_OBUF[6]_inst_i_275/O
                         net (fo=1, routed)           0.000    23.655    DHT11/cat_OBUF[6]_inst_i_275_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    23.910 r  DHT11/cat_OBUF[6]_inst_i_158/O[3]
                         net (fo=5, routed)           0.856    24.766    DHT11/cat_OBUF[6]_inst_i_158_n_4
    SLICE_X11Y137        LUT3 (Prop_lut3_I1_O)        0.335    25.101 r  DHT11/cat_OBUF[6]_inst_i_167/O
                         net (fo=1, routed)           0.819    25.920    DHT11/cat_OBUF[6]_inst_i_167_n_0
    SLICE_X9Y137         LUT6 (Prop_lut6_I4_O)        0.326    26.246 r  DHT11/cat_OBUF[6]_inst_i_93/O
                         net (fo=1, routed)           0.000    26.246    DHT11/cat_OBUF[6]_inst_i_93_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.796 r  DHT11/cat_OBUF[6]_inst_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.796    DHT11/cat_OBUF[6]_inst_i_52_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.018 r  DHT11/cat_OBUF[6]_inst_i_83/O[0]
                         net (fo=2, routed)           0.776    27.794    DHT11/cat_OBUF[6]_inst_i_83_n_7
    SLICE_X8Y138         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    28.520 r  DHT11/cat_OBUF[6]_inst_i_51/O[1]
                         net (fo=1, routed)           1.036    29.556    DHT11/cat_OBUF[6]_inst_i_51_n_6
    SLICE_X7Y137         LUT2 (Prop_lut2_I1_O)        0.306    29.862 r  DHT11/cat_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.000    29.862    DHT11/cat_OBUF[6]_inst_i_35_n_0
    SLICE_X7Y137         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.263 r  DHT11/cat_OBUF[6]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    30.263    DHT11/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X7Y138         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.485 r  DHT11/cat_OBUF[6]_inst_i_26/O[0]
                         net (fo=3, routed)           0.842    31.327    DHT11/cat_OBUF[6]_inst_i_26_n_7
    SLICE_X6Y137         LUT6 (Prop_lut6_I2_O)        0.299    31.626 r  DHT11/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.503    32.128    DHT11/cat_OBUF[6]_inst_i_12_n_0
    SLICE_X6Y137         LUT6 (Prop_lut6_I5_O)        0.124    32.252 r  DHT11/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.227    33.479    DHT11/SSDtag/digit[1]
    SLICE_X12Y135        LUT4 (Prop_lut4_I1_O)        0.150    33.629 r  DHT11/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           7.176    40.805    cat_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.735    44.541 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    44.541    cat[0]
    U7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.444ns  (logic 14.853ns (33.419%)  route 29.591ns (66.581%))
  Logic Levels:           30  (CARRY4=15 IBUF=1 LUT2=2 LUT3=2 LUT4=3 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF_inst/O
                         net (fo=47, routed)          4.869     6.322    DHT11/sw_IBUF
    SLICE_X5Y131         LUT3 (Prop_lut3_I2_O)        0.152     6.474 f  DHT11/cat_OBUF[6]_inst_i_42/O
                         net (fo=16, routed)          1.222     7.695    DHT11/value[7]
    SLICE_X6Y129         LUT6 (Prop_lut6_I2_O)        0.326     8.021 r  DHT11/cat_OBUF[6]_inst_i_125/O
                         net (fo=1, routed)           0.512     8.533    DHT11/cat_OBUF[6]_inst_i_125_n_0
    SLICE_X4Y129         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.040 r  DHT11/cat_OBUF[6]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.040    DHT11/cat_OBUF[6]_inst_i_69_n_0
    SLICE_X4Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.154 r  DHT11/cat_OBUF[6]_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000     9.154    DHT11/cat_OBUF[6]_inst_i_48_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.376 r  DHT11/cat_OBUF[6]_inst_i_47/O[0]
                         net (fo=60, routed)          1.205    10.581    DHT11/cat_OBUF[6]_inst_i_47_n_7
    SLICE_X7Y131         LUT4 (Prop_lut4_I2_O)        0.299    10.880 r  DHT11/cat_OBUF[6]_inst_i_225/O
                         net (fo=1, routed)           0.000    10.880    DHT11/cat_OBUF[6]_inst_i_225_n_0
    SLICE_X7Y131         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.281 r  DHT11/cat_OBUF[6]_inst_i_131/CO[3]
                         net (fo=1, routed)           0.000    11.281    DHT11/cat_OBUF[6]_inst_i_131_n_0
    SLICE_X7Y132         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.509 r  DHT11/cat_OBUF[6]_inst_i_78/CO[2]
                         net (fo=4, routed)           0.364    11.873    DHT11/cat_OBUF[6]_inst_i_78_n_1
    SLICE_X7Y133         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    12.660 r  DHT11/cat_OBUF[6]_inst_i_49/O[1]
                         net (fo=77, routed)          0.847    13.507    DHT11/cat_OBUF[6]_inst_i_49_n_6
    SLICE_X6Y132         LUT2 (Prop_lut2_I1_O)        0.303    13.810 r  DHT11/cat_OBUF[6]_inst_i_81/O
                         net (fo=1, routed)           0.000    13.810    DHT11/cat_OBUF[6]_inst_i_81_n_0
    SLICE_X6Y132         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    14.302 r  DHT11/cat_OBUF[6]_inst_i_50/CO[1]
                         net (fo=76, routed)          2.367    16.668    DHT11/cat_OBUF[6]_inst_i_50_n_2
    SLICE_X8Y139         LUT6 (Prop_lut6_I2_O)        0.332    17.000 r  DHT11/cat_OBUF[6]_inst_i_54/O
                         net (fo=17, routed)          1.238    18.238    DHT11/cat_OBUF[6]_inst_i_54_n_0
    SLICE_X8Y133         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    18.771 r  DHT11/cat_OBUF[6]_inst_i_352/CO[2]
                         net (fo=4, routed)           0.528    19.299    DHT11/cat_OBUF[6]_inst_i_352_n_1
    SLICE_X10Y130        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781    20.080 f  DHT11/cat_OBUF[6]_inst_i_254/CO[3]
                         net (fo=48, routed)          1.957    22.037    DHT11/cat_OBUF[6]_inst_i_254_n_0
    SLICE_X8Y139         LUT6 (Prop_lut6_I0_O)        0.124    22.161 r  DHT11/cat_OBUF[6]_inst_i_272/O
                         net (fo=2, routed)           1.370    23.531    DHT11/cat_OBUF[6]_inst_i_272_n_0
    SLICE_X8Y136         LUT4 (Prop_lut4_I0_O)        0.124    23.655 r  DHT11/cat_OBUF[6]_inst_i_275/O
                         net (fo=1, routed)           0.000    23.655    DHT11/cat_OBUF[6]_inst_i_275_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    23.910 r  DHT11/cat_OBUF[6]_inst_i_158/O[3]
                         net (fo=5, routed)           0.856    24.766    DHT11/cat_OBUF[6]_inst_i_158_n_4
    SLICE_X11Y137        LUT3 (Prop_lut3_I1_O)        0.335    25.101 r  DHT11/cat_OBUF[6]_inst_i_167/O
                         net (fo=1, routed)           0.819    25.920    DHT11/cat_OBUF[6]_inst_i_167_n_0
    SLICE_X9Y137         LUT6 (Prop_lut6_I4_O)        0.326    26.246 r  DHT11/cat_OBUF[6]_inst_i_93/O
                         net (fo=1, routed)           0.000    26.246    DHT11/cat_OBUF[6]_inst_i_93_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.796 r  DHT11/cat_OBUF[6]_inst_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.796    DHT11/cat_OBUF[6]_inst_i_52_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.018 r  DHT11/cat_OBUF[6]_inst_i_83/O[0]
                         net (fo=2, routed)           0.776    27.794    DHT11/cat_OBUF[6]_inst_i_83_n_7
    SLICE_X8Y138         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    28.520 r  DHT11/cat_OBUF[6]_inst_i_51/O[1]
                         net (fo=1, routed)           1.036    29.556    DHT11/cat_OBUF[6]_inst_i_51_n_6
    SLICE_X7Y137         LUT2 (Prop_lut2_I1_O)        0.306    29.862 r  DHT11/cat_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.000    29.862    DHT11/cat_OBUF[6]_inst_i_35_n_0
    SLICE_X7Y137         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.263 r  DHT11/cat_OBUF[6]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    30.263    DHT11/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X7Y138         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.485 r  DHT11/cat_OBUF[6]_inst_i_26/O[0]
                         net (fo=3, routed)           0.842    31.327    DHT11/cat_OBUF[6]_inst_i_26_n_7
    SLICE_X6Y137         LUT6 (Prop_lut6_I2_O)        0.299    31.626 r  DHT11/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.503    32.128    DHT11/cat_OBUF[6]_inst_i_12_n_0
    SLICE_X6Y137         LUT6 (Prop_lut6_I5_O)        0.124    32.252 r  DHT11/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.294    33.546    DHT11/SSDtag/digit[1]
    SLICE_X12Y135        LUT4 (Prop_lut4_I2_O)        0.150    33.696 r  DHT11/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           6.989    40.685    cat_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.759    44.444 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    44.444    cat[4]
    U8                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.225ns  (logic 14.603ns (33.021%)  route 29.621ns (66.979%))
  Logic Levels:           30  (CARRY4=15 IBUF=1 LUT2=2 LUT3=2 LUT4=3 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF_inst/O
                         net (fo=47, routed)          4.869     6.322    DHT11/sw_IBUF
    SLICE_X5Y131         LUT3 (Prop_lut3_I2_O)        0.152     6.474 f  DHT11/cat_OBUF[6]_inst_i_42/O
                         net (fo=16, routed)          1.222     7.695    DHT11/value[7]
    SLICE_X6Y129         LUT6 (Prop_lut6_I2_O)        0.326     8.021 r  DHT11/cat_OBUF[6]_inst_i_125/O
                         net (fo=1, routed)           0.512     8.533    DHT11/cat_OBUF[6]_inst_i_125_n_0
    SLICE_X4Y129         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.040 r  DHT11/cat_OBUF[6]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.040    DHT11/cat_OBUF[6]_inst_i_69_n_0
    SLICE_X4Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.154 r  DHT11/cat_OBUF[6]_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000     9.154    DHT11/cat_OBUF[6]_inst_i_48_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.376 r  DHT11/cat_OBUF[6]_inst_i_47/O[0]
                         net (fo=60, routed)          1.205    10.581    DHT11/cat_OBUF[6]_inst_i_47_n_7
    SLICE_X7Y131         LUT4 (Prop_lut4_I2_O)        0.299    10.880 r  DHT11/cat_OBUF[6]_inst_i_225/O
                         net (fo=1, routed)           0.000    10.880    DHT11/cat_OBUF[6]_inst_i_225_n_0
    SLICE_X7Y131         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.281 r  DHT11/cat_OBUF[6]_inst_i_131/CO[3]
                         net (fo=1, routed)           0.000    11.281    DHT11/cat_OBUF[6]_inst_i_131_n_0
    SLICE_X7Y132         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.509 r  DHT11/cat_OBUF[6]_inst_i_78/CO[2]
                         net (fo=4, routed)           0.364    11.873    DHT11/cat_OBUF[6]_inst_i_78_n_1
    SLICE_X7Y133         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    12.660 r  DHT11/cat_OBUF[6]_inst_i_49/O[1]
                         net (fo=77, routed)          0.847    13.507    DHT11/cat_OBUF[6]_inst_i_49_n_6
    SLICE_X6Y132         LUT2 (Prop_lut2_I1_O)        0.303    13.810 r  DHT11/cat_OBUF[6]_inst_i_81/O
                         net (fo=1, routed)           0.000    13.810    DHT11/cat_OBUF[6]_inst_i_81_n_0
    SLICE_X6Y132         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    14.302 r  DHT11/cat_OBUF[6]_inst_i_50/CO[1]
                         net (fo=76, routed)          2.367    16.668    DHT11/cat_OBUF[6]_inst_i_50_n_2
    SLICE_X8Y139         LUT6 (Prop_lut6_I2_O)        0.332    17.000 r  DHT11/cat_OBUF[6]_inst_i_54/O
                         net (fo=17, routed)          1.238    18.238    DHT11/cat_OBUF[6]_inst_i_54_n_0
    SLICE_X8Y133         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    18.771 r  DHT11/cat_OBUF[6]_inst_i_352/CO[2]
                         net (fo=4, routed)           0.528    19.299    DHT11/cat_OBUF[6]_inst_i_352_n_1
    SLICE_X10Y130        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781    20.080 f  DHT11/cat_OBUF[6]_inst_i_254/CO[3]
                         net (fo=48, routed)          1.957    22.037    DHT11/cat_OBUF[6]_inst_i_254_n_0
    SLICE_X8Y139         LUT6 (Prop_lut6_I0_O)        0.124    22.161 r  DHT11/cat_OBUF[6]_inst_i_272/O
                         net (fo=2, routed)           1.370    23.531    DHT11/cat_OBUF[6]_inst_i_272_n_0
    SLICE_X8Y136         LUT4 (Prop_lut4_I0_O)        0.124    23.655 r  DHT11/cat_OBUF[6]_inst_i_275/O
                         net (fo=1, routed)           0.000    23.655    DHT11/cat_OBUF[6]_inst_i_275_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    23.910 r  DHT11/cat_OBUF[6]_inst_i_158/O[3]
                         net (fo=5, routed)           0.856    24.766    DHT11/cat_OBUF[6]_inst_i_158_n_4
    SLICE_X11Y137        LUT3 (Prop_lut3_I1_O)        0.335    25.101 r  DHT11/cat_OBUF[6]_inst_i_167/O
                         net (fo=1, routed)           0.819    25.920    DHT11/cat_OBUF[6]_inst_i_167_n_0
    SLICE_X9Y137         LUT6 (Prop_lut6_I4_O)        0.326    26.246 r  DHT11/cat_OBUF[6]_inst_i_93/O
                         net (fo=1, routed)           0.000    26.246    DHT11/cat_OBUF[6]_inst_i_93_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.796 r  DHT11/cat_OBUF[6]_inst_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.796    DHT11/cat_OBUF[6]_inst_i_52_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.018 r  DHT11/cat_OBUF[6]_inst_i_83/O[0]
                         net (fo=2, routed)           0.776    27.794    DHT11/cat_OBUF[6]_inst_i_83_n_7
    SLICE_X8Y138         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    28.520 r  DHT11/cat_OBUF[6]_inst_i_51/O[1]
                         net (fo=1, routed)           1.036    29.556    DHT11/cat_OBUF[6]_inst_i_51_n_6
    SLICE_X7Y137         LUT2 (Prop_lut2_I1_O)        0.306    29.862 r  DHT11/cat_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.000    29.862    DHT11/cat_OBUF[6]_inst_i_35_n_0
    SLICE_X7Y137         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.263 r  DHT11/cat_OBUF[6]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    30.263    DHT11/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X7Y138         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.485 r  DHT11/cat_OBUF[6]_inst_i_26/O[0]
                         net (fo=3, routed)           0.852    31.337    DHT11/cat_OBUF[6]_inst_i_26_n_7
    SLICE_X6Y137         LUT6 (Prop_lut6_I3_O)        0.299    31.636 r  DHT11/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.664    32.299    DHT11/cat_OBUF[6]_inst_i_10_n_0
    SLICE_X6Y135         LUT6 (Prop_lut6_I5_O)        0.124    32.423 r  DHT11/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.112    33.536    DHT11/SSDtag/digit[2]
    SLICE_X12Y135        LUT4 (Prop_lut4_I0_O)        0.124    33.660 r  DHT11/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           7.029    40.689    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    44.225 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    44.225    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.972ns  (logic 14.588ns (33.175%)  route 29.384ns (66.825%))
  Logic Levels:           30  (CARRY4=15 IBUF=1 LUT2=2 LUT3=2 LUT4=3 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF_inst/O
                         net (fo=47, routed)          4.869     6.322    DHT11/sw_IBUF
    SLICE_X5Y131         LUT3 (Prop_lut3_I2_O)        0.152     6.474 f  DHT11/cat_OBUF[6]_inst_i_42/O
                         net (fo=16, routed)          1.222     7.695    DHT11/value[7]
    SLICE_X6Y129         LUT6 (Prop_lut6_I2_O)        0.326     8.021 r  DHT11/cat_OBUF[6]_inst_i_125/O
                         net (fo=1, routed)           0.512     8.533    DHT11/cat_OBUF[6]_inst_i_125_n_0
    SLICE_X4Y129         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.040 r  DHT11/cat_OBUF[6]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.040    DHT11/cat_OBUF[6]_inst_i_69_n_0
    SLICE_X4Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.154 r  DHT11/cat_OBUF[6]_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000     9.154    DHT11/cat_OBUF[6]_inst_i_48_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.376 r  DHT11/cat_OBUF[6]_inst_i_47/O[0]
                         net (fo=60, routed)          1.205    10.581    DHT11/cat_OBUF[6]_inst_i_47_n_7
    SLICE_X7Y131         LUT4 (Prop_lut4_I2_O)        0.299    10.880 r  DHT11/cat_OBUF[6]_inst_i_225/O
                         net (fo=1, routed)           0.000    10.880    DHT11/cat_OBUF[6]_inst_i_225_n_0
    SLICE_X7Y131         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.281 r  DHT11/cat_OBUF[6]_inst_i_131/CO[3]
                         net (fo=1, routed)           0.000    11.281    DHT11/cat_OBUF[6]_inst_i_131_n_0
    SLICE_X7Y132         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.509 r  DHT11/cat_OBUF[6]_inst_i_78/CO[2]
                         net (fo=4, routed)           0.364    11.873    DHT11/cat_OBUF[6]_inst_i_78_n_1
    SLICE_X7Y133         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    12.660 r  DHT11/cat_OBUF[6]_inst_i_49/O[1]
                         net (fo=77, routed)          0.847    13.507    DHT11/cat_OBUF[6]_inst_i_49_n_6
    SLICE_X6Y132         LUT2 (Prop_lut2_I1_O)        0.303    13.810 r  DHT11/cat_OBUF[6]_inst_i_81/O
                         net (fo=1, routed)           0.000    13.810    DHT11/cat_OBUF[6]_inst_i_81_n_0
    SLICE_X6Y132         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    14.302 r  DHT11/cat_OBUF[6]_inst_i_50/CO[1]
                         net (fo=76, routed)          2.367    16.668    DHT11/cat_OBUF[6]_inst_i_50_n_2
    SLICE_X8Y139         LUT6 (Prop_lut6_I2_O)        0.332    17.000 r  DHT11/cat_OBUF[6]_inst_i_54/O
                         net (fo=17, routed)          1.238    18.238    DHT11/cat_OBUF[6]_inst_i_54_n_0
    SLICE_X8Y133         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    18.771 r  DHT11/cat_OBUF[6]_inst_i_352/CO[2]
                         net (fo=4, routed)           0.528    19.299    DHT11/cat_OBUF[6]_inst_i_352_n_1
    SLICE_X10Y130        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781    20.080 f  DHT11/cat_OBUF[6]_inst_i_254/CO[3]
                         net (fo=48, routed)          1.957    22.037    DHT11/cat_OBUF[6]_inst_i_254_n_0
    SLICE_X8Y139         LUT6 (Prop_lut6_I0_O)        0.124    22.161 r  DHT11/cat_OBUF[6]_inst_i_272/O
                         net (fo=2, routed)           1.370    23.531    DHT11/cat_OBUF[6]_inst_i_272_n_0
    SLICE_X8Y136         LUT4 (Prop_lut4_I0_O)        0.124    23.655 r  DHT11/cat_OBUF[6]_inst_i_275/O
                         net (fo=1, routed)           0.000    23.655    DHT11/cat_OBUF[6]_inst_i_275_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    23.910 r  DHT11/cat_OBUF[6]_inst_i_158/O[3]
                         net (fo=5, routed)           0.856    24.766    DHT11/cat_OBUF[6]_inst_i_158_n_4
    SLICE_X11Y137        LUT3 (Prop_lut3_I1_O)        0.335    25.101 r  DHT11/cat_OBUF[6]_inst_i_167/O
                         net (fo=1, routed)           0.819    25.920    DHT11/cat_OBUF[6]_inst_i_167_n_0
    SLICE_X9Y137         LUT6 (Prop_lut6_I4_O)        0.326    26.246 r  DHT11/cat_OBUF[6]_inst_i_93/O
                         net (fo=1, routed)           0.000    26.246    DHT11/cat_OBUF[6]_inst_i_93_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.796 r  DHT11/cat_OBUF[6]_inst_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.796    DHT11/cat_OBUF[6]_inst_i_52_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.018 r  DHT11/cat_OBUF[6]_inst_i_83/O[0]
                         net (fo=2, routed)           0.776    27.794    DHT11/cat_OBUF[6]_inst_i_83_n_7
    SLICE_X8Y138         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    28.520 r  DHT11/cat_OBUF[6]_inst_i_51/O[1]
                         net (fo=1, routed)           1.036    29.556    DHT11/cat_OBUF[6]_inst_i_51_n_6
    SLICE_X7Y137         LUT2 (Prop_lut2_I1_O)        0.306    29.862 r  DHT11/cat_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.000    29.862    DHT11/cat_OBUF[6]_inst_i_35_n_0
    SLICE_X7Y137         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.263 r  DHT11/cat_OBUF[6]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    30.263    DHT11/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X7Y138         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.485 r  DHT11/cat_OBUF[6]_inst_i_26/O[0]
                         net (fo=3, routed)           0.842    31.327    DHT11/cat_OBUF[6]_inst_i_26_n_7
    SLICE_X6Y137         LUT6 (Prop_lut6_I2_O)        0.299    31.626 r  DHT11/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.503    32.128    DHT11/cat_OBUF[6]_inst_i_12_n_0
    SLICE_X6Y137         LUT6 (Prop_lut6_I5_O)        0.124    32.252 r  DHT11/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.294    33.546    DHT11/SSDtag/digit[1]
    SLICE_X12Y135        LUT4 (Prop_lut4_I2_O)        0.124    33.670 r  DHT11/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           6.781    40.452    cat_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    43.972 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    43.972    cat[2]
    U5                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.963ns  (logic 14.597ns (33.203%)  route 29.366ns (66.797%))
  Logic Levels:           30  (CARRY4=15 IBUF=1 LUT2=2 LUT3=2 LUT4=3 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF_inst/O
                         net (fo=47, routed)          4.869     6.322    DHT11/sw_IBUF
    SLICE_X5Y131         LUT3 (Prop_lut3_I2_O)        0.152     6.474 f  DHT11/cat_OBUF[6]_inst_i_42/O
                         net (fo=16, routed)          1.222     7.695    DHT11/value[7]
    SLICE_X6Y129         LUT6 (Prop_lut6_I2_O)        0.326     8.021 r  DHT11/cat_OBUF[6]_inst_i_125/O
                         net (fo=1, routed)           0.512     8.533    DHT11/cat_OBUF[6]_inst_i_125_n_0
    SLICE_X4Y129         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.040 r  DHT11/cat_OBUF[6]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.040    DHT11/cat_OBUF[6]_inst_i_69_n_0
    SLICE_X4Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.154 r  DHT11/cat_OBUF[6]_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000     9.154    DHT11/cat_OBUF[6]_inst_i_48_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.376 r  DHT11/cat_OBUF[6]_inst_i_47/O[0]
                         net (fo=60, routed)          1.205    10.581    DHT11/cat_OBUF[6]_inst_i_47_n_7
    SLICE_X7Y131         LUT4 (Prop_lut4_I2_O)        0.299    10.880 r  DHT11/cat_OBUF[6]_inst_i_225/O
                         net (fo=1, routed)           0.000    10.880    DHT11/cat_OBUF[6]_inst_i_225_n_0
    SLICE_X7Y131         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.281 r  DHT11/cat_OBUF[6]_inst_i_131/CO[3]
                         net (fo=1, routed)           0.000    11.281    DHT11/cat_OBUF[6]_inst_i_131_n_0
    SLICE_X7Y132         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.509 r  DHT11/cat_OBUF[6]_inst_i_78/CO[2]
                         net (fo=4, routed)           0.364    11.873    DHT11/cat_OBUF[6]_inst_i_78_n_1
    SLICE_X7Y133         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    12.660 r  DHT11/cat_OBUF[6]_inst_i_49/O[1]
                         net (fo=77, routed)          0.847    13.507    DHT11/cat_OBUF[6]_inst_i_49_n_6
    SLICE_X6Y132         LUT2 (Prop_lut2_I1_O)        0.303    13.810 r  DHT11/cat_OBUF[6]_inst_i_81/O
                         net (fo=1, routed)           0.000    13.810    DHT11/cat_OBUF[6]_inst_i_81_n_0
    SLICE_X6Y132         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    14.302 r  DHT11/cat_OBUF[6]_inst_i_50/CO[1]
                         net (fo=76, routed)          2.367    16.668    DHT11/cat_OBUF[6]_inst_i_50_n_2
    SLICE_X8Y139         LUT6 (Prop_lut6_I2_O)        0.332    17.000 r  DHT11/cat_OBUF[6]_inst_i_54/O
                         net (fo=17, routed)          1.238    18.238    DHT11/cat_OBUF[6]_inst_i_54_n_0
    SLICE_X8Y133         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    18.771 r  DHT11/cat_OBUF[6]_inst_i_352/CO[2]
                         net (fo=4, routed)           0.528    19.299    DHT11/cat_OBUF[6]_inst_i_352_n_1
    SLICE_X10Y130        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781    20.080 f  DHT11/cat_OBUF[6]_inst_i_254/CO[3]
                         net (fo=48, routed)          1.957    22.037    DHT11/cat_OBUF[6]_inst_i_254_n_0
    SLICE_X8Y139         LUT6 (Prop_lut6_I0_O)        0.124    22.161 r  DHT11/cat_OBUF[6]_inst_i_272/O
                         net (fo=2, routed)           1.370    23.531    DHT11/cat_OBUF[6]_inst_i_272_n_0
    SLICE_X8Y136         LUT4 (Prop_lut4_I0_O)        0.124    23.655 r  DHT11/cat_OBUF[6]_inst_i_275/O
                         net (fo=1, routed)           0.000    23.655    DHT11/cat_OBUF[6]_inst_i_275_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    23.910 r  DHT11/cat_OBUF[6]_inst_i_158/O[3]
                         net (fo=5, routed)           0.856    24.766    DHT11/cat_OBUF[6]_inst_i_158_n_4
    SLICE_X11Y137        LUT3 (Prop_lut3_I1_O)        0.335    25.101 r  DHT11/cat_OBUF[6]_inst_i_167/O
                         net (fo=1, routed)           0.819    25.920    DHT11/cat_OBUF[6]_inst_i_167_n_0
    SLICE_X9Y137         LUT6 (Prop_lut6_I4_O)        0.326    26.246 r  DHT11/cat_OBUF[6]_inst_i_93/O
                         net (fo=1, routed)           0.000    26.246    DHT11/cat_OBUF[6]_inst_i_93_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.796 r  DHT11/cat_OBUF[6]_inst_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.796    DHT11/cat_OBUF[6]_inst_i_52_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.018 r  DHT11/cat_OBUF[6]_inst_i_83/O[0]
                         net (fo=2, routed)           0.776    27.794    DHT11/cat_OBUF[6]_inst_i_83_n_7
    SLICE_X8Y138         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    28.520 r  DHT11/cat_OBUF[6]_inst_i_51/O[1]
                         net (fo=1, routed)           1.036    29.556    DHT11/cat_OBUF[6]_inst_i_51_n_6
    SLICE_X7Y137         LUT2 (Prop_lut2_I1_O)        0.306    29.862 r  DHT11/cat_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.000    29.862    DHT11/cat_OBUF[6]_inst_i_35_n_0
    SLICE_X7Y137         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.263 r  DHT11/cat_OBUF[6]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    30.263    DHT11/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X7Y138         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.485 r  DHT11/cat_OBUF[6]_inst_i_26/O[0]
                         net (fo=3, routed)           0.852    31.337    DHT11/cat_OBUF[6]_inst_i_26_n_7
    SLICE_X6Y137         LUT6 (Prop_lut6_I3_O)        0.299    31.636 r  DHT11/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.664    32.299    DHT11/cat_OBUF[6]_inst_i_10_n_0
    SLICE_X6Y135         LUT6 (Prop_lut6_I5_O)        0.124    32.423 r  DHT11/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.131    33.555    DHT11/SSDtag/digit[2]
    SLICE_X12Y135        LUT4 (Prop_lut4_I3_O)        0.124    33.679 r  DHT11/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           6.756    40.434    cat_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    43.963 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    43.963    cat[5]
    W6                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.844ns  (logic 14.815ns (33.789%)  route 29.030ns (66.211%))
  Logic Levels:           30  (CARRY4=15 IBUF=1 LUT2=2 LUT3=2 LUT4=3 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF_inst/O
                         net (fo=47, routed)          4.869     6.322    DHT11/sw_IBUF
    SLICE_X5Y131         LUT3 (Prop_lut3_I2_O)        0.152     6.474 f  DHT11/cat_OBUF[6]_inst_i_42/O
                         net (fo=16, routed)          1.222     7.695    DHT11/value[7]
    SLICE_X6Y129         LUT6 (Prop_lut6_I2_O)        0.326     8.021 r  DHT11/cat_OBUF[6]_inst_i_125/O
                         net (fo=1, routed)           0.512     8.533    DHT11/cat_OBUF[6]_inst_i_125_n_0
    SLICE_X4Y129         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.040 r  DHT11/cat_OBUF[6]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.040    DHT11/cat_OBUF[6]_inst_i_69_n_0
    SLICE_X4Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.154 r  DHT11/cat_OBUF[6]_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000     9.154    DHT11/cat_OBUF[6]_inst_i_48_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.376 r  DHT11/cat_OBUF[6]_inst_i_47/O[0]
                         net (fo=60, routed)          1.205    10.581    DHT11/cat_OBUF[6]_inst_i_47_n_7
    SLICE_X7Y131         LUT4 (Prop_lut4_I2_O)        0.299    10.880 r  DHT11/cat_OBUF[6]_inst_i_225/O
                         net (fo=1, routed)           0.000    10.880    DHT11/cat_OBUF[6]_inst_i_225_n_0
    SLICE_X7Y131         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.281 r  DHT11/cat_OBUF[6]_inst_i_131/CO[3]
                         net (fo=1, routed)           0.000    11.281    DHT11/cat_OBUF[6]_inst_i_131_n_0
    SLICE_X7Y132         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.509 r  DHT11/cat_OBUF[6]_inst_i_78/CO[2]
                         net (fo=4, routed)           0.364    11.873    DHT11/cat_OBUF[6]_inst_i_78_n_1
    SLICE_X7Y133         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    12.660 r  DHT11/cat_OBUF[6]_inst_i_49/O[1]
                         net (fo=77, routed)          0.847    13.507    DHT11/cat_OBUF[6]_inst_i_49_n_6
    SLICE_X6Y132         LUT2 (Prop_lut2_I1_O)        0.303    13.810 r  DHT11/cat_OBUF[6]_inst_i_81/O
                         net (fo=1, routed)           0.000    13.810    DHT11/cat_OBUF[6]_inst_i_81_n_0
    SLICE_X6Y132         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    14.302 r  DHT11/cat_OBUF[6]_inst_i_50/CO[1]
                         net (fo=76, routed)          2.367    16.668    DHT11/cat_OBUF[6]_inst_i_50_n_2
    SLICE_X8Y139         LUT6 (Prop_lut6_I2_O)        0.332    17.000 r  DHT11/cat_OBUF[6]_inst_i_54/O
                         net (fo=17, routed)          1.238    18.238    DHT11/cat_OBUF[6]_inst_i_54_n_0
    SLICE_X8Y133         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    18.771 r  DHT11/cat_OBUF[6]_inst_i_352/CO[2]
                         net (fo=4, routed)           0.528    19.299    DHT11/cat_OBUF[6]_inst_i_352_n_1
    SLICE_X10Y130        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781    20.080 f  DHT11/cat_OBUF[6]_inst_i_254/CO[3]
                         net (fo=48, routed)          1.957    22.037    DHT11/cat_OBUF[6]_inst_i_254_n_0
    SLICE_X8Y139         LUT6 (Prop_lut6_I0_O)        0.124    22.161 r  DHT11/cat_OBUF[6]_inst_i_272/O
                         net (fo=2, routed)           1.370    23.531    DHT11/cat_OBUF[6]_inst_i_272_n_0
    SLICE_X8Y136         LUT4 (Prop_lut4_I0_O)        0.124    23.655 r  DHT11/cat_OBUF[6]_inst_i_275/O
                         net (fo=1, routed)           0.000    23.655    DHT11/cat_OBUF[6]_inst_i_275_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    23.910 r  DHT11/cat_OBUF[6]_inst_i_158/O[3]
                         net (fo=5, routed)           0.856    24.766    DHT11/cat_OBUF[6]_inst_i_158_n_4
    SLICE_X11Y137        LUT3 (Prop_lut3_I1_O)        0.335    25.101 r  DHT11/cat_OBUF[6]_inst_i_167/O
                         net (fo=1, routed)           0.819    25.920    DHT11/cat_OBUF[6]_inst_i_167_n_0
    SLICE_X9Y137         LUT6 (Prop_lut6_I4_O)        0.326    26.246 r  DHT11/cat_OBUF[6]_inst_i_93/O
                         net (fo=1, routed)           0.000    26.246    DHT11/cat_OBUF[6]_inst_i_93_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.796 r  DHT11/cat_OBUF[6]_inst_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.796    DHT11/cat_OBUF[6]_inst_i_52_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.018 r  DHT11/cat_OBUF[6]_inst_i_83/O[0]
                         net (fo=2, routed)           0.776    27.794    DHT11/cat_OBUF[6]_inst_i_83_n_7
    SLICE_X8Y138         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    28.520 r  DHT11/cat_OBUF[6]_inst_i_51/O[1]
                         net (fo=1, routed)           1.036    29.556    DHT11/cat_OBUF[6]_inst_i_51_n_6
    SLICE_X7Y137         LUT2 (Prop_lut2_I1_O)        0.306    29.862 r  DHT11/cat_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.000    29.862    DHT11/cat_OBUF[6]_inst_i_35_n_0
    SLICE_X7Y137         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.263 r  DHT11/cat_OBUF[6]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    30.263    DHT11/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X7Y138         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.485 r  DHT11/cat_OBUF[6]_inst_i_26/O[0]
                         net (fo=3, routed)           0.852    31.337    DHT11/cat_OBUF[6]_inst_i_26_n_7
    SLICE_X6Y137         LUT6 (Prop_lut6_I3_O)        0.299    31.636 r  DHT11/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.664    32.299    DHT11/cat_OBUF[6]_inst_i_10_n_0
    SLICE_X6Y135         LUT6 (Prop_lut6_I5_O)        0.124    32.423 r  DHT11/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.112    33.536    DHT11/SSDtag/digit[2]
    SLICE_X12Y135        LUT4 (Prop_lut4_I0_O)        0.153    33.689 r  DHT11/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           6.438    40.127    cat_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.718    43.844 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    43.844    cat[6]
    W7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.518ns  (logic 14.572ns (33.486%)  route 28.946ns (66.514%))
  Logic Levels:           30  (CARRY4=15 IBUF=1 LUT2=2 LUT3=2 LUT4=3 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF_inst/O
                         net (fo=47, routed)          4.869     6.322    DHT11/sw_IBUF
    SLICE_X5Y131         LUT3 (Prop_lut3_I2_O)        0.152     6.474 f  DHT11/cat_OBUF[6]_inst_i_42/O
                         net (fo=16, routed)          1.222     7.695    DHT11/value[7]
    SLICE_X6Y129         LUT6 (Prop_lut6_I2_O)        0.326     8.021 r  DHT11/cat_OBUF[6]_inst_i_125/O
                         net (fo=1, routed)           0.512     8.533    DHT11/cat_OBUF[6]_inst_i_125_n_0
    SLICE_X4Y129         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.040 r  DHT11/cat_OBUF[6]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.040    DHT11/cat_OBUF[6]_inst_i_69_n_0
    SLICE_X4Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.154 r  DHT11/cat_OBUF[6]_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000     9.154    DHT11/cat_OBUF[6]_inst_i_48_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.376 r  DHT11/cat_OBUF[6]_inst_i_47/O[0]
                         net (fo=60, routed)          1.205    10.581    DHT11/cat_OBUF[6]_inst_i_47_n_7
    SLICE_X7Y131         LUT4 (Prop_lut4_I2_O)        0.299    10.880 r  DHT11/cat_OBUF[6]_inst_i_225/O
                         net (fo=1, routed)           0.000    10.880    DHT11/cat_OBUF[6]_inst_i_225_n_0
    SLICE_X7Y131         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.281 r  DHT11/cat_OBUF[6]_inst_i_131/CO[3]
                         net (fo=1, routed)           0.000    11.281    DHT11/cat_OBUF[6]_inst_i_131_n_0
    SLICE_X7Y132         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.509 r  DHT11/cat_OBUF[6]_inst_i_78/CO[2]
                         net (fo=4, routed)           0.364    11.873    DHT11/cat_OBUF[6]_inst_i_78_n_1
    SLICE_X7Y133         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    12.660 r  DHT11/cat_OBUF[6]_inst_i_49/O[1]
                         net (fo=77, routed)          0.847    13.507    DHT11/cat_OBUF[6]_inst_i_49_n_6
    SLICE_X6Y132         LUT2 (Prop_lut2_I1_O)        0.303    13.810 r  DHT11/cat_OBUF[6]_inst_i_81/O
                         net (fo=1, routed)           0.000    13.810    DHT11/cat_OBUF[6]_inst_i_81_n_0
    SLICE_X6Y132         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    14.302 r  DHT11/cat_OBUF[6]_inst_i_50/CO[1]
                         net (fo=76, routed)          2.367    16.668    DHT11/cat_OBUF[6]_inst_i_50_n_2
    SLICE_X8Y139         LUT6 (Prop_lut6_I2_O)        0.332    17.000 r  DHT11/cat_OBUF[6]_inst_i_54/O
                         net (fo=17, routed)          1.238    18.238    DHT11/cat_OBUF[6]_inst_i_54_n_0
    SLICE_X8Y133         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    18.771 r  DHT11/cat_OBUF[6]_inst_i_352/CO[2]
                         net (fo=4, routed)           0.528    19.299    DHT11/cat_OBUF[6]_inst_i_352_n_1
    SLICE_X10Y130        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781    20.080 f  DHT11/cat_OBUF[6]_inst_i_254/CO[3]
                         net (fo=48, routed)          1.957    22.037    DHT11/cat_OBUF[6]_inst_i_254_n_0
    SLICE_X8Y139         LUT6 (Prop_lut6_I0_O)        0.124    22.161 r  DHT11/cat_OBUF[6]_inst_i_272/O
                         net (fo=2, routed)           1.370    23.531    DHT11/cat_OBUF[6]_inst_i_272_n_0
    SLICE_X8Y136         LUT4 (Prop_lut4_I0_O)        0.124    23.655 r  DHT11/cat_OBUF[6]_inst_i_275/O
                         net (fo=1, routed)           0.000    23.655    DHT11/cat_OBUF[6]_inst_i_275_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    23.910 r  DHT11/cat_OBUF[6]_inst_i_158/O[3]
                         net (fo=5, routed)           0.856    24.766    DHT11/cat_OBUF[6]_inst_i_158_n_4
    SLICE_X11Y137        LUT3 (Prop_lut3_I1_O)        0.335    25.101 r  DHT11/cat_OBUF[6]_inst_i_167/O
                         net (fo=1, routed)           0.819    25.920    DHT11/cat_OBUF[6]_inst_i_167_n_0
    SLICE_X9Y137         LUT6 (Prop_lut6_I4_O)        0.326    26.246 r  DHT11/cat_OBUF[6]_inst_i_93/O
                         net (fo=1, routed)           0.000    26.246    DHT11/cat_OBUF[6]_inst_i_93_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.796 r  DHT11/cat_OBUF[6]_inst_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.796    DHT11/cat_OBUF[6]_inst_i_52_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.018 r  DHT11/cat_OBUF[6]_inst_i_83/O[0]
                         net (fo=2, routed)           0.776    27.794    DHT11/cat_OBUF[6]_inst_i_83_n_7
    SLICE_X8Y138         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    28.520 r  DHT11/cat_OBUF[6]_inst_i_51/O[1]
                         net (fo=1, routed)           1.036    29.556    DHT11/cat_OBUF[6]_inst_i_51_n_6
    SLICE_X7Y137         LUT2 (Prop_lut2_I1_O)        0.306    29.862 r  DHT11/cat_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.000    29.862    DHT11/cat_OBUF[6]_inst_i_35_n_0
    SLICE_X7Y137         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.263 r  DHT11/cat_OBUF[6]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    30.263    DHT11/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X7Y138         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.485 r  DHT11/cat_OBUF[6]_inst_i_26/O[0]
                         net (fo=3, routed)           0.842    31.327    DHT11/cat_OBUF[6]_inst_i_26_n_7
    SLICE_X6Y137         LUT6 (Prop_lut6_I2_O)        0.299    31.626 r  DHT11/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.503    32.128    DHT11/cat_OBUF[6]_inst_i_12_n_0
    SLICE_X6Y137         LUT6 (Prop_lut6_I5_O)        0.124    32.252 r  DHT11/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.227    33.479    DHT11/SSDtag/digit[1]
    SLICE_X12Y135        LUT4 (Prop_lut4_I1_O)        0.124    33.603 r  DHT11/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           6.410    40.014    cat_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    43.518 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    43.518    cat[1]
    V5                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.441ns  (logic 1.562ns (24.244%)  route 4.879ns (75.756%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF_inst/O
                         net (fo=47, routed)          1.861     2.082    DHT11/sw_IBUF
    SLICE_X6Y129         LUT6 (Prop_lut6_I2_O)        0.045     2.127 r  DHT11/cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.233     2.360    DHT11/cat_OBUF[6]_inst_i_8_n_0
    SLICE_X6Y135         LUT6 (Prop_lut6_I2_O)        0.045     2.405 r  DHT11/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.332     2.737    DHT11/SSDtag/digit[2]
    SLICE_X12Y135        LUT4 (Prop_lut4_I3_O)        0.045     2.782 r  DHT11/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.453     5.235    cat_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     6.441 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.441    cat[1]
    V5                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.639ns  (logic 1.635ns (24.625%)  route 5.004ns (75.375%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF_inst/O
                         net (fo=47, routed)          1.861     2.082    DHT11/sw_IBUF
    SLICE_X6Y129         LUT6 (Prop_lut6_I2_O)        0.045     2.127 r  DHT11/cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.233     2.360    DHT11/cat_OBUF[6]_inst_i_8_n_0
    SLICE_X6Y135         LUT6 (Prop_lut6_I2_O)        0.045     2.405 r  DHT11/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.470     2.875    DHT11/SSDtag/digit[2]
    SLICE_X12Y135        LUT4 (Prop_lut4_I0_O)        0.044     2.919 r  DHT11/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.440     5.359    cat_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.280     6.639 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.639    cat[6]
    W7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.655ns  (logic 1.577ns (23.693%)  route 5.078ns (76.307%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF_inst/O
                         net (fo=47, routed)          1.861     2.082    DHT11/sw_IBUF
    SLICE_X6Y129         LUT6 (Prop_lut6_I2_O)        0.045     2.127 r  DHT11/cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.233     2.360    DHT11/cat_OBUF[6]_inst_i_8_n_0
    SLICE_X6Y135         LUT6 (Prop_lut6_I2_O)        0.045     2.405 r  DHT11/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.336     2.741    DHT11/SSDtag/digit[2]
    SLICE_X12Y135        LUT4 (Prop_lut4_I3_O)        0.045     2.786 r  DHT11/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.648     5.434    cat_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     6.655 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.655    cat[2]
    U5                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.770ns  (logic 1.586ns (23.429%)  route 5.184ns (76.571%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF_inst/O
                         net (fo=47, routed)          1.861     2.082    DHT11/sw_IBUF
    SLICE_X6Y129         LUT6 (Prop_lut6_I2_O)        0.045     2.127 r  DHT11/cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.233     2.360    DHT11/cat_OBUF[6]_inst_i_8_n_0
    SLICE_X6Y135         LUT6 (Prop_lut6_I2_O)        0.045     2.405 r  DHT11/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.439     2.844    DHT11/SSDtag/digit[2]
    SLICE_X12Y135        LUT4 (Prop_lut4_I3_O)        0.045     2.889 r  DHT11/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.651     5.539    cat_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.230     6.770 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.770    cat[5]
    W6                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.838ns  (logic 1.668ns (24.393%)  route 5.170ns (75.607%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF_inst/O
                         net (fo=47, routed)          1.861     2.082    DHT11/sw_IBUF
    SLICE_X6Y129         LUT6 (Prop_lut6_I2_O)        0.045     2.127 r  DHT11/cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.233     2.360    DHT11/cat_OBUF[6]_inst_i_8_n_0
    SLICE_X6Y135         LUT6 (Prop_lut6_I2_O)        0.045     2.405 r  DHT11/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.336     2.741    DHT11/SSDtag/digit[2]
    SLICE_X12Y135        LUT4 (Prop_lut4_I3_O)        0.048     2.789 r  DHT11/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.740     5.529    cat_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.309     6.838 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.838    cat[4]
    U8                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.907ns  (logic 1.657ns (23.994%)  route 5.250ns (76.006%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF_inst/O
                         net (fo=47, routed)          1.861     2.082    DHT11/sw_IBUF
    SLICE_X6Y129         LUT6 (Prop_lut6_I2_O)        0.045     2.127 r  DHT11/cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.233     2.360    DHT11/cat_OBUF[6]_inst_i_8_n_0
    SLICE_X6Y135         LUT6 (Prop_lut6_I2_O)        0.045     2.405 r  DHT11/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.332     2.737    DHT11/SSDtag/digit[2]
    SLICE_X12Y135        LUT4 (Prop_lut4_I2_O)        0.048     2.785 r  DHT11/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.824     5.609    cat_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.298     6.907 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.907    cat[0]
    U7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.926ns  (logic 1.592ns (22.992%)  route 5.333ns (77.008%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF_inst/O
                         net (fo=47, routed)          1.861     2.082    DHT11/sw_IBUF
    SLICE_X6Y129         LUT6 (Prop_lut6_I2_O)        0.045     2.127 r  DHT11/cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.233     2.360    DHT11/cat_OBUF[6]_inst_i_8_n_0
    SLICE_X6Y135         LUT6 (Prop_lut6_I2_O)        0.045     2.405 r  DHT11/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.470     2.875    DHT11/SSDtag/digit[2]
    SLICE_X12Y135        LUT4 (Prop_lut4_I0_O)        0.045     2.920 r  DHT11/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.769     5.689    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     6.926 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.926    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DHT11/temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.140ns  (logic 13.950ns (34.754%)  route 26.190ns (65.246%))
  Logic Levels:           30  (CARRY4=15 LUT2=2 LUT3=2 LUT4=3 LUT5=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.728     5.249    DHT11/clk_IBUF_BUFG
    SLICE_X8Y130         FDRE                                         r  DHT11/temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.478     5.727 r  DHT11/temp_reg[6]/Q
                         net (fo=6, routed)           1.338     7.066    DHT11/temp[6]
    SLICE_X5Y131         LUT3 (Prop_lut3_I1_O)        0.301     7.367 r  DHT11/cat_OBUF[6]_inst_i_41/O
                         net (fo=18, routed)          1.076     8.443    DHT11/value[6]
    SLICE_X5Y129         LUT6 (Prop_lut6_I5_O)        0.124     8.567 r  DHT11/cat_OBUF[6]_inst_i_126/O
                         net (fo=2, routed)           0.667     9.233    DHT11/cat_OBUF[6]_inst_i_126_n_0
    SLICE_X4Y129         LUT5 (Prop_lut5_I0_O)        0.124     9.357 r  DHT11/cat_OBUF[6]_inst_i_130/O
                         net (fo=1, routed)           0.000     9.357    DHT11/cat_OBUF[6]_inst_i_130_n_0
    SLICE_X4Y129         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.889 r  DHT11/cat_OBUF[6]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.889    DHT11/cat_OBUF[6]_inst_i_69_n_0
    SLICE_X4Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.003 r  DHT11/cat_OBUF[6]_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    10.003    DHT11/cat_OBUF[6]_inst_i_48_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.225 r  DHT11/cat_OBUF[6]_inst_i_47/O[0]
                         net (fo=60, routed)          1.205    11.430    DHT11/cat_OBUF[6]_inst_i_47_n_7
    SLICE_X7Y131         LUT4 (Prop_lut4_I2_O)        0.299    11.729 r  DHT11/cat_OBUF[6]_inst_i_225/O
                         net (fo=1, routed)           0.000    11.729    DHT11/cat_OBUF[6]_inst_i_225_n_0
    SLICE_X7Y131         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.130 r  DHT11/cat_OBUF[6]_inst_i_131/CO[3]
                         net (fo=1, routed)           0.000    12.130    DHT11/cat_OBUF[6]_inst_i_131_n_0
    SLICE_X7Y132         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.358 r  DHT11/cat_OBUF[6]_inst_i_78/CO[2]
                         net (fo=4, routed)           0.364    12.722    DHT11/cat_OBUF[6]_inst_i_78_n_1
    SLICE_X7Y133         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    13.509 r  DHT11/cat_OBUF[6]_inst_i_49/O[1]
                         net (fo=77, routed)          0.847    14.356    DHT11/cat_OBUF[6]_inst_i_49_n_6
    SLICE_X6Y132         LUT2 (Prop_lut2_I1_O)        0.303    14.659 r  DHT11/cat_OBUF[6]_inst_i_81/O
                         net (fo=1, routed)           0.000    14.659    DHT11/cat_OBUF[6]_inst_i_81_n_0
    SLICE_X6Y132         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    15.151 r  DHT11/cat_OBUF[6]_inst_i_50/CO[1]
                         net (fo=76, routed)          2.367    17.517    DHT11/cat_OBUF[6]_inst_i_50_n_2
    SLICE_X8Y139         LUT6 (Prop_lut6_I2_O)        0.332    17.849 r  DHT11/cat_OBUF[6]_inst_i_54/O
                         net (fo=17, routed)          1.238    19.087    DHT11/cat_OBUF[6]_inst_i_54_n_0
    SLICE_X8Y133         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    19.620 r  DHT11/cat_OBUF[6]_inst_i_352/CO[2]
                         net (fo=4, routed)           0.528    20.148    DHT11/cat_OBUF[6]_inst_i_352_n_1
    SLICE_X10Y130        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781    20.929 f  DHT11/cat_OBUF[6]_inst_i_254/CO[3]
                         net (fo=48, routed)          1.957    22.886    DHT11/cat_OBUF[6]_inst_i_254_n_0
    SLICE_X8Y139         LUT6 (Prop_lut6_I0_O)        0.124    23.010 r  DHT11/cat_OBUF[6]_inst_i_272/O
                         net (fo=2, routed)           1.370    24.380    DHT11/cat_OBUF[6]_inst_i_272_n_0
    SLICE_X8Y136         LUT4 (Prop_lut4_I0_O)        0.124    24.504 r  DHT11/cat_OBUF[6]_inst_i_275/O
                         net (fo=1, routed)           0.000    24.504    DHT11/cat_OBUF[6]_inst_i_275_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    24.759 r  DHT11/cat_OBUF[6]_inst_i_158/O[3]
                         net (fo=5, routed)           0.856    25.615    DHT11/cat_OBUF[6]_inst_i_158_n_4
    SLICE_X11Y137        LUT3 (Prop_lut3_I1_O)        0.335    25.950 r  DHT11/cat_OBUF[6]_inst_i_167/O
                         net (fo=1, routed)           0.819    26.769    DHT11/cat_OBUF[6]_inst_i_167_n_0
    SLICE_X9Y137         LUT6 (Prop_lut6_I4_O)        0.326    27.095 r  DHT11/cat_OBUF[6]_inst_i_93/O
                         net (fo=1, routed)           0.000    27.095    DHT11/cat_OBUF[6]_inst_i_93_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.645 r  DHT11/cat_OBUF[6]_inst_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.645    DHT11/cat_OBUF[6]_inst_i_52_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.867 r  DHT11/cat_OBUF[6]_inst_i_83/O[0]
                         net (fo=2, routed)           0.776    28.643    DHT11/cat_OBUF[6]_inst_i_83_n_7
    SLICE_X8Y138         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    29.369 r  DHT11/cat_OBUF[6]_inst_i_51/O[1]
                         net (fo=1, routed)           1.036    30.405    DHT11/cat_OBUF[6]_inst_i_51_n_6
    SLICE_X7Y137         LUT2 (Prop_lut2_I1_O)        0.306    30.711 r  DHT11/cat_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.000    30.711    DHT11/cat_OBUF[6]_inst_i_35_n_0
    SLICE_X7Y137         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.112 r  DHT11/cat_OBUF[6]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.112    DHT11/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X7Y138         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.334 r  DHT11/cat_OBUF[6]_inst_i_26/O[0]
                         net (fo=3, routed)           0.842    32.176    DHT11/cat_OBUF[6]_inst_i_26_n_7
    SLICE_X6Y137         LUT6 (Prop_lut6_I2_O)        0.299    32.475 r  DHT11/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.503    32.977    DHT11/cat_OBUF[6]_inst_i_12_n_0
    SLICE_X6Y137         LUT6 (Prop_lut6_I5_O)        0.124    33.101 r  DHT11/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.227    34.328    DHT11/SSDtag/digit[1]
    SLICE_X12Y135        LUT4 (Prop_lut4_I1_O)        0.150    34.478 r  DHT11/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           7.176    41.654    cat_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.735    45.389 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    45.389    cat[0]
    U7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DHT11/temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.044ns  (logic 13.974ns (34.897%)  route 26.070ns (65.103%))
  Logic Levels:           30  (CARRY4=15 LUT2=2 LUT3=2 LUT4=3 LUT5=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.728     5.249    DHT11/clk_IBUF_BUFG
    SLICE_X8Y130         FDRE                                         r  DHT11/temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.478     5.727 r  DHT11/temp_reg[6]/Q
                         net (fo=6, routed)           1.338     7.066    DHT11/temp[6]
    SLICE_X5Y131         LUT3 (Prop_lut3_I1_O)        0.301     7.367 r  DHT11/cat_OBUF[6]_inst_i_41/O
                         net (fo=18, routed)          1.076     8.443    DHT11/value[6]
    SLICE_X5Y129         LUT6 (Prop_lut6_I5_O)        0.124     8.567 r  DHT11/cat_OBUF[6]_inst_i_126/O
                         net (fo=2, routed)           0.667     9.233    DHT11/cat_OBUF[6]_inst_i_126_n_0
    SLICE_X4Y129         LUT5 (Prop_lut5_I0_O)        0.124     9.357 r  DHT11/cat_OBUF[6]_inst_i_130/O
                         net (fo=1, routed)           0.000     9.357    DHT11/cat_OBUF[6]_inst_i_130_n_0
    SLICE_X4Y129         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.889 r  DHT11/cat_OBUF[6]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.889    DHT11/cat_OBUF[6]_inst_i_69_n_0
    SLICE_X4Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.003 r  DHT11/cat_OBUF[6]_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    10.003    DHT11/cat_OBUF[6]_inst_i_48_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.225 r  DHT11/cat_OBUF[6]_inst_i_47/O[0]
                         net (fo=60, routed)          1.205    11.430    DHT11/cat_OBUF[6]_inst_i_47_n_7
    SLICE_X7Y131         LUT4 (Prop_lut4_I2_O)        0.299    11.729 r  DHT11/cat_OBUF[6]_inst_i_225/O
                         net (fo=1, routed)           0.000    11.729    DHT11/cat_OBUF[6]_inst_i_225_n_0
    SLICE_X7Y131         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.130 r  DHT11/cat_OBUF[6]_inst_i_131/CO[3]
                         net (fo=1, routed)           0.000    12.130    DHT11/cat_OBUF[6]_inst_i_131_n_0
    SLICE_X7Y132         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.358 r  DHT11/cat_OBUF[6]_inst_i_78/CO[2]
                         net (fo=4, routed)           0.364    12.722    DHT11/cat_OBUF[6]_inst_i_78_n_1
    SLICE_X7Y133         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    13.509 r  DHT11/cat_OBUF[6]_inst_i_49/O[1]
                         net (fo=77, routed)          0.847    14.356    DHT11/cat_OBUF[6]_inst_i_49_n_6
    SLICE_X6Y132         LUT2 (Prop_lut2_I1_O)        0.303    14.659 r  DHT11/cat_OBUF[6]_inst_i_81/O
                         net (fo=1, routed)           0.000    14.659    DHT11/cat_OBUF[6]_inst_i_81_n_0
    SLICE_X6Y132         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    15.151 r  DHT11/cat_OBUF[6]_inst_i_50/CO[1]
                         net (fo=76, routed)          2.367    17.517    DHT11/cat_OBUF[6]_inst_i_50_n_2
    SLICE_X8Y139         LUT6 (Prop_lut6_I2_O)        0.332    17.849 r  DHT11/cat_OBUF[6]_inst_i_54/O
                         net (fo=17, routed)          1.238    19.087    DHT11/cat_OBUF[6]_inst_i_54_n_0
    SLICE_X8Y133         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    19.620 r  DHT11/cat_OBUF[6]_inst_i_352/CO[2]
                         net (fo=4, routed)           0.528    20.148    DHT11/cat_OBUF[6]_inst_i_352_n_1
    SLICE_X10Y130        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781    20.929 f  DHT11/cat_OBUF[6]_inst_i_254/CO[3]
                         net (fo=48, routed)          1.957    22.886    DHT11/cat_OBUF[6]_inst_i_254_n_0
    SLICE_X8Y139         LUT6 (Prop_lut6_I0_O)        0.124    23.010 r  DHT11/cat_OBUF[6]_inst_i_272/O
                         net (fo=2, routed)           1.370    24.380    DHT11/cat_OBUF[6]_inst_i_272_n_0
    SLICE_X8Y136         LUT4 (Prop_lut4_I0_O)        0.124    24.504 r  DHT11/cat_OBUF[6]_inst_i_275/O
                         net (fo=1, routed)           0.000    24.504    DHT11/cat_OBUF[6]_inst_i_275_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    24.759 r  DHT11/cat_OBUF[6]_inst_i_158/O[3]
                         net (fo=5, routed)           0.856    25.615    DHT11/cat_OBUF[6]_inst_i_158_n_4
    SLICE_X11Y137        LUT3 (Prop_lut3_I1_O)        0.335    25.950 r  DHT11/cat_OBUF[6]_inst_i_167/O
                         net (fo=1, routed)           0.819    26.769    DHT11/cat_OBUF[6]_inst_i_167_n_0
    SLICE_X9Y137         LUT6 (Prop_lut6_I4_O)        0.326    27.095 r  DHT11/cat_OBUF[6]_inst_i_93/O
                         net (fo=1, routed)           0.000    27.095    DHT11/cat_OBUF[6]_inst_i_93_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.645 r  DHT11/cat_OBUF[6]_inst_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.645    DHT11/cat_OBUF[6]_inst_i_52_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.867 r  DHT11/cat_OBUF[6]_inst_i_83/O[0]
                         net (fo=2, routed)           0.776    28.643    DHT11/cat_OBUF[6]_inst_i_83_n_7
    SLICE_X8Y138         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    29.369 r  DHT11/cat_OBUF[6]_inst_i_51/O[1]
                         net (fo=1, routed)           1.036    30.405    DHT11/cat_OBUF[6]_inst_i_51_n_6
    SLICE_X7Y137         LUT2 (Prop_lut2_I1_O)        0.306    30.711 r  DHT11/cat_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.000    30.711    DHT11/cat_OBUF[6]_inst_i_35_n_0
    SLICE_X7Y137         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.112 r  DHT11/cat_OBUF[6]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.112    DHT11/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X7Y138         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.334 r  DHT11/cat_OBUF[6]_inst_i_26/O[0]
                         net (fo=3, routed)           0.842    32.176    DHT11/cat_OBUF[6]_inst_i_26_n_7
    SLICE_X6Y137         LUT6 (Prop_lut6_I2_O)        0.299    32.475 r  DHT11/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.503    32.977    DHT11/cat_OBUF[6]_inst_i_12_n_0
    SLICE_X6Y137         LUT6 (Prop_lut6_I5_O)        0.124    33.101 r  DHT11/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.294    34.395    DHT11/SSDtag/digit[1]
    SLICE_X12Y135        LUT4 (Prop_lut4_I2_O)        0.150    34.545 r  DHT11/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           6.989    41.534    cat_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.759    45.293 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    45.293    cat[4]
    U8                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DHT11/temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.824ns  (logic 13.725ns (34.463%)  route 26.100ns (65.537%))
  Logic Levels:           30  (CARRY4=15 LUT2=2 LUT3=2 LUT4=3 LUT5=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.728     5.249    DHT11/clk_IBUF_BUFG
    SLICE_X8Y130         FDRE                                         r  DHT11/temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.478     5.727 r  DHT11/temp_reg[6]/Q
                         net (fo=6, routed)           1.338     7.066    DHT11/temp[6]
    SLICE_X5Y131         LUT3 (Prop_lut3_I1_O)        0.301     7.367 r  DHT11/cat_OBUF[6]_inst_i_41/O
                         net (fo=18, routed)          1.076     8.443    DHT11/value[6]
    SLICE_X5Y129         LUT6 (Prop_lut6_I5_O)        0.124     8.567 r  DHT11/cat_OBUF[6]_inst_i_126/O
                         net (fo=2, routed)           0.667     9.233    DHT11/cat_OBUF[6]_inst_i_126_n_0
    SLICE_X4Y129         LUT5 (Prop_lut5_I0_O)        0.124     9.357 r  DHT11/cat_OBUF[6]_inst_i_130/O
                         net (fo=1, routed)           0.000     9.357    DHT11/cat_OBUF[6]_inst_i_130_n_0
    SLICE_X4Y129         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.889 r  DHT11/cat_OBUF[6]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.889    DHT11/cat_OBUF[6]_inst_i_69_n_0
    SLICE_X4Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.003 r  DHT11/cat_OBUF[6]_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    10.003    DHT11/cat_OBUF[6]_inst_i_48_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.225 r  DHT11/cat_OBUF[6]_inst_i_47/O[0]
                         net (fo=60, routed)          1.205    11.430    DHT11/cat_OBUF[6]_inst_i_47_n_7
    SLICE_X7Y131         LUT4 (Prop_lut4_I2_O)        0.299    11.729 r  DHT11/cat_OBUF[6]_inst_i_225/O
                         net (fo=1, routed)           0.000    11.729    DHT11/cat_OBUF[6]_inst_i_225_n_0
    SLICE_X7Y131         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.130 r  DHT11/cat_OBUF[6]_inst_i_131/CO[3]
                         net (fo=1, routed)           0.000    12.130    DHT11/cat_OBUF[6]_inst_i_131_n_0
    SLICE_X7Y132         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.358 r  DHT11/cat_OBUF[6]_inst_i_78/CO[2]
                         net (fo=4, routed)           0.364    12.722    DHT11/cat_OBUF[6]_inst_i_78_n_1
    SLICE_X7Y133         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    13.509 r  DHT11/cat_OBUF[6]_inst_i_49/O[1]
                         net (fo=77, routed)          0.847    14.356    DHT11/cat_OBUF[6]_inst_i_49_n_6
    SLICE_X6Y132         LUT2 (Prop_lut2_I1_O)        0.303    14.659 r  DHT11/cat_OBUF[6]_inst_i_81/O
                         net (fo=1, routed)           0.000    14.659    DHT11/cat_OBUF[6]_inst_i_81_n_0
    SLICE_X6Y132         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    15.151 r  DHT11/cat_OBUF[6]_inst_i_50/CO[1]
                         net (fo=76, routed)          2.367    17.517    DHT11/cat_OBUF[6]_inst_i_50_n_2
    SLICE_X8Y139         LUT6 (Prop_lut6_I2_O)        0.332    17.849 r  DHT11/cat_OBUF[6]_inst_i_54/O
                         net (fo=17, routed)          1.238    19.087    DHT11/cat_OBUF[6]_inst_i_54_n_0
    SLICE_X8Y133         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    19.620 r  DHT11/cat_OBUF[6]_inst_i_352/CO[2]
                         net (fo=4, routed)           0.528    20.148    DHT11/cat_OBUF[6]_inst_i_352_n_1
    SLICE_X10Y130        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781    20.929 f  DHT11/cat_OBUF[6]_inst_i_254/CO[3]
                         net (fo=48, routed)          1.957    22.886    DHT11/cat_OBUF[6]_inst_i_254_n_0
    SLICE_X8Y139         LUT6 (Prop_lut6_I0_O)        0.124    23.010 r  DHT11/cat_OBUF[6]_inst_i_272/O
                         net (fo=2, routed)           1.370    24.380    DHT11/cat_OBUF[6]_inst_i_272_n_0
    SLICE_X8Y136         LUT4 (Prop_lut4_I0_O)        0.124    24.504 r  DHT11/cat_OBUF[6]_inst_i_275/O
                         net (fo=1, routed)           0.000    24.504    DHT11/cat_OBUF[6]_inst_i_275_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    24.759 r  DHT11/cat_OBUF[6]_inst_i_158/O[3]
                         net (fo=5, routed)           0.856    25.615    DHT11/cat_OBUF[6]_inst_i_158_n_4
    SLICE_X11Y137        LUT3 (Prop_lut3_I1_O)        0.335    25.950 r  DHT11/cat_OBUF[6]_inst_i_167/O
                         net (fo=1, routed)           0.819    26.769    DHT11/cat_OBUF[6]_inst_i_167_n_0
    SLICE_X9Y137         LUT6 (Prop_lut6_I4_O)        0.326    27.095 r  DHT11/cat_OBUF[6]_inst_i_93/O
                         net (fo=1, routed)           0.000    27.095    DHT11/cat_OBUF[6]_inst_i_93_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.645 r  DHT11/cat_OBUF[6]_inst_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.645    DHT11/cat_OBUF[6]_inst_i_52_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.867 r  DHT11/cat_OBUF[6]_inst_i_83/O[0]
                         net (fo=2, routed)           0.776    28.643    DHT11/cat_OBUF[6]_inst_i_83_n_7
    SLICE_X8Y138         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    29.369 r  DHT11/cat_OBUF[6]_inst_i_51/O[1]
                         net (fo=1, routed)           1.036    30.405    DHT11/cat_OBUF[6]_inst_i_51_n_6
    SLICE_X7Y137         LUT2 (Prop_lut2_I1_O)        0.306    30.711 r  DHT11/cat_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.000    30.711    DHT11/cat_OBUF[6]_inst_i_35_n_0
    SLICE_X7Y137         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.112 r  DHT11/cat_OBUF[6]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.112    DHT11/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X7Y138         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.334 r  DHT11/cat_OBUF[6]_inst_i_26/O[0]
                         net (fo=3, routed)           0.852    32.186    DHT11/cat_OBUF[6]_inst_i_26_n_7
    SLICE_X6Y137         LUT6 (Prop_lut6_I3_O)        0.299    32.485 r  DHT11/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.664    33.148    DHT11/cat_OBUF[6]_inst_i_10_n_0
    SLICE_X6Y135         LUT6 (Prop_lut6_I5_O)        0.124    33.272 r  DHT11/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.112    34.385    DHT11/SSDtag/digit[2]
    SLICE_X12Y135        LUT4 (Prop_lut4_I0_O)        0.124    34.509 r  DHT11/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           7.029    41.538    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    45.074 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    45.074    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DHT11/temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.571ns  (logic 13.709ns (34.643%)  route 25.862ns (65.357%))
  Logic Levels:           30  (CARRY4=15 LUT2=2 LUT3=2 LUT4=3 LUT5=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.728     5.249    DHT11/clk_IBUF_BUFG
    SLICE_X8Y130         FDRE                                         r  DHT11/temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.478     5.727 r  DHT11/temp_reg[6]/Q
                         net (fo=6, routed)           1.338     7.066    DHT11/temp[6]
    SLICE_X5Y131         LUT3 (Prop_lut3_I1_O)        0.301     7.367 r  DHT11/cat_OBUF[6]_inst_i_41/O
                         net (fo=18, routed)          1.076     8.443    DHT11/value[6]
    SLICE_X5Y129         LUT6 (Prop_lut6_I5_O)        0.124     8.567 r  DHT11/cat_OBUF[6]_inst_i_126/O
                         net (fo=2, routed)           0.667     9.233    DHT11/cat_OBUF[6]_inst_i_126_n_0
    SLICE_X4Y129         LUT5 (Prop_lut5_I0_O)        0.124     9.357 r  DHT11/cat_OBUF[6]_inst_i_130/O
                         net (fo=1, routed)           0.000     9.357    DHT11/cat_OBUF[6]_inst_i_130_n_0
    SLICE_X4Y129         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.889 r  DHT11/cat_OBUF[6]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.889    DHT11/cat_OBUF[6]_inst_i_69_n_0
    SLICE_X4Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.003 r  DHT11/cat_OBUF[6]_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    10.003    DHT11/cat_OBUF[6]_inst_i_48_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.225 r  DHT11/cat_OBUF[6]_inst_i_47/O[0]
                         net (fo=60, routed)          1.205    11.430    DHT11/cat_OBUF[6]_inst_i_47_n_7
    SLICE_X7Y131         LUT4 (Prop_lut4_I2_O)        0.299    11.729 r  DHT11/cat_OBUF[6]_inst_i_225/O
                         net (fo=1, routed)           0.000    11.729    DHT11/cat_OBUF[6]_inst_i_225_n_0
    SLICE_X7Y131         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.130 r  DHT11/cat_OBUF[6]_inst_i_131/CO[3]
                         net (fo=1, routed)           0.000    12.130    DHT11/cat_OBUF[6]_inst_i_131_n_0
    SLICE_X7Y132         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.358 r  DHT11/cat_OBUF[6]_inst_i_78/CO[2]
                         net (fo=4, routed)           0.364    12.722    DHT11/cat_OBUF[6]_inst_i_78_n_1
    SLICE_X7Y133         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    13.509 r  DHT11/cat_OBUF[6]_inst_i_49/O[1]
                         net (fo=77, routed)          0.847    14.356    DHT11/cat_OBUF[6]_inst_i_49_n_6
    SLICE_X6Y132         LUT2 (Prop_lut2_I1_O)        0.303    14.659 r  DHT11/cat_OBUF[6]_inst_i_81/O
                         net (fo=1, routed)           0.000    14.659    DHT11/cat_OBUF[6]_inst_i_81_n_0
    SLICE_X6Y132         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    15.151 r  DHT11/cat_OBUF[6]_inst_i_50/CO[1]
                         net (fo=76, routed)          2.367    17.517    DHT11/cat_OBUF[6]_inst_i_50_n_2
    SLICE_X8Y139         LUT6 (Prop_lut6_I2_O)        0.332    17.849 r  DHT11/cat_OBUF[6]_inst_i_54/O
                         net (fo=17, routed)          1.238    19.087    DHT11/cat_OBUF[6]_inst_i_54_n_0
    SLICE_X8Y133         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    19.620 r  DHT11/cat_OBUF[6]_inst_i_352/CO[2]
                         net (fo=4, routed)           0.528    20.148    DHT11/cat_OBUF[6]_inst_i_352_n_1
    SLICE_X10Y130        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781    20.929 f  DHT11/cat_OBUF[6]_inst_i_254/CO[3]
                         net (fo=48, routed)          1.957    22.886    DHT11/cat_OBUF[6]_inst_i_254_n_0
    SLICE_X8Y139         LUT6 (Prop_lut6_I0_O)        0.124    23.010 r  DHT11/cat_OBUF[6]_inst_i_272/O
                         net (fo=2, routed)           1.370    24.380    DHT11/cat_OBUF[6]_inst_i_272_n_0
    SLICE_X8Y136         LUT4 (Prop_lut4_I0_O)        0.124    24.504 r  DHT11/cat_OBUF[6]_inst_i_275/O
                         net (fo=1, routed)           0.000    24.504    DHT11/cat_OBUF[6]_inst_i_275_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    24.759 r  DHT11/cat_OBUF[6]_inst_i_158/O[3]
                         net (fo=5, routed)           0.856    25.615    DHT11/cat_OBUF[6]_inst_i_158_n_4
    SLICE_X11Y137        LUT3 (Prop_lut3_I1_O)        0.335    25.950 r  DHT11/cat_OBUF[6]_inst_i_167/O
                         net (fo=1, routed)           0.819    26.769    DHT11/cat_OBUF[6]_inst_i_167_n_0
    SLICE_X9Y137         LUT6 (Prop_lut6_I4_O)        0.326    27.095 r  DHT11/cat_OBUF[6]_inst_i_93/O
                         net (fo=1, routed)           0.000    27.095    DHT11/cat_OBUF[6]_inst_i_93_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.645 r  DHT11/cat_OBUF[6]_inst_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.645    DHT11/cat_OBUF[6]_inst_i_52_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.867 r  DHT11/cat_OBUF[6]_inst_i_83/O[0]
                         net (fo=2, routed)           0.776    28.643    DHT11/cat_OBUF[6]_inst_i_83_n_7
    SLICE_X8Y138         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    29.369 r  DHT11/cat_OBUF[6]_inst_i_51/O[1]
                         net (fo=1, routed)           1.036    30.405    DHT11/cat_OBUF[6]_inst_i_51_n_6
    SLICE_X7Y137         LUT2 (Prop_lut2_I1_O)        0.306    30.711 r  DHT11/cat_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.000    30.711    DHT11/cat_OBUF[6]_inst_i_35_n_0
    SLICE_X7Y137         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.112 r  DHT11/cat_OBUF[6]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.112    DHT11/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X7Y138         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.334 r  DHT11/cat_OBUF[6]_inst_i_26/O[0]
                         net (fo=3, routed)           0.842    32.176    DHT11/cat_OBUF[6]_inst_i_26_n_7
    SLICE_X6Y137         LUT6 (Prop_lut6_I2_O)        0.299    32.475 r  DHT11/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.503    32.977    DHT11/cat_OBUF[6]_inst_i_12_n_0
    SLICE_X6Y137         LUT6 (Prop_lut6_I5_O)        0.124    33.101 r  DHT11/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.294    34.395    DHT11/SSDtag/digit[1]
    SLICE_X12Y135        LUT4 (Prop_lut4_I2_O)        0.124    34.519 r  DHT11/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           6.781    41.301    cat_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    44.821 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    44.821    cat[2]
    U5                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DHT11/temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.563ns  (logic 13.718ns (34.674%)  route 25.845ns (65.326%))
  Logic Levels:           30  (CARRY4=15 LUT2=2 LUT3=2 LUT4=3 LUT5=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.728     5.249    DHT11/clk_IBUF_BUFG
    SLICE_X8Y130         FDRE                                         r  DHT11/temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.478     5.727 r  DHT11/temp_reg[6]/Q
                         net (fo=6, routed)           1.338     7.066    DHT11/temp[6]
    SLICE_X5Y131         LUT3 (Prop_lut3_I1_O)        0.301     7.367 r  DHT11/cat_OBUF[6]_inst_i_41/O
                         net (fo=18, routed)          1.076     8.443    DHT11/value[6]
    SLICE_X5Y129         LUT6 (Prop_lut6_I5_O)        0.124     8.567 r  DHT11/cat_OBUF[6]_inst_i_126/O
                         net (fo=2, routed)           0.667     9.233    DHT11/cat_OBUF[6]_inst_i_126_n_0
    SLICE_X4Y129         LUT5 (Prop_lut5_I0_O)        0.124     9.357 r  DHT11/cat_OBUF[6]_inst_i_130/O
                         net (fo=1, routed)           0.000     9.357    DHT11/cat_OBUF[6]_inst_i_130_n_0
    SLICE_X4Y129         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.889 r  DHT11/cat_OBUF[6]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.889    DHT11/cat_OBUF[6]_inst_i_69_n_0
    SLICE_X4Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.003 r  DHT11/cat_OBUF[6]_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    10.003    DHT11/cat_OBUF[6]_inst_i_48_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.225 r  DHT11/cat_OBUF[6]_inst_i_47/O[0]
                         net (fo=60, routed)          1.205    11.430    DHT11/cat_OBUF[6]_inst_i_47_n_7
    SLICE_X7Y131         LUT4 (Prop_lut4_I2_O)        0.299    11.729 r  DHT11/cat_OBUF[6]_inst_i_225/O
                         net (fo=1, routed)           0.000    11.729    DHT11/cat_OBUF[6]_inst_i_225_n_0
    SLICE_X7Y131         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.130 r  DHT11/cat_OBUF[6]_inst_i_131/CO[3]
                         net (fo=1, routed)           0.000    12.130    DHT11/cat_OBUF[6]_inst_i_131_n_0
    SLICE_X7Y132         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.358 r  DHT11/cat_OBUF[6]_inst_i_78/CO[2]
                         net (fo=4, routed)           0.364    12.722    DHT11/cat_OBUF[6]_inst_i_78_n_1
    SLICE_X7Y133         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    13.509 r  DHT11/cat_OBUF[6]_inst_i_49/O[1]
                         net (fo=77, routed)          0.847    14.356    DHT11/cat_OBUF[6]_inst_i_49_n_6
    SLICE_X6Y132         LUT2 (Prop_lut2_I1_O)        0.303    14.659 r  DHT11/cat_OBUF[6]_inst_i_81/O
                         net (fo=1, routed)           0.000    14.659    DHT11/cat_OBUF[6]_inst_i_81_n_0
    SLICE_X6Y132         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    15.151 r  DHT11/cat_OBUF[6]_inst_i_50/CO[1]
                         net (fo=76, routed)          2.367    17.517    DHT11/cat_OBUF[6]_inst_i_50_n_2
    SLICE_X8Y139         LUT6 (Prop_lut6_I2_O)        0.332    17.849 r  DHT11/cat_OBUF[6]_inst_i_54/O
                         net (fo=17, routed)          1.238    19.087    DHT11/cat_OBUF[6]_inst_i_54_n_0
    SLICE_X8Y133         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    19.620 r  DHT11/cat_OBUF[6]_inst_i_352/CO[2]
                         net (fo=4, routed)           0.528    20.148    DHT11/cat_OBUF[6]_inst_i_352_n_1
    SLICE_X10Y130        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781    20.929 f  DHT11/cat_OBUF[6]_inst_i_254/CO[3]
                         net (fo=48, routed)          1.957    22.886    DHT11/cat_OBUF[6]_inst_i_254_n_0
    SLICE_X8Y139         LUT6 (Prop_lut6_I0_O)        0.124    23.010 r  DHT11/cat_OBUF[6]_inst_i_272/O
                         net (fo=2, routed)           1.370    24.380    DHT11/cat_OBUF[6]_inst_i_272_n_0
    SLICE_X8Y136         LUT4 (Prop_lut4_I0_O)        0.124    24.504 r  DHT11/cat_OBUF[6]_inst_i_275/O
                         net (fo=1, routed)           0.000    24.504    DHT11/cat_OBUF[6]_inst_i_275_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    24.759 r  DHT11/cat_OBUF[6]_inst_i_158/O[3]
                         net (fo=5, routed)           0.856    25.615    DHT11/cat_OBUF[6]_inst_i_158_n_4
    SLICE_X11Y137        LUT3 (Prop_lut3_I1_O)        0.335    25.950 r  DHT11/cat_OBUF[6]_inst_i_167/O
                         net (fo=1, routed)           0.819    26.769    DHT11/cat_OBUF[6]_inst_i_167_n_0
    SLICE_X9Y137         LUT6 (Prop_lut6_I4_O)        0.326    27.095 r  DHT11/cat_OBUF[6]_inst_i_93/O
                         net (fo=1, routed)           0.000    27.095    DHT11/cat_OBUF[6]_inst_i_93_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.645 r  DHT11/cat_OBUF[6]_inst_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.645    DHT11/cat_OBUF[6]_inst_i_52_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.867 r  DHT11/cat_OBUF[6]_inst_i_83/O[0]
                         net (fo=2, routed)           0.776    28.643    DHT11/cat_OBUF[6]_inst_i_83_n_7
    SLICE_X8Y138         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    29.369 r  DHT11/cat_OBUF[6]_inst_i_51/O[1]
                         net (fo=1, routed)           1.036    30.405    DHT11/cat_OBUF[6]_inst_i_51_n_6
    SLICE_X7Y137         LUT2 (Prop_lut2_I1_O)        0.306    30.711 r  DHT11/cat_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.000    30.711    DHT11/cat_OBUF[6]_inst_i_35_n_0
    SLICE_X7Y137         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.112 r  DHT11/cat_OBUF[6]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.112    DHT11/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X7Y138         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.334 r  DHT11/cat_OBUF[6]_inst_i_26/O[0]
                         net (fo=3, routed)           0.852    32.186    DHT11/cat_OBUF[6]_inst_i_26_n_7
    SLICE_X6Y137         LUT6 (Prop_lut6_I3_O)        0.299    32.485 r  DHT11/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.664    33.148    DHT11/cat_OBUF[6]_inst_i_10_n_0
    SLICE_X6Y135         LUT6 (Prop_lut6_I5_O)        0.124    33.272 r  DHT11/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.131    34.404    DHT11/SSDtag/digit[2]
    SLICE_X12Y135        LUT4 (Prop_lut4_I3_O)        0.124    34.528 r  DHT11/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           6.756    41.283    cat_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    44.812 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    44.812    cat[5]
    W6                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DHT11/temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.444ns  (logic 13.936ns (35.330%)  route 25.508ns (64.670%))
  Logic Levels:           30  (CARRY4=15 LUT2=2 LUT3=2 LUT4=3 LUT5=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.728     5.249    DHT11/clk_IBUF_BUFG
    SLICE_X8Y130         FDRE                                         r  DHT11/temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.478     5.727 r  DHT11/temp_reg[6]/Q
                         net (fo=6, routed)           1.338     7.066    DHT11/temp[6]
    SLICE_X5Y131         LUT3 (Prop_lut3_I1_O)        0.301     7.367 r  DHT11/cat_OBUF[6]_inst_i_41/O
                         net (fo=18, routed)          1.076     8.443    DHT11/value[6]
    SLICE_X5Y129         LUT6 (Prop_lut6_I5_O)        0.124     8.567 r  DHT11/cat_OBUF[6]_inst_i_126/O
                         net (fo=2, routed)           0.667     9.233    DHT11/cat_OBUF[6]_inst_i_126_n_0
    SLICE_X4Y129         LUT5 (Prop_lut5_I0_O)        0.124     9.357 r  DHT11/cat_OBUF[6]_inst_i_130/O
                         net (fo=1, routed)           0.000     9.357    DHT11/cat_OBUF[6]_inst_i_130_n_0
    SLICE_X4Y129         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.889 r  DHT11/cat_OBUF[6]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.889    DHT11/cat_OBUF[6]_inst_i_69_n_0
    SLICE_X4Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.003 r  DHT11/cat_OBUF[6]_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    10.003    DHT11/cat_OBUF[6]_inst_i_48_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.225 r  DHT11/cat_OBUF[6]_inst_i_47/O[0]
                         net (fo=60, routed)          1.205    11.430    DHT11/cat_OBUF[6]_inst_i_47_n_7
    SLICE_X7Y131         LUT4 (Prop_lut4_I2_O)        0.299    11.729 r  DHT11/cat_OBUF[6]_inst_i_225/O
                         net (fo=1, routed)           0.000    11.729    DHT11/cat_OBUF[6]_inst_i_225_n_0
    SLICE_X7Y131         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.130 r  DHT11/cat_OBUF[6]_inst_i_131/CO[3]
                         net (fo=1, routed)           0.000    12.130    DHT11/cat_OBUF[6]_inst_i_131_n_0
    SLICE_X7Y132         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.358 r  DHT11/cat_OBUF[6]_inst_i_78/CO[2]
                         net (fo=4, routed)           0.364    12.722    DHT11/cat_OBUF[6]_inst_i_78_n_1
    SLICE_X7Y133         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    13.509 r  DHT11/cat_OBUF[6]_inst_i_49/O[1]
                         net (fo=77, routed)          0.847    14.356    DHT11/cat_OBUF[6]_inst_i_49_n_6
    SLICE_X6Y132         LUT2 (Prop_lut2_I1_O)        0.303    14.659 r  DHT11/cat_OBUF[6]_inst_i_81/O
                         net (fo=1, routed)           0.000    14.659    DHT11/cat_OBUF[6]_inst_i_81_n_0
    SLICE_X6Y132         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    15.151 r  DHT11/cat_OBUF[6]_inst_i_50/CO[1]
                         net (fo=76, routed)          2.367    17.517    DHT11/cat_OBUF[6]_inst_i_50_n_2
    SLICE_X8Y139         LUT6 (Prop_lut6_I2_O)        0.332    17.849 r  DHT11/cat_OBUF[6]_inst_i_54/O
                         net (fo=17, routed)          1.238    19.087    DHT11/cat_OBUF[6]_inst_i_54_n_0
    SLICE_X8Y133         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    19.620 r  DHT11/cat_OBUF[6]_inst_i_352/CO[2]
                         net (fo=4, routed)           0.528    20.148    DHT11/cat_OBUF[6]_inst_i_352_n_1
    SLICE_X10Y130        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781    20.929 f  DHT11/cat_OBUF[6]_inst_i_254/CO[3]
                         net (fo=48, routed)          1.957    22.886    DHT11/cat_OBUF[6]_inst_i_254_n_0
    SLICE_X8Y139         LUT6 (Prop_lut6_I0_O)        0.124    23.010 r  DHT11/cat_OBUF[6]_inst_i_272/O
                         net (fo=2, routed)           1.370    24.380    DHT11/cat_OBUF[6]_inst_i_272_n_0
    SLICE_X8Y136         LUT4 (Prop_lut4_I0_O)        0.124    24.504 r  DHT11/cat_OBUF[6]_inst_i_275/O
                         net (fo=1, routed)           0.000    24.504    DHT11/cat_OBUF[6]_inst_i_275_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    24.759 r  DHT11/cat_OBUF[6]_inst_i_158/O[3]
                         net (fo=5, routed)           0.856    25.615    DHT11/cat_OBUF[6]_inst_i_158_n_4
    SLICE_X11Y137        LUT3 (Prop_lut3_I1_O)        0.335    25.950 r  DHT11/cat_OBUF[6]_inst_i_167/O
                         net (fo=1, routed)           0.819    26.769    DHT11/cat_OBUF[6]_inst_i_167_n_0
    SLICE_X9Y137         LUT6 (Prop_lut6_I4_O)        0.326    27.095 r  DHT11/cat_OBUF[6]_inst_i_93/O
                         net (fo=1, routed)           0.000    27.095    DHT11/cat_OBUF[6]_inst_i_93_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.645 r  DHT11/cat_OBUF[6]_inst_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.645    DHT11/cat_OBUF[6]_inst_i_52_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.867 r  DHT11/cat_OBUF[6]_inst_i_83/O[0]
                         net (fo=2, routed)           0.776    28.643    DHT11/cat_OBUF[6]_inst_i_83_n_7
    SLICE_X8Y138         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    29.369 r  DHT11/cat_OBUF[6]_inst_i_51/O[1]
                         net (fo=1, routed)           1.036    30.405    DHT11/cat_OBUF[6]_inst_i_51_n_6
    SLICE_X7Y137         LUT2 (Prop_lut2_I1_O)        0.306    30.711 r  DHT11/cat_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.000    30.711    DHT11/cat_OBUF[6]_inst_i_35_n_0
    SLICE_X7Y137         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.112 r  DHT11/cat_OBUF[6]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.112    DHT11/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X7Y138         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.334 r  DHT11/cat_OBUF[6]_inst_i_26/O[0]
                         net (fo=3, routed)           0.852    32.186    DHT11/cat_OBUF[6]_inst_i_26_n_7
    SLICE_X6Y137         LUT6 (Prop_lut6_I3_O)        0.299    32.485 r  DHT11/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.664    33.148    DHT11/cat_OBUF[6]_inst_i_10_n_0
    SLICE_X6Y135         LUT6 (Prop_lut6_I5_O)        0.124    33.272 r  DHT11/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.112    34.385    DHT11/SSDtag/digit[2]
    SLICE_X12Y135        LUT4 (Prop_lut4_I0_O)        0.153    34.538 r  DHT11/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           6.438    40.976    cat_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.718    44.693 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    44.693    cat[6]
    W7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DHT11/temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.118ns  (logic 13.693ns (35.006%)  route 25.424ns (64.994%))
  Logic Levels:           30  (CARRY4=15 LUT2=2 LUT3=2 LUT4=3 LUT5=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.728     5.249    DHT11/clk_IBUF_BUFG
    SLICE_X8Y130         FDRE                                         r  DHT11/temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.478     5.727 r  DHT11/temp_reg[6]/Q
                         net (fo=6, routed)           1.338     7.066    DHT11/temp[6]
    SLICE_X5Y131         LUT3 (Prop_lut3_I1_O)        0.301     7.367 r  DHT11/cat_OBUF[6]_inst_i_41/O
                         net (fo=18, routed)          1.076     8.443    DHT11/value[6]
    SLICE_X5Y129         LUT6 (Prop_lut6_I5_O)        0.124     8.567 r  DHT11/cat_OBUF[6]_inst_i_126/O
                         net (fo=2, routed)           0.667     9.233    DHT11/cat_OBUF[6]_inst_i_126_n_0
    SLICE_X4Y129         LUT5 (Prop_lut5_I0_O)        0.124     9.357 r  DHT11/cat_OBUF[6]_inst_i_130/O
                         net (fo=1, routed)           0.000     9.357    DHT11/cat_OBUF[6]_inst_i_130_n_0
    SLICE_X4Y129         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.889 r  DHT11/cat_OBUF[6]_inst_i_69/CO[3]
                         net (fo=1, routed)           0.000     9.889    DHT11/cat_OBUF[6]_inst_i_69_n_0
    SLICE_X4Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.003 r  DHT11/cat_OBUF[6]_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    10.003    DHT11/cat_OBUF[6]_inst_i_48_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.225 r  DHT11/cat_OBUF[6]_inst_i_47/O[0]
                         net (fo=60, routed)          1.205    11.430    DHT11/cat_OBUF[6]_inst_i_47_n_7
    SLICE_X7Y131         LUT4 (Prop_lut4_I2_O)        0.299    11.729 r  DHT11/cat_OBUF[6]_inst_i_225/O
                         net (fo=1, routed)           0.000    11.729    DHT11/cat_OBUF[6]_inst_i_225_n_0
    SLICE_X7Y131         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.130 r  DHT11/cat_OBUF[6]_inst_i_131/CO[3]
                         net (fo=1, routed)           0.000    12.130    DHT11/cat_OBUF[6]_inst_i_131_n_0
    SLICE_X7Y132         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.358 r  DHT11/cat_OBUF[6]_inst_i_78/CO[2]
                         net (fo=4, routed)           0.364    12.722    DHT11/cat_OBUF[6]_inst_i_78_n_1
    SLICE_X7Y133         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    13.509 r  DHT11/cat_OBUF[6]_inst_i_49/O[1]
                         net (fo=77, routed)          0.847    14.356    DHT11/cat_OBUF[6]_inst_i_49_n_6
    SLICE_X6Y132         LUT2 (Prop_lut2_I1_O)        0.303    14.659 r  DHT11/cat_OBUF[6]_inst_i_81/O
                         net (fo=1, routed)           0.000    14.659    DHT11/cat_OBUF[6]_inst_i_81_n_0
    SLICE_X6Y132         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    15.151 r  DHT11/cat_OBUF[6]_inst_i_50/CO[1]
                         net (fo=76, routed)          2.367    17.517    DHT11/cat_OBUF[6]_inst_i_50_n_2
    SLICE_X8Y139         LUT6 (Prop_lut6_I2_O)        0.332    17.849 r  DHT11/cat_OBUF[6]_inst_i_54/O
                         net (fo=17, routed)          1.238    19.087    DHT11/cat_OBUF[6]_inst_i_54_n_0
    SLICE_X8Y133         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    19.620 r  DHT11/cat_OBUF[6]_inst_i_352/CO[2]
                         net (fo=4, routed)           0.528    20.148    DHT11/cat_OBUF[6]_inst_i_352_n_1
    SLICE_X10Y130        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.781    20.929 f  DHT11/cat_OBUF[6]_inst_i_254/CO[3]
                         net (fo=48, routed)          1.957    22.886    DHT11/cat_OBUF[6]_inst_i_254_n_0
    SLICE_X8Y139         LUT6 (Prop_lut6_I0_O)        0.124    23.010 r  DHT11/cat_OBUF[6]_inst_i_272/O
                         net (fo=2, routed)           1.370    24.380    DHT11/cat_OBUF[6]_inst_i_272_n_0
    SLICE_X8Y136         LUT4 (Prop_lut4_I0_O)        0.124    24.504 r  DHT11/cat_OBUF[6]_inst_i_275/O
                         net (fo=1, routed)           0.000    24.504    DHT11/cat_OBUF[6]_inst_i_275_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    24.759 r  DHT11/cat_OBUF[6]_inst_i_158/O[3]
                         net (fo=5, routed)           0.856    25.615    DHT11/cat_OBUF[6]_inst_i_158_n_4
    SLICE_X11Y137        LUT3 (Prop_lut3_I1_O)        0.335    25.950 r  DHT11/cat_OBUF[6]_inst_i_167/O
                         net (fo=1, routed)           0.819    26.769    DHT11/cat_OBUF[6]_inst_i_167_n_0
    SLICE_X9Y137         LUT6 (Prop_lut6_I4_O)        0.326    27.095 r  DHT11/cat_OBUF[6]_inst_i_93/O
                         net (fo=1, routed)           0.000    27.095    DHT11/cat_OBUF[6]_inst_i_93_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.645 r  DHT11/cat_OBUF[6]_inst_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.645    DHT11/cat_OBUF[6]_inst_i_52_n_0
    SLICE_X9Y138         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.867 r  DHT11/cat_OBUF[6]_inst_i_83/O[0]
                         net (fo=2, routed)           0.776    28.643    DHT11/cat_OBUF[6]_inst_i_83_n_7
    SLICE_X8Y138         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    29.369 r  DHT11/cat_OBUF[6]_inst_i_51/O[1]
                         net (fo=1, routed)           1.036    30.405    DHT11/cat_OBUF[6]_inst_i_51_n_6
    SLICE_X7Y137         LUT2 (Prop_lut2_I1_O)        0.306    30.711 r  DHT11/cat_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.000    30.711    DHT11/cat_OBUF[6]_inst_i_35_n_0
    SLICE_X7Y137         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.112 r  DHT11/cat_OBUF[6]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.112    DHT11/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X7Y138         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.334 r  DHT11/cat_OBUF[6]_inst_i_26/O[0]
                         net (fo=3, routed)           0.842    32.176    DHT11/cat_OBUF[6]_inst_i_26_n_7
    SLICE_X6Y137         LUT6 (Prop_lut6_I2_O)        0.299    32.475 r  DHT11/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.503    32.977    DHT11/cat_OBUF[6]_inst_i_12_n_0
    SLICE_X6Y137         LUT6 (Prop_lut6_I5_O)        0.124    33.101 r  DHT11/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.227    34.328    DHT11/SSDtag/digit[1]
    SLICE_X12Y135        LUT4 (Prop_lut4_I1_O)        0.124    34.452 r  DHT11/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           6.410    40.863    cat_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    44.367 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    44.367    cat[1]
    V5                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSDtag/refreshCounter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.775ns  (logic 4.342ns (33.990%)  route 8.433ns (66.010%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.806     5.327    SSDtag/CLK
    SLICE_X5Y139         FDRE                                         r  SSDtag/refreshCounter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDRE (Prop_fdre_C_Q)         0.456     5.783 f  SSDtag/refreshCounter_reg[19]/Q
                         net (fo=14, routed)          1.908     7.691    SSDtag/refreshCounter_reg[1]
    SLICE_X12Y130        LUT2 (Prop_lut2_I1_O)        0.152     7.843 r  SSDtag/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           6.525    14.368    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.734    18.102 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.102    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSDtag/refreshCounter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.575ns  (logic 4.313ns (34.298%)  route 8.262ns (65.702%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.806     5.327    SSDtag/CLK
    SLICE_X5Y139         FDRE                                         r  SSDtag/refreshCounter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDRE (Prop_fdre_C_Q)         0.456     5.783 r  SSDtag/refreshCounter_reg[19]/Q
                         net (fo=14, routed)          1.918     7.701    SSDtag/refreshCounter_reg[1]
    SLICE_X12Y130        LUT2 (Prop_lut2_I1_O)        0.150     7.851 r  SSDtag/an_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           6.344    14.195    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.707    17.902 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.902    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSDtag/refreshCounter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.358ns  (logic 4.103ns (33.202%)  route 8.255ns (66.798%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.806     5.327    SSDtag/CLK
    SLICE_X5Y139         FDRE                                         r  SSDtag/refreshCounter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDRE (Prop_fdre_C_Q)         0.456     5.783 f  SSDtag/refreshCounter_reg[19]/Q
                         net (fo=14, routed)          1.908     7.691    SSDtag/refreshCounter_reg[1]
    SLICE_X12Y130        LUT2 (Prop_lut2_I1_O)        0.124     7.815 r  SSDtag/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           6.347    14.162    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    17.685 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.685    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DHT11/data_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.742ns  (logic 0.988ns (56.733%)  route 0.754ns (43.267%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.665     1.549    DHT11/clk_IBUF_BUFG
    SLICE_X2Y127         FDRE                                         r  DHT11/data_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y127         FDRE (Prop_fdre_C_Q)         0.164     1.713 r  DHT11/data_dir_reg/Q
                         net (fo=2, routed)           0.754     2.466    dht_io_IOBUF_inst/T
    A14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.290 r  dht_io_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.290    dht_io
    A14                                                               r  dht_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSDtag/refreshCounter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.375ns  (logic 1.386ns (31.687%)  route 2.989ns (68.313%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.672     1.556    SSDtag/CLK
    SLICE_X5Y139         FDRE                                         r  SSDtag/refreshCounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDRE (Prop_fdre_C_Q)         0.141     1.697 f  SSDtag/refreshCounter_reg[18]/Q
                         net (fo=14, routed)          0.667     2.364    SSDtag/refreshCounter_reg[0]
    SLICE_X12Y130        LUT2 (Prop_lut2_I1_O)        0.045     2.409 r  SSDtag/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.322     4.730    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     5.931 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.931    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSDtag/refreshCounter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.514ns  (logic 1.410ns (31.234%)  route 3.104ns (68.766%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.672     1.556    SSDtag/CLK
    SLICE_X5Y139         FDRE                                         r  SSDtag/refreshCounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  SSDtag/refreshCounter_reg[18]/Q
                         net (fo=14, routed)          0.665     2.362    SSDtag/refreshCounter_reg[0]
    SLICE_X12Y130        LUT2 (Prop_lut2_I0_O)        0.045     2.407 r  SSDtag/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.439     4.846    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     6.070 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.070    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSDtag/refreshCounter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.586ns  (logic 1.455ns (31.726%)  route 3.131ns (68.274%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.672     1.556    SSDtag/CLK
    SLICE_X5Y139         FDRE                                         r  SSDtag/refreshCounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  SSDtag/refreshCounter_reg[18]/Q
                         net (fo=14, routed)          0.667     2.364    SSDtag/refreshCounter_reg[0]
    SLICE_X12Y130        LUT2 (Prop_lut2_I0_O)        0.044     2.408 r  SSDtag/an_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.464     4.872    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.270     6.142 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.142    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSDtag/refreshCounter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.656ns  (logic 1.560ns (33.501%)  route 3.096ns (66.499%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.672     1.556    SSDtag/CLK
    SLICE_X5Y139         FDRE                                         r  SSDtag/refreshCounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  SSDtag/refreshCounter_reg[18]/Q
                         net (fo=14, routed)          0.149     1.846    DHT11/refreshCounter_reg[0]
    SLICE_X6Y138         LUT6 (Prop_lut6_I4_O)        0.045     1.891 r  DHT11/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.168     2.059    DHT11/cat_OBUF[6]_inst_i_15_n_0
    SLICE_X6Y135         LUT6 (Prop_lut6_I4_O)        0.045     2.104 r  DHT11/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.339     2.443    DHT11/SSDtag/digit[3]
    SLICE_X12Y135        LUT4 (Prop_lut4_I2_O)        0.049     2.492 r  DHT11/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.440     4.932    cat_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.280     6.212 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.212    cat[6]
    W7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSDtag/refreshCounter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.668ns  (logic 1.469ns (31.480%)  route 3.198ns (68.520%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.672     1.556    SSDtag/CLK
    SLICE_X5Y139         FDRE                                         r  SSDtag/refreshCounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDRE (Prop_fdre_C_Q)         0.141     1.697 f  SSDtag/refreshCounter_reg[18]/Q
                         net (fo=14, routed)          0.665     2.362    SSDtag/refreshCounter_reg[0]
    SLICE_X12Y130        LUT2 (Prop_lut2_I0_O)        0.044     2.406 r  SSDtag/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.533     4.939    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.284     6.223 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.223    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSDtag/refreshCounter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.702ns  (logic 1.482ns (31.508%)  route 3.221ns (68.492%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.672     1.556    SSDtag/CLK
    SLICE_X5Y139         FDRE                                         r  SSDtag/refreshCounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  SSDtag/refreshCounter_reg[18]/Q
                         net (fo=14, routed)          0.151     1.848    DHT11/refreshCounter_reg[0]
    SLICE_X6Y138         LUT6 (Prop_lut6_I1_O)        0.045     1.893 r  DHT11/cat_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.108     2.001    DHT11/cat_OBUF[6]_inst_i_11_n_0
    SLICE_X6Y137         LUT6 (Prop_lut6_I4_O)        0.045     2.046 r  DHT11/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.508     2.554    DHT11/SSDtag/digit[1]
    SLICE_X12Y135        LUT4 (Prop_lut4_I1_O)        0.045     2.599 r  DHT11/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.453     5.052    cat_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     6.258 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.258    cat[1]
    V5                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSDtag/refreshCounter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.851ns  (logic 1.461ns (30.118%)  route 3.390ns (69.882%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.672     1.556    SSDtag/CLK
    SLICE_X5Y139         FDRE                                         r  SSDtag/refreshCounter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  SSDtag/refreshCounter_reg[19]/Q
                         net (fo=14, routed)          0.440     2.137    DHT11/refreshCounter_reg[1]
    SLICE_X7Y135         LUT5 (Prop_lut5_I3_O)        0.045     2.182 r  DHT11/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.299     2.481    DHT11/SSDtag/digit[0]
    SLICE_X12Y135        LUT4 (Prop_lut4_I0_O)        0.045     2.526 r  DHT11/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.651     5.177    cat_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.230     6.407 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.407    cat[5]
    W6                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSDtag/refreshCounter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.927ns  (logic 1.452ns (29.469%)  route 3.475ns (70.531%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.672     1.556    SSDtag/CLK
    SLICE_X5Y139         FDRE                                         r  SSDtag/refreshCounter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  SSDtag/refreshCounter_reg[19]/Q
                         net (fo=14, routed)          0.440     2.137    DHT11/refreshCounter_reg[1]
    SLICE_X7Y135         LUT5 (Prop_lut5_I3_O)        0.045     2.182 r  DHT11/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.386     2.568    DHT11/SSDtag/digit[0]
    SLICE_X12Y135        LUT4 (Prop_lut4_I0_O)        0.045     2.613 r  DHT11/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.648     5.262    cat_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     6.482 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.482    cat[2]
    U5                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSDtag/refreshCounter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.938ns  (logic 1.512ns (30.627%)  route 3.426ns (69.373%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.672     1.556    SSDtag/CLK
    SLICE_X5Y139         FDRE                                         r  SSDtag/refreshCounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  SSDtag/refreshCounter_reg[18]/Q
                         net (fo=14, routed)          0.149     1.846    DHT11/refreshCounter_reg[0]
    SLICE_X6Y138         LUT6 (Prop_lut6_I4_O)        0.045     1.891 r  DHT11/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.168     2.059    DHT11/cat_OBUF[6]_inst_i_15_n_0
    SLICE_X6Y135         LUT6 (Prop_lut6_I4_O)        0.045     2.104 r  DHT11/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.339     2.443    DHT11/SSDtag/digit[3]
    SLICE_X12Y135        LUT4 (Prop_lut4_I2_O)        0.045     2.488 r  DHT11/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.769     5.257    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     6.494 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.494    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           139 Endpoints
Min Delay           139 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dht_io
                            (input port)
  Destination:            DHT11/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.497ns  (logic 2.455ns (37.788%)  route 4.042ns (62.212%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  dht_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    dht_io_IOBUF_inst/IO
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  dht_io_IOBUF_inst/IBUF/O
                         net (fo=5, routed)           2.128     3.593    DHT11/dht_io_IBUF
    SLICE_X5Y127         LUT5 (Prop_lut5_I1_O)        0.152     3.745 r  DHT11/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.645     4.390    DHT11/FSM_sequential_state[2]_i_7_n_0
    SLICE_X5Y126         LUT5 (Prop_lut5_I4_O)        0.361     4.751 r  DHT11/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.806     5.557    DHT11/FSM_sequential_state[2]_i_3_n_0
    SLICE_X2Y126         LUT6 (Prop_lut6_I0_O)        0.327     5.884 r  DHT11/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.463     6.347    DHT11/FSM_sequential_state[2]_i_2_n_0
    SLICE_X2Y126         LUT4 (Prop_lut4_I2_O)        0.150     6.497 r  DHT11/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.497    DHT11/FSM_sequential_state[0]_i_1_n_0
    SLICE_X2Y126         FDRE                                         r  DHT11/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.668     5.009    DHT11/clk_IBUF_BUFG
    SLICE_X2Y126         FDRE                                         r  DHT11/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 dht_io
                            (input port)
  Destination:            DHT11/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.469ns  (logic 2.429ns (37.547%)  route 4.040ns (62.453%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  dht_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    dht_io_IOBUF_inst/IO
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  dht_io_IOBUF_inst/IBUF/O
                         net (fo=5, routed)           2.128     3.593    DHT11/dht_io_IBUF
    SLICE_X5Y127         LUT5 (Prop_lut5_I1_O)        0.152     3.745 r  DHT11/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.645     4.390    DHT11/FSM_sequential_state[2]_i_7_n_0
    SLICE_X5Y126         LUT5 (Prop_lut5_I4_O)        0.361     4.751 r  DHT11/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.806     5.557    DHT11/FSM_sequential_state[2]_i_3_n_0
    SLICE_X2Y126         LUT6 (Prop_lut6_I0_O)        0.327     5.884 r  DHT11/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.461     6.345    DHT11/FSM_sequential_state[2]_i_2_n_0
    SLICE_X3Y126         LUT4 (Prop_lut4_I2_O)        0.124     6.469 r  DHT11/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.469    DHT11/FSM_sequential_state[1]_i_1_n_0
    SLICE_X3Y126         FDRE                                         r  DHT11/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.668     5.009    DHT11/clk_IBUF_BUFG
    SLICE_X3Y126         FDRE                                         r  DHT11/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 dht_io
                            (input port)
  Destination:            DHT11/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.463ns  (logic 2.423ns (37.489%)  route 4.040ns (62.511%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  dht_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    dht_io_IOBUF_inst/IO
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  dht_io_IOBUF_inst/IBUF/O
                         net (fo=5, routed)           2.128     3.593    DHT11/dht_io_IBUF
    SLICE_X5Y127         LUT5 (Prop_lut5_I1_O)        0.152     3.745 r  DHT11/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.645     4.390    DHT11/FSM_sequential_state[2]_i_7_n_0
    SLICE_X5Y126         LUT5 (Prop_lut5_I4_O)        0.361     4.751 r  DHT11/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.806     5.557    DHT11/FSM_sequential_state[2]_i_3_n_0
    SLICE_X2Y126         LUT6 (Prop_lut6_I0_O)        0.327     5.884 r  DHT11/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.461     6.345    DHT11/FSM_sequential_state[2]_i_2_n_0
    SLICE_X3Y126         LUT4 (Prop_lut4_I2_O)        0.118     6.463 r  DHT11/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     6.463    DHT11/FSM_sequential_state[2]_i_1_n_0
    SLICE_X3Y126         FDRE                                         r  DHT11/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.668     5.009    DHT11/clk_IBUF_BUFG
    SLICE_X3Y126         FDRE                                         r  DHT11/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 dht_io
                            (input port)
  Destination:            DHT11/shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.654ns  (logic 2.071ns (36.630%)  route 3.583ns (63.370%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  dht_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    dht_io_IOBUF_inst/IO
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  dht_io_IOBUF_inst/IBUF/O
                         net (fo=5, routed)           1.976     3.441    DHT11/dht_io_IBUF
    SLICE_X3Y127         LUT6 (Prop_lut6_I5_O)        0.124     3.565 r  DHT11/bit_cnt[5]_i_3/O
                         net (fo=3, routed)           0.873     4.438    DHT11/bit_cnt[5]_i_3_n_0
    SLICE_X7Y128         LUT5 (Prop_lut5_I4_O)        0.150     4.588 r  DHT11/shift[39]_i_2/O
                         net (fo=36, routed)          0.735     5.322    DHT11/shift[39]_i_2_n_0
    SLICE_X3Y127         LUT6 (Prop_lut6_I4_O)        0.332     5.654 r  DHT11/shift[0]_i_1/O
                         net (fo=1, routed)           0.000     5.654    DHT11/shift[0]_i_1_n_0
    SLICE_X3Y127         FDRE                                         r  DHT11/shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.669     5.010    DHT11/clk_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  DHT11/shift_reg[0]/C

Slack:                    inf
  Source:                 dht_io
                            (input port)
  Destination:            DHT11/shift_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.476ns  (logic 1.739ns (31.760%)  route 3.737ns (68.240%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  dht_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    dht_io_IOBUF_inst/IO
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  dht_io_IOBUF_inst/IBUF/O
                         net (fo=5, routed)           1.976     3.441    DHT11/dht_io_IBUF
    SLICE_X3Y127         LUT6 (Prop_lut6_I5_O)        0.124     3.565 r  DHT11/bit_cnt[5]_i_3/O
                         net (fo=3, routed)           0.873     4.438    DHT11/bit_cnt[5]_i_3_n_0
    SLICE_X7Y128         LUT5 (Prop_lut5_I4_O)        0.150     4.588 r  DHT11/shift[39]_i_2/O
                         net (fo=36, routed)          0.888     5.476    DHT11/shift[39]_i_2_n_0
    SLICE_X9Y130         FDRE                                         r  DHT11/shift_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.604     4.945    DHT11/clk_IBUF_BUFG
    SLICE_X9Y130         FDRE                                         r  DHT11/shift_reg[20]/C

Slack:                    inf
  Source:                 dht_io
                            (input port)
  Destination:            DHT11/shift_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.476ns  (logic 1.739ns (31.760%)  route 3.737ns (68.240%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  dht_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    dht_io_IOBUF_inst/IO
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  dht_io_IOBUF_inst/IBUF/O
                         net (fo=5, routed)           1.976     3.441    DHT11/dht_io_IBUF
    SLICE_X3Y127         LUT6 (Prop_lut6_I5_O)        0.124     3.565 r  DHT11/bit_cnt[5]_i_3/O
                         net (fo=3, routed)           0.873     4.438    DHT11/bit_cnt[5]_i_3_n_0
    SLICE_X7Y128         LUT5 (Prop_lut5_I4_O)        0.150     4.588 r  DHT11/shift[39]_i_2/O
                         net (fo=36, routed)          0.888     5.476    DHT11/shift[39]_i_2_n_0
    SLICE_X9Y130         FDRE                                         r  DHT11/shift_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.604     4.945    DHT11/clk_IBUF_BUFG
    SLICE_X9Y130         FDRE                                         r  DHT11/shift_reg[21]/C

Slack:                    inf
  Source:                 dht_io
                            (input port)
  Destination:            DHT11/shift_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.476ns  (logic 1.739ns (31.760%)  route 3.737ns (68.240%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  dht_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    dht_io_IOBUF_inst/IO
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  dht_io_IOBUF_inst/IBUF/O
                         net (fo=5, routed)           1.976     3.441    DHT11/dht_io_IBUF
    SLICE_X3Y127         LUT6 (Prop_lut6_I5_O)        0.124     3.565 r  DHT11/bit_cnt[5]_i_3/O
                         net (fo=3, routed)           0.873     4.438    DHT11/bit_cnt[5]_i_3_n_0
    SLICE_X7Y128         LUT5 (Prop_lut5_I4_O)        0.150     4.588 r  DHT11/shift[39]_i_2/O
                         net (fo=36, routed)          0.888     5.476    DHT11/shift[39]_i_2_n_0
    SLICE_X9Y130         FDRE                                         r  DHT11/shift_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.604     4.945    DHT11/clk_IBUF_BUFG
    SLICE_X9Y130         FDRE                                         r  DHT11/shift_reg[22]/C

Slack:                    inf
  Source:                 dht_io
                            (input port)
  Destination:            DHT11/shift_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.476ns  (logic 1.739ns (31.760%)  route 3.737ns (68.240%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  dht_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    dht_io_IOBUF_inst/IO
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  dht_io_IOBUF_inst/IBUF/O
                         net (fo=5, routed)           1.976     3.441    DHT11/dht_io_IBUF
    SLICE_X3Y127         LUT6 (Prop_lut6_I5_O)        0.124     3.565 r  DHT11/bit_cnt[5]_i_3/O
                         net (fo=3, routed)           0.873     4.438    DHT11/bit_cnt[5]_i_3_n_0
    SLICE_X7Y128         LUT5 (Prop_lut5_I4_O)        0.150     4.588 r  DHT11/shift[39]_i_2/O
                         net (fo=36, routed)          0.888     5.476    DHT11/shift[39]_i_2_n_0
    SLICE_X9Y130         FDRE                                         r  DHT11/shift_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.604     4.945    DHT11/clk_IBUF_BUFG
    SLICE_X9Y130         FDRE                                         r  DHT11/shift_reg[23]/C

Slack:                    inf
  Source:                 dht_io
                            (input port)
  Destination:            DHT11/shift_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.476ns  (logic 1.739ns (31.760%)  route 3.737ns (68.240%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  dht_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    dht_io_IOBUF_inst/IO
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  dht_io_IOBUF_inst/IBUF/O
                         net (fo=5, routed)           1.976     3.441    DHT11/dht_io_IBUF
    SLICE_X3Y127         LUT6 (Prop_lut6_I5_O)        0.124     3.565 r  DHT11/bit_cnt[5]_i_3/O
                         net (fo=3, routed)           0.873     4.438    DHT11/bit_cnt[5]_i_3_n_0
    SLICE_X7Y128         LUT5 (Prop_lut5_I4_O)        0.150     4.588 r  DHT11/shift[39]_i_2/O
                         net (fo=36, routed)          0.888     5.476    DHT11/shift[39]_i_2_n_0
    SLICE_X9Y130         FDRE                                         r  DHT11/shift_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.604     4.945    DHT11/clk_IBUF_BUFG
    SLICE_X9Y130         FDRE                                         r  DHT11/shift_reg[36]/C

Slack:                    inf
  Source:                 dht_io
                            (input port)
  Destination:            DHT11/shift_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.476ns  (logic 1.739ns (31.760%)  route 3.737ns (68.240%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  dht_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    dht_io_IOBUF_inst/IO
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  dht_io_IOBUF_inst/IBUF/O
                         net (fo=5, routed)           1.976     3.441    DHT11/dht_io_IBUF
    SLICE_X3Y127         LUT6 (Prop_lut6_I5_O)        0.124     3.565 r  DHT11/bit_cnt[5]_i_3/O
                         net (fo=3, routed)           0.873     4.438    DHT11/bit_cnt[5]_i_3_n_0
    SLICE_X7Y128         LUT5 (Prop_lut5_I4_O)        0.150     4.588 r  DHT11/shift[39]_i_2/O
                         net (fo=36, routed)          0.888     5.476    DHT11/shift[39]_i_2_n_0
    SLICE_X9Y130         FDRE                                         r  DHT11/shift_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.604     4.945    DHT11/clk_IBUF_BUFG
    SLICE_X9Y130         FDRE                                         r  DHT11/shift_reg[37]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dht_io
                            (input port)
  Destination:            DHT11/counter_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.134ns  (logic 0.278ns (24.523%)  route 0.856ns (75.477%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  dht_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    dht_io_IOBUF_inst/IO
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  dht_io_IOBUF_inst/IBUF/O
                         net (fo=5, routed)           0.620     0.853    DHT11/dht_io_IBUF
    SLICE_X2Y127         LUT5 (Prop_lut5_I2_O)        0.045     0.898 r  DHT11/counter[31]_i_2/O
                         net (fo=33, routed)          0.236     1.134    DHT11/counter[31]_i_2_n_0
    SLICE_X0Y127         FDRE                                         r  DHT11/counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.937     2.065    DHT11/clk_IBUF_BUFG
    SLICE_X0Y127         FDRE                                         r  DHT11/counter_reg[13]/C

Slack:                    inf
  Source:                 dht_io
                            (input port)
  Destination:            DHT11/counter_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.134ns  (logic 0.278ns (24.523%)  route 0.856ns (75.477%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  dht_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    dht_io_IOBUF_inst/IO
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  dht_io_IOBUF_inst/IBUF/O
                         net (fo=5, routed)           0.620     0.853    DHT11/dht_io_IBUF
    SLICE_X2Y127         LUT5 (Prop_lut5_I2_O)        0.045     0.898 r  DHT11/counter[31]_i_2/O
                         net (fo=33, routed)          0.236     1.134    DHT11/counter[31]_i_2_n_0
    SLICE_X0Y127         FDRE                                         r  DHT11/counter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.937     2.065    DHT11/clk_IBUF_BUFG
    SLICE_X0Y127         FDRE                                         r  DHT11/counter_reg[14]/C

Slack:                    inf
  Source:                 dht_io
                            (input port)
  Destination:            DHT11/counter_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.134ns  (logic 0.278ns (24.523%)  route 0.856ns (75.477%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  dht_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    dht_io_IOBUF_inst/IO
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  dht_io_IOBUF_inst/IBUF/O
                         net (fo=5, routed)           0.620     0.853    DHT11/dht_io_IBUF
    SLICE_X2Y127         LUT5 (Prop_lut5_I2_O)        0.045     0.898 r  DHT11/counter[31]_i_2/O
                         net (fo=33, routed)          0.236     1.134    DHT11/counter[31]_i_2_n_0
    SLICE_X0Y127         FDRE                                         r  DHT11/counter_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.937     2.065    DHT11/clk_IBUF_BUFG
    SLICE_X0Y127         FDRE                                         r  DHT11/counter_reg[15]/C

Slack:                    inf
  Source:                 dht_io
                            (input port)
  Destination:            DHT11/counter_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.134ns  (logic 0.278ns (24.523%)  route 0.856ns (75.477%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  dht_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    dht_io_IOBUF_inst/IO
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  dht_io_IOBUF_inst/IBUF/O
                         net (fo=5, routed)           0.620     0.853    DHT11/dht_io_IBUF
    SLICE_X2Y127         LUT5 (Prop_lut5_I2_O)        0.045     0.898 r  DHT11/counter[31]_i_2/O
                         net (fo=33, routed)          0.236     1.134    DHT11/counter[31]_i_2_n_0
    SLICE_X0Y127         FDRE                                         r  DHT11/counter_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.937     2.065    DHT11/clk_IBUF_BUFG
    SLICE_X0Y127         FDRE                                         r  DHT11/counter_reg[16]/C

Slack:                    inf
  Source:                 dht_io
                            (input port)
  Destination:            DHT11/counter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.143ns  (logic 0.278ns (24.341%)  route 0.864ns (75.659%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  dht_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    dht_io_IOBUF_inst/IO
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  dht_io_IOBUF_inst/IBUF/O
                         net (fo=5, routed)           0.620     0.853    DHT11/dht_io_IBUF
    SLICE_X2Y127         LUT5 (Prop_lut5_I2_O)        0.045     0.898 r  DHT11/counter[31]_i_2/O
                         net (fo=33, routed)          0.245     1.143    DHT11/counter[31]_i_2_n_0
    SLICE_X0Y126         FDRE                                         r  DHT11/counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.935     2.063    DHT11/clk_IBUF_BUFG
    SLICE_X0Y126         FDRE                                         r  DHT11/counter_reg[10]/C

Slack:                    inf
  Source:                 dht_io
                            (input port)
  Destination:            DHT11/counter_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.143ns  (logic 0.278ns (24.341%)  route 0.864ns (75.659%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  dht_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    dht_io_IOBUF_inst/IO
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  dht_io_IOBUF_inst/IBUF/O
                         net (fo=5, routed)           0.620     0.853    DHT11/dht_io_IBUF
    SLICE_X2Y127         LUT5 (Prop_lut5_I2_O)        0.045     0.898 r  DHT11/counter[31]_i_2/O
                         net (fo=33, routed)          0.245     1.143    DHT11/counter[31]_i_2_n_0
    SLICE_X0Y126         FDRE                                         r  DHT11/counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.935     2.063    DHT11/clk_IBUF_BUFG
    SLICE_X0Y126         FDRE                                         r  DHT11/counter_reg[11]/C

Slack:                    inf
  Source:                 dht_io
                            (input port)
  Destination:            DHT11/counter_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.143ns  (logic 0.278ns (24.341%)  route 0.864ns (75.659%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  dht_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    dht_io_IOBUF_inst/IO
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  dht_io_IOBUF_inst/IBUF/O
                         net (fo=5, routed)           0.620     0.853    DHT11/dht_io_IBUF
    SLICE_X2Y127         LUT5 (Prop_lut5_I2_O)        0.045     0.898 r  DHT11/counter[31]_i_2/O
                         net (fo=33, routed)          0.245     1.143    DHT11/counter[31]_i_2_n_0
    SLICE_X0Y126         FDRE                                         r  DHT11/counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.935     2.063    DHT11/clk_IBUF_BUFG
    SLICE_X0Y126         FDRE                                         r  DHT11/counter_reg[12]/C

Slack:                    inf
  Source:                 dht_io
                            (input port)
  Destination:            DHT11/counter_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.143ns  (logic 0.278ns (24.341%)  route 0.864ns (75.659%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  dht_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    dht_io_IOBUF_inst/IO
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  dht_io_IOBUF_inst/IBUF/O
                         net (fo=5, routed)           0.620     0.853    DHT11/dht_io_IBUF
    SLICE_X2Y127         LUT5 (Prop_lut5_I2_O)        0.045     0.898 r  DHT11/counter[31]_i_2/O
                         net (fo=33, routed)          0.245     1.143    DHT11/counter[31]_i_2_n_0
    SLICE_X0Y126         FDRE                                         r  DHT11/counter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.935     2.063    DHT11/clk_IBUF_BUFG
    SLICE_X0Y126         FDRE                                         r  DHT11/counter_reg[9]/C

Slack:                    inf
  Source:                 dht_io
                            (input port)
  Destination:            DHT11/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.210ns  (logic 0.324ns (26.780%)  route 0.886ns (73.220%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  dht_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    dht_io_IOBUF_inst/IO
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  dht_io_IOBUF_inst/IBUF/O
                         net (fo=5, routed)           0.620     0.853    DHT11/dht_io_IBUF
    SLICE_X2Y127         LUT5 (Prop_lut5_I2_O)        0.045     0.898 r  DHT11/counter[31]_i_2/O
                         net (fo=33, routed)          0.267     1.164    DHT11/counter[31]_i_2_n_0
    SLICE_X2Y127         LUT5 (Prop_lut5_I3_O)        0.046     1.210 r  DHT11/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.210    DHT11/counter[0]_i_1_n_0
    SLICE_X2Y127         FDRE                                         r  DHT11/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.937     2.065    DHT11/clk_IBUF_BUFG
    SLICE_X2Y127         FDRE                                         r  DHT11/counter_reg[0]/C

Slack:                    inf
  Source:                 dht_io
                            (input port)
  Destination:            DHT11/counter_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.213ns  (logic 0.278ns (22.922%)  route 0.935ns (77.078%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  dht_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    dht_io_IOBUF_inst/IO
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  dht_io_IOBUF_inst/IBUF/O
                         net (fo=5, routed)           0.620     0.853    DHT11/dht_io_IBUF
    SLICE_X2Y127         LUT5 (Prop_lut5_I2_O)        0.045     0.898 r  DHT11/counter[31]_i_2/O
                         net (fo=33, routed)          0.316     1.213    DHT11/counter[31]_i_2_n_0
    SLICE_X0Y129         FDRE                                         r  DHT11/counter_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.939     2.067    DHT11/clk_IBUF_BUFG
    SLICE_X0Y129         FDRE                                         r  DHT11/counter_reg[21]/C





