{
  "design": {
    "design_info": {
      "boundary_crc": "0x6AB6E8510DDF9631",
      "device": "xc7a35tcpg236-1",
      "name": "TOP_BD_OV7670_VGA",
      "synth_flow_mode": "None",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "rst_clk_wiz_0_100M": "",
      "BRAM_320x240_control_0": "",
      "OV7670_RCV_BRAM_0": "",
      "buttonControl_0": "",
      "VGA_controller_0": "",
      "pixel_clock_generator_0": "",
      "pixel_coord_converter_0": ""
    },
    "ports": {
      "i_btn_start": {
        "direction": "I"
      },
      "i_sw_contFrame": {
        "direction": "I"
      },
      "i_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "TOP_BD_OV7670_VGA_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "o_vgaBlue": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "o_vgaGreen": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "o_vgaRed": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "o_Hsync": {
        "direction": "O"
      },
      "o_Vsync": {
        "direction": "O"
      },
      "o_XCLK": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "24000000",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "i_VS": {
        "direction": "I"
      },
      "i_PCLK": {
        "direction": "I"
      },
      "i_HS": {
        "direction": "I"
      },
      "i_DATA": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "o_led_present_state": {
        "direction": "O",
        "left": "5",
        "right": "0"
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "TOP_BD_OV7670_VGA_clk_wiz_0_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "130.958"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT2_JITTER": {
            "value": "202.114"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "132.063"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT2_USED": {
            "value": "false"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "10.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "10.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "1"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "rst_clk_wiz_0_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "TOP_BD_OV7670_VGA_rst_clk_wiz_0_100M_0"
      },
      "BRAM_320x240_control_0": {
        "vlnv": "xilinx.com:module_ref:BRAM_320x240_controller:1.0",
        "xci_name": "TOP_BD_OV7670_VGA_BRAM_320x240_control_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "BRAM_320x240_controller",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "reset_p": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "const_prop"
              }
            }
          },
          "write_enable": {
            "direction": "I"
          },
          "porta_addr_x": {
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "porta_addr_y": {
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "porta_vgaRed": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "porta_vgaGreen": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "porta_vgaBlue": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "portb_addr_x": {
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "portb_addr_y": {
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "portb_vgaRed": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "portb_vgaGreen": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "portb_vgaBlue": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "OV7670_RCV_BRAM_0": {
        "vlnv": "xilinx.com:module_ref:OV7670_RCV_BRAM:1.0",
        "xci_name": "TOP_BD_OV7670_VGA_OV7670_RCV_BRAM_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "OV7670_RCV_BRAM",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "i_n_reset",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "i_n_reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "i_next_frame": {
            "direction": "I"
          },
          "i_start_capture": {
            "direction": "I"
          },
          "o_present_state": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "i_PCLK": {
            "direction": "I"
          },
          "i_VS": {
            "direction": "I"
          },
          "i_HS": {
            "direction": "I"
          },
          "i_DATA": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "o_XCLK": {
            "direction": "O",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "24000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "o_h_addr": {
            "direction": "O",
            "left": "9",
            "right": "0"
          },
          "o_v_addr": {
            "direction": "O",
            "left": "9",
            "right": "0"
          },
          "o_valid": {
            "direction": "O"
          },
          "o_pxl_r": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "o_pxl_g": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "o_pxl_b": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "buttonControl_0": {
        "vlnv": "xilinx.com:module_ref:buttonControl:1.0",
        "xci_name": "TOP_BD_OV7670_VGA_buttonControl_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "buttonControl",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "i_reset",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "i_reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "const_prop"
              }
            }
          },
          "i_btn": {
            "direction": "I"
          },
          "o_btn_posedge": {
            "direction": "O"
          },
          "o_btn_negedge": {
            "direction": "O"
          }
        }
      },
      "VGA_controller_0": {
        "vlnv": "xilinx.com:module_ref:VGA_controller:1.0",
        "xci_name": "TOP_BD_OV7670_VGA_VGA_controller_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "VGA_controller",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "reset_p": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "const_prop"
              }
            }
          },
          "pixel_clock_pulse": {
            "direction": "I"
          },
          "in_vgaRed": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "in_vgaGreen": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "in_vgaBlue": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "Hsync": {
            "direction": "O"
          },
          "Vsync": {
            "direction": "O"
          },
          "out_display_on": {
            "direction": "O"
          },
          "out_vgaRed": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "out_vgaGreen": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "out_vgaBlue": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "count_h": {
            "direction": "O",
            "left": "9",
            "right": "0"
          },
          "count_v": {
            "direction": "O",
            "left": "9",
            "right": "0"
          }
        }
      },
      "pixel_clock_generator_0": {
        "vlnv": "xilinx.com:module_ref:pixel_clock_generator:1.0",
        "xci_name": "TOP_BD_OV7670_VGA_pixel_clock_generator_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "pixel_clock_generator",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "reset_p": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "const_prop"
              }
            }
          },
          "pixel_clock_pulse": {
            "direction": "O"
          }
        }
      },
      "pixel_coord_converter_0": {
        "vlnv": "xilinx.com:module_ref:pixel_coord_converter:1.0",
        "xci_name": "TOP_BD_OV7670_VGA_pixel_coord_converter_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "pixel_coord_converter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "addr_x": {
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "addr_y": {
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "addr_x_scaler": {
            "direction": "O",
            "left": "9",
            "right": "0"
          },
          "addr_y_scaler": {
            "direction": "O",
            "left": "9",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "i_btn_0_1": {
        "ports": [
          "i_btn_start",
          "buttonControl_0/i_btn"
        ]
      },
      "i_next_frame_0_1": {
        "ports": [
          "i_sw_contFrame",
          "OV7670_RCV_BRAM_0/i_next_frame"
        ]
      },
      "buttonControl_0_o_btn_posedge": {
        "ports": [
          "buttonControl_0/o_btn_posedge",
          "OV7670_RCV_BRAM_0/i_start_capture"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "i_clk",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "rst_clk_wiz_0_100M/slowest_sync_clk",
          "BRAM_320x240_control_0/clk",
          "OV7670_RCV_BRAM_0/i_clk",
          "buttonControl_0/i_clk",
          "VGA_controller_0/clk",
          "pixel_clock_generator_0/clk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "rst_clk_wiz_0_100M/dcm_locked"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "clk_wiz_0/reset",
          "rst_clk_wiz_0_100M/ext_reset_in"
        ]
      },
      "OV7670_RCV_BRAM_0_o_h_addr": {
        "ports": [
          "OV7670_RCV_BRAM_0/o_h_addr",
          "BRAM_320x240_control_0/porta_addr_x"
        ]
      },
      "OV7670_RCV_BRAM_0_o_v_addr": {
        "ports": [
          "OV7670_RCV_BRAM_0/o_v_addr",
          "BRAM_320x240_control_0/porta_addr_y"
        ]
      },
      "OV7670_RCV_BRAM_0_o_valid": {
        "ports": [
          "OV7670_RCV_BRAM_0/o_valid",
          "BRAM_320x240_control_0/write_enable"
        ]
      },
      "OV7670_RCV_BRAM_0_o_pxl_r": {
        "ports": [
          "OV7670_RCV_BRAM_0/o_pxl_r",
          "BRAM_320x240_control_0/porta_vgaRed"
        ]
      },
      "OV7670_RCV_BRAM_0_o_pxl_g": {
        "ports": [
          "OV7670_RCV_BRAM_0/o_pxl_g",
          "BRAM_320x240_control_0/porta_vgaGreen"
        ]
      },
      "OV7670_RCV_BRAM_0_o_pxl_b": {
        "ports": [
          "OV7670_RCV_BRAM_0/o_pxl_b",
          "BRAM_320x240_control_0/porta_vgaBlue"
        ]
      },
      "pixel_clock_generator_0_pixel_clock_pulse": {
        "ports": [
          "pixel_clock_generator_0/pixel_clock_pulse",
          "VGA_controller_0/pixel_clock_pulse"
        ]
      },
      "BRAM_320x240_control_0_portb_vgaRed": {
        "ports": [
          "BRAM_320x240_control_0/portb_vgaRed",
          "VGA_controller_0/in_vgaRed"
        ]
      },
      "BRAM_320x240_control_0_portb_vgaGreen": {
        "ports": [
          "BRAM_320x240_control_0/portb_vgaGreen",
          "VGA_controller_0/in_vgaGreen"
        ]
      },
      "BRAM_320x240_control_0_portb_vgaBlue": {
        "ports": [
          "BRAM_320x240_control_0/portb_vgaBlue",
          "VGA_controller_0/in_vgaBlue"
        ]
      },
      "VGA_controller_0_out_vgaBlue": {
        "ports": [
          "VGA_controller_0/out_vgaBlue",
          "o_vgaBlue"
        ]
      },
      "VGA_controller_0_out_vgaGreen": {
        "ports": [
          "VGA_controller_0/out_vgaGreen",
          "o_vgaGreen"
        ]
      },
      "VGA_controller_0_out_vgaRed": {
        "ports": [
          "VGA_controller_0/out_vgaRed",
          "o_vgaRed"
        ]
      },
      "VGA_controller_0_Hsync": {
        "ports": [
          "VGA_controller_0/Hsync",
          "o_Hsync"
        ]
      },
      "VGA_controller_0_Vsync": {
        "ports": [
          "VGA_controller_0/Vsync",
          "o_Vsync"
        ]
      },
      "i_VS_0_1": {
        "ports": [
          "i_VS",
          "OV7670_RCV_BRAM_0/i_VS"
        ]
      },
      "i_PCLK_0_1": {
        "ports": [
          "i_PCLK",
          "OV7670_RCV_BRAM_0/i_PCLK"
        ]
      },
      "i_HS_0_1": {
        "ports": [
          "i_HS",
          "OV7670_RCV_BRAM_0/i_HS"
        ]
      },
      "i_DATA_0_1": {
        "ports": [
          "i_DATA",
          "OV7670_RCV_BRAM_0/i_DATA"
        ]
      },
      "OV7670_RCV_BRAM_0_o_present_state": {
        "ports": [
          "OV7670_RCV_BRAM_0/o_present_state",
          "o_led_present_state"
        ]
      },
      "rst_clk_wiz_0_100M_peripheral_reset": {
        "ports": [
          "rst_clk_wiz_0_100M/peripheral_reset",
          "BRAM_320x240_control_0/reset_p",
          "buttonControl_0/i_reset",
          "VGA_controller_0/reset_p",
          "pixel_clock_generator_0/reset_p"
        ]
      },
      "rst_clk_wiz_0_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_0_100M/peripheral_aresetn",
          "OV7670_RCV_BRAM_0/i_n_reset"
        ]
      },
      "OV7670_RCV_BRAM_0_o_XCLK": {
        "ports": [
          "OV7670_RCV_BRAM_0/o_XCLK",
          "o_XCLK"
        ]
      },
      "VGA_controller_0_count_h": {
        "ports": [
          "VGA_controller_0/count_h",
          "pixel_coord_converter_0/addr_x"
        ]
      },
      "VGA_controller_0_count_v": {
        "ports": [
          "VGA_controller_0/count_v",
          "pixel_coord_converter_0/addr_y"
        ]
      },
      "pixel_coord_converter_0_addr_x_scaler": {
        "ports": [
          "pixel_coord_converter_0/addr_x_scaler",
          "BRAM_320x240_control_0/portb_addr_x"
        ]
      },
      "pixel_coord_converter_0_addr_y_scaler": {
        "ports": [
          "pixel_coord_converter_0/addr_y_scaler",
          "BRAM_320x240_control_0/portb_addr_y"
        ]
      }
    }
  }
}