INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/Testbenches/TB_ADC_AXI_Streamer_simulation/TB_ADC_AXI_Streamer_simulation.ip_user_files/bd/design_1/ip/design_1_adc_streamer_0_0/src/fifo_generator_0_1/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/Testbenches/TB_ADC_AXI_Streamer_simulation/TB_ADC_AXI_Streamer_simulation.ip_user_files/bd/design_1/ipshared/ca0b/hdl/adc_test_streamer_v2_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_test_streamer_v2_0_M00_AXIS
WARNING: [VRFC 10-3380] identifier 'fifo_rd_busy' is used before its declaration [C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/Testbenches/TB_ADC_AXI_Streamer_simulation/TB_ADC_AXI_Streamer_simulation.ip_user_files/bd/design_1/ipshared/ca0b/hdl/adc_test_streamer_v2_0_M00_AXIS.v:96]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/Testbenches/TB_ADC_AXI_Streamer_simulation/TB_ADC_AXI_Streamer_simulation.ip_user_files/bd/design_1/ipshared/ca0b/hdl/adc_test_streamer_v2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_test_streamer_v2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/Testbenches/TB_ADC_AXI_Streamer_simulation/TB_ADC_AXI_Streamer_simulation.ip_user_files/bd/design_1/ip/design_1_adc_streamer_0_0/sim/design_1_adc_streamer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_adc_streamer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/Testbenches/TB_ADC_AXI_Streamer_simulation/TB_ADC_AXI_Streamer_simulation.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tom/Documents/Projects/Scopy_MVP_Platform/scopy-fpga/Testbenches/TB_ADC_AXI_Streamer_simulation/TB_ADC_AXI_Streamer_simulation.srcs/sim_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
