#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: E:\App\Professional\PDS_2022.2-SP6.4\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.26200
#Hostname: LAPTOP-BODHT30J
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Fri Nov 21 07:55:45 2025
License checkout: fabric_ads from E:\App\Professional\PDS_2022.2-SP6.4\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name sys_clk [get_ports clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/constraint/08_uart_test.fdc(line number: 3)] | Port led[3] has been placed at location H18, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/constraint/08_uart_test.fdc(line number: 10)] | Port led[2] has been placed at location F17, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/constraint/08_uart_test.fdc(line number: 17)] | Port led[1] has been placed at location E18, whose type is share pin.
C: ConstraintEditor-2002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/constraint/08_uart_test.fdc(line number: 31)] | Port uart_tx has been placed at location K18, whose type is share pin.
Constraint check end.

Start pre-mapping.
W: Removed bmsWIDEDFFRSE inst receive_data[7:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst receive_data[7:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst receive_data[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst receive_data[7:0] at 7 that is stuck at constant 0.
I: Constant propagation done on receive_data[7:0] (bmsWIDEDFFRSE).
I: Encoding type of FSM 'rx_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'rx_state_fsm[2:0]':
I: from  u_uart_rx/rx_state[2] u_uart_rx/rx_state[1] u_uart_rx/rx_state[0]
I: to  u_uart_rx/rx_state_reg[4] u_uart_rx/rx_state_reg[3] u_uart_rx/rx_state_reg[2] u_uart_rx/rx_state_reg[1] u_uart_rx/rx_state_reg[0]
I: 000 => 00001
I: 001 => 00010
I: 010 => 00100
I: 011 => 01000
I: 100 => 10000
I: Encoding type of FSM 'tx_state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'tx_state_fsm[2:0]':
I: from  u_uart_tx/tx_state[2] u_uart_tx/tx_state[1] u_uart_tx/tx_state[0]
I: to  u_uart_tx/tx_state_reg[4] u_uart_tx/tx_state_reg[3] u_uart_tx/tx_state_reg[2] u_uart_tx/tx_state_reg[1] u_uart_tx/tx_state_reg[0]
I: 000 => 00001
I: 001 => 00010
I: 010 => 00100
I: 011 => 01000
I: 100 => 10000
I: Constant propagation done on u_uart_rx/N160 (bmsREDOR).
I: Constant propagation done on u_uart_rx/rx_state_fsm[2:0]_6 (bmsREDOR).
I: Constant propagation done on u_uart_rx/rx_state_fsm[2:0]_16 (bmsREDOR).
I: Constant propagation done on u_uart_rx/N171 (bmsREDOR).
I: Constant propagation done on u_uart_rx/N174 (bmsREDOR).
I: Constant propagation done on u_uart_tx/N185 (bmsREDOR).
I: Constant propagation done on u_uart_tx/tx_state_fsm[2:0]_1 (bmsREDOR).
I: Constant propagation done on u_uart_tx/tx_state_fsm[2:0]_6 (bmsREDOR).
I: Constant propagation done on u_uart_tx/tx_state_fsm[2:0]_15 (bmsREDOR).
Executing : pre-mapping successfully. Time elapsed: 0.049s wall, 0.031s user + 0.016s system = 0.047s CPU (95.5%)

Start mod-gen.
W: Removed bmsWIDEDFFRSE inst uart_data_gen/write_data[7:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_uart_rx/clk_div_cnt[15:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst u_uart_tx/clk_div_cnt[15:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst uart_data_gen/time_cnt[25:0] at 25 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.030s wall, 0.078s user + 0.016s system = 0.094s CPU (311.4%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.044s wall, 0.031s user + 0.000s system = 0.031s CPU (71.5%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'uart_data_gen/time_cnt[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'receive_data[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'receive_data[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'receive_data[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'receive_data[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_data_gen/write_data[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/clk_div_cnt[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/clk_div_cnt[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/clk_div_cnt[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/clk_div_cnt[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/clk_div_cnt[12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/clk_div_cnt[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/clk_div_cnt[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/clk_div_cnt[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_tx/clk_div_cnt[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_tx/clk_div_cnt[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_tx/clk_div_cnt[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_tx/clk_div_cnt[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_tx/clk_div_cnt[12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_tx/clk_div_cnt[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_tx/clk_div_cnt[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_tx/clk_div_cnt[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.005s wall, 0.016s user + 0.000s system = 0.016s CPU (302.1%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.142s wall, 0.125s user + 0.078s system = 0.203s CPU (143.5%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.027s wall, 0.016s user + 0.125s system = 0.141s CPU (530.0%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF                      29 uses
GTP_DFF_E                    16 uses
GTP_DFF_R                    43 uses
GTP_DFF_RE                   14 uses
GTP_DFF_S                     1 use
GTP_GRS                       1 use
GTP_LUT1                      4 uses
GTP_LUT2                      5 uses
GTP_LUT3                      4 uses
GTP_LUT4                      4 uses
GTP_LUT5                     10 uses
GTP_LUT6                     23 uses
GTP_LUT6CARRY                24 uses
GTP_LUT6D                    26 uses

I/O ports: 7
GTP_INBUF                   2 uses
GTP_OUTBUF                  5 uses

Mapping Summary:
Total LUTs: 100 of 17800 (0.56%)
	LUTs as dram: 0 of 5500 (0.00%)
	LUTs as logic: 100
Total Registers: 103 of 35600 (0.29%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 55 (0.00%)

APMs:
Total APMs = 0.00 of 80 (0.00%)

Total I/O ports = 7 of 150 (4.67%)


Overview of Control Sets:

Number of unique control sets : 11

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 1                 0
  [2, 4)      | 3        | 3                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 5        | 5                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 2        | 2                 0
--------------------------------------------------------------
  The maximum fanout: 29
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 29
  NO              NO                YES                0
  NO              YES               NO                 44
  YES             NO                NO                 16
  YES             NO                YES                0
  YES             YES               NO                 14
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'uart_top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[6]'.
Saving design to uart_top_syn.vm
W: Public-4008: Instance 'u_uart_rx/rx_data[4]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/rx_data[5]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/rx_data[6]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_uart_rx/rx_data[7]' of 'GTP_DFF_E' unit is dangling and will be cleaned.
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'uart_rx' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:6s
Action synthesize: CPU time elapsed is 0h:0m:4s
Action synthesize: Process CPU time elapsed is 0h:0m:4s
Current time: Fri Nov 21 07:55:49 2025
Action synthesize: Peak memory pool usage is 289 MB
