Info: Generated by version: 18.1 build 222
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate L:\project\28_Z8_fiber\Z8_boardout_init_0.66_20200903_testmode_no5g\src\5GbaseR\fpll_5g.ip --block-symbol-file --output-directory=L:\project\28_Z8_fiber\Z8_boardout_init_0.66_20200903_testmode_no5g\src\5GbaseR\fpll_5g --family="Arria 10" --part=10AX027H4F34E3SG
Info: fpll_5g.xcvr_fpll_a10_0: The output frequencies are not exact when the PLL is in fractional mode. You must be cautious with applications that require frequencies to be exact to within less than 0.5 Hz.
Info: fpll_5g.xcvr_fpll_a10_0: For the selected device(10AX027H4F34E3SG), PLL speed grade is 4.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate L:\project\28_Z8_fiber\Z8_boardout_init_0.66_20200903_testmode_no5g\src\5GbaseR\fpll_5g.ip --synthesis=VERILOG --output-directory=L:\project\28_Z8_fiber\Z8_boardout_init_0.66_20200903_testmode_no5g\src\5GbaseR\fpll_5g --family="Arria 10" --part=10AX027H4F34E3SG
Info: fpll_5g.xcvr_fpll_a10_0: The output frequencies are not exact when the PLL is in fractional mode. You must be cautious with applications that require frequencies to be exact to within less than 0.5 Hz.
Info: fpll_5g.xcvr_fpll_a10_0: For the selected device(10AX027H4F34E3SG), PLL speed grade is 4.
Info: fpll_5g: "Transforming system: fpll_5g"
Info: fpll_5g: "Naming system components in system: fpll_5g"
Info: fpll_5g: "Processing generation queue"
Info: fpll_5g: "Generating: fpll_5g"
Info: fpll_5g: "Generating: altera_xcvr_fpll_a10"
Info: xcvr_fpll_a10_0: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info: xcvr_fpll_a10_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: xcvr_fpll_a10_0: add_fileset_file ./altera_xcvr_fpll_a10.sv SYSTEM_VERILOG PATH ../source/altera_xcvr_fpll_a10.sv
Info: xcvr_fpll_a10_0: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv
Info: xcvr_fpll_a10_0: add_fileset_file ./alt_xcvr_native_avmm_nf.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/alt_xcvr_native_avmm_nf.sv
Info: xcvr_fpll_a10_0: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_embedded_debug.sv
Info: xcvr_fpll_a10_0: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_avmm_csr.sv
Info: fpll_5g: Done "fpll_5g" with 2 modules, 9 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in fpll_5g. No files generated.
Info: Finished: Generate IP Core Documentation
