;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP @-127, 100
	SLT 121, 9
	CMP @-127, 100
	CMP @-127, 100
	JMZ 1, @-1
	SUB @-127, 100
	CMP 31, <-0
	SUB @-127, 100
	JMN 1, @-1
	SLT 12, @10
	CMP @121, 806
	ADD @-127, 100
	CMP @121, 103
	SLT 20, @12
	JMN @12, #201
	JMN @12, #201
	SLT 121, 9
	MOV 31, <-0
	MOV 131, 105
	CMP 31, <-0
	SLT 121, 9
	MOV 31, <-0
	CMP @121, -106
	SPL 1, @-1
	MOV -0, <-820
	JMZ -1, <-0
	SUB #72, @201
	SUB @121, 103
	SLT 20, @12
	SLT <-30, 9
	SLT 12, @10
	SLT 20, @12
	CMP @121, 103
	SUB @121, 103
	JMP @312, #200
	SUB #10, <112
	MOV -731, <-20
	SLT #270, <1
	SUB #72, @201
	SPL 0, <332
	SLT #270, <1
	SPL 0, <332
	DJN -1, @-20
	CMP -207, <-120
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
