#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Dec 14 14:45:53 2025
# Process ID: 84504
# Current directory: D:/TJU/tju-digital-design/lab02
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent84812 D:\TJU\tju-digital-design\lab02\UART.xpr
# Log file: D:/TJU/tju-digital-design/lab02/vivado.log
# Journal file: D:/TJU/tju-digital-design/lab02\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/TJU/tju-digital-design/lab02/UART.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/StrongTools/Xilinx2018/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
set_property  ip_repo_paths  D:/TJU/tju-digital-design/lab00/cg_fpga_2018_1_4 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/TJU/tju-digital-design/lab00/cg_fpga_2018_1_4'.
create_bd_design "design_1"
Wrote  : <D:\TJU\tju-digital-design\lab02\UART.srcs\sources_1\bd\design_1\design_1.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv educg.net:user:cg_fpga:1.4 cg_fpga_0
endgroup
create_bd_cell -type module -reference top top_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/TJU/tju-digital-design/lab00/cg_fpga_2018_1_4'.
set_property location {0.5 -43 -311} [get_bd_cells top_0]
connect_bd_net [get_bd_pins top_0/txd] [get_bd_pins cg_fpga_0/rx_0]
set_property location {1 -55 -325} [get_bd_cells top_0]
set_property location {1 -51 -347} [get_bd_cells top_0]
connect_bd_net [get_bd_pins top_0/clk] [get_bd_pins cg_fpga_0/clk_100M]
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_0/clk(clk) and /cg_fpga_0/clk_100M(undef)
connect_bd_net [get_bd_pins top_0/rxd] [get_bd_pins cg_fpga_0/tx_0]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins cg_fpga_0/DDR]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins cg_fpga_0/FIXED_IO]
endgroup
make_wrapper -files [get_files D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/bd/design_1/design_1.bd] -top
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/cg_fpga_0/audio
/cg_fpga_0/gpio_led
/cg_fpga_0/ledm_cs
/cg_fpga_0/ledm_data
/cg_fpga_0/seg_cs
/cg_fpga_0/seg_data
/cg_fpga_0/vid_active
/cg_fpga_0/vid_data
/cg_fpga_0/vid_hblank
/cg_fpga_0/vid_hsync
/cg_fpga_0/vid_io_in_clk
/cg_fpga_0/vid_vblank
/cg_fpga_0/vid_vsync

Wrote  : <D:\TJU\tju-digital-design\lab02\UART.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
set_property top design_1_wrapper [current_fileset]
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 12
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/cg_fpga_0/audio
/cg_fpga_0/gpio_led
/cg_fpga_0/ledm_cs
/cg_fpga_0/ledm_data
/cg_fpga_0/seg_cs
/cg_fpga_0/seg_data
/cg_fpga_0/vid_active
/cg_fpga_0/vid_data
/cg_fpga_0/vid_hblank
/cg_fpga_0/vid_hsync
/cg_fpga_0/vid_io_in_clk
/cg_fpga_0/vid_vblank
/cg_fpga_0/vid_vsync

VHDL Output written to : D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_xbar_0 to use current project options
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_axi_vdma_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_cg_axi_intc_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_cg_axi_uartlite_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_cg_fpga_axi_gpio_i1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_cg_fpga_axi_gpio_i2_0 to use current project options
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_cg_fpga_axi_gpio_o1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_cg_fpga_axi_gpio_o2_0 to use current project options
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_processing_system7_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_xbar_1 to use current project options
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_rst_ps7_0_100M_0 to use current project options
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_util_vector_logic_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_v_vid_in_axi4s_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_xlconcat_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_xlconcat_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_xlconcat_2_0 to use current project options
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_xlconcat_3_0 to use current project options
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_xlconstant_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_xlconstant_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_xlconstant_2_0 to use current project options
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_xlslice_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_xlslice_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_xlslice_2_0 to use current project options
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_auto_pc_0 to use current project options
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_auto_pc_1 to use current project options
INFO: [BD 41-1029] Generation completed for the IP Integrator block cg_fpga_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_0 .
Exporting to file D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Dec 14 14:54:23 2025] Launched design_1_cg_fpga_0_0_synth_1, design_1_top_0_0_synth_1...
Run output will be captured here:
design_1_cg_fpga_0_0_synth_1: D:/TJU/tju-digital-design/lab02/UART.runs/design_1_cg_fpga_0_0_synth_1/runme.log
design_1_top_0_0_synth_1: D:/TJU/tju-digital-design/lab02/UART.runs/design_1_top_0_0_synth_1/runme.log
[Sun Dec 14 14:54:23 2025] Launched synth_1...
Run output will be captured here: D:/TJU/tju-digital-design/lab02/UART.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:35 ; elapsed = 00:00:47 . Memory (MB): peak = 1235.609 ; gain = 245.082
launch_runs impl_1 -jobs 12
[Sun Dec 14 14:58:25 2025] Launched impl_1...
Run output will be captured here: D:/TJU/tju-digital-design/lab02/UART.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Dec 14 15:01:03 2025] Launched impl_1...
Run output will be captured here: D:/TJU/tju-digital-design/lab02/UART.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 14 15:21:34 2025...
