// Seed: 2819901841
module module_0 (
    input  tri1 id_0,
    input  tri1 id_1,
    output wor  id_2,
    output wand id_3
    , id_5
);
  wire id_6, id_7;
  assign module_2.id_6 = 0;
endmodule
module module_0 (
    input  uwire id_0,
    output wire  id_1,
    input  wor   id_2,
    input  uwire id_3,
    output logic id_4
    , id_6
);
  assign id_6[module_1] = id_2;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.id_2 = 0;
  always @(-1'h0 or posedge -1) begin : LABEL_0
    id_4 = 1;
  end
endmodule
module module_2 #(
    parameter id_2 = 32'd98
) (
    input tri0 id_0,
    output tri id_1,
    output supply1 _id_2
);
  logic [id_2 : -1] id_4;
  logic id_5;
  always @(1'b0) begin : LABEL_0
    if (1) begin : LABEL_1
      disable id_6;
    end
  end
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_1
  );
endmodule
