 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -max_paths 1
        -transition_time
        -capacitance
Design : fifo1_sram
Version: Q-2019.12-SP3
Date   : Tue Mar 15 17:19:45 2022
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: Inactive.

  Startpoint: fifomem/genblk1_2__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[0] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                          Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock rclk (rise edge)                                            0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  fifomem/genblk1_2__U/CE2 (SRAM2RW128x8)                 0.10      0.00       0.10 r
  fifomem/genblk1_2__U/O2[0] (SRAM2RW128x8)     1.67      0.04      0.10       0.20 f
  fifomem/U63/A (NBUFFX8_RVT)                             0.04      0.00 *     0.20 f
  fifomem/U63/Y (NBUFFX8_RVT)                  32.49      0.05      0.07       0.28 f
  fifomem/U90/A1 (AND4X1_RVT)                             0.05      0.01 *     0.28 f
  fifomem/U90/Y (AND4X1_RVT)                    6.85      0.09      0.13       0.42 f
  fifomem/U99/A1 (AND3X1_RVT)                             0.09      0.00 *     0.42 f
  fifomem/U99/Y (AND3X1_RVT)                    1.47      0.04      0.09       0.51 f
  fifomem/U77/A (NBUFFX8_RVT)                             0.04      0.00 *     0.51 f
  fifomem/U77/Y (NBUFFX8_RVT)                  32.20      0.05      0.07       0.58 f
  fifomem/rdata[0] (fifomem_DATASIZE8_ADDRSIZE10)                   0.00       0.58 f
  io_l_rdata_0_/DIN (D8I1025_NS)                          0.05      0.01 *     0.59 f
  io_l_rdata_0_/PADIO (D8I1025_NS) <-        1433.81      0.89      1.39       1.98 f
  rdata[0] (out)                                          0.89      0.00 *     1.98 f
  data arrival time                                                            1.98

  clock rclk (rise edge)                                            1.22       1.22
  clock network delay (ideal)                                       0.10       1.32
  clock uncertainty                                                -0.07       1.25
  output external delay                                             0.50       1.75
  data required time                                                           1.75
  ------------------------------------------------------------------------------------
  data required time                                                           1.75
  data arrival time                                                           -1.98
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.23


1
