# Tiny Tapeout project information
project:
  title:        "Asynchronous FIFO Design"
  author:       "Krishna"
  discord:      "krishnashreed_57610"
  description:  "A parameterized asynchronous FIFO implemented in Verilog"
  language:     "Verilog"
  clock_hz:     100000000
  tiles:        "1x1"
  top_module:   "tt_um_fifo"
  source_files:
    - "tt_um_16.v"
    - "clock_div.v"
    - "fifo_memory.v"
    - "rptr_empty.v"
    - "two_ff_sync.v"
    - "wptr_full.v"

pinout:
  # Inputs (ui[0] to ui[7])
  ui[0]: "wdata[0]"
  ui[1]: "wdata[1]"
  ui[2]: "wdata[2]"
  ui[3]: "wdata[3]"
  ui[4]: "wdata[4]"
  ui[5]: "wdata[5]"
  ui[6]: "wdata[6]"
  ui[7]: "wdata[7]"

  # Outputs (uo[0] to uo[7])
  uo[0]: "rdata[0]"
  uo[1]: "rdata[1]"
  uo[2]: "rdata[2]"
  uo[3]: "rdata[3]"
  uo[4]: "rdata[4]"
  uo[5]: "rdata[5]"
  uo[6]: "rdata[6]"
  uo[7]: "rdata[7]"

  # Bidirectional pins (uio[0] to uio[7])
  uio[0]: "rempty"
  uio[1]: "wfull"
  uio[2]: "unused"
  uio[3]: "rrst_n"
  uio[4]: "wrst_n"
  uio[5]: "unused"
  uio[6]: "rinc"
  uio[7]: "winc"

# Do not change!
yaml_version: 6
