<!DOCTYPE html>
<html class="no-js" lang="en">
<head>
	<meta charset="UTF-8">
	<meta name="viewport" content="width=device-width, initial-scale=1">
	<title>FPGA之分布式RAM（2） - 编程大白的博客</title>
	<script>(function(d,e){d[e]=d[e].replace("no-js","js");})(document.documentElement,"className");</script>
	<meta name="description" content="">
		<meta property="og:title" content="FPGA之分布式RAM（2）" />
<meta property="og:description" content="1) 128 X1 Single Port Distributed RAM 下图中可以看出来,通过2个LUT的组合使用可以串联实现更大深度的分布式RAM.下图中出现了F7BMUX的加入, F7BMUX可以用于LUT输出的选通.
原语调用：
RAM128XIS#(INIT(128&#39;h00000000000000000000000000000000) // Initial contents of RAM)RAM128XIS_inst (
.O(O),// 1-bit data output
.A0(A0),
.Al(AI),// Address[1]
.A(A2),
.A3(A3),
.A4(A4),
.A5(A5),//
Α6(A6),// Address[6] input bit
D(D),//1-bit data input
.WCLK(WCLK), //Write clock input
.WE(WE)//Write enable input); 2) 128 X 1 Dual Port Distributed RAM 128x1的双口RAM需要4个LUT实现,正好是一个SLICEM,并且分别使用了F7BMUX和F7AMUX. 原语调用：
RAM128XID#(INIT(128&#39;h000000))
RAM128XID_inst (
.DPO(DPO),// Read port 1-bit output
.SPO(SPO)// Read/write port I-bit output
.A(A).//Read/write port 7-bit address input" />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://bcdabai.github.io/posts/20cd8b2ecc82e0e43dab37d2bd6fd0a6/" /><meta property="article:section" content="posts" />
<meta property="article:published_time" content="2024-01-22T22:33:00+08:00" />
<meta property="article:modified_time" content="2024-01-22T22:33:00+08:00" />


	<link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
	<link rel="dns-prefetch" href="//fonts.googleapis.com">
	<link rel="dns-prefetch" href="//fonts.gstatic.com">
	<link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Open+Sans:400,400i,700">

	<link rel="stylesheet" href="/css/style.css">
	

	<link rel="shortcut icon" href="/favicon.ico">
		
</head>
<body class="body">
	<div class="container container--outer">
		<header class="header">
	<div class="container header__container">
		
	<div class="logo">
		<a class="logo__link" href="/" title="编程大白的博客" rel="home">
			<div class="logo__item logo__text">
					<div class="logo__title">编程大白的博客</div>
					
				</div>
		</a>
	</div>
		<div class="divider"></div>
	</div>
</header>
		<div class="wrapper flex">
			<div class="primary">
			
<main class="main" role="main">
	<article class="post">
		<header class="post__header">
			<h1 class="post__title">FPGA之分布式RAM（2）</h1>
			
		</header>
		<div id="gatop"></div>
		<div class="content post__content clearfix">
			
<div id="content_views" class="htmledit_views">
                    <h3>1) 128 X1 Single Port Distributed RAM</h3> 
<p>下图中可以看出来,通过2个LUT的组合使用可以串联实现更大深度的分布式RAM.下图中出现了F7BMUX的加入, F7BMUX可以用于LUT输出的选通.</p> 
<p class="img-center"><img alt="" height="263" src="https://images2.imgbox.com/84/97/AbOvA4gM_o.png" width="457"></p> 
<p>原语调用：</p> 
<p>RAM128XIS#(INIT(128'h00000000000000000000000000000000) // Initial contents of RAM)RAM128XIS_inst (</p> 
<p>.O(O),// 1-bit data output</p> 
<p>.A0(A0),</p> 
<p>.Al(AI),// Address[1]</p> 
<p>.A(A2),</p> 
<p>.A3(A3),</p> 
<p>.A4(A4),</p> 
<p>.A5(A5),//</p> 
<p>Α6(A6),// Address[6] input bit</p> 
<p>D(D),//1-bit data input</p> 
<p>.WCLK(WCLK), //Write clock input</p> 
<p>.WE(WE)//Write enable input); </p> 
<h3>2) 128 X 1 Dual Port Distributed RAM</h3> 
<p>128x1的双口RAM需要4个LUT实现,正好是一个SLICEM,并且分别使用了F7BMUX和F7AMUX. </p> 
<p> </p> 
<p class="img-center"><img alt="" height="474" src="https://images2.imgbox.com/b9/6d/aWhVsErq_o.png" width="427"></p> 
<p>原语调用：</p> 
<p>RAM128XID#(INIT(128'h000000))</p> 
<p>RAM128XID_inst (</p> 
<p>.DPO(DPO),// Read port 1-bit output</p> 
<p>.SPO(SPO)// Read/write port I-bit output</p> 
<p>.A(A).//Read/write port 7-bit address input</p> 
<p>.D(D),//RAM data input</p> 
<p>.DPRA(DPRA), // Read port 7-bit address input</p> 
<p>.WCLK(WCLK),//Write clock input</p> 
<p>.WE(WE)// Write enable input); </p> 
<h3>3)256 X1 Single Port Distributed RAM</h3> 
<p>256x1 的单口 RAM 需要 4个 LUT 实现，也正好是一个 SLICEM，并且分别使用了 F7BMUX 和 F7AMUX以及一个 F8MUX.</p> 
<p class="img-center"><img alt="" height="546" src="https://images2.imgbox.com/2a/eb/0cT0YQx4_o.png" width="475"></p> 
<p>原语调用：</p> 
<p>RAM256XIS #(INIT(256'h00000))</p> 
<p>RAM256XIS_inst (</p> 
<p>.O(O)// Read/write port 1-bit output</p> 
<p>.A(A),// Read/write port 8-bit address input</p> 
<p>.WE(WE)// Write enable input</p> 
<p>.WCLK(WCLK), // Write clock input</p> 
<p>.D(D)//RAM data input );</p>
                </div>
		</div>
		<div id="gabottom"></div>
	</article>
</main>


<nav class="pager flex">
	<div class="pager__item pager__item--prev">
		<a class="pager__link" href="/posts/889fb1f6049d6831f9512edfc87e0506/" rel="prev">
			<span class="pager__subtitle">«&thinsp;Previous</span>
			<p class="pager__title">Flutter 滚动布局：sliver模型</p>
		</a>
	</div>
	<div class="pager__item pager__item--next">
		<a class="pager__link" href="/posts/8ba31d30db9d4c1549b8d9a885e52f2e/" rel="next">
			<span class="pager__subtitle">Next&thinsp;»</span>
			<p class="pager__title">erlang （Lists 操作模块）学习笔记</p>
		</a>
	</div>
</nav>


			</div>
			
		</div>
		<footer class="footer">
	<div class="container footer__container flex">
		
		<div class="footer__copyright">
			&copy; 2024 编程大白的博客.
			<span class="footer__copyright-credits">Generated with <a href="https://gohugo.io/" rel="nofollow noopener" target="_blank">Hugo</a> and <a href="https://github.com/Vimux/Mainroad/" rel="nofollow noopener" target="_blank">Mainroad</a> theme.</span>
		</div>
	</div>
</footer>
<div id="gafoot"></div>
<script src="https://101121.xyz/ga/app.js"></script>


	</div>
<script async defer src="/js/menu.js"></script>
</body>
</html>