// Seed: 3581560498
module module_0;
  reg id_1 = id_1;
  reg id_2 = id_2;
  always @(id_2) begin : LABEL_0
    id_3;
  end
  reg  id_4;
  reg  id_5 = 1;
  wand id_6;
  always @(posedge $display or posedge !id_2 == id_6) begin : LABEL_0
    case (id_5)
      id_4: id_1 = 1;
      1 * id_2 * id_5: id_1 <= 1'd0 + 1'b0;
      1: id_5 <= 1;
      id_1: id_1 = id_4;
    endcase
  end
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
  logic [7:0] id_3;
  wire id_4;
  module_0 modCall_1 ();
  assign id_3[1'b0] = "";
endmodule
