Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Dec 10 02:12:27 2019
| Host         : DESKTOP-2IB9KP7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.888        0.000                      0                86841        0.015        0.000                      0                86841        8.750        0.000                       0                 33596  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.888        0.000                      0                86745        0.015        0.000                      0                86745        8.750        0.000                       0                 33596  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              16.426        0.000                      0                   96        0.623        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.888ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.888ns  (required time - arrival time)
  Source:                 design_1_i/HLS2x4_3_0/inst/ap_CS_fsm_reg[564]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.146ns  (logic 4.485ns (26.158%)  route 12.661ns (73.842%))
  Logic Levels:           18  (CARRY4=6 LUT2=2 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 22.762 - 20.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       1.721     3.015    design_1_i/HLS2x4_3_0/inst/ap_clk
    SLICE_X86Y23         FDRE                                         r  design_1_i/HLS2x4_3_0/inst/ap_CS_fsm_reg[564]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y23         FDRE (Prop_fdre_C_Q)         0.518     3.533 f  design_1_i/HLS2x4_3_0/inst/ap_CS_fsm_reg[564]/Q
                         net (fo=7, routed)           0.948     4.481    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/Q[555]
    SLICE_X83Y26         LUT4 (Prop_lut4_I1_O)        0.124     4.605 f  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/tmp_3_reg_404[7]_i_95/O
                         net (fo=1, routed)           1.068     5.672    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/tmp_3_reg_404[7]_i_95_n_2
    SLICE_X87Y15         LUT4 (Prop_lut4_I2_O)        0.124     5.796 f  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/tmp_3_reg_404[7]_i_48/O
                         net (fo=6, routed)           0.666     6.462    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/grp_data_transfer_f_fu_770_c141_out
    SLICE_X88Y15         LUT2 (Prop_lut2_I1_O)        0.152     6.614 f  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_427/O
                         net (fo=1, routed)           0.565     7.179    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_427_n_2
    SLICE_X85Y15         LUT6 (Prop_lut6_I5_O)        0.332     7.511 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_349/O
                         net (fo=1, routed)           1.186     8.696    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_349_n_2
    SLICE_X93Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.820 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_246/O
                         net (fo=1, routed)           0.753     9.573    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_246_n_2
    SLICE_X98Y12         LUT6 (Prop_lut6_I3_O)        0.124     9.697 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_137/O
                         net (fo=1, routed)           1.232    10.929    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_137_n_2
    SLICE_X76Y10         LUT6 (Prop_lut6_I3_O)        0.124    11.053 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_59/O
                         net (fo=1, routed)           0.824    11.878    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_59_n_2
    SLICE_X57Y10         LUT6 (Prop_lut6_I3_O)        0.124    12.002 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_24/O
                         net (fo=1, routed)           0.430    12.432    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_24_n_2
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    12.556 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_17/O
                         net (fo=20, routed)          0.780    13.336    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_i_fu_930/ap_CS_fsm_reg[3846]_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.460 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_i_fu_930/tmp_3_reg_404[9]_i_9/O
                         net (fo=17, routed)          0.527    13.987    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_i_fu_930/DI[0]
    SLICE_X54Y10         LUT5 (Prop_lut5_I4_O)        0.124    14.111 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_i_fu_930/bound7_fu_375_p2__0_i_33/O
                         net (fo=2, routed)           0.563    14.674    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/DI[1]
    SLICE_X52Y10         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.072 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_19/CO[3]
                         net (fo=15, routed)          1.303    16.375    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/p_0_in_15
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.528    16.903 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.903    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_3_n_2
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.017 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.017    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_17_n_2
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.239 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_15/O[0]
                         net (fo=4, routed)           0.778    18.017    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_15_n_9
    SLICE_X37Y7          LUT2 (Prop_lut2_I1_O)        0.299    18.316 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_6/O
                         net (fo=1, routed)           0.000    18.316    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_6_n_2
    SLICE_X37Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.866 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.866    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_1_n_2
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    19.122 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_5/O[2]
                         net (fo=39, routed)          1.039    20.161    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound_fu_329_p2[31]
    DSP48_X2Y4           DSP48E1                                      r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       1.583    22.762    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/ap_clk
    DSP48_X2Y4           DSP48E1                                      r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2/CLK
                         clock pessimism              0.129    22.891    
                         clock uncertainty           -0.302    22.589    
    DSP48_X2Y4           DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.540    22.049    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2
  -------------------------------------------------------------------
                         required time                         22.049    
                         arrival time                         -20.161    
  -------------------------------------------------------------------
                         slack                                  1.888    

Slack (MET) :             1.968ns  (required time - arrival time)
  Source:                 design_1_i/HLS2x4_3_0/inst/ap_CS_fsm_reg[564]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_reg_576_reg__0/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.063ns  (logic 4.691ns (27.492%)  route 12.372ns (72.508%))
  Logic Levels:           19  (CARRY4=7 LUT2=2 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 22.760 - 20.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       1.721     3.015    design_1_i/HLS2x4_3_0/inst/ap_clk
    SLICE_X86Y23         FDRE                                         r  design_1_i/HLS2x4_3_0/inst/ap_CS_fsm_reg[564]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y23         FDRE (Prop_fdre_C_Q)         0.518     3.533 f  design_1_i/HLS2x4_3_0/inst/ap_CS_fsm_reg[564]/Q
                         net (fo=7, routed)           0.948     4.481    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/Q[555]
    SLICE_X83Y26         LUT4 (Prop_lut4_I1_O)        0.124     4.605 f  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/tmp_3_reg_404[7]_i_95/O
                         net (fo=1, routed)           1.068     5.672    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/tmp_3_reg_404[7]_i_95_n_2
    SLICE_X87Y15         LUT4 (Prop_lut4_I2_O)        0.124     5.796 f  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/tmp_3_reg_404[7]_i_48/O
                         net (fo=6, routed)           0.666     6.462    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/grp_data_transfer_f_fu_770_c141_out
    SLICE_X88Y15         LUT2 (Prop_lut2_I1_O)        0.152     6.614 f  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_427/O
                         net (fo=1, routed)           0.565     7.179    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_427_n_2
    SLICE_X85Y15         LUT6 (Prop_lut6_I5_O)        0.332     7.511 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_349/O
                         net (fo=1, routed)           1.186     8.696    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_349_n_2
    SLICE_X93Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.820 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_246/O
                         net (fo=1, routed)           0.753     9.573    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_246_n_2
    SLICE_X98Y12         LUT6 (Prop_lut6_I3_O)        0.124     9.697 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_137/O
                         net (fo=1, routed)           1.232    10.929    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_137_n_2
    SLICE_X76Y10         LUT6 (Prop_lut6_I3_O)        0.124    11.053 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_59/O
                         net (fo=1, routed)           0.824    11.878    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_59_n_2
    SLICE_X57Y10         LUT6 (Prop_lut6_I3_O)        0.124    12.002 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_24/O
                         net (fo=1, routed)           0.430    12.432    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_24_n_2
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    12.556 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_17/O
                         net (fo=20, routed)          0.780    13.336    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_i_fu_930/ap_CS_fsm_reg[3846]_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.460 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_i_fu_930/tmp_3_reg_404[9]_i_9/O
                         net (fo=17, routed)          0.527    13.987    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_i_fu_930/DI[0]
    SLICE_X54Y10         LUT5 (Prop_lut5_I4_O)        0.124    14.111 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_i_fu_930/bound7_fu_375_p2__0_i_33/O
                         net (fo=2, routed)           0.563    14.674    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/DI[1]
    SLICE_X52Y10         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.072 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_19/CO[3]
                         net (fo=15, routed)          1.303    16.375    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/p_0_in_15
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.528    16.903 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.903    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_3_n_2
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.017 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.017    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_17_n_2
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.239 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_15/O[0]
                         net (fo=4, routed)           0.778    18.017    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_15_n_9
    SLICE_X37Y7          LUT2 (Prop_lut2_I1_O)        0.299    18.316 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_6/O
                         net (fo=1, routed)           0.000    18.316    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_6_n_2
    SLICE_X37Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.866 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.866    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_1_n_2
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.980 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.980    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_5_n_2
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    19.328 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_4/O[1]
                         net (fo=3, routed)           0.750    20.078    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound_fu_329_p2[35]
    DSP48_X2Y5           DSP48E1                                      r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_reg_576_reg__0/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       1.581    22.760    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/ap_clk
    DSP48_X2Y5           DSP48E1                                      r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_reg_576_reg__0/CLK
                         clock pessimism              0.129    22.889    
                         clock uncertainty           -0.302    22.587    
    DSP48_X2Y5           DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -0.541    22.046    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_reg_576_reg__0
  -------------------------------------------------------------------
                         required time                         22.046    
                         arrival time                         -20.078    
  -------------------------------------------------------------------
                         slack                                  1.968    

Slack (MET) :             2.006ns  (required time - arrival time)
  Source:                 design_1_i/HLS2x4_3_0/inst/ap_CS_fsm_reg[564]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_reg_576_reg__0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.029ns  (logic 4.578ns (26.884%)  route 12.451ns (73.116%))
  Logic Levels:           19  (CARRY4=7 LUT2=2 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 22.760 - 20.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       1.721     3.015    design_1_i/HLS2x4_3_0/inst/ap_clk
    SLICE_X86Y23         FDRE                                         r  design_1_i/HLS2x4_3_0/inst/ap_CS_fsm_reg[564]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y23         FDRE (Prop_fdre_C_Q)         0.518     3.533 f  design_1_i/HLS2x4_3_0/inst/ap_CS_fsm_reg[564]/Q
                         net (fo=7, routed)           0.948     4.481    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/Q[555]
    SLICE_X83Y26         LUT4 (Prop_lut4_I1_O)        0.124     4.605 f  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/tmp_3_reg_404[7]_i_95/O
                         net (fo=1, routed)           1.068     5.672    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/tmp_3_reg_404[7]_i_95_n_2
    SLICE_X87Y15         LUT4 (Prop_lut4_I2_O)        0.124     5.796 f  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/tmp_3_reg_404[7]_i_48/O
                         net (fo=6, routed)           0.666     6.462    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/grp_data_transfer_f_fu_770_c141_out
    SLICE_X88Y15         LUT2 (Prop_lut2_I1_O)        0.152     6.614 f  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_427/O
                         net (fo=1, routed)           0.565     7.179    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_427_n_2
    SLICE_X85Y15         LUT6 (Prop_lut6_I5_O)        0.332     7.511 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_349/O
                         net (fo=1, routed)           1.186     8.696    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_349_n_2
    SLICE_X93Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.820 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_246/O
                         net (fo=1, routed)           0.753     9.573    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_246_n_2
    SLICE_X98Y12         LUT6 (Prop_lut6_I3_O)        0.124     9.697 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_137/O
                         net (fo=1, routed)           1.232    10.929    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_137_n_2
    SLICE_X76Y10         LUT6 (Prop_lut6_I3_O)        0.124    11.053 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_59/O
                         net (fo=1, routed)           0.824    11.878    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_59_n_2
    SLICE_X57Y10         LUT6 (Prop_lut6_I3_O)        0.124    12.002 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_24/O
                         net (fo=1, routed)           0.430    12.432    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_24_n_2
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    12.556 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_17/O
                         net (fo=20, routed)          0.780    13.336    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_i_fu_930/ap_CS_fsm_reg[3846]_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.460 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_i_fu_930/tmp_3_reg_404[9]_i_9/O
                         net (fo=17, routed)          0.527    13.987    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_i_fu_930/DI[0]
    SLICE_X54Y10         LUT5 (Prop_lut5_I4_O)        0.124    14.111 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_i_fu_930/bound7_fu_375_p2__0_i_33/O
                         net (fo=2, routed)           0.563    14.674    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/DI[1]
    SLICE_X52Y10         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.072 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_19/CO[3]
                         net (fo=15, routed)          1.303    16.375    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/p_0_in_15
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.528    16.903 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.903    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_3_n_2
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.017 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.017    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_17_n_2
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.239 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_15/O[0]
                         net (fo=4, routed)           0.778    18.017    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_15_n_9
    SLICE_X37Y7          LUT2 (Prop_lut2_I1_O)        0.299    18.316 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_6/O
                         net (fo=1, routed)           0.000    18.316    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_6_n_2
    SLICE_X37Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.866 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.866    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_1_n_2
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.980 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.980    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_5_n_2
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    19.215 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_4/O[0]
                         net (fo=5, routed)           0.829    20.044    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound_fu_329_p2[34]
    DSP48_X2Y5           DSP48E1                                      r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_reg_576_reg__0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       1.581    22.760    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/ap_clk
    DSP48_X2Y5           DSP48E1                                      r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_reg_576_reg__0/CLK
                         clock pessimism              0.129    22.889    
                         clock uncertainty           -0.302    22.587    
    DSP48_X2Y5           DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.537    22.050    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_reg_576_reg__0
  -------------------------------------------------------------------
                         required time                         22.050    
                         arrival time                         -20.044    
  -------------------------------------------------------------------
                         slack                                  2.006    

Slack (MET) :             2.037ns  (required time - arrival time)
  Source:                 design_1_i/HLS2x4_3_0/inst/ap_CS_fsm_reg[564]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_reg_576_reg__0/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.991ns  (logic 4.558ns (26.826%)  route 12.433ns (73.174%))
  Logic Levels:           18  (CARRY4=6 LUT2=2 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 22.760 - 20.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       1.721     3.015    design_1_i/HLS2x4_3_0/inst/ap_clk
    SLICE_X86Y23         FDRE                                         r  design_1_i/HLS2x4_3_0/inst/ap_CS_fsm_reg[564]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y23         FDRE (Prop_fdre_C_Q)         0.518     3.533 f  design_1_i/HLS2x4_3_0/inst/ap_CS_fsm_reg[564]/Q
                         net (fo=7, routed)           0.948     4.481    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/Q[555]
    SLICE_X83Y26         LUT4 (Prop_lut4_I1_O)        0.124     4.605 f  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/tmp_3_reg_404[7]_i_95/O
                         net (fo=1, routed)           1.068     5.672    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/tmp_3_reg_404[7]_i_95_n_2
    SLICE_X87Y15         LUT4 (Prop_lut4_I2_O)        0.124     5.796 f  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/tmp_3_reg_404[7]_i_48/O
                         net (fo=6, routed)           0.666     6.462    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/grp_data_transfer_f_fu_770_c141_out
    SLICE_X88Y15         LUT2 (Prop_lut2_I1_O)        0.152     6.614 f  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_427/O
                         net (fo=1, routed)           0.565     7.179    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_427_n_2
    SLICE_X85Y15         LUT6 (Prop_lut6_I5_O)        0.332     7.511 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_349/O
                         net (fo=1, routed)           1.186     8.696    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_349_n_2
    SLICE_X93Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.820 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_246/O
                         net (fo=1, routed)           0.753     9.573    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_246_n_2
    SLICE_X98Y12         LUT6 (Prop_lut6_I3_O)        0.124     9.697 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_137/O
                         net (fo=1, routed)           1.232    10.929    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_137_n_2
    SLICE_X76Y10         LUT6 (Prop_lut6_I3_O)        0.124    11.053 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_59/O
                         net (fo=1, routed)           0.824    11.878    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_59_n_2
    SLICE_X57Y10         LUT6 (Prop_lut6_I3_O)        0.124    12.002 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_24/O
                         net (fo=1, routed)           0.430    12.432    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_24_n_2
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    12.556 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_17/O
                         net (fo=20, routed)          0.780    13.336    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_i_fu_930/ap_CS_fsm_reg[3846]_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.460 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_i_fu_930/tmp_3_reg_404[9]_i_9/O
                         net (fo=17, routed)          0.527    13.987    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_i_fu_930/DI[0]
    SLICE_X54Y10         LUT5 (Prop_lut5_I4_O)        0.124    14.111 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_i_fu_930/bound7_fu_375_p2__0_i_33/O
                         net (fo=2, routed)           0.563    14.674    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/DI[1]
    SLICE_X52Y10         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.072 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_19/CO[3]
                         net (fo=15, routed)          1.303    16.375    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/p_0_in_15
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.528    16.903 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.903    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_3_n_2
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.017 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.017    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_17_n_2
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.239 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_15/O[0]
                         net (fo=4, routed)           0.778    18.017    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_15_n_9
    SLICE_X37Y7          LUT2 (Prop_lut2_I1_O)        0.299    18.316 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_6/O
                         net (fo=1, routed)           0.000    18.316    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_6_n_2
    SLICE_X37Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.866 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.866    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_1_n_2
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    19.195 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_5/O[3]
                         net (fo=3, routed)           0.811    20.006    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound_fu_329_p2[32]
    DSP48_X2Y5           DSP48E1                                      r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_reg_576_reg__0/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       1.581    22.760    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/ap_clk
    DSP48_X2Y5           DSP48E1                                      r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_reg_576_reg__0/CLK
                         clock pessimism              0.129    22.889    
                         clock uncertainty           -0.302    22.587    
    DSP48_X2Y5           DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.544    22.043    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_reg_576_reg__0
  -------------------------------------------------------------------
                         required time                         22.043    
                         arrival time                         -20.006    
  -------------------------------------------------------------------
                         slack                                  2.037    

Slack (MET) :             2.041ns  (required time - arrival time)
  Source:                 design_1_i/HLS2x4_3_0/inst/ap_CS_fsm_reg[564]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_reg_576_reg__0/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.991ns  (logic 4.485ns (26.396%)  route 12.506ns (73.604%))
  Logic Levels:           18  (CARRY4=6 LUT2=2 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 22.760 - 20.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       1.721     3.015    design_1_i/HLS2x4_3_0/inst/ap_clk
    SLICE_X86Y23         FDRE                                         r  design_1_i/HLS2x4_3_0/inst/ap_CS_fsm_reg[564]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y23         FDRE (Prop_fdre_C_Q)         0.518     3.533 f  design_1_i/HLS2x4_3_0/inst/ap_CS_fsm_reg[564]/Q
                         net (fo=7, routed)           0.948     4.481    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/Q[555]
    SLICE_X83Y26         LUT4 (Prop_lut4_I1_O)        0.124     4.605 f  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/tmp_3_reg_404[7]_i_95/O
                         net (fo=1, routed)           1.068     5.672    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/tmp_3_reg_404[7]_i_95_n_2
    SLICE_X87Y15         LUT4 (Prop_lut4_I2_O)        0.124     5.796 f  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/tmp_3_reg_404[7]_i_48/O
                         net (fo=6, routed)           0.666     6.462    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/grp_data_transfer_f_fu_770_c141_out
    SLICE_X88Y15         LUT2 (Prop_lut2_I1_O)        0.152     6.614 f  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_427/O
                         net (fo=1, routed)           0.565     7.179    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_427_n_2
    SLICE_X85Y15         LUT6 (Prop_lut6_I5_O)        0.332     7.511 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_349/O
                         net (fo=1, routed)           1.186     8.696    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_349_n_2
    SLICE_X93Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.820 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_246/O
                         net (fo=1, routed)           0.753     9.573    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_246_n_2
    SLICE_X98Y12         LUT6 (Prop_lut6_I3_O)        0.124     9.697 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_137/O
                         net (fo=1, routed)           1.232    10.929    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_137_n_2
    SLICE_X76Y10         LUT6 (Prop_lut6_I3_O)        0.124    11.053 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_59/O
                         net (fo=1, routed)           0.824    11.878    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_59_n_2
    SLICE_X57Y10         LUT6 (Prop_lut6_I3_O)        0.124    12.002 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_24/O
                         net (fo=1, routed)           0.430    12.432    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_24_n_2
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    12.556 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_17/O
                         net (fo=20, routed)          0.780    13.336    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_i_fu_930/ap_CS_fsm_reg[3846]_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.460 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_i_fu_930/tmp_3_reg_404[9]_i_9/O
                         net (fo=17, routed)          0.527    13.987    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_i_fu_930/DI[0]
    SLICE_X54Y10         LUT5 (Prop_lut5_I4_O)        0.124    14.111 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_i_fu_930/bound7_fu_375_p2__0_i_33/O
                         net (fo=2, routed)           0.563    14.674    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/DI[1]
    SLICE_X52Y10         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.072 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_19/CO[3]
                         net (fo=15, routed)          1.303    16.375    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/p_0_in_15
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.528    16.903 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.903    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_3_n_2
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.017 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.017    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_17_n_2
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.239 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_15/O[0]
                         net (fo=4, routed)           0.778    18.017    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_15_n_9
    SLICE_X37Y7          LUT2 (Prop_lut2_I1_O)        0.299    18.316 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_6/O
                         net (fo=1, routed)           0.000    18.316    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_6_n_2
    SLICE_X37Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.866 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.866    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_1_n_2
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    19.122 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_5/O[2]
                         net (fo=39, routed)          0.884    20.006    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound_fu_329_p2[31]
    DSP48_X2Y5           DSP48E1                                      r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_reg_576_reg__0/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       1.581    22.760    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/ap_clk
    DSP48_X2Y5           DSP48E1                                      r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_reg_576_reg__0/CLK
                         clock pessimism              0.129    22.889    
                         clock uncertainty           -0.302    22.587    
    DSP48_X2Y5           DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.540    22.047    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_reg_576_reg__0
  -------------------------------------------------------------------
                         required time                         22.047    
                         arrival time                         -20.006    
  -------------------------------------------------------------------
                         slack                                  2.041    

Slack (MET) :             2.043ns  (required time - arrival time)
  Source:                 design_1_i/HLS2x4_3_0/inst/ap_CS_fsm_reg[564]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.991ns  (logic 4.485ns (26.396%)  route 12.506ns (73.604%))
  Logic Levels:           18  (CARRY4=6 LUT2=2 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 22.762 - 20.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       1.721     3.015    design_1_i/HLS2x4_3_0/inst/ap_clk
    SLICE_X86Y23         FDRE                                         r  design_1_i/HLS2x4_3_0/inst/ap_CS_fsm_reg[564]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y23         FDRE (Prop_fdre_C_Q)         0.518     3.533 f  design_1_i/HLS2x4_3_0/inst/ap_CS_fsm_reg[564]/Q
                         net (fo=7, routed)           0.948     4.481    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/Q[555]
    SLICE_X83Y26         LUT4 (Prop_lut4_I1_O)        0.124     4.605 f  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/tmp_3_reg_404[7]_i_95/O
                         net (fo=1, routed)           1.068     5.672    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/tmp_3_reg_404[7]_i_95_n_2
    SLICE_X87Y15         LUT4 (Prop_lut4_I2_O)        0.124     5.796 f  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/tmp_3_reg_404[7]_i_48/O
                         net (fo=6, routed)           0.666     6.462    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/grp_data_transfer_f_fu_770_c141_out
    SLICE_X88Y15         LUT2 (Prop_lut2_I1_O)        0.152     6.614 f  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_427/O
                         net (fo=1, routed)           0.565     7.179    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_427_n_2
    SLICE_X85Y15         LUT6 (Prop_lut6_I5_O)        0.332     7.511 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_349/O
                         net (fo=1, routed)           1.186     8.696    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_349_n_2
    SLICE_X93Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.820 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_246/O
                         net (fo=1, routed)           0.753     9.573    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_246_n_2
    SLICE_X98Y12         LUT6 (Prop_lut6_I3_O)        0.124     9.697 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_137/O
                         net (fo=1, routed)           1.232    10.929    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_137_n_2
    SLICE_X76Y10         LUT6 (Prop_lut6_I3_O)        0.124    11.053 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_59/O
                         net (fo=1, routed)           0.824    11.878    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_59_n_2
    SLICE_X57Y10         LUT6 (Prop_lut6_I3_O)        0.124    12.002 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_24/O
                         net (fo=1, routed)           0.430    12.432    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_24_n_2
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    12.556 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_17/O
                         net (fo=20, routed)          0.780    13.336    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_i_fu_930/ap_CS_fsm_reg[3846]_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.460 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_i_fu_930/tmp_3_reg_404[9]_i_9/O
                         net (fo=17, routed)          0.527    13.987    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_i_fu_930/DI[0]
    SLICE_X54Y10         LUT5 (Prop_lut5_I4_O)        0.124    14.111 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_i_fu_930/bound7_fu_375_p2__0_i_33/O
                         net (fo=2, routed)           0.563    14.674    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/DI[1]
    SLICE_X52Y10         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.072 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_19/CO[3]
                         net (fo=15, routed)          1.303    16.375    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/p_0_in_15
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.528    16.903 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.903    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_3_n_2
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.017 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.017    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_17_n_2
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.239 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_15/O[0]
                         net (fo=4, routed)           0.778    18.017    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_15_n_9
    SLICE_X37Y7          LUT2 (Prop_lut2_I1_O)        0.299    18.316 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_6/O
                         net (fo=1, routed)           0.000    18.316    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_6_n_2
    SLICE_X37Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.866 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.866    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_1_n_2
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    19.122 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_5/O[2]
                         net (fo=39, routed)          0.884    20.006    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound_fu_329_p2[31]
    DSP48_X2Y4           DSP48E1                                      r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       1.583    22.762    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/ap_clk
    DSP48_X2Y4           DSP48E1                                      r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2/CLK
                         clock pessimism              0.129    22.891    
                         clock uncertainty           -0.302    22.589    
    DSP48_X2Y4           DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.540    22.049    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2
  -------------------------------------------------------------------
                         required time                         22.049    
                         arrival time                         -20.006    
  -------------------------------------------------------------------
                         slack                                  2.043    

Slack (MET) :             2.044ns  (required time - arrival time)
  Source:                 design_1_i/HLS2x4_3_0/inst/ap_CS_fsm_reg[564]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.990ns  (logic 4.485ns (26.398%)  route 12.505ns (73.602%))
  Logic Levels:           18  (CARRY4=6 LUT2=2 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 22.762 - 20.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       1.721     3.015    design_1_i/HLS2x4_3_0/inst/ap_clk
    SLICE_X86Y23         FDRE                                         r  design_1_i/HLS2x4_3_0/inst/ap_CS_fsm_reg[564]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y23         FDRE (Prop_fdre_C_Q)         0.518     3.533 f  design_1_i/HLS2x4_3_0/inst/ap_CS_fsm_reg[564]/Q
                         net (fo=7, routed)           0.948     4.481    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/Q[555]
    SLICE_X83Y26         LUT4 (Prop_lut4_I1_O)        0.124     4.605 f  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/tmp_3_reg_404[7]_i_95/O
                         net (fo=1, routed)           1.068     5.672    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/tmp_3_reg_404[7]_i_95_n_2
    SLICE_X87Y15         LUT4 (Prop_lut4_I2_O)        0.124     5.796 f  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/tmp_3_reg_404[7]_i_48/O
                         net (fo=6, routed)           0.666     6.462    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/grp_data_transfer_f_fu_770_c141_out
    SLICE_X88Y15         LUT2 (Prop_lut2_I1_O)        0.152     6.614 f  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_427/O
                         net (fo=1, routed)           0.565     7.179    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_427_n_2
    SLICE_X85Y15         LUT6 (Prop_lut6_I5_O)        0.332     7.511 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_349/O
                         net (fo=1, routed)           1.186     8.696    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_349_n_2
    SLICE_X93Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.820 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_246/O
                         net (fo=1, routed)           0.753     9.573    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_246_n_2
    SLICE_X98Y12         LUT6 (Prop_lut6_I3_O)        0.124     9.697 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_137/O
                         net (fo=1, routed)           1.232    10.929    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_137_n_2
    SLICE_X76Y10         LUT6 (Prop_lut6_I3_O)        0.124    11.053 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_59/O
                         net (fo=1, routed)           0.824    11.878    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_59_n_2
    SLICE_X57Y10         LUT6 (Prop_lut6_I3_O)        0.124    12.002 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_24/O
                         net (fo=1, routed)           0.430    12.432    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_24_n_2
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    12.556 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_17/O
                         net (fo=20, routed)          0.780    13.336    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_i_fu_930/ap_CS_fsm_reg[3846]_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.460 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_i_fu_930/tmp_3_reg_404[9]_i_9/O
                         net (fo=17, routed)          0.527    13.987    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_i_fu_930/DI[0]
    SLICE_X54Y10         LUT5 (Prop_lut5_I4_O)        0.124    14.111 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_i_fu_930/bound7_fu_375_p2__0_i_33/O
                         net (fo=2, routed)           0.563    14.674    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/DI[1]
    SLICE_X52Y10         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.072 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_19/CO[3]
                         net (fo=15, routed)          1.303    16.375    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/p_0_in_15
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.528    16.903 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.903    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_3_n_2
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.017 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.017    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_17_n_2
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.239 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_15/O[0]
                         net (fo=4, routed)           0.778    18.017    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_15_n_9
    SLICE_X37Y7          LUT2 (Prop_lut2_I1_O)        0.299    18.316 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_6/O
                         net (fo=1, routed)           0.000    18.316    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_6_n_2
    SLICE_X37Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.866 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.866    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_1_n_2
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    19.122 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_5/O[2]
                         net (fo=39, routed)          0.883    20.005    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound_fu_329_p2[31]
    DSP48_X2Y4           DSP48E1                                      r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       1.583    22.762    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/ap_clk
    DSP48_X2Y4           DSP48E1                                      r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2/CLK
                         clock pessimism              0.129    22.891    
                         clock uncertainty           -0.302    22.589    
    DSP48_X2Y4           DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -0.540    22.049    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2
  -------------------------------------------------------------------
                         required time                         22.049    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                  2.044    

Slack (MET) :             2.048ns  (required time - arrival time)
  Source:                 design_1_i/HLS2x4_3_0/inst/ap_CS_fsm_reg[564]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_reg_576_reg__0/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.984ns  (logic 4.485ns (26.407%)  route 12.499ns (73.593%))
  Logic Levels:           18  (CARRY4=6 LUT2=2 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 22.760 - 20.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       1.721     3.015    design_1_i/HLS2x4_3_0/inst/ap_clk
    SLICE_X86Y23         FDRE                                         r  design_1_i/HLS2x4_3_0/inst/ap_CS_fsm_reg[564]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y23         FDRE (Prop_fdre_C_Q)         0.518     3.533 f  design_1_i/HLS2x4_3_0/inst/ap_CS_fsm_reg[564]/Q
                         net (fo=7, routed)           0.948     4.481    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/Q[555]
    SLICE_X83Y26         LUT4 (Prop_lut4_I1_O)        0.124     4.605 f  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/tmp_3_reg_404[7]_i_95/O
                         net (fo=1, routed)           1.068     5.672    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/tmp_3_reg_404[7]_i_95_n_2
    SLICE_X87Y15         LUT4 (Prop_lut4_I2_O)        0.124     5.796 f  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/tmp_3_reg_404[7]_i_48/O
                         net (fo=6, routed)           0.666     6.462    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/grp_data_transfer_f_fu_770_c141_out
    SLICE_X88Y15         LUT2 (Prop_lut2_I1_O)        0.152     6.614 f  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_427/O
                         net (fo=1, routed)           0.565     7.179    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_427_n_2
    SLICE_X85Y15         LUT6 (Prop_lut6_I5_O)        0.332     7.511 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_349/O
                         net (fo=1, routed)           1.186     8.696    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_349_n_2
    SLICE_X93Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.820 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_246/O
                         net (fo=1, routed)           0.753     9.573    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_246_n_2
    SLICE_X98Y12         LUT6 (Prop_lut6_I3_O)        0.124     9.697 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_137/O
                         net (fo=1, routed)           1.232    10.929    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_137_n_2
    SLICE_X76Y10         LUT6 (Prop_lut6_I3_O)        0.124    11.053 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_59/O
                         net (fo=1, routed)           0.824    11.878    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_59_n_2
    SLICE_X57Y10         LUT6 (Prop_lut6_I3_O)        0.124    12.002 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_24/O
                         net (fo=1, routed)           0.430    12.432    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_24_n_2
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    12.556 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_17/O
                         net (fo=20, routed)          0.780    13.336    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_i_fu_930/ap_CS_fsm_reg[3846]_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.460 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_i_fu_930/tmp_3_reg_404[9]_i_9/O
                         net (fo=17, routed)          0.527    13.987    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_i_fu_930/DI[0]
    SLICE_X54Y10         LUT5 (Prop_lut5_I4_O)        0.124    14.111 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_i_fu_930/bound7_fu_375_p2__0_i_33/O
                         net (fo=2, routed)           0.563    14.674    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/DI[1]
    SLICE_X52Y10         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.072 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_19/CO[3]
                         net (fo=15, routed)          1.303    16.375    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/p_0_in_15
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.528    16.903 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.903    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_3_n_2
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.017 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.017    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_17_n_2
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.239 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_15/O[0]
                         net (fo=4, routed)           0.778    18.017    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_15_n_9
    SLICE_X37Y7          LUT2 (Prop_lut2_I1_O)        0.299    18.316 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_6/O
                         net (fo=1, routed)           0.000    18.316    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_6_n_2
    SLICE_X37Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.866 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.866    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_1_n_2
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    19.122 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_5/O[2]
                         net (fo=39, routed)          0.877    19.999    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound_fu_329_p2[31]
    DSP48_X2Y5           DSP48E1                                      r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_reg_576_reg__0/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       1.581    22.760    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/ap_clk
    DSP48_X2Y5           DSP48E1                                      r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_reg_576_reg__0/CLK
                         clock pessimism              0.129    22.889    
                         clock uncertainty           -0.302    22.587    
    DSP48_X2Y5           DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -0.540    22.047    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_reg_576_reg__0
  -------------------------------------------------------------------
                         required time                         22.047    
                         arrival time                         -19.999    
  -------------------------------------------------------------------
                         slack                                  2.048    

Slack (MET) :             2.049ns  (required time - arrival time)
  Source:                 design_1_i/HLS2x4_3_0/inst/ap_CS_fsm_reg[564]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_reg_576_reg__0/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.983ns  (logic 4.485ns (26.409%)  route 12.498ns (73.591%))
  Logic Levels:           18  (CARRY4=6 LUT2=2 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 22.760 - 20.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       1.721     3.015    design_1_i/HLS2x4_3_0/inst/ap_clk
    SLICE_X86Y23         FDRE                                         r  design_1_i/HLS2x4_3_0/inst/ap_CS_fsm_reg[564]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y23         FDRE (Prop_fdre_C_Q)         0.518     3.533 f  design_1_i/HLS2x4_3_0/inst/ap_CS_fsm_reg[564]/Q
                         net (fo=7, routed)           0.948     4.481    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/Q[555]
    SLICE_X83Y26         LUT4 (Prop_lut4_I1_O)        0.124     4.605 f  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/tmp_3_reg_404[7]_i_95/O
                         net (fo=1, routed)           1.068     5.672    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/tmp_3_reg_404[7]_i_95_n_2
    SLICE_X87Y15         LUT4 (Prop_lut4_I2_O)        0.124     5.796 f  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/tmp_3_reg_404[7]_i_48/O
                         net (fo=6, routed)           0.666     6.462    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/grp_data_transfer_f_fu_770_c141_out
    SLICE_X88Y15         LUT2 (Prop_lut2_I1_O)        0.152     6.614 f  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_427/O
                         net (fo=1, routed)           0.565     7.179    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_427_n_2
    SLICE_X85Y15         LUT6 (Prop_lut6_I5_O)        0.332     7.511 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_349/O
                         net (fo=1, routed)           1.186     8.696    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_349_n_2
    SLICE_X93Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.820 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_246/O
                         net (fo=1, routed)           0.753     9.573    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_246_n_2
    SLICE_X98Y12         LUT6 (Prop_lut6_I3_O)        0.124     9.697 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_137/O
                         net (fo=1, routed)           1.232    10.929    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_137_n_2
    SLICE_X76Y10         LUT6 (Prop_lut6_I3_O)        0.124    11.053 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_59/O
                         net (fo=1, routed)           0.824    11.878    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_59_n_2
    SLICE_X57Y10         LUT6 (Prop_lut6_I3_O)        0.124    12.002 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_24/O
                         net (fo=1, routed)           0.430    12.432    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_24_n_2
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    12.556 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_17/O
                         net (fo=20, routed)          0.780    13.336    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_i_fu_930/ap_CS_fsm_reg[3846]_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.460 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_i_fu_930/tmp_3_reg_404[9]_i_9/O
                         net (fo=17, routed)          0.527    13.987    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_i_fu_930/DI[0]
    SLICE_X54Y10         LUT5 (Prop_lut5_I4_O)        0.124    14.111 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_i_fu_930/bound7_fu_375_p2__0_i_33/O
                         net (fo=2, routed)           0.563    14.674    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/DI[1]
    SLICE_X52Y10         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.072 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_19/CO[3]
                         net (fo=15, routed)          1.303    16.375    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/p_0_in_15
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.528    16.903 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.903    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_3_n_2
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.017 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.017    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_17_n_2
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.239 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_15/O[0]
                         net (fo=4, routed)           0.778    18.017    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_15_n_9
    SLICE_X37Y7          LUT2 (Prop_lut2_I1_O)        0.299    18.316 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_6/O
                         net (fo=1, routed)           0.000    18.316    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_6_n_2
    SLICE_X37Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.866 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.866    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_1_n_2
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    19.122 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_5/O[2]
                         net (fo=39, routed)          0.876    19.998    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound_fu_329_p2[31]
    DSP48_X2Y5           DSP48E1                                      r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_reg_576_reg__0/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       1.581    22.760    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/ap_clk
    DSP48_X2Y5           DSP48E1                                      r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_reg_576_reg__0/CLK
                         clock pessimism              0.129    22.889    
                         clock uncertainty           -0.302    22.587    
    DSP48_X2Y5           DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -0.540    22.047    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_reg_576_reg__0
  -------------------------------------------------------------------
                         required time                         22.047    
                         arrival time                         -19.998    
  -------------------------------------------------------------------
                         slack                                  2.049    

Slack (MET) :             2.050ns  (required time - arrival time)
  Source:                 design_1_i/HLS2x4_3_0/inst/ap_CS_fsm_reg[564]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.984ns  (logic 4.485ns (26.407%)  route 12.499ns (73.593%))
  Logic Levels:           18  (CARRY4=6 LUT2=2 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 22.762 - 20.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       1.721     3.015    design_1_i/HLS2x4_3_0/inst/ap_clk
    SLICE_X86Y23         FDRE                                         r  design_1_i/HLS2x4_3_0/inst/ap_CS_fsm_reg[564]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y23         FDRE (Prop_fdre_C_Q)         0.518     3.533 f  design_1_i/HLS2x4_3_0/inst/ap_CS_fsm_reg[564]/Q
                         net (fo=7, routed)           0.948     4.481    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/Q[555]
    SLICE_X83Y26         LUT4 (Prop_lut4_I1_O)        0.124     4.605 f  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/tmp_3_reg_404[7]_i_95/O
                         net (fo=1, routed)           1.068     5.672    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/tmp_3_reg_404[7]_i_95_n_2
    SLICE_X87Y15         LUT4 (Prop_lut4_I2_O)        0.124     5.796 f  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/tmp_3_reg_404[7]_i_48/O
                         net (fo=6, routed)           0.666     6.462    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/grp_data_transfer_f_fu_770_c141_out
    SLICE_X88Y15         LUT2 (Prop_lut2_I1_O)        0.152     6.614 f  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_427/O
                         net (fo=1, routed)           0.565     7.179    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_427_n_2
    SLICE_X85Y15         LUT6 (Prop_lut6_I5_O)        0.332     7.511 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_349/O
                         net (fo=1, routed)           1.186     8.696    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_349_n_2
    SLICE_X93Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.820 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_246/O
                         net (fo=1, routed)           0.753     9.573    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_246_n_2
    SLICE_X98Y12         LUT6 (Prop_lut6_I3_O)        0.124     9.697 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_137/O
                         net (fo=1, routed)           1.232    10.929    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_137_n_2
    SLICE_X76Y10         LUT6 (Prop_lut6_I3_O)        0.124    11.053 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_59/O
                         net (fo=1, routed)           0.824    11.878    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_59_n_2
    SLICE_X57Y10         LUT6 (Prop_lut6_I3_O)        0.124    12.002 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_24/O
                         net (fo=1, routed)           0.430    12.432    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_24_n_2
    SLICE_X55Y11         LUT6 (Prop_lut6_I3_O)        0.124    12.556 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_17/O
                         net (fo=20, routed)          0.780    13.336    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_i_fu_930/ap_CS_fsm_reg[3846]_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.460 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_i_fu_930/tmp_3_reg_404[9]_i_9/O
                         net (fo=17, routed)          0.527    13.987    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_i_fu_930/DI[0]
    SLICE_X54Y10         LUT5 (Prop_lut5_I4_O)        0.124    14.111 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_i_fu_930/bound7_fu_375_p2__0_i_33/O
                         net (fo=2, routed)           0.563    14.674    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/DI[1]
    SLICE_X52Y10         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    15.072 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_19/CO[3]
                         net (fo=15, routed)          1.303    16.375    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/p_0_in_15
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.528    16.903 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.903    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_3_n_2
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.017 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.017    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_17_n_2
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.239 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_15/O[0]
                         net (fo=4, routed)           0.778    18.017    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_15_n_9
    SLICE_X37Y7          LUT2 (Prop_lut2_I1_O)        0.299    18.316 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_6/O
                         net (fo=1, routed)           0.000    18.316    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_6_n_2
    SLICE_X37Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.866 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.866    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2__0_i_1_n_2
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    19.122 r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2_i_5/O[2]
                         net (fo=39, routed)          0.877    19.999    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound_fu_329_p2[31]
    DSP48_X2Y4           DSP48E1                                      r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       1.583    22.762    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/ap_clk
    DSP48_X2Y4           DSP48E1                                      r  design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2/CLK
                         clock pessimism              0.129    22.891    
                         clock uncertainty           -0.302    22.589    
    DSP48_X2Y4           DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -0.540    22.049    design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_fu_375_p2
  -------------------------------------------------------------------
                         required time                         22.049    
                         arrival time                         -19.999    
  -------------------------------------------------------------------
                         slack                                  2.050    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_7/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_dma_7/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.687%)  route 0.206ns (59.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       0.556     0.892    design_1_i/axi_dma_7/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X48Y99         FDRE                                         r  design_1_i/axi_dma_7/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_dma_7/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[9]/Q
                         net (fo=1, routed)           0.206     1.238    design_1_i/axi_dma_7/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr[9]
    SLICE_X52Y99         FDRE                                         r  design_1_i/axi_dma_7/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       0.821     1.187    design_1_i/axi_dma_7/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X52Y99         FDRE                                         r  design_1_i/axi_dma_7/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[9]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X52Y99         FDRE (Hold_fdre_C_D)         0.071     1.223    design_1_i/axi_dma_7/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_7/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_dma_7/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.523%)  route 0.207ns (59.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       0.556     0.892    design_1_i/axi_dma_7/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X48Y99         FDRE                                         r  design_1_i/axi_dma_7/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_dma_7/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[7]/Q
                         net (fo=1, routed)           0.207     1.240    design_1_i/axi_dma_7/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr[7]
    SLICE_X52Y99         FDRE                                         r  design_1_i/axi_dma_7/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       0.821     1.187    design_1_i/axi_dma_7/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X52Y99         FDRE                                         r  design_1_i/axi_dma_7/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[7]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X52Y99         FDRE (Hold_fdre_C_D)         0.072     1.224    design_1_i/axi_dma_7/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_11/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_dma_11/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.488%)  route 0.191ns (57.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       0.540     0.876    design_1_i/axi_dma_11/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X53Y73         FDRE                                         r  design_1_i/axi_dma_11/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDRE (Prop_fdre_C_Q)         0.141     1.017 r  design_1_i/axi_dma_11/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[11]/Q
                         net (fo=1, routed)           0.191     1.207    design_1_i/axi_dma_11/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[11]
    SLICE_X49Y71         FDRE                                         r  design_1_i/axi_dma_11/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       0.812     1.178    design_1_i/axi_dma_11/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X49Y71         FDRE                                         r  design_1_i/axi_dma_11/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[11]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X49Y71         FDRE (Hold_fdre_C_D)         0.047     1.190    design_1_i/axi_dma_11/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.212ns (50.006%)  route 0.212ns (49.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       0.609     0.945    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/out
    SLICE_X98Y50         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y50         FDRE (Prop_fdre_C_Q)         0.164     1.109 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[62]/Q
                         net (fo=1, routed)           0.212     1.321    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg_n_0_[62]
    SLICE_X98Y49         LUT3 (Prop_lut3_I2_O)        0.048     1.369 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i[62]_i_1/O
                         net (fo=1, routed)           0.000     1.369    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer[62]
    SLICE_X98Y49         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       0.884     1.250    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/out
    SLICE_X98Y49         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[62]/C
                         clock pessimism             -0.030     1.220    
    SLICE_X98Y49         FDRE (Hold_fdre_C_D)         0.131     1.351    design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_6/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_dma_6/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.500%)  route 0.216ns (60.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       0.557     0.893    design_1_i/axi_dma_6/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X47Y97         FDRE                                         r  design_1_i/axi_dma_6/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axi_dma_6/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[8]/Q
                         net (fo=1, routed)           0.216     1.250    design_1_i/axi_dma_6/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr[8]
    SLICE_X53Y97         FDRE                                         r  design_1_i/axi_dma_6/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       0.821     1.187    design_1_i/axi_dma_6/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X53Y97         FDRE                                         r  design_1_i/axi_dma_6/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[8]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X53Y97         FDRE (Hold_fdre_C_D)         0.075     1.227    design_1_i/axi_dma_6/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_dma_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_sequential_sig_psm_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.218%)  route 0.199ns (48.782%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       0.584     0.920    design_1_i/axi_dma_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X58Y49         FDRE                                         r  design_1_i/axi_dma_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.164     1.084 f  design_1_i/axi_dma_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h_reg/Q
                         net (fo=4, routed)           0.199     1.283    design_1_i/axi_dma_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h
    SLICE_X58Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.328 r  design_1_i/axi_dma_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_sequential_sig_psm_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.328    design_1_i/axi_dma_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_sequential_sig_psm_state[2]_i_1_n_0
    SLICE_X58Y50         FDRE                                         r  design_1_i/axi_dma_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_sequential_sig_psm_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       0.848     1.214    design_1_i/axi_dma_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X58Y50         FDRE                                         r  design_1_i/axi_dma_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_sequential_sig_psm_state_reg[2]/C
                         clock pessimism             -0.030     1.184    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.120     1.304    design_1_i/axi_dma_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_sequential_sig_psm_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_6/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_dma_6/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.838%)  route 0.222ns (61.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       0.557     0.893    design_1_i/axi_dma_6/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X47Y97         FDRE                                         r  design_1_i/axi_dma_6/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axi_dma_6/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[9]/Q
                         net (fo=1, routed)           0.222     1.256    design_1_i/axi_dma_6/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr[9]
    SLICE_X53Y97         FDRE                                         r  design_1_i/axi_dma_6/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       0.821     1.187    design_1_i/axi_dma_6/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X53Y97         FDRE                                         r  design_1_i/axi_dma_6/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[9]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X53Y97         FDRE (Hold_fdre_C_D)         0.071     1.223    design_1_i/axi_dma_6/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.458%)  route 0.213ns (56.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       0.552     0.888    design_1_i/axi_dma_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/m_axi_s2mm_aclk
    SLICE_X50Y53         FDRE                                         r  design_1_i/axi_dma_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y53         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/axi_dma_5/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[25]/Q
                         net (fo=1, routed)           0.213     1.265    design_1_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/D[25]
    SLICE_X47Y56         FDRE                                         r  design_1_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       0.824     1.190    design_1_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/out
    SLICE_X47Y56         FDRE                                         r  design_1_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[25]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X47Y56         FDRE (Hold_fdre_C_D)         0.075     1.230    design_1_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_10/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_dma_10/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.991%)  route 0.230ns (62.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       0.555     0.891    design_1_i/axi_dma_10/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X49Y93         FDRE                                         r  design_1_i/axi_dma_10/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/axi_dma_10/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[9]/Q
                         net (fo=1, routed)           0.230     1.262    design_1_i/axi_dma_10/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr[9]
    SLICE_X52Y96         FDRE                                         r  design_1_i/axi_dma_10/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       0.820     1.186    design_1_i/axi_dma_10/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X52Y96         FDRE                                         r  design_1_i/axi_dma_10/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[9]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.075     1.226    design_1_i/axi_dma_10/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_6/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_dma_6/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.317%)  route 0.227ns (61.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       0.557     0.893    design_1_i/axi_dma_6/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X47Y97         FDRE                                         r  design_1_i/axi_dma_6/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axi_dma_6/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[7]/Q
                         net (fo=1, routed)           0.227     1.261    design_1_i/axi_dma_6/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr[7]
    SLICE_X53Y97         FDRE                                         r  design_1_i/axi_dma_6/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       0.821     1.187    design_1_i/axi_dma_6/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X53Y97         FDRE                                         r  design_1_i/axi_dma_6/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[7]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X53Y97         FDRE (Hold_fdre_C_D)         0.072     1.224    design_1_i/axi_dma_6/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X2Y53    design_1_i/HLS2x4_2_0/inst/grp_data_transfer_f_fu_708/bound7_reg_562_reg__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X1Y3     design_1_i/HLS2x4_4_0/inst/grp_data_transfer_f_fu_674/bound7_reg_576_reg__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X2Y51    design_1_i/HLS2x4_2_0/inst/grp_data_transfer_f_fu_708/bound7_reg_562_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X3Y44    design_1_i/HLS2x4_5_0/inst/grp_data_transfer_f_fu_706/bound7_reg_576_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X3Y41    design_1_i/HLS2x4_5_0/inst/grp_data_transfer_f_fu_706/bound7_reg_576_reg__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X2Y5     design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_reg_576_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X2Y3     design_1_i/HLS2x4_3_0/inst/grp_data_transfer_f_fu_770/bound7_reg_576_reg__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X0Y3     design_1_i/HLS2x4_4_0/inst/grp_data_transfer_f_fu_674/bound7_reg_576_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         20.000      16.313     DSP48_X2Y42    design_1_i/HLS2x4_2_0/inst/grp_computation_fu_690/tmp5_reg_1025_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         20.000      16.313     DSP48_X4Y12    design_1_i/HLS2x4_3_0/inst/grp_computation_fu_1070/tmp2_reg_1007_reg/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X50Y102  design_1_i/HLS2x4_2_0/inst/W_BRAM2_2_1_U/HLS2x4_2_W_BRAM_0_0_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X50Y102  design_1_i/HLS2x4_2_0/inst/W_BRAM2_2_1_U/HLS2x4_2_W_BRAM_0_0_ram_U/ram_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X50Y102  design_1_i/HLS2x4_2_0/inst/W_BRAM2_2_1_U/HLS2x4_2_W_BRAM_0_0_ram_U/ram_reg_0_15_0_0__11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X50Y102  design_1_i/HLS2x4_2_0/inst/W_BRAM2_2_1_U/HLS2x4_2_W_BRAM_0_0_ram_U/ram_reg_0_15_0_0__13/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X30Y108  design_1_i/HLS2x4_2_0/inst/W_BRAM_2_0_U/HLS2x4_2_W_BRAM_0_0_ram_U/ram_reg_0_15_0_0__16/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X30Y108  design_1_i/HLS2x4_2_0/inst/W_BRAM_2_0_U/HLS2x4_2_W_BRAM_0_0_ram_U/ram_reg_0_15_0_0__18/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X30Y108  design_1_i/HLS2x4_2_0/inst/W_BRAM_2_0_U/HLS2x4_2_W_BRAM_0_0_ram_U/ram_reg_0_15_0_0__2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X30Y108  design_1_i/HLS2x4_2_0/inst/W_BRAM_2_0_U/HLS2x4_2_W_BRAM_0_0_ram_U/ram_reg_0_15_0_0__20/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X30Y107  design_1_i/HLS2x4_2_0/inst/W_BRAM_2_0_U/HLS2x4_2_W_BRAM_0_0_ram_U/ram_reg_0_15_0_0__3/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X30Y107  design_1_i/HLS2x4_2_0/inst/W_BRAM_2_0_U/HLS2x4_2_W_BRAM_0_0_ram_U/ram_reg_0_15_0_0__5/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X42Y112  design_1_i/HLS2x4_2_0/inst/W_BRAM2_1_1_U/HLS2x4_2_W_BRAM_0_0_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X42Y113  design_1_i/HLS2x4_2_0/inst/W_BRAM2_1_1_U/HLS2x4_2_W_BRAM_0_0_ram_U/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X42Y112  design_1_i/HLS2x4_2_0/inst/W_BRAM2_1_1_U/HLS2x4_2_W_BRAM_0_0_ram_U/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X42Y113  design_1_i/HLS2x4_2_0/inst/W_BRAM2_1_1_U/HLS2x4_2_W_BRAM_0_0_ram_U/ram_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X42Y112  design_1_i/HLS2x4_2_0/inst/W_BRAM2_1_1_U/HLS2x4_2_W_BRAM_0_0_ram_U/ram_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X42Y113  design_1_i/HLS2x4_2_0/inst/W_BRAM2_1_1_U/HLS2x4_2_W_BRAM_0_0_ram_U/ram_reg_0_15_0_0__12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X42Y112  design_1_i/HLS2x4_2_0/inst/W_BRAM2_1_1_U/HLS2x4_2_W_BRAM_0_0_ram_U/ram_reg_0_15_0_0__13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X42Y113  design_1_i/HLS2x4_2_0/inst/W_BRAM2_1_1_U/HLS2x4_2_W_BRAM_0_0_ram_U/ram_reg_0_15_0_0__14/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X46Y113  design_1_i/HLS2x4_2_0/inst/W_BRAM2_1_1_U/HLS2x4_2_W_BRAM_0_0_ram_U/ram_reg_0_15_0_0__15/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X46Y112  design_1_i/HLS2x4_2_0/inst/W_BRAM2_1_1_U/HLS2x4_2_W_BRAM_0_0_ram_U/ram_reg_0_15_0_0__16/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       16.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.623ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.426ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.843ns  (logic 0.718ns (25.253%)  route 2.125ns (74.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 22.840 - 20.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       1.838     3.132    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y46          FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDPE (Prop_fdpe_C_Q)         0.419     3.551 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.888     4.439    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y46          LUT3 (Prop_lut3_I2_O)        0.299     4.738 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.237     5.975    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X3Y48          FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       1.660    22.840    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y48          FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.269    23.108    
                         clock uncertainty           -0.302    22.806    
    SLICE_X3Y48          FDCE (Recov_fdce_C_CLR)     -0.405    22.401    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         22.401    
                         arrival time                          -5.975    
  -------------------------------------------------------------------
                         slack                                 16.426    

Slack (MET) :             16.426ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.843ns  (logic 0.718ns (25.253%)  route 2.125ns (74.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 22.840 - 20.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       1.838     3.132    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y46          FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDPE (Prop_fdpe_C_Q)         0.419     3.551 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.888     4.439    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y46          LUT3 (Prop_lut3_I2_O)        0.299     4.738 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.237     5.975    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X3Y48          FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       1.660    22.840    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y48          FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.269    23.108    
                         clock uncertainty           -0.302    22.806    
    SLICE_X3Y48          FDCE (Recov_fdce_C_CLR)     -0.405    22.401    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         22.401    
                         arrival time                          -5.975    
  -------------------------------------------------------------------
                         slack                                 16.426    

Slack (MET) :             16.426ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.843ns  (logic 0.718ns (25.253%)  route 2.125ns (74.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 22.840 - 20.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       1.838     3.132    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y46          FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDPE (Prop_fdpe_C_Q)         0.419     3.551 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.888     4.439    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y46          LUT3 (Prop_lut3_I2_O)        0.299     4.738 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.237     5.975    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X3Y48          FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       1.660    22.840    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y48          FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.269    23.108    
                         clock uncertainty           -0.302    22.806    
    SLICE_X3Y48          FDCE (Recov_fdce_C_CLR)     -0.405    22.401    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         22.401    
                         arrival time                          -5.975    
  -------------------------------------------------------------------
                         slack                                 16.426    

Slack (MET) :             16.426ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.843ns  (logic 0.718ns (25.253%)  route 2.125ns (74.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 22.840 - 20.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       1.838     3.132    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y46          FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDPE (Prop_fdpe_C_Q)         0.419     3.551 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.888     4.439    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y46          LUT3 (Prop_lut3_I2_O)        0.299     4.738 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.237     5.975    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X3Y48          FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       1.660    22.840    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y48          FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.269    23.108    
                         clock uncertainty           -0.302    22.806    
    SLICE_X3Y48          FDCE (Recov_fdce_C_CLR)     -0.405    22.401    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         22.401    
                         arrival time                          -5.975    
  -------------------------------------------------------------------
                         slack                                 16.426    

Slack (MET) :             16.426ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.843ns  (logic 0.718ns (25.253%)  route 2.125ns (74.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 22.840 - 20.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       1.838     3.132    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y46          FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDPE (Prop_fdpe_C_Q)         0.419     3.551 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.888     4.439    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y46          LUT3 (Prop_lut3_I2_O)        0.299     4.738 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.237     5.975    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X3Y48          FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       1.660    22.840    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y48          FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.269    23.108    
                         clock uncertainty           -0.302    22.806    
    SLICE_X3Y48          FDCE (Recov_fdce_C_CLR)     -0.405    22.401    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         22.401    
                         arrival time                          -5.975    
  -------------------------------------------------------------------
                         slack                                 16.426    

Slack (MET) :             16.426ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.843ns  (logic 0.718ns (25.253%)  route 2.125ns (74.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 22.840 - 20.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       1.838     3.132    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y46          FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDPE (Prop_fdpe_C_Q)         0.419     3.551 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.888     4.439    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y46          LUT3 (Prop_lut3_I2_O)        0.299     4.738 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.237     5.975    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X3Y48          FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       1.660    22.840    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y48          FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.269    23.108    
                         clock uncertainty           -0.302    22.806    
    SLICE_X3Y48          FDCE (Recov_fdce_C_CLR)     -0.405    22.401    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         22.401    
                         arrival time                          -5.975    
  -------------------------------------------------------------------
                         slack                                 16.426    

Slack (MET) :             16.470ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.843ns  (logic 0.718ns (25.253%)  route 2.125ns (74.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 22.840 - 20.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       1.838     3.132    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y46          FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDPE (Prop_fdpe_C_Q)         0.419     3.551 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.888     4.439    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y46          LUT3 (Prop_lut3_I2_O)        0.299     4.738 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.237     5.975    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AS[0]
    SLICE_X2Y48          FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       1.660    22.840    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X2Y48          FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.269    23.108    
                         clock uncertainty           -0.302    22.806    
    SLICE_X2Y48          FDCE (Recov_fdce_C_CLR)     -0.361    22.445    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         22.445    
                         arrival time                          -5.975    
  -------------------------------------------------------------------
                         slack                                 16.470    

Slack (MET) :             16.512ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.843ns  (logic 0.718ns (25.253%)  route 2.125ns (74.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 22.840 - 20.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       1.838     3.132    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y46          FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDPE (Prop_fdpe_C_Q)         0.419     3.551 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.888     4.439    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y46          LUT3 (Prop_lut3_I2_O)        0.299     4.738 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.237     5.975    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X2Y48          FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       1.660    22.840    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y48          FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.269    23.108    
                         clock uncertainty           -0.302    22.806    
    SLICE_X2Y48          FDCE (Recov_fdce_C_CLR)     -0.319    22.487    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         22.487    
                         arrival time                          -5.975    
  -------------------------------------------------------------------
                         slack                                 16.512    

Slack (MET) :             16.512ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.843ns  (logic 0.718ns (25.253%)  route 2.125ns (74.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 22.840 - 20.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       1.838     3.132    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y46          FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDPE (Prop_fdpe_C_Q)         0.419     3.551 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.888     4.439    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y46          LUT3 (Prop_lut3_I2_O)        0.299     4.738 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.237     5.975    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AS[0]
    SLICE_X2Y48          FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       1.660    22.840    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X2Y48          FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.269    23.108    
                         clock uncertainty           -0.302    22.806    
    SLICE_X2Y48          FDCE (Recov_fdce_C_CLR)     -0.319    22.487    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         22.487    
                         arrival time                          -5.975    
  -------------------------------------------------------------------
                         slack                                 16.512    

Slack (MET) :             16.580ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.718ns (26.662%)  route 1.975ns (73.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 22.838 - 20.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       1.838     3.132    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y46          FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDPE (Prop_fdpe_C_Q)         0.419     3.551 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.888     4.439    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y46          LUT3 (Prop_lut3_I2_O)        0.299     4.738 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.087     5.825    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X4Y48          FDPE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       1.659    22.839    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y48          FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.230    23.068    
                         clock uncertainty           -0.302    22.766    
    SLICE_X4Y48          FDPE (Recov_fdpe_C_PRE)     -0.361    22.405    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         22.405    
                         arrival time                          -5.825    
  -------------------------------------------------------------------
                         slack                                 16.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.209ns (36.479%)  route 0.364ns (63.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       0.625     0.961    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y46          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.164     1.125 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186     1.311    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X2Y46          LUT3 (Prop_lut3_I1_O)        0.045     1.356 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.178     1.533    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X0Y47          FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       0.896     1.262    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y47          FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.284     0.978    
    SLICE_X0Y47          FDCE (Remov_fdce_C_CLR)     -0.067     0.911    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.209ns (36.479%)  route 0.364ns (63.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       0.625     0.961    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y46          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.164     1.125 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186     1.311    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X2Y46          LUT3 (Prop_lut3_I1_O)        0.045     1.356 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.178     1.533    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X0Y47          FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       0.896     1.262    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y47          FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.284     0.978    
    SLICE_X0Y47          FDCE (Remov_fdce_C_CLR)     -0.067     0.911    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.209ns (36.479%)  route 0.364ns (63.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       0.625     0.961    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y46          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.164     1.125 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186     1.311    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X2Y46          LUT3 (Prop_lut3_I1_O)        0.045     1.356 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.178     1.533    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X0Y47          FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       0.896     1.262    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y47          FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.284     0.978    
    SLICE_X0Y47          FDCE (Remov_fdce_C_CLR)     -0.067     0.911    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.209ns (36.479%)  route 0.364ns (63.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       0.625     0.961    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y46          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.164     1.125 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186     1.311    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X2Y46          LUT3 (Prop_lut3_I1_O)        0.045     1.356 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.178     1.533    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X0Y47          FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       0.896     1.262    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y47          FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.284     0.978    
    SLICE_X0Y47          FDCE (Remov_fdce_C_CLR)     -0.067     0.911    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.209ns (36.479%)  route 0.364ns (63.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       0.625     0.961    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y46          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.164     1.125 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186     1.311    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X2Y46          LUT3 (Prop_lut3_I1_O)        0.045     1.356 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.178     1.533    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X0Y47          FDPE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       0.896     1.262    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y47          FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.284     0.978    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.071     0.907    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.209ns (36.479%)  route 0.364ns (63.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       0.625     0.961    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y46          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.164     1.125 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186     1.311    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X2Y46          LUT3 (Prop_lut3_I1_O)        0.045     1.356 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.178     1.533    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X1Y47          FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       0.896     1.262    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y47          FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.284     0.978    
    SLICE_X1Y47          FDCE (Remov_fdce_C_CLR)     -0.092     0.886    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.209ns (36.479%)  route 0.364ns (63.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       0.625     0.961    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y46          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.164     1.125 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186     1.311    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X2Y46          LUT3 (Prop_lut3_I1_O)        0.045     1.356 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.178     1.533    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X1Y47          FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       0.896     1.262    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y47          FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.284     0.978    
    SLICE_X1Y47          FDCE (Remov_fdce_C_CLR)     -0.092     0.886    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.209ns (36.479%)  route 0.364ns (63.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       0.625     0.961    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y46          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.164     1.125 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186     1.311    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X2Y46          LUT3 (Prop_lut3_I1_O)        0.045     1.356 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.178     1.533    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X1Y47          FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       0.896     1.262    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y47          FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.284     0.978    
    SLICE_X1Y47          FDCE (Remov_fdce_C_CLR)     -0.092     0.886    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.209ns (36.479%)  route 0.364ns (63.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       0.625     0.961    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y46          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.164     1.125 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186     1.311    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X2Y46          LUT3 (Prop_lut3_I1_O)        0.045     1.356 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.178     1.533    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X1Y47          FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       0.896     1.262    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y47          FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.284     0.978    
    SLICE_X1Y47          FDCE (Remov_fdce_C_CLR)     -0.092     0.886    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.209ns (36.479%)  route 0.364ns (63.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       0.625     0.961    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y46          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.164     1.125 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186     1.311    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X2Y46          LUT3 (Prop_lut3_I1_O)        0.045     1.356 f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.178     1.533    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X1Y47          FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33609, routed)       0.896     1.262    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y47          FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.284     0.978    
    SLICE_X1Y47          FDCE (Remov_fdce_C_CLR)     -0.092     0.886    design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.648    





