// Seed: 1565379771
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input tri id_2,
    output wor id_3,
    input uwire id_4,
    output uwire id_5,
    output uwire id_6,
    output supply0 id_7,
    input wor id_8,
    input wand id_9,
    output wire id_10
);
  wire id_12;
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    input wire id_2,
    input uwire id_3,
    output wire id_4,
    inout wor id_5,
    output supply1 id_6,
    input wor id_7,
    output supply0 id_8,
    input wand id_9,
    output wire id_10
);
  wire id_12, id_13;
  module_0(
      id_7, id_5, id_1, id_5, id_2, id_8, id_10, id_10, id_3, id_5, id_5
  );
endmodule
