$comment
	File created using the following command:
		vcd file LAB6_Part1.msim.vcd -direction
$end
$date
	Wed Jul 17 18:40:37 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module lab6_part1_vhd_vec_tst $end
$var wire 1 ! A0 $end
$var wire 1 " A1 $end
$var wire 1 # A2 $end
$var wire 1 $ A3 $end
$var wire 1 % B0 $end
$var wire 1 & B1 $end
$var wire 1 ' B2 $end
$var wire 1 ( B3 $end
$var wire 1 ) CIN $end
$var wire 1 * CLK $end
$var wire 1 + COUT $end
$var wire 1 , IN0 $end
$var wire 1 - IN1 $end
$var wire 1 . IN2 $end
$var wire 1 / IN3 $end
$var wire 1 0 IR0 $end
$var wire 1 1 IR1 $end
$var wire 1 2 IRLD $end
$var wire 1 3 MSA0 $end
$var wire 1 4 MSA1 $end
$var wire 1 5 MSB0 $end
$var wire 1 6 MSB1 $end
$var wire 1 7 MSC0 $end
$var wire 1 8 MSC1 $end
$var wire 1 9 MSC2 $end
$var wire 1 : OUT0 $end
$var wire 1 ; OUT1 $end
$var wire 1 < OUT2 $end
$var wire 1 = OUT3 $end
$var wire 1 > RESET $end

$scope module i1 $end
$var wire 1 ? gnd $end
$var wire 1 @ vcc $end
$var wire 1 A unknown $end
$var wire 1 B devoe $end
$var wire 1 C devclrn $end
$var wire 1 D devpor $end
$var wire 1 E ww_devoe $end
$var wire 1 F ww_devclrn $end
$var wire 1 G ww_devpor $end
$var wire 1 H ww_A3 $end
$var wire 1 I ww_MSA1 $end
$var wire 1 J ww_IR1 $end
$var wire 1 K ww_CLK $end
$var wire 1 L ww_IRLD $end
$var wire 1 M ww_IN1 $end
$var wire 1 N ww_IR0 $end
$var wire 1 O ww_IN0 $end
$var wire 1 P ww_MSC2 $end
$var wire 1 Q ww_IN3 $end
$var wire 1 R ww_MSA0 $end
$var wire 1 S ww_RESET $end
$var wire 1 T ww_MSC1 $end
$var wire 1 U ww_IN2 $end
$var wire 1 V ww_MSB1 $end
$var wire 1 W ww_MSC0 $end
$var wire 1 X ww_MSB0 $end
$var wire 1 Y ww_A2 $end
$var wire 1 Z ww_A1 $end
$var wire 1 [ ww_A0 $end
$var wire 1 \ ww_B3 $end
$var wire 1 ] ww_B2 $end
$var wire 1 ^ ww_B1 $end
$var wire 1 _ ww_B0 $end
$var wire 1 ` ww_OUT3 $end
$var wire 1 a ww_OUT2 $end
$var wire 1 b ww_OUT1 $end
$var wire 1 c ww_OUT0 $end
$var wire 1 d ww_COUT $end
$var wire 1 e ww_CIN $end
$var wire 1 f \RESET~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 g \RESET~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 h \RESET~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 i \RESET~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 j \CLK~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 k \CLK~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 l \CLK~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 m \CLK~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 n \CIN~input_o\ $end
$var wire 1 o \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 p \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 q \A3~output_o\ $end
$var wire 1 r \MSA1~output_o\ $end
$var wire 1 s \IR1~output_o\ $end
$var wire 1 t \IRLD~output_o\ $end
$var wire 1 u \IR0~output_o\ $end
$var wire 1 v \MSC2~output_o\ $end
$var wire 1 w \MSA0~output_o\ $end
$var wire 1 x \MSC1~output_o\ $end
$var wire 1 y \MSB1~output_o\ $end
$var wire 1 z \MSC0~output_o\ $end
$var wire 1 { \MSB0~output_o\ $end
$var wire 1 | \A2~output_o\ $end
$var wire 1 } \A1~output_o\ $end
$var wire 1 ~ \A0~output_o\ $end
$var wire 1 !! \B3~output_o\ $end
$var wire 1 "! \B2~output_o\ $end
$var wire 1 #! \B1~output_o\ $end
$var wire 1 $! \B0~output_o\ $end
$var wire 1 %! \OUT3~output_o\ $end
$var wire 1 &! \OUT2~output_o\ $end
$var wire 1 '! \OUT1~output_o\ $end
$var wire 1 (! \OUT0~output_o\ $end
$var wire 1 )! \COUT~output_o\ $end
$var wire 1 *! \CLK~input_o\ $end
$var wire 1 +! \CLK~inputclkctrl_outclk\ $end
$var wire 1 ,! \IN1~input_o\ $end
$var wire 1 -! \inst13|inst1~feeder_combout\ $end
$var wire 1 .! \inst3~0_combout\ $end
$var wire 1 /! \inst3~q\ $end
$var wire 1 0! \inst13|inst1~q\ $end
$var wire 1 1! \inst|MSA1~0_combout\ $end
$var wire 1 2! \IN0~input_o\ $end
$var wire 1 3! \inst12|inst1~feeder_combout\ $end
$var wire 1 4! \inst12|inst1~q\ $end
$var wire 1 5! \inst|MSC1~combout\ $end
$var wire 1 6! \inst|MSB1~combout\ $end
$var wire 1 7! \inst1|inst48|6~0_combout\ $end
$var wire 1 8! \RESET~input_o\ $end
$var wire 1 9! \RESET~inputclkctrl_outclk\ $end
$var wire 1 :! \inst1|inst17~q\ $end
$var wire 1 ;! \inst1|inst36|sub|80~0_combout\ $end
$var wire 1 <! \inst1|inst40|6~0_combout\ $end
$var wire 1 =! \inst1|inst19~q\ $end
$var wire 1 >! \inst1|inst~0_combout\ $end
$var wire 1 ?! \inst1|inst45|sub|81~2_combout\ $end
$var wire 1 @! \inst1|inst7~0_combout\ $end
$var wire 1 A! \inst|MSA0~combout\ $end
$var wire 1 B! \inst1|inst7~q\ $end
$var wire 1 C! \inst1|inst47|6~0_combout\ $end
$var wire 1 D! \inst1|inst18~q\ $end
$var wire 1 E! \inst1|inst36|sub|78~0_combout\ $end
$var wire 1 F! \inst1|inst42|sub|81~2_combout\ $end
$var wire 1 G! \inst1|inst6~0_combout\ $end
$var wire 1 H! \inst1|inst6~q\ $end
$var wire 1 I! \inst1|inst36|sub|105~0_combout\ $end
$var wire 1 J! \inst1|inst39|sub|81~2_combout\ $end
$var wire 1 K! \inst1|inst5~0_combout\ $end
$var wire 1 L! \IN2~input_o\ $end
$var wire 1 M! \inst1|inst5~q\ $end
$var wire 1 N! \inst1|inst50|6~0_combout\ $end
$var wire 1 O! \inst1|inst16~q\ $end
$var wire 1 P! \inst1|inst38|sub|81~4_combout\ $end
$var wire 1 Q! \inst1|inst38|sub|81~5_combout\ $end
$var wire 1 R! \inst1|inst4~0_combout\ $end
$var wire 1 S! \IN3~input_o\ $end
$var wire 1 T! \inst1|inst4~q\ $end
$var wire 1 U! \inst1|inst38|sub|81~6_combout\ $end
$var wire 1 V! \inst1|inst39|sub|81~3_combout\ $end
$var wire 1 W! \inst1|inst42|sub|81~3_combout\ $end
$var wire 1 X! \inst1|inst45|sub|81~3_combout\ $end
$var wire 1 Y! \inst1|inst36|sub|106~0_combout\ $end
$var wire 1 Z! \inst1|inst~1_combout\ $end
$var wire 1 [! \inst|ALT_INV_MSB1~combout\ $end
$var wire 1 \! \inst|ALT_INV_MSC1~combout\ $end
$var wire 1 ]! \inst|ALT_INV_MSA0~combout\ $end
$var wire 1 ^! \ALT_INV_inst3~q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
1,
0-
0.
0/
00
01
12
13
04
05
16
07
08
09
0:
0;
0<
0=
1>
0?
1@
xA
1B
1C
1D
1E
1F
1G
0H
0I
0J
0K
1L
0M
0N
1O
0P
0Q
1R
1S
0T
0U
1V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0n
0o
zp
0q
0r
0s
1t
0u
0v
1w
0x
1y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
1.!
0/!
00!
01!
12!
13!
04!
15!
16!
07!
18!
19!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
1A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
1P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
1^!
1j
1k
1l
0m
1f
1g
1h
1i
$end
#25000
1*
1K
1*!
1m
1+!
1/!
14!
0^!
1u
0.!
0A!
0t
1]!
1N
0w
0L
10
0R
02
03
#50000
0*
1/
1.
1-
0,
0K
1Q
1U
1M
0O
02!
1,!
1L!
1S!
0*!
0m
1-!
03!
0+!
#75000
1*
1K
1*!
1m
1+!
0/!
1H!
1M!
1T!
1^!
1q
1|
1}
1N!
1R!
1U!
17!
1;!
1K!
1?!
1C!
1E!
1G!
1.!
1A!
1V!
1W!
1t
0]!
1H
1Y
1Z
1'!
1&!
1w
1%!
1F!
1J!
1L
1$
1#
1"
1b
1a
1R
1`
12
1;
1<
13
1=
#100000
0*
0/
0.
0-
0K
0Q
0U
0M
0,!
0L!
0S!
0*!
0m
0-!
0+!
#125000
1*
1K
1*!
1m
1+!
1/!
04!
0^!
0u
0.!
06!
0t
1[!
0N
0y
0L
00
1{
0V
02
1X
06
15
#150000
0*
0K
0*!
0m
0+!
#175000
1*
1K
1*!
1m
1+!
0/!
1:!
1D!
1O!
1^!
1!!
1#!
1"!
0E!
1I!
0;!
1Y!
1.!
16!
1t
0[!
1\
1^
1]
1y
0F!
1L
1(
1&
1'
0{
1V
12
0X
16
05
#200000
0*
1-
0K
1M
1,!
0*!
0m
1-!
0+!
#225000
1*
1K
1*!
1m
1+!
1/!
10!
0^!
1s
0.!
11!
1>!
0W!
1X!
0t
1J
1(!
0'!
1r
1v
1z
0?!
1Z!
1<!
1@!
0C!
0G!
0N!
1Q!
0R!
0L
11
1c
0b
1I
1P
1W
02
1)!
1N!
1R!
0<!
0@!
0X!
1:
0;
14
19
17
1d
0(!
1+
0c
0:
#250000
0*
0-
0K
0M
0,!
0*!
0m
0-!
0+!
#275000
1*
1K
1*!
1m
1+!
0/!
0H!
1^!
0}
1E!
0I!
1.!
01!
0>!
1t
0Z
0r
0v
0z
0Z!
0Q!
0J!
1F!
1L
0"
0I
0P
0W
12
0)!
04
09
07
0d
0+
#300000
0*
1-
1,
0K
1M
1O
12!
1,!
0*!
0m
1-!
13!
0+!
#325000
1*
1K
1*!
1m
1+!
1/!
14!
0^!
1u
0.!
11!
05!
0V!
1W!
0t
1\!
1N
1'!
0&!
1r
1v
1z
1J!
07!
1C!
1G!
0K!
0N!
0R!
0U!
0L
10
1x
1b
0a
1I
1P
1W
02
0%!
17!
1K!
1V!
1T
1;
0<
14
19
17
0`
18
1&!
0=
1a
1<
#350000
0*
0-
0,
0K
0M
0O
02!
0,!
0*!
0m
0-!
03!
0+!
#375000
1*
1K
1*!
1m
1+!
0/!
1H!
0T!
1^!
0q
1}
0J!
1?!
0E!
1I!
1.!
01!
15!
1t
0\!
0H
1Z
0r
0v
0z
1J!
0F!
1L
0$
1"
0x
0I
0P
0W
12
0T
04
09
07
08
#400000
0*
0K
0*!
0m
0+!
#425000
1*
1K
1*!
1m
1+!
1/!
00!
04!
0^!
0u
0s
0.!
06!
0t
1[!
0N
0J
0y
0L
00
01
1{
0V
02
1X
06
15
#450000
0*
0K
0*!
0m
0+!
#475000
1*
1K
1*!
1m
1+!
0/!
0O!
1^!
0!!
0P!
1.!
16!
1t
0[!
0\
1y
1L
0(
0{
1V
12
0X
16
05
#500000
0*
0K
0*!
0m
0+!
#525000
1*
1K
1*!
1m
1+!
1/!
0^!
0.!
06!
0t
1[!
0y
0L
1{
0V
02
1X
06
15
#550000
0*
0K
0*!
0m
0+!
#575000
1*
1K
1*!
1m
1+!
0/!
1^!
1.!
16!
1t
0[!
1y
1L
0{
1V
12
0X
16
05
#600000
0*
0K
0*!
0m
0+!
#625000
1*
1K
1*!
1m
1+!
1/!
0^!
0.!
06!
0t
1[!
0y
0L
1{
0V
02
1X
06
15
#650000
0*
0K
0*!
0m
0+!
#675000
1*
1K
1*!
1m
1+!
0/!
1^!
1.!
16!
1t
0[!
1y
1L
0{
1V
12
0X
16
05
#700000
0*
0K
0*!
0m
0+!
#725000
1*
1K
1*!
1m
1+!
1/!
0^!
0.!
06!
0t
1[!
0y
0L
1{
0V
02
1X
06
15
#750000
0*
0K
0*!
0m
0+!
#775000
1*
1K
1*!
1m
1+!
0/!
1^!
1.!
16!
1t
0[!
1y
1L
0{
1V
12
0X
16
05
#800000
0*
0K
0*!
0m
0+!
#825000
1*
1K
1*!
1m
1+!
1/!
0^!
0.!
06!
0t
1[!
0y
0L
1{
0V
02
1X
06
15
#850000
0*
0K
0*!
0m
0+!
#875000
1*
1K
1*!
1m
1+!
0/!
1^!
1.!
16!
1t
0[!
1y
1L
0{
1V
12
0X
16
05
#900000
0*
0K
0*!
0m
0+!
#925000
1*
1K
1*!
1m
1+!
1/!
0^!
0.!
06!
0t
1[!
0y
0L
1{
0V
02
1X
06
15
#950000
0*
0K
0*!
0m
0+!
#975000
1*
1K
1*!
1m
1+!
0/!
1^!
1.!
16!
1t
0[!
1y
1L
0{
1V
12
0X
16
05
#1000000
0*
0K
0*!
0m
0+!
#1025000
1*
1K
1*!
1m
1+!
1/!
0^!
0.!
06!
0t
1[!
0y
0L
1{
0V
02
1X
06
15
#1050000
0*
0K
0*!
0m
0+!
#1075000
1*
1K
1*!
1m
1+!
0/!
1^!
1.!
16!
1t
0[!
1y
1L
0{
1V
12
0X
16
05
#1100000
0*
0K
0*!
0m
0+!
#1125000
1*
1K
1*!
1m
1+!
1/!
0^!
0.!
06!
0t
1[!
0y
0L
1{
0V
02
1X
06
15
#1150000
0*
0K
0*!
0m
0+!
#1175000
1*
1K
1*!
1m
1+!
0/!
1^!
1.!
16!
1t
0[!
1y
1L
0{
1V
12
0X
16
05
#1200000
