
senzor-kovanica.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000033d4  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  0800356c  0800356c  0001356c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003598  08003598  00020040  2**0
                  CONTENTS
  4 .ARM          00000008  08003598  08003598  00013598  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080035a0  080035a0  00020040  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080035a0  080035a0  000135a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080035a4  080035a4  000135a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000040  20000000  080035a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003a0  20000040  080035e8  00020040  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200003e0  080035e8  000203e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY
 12 .debug_info   00003ced  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000e69  00000000  00000000  00023d5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ad0  00000000  00000000  00024bc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000020e0  00000000  00000000  00025698  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0000ba5d  00000000  00000000  00027778  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0000299f  00000000  00000000  000331d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000050  00000000  00000000  00035b74  2**0
                  CONTENTS, READONLY
 19 .debug_frame  000029b8  00000000  00000000  00035bc4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000040 	.word	0x20000040
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08003554 	.word	0x08003554

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000044 	.word	0x20000044
 80001d4:	08003554 	.word	0x08003554

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__gedf2>:
 8000550:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000554:	e006      	b.n	8000564 <__cmpdf2+0x4>
 8000556:	bf00      	nop

08000558 <__ledf2>:
 8000558:	f04f 0c01 	mov.w	ip, #1
 800055c:	e002      	b.n	8000564 <__cmpdf2+0x4>
 800055e:	bf00      	nop

08000560 <__cmpdf2>:
 8000560:	f04f 0c01 	mov.w	ip, #1
 8000564:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000568:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800056c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000570:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000574:	bf18      	it	ne
 8000576:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800057a:	d01b      	beq.n	80005b4 <__cmpdf2+0x54>
 800057c:	b001      	add	sp, #4
 800057e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000582:	bf0c      	ite	eq
 8000584:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000588:	ea91 0f03 	teqne	r1, r3
 800058c:	bf02      	ittt	eq
 800058e:	ea90 0f02 	teqeq	r0, r2
 8000592:	2000      	moveq	r0, #0
 8000594:	4770      	bxeq	lr
 8000596:	f110 0f00 	cmn.w	r0, #0
 800059a:	ea91 0f03 	teq	r1, r3
 800059e:	bf58      	it	pl
 80005a0:	4299      	cmppl	r1, r3
 80005a2:	bf08      	it	eq
 80005a4:	4290      	cmpeq	r0, r2
 80005a6:	bf2c      	ite	cs
 80005a8:	17d8      	asrcs	r0, r3, #31
 80005aa:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80005ae:	f040 0001 	orr.w	r0, r0, #1
 80005b2:	4770      	bx	lr
 80005b4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80005b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80005bc:	d102      	bne.n	80005c4 <__cmpdf2+0x64>
 80005be:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80005c2:	d107      	bne.n	80005d4 <__cmpdf2+0x74>
 80005c4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80005c8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80005cc:	d1d6      	bne.n	800057c <__cmpdf2+0x1c>
 80005ce:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80005d2:	d0d3      	beq.n	800057c <__cmpdf2+0x1c>
 80005d4:	f85d 0b04 	ldr.w	r0, [sp], #4
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <__aeabi_cdrcmple>:
 80005dc:	4684      	mov	ip, r0
 80005de:	4610      	mov	r0, r2
 80005e0:	4662      	mov	r2, ip
 80005e2:	468c      	mov	ip, r1
 80005e4:	4619      	mov	r1, r3
 80005e6:	4663      	mov	r3, ip
 80005e8:	e000      	b.n	80005ec <__aeabi_cdcmpeq>
 80005ea:	bf00      	nop

080005ec <__aeabi_cdcmpeq>:
 80005ec:	b501      	push	{r0, lr}
 80005ee:	f7ff ffb7 	bl	8000560 <__cmpdf2>
 80005f2:	2800      	cmp	r0, #0
 80005f4:	bf48      	it	mi
 80005f6:	f110 0f00 	cmnmi.w	r0, #0
 80005fa:	bd01      	pop	{r0, pc}

080005fc <__aeabi_dcmpeq>:
 80005fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000600:	f7ff fff4 	bl	80005ec <__aeabi_cdcmpeq>
 8000604:	bf0c      	ite	eq
 8000606:	2001      	moveq	r0, #1
 8000608:	2000      	movne	r0, #0
 800060a:	f85d fb08 	ldr.w	pc, [sp], #8
 800060e:	bf00      	nop

08000610 <__aeabi_dcmplt>:
 8000610:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000614:	f7ff ffea 	bl	80005ec <__aeabi_cdcmpeq>
 8000618:	bf34      	ite	cc
 800061a:	2001      	movcc	r0, #1
 800061c:	2000      	movcs	r0, #0
 800061e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000622:	bf00      	nop

08000624 <__aeabi_dcmple>:
 8000624:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000628:	f7ff ffe0 	bl	80005ec <__aeabi_cdcmpeq>
 800062c:	bf94      	ite	ls
 800062e:	2001      	movls	r0, #1
 8000630:	2000      	movhi	r0, #0
 8000632:	f85d fb08 	ldr.w	pc, [sp], #8
 8000636:	bf00      	nop

08000638 <__aeabi_dcmpge>:
 8000638:	f84d ed08 	str.w	lr, [sp, #-8]!
 800063c:	f7ff ffce 	bl	80005dc <__aeabi_cdrcmple>
 8000640:	bf94      	ite	ls
 8000642:	2001      	movls	r0, #1
 8000644:	2000      	movhi	r0, #0
 8000646:	f85d fb08 	ldr.w	pc, [sp], #8
 800064a:	bf00      	nop

0800064c <__aeabi_dcmpgt>:
 800064c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000650:	f7ff ffc4 	bl	80005dc <__aeabi_cdrcmple>
 8000654:	bf34      	ite	cc
 8000656:	2001      	movcc	r0, #1
 8000658:	2000      	movcs	r0, #0
 800065a:	f85d fb08 	ldr.w	pc, [sp], #8
 800065e:	bf00      	nop

08000660 <__aeabi_uldivmod>:
 8000660:	b953      	cbnz	r3, 8000678 <__aeabi_uldivmod+0x18>
 8000662:	b94a      	cbnz	r2, 8000678 <__aeabi_uldivmod+0x18>
 8000664:	2900      	cmp	r1, #0
 8000666:	bf08      	it	eq
 8000668:	2800      	cmpeq	r0, #0
 800066a:	bf1c      	itt	ne
 800066c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000670:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000674:	f000 b974 	b.w	8000960 <__aeabi_idiv0>
 8000678:	f1ad 0c08 	sub.w	ip, sp, #8
 800067c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000680:	f000 f806 	bl	8000690 <__udivmoddi4>
 8000684:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000688:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800068c:	b004      	add	sp, #16
 800068e:	4770      	bx	lr

08000690 <__udivmoddi4>:
 8000690:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000694:	9d08      	ldr	r5, [sp, #32]
 8000696:	4604      	mov	r4, r0
 8000698:	468e      	mov	lr, r1
 800069a:	2b00      	cmp	r3, #0
 800069c:	d14d      	bne.n	800073a <__udivmoddi4+0xaa>
 800069e:	428a      	cmp	r2, r1
 80006a0:	4694      	mov	ip, r2
 80006a2:	d969      	bls.n	8000778 <__udivmoddi4+0xe8>
 80006a4:	fab2 f282 	clz	r2, r2
 80006a8:	b152      	cbz	r2, 80006c0 <__udivmoddi4+0x30>
 80006aa:	fa01 f302 	lsl.w	r3, r1, r2
 80006ae:	f1c2 0120 	rsb	r1, r2, #32
 80006b2:	fa20 f101 	lsr.w	r1, r0, r1
 80006b6:	fa0c fc02 	lsl.w	ip, ip, r2
 80006ba:	ea41 0e03 	orr.w	lr, r1, r3
 80006be:	4094      	lsls	r4, r2
 80006c0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80006c4:	0c21      	lsrs	r1, r4, #16
 80006c6:	fbbe f6f8 	udiv	r6, lr, r8
 80006ca:	fa1f f78c 	uxth.w	r7, ip
 80006ce:	fb08 e316 	mls	r3, r8, r6, lr
 80006d2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80006d6:	fb06 f107 	mul.w	r1, r6, r7
 80006da:	4299      	cmp	r1, r3
 80006dc:	d90a      	bls.n	80006f4 <__udivmoddi4+0x64>
 80006de:	eb1c 0303 	adds.w	r3, ip, r3
 80006e2:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 80006e6:	f080 811f 	bcs.w	8000928 <__udivmoddi4+0x298>
 80006ea:	4299      	cmp	r1, r3
 80006ec:	f240 811c 	bls.w	8000928 <__udivmoddi4+0x298>
 80006f0:	3e02      	subs	r6, #2
 80006f2:	4463      	add	r3, ip
 80006f4:	1a5b      	subs	r3, r3, r1
 80006f6:	b2a4      	uxth	r4, r4
 80006f8:	fbb3 f0f8 	udiv	r0, r3, r8
 80006fc:	fb08 3310 	mls	r3, r8, r0, r3
 8000700:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000704:	fb00 f707 	mul.w	r7, r0, r7
 8000708:	42a7      	cmp	r7, r4
 800070a:	d90a      	bls.n	8000722 <__udivmoddi4+0x92>
 800070c:	eb1c 0404 	adds.w	r4, ip, r4
 8000710:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000714:	f080 810a 	bcs.w	800092c <__udivmoddi4+0x29c>
 8000718:	42a7      	cmp	r7, r4
 800071a:	f240 8107 	bls.w	800092c <__udivmoddi4+0x29c>
 800071e:	4464      	add	r4, ip
 8000720:	3802      	subs	r0, #2
 8000722:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000726:	1be4      	subs	r4, r4, r7
 8000728:	2600      	movs	r6, #0
 800072a:	b11d      	cbz	r5, 8000734 <__udivmoddi4+0xa4>
 800072c:	40d4      	lsrs	r4, r2
 800072e:	2300      	movs	r3, #0
 8000730:	e9c5 4300 	strd	r4, r3, [r5]
 8000734:	4631      	mov	r1, r6
 8000736:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800073a:	428b      	cmp	r3, r1
 800073c:	d909      	bls.n	8000752 <__udivmoddi4+0xc2>
 800073e:	2d00      	cmp	r5, #0
 8000740:	f000 80ef 	beq.w	8000922 <__udivmoddi4+0x292>
 8000744:	2600      	movs	r6, #0
 8000746:	e9c5 0100 	strd	r0, r1, [r5]
 800074a:	4630      	mov	r0, r6
 800074c:	4631      	mov	r1, r6
 800074e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000752:	fab3 f683 	clz	r6, r3
 8000756:	2e00      	cmp	r6, #0
 8000758:	d14a      	bne.n	80007f0 <__udivmoddi4+0x160>
 800075a:	428b      	cmp	r3, r1
 800075c:	d302      	bcc.n	8000764 <__udivmoddi4+0xd4>
 800075e:	4282      	cmp	r2, r0
 8000760:	f200 80f9 	bhi.w	8000956 <__udivmoddi4+0x2c6>
 8000764:	1a84      	subs	r4, r0, r2
 8000766:	eb61 0303 	sbc.w	r3, r1, r3
 800076a:	2001      	movs	r0, #1
 800076c:	469e      	mov	lr, r3
 800076e:	2d00      	cmp	r5, #0
 8000770:	d0e0      	beq.n	8000734 <__udivmoddi4+0xa4>
 8000772:	e9c5 4e00 	strd	r4, lr, [r5]
 8000776:	e7dd      	b.n	8000734 <__udivmoddi4+0xa4>
 8000778:	b902      	cbnz	r2, 800077c <__udivmoddi4+0xec>
 800077a:	deff      	udf	#255	; 0xff
 800077c:	fab2 f282 	clz	r2, r2
 8000780:	2a00      	cmp	r2, #0
 8000782:	f040 8092 	bne.w	80008aa <__udivmoddi4+0x21a>
 8000786:	eba1 010c 	sub.w	r1, r1, ip
 800078a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800078e:	fa1f fe8c 	uxth.w	lr, ip
 8000792:	2601      	movs	r6, #1
 8000794:	0c20      	lsrs	r0, r4, #16
 8000796:	fbb1 f3f7 	udiv	r3, r1, r7
 800079a:	fb07 1113 	mls	r1, r7, r3, r1
 800079e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80007a2:	fb0e f003 	mul.w	r0, lr, r3
 80007a6:	4288      	cmp	r0, r1
 80007a8:	d908      	bls.n	80007bc <__udivmoddi4+0x12c>
 80007aa:	eb1c 0101 	adds.w	r1, ip, r1
 80007ae:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80007b2:	d202      	bcs.n	80007ba <__udivmoddi4+0x12a>
 80007b4:	4288      	cmp	r0, r1
 80007b6:	f200 80cb 	bhi.w	8000950 <__udivmoddi4+0x2c0>
 80007ba:	4643      	mov	r3, r8
 80007bc:	1a09      	subs	r1, r1, r0
 80007be:	b2a4      	uxth	r4, r4
 80007c0:	fbb1 f0f7 	udiv	r0, r1, r7
 80007c4:	fb07 1110 	mls	r1, r7, r0, r1
 80007c8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80007cc:	fb0e fe00 	mul.w	lr, lr, r0
 80007d0:	45a6      	cmp	lr, r4
 80007d2:	d908      	bls.n	80007e6 <__udivmoddi4+0x156>
 80007d4:	eb1c 0404 	adds.w	r4, ip, r4
 80007d8:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80007dc:	d202      	bcs.n	80007e4 <__udivmoddi4+0x154>
 80007de:	45a6      	cmp	lr, r4
 80007e0:	f200 80bb 	bhi.w	800095a <__udivmoddi4+0x2ca>
 80007e4:	4608      	mov	r0, r1
 80007e6:	eba4 040e 	sub.w	r4, r4, lr
 80007ea:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80007ee:	e79c      	b.n	800072a <__udivmoddi4+0x9a>
 80007f0:	f1c6 0720 	rsb	r7, r6, #32
 80007f4:	40b3      	lsls	r3, r6
 80007f6:	fa22 fc07 	lsr.w	ip, r2, r7
 80007fa:	ea4c 0c03 	orr.w	ip, ip, r3
 80007fe:	fa20 f407 	lsr.w	r4, r0, r7
 8000802:	fa01 f306 	lsl.w	r3, r1, r6
 8000806:	431c      	orrs	r4, r3
 8000808:	40f9      	lsrs	r1, r7
 800080a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800080e:	fa00 f306 	lsl.w	r3, r0, r6
 8000812:	fbb1 f8f9 	udiv	r8, r1, r9
 8000816:	0c20      	lsrs	r0, r4, #16
 8000818:	fa1f fe8c 	uxth.w	lr, ip
 800081c:	fb09 1118 	mls	r1, r9, r8, r1
 8000820:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000824:	fb08 f00e 	mul.w	r0, r8, lr
 8000828:	4288      	cmp	r0, r1
 800082a:	fa02 f206 	lsl.w	r2, r2, r6
 800082e:	d90b      	bls.n	8000848 <__udivmoddi4+0x1b8>
 8000830:	eb1c 0101 	adds.w	r1, ip, r1
 8000834:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000838:	f080 8088 	bcs.w	800094c <__udivmoddi4+0x2bc>
 800083c:	4288      	cmp	r0, r1
 800083e:	f240 8085 	bls.w	800094c <__udivmoddi4+0x2bc>
 8000842:	f1a8 0802 	sub.w	r8, r8, #2
 8000846:	4461      	add	r1, ip
 8000848:	1a09      	subs	r1, r1, r0
 800084a:	b2a4      	uxth	r4, r4
 800084c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000850:	fb09 1110 	mls	r1, r9, r0, r1
 8000854:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000858:	fb00 fe0e 	mul.w	lr, r0, lr
 800085c:	458e      	cmp	lr, r1
 800085e:	d908      	bls.n	8000872 <__udivmoddi4+0x1e2>
 8000860:	eb1c 0101 	adds.w	r1, ip, r1
 8000864:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000868:	d26c      	bcs.n	8000944 <__udivmoddi4+0x2b4>
 800086a:	458e      	cmp	lr, r1
 800086c:	d96a      	bls.n	8000944 <__udivmoddi4+0x2b4>
 800086e:	3802      	subs	r0, #2
 8000870:	4461      	add	r1, ip
 8000872:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000876:	fba0 9402 	umull	r9, r4, r0, r2
 800087a:	eba1 010e 	sub.w	r1, r1, lr
 800087e:	42a1      	cmp	r1, r4
 8000880:	46c8      	mov	r8, r9
 8000882:	46a6      	mov	lr, r4
 8000884:	d356      	bcc.n	8000934 <__udivmoddi4+0x2a4>
 8000886:	d053      	beq.n	8000930 <__udivmoddi4+0x2a0>
 8000888:	b15d      	cbz	r5, 80008a2 <__udivmoddi4+0x212>
 800088a:	ebb3 0208 	subs.w	r2, r3, r8
 800088e:	eb61 010e 	sbc.w	r1, r1, lr
 8000892:	fa01 f707 	lsl.w	r7, r1, r7
 8000896:	fa22 f306 	lsr.w	r3, r2, r6
 800089a:	40f1      	lsrs	r1, r6
 800089c:	431f      	orrs	r7, r3
 800089e:	e9c5 7100 	strd	r7, r1, [r5]
 80008a2:	2600      	movs	r6, #0
 80008a4:	4631      	mov	r1, r6
 80008a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008aa:	f1c2 0320 	rsb	r3, r2, #32
 80008ae:	40d8      	lsrs	r0, r3
 80008b0:	fa0c fc02 	lsl.w	ip, ip, r2
 80008b4:	fa21 f303 	lsr.w	r3, r1, r3
 80008b8:	4091      	lsls	r1, r2
 80008ba:	4301      	orrs	r1, r0
 80008bc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80008c0:	fa1f fe8c 	uxth.w	lr, ip
 80008c4:	fbb3 f0f7 	udiv	r0, r3, r7
 80008c8:	fb07 3610 	mls	r6, r7, r0, r3
 80008cc:	0c0b      	lsrs	r3, r1, #16
 80008ce:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80008d2:	fb00 f60e 	mul.w	r6, r0, lr
 80008d6:	429e      	cmp	r6, r3
 80008d8:	fa04 f402 	lsl.w	r4, r4, r2
 80008dc:	d908      	bls.n	80008f0 <__udivmoddi4+0x260>
 80008de:	eb1c 0303 	adds.w	r3, ip, r3
 80008e2:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80008e6:	d22f      	bcs.n	8000948 <__udivmoddi4+0x2b8>
 80008e8:	429e      	cmp	r6, r3
 80008ea:	d92d      	bls.n	8000948 <__udivmoddi4+0x2b8>
 80008ec:	3802      	subs	r0, #2
 80008ee:	4463      	add	r3, ip
 80008f0:	1b9b      	subs	r3, r3, r6
 80008f2:	b289      	uxth	r1, r1
 80008f4:	fbb3 f6f7 	udiv	r6, r3, r7
 80008f8:	fb07 3316 	mls	r3, r7, r6, r3
 80008fc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000900:	fb06 f30e 	mul.w	r3, r6, lr
 8000904:	428b      	cmp	r3, r1
 8000906:	d908      	bls.n	800091a <__udivmoddi4+0x28a>
 8000908:	eb1c 0101 	adds.w	r1, ip, r1
 800090c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000910:	d216      	bcs.n	8000940 <__udivmoddi4+0x2b0>
 8000912:	428b      	cmp	r3, r1
 8000914:	d914      	bls.n	8000940 <__udivmoddi4+0x2b0>
 8000916:	3e02      	subs	r6, #2
 8000918:	4461      	add	r1, ip
 800091a:	1ac9      	subs	r1, r1, r3
 800091c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000920:	e738      	b.n	8000794 <__udivmoddi4+0x104>
 8000922:	462e      	mov	r6, r5
 8000924:	4628      	mov	r0, r5
 8000926:	e705      	b.n	8000734 <__udivmoddi4+0xa4>
 8000928:	4606      	mov	r6, r0
 800092a:	e6e3      	b.n	80006f4 <__udivmoddi4+0x64>
 800092c:	4618      	mov	r0, r3
 800092e:	e6f8      	b.n	8000722 <__udivmoddi4+0x92>
 8000930:	454b      	cmp	r3, r9
 8000932:	d2a9      	bcs.n	8000888 <__udivmoddi4+0x1f8>
 8000934:	ebb9 0802 	subs.w	r8, r9, r2
 8000938:	eb64 0e0c 	sbc.w	lr, r4, ip
 800093c:	3801      	subs	r0, #1
 800093e:	e7a3      	b.n	8000888 <__udivmoddi4+0x1f8>
 8000940:	4646      	mov	r6, r8
 8000942:	e7ea      	b.n	800091a <__udivmoddi4+0x28a>
 8000944:	4620      	mov	r0, r4
 8000946:	e794      	b.n	8000872 <__udivmoddi4+0x1e2>
 8000948:	4640      	mov	r0, r8
 800094a:	e7d1      	b.n	80008f0 <__udivmoddi4+0x260>
 800094c:	46d0      	mov	r8, sl
 800094e:	e77b      	b.n	8000848 <__udivmoddi4+0x1b8>
 8000950:	3b02      	subs	r3, #2
 8000952:	4461      	add	r1, ip
 8000954:	e732      	b.n	80007bc <__udivmoddi4+0x12c>
 8000956:	4630      	mov	r0, r6
 8000958:	e709      	b.n	800076e <__udivmoddi4+0xde>
 800095a:	4464      	add	r4, ip
 800095c:	3802      	subs	r0, #2
 800095e:	e742      	b.n	80007e6 <__udivmoddi4+0x156>

08000960 <__aeabi_idiv0>:
 8000960:	4770      	bx	lr
 8000962:	bf00      	nop

08000964 <lcd_init>:
    lcd_send_cmd (col);
}


void lcd_init (void)
{
 8000964:	b570      	push	{r4, r5, r6, lr}
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000966:	4c39      	ldr	r4, [pc, #228]	; (8000a4c <lcd_init+0xe8>)
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8000968:	4e39      	ldr	r6, [pc, #228]	; (8000a50 <lcd_init+0xec>)
{
 800096a:	b084      	sub	sp, #16
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 800096c:	2564      	movs	r5, #100	; 0x64
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 800096e:	2032      	movs	r0, #50	; 0x32
 8000970:	f001 fa40 	bl	8001df4 <HAL_Delay>
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000974:	aa03      	add	r2, sp, #12
 8000976:	2304      	movs	r3, #4
 8000978:	214e      	movs	r1, #78	; 0x4e
 800097a:	9500      	str	r5, [sp, #0]
 800097c:	4620      	mov	r0, r4
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 800097e:	9603      	str	r6, [sp, #12]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000980:	f001 ff00 	bl	8002784 <HAL_I2C_Master_Transmit>
	lcd_send_cmd (0x30);
	HAL_Delay(5);  // wait for >4.1ms
 8000984:	2005      	movs	r0, #5
 8000986:	f001 fa35 	bl	8001df4 <HAL_Delay>
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 800098a:	aa03      	add	r2, sp, #12
 800098c:	2304      	movs	r3, #4
 800098e:	214e      	movs	r1, #78	; 0x4e
 8000990:	9500      	str	r5, [sp, #0]
 8000992:	4620      	mov	r0, r4
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8000994:	9603      	str	r6, [sp, #12]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000996:	f001 fef5 	bl	8002784 <HAL_I2C_Master_Transmit>
	lcd_send_cmd (0x30);
	HAL_Delay(1);  // wait for >100us
 800099a:	2001      	movs	r0, #1
 800099c:	f001 fa2a 	bl	8001df4 <HAL_Delay>
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80009a0:	aa03      	add	r2, sp, #12
 80009a2:	2304      	movs	r3, #4
 80009a4:	214e      	movs	r1, #78	; 0x4e
 80009a6:	9500      	str	r5, [sp, #0]
 80009a8:	4620      	mov	r0, r4
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 80009aa:	9603      	str	r6, [sp, #12]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80009ac:	f001 feea 	bl	8002784 <HAL_I2C_Master_Transmit>
	lcd_send_cmd (0x30);
	HAL_Delay(10);
 80009b0:	200a      	movs	r0, #10
 80009b2:	f001 fa1f 	bl	8001df4 <HAL_Delay>
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 80009b6:	4927      	ldr	r1, [pc, #156]	; (8000a54 <lcd_init+0xf0>)
 80009b8:	9103      	str	r1, [sp, #12]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80009ba:	aa03      	add	r2, sp, #12
 80009bc:	2304      	movs	r3, #4
 80009be:	214e      	movs	r1, #78	; 0x4e
 80009c0:	9500      	str	r5, [sp, #0]
 80009c2:	4620      	mov	r0, r4
 80009c4:	f001 fede 	bl	8002784 <HAL_I2C_Master_Transmit>
	lcd_send_cmd (0x20);  // 4bit mode
	HAL_Delay(10);
 80009c8:	200a      	movs	r0, #10
 80009ca:	f001 fa13 	bl	8001df4 <HAL_Delay>
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 80009ce:	4922      	ldr	r1, [pc, #136]	; (8000a58 <lcd_init+0xf4>)
 80009d0:	9103      	str	r1, [sp, #12]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80009d2:	aa03      	add	r2, sp, #12
 80009d4:	2304      	movs	r3, #4
 80009d6:	214e      	movs	r1, #78	; 0x4e
 80009d8:	9500      	str	r5, [sp, #0]
 80009da:	4620      	mov	r0, r4
 80009dc:	f001 fed2 	bl	8002784 <HAL_I2C_Master_Transmit>

  // display initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
	HAL_Delay(1);
 80009e0:	2001      	movs	r0, #1
 80009e2:	f001 fa07 	bl	8001df4 <HAL_Delay>
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 80009e6:	491d      	ldr	r1, [pc, #116]	; (8000a5c <lcd_init+0xf8>)
 80009e8:	9103      	str	r1, [sp, #12]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80009ea:	aa03      	add	r2, sp, #12
 80009ec:	2304      	movs	r3, #4
 80009ee:	214e      	movs	r1, #78	; 0x4e
 80009f0:	9500      	str	r5, [sp, #0]
 80009f2:	4620      	mov	r0, r4
 80009f4:	f001 fec6 	bl	8002784 <HAL_I2C_Master_Transmit>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
	HAL_Delay(1);
 80009f8:	2001      	movs	r0, #1
 80009fa:	f001 f9fb 	bl	8001df4 <HAL_Delay>
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 80009fe:	4918      	ldr	r1, [pc, #96]	; (8000a60 <lcd_init+0xfc>)
 8000a00:	9103      	str	r1, [sp, #12]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000a02:	aa03      	add	r2, sp, #12
 8000a04:	2304      	movs	r3, #4
 8000a06:	214e      	movs	r1, #78	; 0x4e
 8000a08:	9500      	str	r5, [sp, #0]
 8000a0a:	4620      	mov	r0, r4
 8000a0c:	f001 feba 	bl	8002784 <HAL_I2C_Master_Transmit>
	lcd_send_cmd (0x01);  // clear display
	HAL_Delay(1);
 8000a10:	2001      	movs	r0, #1
 8000a12:	f001 f9ef 	bl	8001df4 <HAL_Delay>
	HAL_Delay(1);
 8000a16:	2001      	movs	r0, #1
 8000a18:	f001 f9ec 	bl	8001df4 <HAL_Delay>
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8000a1c:	4911      	ldr	r1, [pc, #68]	; (8000a64 <lcd_init+0x100>)
 8000a1e:	9103      	str	r1, [sp, #12]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000a20:	aa03      	add	r2, sp, #12
 8000a22:	2304      	movs	r3, #4
 8000a24:	214e      	movs	r1, #78	; 0x4e
 8000a26:	9500      	str	r5, [sp, #0]
 8000a28:	4620      	mov	r0, r4
 8000a2a:	f001 feab 	bl	8002784 <HAL_I2C_Master_Transmit>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
	HAL_Delay(1);
 8000a2e:	2001      	movs	r0, #1
 8000a30:	f001 f9e0 	bl	8001df4 <HAL_Delay>
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8000a34:	4e0c      	ldr	r6, [pc, #48]	; (8000a68 <lcd_init+0x104>)
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000a36:	9500      	str	r5, [sp, #0]
 8000a38:	2304      	movs	r3, #4
 8000a3a:	aa03      	add	r2, sp, #12
 8000a3c:	214e      	movs	r1, #78	; 0x4e
 8000a3e:	4620      	mov	r0, r4
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8000a40:	9603      	str	r6, [sp, #12]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000a42:	f001 fe9f 	bl	8002784 <HAL_I2C_Master_Transmit>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
}
 8000a46:	b004      	add	sp, #16
 8000a48:	bd70      	pop	{r4, r5, r6, pc}
 8000a4a:	bf00      	nop
 8000a4c:	20000148 	.word	0x20000148
 8000a50:	080c383c 	.word	0x080c383c
 8000a54:	080c282c 	.word	0x080c282c
 8000a58:	888c282c 	.word	0x888c282c
 8000a5c:	888c080c 	.word	0x888c080c
 8000a60:	181c080c 	.word	0x181c080c
 8000a64:	686c080c 	.word	0x686c080c
 8000a68:	c8cc080c 	.word	0xc8cc080c

08000a6c <display_total_init>:
void lcd_send_string (char *str)
{
	while (*str) lcd_send_data (*str++);
}

void display_total_init(void){
 8000a6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000a70:	b084      	sub	sp, #16
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8000a72:	4928      	ldr	r1, [pc, #160]	; (8000b14 <display_total_init+0xa8>)
 8000a74:	9103      	str	r1, [sp, #12]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000a76:	2564      	movs	r5, #100	; 0x64
 8000a78:	4827      	ldr	r0, [pc, #156]	; (8000b18 <display_total_init+0xac>)
 8000a7a:	9500      	str	r5, [sp, #0]
 8000a7c:	2304      	movs	r3, #4
 8000a7e:	aa03      	add	r2, sp, #12
 8000a80:	214e      	movs	r1, #78	; 0x4e
 8000a82:	f001 fe7f 	bl	8002784 <HAL_I2C_Master_Transmit>
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8000a86:	4f25      	ldr	r7, [pc, #148]	; (8000b1c <display_total_init+0xb0>)
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000a88:	4e23      	ldr	r6, [pc, #140]	; (8000b18 <display_total_init+0xac>)
 8000a8a:	2446      	movs	r4, #70	; 0x46
 8000a8c:	9500      	str	r5, [sp, #0]
 8000a8e:	2304      	movs	r3, #4
 8000a90:	aa03      	add	r2, sp, #12
 8000a92:	214e      	movs	r1, #78	; 0x4e
 8000a94:	4630      	mov	r0, r6
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8000a96:	9703      	str	r7, [sp, #12]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000a98:	f001 fe74 	bl	8002784 <HAL_I2C_Master_Transmit>
	for (int i=0; i<70; i++)
 8000a9c:	3c01      	subs	r4, #1
 8000a9e:	d1f5      	bne.n	8000a8c <display_total_init+0x20>
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8000aa0:	491c      	ldr	r1, [pc, #112]	; (8000b14 <display_total_init+0xa8>)
 8000aa2:	9103      	str	r1, [sp, #12]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000aa4:	2304      	movs	r3, #4
 8000aa6:	481c      	ldr	r0, [pc, #112]	; (8000b18 <display_total_init+0xac>)
 8000aa8:	9500      	str	r5, [sp, #0]
 8000aaa:	aa03      	add	r2, sp, #12
 8000aac:	214e      	movs	r1, #78	; 0x4e
 8000aae:	4e1c      	ldr	r6, [pc, #112]	; (8000b20 <display_total_init+0xb4>)
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000ab0:	f8df 8064 	ldr.w	r8, [pc, #100]	; 8000b18 <display_total_init+0xac>
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000ab4:	f001 fe66 	bl	8002784 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000ab8:	2764      	movs	r7, #100	; 0x64
	while (*str) lcd_send_data (*str++);
 8000aba:	2354      	movs	r3, #84	; 0x54
	data_l = ((data<<4)&0xf0);
 8000abc:	011a      	lsls	r2, r3, #4
 8000abe:	b2d2      	uxtb	r2, r2
	data_u = (data&0xf0);
 8000ac0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8000ac4:	f043 0e0d 	orr.w	lr, r3, #13
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8000ac8:	f042 0c0d 	orr.w	ip, r2, #13
	data_t[1] = data_u|0x09;  //en=0, rs=0
 8000acc:	f043 0409 	orr.w	r4, r3, #9
	data_t[3] = data_l|0x09;  //en=0, rs=0
 8000ad0:	f042 0509 	orr.w	r5, r2, #9
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000ad4:	2304      	movs	r3, #4
 8000ad6:	9700      	str	r7, [sp, #0]
 8000ad8:	aa03      	add	r2, sp, #12
 8000ada:	214e      	movs	r1, #78	; 0x4e
 8000adc:	4640      	mov	r0, r8
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8000ade:	f88d e00c 	strb.w	lr, [sp, #12]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 8000ae2:	f88d 400d 	strb.w	r4, [sp, #13]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8000ae6:	f88d c00e 	strb.w	ip, [sp, #14]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 8000aea:	f88d 500f 	strb.w	r5, [sp, #15]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000aee:	f001 fe49 	bl	8002784 <HAL_I2C_Master_Transmit>
	while (*str) lcd_send_data (*str++);
 8000af2:	f816 3f01 	ldrb.w	r3, [r6, #1]!
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d1e0      	bne.n	8000abc <display_total_init+0x50>
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8000afa:	4c0a      	ldr	r4, [pc, #40]	; (8000b24 <display_total_init+0xb8>)
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000afc:	9700      	str	r7, [sp, #0]
 8000afe:	2304      	movs	r3, #4
 8000b00:	aa03      	add	r2, sp, #12
 8000b02:	214e      	movs	r1, #78	; 0x4e
 8000b04:	4804      	ldr	r0, [pc, #16]	; (8000b18 <display_total_init+0xac>)
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8000b06:	9403      	str	r4, [sp, #12]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000b08:	f001 fe3c 	bl	8002784 <HAL_I2C_Master_Transmit>
	lcd_clear();
	lcd_put_cur(0, 0);
	lcd_send_string("TOTAL:");
	lcd_put_cur(1, 7);
}
 8000b0c:	b004      	add	sp, #16
 8000b0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000b12:	bf00      	nop
 8000b14:	080c888c 	.word	0x080c888c
 8000b18:	20000148 	.word	0x20000148
 8000b1c:	090d292d 	.word	0x090d292d
 8000b20:	0800356c 	.word	0x0800356c
 8000b24:	787cc8cc 	.word	0x787cc8cc

08000b28 <display_total_update>:
void display_total_update(float total){
 8000b28:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000b2c:	ed2d 8b02 	vpush	{d8}
 8000b30:	b087      	sub	sp, #28
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8000b32:	4b42      	ldr	r3, [pc, #264]	; (8000c3c <display_total_update+0x114>)
 8000b34:	9303      	str	r3, [sp, #12]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000b36:	2564      	movs	r5, #100	; 0x64
 8000b38:	aa03      	add	r2, sp, #12
 8000b3a:	214e      	movs	r1, #78	; 0x4e
 8000b3c:	2304      	movs	r3, #4
 8000b3e:	4840      	ldr	r0, [pc, #256]	; (8000c40 <display_total_update+0x118>)
 8000b40:	9500      	str	r5, [sp, #0]
void display_total_update(float total){
 8000b42:	eeb0 8a40 	vmov.f32	s16, s0
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000b46:	f001 fe1d 	bl	8002784 <HAL_I2C_Master_Transmit>
	lcd_put_cur(0, 7);
	int tot_int = total*100;
 8000b4a:	ed9f 0a3e 	vldr	s0, [pc, #248]	; 8000c44 <display_total_update+0x11c>

	char tot_s[] = "00.00 EUR";
	tot_s[0] = tot_int%10000/1000 +48;
 8000b4e:	4b3e      	ldr	r3, [pc, #248]	; (8000c48 <display_total_update+0x120>)
 8000b50:	f8df 8100 	ldr.w	r8, [pc, #256]	; 8000c54 <display_total_update+0x12c>
	tot_s[1] = tot_int%1000/100 +48;
 8000b54:	4e3d      	ldr	r6, [pc, #244]	; (8000c4c <display_total_update+0x124>)
	tot_s[2] = '.';
	tot_s[3] = tot_int%100/10 +48;
 8000b56:	f8df e100 	ldr.w	lr, [pc, #256]	; 8000c58 <display_total_update+0x130>
	char tot_s[] = "00.00 EUR";
 8000b5a:	493d      	ldr	r1, [pc, #244]	; (8000c50 <display_total_update+0x128>)
	int tot_int = total*100;
 8000b5c:	ee28 0a00 	vmul.f32	s0, s16, s0
	tot_s[0] = tot_int%10000/1000 +48;
 8000b60:	f242 7c10 	movw	ip, #10000	; 0x2710
	int tot_int = total*100;
 8000b64:	eefd 7ac0 	vcvt.s32.f32	s15, s0
	char tot_s[] = "00.00 EUR";
 8000b68:	af03      	add	r7, sp, #12
	int tot_int = total*100;
 8000b6a:	ee17 2a90 	vmov	r2, s15
	tot_s[0] = tot_int%10000/1000 +48;
 8000b6e:	fb83 0302 	smull	r0, r3, r3, r2
 8000b72:	17d0      	asrs	r0, r2, #31
 8000b74:	ebc0 3323 	rsb	r3, r0, r3, asr #12
 8000b78:	fb0c 2313 	mls	r3, ip, r3, r2
	tot_s[1] = tot_int%1000/100 +48;
 8000b7c:	fb88 9c02 	smull	r9, ip, r8, r2
	tot_s[0] = tot_int%10000/1000 +48;
 8000b80:	fb88 9803 	smull	r9, r8, r8, r3
 8000b84:	17db      	asrs	r3, r3, #31
 8000b86:	ebc3 13a8 	rsb	r3, r3, r8, asr #6
	tot_s[1] = tot_int%1000/100 +48;
 8000b8a:	ebc0 1cac 	rsb	ip, r0, ip, asr #6
	tot_s[3] = tot_int%100/10 +48;
 8000b8e:	fb86 8902 	smull	r8, r9, r6, r2
	tot_s[1] = tot_int%1000/100 +48;
 8000b92:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
 8000b96:	fb08 2c1c 	mls	ip, r8, ip, r2
 8000b9a:	fb86 680c 	smull	r6, r8, r6, ip
 8000b9e:	ea4f 7cec 	mov.w	ip, ip, asr #31
 8000ba2:	ebcc 1868 	rsb	r8, ip, r8, asr #5
	tot_s[4] = tot_int%10 +48;
 8000ba6:	fb8e 6c02 	smull	r6, ip, lr, r2
	tot_s[3] = tot_int%100/10 +48;
 8000baa:	ebc0 1969 	rsb	r9, r0, r9, asr #5
	tot_s[4] = tot_int%10 +48;
 8000bae:	ebc0 00ac 	rsb	r0, r0, ip, asr #2
 8000bb2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
	tot_s[3] = tot_int%100/10 +48;
 8000bb6:	fb05 2919 	mls	r9, r5, r9, r2
	tot_s[4] = tot_int%10 +48;
 8000bba:	eba2 0240 	sub.w	r2, r2, r0, lsl #1
 8000bbe:	f102 0c30 	add.w	ip, r2, #48	; 0x30
	char tot_s[] = "00.00 EUR";
 8000bc2:	c907      	ldmia	r1, {r0, r1, r2}
	tot_s[3] = tot_int%100/10 +48;
 8000bc4:	fb8e 6e09 	smull	r6, lr, lr, r9
	tot_s[4] = tot_int%10 +48;
 8000bc8:	463c      	mov	r4, r7
	tot_s[3] = tot_int%100/10 +48;
 8000bca:	ea4f 79e9 	mov.w	r9, r9, asr #31
	char tot_s[] = "00.00 EUR";
 8000bce:	c703      	stmia	r7!, {r0, r1}
	tot_s[0] = tot_int%10000/1000 +48;
 8000bd0:	3330      	adds	r3, #48	; 0x30
	tot_s[3] = tot_int%100/10 +48;
 8000bd2:	ebc9 0eae 	rsb	lr, r9, lr, asr #2
	tot_s[0] = tot_int%10000/1000 +48;
 8000bd6:	b2db      	uxtb	r3, r3
	tot_s[1] = tot_int%1000/100 +48;
 8000bd8:	f108 0830 	add.w	r8, r8, #48	; 0x30
	tot_s[3] = tot_int%100/10 +48;
 8000bdc:	f10e 0e30 	add.w	lr, lr, #48	; 0x30
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000be0:	4e17      	ldr	r6, [pc, #92]	; (8000c40 <display_total_update+0x118>)
	char tot_s[] = "00.00 EUR";
 8000be2:	803a      	strh	r2, [r7, #0]
	tot_s[1] = tot_int%1000/100 +48;
 8000be4:	f88d 800d 	strb.w	r8, [sp, #13]
	tot_s[3] = tot_int%100/10 +48;
 8000be8:	f88d e00f 	strb.w	lr, [sp, #15]
	tot_s[4] = tot_int%10 +48;
 8000bec:	f88d c010 	strb.w	ip, [sp, #16]
	tot_s[0] = tot_int%10000/1000 +48;
 8000bf0:	f88d 300c 	strb.w	r3, [sp, #12]
	data_l = ((data<<4)&0xf0);
 8000bf4:	011a      	lsls	r2, r3, #4
 8000bf6:	b2d2      	uxtb	r2, r2
	data_u = (data&0xf0);
 8000bf8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
	data_t[1] = data_u|0x09;  //en=0, rs=0
 8000bfc:	f043 0e09 	orr.w	lr, r3, #9
	data_t[3] = data_l|0x09;  //en=0, rs=0
 8000c00:	f042 0c09 	orr.w	ip, r2, #9
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8000c04:	f043 080d 	orr.w	r8, r3, #13
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8000c08:	f042 070d 	orr.w	r7, r2, #13
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000c0c:	2304      	movs	r3, #4
 8000c0e:	9500      	str	r5, [sp, #0]
 8000c10:	aa02      	add	r2, sp, #8
 8000c12:	214e      	movs	r1, #78	; 0x4e
 8000c14:	4630      	mov	r0, r6
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8000c16:	f88d 8008 	strb.w	r8, [sp, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 8000c1a:	f88d e009 	strb.w	lr, [sp, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8000c1e:	f88d 700a 	strb.w	r7, [sp, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 8000c22:	f88d c00b 	strb.w	ip, [sp, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000c26:	f001 fdad 	bl	8002784 <HAL_I2C_Master_Transmit>
	while (*str) lcd_send_data (*str++);
 8000c2a:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d1e0      	bne.n	8000bf4 <display_total_update+0xcc>

	lcd_send_string(tot_s);
}
 8000c32:	b007      	add	sp, #28
 8000c34:	ecbd 8b02 	vpop	{d8}
 8000c38:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000c3c:	787c888c 	.word	0x787c888c
 8000c40:	20000148 	.word	0x20000148
 8000c44:	42c80000 	.word	0x42c80000
 8000c48:	68db8bad 	.word	0x68db8bad
 8000c4c:	51eb851f 	.word	0x51eb851f
 8000c50:	08003574 	.word	0x08003574
 8000c54:	10624dd3 	.word	0x10624dd3
 8000c58:	66666667 	.word	0x66666667

08000c5c <Write_coin>:
	HAL_FLASH_Lock();


}

void Write_coin(uint8_t *data_p, int broj){
 8000c5c:	b5f0      	push	{r4, r5, r6, r7, lr}
int i;
uint32_t flash_address = FLASH_MEMORY_BEGIN + 1 + (broj * sizestruct);
 8000c5e:	4f10      	ldr	r7, [pc, #64]	; (8000ca0 <Write_coin+0x44>)
 8000c60:	683b      	ldr	r3, [r7, #0]

  for ( i = 0; i < sizestruct; i++, data_p++, flash_address++ )
 8000c62:	2b00      	cmp	r3, #0
void Write_coin(uint8_t *data_p, int broj){
 8000c64:	b083      	sub	sp, #12
uint32_t flash_address = FLASH_MEMORY_BEGIN + 1 + (broj * sizestruct);
 8000c66:	fb03 f101 	mul.w	r1, r3, r1
  for ( i = 0; i < sizestruct; i++, data_p++, flash_address++ )
 8000c6a:	dd17      	ble.n	8000c9c <Write_coin+0x40>
 8000c6c:	4e0d      	ldr	r6, [pc, #52]	; (8000ca4 <Write_coin+0x48>)
 8000c6e:	1a36      	subs	r6, r6, r0
 8000c70:	4604      	mov	r4, r0
 8000c72:	2500      	movs	r5, #0
 8000c74:	440e      	add	r6, r1
 8000c76:	19a1      	adds	r1, r4, r6
	 save_data(flash_address, *data_p);
 8000c78:	f814 2b01 	ldrb.w	r2, [r4], #1
 8000c7c:	9101      	str	r1, [sp, #4]
 8000c7e:	9200      	str	r2, [sp, #0]
    HAL_FLASH_Unlock();
 8000c80:	f001 fb98 	bl	80023b4 <HAL_FLASH_Unlock>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE,Address,(uint8_t)data);
 8000c84:	2300      	movs	r3, #0
 8000c86:	4618      	mov	r0, r3
 8000c88:	9a00      	ldr	r2, [sp, #0]
 8000c8a:	9901      	ldr	r1, [sp, #4]
 8000c8c:	f001 faf0 	bl	8002270 <HAL_FLASH_Program>
	HAL_FLASH_Lock();
 8000c90:	f001 fba4 	bl	80023dc <HAL_FLASH_Lock>
  for ( i = 0; i < sizestruct; i++, data_p++, flash_address++ )
 8000c94:	683b      	ldr	r3, [r7, #0]
 8000c96:	3501      	adds	r5, #1
 8000c98:	42ab      	cmp	r3, r5
 8000c9a:	dcec      	bgt.n	8000c76 <Write_coin+0x1a>

}
 8000c9c:	b003      	add	sp, #12
 8000c9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ca0:	20000030 	.word	0x20000030
 8000ca4:	08060001 	.word	0x08060001

08000ca8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ca8:	b510      	push	{r4, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000caa:	2300      	movs	r3, #0
{
 8000cac:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cae:	e9cd 330a 	strd	r3, r3, [sp, #40]	; 0x28
 8000cb2:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cb6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8000cba:	e9cd 3304 	strd	r3, r3, [sp, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cbe:	4924      	ldr	r1, [pc, #144]	; (8000d50 <SystemClock_Config+0xa8>)
 8000cc0:	9300      	str	r3, [sp, #0]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cc2:	9306      	str	r3, [sp, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cc4:	6c08      	ldr	r0, [r1, #64]	; 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000cc6:	4a23      	ldr	r2, [pc, #140]	; (8000d54 <SystemClock_Config+0xac>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cc8:	f040 5080 	orr.w	r0, r0, #268435456	; 0x10000000
 8000ccc:	6408      	str	r0, [r1, #64]	; 0x40
 8000cce:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8000cd0:	f001 5180 	and.w	r1, r1, #268435456	; 0x10000000
 8000cd4:	9100      	str	r1, [sp, #0]
 8000cd6:	9900      	ldr	r1, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000cd8:	9301      	str	r3, [sp, #4]
 8000cda:	6811      	ldr	r1, [r2, #0]
 8000cdc:	f441 4140 	orr.w	r1, r1, #49152	; 0xc000
 8000ce0:	6011      	str	r1, [r2, #0]
 8000ce2:	6812      	ldr	r2, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ce4:	ed9f 7b16 	vldr	d7, [pc, #88]	; 8000d40 <SystemClock_Config+0x98>
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ce8:	f402 4240 	and.w	r2, r2, #49152	; 0xc000
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cec:	2002      	movs	r0, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000cee:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000cf2:	2304      	movs	r3, #4
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000cf4:	9201      	str	r2, [sp, #4]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000cf6:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000cfa:	22c0      	movs	r2, #192	; 0xc0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
  RCC_OscInitStruct.PLL.PLLQ = 4;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cfc:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000cfe:	ed8d 7b08 	vstr	d7, [sp, #32]
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000d02:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000d06:	e9cd 3312 	strd	r3, r3, [sp, #72]	; 0x48
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d0a:	9c01      	ldr	r4, [sp, #4]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d0c:	f001 fecc 	bl	8002aa8 <HAL_RCC_OscConfig>
 8000d10:	b108      	cbz	r0, 8000d16 <SystemClock_Config+0x6e>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d12:	b672      	cpsid	i
 8000d14:	e7fe      	b.n	8000d14 <SystemClock_Config+0x6c>
    Error_Handler();
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d16:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 8000d48 <SystemClock_Config+0xa0>
 8000d1a:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000d1e:	2200      	movs	r2, #0
 8000d20:	e9cd 2304 	strd	r2, r3, [sp, #16]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV16;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000d24:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000d26:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000d2a:	2103      	movs	r1, #3
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d2c:	ed8d 7b02 	vstr	d7, [sp, #8]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000d30:	9306      	str	r3, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000d32:	f002 f8d1 	bl	8002ed8 <HAL_RCC_ClockConfig>
 8000d36:	b108      	cbz	r0, 8000d3c <SystemClock_Config+0x94>
 8000d38:	b672      	cpsid	i
 8000d3a:	e7fe      	b.n	8000d3a <SystemClock_Config+0x92>
  {
    Error_Handler();
  }
}
 8000d3c:	b014      	add	sp, #80	; 0x50
 8000d3e:	bd10      	pop	{r4, pc}
 8000d40:	00000001 	.word	0x00000001
 8000d44:	00010000 	.word	0x00010000
 8000d48:	0000000f 	.word	0x0000000f
 8000d4c:	00000002 	.word	0x00000002
 8000d50:	40023800 	.word	0x40023800
 8000d54:	40007000 	.word	0x40007000

08000d58 <main>:
{
 8000d58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
uint32_t flash_address = FLASH_MEMORY_BEGIN + 1 + (broj * sizestruct);
 8000d5c:	4bb3      	ldr	r3, [pc, #716]	; (800102c <main+0x2d4>)
 8000d5e:	4db4      	ldr	r5, [pc, #720]	; (8001030 <main+0x2d8>)
 8000d60:	f8d3 c000 	ldr.w	ip, [r3]
	for(i=0;i<8;i++){
 8000d64:	4cb3      	ldr	r4, [pc, #716]	; (8001034 <main+0x2dc>)
{
 8000d66:	ed2d 8b0a 	vpush	{d8-d12}
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	b093      	sub	sp, #76	; 0x4c
	for(i=0;i<8;i++){
 8000d6e:	7023      	strb	r3, [r4, #0]
 8000d70:	f1ac 0e14 	sub.w	lr, ip, #20
 8000d74:	426f      	negs	r7, r5
 8000d76:	eb05 010c 	add.w	r1, r5, ip
uint32_t flash_address = FLASH_MEMORY_BEGIN + 1 + (broj * sizestruct);
 8000d7a:	2601      	movs	r6, #1
 for ( i = 0; i < sizestruct ; i++, data_p++, flash_address++ )
 8000d7c:	f1bc 0f00 	cmp.w	ip, #0
 8000d80:	eba1 030c 	sub.w	r3, r1, ip
 8000d84:	dd0b      	ble.n	8000d9e <main+0x46>
 8000d86:	48ac      	ldr	r0, [pc, #688]	; (8001038 <main+0x2e0>)
 8000d88:	4438      	add	r0, r7
	__IO uint8_t read_data = *(__IO uint32_t *)Address;
 8000d8a:	581a      	ldr	r2, [r3, r0]
 8000d8c:	b2d2      	uxtb	r2, r2
 8000d8e:	f88d 2017 	strb.w	r2, [sp, #23]
	return (uint8_t)read_data;
 8000d92:	f89d 2017 	ldrb.w	r2, [sp, #23]
      *data_p = read_data(flash_address);
 8000d96:	f803 2b01 	strb.w	r2, [r3], #1
 for ( i = 0; i < sizestruct ; i++, data_p++, flash_address++ )
 8000d9a:	428b      	cmp	r3, r1
 8000d9c:	d1f5      	bne.n	8000d8a <main+0x32>
	for(i=0;i<8;i++){
 8000d9e:	1c73      	adds	r3, r6, #1
 8000da0:	7026      	strb	r6, [r4, #0]
 8000da2:	b2de      	uxtb	r6, r3
 8000da4:	2e09      	cmp	r6, #9
 8000da6:	4477      	add	r7, lr
 8000da8:	f101 0114 	add.w	r1, r1, #20
 8000dac:	d1e6      	bne.n	8000d7c <main+0x24>
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dae:	2600      	movs	r6, #0
  HAL_Init();
 8000db0:	f000 fff4 	bl	8001d9c <HAL_Init>
  SystemClock_Config();
 8000db4:	f7ff ff78 	bl	8000ca8 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000db8:	e9cd 660c 	strd	r6, r6, [sp, #48]	; 0x30
 8000dbc:	e9cd 660e 	strd	r6, r6, [sp, #56]	; 0x38
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000dc0:	4b9e      	ldr	r3, [pc, #632]	; (800103c <main+0x2e4>)
 8000dc2:	9606      	str	r6, [sp, #24]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dc4:	9610      	str	r6, [sp, #64]	; 0x40
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000dc6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2, GPIO_PIN_SET);
 8000dc8:	489d      	ldr	r0, [pc, #628]	; (8001040 <main+0x2e8>)
  htim9.Instance = TIM9;
 8000dca:	4f9e      	ldr	r7, [pc, #632]	; (8001044 <main+0x2ec>)
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000dcc:	f042 0210 	orr.w	r2, r2, #16
 8000dd0:	631a      	str	r2, [r3, #48]	; 0x30
 8000dd2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000dd4:	f002 0210 	and.w	r2, r2, #16
 8000dd8:	9206      	str	r2, [sp, #24]
 8000dda:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ddc:	9607      	str	r6, [sp, #28]
 8000dde:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000de0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000de4:	631a      	str	r2, [r3, #48]	; 0x30
 8000de6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000de8:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8000dec:	9207      	str	r2, [sp, #28]
 8000dee:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000df0:	9608      	str	r6, [sp, #32]
 8000df2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000df4:	f042 0201 	orr.w	r2, r2, #1
 8000df8:	631a      	str	r2, [r3, #48]	; 0x30
 8000dfa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000dfc:	f002 0201 	and.w	r2, r2, #1
 8000e00:	9208      	str	r2, [sp, #32]
 8000e02:	9a08      	ldr	r2, [sp, #32]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e04:	9609      	str	r6, [sp, #36]	; 0x24
 8000e06:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e08:	f042 0202 	orr.w	r2, r2, #2
 8000e0c:	631a      	str	r2, [r3, #48]	; 0x30
 8000e0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e10:	f003 0302 	and.w	r3, r3, #2
 8000e14:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2, GPIO_PIN_SET);
 8000e16:	2201      	movs	r2, #1
 8000e18:	2104      	movs	r1, #4
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2, GPIO_PIN_SET);
 8000e1c:	f001 fbda 	bl	80025d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 8000e20:	4887      	ldr	r0, [pc, #540]	; (8001040 <main+0x2e8>)
 8000e22:	4632      	mov	r2, r6
 8000e24:	2108      	movs	r1, #8
 8000e26:	f001 fbd5 	bl	80025d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000e2a:	2204      	movs	r2, #4
 8000e2c:	2301      	movs	r3, #1
 8000e2e:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e32:	4883      	ldr	r0, [pc, #524]	; (8001040 <main+0x2e8>)
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000e34:	2200      	movs	r2, #0
 8000e36:	2302      	movs	r3, #2
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e38:	a90c      	add	r1, sp, #48	; 0x30
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000e3a:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e3e:	f001 fad7 	bl	80023f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000e42:	2208      	movs	r2, #8
 8000e44:	2301      	movs	r3, #1
 8000e46:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e4a:	487d      	ldr	r0, [pc, #500]	; (8001040 <main+0x2e8>)
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	2300      	movs	r3, #0
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e50:	a90c      	add	r1, sp, #48	; 0x30
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000e52:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e56:	f001 facb 	bl	80023f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000e5a:	2240      	movs	r2, #64	; 0x40
 8000e5c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e60:	4877      	ldr	r0, [pc, #476]	; (8001040 <main+0x2e8>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e62:	960e      	str	r6, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e64:	a90c      	add	r1, sp, #48	; 0x30
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000e66:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e6a:	f04f 0801 	mov.w	r8, #1
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e6e:	f001 fabf 	bl	80023f0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000e72:	2210      	movs	r2, #16
 8000e74:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e78:	4873      	ldr	r0, [pc, #460]	; (8001048 <main+0x2f0>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e7a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e7e:	a90c      	add	r1, sp, #48	; 0x30
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000e80:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e84:	f001 fab4 	bl	80023f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000e88:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000e8c:	2207      	movs	r2, #7
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e8e:	486f      	ldr	r0, [pc, #444]	; (800104c <main+0x2f4>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e90:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e94:	a90c      	add	r1, sp, #48	; 0x30
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000e96:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e9a:	f001 faa9 	bl	80023f0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8000e9e:	4632      	mov	r2, r6
 8000ea0:	4631      	mov	r1, r6
 8000ea2:	2006      	movs	r0, #6
 8000ea4:	f001 f936 	bl	8002114 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000ea8:	2006      	movs	r0, #6
 8000eaa:	f001 f971 	bl	8002190 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8000eae:	4632      	mov	r2, r6
 8000eb0:	4631      	mov	r1, r6
 8000eb2:	2007      	movs	r0, #7
 8000eb4:	f001 f92e 	bl	8002114 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000eb8:	2007      	movs	r0, #7
 8000eba:	f001 f969 	bl	8002190 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8000ebe:	4632      	mov	r2, r6
 8000ec0:	4631      	mov	r1, r6
 8000ec2:	2008      	movs	r0, #8
 8000ec4:	f001 f926 	bl	8002114 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000ec8:	2008      	movs	r0, #8
 8000eca:	f001 f961 	bl	8002190 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8000ece:	4632      	mov	r2, r6
 8000ed0:	4631      	mov	r1, r6
 8000ed2:	200a      	movs	r0, #10
 8000ed4:	f001 f91e 	bl	8002114 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000ed8:	200a      	movs	r0, #10
 8000eda:	f001 f959 	bl	8002190 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000ede:	4632      	mov	r2, r6
 8000ee0:	4631      	mov	r1, r6
 8000ee2:	2017      	movs	r0, #23
 8000ee4:	f001 f916 	bl	8002114 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000ee8:	2017      	movs	r0, #23
 8000eea:	f001 f951 	bl	8002190 <HAL_NVIC_EnableIRQ>
  htim9.Instance = TIM9;
 8000eee:	4b58      	ldr	r3, [pc, #352]	; (8001050 <main+0x2f8>)
 8000ef0:	603b      	str	r3, [r7, #0]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000ef2:	f04f 0980 	mov.w	r9, #128	; 0x80
  htim9.Init.Period = 192;
 8000ef6:	23c0      	movs	r3, #192	; 0xc0
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8000ef8:	4638      	mov	r0, r7
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000efa:	e9cd 660c 	strd	r6, r6, [sp, #48]	; 0x30
 8000efe:	e9cd 660e 	strd	r6, r6, [sp, #56]	; 0x38
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f02:	e9c7 6601 	strd	r6, r6, [r7, #4]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f06:	613e      	str	r6, [r7, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000f08:	f8c7 9018 	str.w	r9, [r7, #24]
  htim9.Init.Period = 192;
 8000f0c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8000f0e:	f002 f891 	bl	8003034 <HAL_TIM_Base_Init>
 8000f12:	b108      	cbz	r0, 8000f18 <main+0x1c0>
 8000f14:	b672      	cpsid	i
 8000f16:	e7fe      	b.n	8000f16 <main+0x1be>
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8000f18:	4638      	mov	r0, r7
 8000f1a:	a90c      	add	r1, sp, #48	; 0x30
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f1c:	f44f 5780 	mov.w	r7, #4096	; 0x1000
 8000f20:	970c      	str	r7, [sp, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8000f22:	f002 f951 	bl	80031c8 <HAL_TIM_ConfigClockSource>
 8000f26:	bb00      	cbnz	r0, 8000f6a <main+0x212>
  hadc1.Instance = ADC1;
 8000f28:	4e4a      	ldr	r6, [pc, #296]	; (8001054 <main+0x2fc>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f2a:	f8df c154 	ldr.w	ip, [pc, #340]	; 8001080 <main+0x328>
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f2e:	4a4a      	ldr	r2, [pc, #296]	; (8001058 <main+0x300>)
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f30:	60b0      	str	r0, [r6, #8]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f32:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000f36:	e9c6 c300 	strd	ip, r3, [r6]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f3a:	2300      	movs	r3, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000f3c:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 8000f40:	e9cd 000e 	strd	r0, r0, [sp, #56]	; 0x38
  hadc1.Init.ScanConvMode = DISABLE;
 8000f44:	6130      	str	r0, [r6, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f46:	7630      	strb	r0, [r6, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f48:	f886 0020 	strb.w	r0, [r6, #32]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f4c:	60f0      	str	r0, [r6, #12]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000f4e:	f886 0030 	strb.w	r0, [r6, #48]	; 0x30
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f52:	e9c6 230a 	strd	r2, r3, [r6, #40]	; 0x28
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f56:	4630      	mov	r0, r6
  hadc1.Init.NbrOfConversion = 1;
 8000f58:	f8c6 801c 	str.w	r8, [r6, #28]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f5c:	f8c6 8014 	str.w	r8, [r6, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f60:	f000 ff5a 	bl	8001e18 <HAL_ADC_Init>
 8000f64:	b118      	cbz	r0, 8000f6e <main+0x216>
 8000f66:	b672      	cpsid	i
 8000f68:	e7fe      	b.n	8000f68 <main+0x210>
 8000f6a:	b672      	cpsid	i
 8000f6c:	e7fe      	b.n	8000f6c <main+0x214>
  sConfig.Channel = ADC_CHANNEL_1;
 8000f6e:	2301      	movs	r3, #1
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000f70:	900e      	str	r0, [sp, #56]	; 0x38
  sConfig.Channel = ADC_CHANNEL_1;
 8000f72:	2201      	movs	r2, #1
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f74:	4630      	mov	r0, r6
 8000f76:	a90c      	add	r1, sp, #48	; 0x30
  sConfig.Channel = ADC_CHANNEL_1;
 8000f78:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f7c:	f000 fffa 	bl	8001f74 <HAL_ADC_ConfigChannel>
 8000f80:	4603      	mov	r3, r0
 8000f82:	b980      	cbnz	r0, 8000fa6 <main+0x24e>
  htim10.Instance = TIM10;
 8000f84:	4835      	ldr	r0, [pc, #212]	; (800105c <main+0x304>)
  htim10.Init.Period = 65535;
 8000f86:	f64f 76ff 	movw	r6, #65535	; 0xffff
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f8a:	e9c0 3301 	strd	r3, r3, [r0, #4]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f8e:	6103      	str	r3, [r0, #16]
  htim10.Instance = TIM10;
 8000f90:	4b33      	ldr	r3, [pc, #204]	; (8001060 <main+0x308>)
 8000f92:	6003      	str	r3, [r0, #0]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000f94:	f8c0 9018 	str.w	r9, [r0, #24]
  htim10.Init.Period = 65535;
 8000f98:	60c6      	str	r6, [r0, #12]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8000f9a:	f002 f84b 	bl	8003034 <HAL_TIM_Base_Init>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	b118      	cbz	r0, 8000faa <main+0x252>
 8000fa2:	b672      	cpsid	i
 8000fa4:	e7fe      	b.n	8000fa4 <main+0x24c>
 8000fa6:	b672      	cpsid	i
 8000fa8:	e7fe      	b.n	8000fa8 <main+0x250>
  htim11.Instance = TIM11;
 8000faa:	482e      	ldr	r0, [pc, #184]	; (8001064 <main+0x30c>)
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fac:	e9c0 3301 	strd	r3, r3, [r0, #4]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fb0:	6103      	str	r3, [r0, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fb2:	6183      	str	r3, [r0, #24]
  htim11.Instance = TIM11;
 8000fb4:	4b2c      	ldr	r3, [pc, #176]	; (8001068 <main+0x310>)
 8000fb6:	6003      	str	r3, [r0, #0]
  htim11.Init.Period = 65535;
 8000fb8:	60c6      	str	r6, [r0, #12]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8000fba:	f002 f83b 	bl	8003034 <HAL_TIM_Base_Init>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	b108      	cbz	r0, 8000fc6 <main+0x26e>
 8000fc2:	b672      	cpsid	i
 8000fc4:	e7fe      	b.n	8000fc4 <main+0x26c>
  hi2c1.Instance = I2C1;
 8000fc6:	4829      	ldr	r0, [pc, #164]	; (800106c <main+0x314>)
  hi2c1.Init.ClockSpeed = 100000;
 8000fc8:	4e29      	ldr	r6, [pc, #164]	; (8001070 <main+0x318>)
  hi2c1.Init.OwnAddress1 = 0;
 8000fca:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hi2c1.Init.OwnAddress2 = 0;
 8000fce:	e9c0 3305 	strd	r3, r3, [r0, #20]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000fd2:	e9c0 3307 	strd	r3, r3, [r0, #28]
  hi2c1.Init.ClockSpeed = 100000;
 8000fd6:	4b27      	ldr	r3, [pc, #156]	; (8001074 <main+0x31c>)
 8000fd8:	e9c0 6300 	strd	r6, r3, [r0]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000fdc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000fe0:	6103      	str	r3, [r0, #16]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000fe2:	f001 fb07 	bl	80025f4 <HAL_I2C_Init>
 8000fe6:	b108      	cbz	r0, 8000fec <main+0x294>
 8000fe8:	b672      	cpsid	i
 8000fea:	e7fe      	b.n	8000fea <main+0x292>
  htim2.Instance = TIM2;
 8000fec:	4e22      	ldr	r6, [pc, #136]	; (8001078 <main+0x320>)
  htim2.Init.Period = 240000;
 8000fee:	4b23      	ldr	r3, [pc, #140]	; (800107c <main+0x324>)
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ff0:	6130      	str	r0, [r6, #16]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ff2:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 8000ff6:	e9cd 000e 	strd	r0, r0, [sp, #56]	; 0x38
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ffa:	e9cd 000a 	strd	r0, r0, [sp, #40]	; 0x28
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ffe:	e9c6 0001 	strd	r0, r0, [r6, #4]
  htim2.Init.Period = 240000;
 8001002:	60f3      	str	r3, [r6, #12]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001004:	4630      	mov	r0, r6
  htim2.Instance = TIM2;
 8001006:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800100a:	f8c6 9018 	str.w	r9, [r6, #24]
  htim2.Instance = TIM2;
 800100e:	6033      	str	r3, [r6, #0]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001010:	f002 f810 	bl	8003034 <HAL_TIM_Base_Init>
 8001014:	b108      	cbz	r0, 800101a <main+0x2c2>
 8001016:	b672      	cpsid	i
 8001018:	e7fe      	b.n	8001018 <main+0x2c0>
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800101a:	4630      	mov	r0, r6
 800101c:	a90c      	add	r1, sp, #48	; 0x30
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800101e:	970c      	str	r7, [sp, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001020:	f002 f8d2 	bl	80031c8 <HAL_TIM_ConfigClockSource>
 8001024:	b370      	cbz	r0, 8001084 <main+0x32c>
 8001026:	b672      	cpsid	i
 8001028:	e7fe      	b.n	8001028 <main+0x2d0>
 800102a:	bf00      	nop
 800102c:	20000030 	.word	0x20000030
 8001030:	20000308 	.word	0x20000308
 8001034:	20000304 	.word	0x20000304
 8001038:	08060001 	.word	0x08060001
 800103c:	40023800 	.word	0x40023800
 8001040:	40021000 	.word	0x40021000
 8001044:	200002bc 	.word	0x200002bc
 8001048:	40020000 	.word	0x40020000
 800104c:	40020400 	.word	0x40020400
 8001050:	40014000 	.word	0x40014000
 8001054:	20000100 	.word	0x20000100
 8001058:	0f000001 	.word	0x0f000001
 800105c:	2000019c 	.word	0x2000019c
 8001060:	40014400 	.word	0x40014400
 8001064:	200001e4 	.word	0x200001e4
 8001068:	40014800 	.word	0x40014800
 800106c:	20000148 	.word	0x20000148
 8001070:	40005400 	.word	0x40005400
 8001074:	000186a0 	.word	0x000186a0
 8001078:	2000022c 	.word	0x2000022c
 800107c:	0003a980 	.word	0x0003a980
 8001080:	40012000 	.word	0x40012000
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001084:	2600      	movs	r6, #0
 8001086:	2700      	movs	r7, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001088:	4899      	ldr	r0, [pc, #612]	; (80012f0 <main+0x598>)
 800108a:	a90a      	add	r1, sp, #40	; 0x28
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800108c:	e9cd 670a 	strd	r6, r7, [sp, #40]	; 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001090:	f002 f9fc 	bl	800348c <HAL_TIMEx_MasterConfigSynchronization>
 8001094:	b108      	cbz	r0, 800109a <main+0x342>
 8001096:	b672      	cpsid	i
 8001098:	e7fe      	b.n	8001098 <main+0x340>
  htim5.Instance = TIM5;
 800109a:	f8df 92c4 	ldr.w	r9, [pc, #708]	; 8001360 <main+0x608>
 800109e:	4b95      	ldr	r3, [pc, #596]	; (80012f4 <main+0x59c>)
 80010a0:	f8c9 3000 	str.w	r3, [r9]
  htim5.Init.Period = 240000;
 80010a4:	4b94      	ldr	r3, [pc, #592]	; (80012f8 <main+0x5a0>)
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010a6:	f8c9 0010 	str.w	r0, [r9, #16]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010aa:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 80010ae:	e9cd 000e 	strd	r0, r0, [sp, #56]	; 0x38
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010b2:	e9cd 000a 	strd	r0, r0, [sp, #40]	; 0x28
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010b6:	e9c9 0001 	strd	r0, r0, [r9, #4]
  htim5.Init.Period = 240000;
 80010ba:	f8c9 300c 	str.w	r3, [r9, #12]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80010be:	4648      	mov	r0, r9
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80010c0:	2380      	movs	r3, #128	; 0x80
 80010c2:	f8c9 3018 	str.w	r3, [r9, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80010c6:	f001 ffb5 	bl	8003034 <HAL_TIM_Base_Init>
 80010ca:	b108      	cbz	r0, 80010d0 <main+0x378>
 80010cc:	b672      	cpsid	i
 80010ce:	e7fe      	b.n	80010ce <main+0x376>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80010d4:	a90c      	add	r1, sp, #48	; 0x30
 80010d6:	4648      	mov	r0, r9
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010d8:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80010da:	f002 f875 	bl	80031c8 <HAL_TIM_ConfigClockSource>
 80010de:	b108      	cbz	r0, 80010e4 <main+0x38c>
 80010e0:	b672      	cpsid	i
 80010e2:	e7fe      	b.n	80010e2 <main+0x38a>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80010e4:	a90a      	add	r1, sp, #40	; 0x28
 80010e6:	4648      	mov	r0, r9
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010e8:	e9cd 670a 	strd	r6, r7, [sp, #40]	; 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80010ec:	f002 f9ce 	bl	800348c <HAL_TIMEx_MasterConfigSynchronization>
 80010f0:	4606      	mov	r6, r0
 80010f2:	b108      	cbz	r0, 80010f8 <main+0x3a0>
 80010f4:	b672      	cpsid	i
 80010f6:	e7fe      	b.n	80010f6 <main+0x39e>
  lcd_init();
 80010f8:	f7ff fc34 	bl	8000964 <lcd_init>
}
static void set_local_osc(float freq){
	TIM9->ARR = (uint16_t)(48e3/freq+1);
}
static void reset_data(){
	MA_min_val = 4095;
 80010fc:	4a7f      	ldr	r2, [pc, #508]	; (80012fc <main+0x5a4>)
	MF_max_val = 0;
	EF_min_val = 65535;
	MF_rdy = 0;
 80010fe:	f8df 8264 	ldr.w	r8, [pc, #612]	; 8001364 <main+0x60c>
	EF_rdy = 0;
 8001102:	4f7f      	ldr	r7, [pc, #508]	; (8001300 <main+0x5a8>)
	ADC1->SR &= ~0x10;
 8001104:	f8df b254 	ldr.w	fp, [pc, #596]	; 800135c <main+0x604>
  HAL_TIM_Base_Start_IT(&htim10);
 8001108:	487e      	ldr	r0, [pc, #504]	; (8001304 <main+0x5ac>)
	MA_min_val = 4095;
 800110a:	f640 73ff 	movw	r3, #4095	; 0xfff
 800110e:	6013      	str	r3, [r2, #0]
	MF_max_val = 0;
 8001110:	4b7d      	ldr	r3, [pc, #500]	; (8001308 <main+0x5b0>)
	EF_min_val = 65535;
 8001112:	4a7e      	ldr	r2, [pc, #504]	; (800130c <main+0x5b4>)
	MF_max_val = 0;
 8001114:	601e      	str	r6, [r3, #0]
	EF_min_val = 65535;
 8001116:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800111a:	6013      	str	r3, [r2, #0]
	MF_rdy = 0;
 800111c:	f888 6000 	strb.w	r6, [r8]
	EF_rdy = 0;
 8001120:	703e      	strb	r6, [r7, #0]
	ADC1->SR &= ~0x10;
 8001122:	f8db 3000 	ldr.w	r3, [fp]
  MF_mov_avg_index = 0;
 8001126:	4a7a      	ldr	r2, [pc, #488]	; (8001310 <main+0x5b8>)
	ADC1->SR &= ~0x10;
 8001128:	f023 0310 	bic.w	r3, r3, #16
 800112c:	f8cb 3000 	str.w	r3, [fp]
  MF_mov_avg_index = 0;
 8001130:	7016      	strb	r6, [r2, #0]
  MA_mov_avg_index = 0;
 8001132:	4a78      	ldr	r2, [pc, #480]	; (8001314 <main+0x5bc>)
  EFWeight = EFreqWeight / (EFreqWeight + MFreqWeight + MAmplWeight);
 8001134:	4b78      	ldr	r3, [pc, #480]	; (8001318 <main+0x5c0>)
  MA_mov_avg_index = 0;
 8001136:	7016      	strb	r6, [r2, #0]
  EF_mov_avg_index = 0;
 8001138:	4a78      	ldr	r2, [pc, #480]	; (800131c <main+0x5c4>)
 800113a:	7016      	strb	r6, [r2, #0]
  EFWeight = EFreqWeight / (EFreqWeight + MFreqWeight + MAmplWeight);
 800113c:	4a78      	ldr	r2, [pc, #480]	; (8001320 <main+0x5c8>)
 800113e:	6013      	str	r3, [r2, #0]
  MFWeight = MFreqWeight / (EFreqWeight + MFreqWeight + MAmplWeight);
 8001140:	4a78      	ldr	r2, [pc, #480]	; (8001324 <main+0x5cc>)
 8001142:	6013      	str	r3, [r2, #0]
  MAWeight = MAmplWeight / (EFreqWeight + MFreqWeight + MAmplWeight);
 8001144:	4a78      	ldr	r2, [pc, #480]	; (8001328 <main+0x5d0>)
 8001146:	6013      	str	r3, [r2, #0]
  HAL_TIM_Base_Start_IT(&htim10);
 8001148:	f001 fff2 	bl	8003130 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim11);
 800114c:	4877      	ldr	r0, [pc, #476]	; (800132c <main+0x5d4>)
 800114e:	f001 ffef 	bl	8003130 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 8001152:	4867      	ldr	r0, [pc, #412]	; (80012f0 <main+0x598>)
 8001154:	f001 ffec 	bl	8003130 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim5);
 8001158:	4648      	mov	r0, r9
 800115a:	f001 ffe9 	bl	8003130 <HAL_TIM_Base_Start_IT>
  ADC1->CR2 |= 0x01;
 800115e:	f8db 3008 	ldr.w	r3, [fp, #8]
 8001162:	f8df 9204 	ldr.w	r9, [pc, #516]	; 8001368 <main+0x610>
 8001166:	f043 0301 	orr.w	r3, r3, #1
 800116a:	f8cb 3008 	str.w	r3, [fp, #8]
  display_total_init();
 800116e:	f7ff fc7d 	bl	8000a6c <display_total_init>
  display_total_update(0);
 8001172:	ed9f 0a6f 	vldr	s0, [pc, #444]	; 8001330 <main+0x5d8>
 8001176:	f7ff fcd7 	bl	8000b28 <display_total_update>
 800117a:	4b6e      	ldr	r3, [pc, #440]	; (8001334 <main+0x5dc>)
 800117c:	9300      	str	r3, [sp, #0]
 800117e:	4b6e      	ldr	r3, [pc, #440]	; (8001338 <main+0x5e0>)
	servo2_timer = (ang*120)+7440;
 8001180:	4a6e      	ldr	r2, [pc, #440]	; (800133c <main+0x5e4>)
 8001182:	9301      	str	r3, [sp, #4]
 8001184:	4b6e      	ldr	r3, [pc, #440]	; (8001340 <main+0x5e8>)
 8001186:	9302      	str	r3, [sp, #8]
 8001188:	f244 7340 	movw	r3, #18240	; 0x4740
	*(index) = *(index) + 1;
	*(index) %= moving_average_size;
	for(sum_index=0;sum_index<moving_average_size;sum_index++){
		sum += array_pointer[sum_index];
	}
	sum /= (float)moving_average_size;
 800118c:	eeb4 8a00 	vmov.f32	s16, #64	; 0x3e000000  0.125
	servo2_timer = (ang*120)+7440;
 8001190:	8013      	strh	r3, [r2, #0]
 8001192:	9603      	str	r6, [sp, #12]
  while(!MF_sensor_output_stable && !MA_sensor_output_stable && !EF_sensor_output_stable ){
 8001194:	4b6b      	ldr	r3, [pc, #428]	; (8001344 <main+0x5ec>)
 8001196:	781b      	ldrb	r3, [r3, #0]
 8001198:	2b00      	cmp	r3, #0
 800119a:	f040 80e7 	bne.w	800136c <main+0x614>
 800119e:	4b6a      	ldr	r3, [pc, #424]	; (8001348 <main+0x5f0>)
 80011a0:	781b      	ldrb	r3, [r3, #0]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	f040 80e2 	bne.w	800136c <main+0x614>
 80011a8:	4b68      	ldr	r3, [pc, #416]	; (800134c <main+0x5f4>)
 80011aa:	781b      	ldrb	r3, [r3, #0]
 80011ac:	f003 06ff 	and.w	r6, r3, #255	; 0xff
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	f040 80db 	bne.w	800136c <main+0x614>
	  if(MF_rdy == 1){
 80011b6:	f898 2000 	ldrb.w	r2, [r8]
 80011ba:	2a01      	cmp	r2, #1
 80011bc:	fa5f fa82 	uxtb.w	sl, r2
 80011c0:	f000 811f 	beq.w	8001402 <main+0x6aa>
	  if(EF_rdy == 1){
 80011c4:	783b      	ldrb	r3, [r7, #0]
 80011c6:	2b01      	cmp	r3, #1
 80011c8:	fa5f fa83 	uxtb.w	sl, r3
 80011cc:	d03f      	beq.n	800124e <main+0x4f6>
	  if(MA_rdy){
 80011ce:	f8db 3000 	ldr.w	r3, [fp]
		  MA_new_val = ADC1->DR;
 80011d2:	f8db 304c 	ldr.w	r3, [fp, #76]	; 0x4c
 80011d6:	f8c9 3000 	str.w	r3, [r9]
		  if(abs(MA_avg - MA_new_val)/MA_new_val < 0.01) {
 80011da:	4b5d      	ldr	r3, [pc, #372]	; (8001350 <main+0x5f8>)
 80011dc:	ed93 7a00 	vldr	s14, [r3]
 80011e0:	edd9 7a00 	vldr	s15, [r9]
 80011e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80011e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011ec:	ee17 0a90 	vmov	r0, s15
 80011f0:	f7ff f956 	bl	80004a0 <__aeabi_f2d>
 80011f4:	ec41 0b10 	vmov	d0, r0, r1
 80011f8:	f002 f984 	bl	8003504 <abs>
 80011fc:	f8d9 3000 	ldr.w	r3, [r9]
 8001200:	4298      	cmp	r0, r3
 8001202:	d203      	bcs.n	800120c <main+0x4b4>
			  MA_sensor_output_stable = 1;
 8001204:	4b50      	ldr	r3, [pc, #320]	; (8001348 <main+0x5f0>)
 8001206:	f04f 0201 	mov.w	r2, #1
 800120a:	701a      	strb	r2, [r3, #0]
	array_pointer[*(index)] = new_value;
 800120c:	4a41      	ldr	r2, [pc, #260]	; (8001314 <main+0x5bc>)
	float sum = 0;
 800120e:	eddf 7a48 	vldr	s15, [pc, #288]	; 8001330 <main+0x5d8>
	array_pointer[*(index)] = new_value;
 8001212:	7813      	ldrb	r3, [r2, #0]
 8001214:	4611      	mov	r1, r2
	*(index) = *(index) + 1;
 8001216:	3301      	adds	r3, #1
	*(index) %= moving_average_size;
 8001218:	f003 0307 	and.w	r3, r3, #7
	array_pointer[*(index)] = new_value;
 800121c:	7812      	ldrb	r2, [r2, #0]
	*(index) %= moving_average_size;
 800121e:	700b      	strb	r3, [r1, #0]
	array_pointer[*(index)] = new_value;
 8001220:	9902      	ldr	r1, [sp, #8]
		  MA_avg = moving_avg(&MA_mov_avg_index, MA_mov_avg, MA_new_val);
 8001222:	f8d9 3000 	ldr.w	r3, [r9]
	array_pointer[*(index)] = new_value;
 8001226:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800122a:	4b45      	ldr	r3, [pc, #276]	; (8001340 <main+0x5e8>)
 800122c:	9302      	str	r3, [sp, #8]
		sum += array_pointer[sum_index];
 800122e:	ecb3 7a01 	vldmia	r3!, {s14}
	for(sum_index=0;sum_index<moving_average_size;sum_index++){
 8001232:	3601      	adds	r6, #1
		sum += array_pointer[sum_index];
 8001234:	eeb8 7a47 	vcvt.f32.u32	s14, s14
	for(sum_index=0;sum_index<moving_average_size;sum_index++){
 8001238:	b2f6      	uxtb	r6, r6
 800123a:	2e08      	cmp	r6, #8
		sum += array_pointer[sum_index];
 800123c:	ee77 7a87 	vadd.f32	s15, s15, s14
	for(sum_index=0;sum_index<moving_average_size;sum_index++){
 8001240:	d1f5      	bne.n	800122e <main+0x4d6>
	sum /= (float)moving_average_size;
 8001242:	ee67 7a88 	vmul.f32	s15, s15, s16
		  MA_avg = moving_avg(&MA_mov_avg_index, MA_mov_avg, MA_new_val);
 8001246:	4b42      	ldr	r3, [pc, #264]	; (8001350 <main+0x5f8>)
 8001248:	edc3 7a00 	vstr	s15, [r3]
 800124c:	e7a2      	b.n	8001194 <main+0x43c>
		  EF_rdy = 0;
 800124e:	9b03      	ldr	r3, [sp, #12]
		  if(abs(EF_avg - EF_new_val)/EF_avg < 0.01) {
 8001250:	4a40      	ldr	r2, [pc, #256]	; (8001354 <main+0x5fc>)
		  EF_rdy = 0;
 8001252:	703b      	strb	r3, [r7, #0]
		  if(abs(EF_avg - EF_new_val)/EF_avg < 0.01) {
 8001254:	4b40      	ldr	r3, [pc, #256]	; (8001358 <main+0x600>)
 8001256:	ed93 7a00 	vldr	s14, [r3]
 800125a:	edd2 7a00 	vldr	s15, [r2]
 800125e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001262:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001266:	ee17 0a90 	vmov	r0, s15
 800126a:	f7ff f919 	bl	80004a0 <__aeabi_f2d>
 800126e:	ec41 0b10 	vmov	d0, r0, r1
 8001272:	f002 f947 	bl	8003504 <abs>
 8001276:	4b38      	ldr	r3, [pc, #224]	; (8001358 <main+0x600>)
 8001278:	ee07 0a90 	vmov	s15, r0
 800127c:	ed93 7a00 	vldr	s14, [r3]
 8001280:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001284:	eec7 7a87 	vdiv.f32	s15, s15, s14
 8001288:	ee17 0a90 	vmov	r0, s15
 800128c:	f7ff f908 	bl	80004a0 <__aeabi_f2d>
 8001290:	a315      	add	r3, pc, #84	; (adr r3, 80012e8 <main+0x590>)
 8001292:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001296:	f7ff f9bb 	bl	8000610 <__aeabi_dcmplt>
 800129a:	b110      	cbz	r0, 80012a2 <main+0x54a>
			  EF_sensor_output_stable = 1;
 800129c:	4b2b      	ldr	r3, [pc, #172]	; (800134c <main+0x5f4>)
 800129e:	f883 a000 	strb.w	sl, [r3]
	array_pointer[*(index)] = new_value;
 80012a2:	4a1e      	ldr	r2, [pc, #120]	; (800131c <main+0x5c4>)
	float sum = 0;
 80012a4:	eddf 7a22 	vldr	s15, [pc, #136]	; 8001330 <main+0x5d8>
	array_pointer[*(index)] = new_value;
 80012a8:	7813      	ldrb	r3, [r2, #0]
 80012aa:	4611      	mov	r1, r2
	*(index) = *(index) + 1;
 80012ac:	3301      	adds	r3, #1
	*(index) %= moving_average_size;
 80012ae:	f003 0307 	and.w	r3, r3, #7
	array_pointer[*(index)] = new_value;
 80012b2:	7812      	ldrb	r2, [r2, #0]
	*(index) %= moving_average_size;
 80012b4:	700b      	strb	r3, [r1, #0]
		  EF_avg = moving_avg(&EF_mov_avg_index, EF_mov_avg, EF_new_val);
 80012b6:	4b27      	ldr	r3, [pc, #156]	; (8001354 <main+0x5fc>)
	array_pointer[*(index)] = new_value;
 80012b8:	9901      	ldr	r1, [sp, #4]
		  EF_avg = moving_avg(&EF_mov_avg_index, EF_mov_avg, EF_new_val);
 80012ba:	681b      	ldr	r3, [r3, #0]
	array_pointer[*(index)] = new_value;
 80012bc:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80012c0:	4a1d      	ldr	r2, [pc, #116]	; (8001338 <main+0x5e0>)
 80012c2:	9201      	str	r2, [sp, #4]
	for(sum_index=0;sum_index<moving_average_size;sum_index++){
 80012c4:	2300      	movs	r3, #0
		sum += array_pointer[sum_index];
 80012c6:	ecb2 7a01 	vldmia	r2!, {s14}
	for(sum_index=0;sum_index<moving_average_size;sum_index++){
 80012ca:	3301      	adds	r3, #1
		sum += array_pointer[sum_index];
 80012cc:	eeb8 7a47 	vcvt.f32.u32	s14, s14
	for(sum_index=0;sum_index<moving_average_size;sum_index++){
 80012d0:	b2db      	uxtb	r3, r3
 80012d2:	2b08      	cmp	r3, #8
		sum += array_pointer[sum_index];
 80012d4:	ee77 7a87 	vadd.f32	s15, s15, s14
	for(sum_index=0;sum_index<moving_average_size;sum_index++){
 80012d8:	d1f5      	bne.n	80012c6 <main+0x56e>
	sum /= (float)moving_average_size;
 80012da:	ee67 7a88 	vmul.f32	s15, s15, s16
		  EF_avg = moving_avg(&EF_mov_avg_index, EF_mov_avg, EF_new_val);
 80012de:	4b1e      	ldr	r3, [pc, #120]	; (8001358 <main+0x600>)
 80012e0:	edc3 7a00 	vstr	s15, [r3]
 80012e4:	e773      	b.n	80011ce <main+0x476>
 80012e6:	bf00      	nop
 80012e8:	47ae147b 	.word	0x47ae147b
 80012ec:	3f847ae1 	.word	0x3f847ae1
 80012f0:	2000022c 	.word	0x2000022c
 80012f4:	40000c00 	.word	0x40000c00
 80012f8:	0003a980 	.word	0x0003a980
 80012fc:	20000004 	.word	0x20000004
 8001300:	2000008c 	.word	0x2000008c
 8001304:	2000019c 	.word	0x2000019c
 8001308:	200000cc 	.word	0x200000cc
 800130c:	20000000 	.word	0x20000000
 8001310:	200000f0 	.word	0x200000f0
 8001314:	200000b8 	.word	0x200000b8
 8001318:	3eaaaaab 	.word	0x3eaaaaab
 800131c:	20000084 	.word	0x20000084
 8001320:	2000005c 	.word	0x2000005c
 8001324:	200000c4 	.word	0x200000c4
 8001328:	20000090 	.word	0x20000090
 800132c:	200001e4 	.word	0x200001e4
 8001330:	00000000 	.word	0x00000000
 8001334:	200000d0 	.word	0x200000d0
 8001338:	20000064 	.word	0x20000064
 800133c:	2000002c 	.word	0x2000002c
 8001340:	20000098 	.word	0x20000098
 8001344:	200000f9 	.word	0x200000f9
 8001348:	200000c0 	.word	0x200000c0
 800134c:	2000008d 	.word	0x2000008d
 8001350:	20000094 	.word	0x20000094
 8001354:	20000088 	.word	0x20000088
 8001358:	20000060 	.word	0x20000060
 800135c:	40012000 	.word	0x40012000
 8001360:	20000274 	.word	0x20000274
 8001364:	200000f8 	.word	0x200000f8
 8001368:	200000bc 	.word	0x200000bc
	MA_min_val = 4095;
 800136c:	49b2      	ldr	r1, [pc, #712]	; (8001638 <main+0x8e0>)
	ADC1->SR &= ~0x10;
 800136e:	4eb3      	ldr	r6, [pc, #716]	; (800163c <main+0x8e4>)
	  		if(probability_match(&savedCoins[i], &current_coin) >= criticalCertainty){
 8001370:	eddf 9ab3 	vldr	s19, [pc, #716]	; 8001640 <main+0x8e8>
	MA_min_val = 4095;
 8001374:	f640 72ff 	movw	r2, #4095	; 0xfff
 8001378:	600a      	str	r2, [r1, #0]
	MF_max_val = 0;
 800137a:	4ab2      	ldr	r2, [pc, #712]	; (8001644 <main+0x8ec>)
	EF_min_val = 65535;
 800137c:	49b2      	ldr	r1, [pc, #712]	; (8001648 <main+0x8f0>)
	MF_max_val = 0;
 800137e:	2300      	movs	r3, #0
 8001380:	6013      	str	r3, [r2, #0]
	EF_min_val = 65535;
 8001382:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001386:	600a      	str	r2, [r1, #0]
	MF_rdy = 0;
 8001388:	f888 3000 	strb.w	r3, [r8]
	EF_rdy = 0;
 800138c:	703b      	strb	r3, [r7, #0]
	ADC1->SR &= ~0x10;
 800138e:	6833      	ldr	r3, [r6, #0]
 8001390:	f023 0310 	bic.w	r3, r3, #16
 8001394:	6033      	str	r3, [r6, #0]
	  while(!coin_inserted){
 8001396:	4bad      	ldr	r3, [pc, #692]	; (800164c <main+0x8f4>)
 8001398:	781b      	ldrb	r3, [r3, #0]
 800139a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800139e:	2b00      	cmp	r3, #0
 80013a0:	f040 80c7 	bne.w	8001532 <main+0x7da>
		  if(MF_rdy == 1)
 80013a4:	f898 1000 	ldrb.w	r1, [r8]
 80013a8:	2901      	cmp	r1, #1
 80013aa:	f000 809b 	beq.w	80014e4 <main+0x78c>
	  	  if(EF_rdy == 1)
 80013ae:	783b      	ldrb	r3, [r7, #0]
 80013b0:	2b01      	cmp	r3, #1
 80013b2:	d072      	beq.n	800149a <main+0x742>
	array_pointer[*(index)] = new_value;
 80013b4:	49a6      	ldr	r1, [pc, #664]	; (8001650 <main+0x8f8>)
	  	  if(MA_rdy){
 80013b6:	6833      	ldr	r3, [r6, #0]
	  		  MA_new_val = ADC1->DR;
 80013b8:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
 80013ba:	f8c9 3000 	str.w	r3, [r9]
	array_pointer[*(index)] = new_value;
 80013be:	780b      	ldrb	r3, [r1, #0]
	float sum = 0;
 80013c0:	eddf 7aa4 	vldr	s15, [pc, #656]	; 8001654 <main+0x8fc>
	array_pointer[*(index)] = new_value;
 80013c4:	4608      	mov	r0, r1
	*(index) = *(index) + 1;
 80013c6:	3301      	adds	r3, #1
	*(index) %= moving_average_size;
 80013c8:	f003 0307 	and.w	r3, r3, #7
	array_pointer[*(index)] = new_value;
 80013cc:	7809      	ldrb	r1, [r1, #0]
	*(index) %= moving_average_size;
 80013ce:	7003      	strb	r3, [r0, #0]
	array_pointer[*(index)] = new_value;
 80013d0:	9802      	ldr	r0, [sp, #8]
	  		  MA_avg = moving_avg(&MA_mov_avg_index, MA_mov_avg, MA_new_val);
 80013d2:	f8d9 3000 	ldr.w	r3, [r9]
	array_pointer[*(index)] = new_value;
 80013d6:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
 80013da:	4b9f      	ldr	r3, [pc, #636]	; (8001658 <main+0x900>)
 80013dc:	9302      	str	r3, [sp, #8]
		sum += array_pointer[sum_index];
 80013de:	ecb3 7a01 	vldmia	r3!, {s14}
	for(sum_index=0;sum_index<moving_average_size;sum_index++){
 80013e2:	3201      	adds	r2, #1
		sum += array_pointer[sum_index];
 80013e4:	eeb8 7a47 	vcvt.f32.u32	s14, s14
	for(sum_index=0;sum_index<moving_average_size;sum_index++){
 80013e8:	b2d2      	uxtb	r2, r2
 80013ea:	2a08      	cmp	r2, #8
		sum += array_pointer[sum_index];
 80013ec:	ee77 7a87 	vadd.f32	s15, s15, s14
	for(sum_index=0;sum_index<moving_average_size;sum_index++){
 80013f0:	d1f5      	bne.n	80013de <main+0x686>
	sum /= (float)moving_average_size;
 80013f2:	eeb4 7a00 	vmov.f32	s14, #64	; 0x3e000000  0.125
 80013f6:	ee67 7a87 	vmul.f32	s15, s15, s14
	  		  MA_avg = moving_avg(&MA_mov_avg_index, MA_mov_avg, MA_new_val);
 80013fa:	4b98      	ldr	r3, [pc, #608]	; (800165c <main+0x904>)
 80013fc:	edc3 7a00 	vstr	s15, [r3]
 8001400:	e7c9      	b.n	8001396 <main+0x63e>
		  if(abs(MF_avg - MF_new_val)/MF_avg < 0.01) {
 8001402:	4a97      	ldr	r2, [pc, #604]	; (8001660 <main+0x908>)
		  MF_rdy = 0;
 8001404:	f888 3000 	strb.w	r3, [r8]
		  if(abs(MF_avg - MF_new_val)/MF_avg < 0.01) {
 8001408:	4b96      	ldr	r3, [pc, #600]	; (8001664 <main+0x90c>)
 800140a:	ed93 7a00 	vldr	s14, [r3]
 800140e:	edd2 7a00 	vldr	s15, [r2]
 8001412:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001416:	ee77 7a67 	vsub.f32	s15, s14, s15
 800141a:	ee17 0a90 	vmov	r0, s15
 800141e:	f7ff f83f 	bl	80004a0 <__aeabi_f2d>
 8001422:	ec41 0b10 	vmov	d0, r0, r1
 8001426:	f002 f86d 	bl	8003504 <abs>
 800142a:	4b8e      	ldr	r3, [pc, #568]	; (8001664 <main+0x90c>)
 800142c:	ee07 0a90 	vmov	s15, r0
 8001430:	ed93 7a00 	vldr	s14, [r3]
 8001434:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001438:	eec7 7a87 	vdiv.f32	s15, s15, s14
 800143c:	ee17 0a90 	vmov	r0, s15
 8001440:	f7ff f82e 	bl	80004a0 <__aeabi_f2d>
 8001444:	a37a      	add	r3, pc, #488	; (adr r3, 8001630 <main+0x8d8>)
 8001446:	e9d3 2300 	ldrd	r2, r3, [r3]
 800144a:	f7ff f8e1 	bl	8000610 <__aeabi_dcmplt>
 800144e:	b110      	cbz	r0, 8001456 <main+0x6fe>
			  MF_sensor_output_stable = 1;
 8001450:	4b85      	ldr	r3, [pc, #532]	; (8001668 <main+0x910>)
 8001452:	f883 a000 	strb.w	sl, [r3]
	array_pointer[*(index)] = new_value;
 8001456:	4a85      	ldr	r2, [pc, #532]	; (800166c <main+0x914>)
	float sum = 0;
 8001458:	eddf 7a7e 	vldr	s15, [pc, #504]	; 8001654 <main+0x8fc>
	array_pointer[*(index)] = new_value;
 800145c:	7813      	ldrb	r3, [r2, #0]
 800145e:	4611      	mov	r1, r2
	*(index) = *(index) + 1;
 8001460:	3301      	adds	r3, #1
	*(index) %= moving_average_size;
 8001462:	f003 0307 	and.w	r3, r3, #7
	array_pointer[*(index)] = new_value;
 8001466:	7812      	ldrb	r2, [r2, #0]
	*(index) %= moving_average_size;
 8001468:	700b      	strb	r3, [r1, #0]
		  MF_avg = moving_avg(&MF_mov_avg_index, MF_mov_avg, MF_new_val);
 800146a:	4b7d      	ldr	r3, [pc, #500]	; (8001660 <main+0x908>)
	array_pointer[*(index)] = new_value;
 800146c:	9900      	ldr	r1, [sp, #0]
		  MF_avg = moving_avg(&MF_mov_avg_index, MF_mov_avg, MF_new_val);
 800146e:	681b      	ldr	r3, [r3, #0]
	array_pointer[*(index)] = new_value;
 8001470:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8001474:	4a7e      	ldr	r2, [pc, #504]	; (8001670 <main+0x918>)
 8001476:	9200      	str	r2, [sp, #0]
	for(sum_index=0;sum_index<moving_average_size;sum_index++){
 8001478:	2300      	movs	r3, #0
		sum += array_pointer[sum_index];
 800147a:	ecb2 7a01 	vldmia	r2!, {s14}
	for(sum_index=0;sum_index<moving_average_size;sum_index++){
 800147e:	3301      	adds	r3, #1
		sum += array_pointer[sum_index];
 8001480:	eeb8 7a47 	vcvt.f32.u32	s14, s14
	for(sum_index=0;sum_index<moving_average_size;sum_index++){
 8001484:	b2db      	uxtb	r3, r3
 8001486:	2b08      	cmp	r3, #8
		sum += array_pointer[sum_index];
 8001488:	ee77 7a87 	vadd.f32	s15, s15, s14
	for(sum_index=0;sum_index<moving_average_size;sum_index++){
 800148c:	d1f5      	bne.n	800147a <main+0x722>
	sum /= (float)moving_average_size;
 800148e:	ee67 7a88 	vmul.f32	s15, s15, s16
		  MF_avg = moving_avg(&MF_mov_avg_index, MF_mov_avg, MF_new_val);
 8001492:	4b74      	ldr	r3, [pc, #464]	; (8001664 <main+0x90c>)
 8001494:	edc3 7a00 	vstr	s15, [r3]
 8001498:	e694      	b.n	80011c4 <main+0x46c>
	array_pointer[*(index)] = new_value;
 800149a:	4876      	ldr	r0, [pc, #472]	; (8001674 <main+0x91c>)
	float sum = 0;
 800149c:	eddf 7a6d 	vldr	s15, [pc, #436]	; 8001654 <main+0x8fc>
	array_pointer[*(index)] = new_value;
 80014a0:	7801      	ldrb	r1, [r0, #0]
 80014a2:	f890 c000 	ldrb.w	ip, [r0]
	*(index) = *(index) + 1;
 80014a6:	3101      	adds	r1, #1
	*(index) %= moving_average_size;
 80014a8:	f001 0107 	and.w	r1, r1, #7
 80014ac:	7001      	strb	r1, [r0, #0]
	  		  EF_rdy = 0;
 80014ae:	2300      	movs	r3, #0
	  		  EF_avg = moving_avg(&EF_mov_avg_index, EF_mov_avg, EF_new_val);
 80014b0:	4971      	ldr	r1, [pc, #452]	; (8001678 <main+0x920>)
	array_pointer[*(index)] = new_value;
 80014b2:	9801      	ldr	r0, [sp, #4]
	  		  EF_rdy = 0;
 80014b4:	703b      	strb	r3, [r7, #0]
	  		  EF_avg = moving_avg(&EF_mov_avg_index, EF_mov_avg, EF_new_val);
 80014b6:	6809      	ldr	r1, [r1, #0]
	array_pointer[*(index)] = new_value;
 80014b8:	f840 102c 	str.w	r1, [r0, ip, lsl #2]
 80014bc:	496f      	ldr	r1, [pc, #444]	; (800167c <main+0x924>)
 80014be:	9101      	str	r1, [sp, #4]
		sum += array_pointer[sum_index];
 80014c0:	ecb1 7a01 	vldmia	r1!, {s14}
	for(sum_index=0;sum_index<moving_average_size;sum_index++){
 80014c4:	3301      	adds	r3, #1
		sum += array_pointer[sum_index];
 80014c6:	eeb8 7a47 	vcvt.f32.u32	s14, s14
	for(sum_index=0;sum_index<moving_average_size;sum_index++){
 80014ca:	b2db      	uxtb	r3, r3
 80014cc:	2b08      	cmp	r3, #8
		sum += array_pointer[sum_index];
 80014ce:	ee77 7a87 	vadd.f32	s15, s15, s14
	for(sum_index=0;sum_index<moving_average_size;sum_index++){
 80014d2:	d1f5      	bne.n	80014c0 <main+0x768>
	sum /= (float)moving_average_size;
 80014d4:	eeb4 7a00 	vmov.f32	s14, #64	; 0x3e000000  0.125
 80014d8:	ee67 7a87 	vmul.f32	s15, s15, s14
	  		  EF_avg = moving_avg(&EF_mov_avg_index, EF_mov_avg, EF_new_val);
 80014dc:	4b68      	ldr	r3, [pc, #416]	; (8001680 <main+0x928>)
 80014de:	edc3 7a00 	vstr	s15, [r3]
 80014e2:	e767      	b.n	80013b4 <main+0x65c>
	array_pointer[*(index)] = new_value;
 80014e4:	4961      	ldr	r1, [pc, #388]	; (800166c <main+0x914>)
	  		  MF_rdy = 0;
 80014e6:	f888 3000 	strb.w	r3, [r8]
	array_pointer[*(index)] = new_value;
 80014ea:	780b      	ldrb	r3, [r1, #0]
	float sum = 0;
 80014ec:	eddf 7a59 	vldr	s15, [pc, #356]	; 8001654 <main+0x8fc>
	array_pointer[*(index)] = new_value;
 80014f0:	4608      	mov	r0, r1
	*(index) = *(index) + 1;
 80014f2:	3301      	adds	r3, #1
	*(index) %= moving_average_size;
 80014f4:	f003 0307 	and.w	r3, r3, #7
	array_pointer[*(index)] = new_value;
 80014f8:	7809      	ldrb	r1, [r1, #0]
	*(index) %= moving_average_size;
 80014fa:	7003      	strb	r3, [r0, #0]
	  		  MF_avg = moving_avg(&MF_mov_avg_index, MF_mov_avg, MF_new_val);
 80014fc:	4b58      	ldr	r3, [pc, #352]	; (8001660 <main+0x908>)
	array_pointer[*(index)] = new_value;
 80014fe:	9800      	ldr	r0, [sp, #0]
	  		  MF_avg = moving_avg(&MF_mov_avg_index, MF_mov_avg, MF_new_val);
 8001500:	681b      	ldr	r3, [r3, #0]
	array_pointer[*(index)] = new_value;
 8001502:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
 8001506:	4b5a      	ldr	r3, [pc, #360]	; (8001670 <main+0x918>)
 8001508:	9300      	str	r3, [sp, #0]
 800150a:	4619      	mov	r1, r3
	for(sum_index=0;sum_index<moving_average_size;sum_index++){
 800150c:	4613      	mov	r3, r2
		sum += array_pointer[sum_index];
 800150e:	ecb1 7a01 	vldmia	r1!, {s14}
	for(sum_index=0;sum_index<moving_average_size;sum_index++){
 8001512:	3301      	adds	r3, #1
		sum += array_pointer[sum_index];
 8001514:	eeb8 7a47 	vcvt.f32.u32	s14, s14
	for(sum_index=0;sum_index<moving_average_size;sum_index++){
 8001518:	b2db      	uxtb	r3, r3
 800151a:	2b08      	cmp	r3, #8
		sum += array_pointer[sum_index];
 800151c:	ee77 7a87 	vadd.f32	s15, s15, s14
	for(sum_index=0;sum_index<moving_average_size;sum_index++){
 8001520:	d1f5      	bne.n	800150e <main+0x7b6>
	sum /= (float)moving_average_size;
 8001522:	eeb4 7a00 	vmov.f32	s14, #64	; 0x3e000000  0.125
 8001526:	ee67 7a87 	vmul.f32	s15, s15, s14
	  		  MF_avg = moving_avg(&MF_mov_avg_index, MF_mov_avg, MF_new_val);
 800152a:	4b4e      	ldr	r3, [pc, #312]	; (8001664 <main+0x90c>)
 800152c:	edc3 7a00 	vstr	s15, [r3]
 8001530:	e73d      	b.n	80013ae <main+0x656>
		  coin_inserted = 0;
 8001532:	2300      	movs	r3, #0
 8001534:	e00c      	b.n	8001550 <main+0x7f8>
	  	  if(EF_rdy == 1)
 8001536:	783a      	ldrb	r2, [r7, #0]
 8001538:	2a01      	cmp	r2, #1
 800153a:	d023      	beq.n	8001584 <main+0x82c>
	  	  if(MA_rdy){
 800153c:	6832      	ldr	r2, [r6, #0]
	  		  MA_new_val = ADC1->DR;
 800153e:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
 8001540:	f8c9 2000 	str.w	r2, [r9]
	  		  if(MA_new_val < MA_min_val){
 8001544:	4a3c      	ldr	r2, [pc, #240]	; (8001638 <main+0x8e0>)
 8001546:	f8d9 1000 	ldr.w	r1, [r9]
 800154a:	6812      	ldr	r2, [r2, #0]
 800154c:	4291      	cmp	r1, r2
 800154e:	d314      	bcc.n	800157a <main+0x822>
	  while(coin_still_present){
 8001550:	4a4c      	ldr	r2, [pc, #304]	; (8001684 <main+0x92c>)
 8001552:	7812      	ldrb	r2, [r2, #0]
 8001554:	b30a      	cbz	r2, 800159a <main+0x842>
		  coin_inserted = 0;
 8001556:	4a3d      	ldr	r2, [pc, #244]	; (800164c <main+0x8f4>)
 8001558:	7013      	strb	r3, [r2, #0]
		  if(MF_rdy == 1)
 800155a:	f898 2000 	ldrb.w	r2, [r8]
 800155e:	2a01      	cmp	r2, #1
 8001560:	d1e9      	bne.n	8001536 <main+0x7de>
	  		  if(MF_new_val < MF_max_val)
 8001562:	483f      	ldr	r0, [pc, #252]	; (8001660 <main+0x908>)
 8001564:	4a37      	ldr	r2, [pc, #220]	; (8001644 <main+0x8ec>)
	  		  MF_rdy = 0;
 8001566:	f888 3000 	strb.w	r3, [r8]
	  		  if(MF_new_val < MF_max_val)
 800156a:	6801      	ldr	r1, [r0, #0]
 800156c:	6812      	ldr	r2, [r2, #0]
 800156e:	4291      	cmp	r1, r2
 8001570:	d2e1      	bcs.n	8001536 <main+0x7de>
	  			  MF_max_val = MF_new_val;
 8001572:	4934      	ldr	r1, [pc, #208]	; (8001644 <main+0x8ec>)
 8001574:	6802      	ldr	r2, [r0, #0]
 8001576:	600a      	str	r2, [r1, #0]
 8001578:	e7dd      	b.n	8001536 <main+0x7de>
	  			  MA_min_val = MA_new_val;
 800157a:	492f      	ldr	r1, [pc, #188]	; (8001638 <main+0x8e0>)
 800157c:	f8d9 2000 	ldr.w	r2, [r9]
 8001580:	600a      	str	r2, [r1, #0]
 8001582:	e7e5      	b.n	8001550 <main+0x7f8>
	  		  if(EF_new_val > EF_min_val)
 8001584:	4a3c      	ldr	r2, [pc, #240]	; (8001678 <main+0x920>)
 8001586:	4830      	ldr	r0, [pc, #192]	; (8001648 <main+0x8f0>)
	  		  EF_rdy = 0;
 8001588:	703b      	strb	r3, [r7, #0]
	  		  if(EF_new_val > EF_min_val)
 800158a:	6811      	ldr	r1, [r2, #0]
 800158c:	6802      	ldr	r2, [r0, #0]
 800158e:	4291      	cmp	r1, r2
 8001590:	d9d4      	bls.n	800153c <main+0x7e4>
	  			  EF_min_val = MF_new_val;
 8001592:	4a33      	ldr	r2, [pc, #204]	; (8001660 <main+0x908>)
 8001594:	6812      	ldr	r2, [r2, #0]
 8001596:	6002      	str	r2, [r0, #0]
 8001598:	e7d0      	b.n	800153c <main+0x7e4>
	  HAL_TIM_Base_Stop_IT(&htim10);
 800159a:	483b      	ldr	r0, [pc, #236]	; (8001688 <main+0x930>)
 800159c:	f001 fdfc 	bl	8003198 <HAL_TIM_Base_Stop_IT>
	  HAL_TIM_Base_Stop_IT(&htim11);
 80015a0:	483a      	ldr	r0, [pc, #232]	; (800168c <main+0x934>)
 80015a2:	f001 fdf9 	bl	8003198 <HAL_TIM_Base_Stop_IT>
	  DA = MA_avg/MA_min_val;
 80015a6:	4b2d      	ldr	r3, [pc, #180]	; (800165c <main+0x904>)
 80015a8:	ed93 5a00 	vldr	s10, [r3]
 80015ac:	4b22      	ldr	r3, [pc, #136]	; (8001638 <main+0x8e0>)
 80015ae:	ed93 6a00 	vldr	s12, [r3]
  	  DF = MF_max_val - MF_avg;
 80015b2:	4b24      	ldr	r3, [pc, #144]	; (8001644 <main+0x8ec>)
 80015b4:	edd3 7a00 	vldr	s15, [r3]
 80015b8:	4b2a      	ldr	r3, [pc, #168]	; (8001664 <main+0x90c>)
 80015ba:	ed93 7a00 	vldr	s14, [r3]
  	  DV = EF_avg/EF_min_val;
 80015be:	4b30      	ldr	r3, [pc, #192]	; (8001680 <main+0x928>)
 80015c0:	edd3 5a00 	vldr	s11, [r3]
 80015c4:	4b20      	ldr	r3, [pc, #128]	; (8001648 <main+0x8f0>)
 80015c6:	edd3 6a00 	vldr	s13, [r3]
  	  if(debug_mode){
 80015ca:	4b31      	ldr	r3, [pc, #196]	; (8001690 <main+0x938>)
 80015cc:	781b      	ldrb	r3, [r3, #0]
 80015ce:	f003 0aff 	and.w	sl, r3, #255	; 0xff
 80015d2:	bb1b      	cbnz	r3, 800161c <main+0x8c4>
  	  }else if(counting_mode){
 80015d4:	4b2f      	ldr	r3, [pc, #188]	; (8001694 <main+0x93c>)
	  DA = MA_avg/MA_min_val;
 80015d6:	eeb8 6a46 	vcvt.f32.u32	s12, s12
  	  DV = EF_avg/EF_min_val;
 80015da:	eef8 6a66 	vcvt.f32.u32	s13, s13
  	  }else if(counting_mode){
 80015de:	781a      	ldrb	r2, [r3, #0]
	  DA = MA_avg/MA_min_val;
 80015e0:	ee85 ba06 	vdiv.f32	s22, s10, s12
  	  }else if(counting_mode){
 80015e4:	f002 0bff 	and.w	fp, r2, #255	; 0xff
  	  DV = EF_avg/EF_min_val;
 80015e8:	eec5 baa6 	vdiv.f32	s23, s11, s13
  	  DF = MF_max_val - MF_avg;
 80015ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
  	  }else if(counting_mode){
 80015f0:	2a00      	cmp	r2, #0
 80015f2:	d157      	bne.n	80016a4 <main+0x94c>
	  }else if(cal_mode){
 80015f4:	4b28      	ldr	r3, [pc, #160]	; (8001698 <main+0x940>)
 80015f6:	781a      	ldrb	r2, [r3, #0]
 80015f8:	b182      	cbz	r2, 800161c <main+0x8c4>
		  if(j == 0){
 80015fa:	4b28      	ldr	r3, [pc, #160]	; (800169c <main+0x944>)
 80015fc:	781a      	ldrb	r2, [r3, #0]
 80015fe:	2a00      	cmp	r2, #0
 8001600:	f040 80ea 	bne.w	80017d8 <main+0xa80>
			  sum = 0;
 8001604:	4a26      	ldr	r2, [pc, #152]	; (80016a0 <main+0x948>)
 8001606:	2300      	movs	r3, #0
 8001608:	6013      	str	r3, [r2, #0]
		  if(i == 9){
 800160a:	7823      	ldrb	r3, [r4, #0]
 800160c:	2b09      	cmp	r3, #9
 800160e:	d105      	bne.n	800161c <main+0x8c4>
			  counting_mode = 1;
 8001610:	4a20      	ldr	r2, [pc, #128]	; (8001694 <main+0x93c>)
 8001612:	2301      	movs	r3, #1
 8001614:	7013      	strb	r3, [r2, #0]
			  cal_mode = 0;
 8001616:	4a20      	ldr	r2, [pc, #128]	; (8001698 <main+0x940>)
 8001618:	2300      	movs	r3, #0
 800161a:	7013      	strb	r3, [r2, #0]
  	HAL_TIM_Base_Start_IT(&htim10);
 800161c:	481a      	ldr	r0, [pc, #104]	; (8001688 <main+0x930>)
 800161e:	f001 fd87 	bl	8003130 <HAL_TIM_Base_Start_IT>
  	HAL_TIM_Base_Start_IT(&htim11);
 8001622:	481a      	ldr	r0, [pc, #104]	; (800168c <main+0x934>)
 8001624:	f001 fd84 	bl	8003130 <HAL_TIM_Base_Start_IT>
	  while(!coin_inserted){
 8001628:	e6b5      	b.n	8001396 <main+0x63e>
 800162a:	bf00      	nop
 800162c:	f3af 8000 	nop.w
 8001630:	47ae147b 	.word	0x47ae147b
 8001634:	3f847ae1 	.word	0x3f847ae1
 8001638:	20000004 	.word	0x20000004
 800163c:	40012000 	.word	0x40012000
 8001640:	3f666666 	.word	0x3f666666
 8001644:	200000cc 	.word	0x200000cc
 8001648:	20000000 	.word	0x20000000
 800164c:	200000fb 	.word	0x200000fb
 8001650:	200000b8 	.word	0x200000b8
 8001654:	00000000 	.word	0x00000000
 8001658:	20000098 	.word	0x20000098
 800165c:	20000094 	.word	0x20000094
 8001660:	200000f4 	.word	0x200000f4
 8001664:	200000c8 	.word	0x200000c8
 8001668:	200000f9 	.word	0x200000f9
 800166c:	200000f0 	.word	0x200000f0
 8001670:	200000d0 	.word	0x200000d0
 8001674:	20000084 	.word	0x20000084
 8001678:	20000088 	.word	0x20000088
 800167c:	20000064 	.word	0x20000064
 8001680:	20000060 	.word	0x20000060
 8001684:	200000fc 	.word	0x200000fc
 8001688:	2000019c 	.word	0x2000019c
 800168c:	200001e4 	.word	0x200001e4
 8001690:	20000028 	.word	0x20000028
 8001694:	200000fd 	.word	0x200000fd
 8001698:	200000fa 	.word	0x200000fa
 800169c:	20000305 	.word	0x20000305
 80016a0:	200003ac 	.word	0x200003ac
	  	  for(i = 0;i<8;i++){
 80016a4:	f884 a000 	strb.w	sl, [r4]
 80016a8:	46d3      	mov	fp, sl
 80016aa:	f8cd a00c 	str.w	sl, [sp, #12]
	df_probability = 1 - abs(coin1->df - coin2->df)/coin1->df;
 80016ae:	ee37 aa67 	vsub.f32	s20, s14, s15
	if(da_probability <= 0 || df_probability <= 0  || dv_probability <= 0) return 0;
 80016b2:	eeb7 9a00 	vmov.f32	s18, #112	; 0x3f800000  1.0
	  	  for(i = 0;i<8;i++){
 80016b6:	46aa      	mov	sl, r5
 80016b8:	e009      	b.n	80016ce <main+0x976>
 80016ba:	f10b 0b01 	add.w	fp, fp, #1
 80016be:	fa5f fb8b 	uxtb.w	fp, fp
 80016c2:	f1bb 0f08 	cmp.w	fp, #8
 80016c6:	f10a 0a14 	add.w	sl, sl, #20
 80016ca:	f000 809f 	beq.w	800180c <main+0xab4>
	da_probability = 1 - abs(coin1->da - coin2->da)/coin1->da;
 80016ce:	ed9a 8a03 	vldr	s16, [sl, #12]
 80016d2:	ee78 7a4b 	vsub.f32	s15, s16, s22
 80016d6:	ee17 0a90 	vmov	r0, s15
 80016da:	f7fe fee1 	bl	80004a0 <__aeabi_f2d>
 80016de:	ec41 0b10 	vmov	d0, r0, r1
 80016e2:	f001 ff0f 	bl	8003504 <abs>
 80016e6:	ee07 0a90 	vmov	s15, r0
 80016ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016ee:	eec7 aa88 	vdiv.f32	s21, s15, s16
	if(da_probability <= 0 || df_probability <= 0  || dv_probability <= 0) return 0;
 80016f2:	eef4 aac9 	vcmpe.f32	s21, s18
 80016f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016fa:	dade      	bge.n	80016ba <main+0x962>
	df_probability = 1 - abs(coin1->df - coin2->df)/coin1->df;
 80016fc:	ed9a ca02 	vldr	s24, [sl, #8]
 8001700:	ee7a 7a0c 	vadd.f32	s15, s20, s24
 8001704:	ee17 0a90 	vmov	r0, s15
 8001708:	f7fe feca 	bl	80004a0 <__aeabi_f2d>
 800170c:	ec41 0b10 	vmov	d0, r0, r1
 8001710:	f001 fef8 	bl	8003504 <abs>
 8001714:	ee07 0a90 	vmov	s15, r0
 8001718:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800171c:	ee87 8a8c 	vdiv.f32	s16, s15, s24
	if(da_probability <= 0 || df_probability <= 0  || dv_probability <= 0) return 0;
 8001720:	eeb4 8ac9 	vcmpe.f32	s16, s18
 8001724:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001728:	dac7      	bge.n	80016ba <main+0x962>
	dv_probability = 1 - abs(coin1->dv - coin2->dv)/coin1->dv;
 800172a:	ed9a ca04 	vldr	s24, [sl, #16]
 800172e:	ee7c 7a6b 	vsub.f32	s15, s24, s23
	da_probability = 1 - abs(coin1->da - coin2->da)/coin1->da;
 8001732:	ee79 aa6a 	vsub.f32	s21, s18, s21
	dv_probability = 1 - abs(coin1->dv - coin2->dv)/coin1->dv;
 8001736:	ee17 0a90 	vmov	r0, s15
 800173a:	f7fe feb1 	bl	80004a0 <__aeabi_f2d>
 800173e:	ec41 0b10 	vmov	d0, r0, r1
 8001742:	f001 fedf 	bl	8003504 <abs>
 8001746:	ee07 0a90 	vmov	s15, r0
 800174a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
	  			j++;
 800174e:	9b03      	ldr	r3, [sp, #12]
	dv_probability = 1 - abs(coin1->dv - coin2->dv)/coin1->dv;
 8001750:	eec7 6a0c 	vdiv.f32	s13, s14, s24
	  			j++;
 8001754:	3301      	adds	r3, #1
	df_probability = 1 - abs(coin1->df - coin2->df)/coin1->df;
 8001756:	ee79 7a48 	vsub.f32	s15, s18, s16
	if(da_probability <= 0 || df_probability <= 0  || dv_probability <= 0) return 0;
 800175a:	eef4 6ac9 	vcmpe.f32	s13, s18
 800175e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	dv_probability = 1 - abs(coin1->dv - coin2->dv)/coin1->dv;
 8001762:	ee39 6a66 	vsub.f32	s12, s18, s13
	if(da_probability <= 0 || df_probability <= 0  || dv_probability <= 0) return 0;
 8001766:	daa8      	bge.n	80016ba <main+0x962>
	return da_probability * MAWeight + df_probability * MFWeight + dv_probability * EFWeight;
 8001768:	4a55      	ldr	r2, [pc, #340]	; (80018c0 <main+0xb68>)
 800176a:	edd2 6a00 	vldr	s13, [r2]
 800176e:	4a55      	ldr	r2, [pc, #340]	; (80018c4 <main+0xb6c>)
 8001770:	edd2 5a00 	vldr	s11, [r2]
 8001774:	4a54      	ldr	r2, [pc, #336]	; (80018c8 <main+0xb70>)
 8001776:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800177a:	ed92 7a00 	vldr	s14, [r2]
 800177e:	eeea 7aa6 	vfma.f32	s15, s21, s13
 8001782:	eee6 7a07 	vfma.f32	s15, s12, s14
	  		if(probability_match(&savedCoins[i], &current_coin) >= criticalCertainty){
 8001786:	eef4 7ae9 	vcmpe.f32	s15, s19
 800178a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800178e:	db94      	blt.n	80016ba <main+0x962>
	  			j++;
 8001790:	b2db      	uxtb	r3, r3
	  		if(j > 1)break;
 8001792:	2b02      	cmp	r3, #2
	  			current_coin.value = savedCoins[i].value;
 8001794:	edda 8a01 	vldr	s17, [sl, #4]
	  			j++;
 8001798:	9303      	str	r3, [sp, #12]
	  		if(j > 1)break;
 800179a:	d18e      	bne.n	80016ba <main+0x962>
 800179c:	4b4b      	ldr	r3, [pc, #300]	; (80018cc <main+0xb74>)
 800179e:	f8dd a00c 	ldr.w	sl, [sp, #12]
 80017a2:	f883 a000 	strb.w	sl, [r3]
 80017a6:	f884 b000 	strb.w	fp, [r4]
	  		HAL_Delay(1000);
 80017aa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80017ae:	f000 fb21 	bl	8001df4 <HAL_Delay>
	MA_min_val = 4095;
 80017b2:	4947      	ldr	r1, [pc, #284]	; (80018d0 <main+0xb78>)
 80017b4:	f640 72ff 	movw	r2, #4095	; 0xfff
 80017b8:	600a      	str	r2, [r1, #0]
	MF_max_val = 0;
 80017ba:	4a46      	ldr	r2, [pc, #280]	; (80018d4 <main+0xb7c>)
	EF_min_val = 65535;
 80017bc:	4946      	ldr	r1, [pc, #280]	; (80018d8 <main+0xb80>)
	MF_max_val = 0;
 80017be:	2300      	movs	r3, #0
 80017c0:	6013      	str	r3, [r2, #0]
	EF_min_val = 65535;
 80017c2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80017c6:	600a      	str	r2, [r1, #0]
	MF_rdy = 0;
 80017c8:	f888 3000 	strb.w	r3, [r8]
	EF_rdy = 0;
 80017cc:	703b      	strb	r3, [r7, #0]
	ADC1->SR &= ~0x10;
 80017ce:	6833      	ldr	r3, [r6, #0]
 80017d0:	f023 0310 	bic.w	r3, r3, #16
 80017d4:	6033      	str	r3, [r6, #0]
}
 80017d6:	e721      	b.n	800161c <main+0x8c4>
		  }else if(j < 5){
 80017d8:	2a04      	cmp	r2, #4
			  sum_DV += DV;
 80017da:	4b40      	ldr	r3, [pc, #256]	; (80018dc <main+0xb84>)
		  }else if(j < 5){
 80017dc:	d83a      	bhi.n	8001854 <main+0xafc>
			  sum_DF += DF;
 80017de:	4a40      	ldr	r2, [pc, #256]	; (80018e0 <main+0xb88>)
			  sum_DA += DA;
 80017e0:	4940      	ldr	r1, [pc, #256]	; (80018e4 <main+0xb8c>)
			  sum_DV += DV;
 80017e2:	edd3 5a00 	vldr	s11, [r3]
			  sum_DF += DF;
 80017e6:	ed92 6a00 	vldr	s12, [r2]
			  sum_DA += DA;
 80017ea:	edd1 6a00 	vldr	s13, [r1]
  	  DF = MF_max_val - MF_avg;
 80017ee:	ee77 7ac7 	vsub.f32	s15, s15, s14
			  sum_DV += DV;
 80017f2:	ee75 baab 	vadd.f32	s23, s11, s23
			  sum_DF += DF;
 80017f6:	ee36 7a27 	vadd.f32	s14, s12, s15
			  sum_DA += DA;
 80017fa:	ee76 7a8b 	vadd.f32	s15, s13, s22
			  sum_DV += DV;
 80017fe:	edc3 ba00 	vstr	s23, [r3]
			  sum_DF += DF;
 8001802:	ed82 7a00 	vstr	s14, [r2]
			  sum_DA += DA;
 8001806:	edc1 7a00 	vstr	s15, [r1]
 800180a:	e6fe      	b.n	800160a <main+0x8b2>
 800180c:	f8dd a00c 	ldr.w	sl, [sp, #12]
 8001810:	4b2e      	ldr	r3, [pc, #184]	; (80018cc <main+0xb74>)
 8001812:	f884 b000 	strb.w	fp, [r4]
	  	  if(j == 1){
 8001816:	f1ba 0f01 	cmp.w	sl, #1
 800181a:	f883 a000 	strb.w	sl, [r3]
 800181e:	d1c4      	bne.n	80017aa <main+0xa52>
	  		sum += current_coin.value;
 8001820:	4b31      	ldr	r3, [pc, #196]	; (80018e8 <main+0xb90>)
 8001822:	ed93 0a00 	vldr	s0, [r3]
 8001826:	ee38 0a80 	vadd.f32	s0, s17, s0
 800182a:	ed83 0a00 	vstr	s0, [r3]
	  		display_total_update(sum);
 800182e:	f7ff f97b 	bl	8000b28 <display_total_update>
	servo2_timer = (ang*120)+7440;
 8001832:	4b2e      	ldr	r3, [pc, #184]	; (80018ec <main+0xb94>)
 8001834:	f641 5110 	movw	r1, #7440	; 0x1d10
	  		HAL_Delay(1000);
 8001838:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
	servo2_timer = (ang*120)+7440;
 800183c:	8019      	strh	r1, [r3, #0]
	  		HAL_Delay(1000);
 800183e:	f000 fad9 	bl	8001df4 <HAL_Delay>
	  		HAL_Delay(1000);
 8001842:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001846:	f000 fad5 	bl	8001df4 <HAL_Delay>
	servo2_timer = (ang*120)+7440;
 800184a:	4a28      	ldr	r2, [pc, #160]	; (80018ec <main+0xb94>)
 800184c:	f244 7340 	movw	r3, #18240	; 0x4740
 8001850:	8013      	strh	r3, [r2, #0]
}
 8001852:	e7ae      	b.n	80017b2 <main+0xa5a>
			  sum_DV /= 5;
 8001854:	edd3 7a00 	vldr	s15, [r3]
 8001858:	ed9f 6a25 	vldr	s12, [pc, #148]	; 80018f0 <main+0xb98>
			  sum_DF /= 5;
 800185c:	4a20      	ldr	r2, [pc, #128]	; (80018e0 <main+0xb88>)
			  sum_DA/= 5;
 800185e:	4921      	ldr	r1, [pc, #132]	; (80018e4 <main+0xb8c>)
			  sum_DF /= 5;
 8001860:	ed92 7a00 	vldr	s14, [r2]
			  sum_DA/= 5;
 8001864:	edd1 6a00 	vldr	s13, [r1]
			  savedCoins[i].da = sum_DA;
 8001868:	7820      	ldrb	r0, [r4, #0]
			  sum_DV /= 5;
 800186a:	ee67 7a86 	vmul.f32	s15, s15, s12
			  sum_DF /= 5;
 800186e:	ee27 7a06 	vmul.f32	s14, s14, s12
			  sum_DA/= 5;
 8001872:	ee66 6a86 	vmul.f32	s13, s13, s12
			  sum_DV /= 5;
 8001876:	edc3 7a00 	vstr	s15, [r3]
			  savedCoins[i].value = coin_values[i];
 800187a:	4b1e      	ldr	r3, [pc, #120]	; (80018f4 <main+0xb9c>)
			  sum_DF /= 5;
 800187c:	ed82 7a00 	vstr	s14, [r2]
			  sum_DA/= 5;
 8001880:	edc1 6a00 	vstr	s13, [r1]
			  savedCoins[i].value = coin_values[i];
 8001884:	eb03 0280 	add.w	r2, r3, r0, lsl #2
			  savedCoins[i].da = sum_DA;
 8001888:	2114      	movs	r1, #20
 800188a:	fb00 f101 	mul.w	r1, r0, r1
			  savedCoins[i].value = coin_values[i];
 800188e:	f8d2 c000 	ldr.w	ip, [r2]
			  savedCoins[i].da = sum_DA;
 8001892:	186a      	adds	r2, r5, r1
			  Write_coin((uint8_t *)(&savedCoins[i]), savedCoins[i].coinID);
 8001894:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001898:	5c69      	ldrb	r1, [r5, r1]
			  savedCoins[i].value = coin_values[i];
 800189a:	f8c2 c004 	str.w	ip, [r2, #4]
			  Write_coin((uint8_t *)(&savedCoins[i]), savedCoins[i].coinID);
 800189e:	eb05 0080 	add.w	r0, r5, r0, lsl #2
			  savedCoins[i].da = sum_DA;
 80018a2:	edc2 6a03 	vstr	s13, [r2, #12]
			  savedCoins[i].df = sum_DF;
 80018a6:	ed82 7a02 	vstr	s14, [r2, #8]
			  savedCoins[i].dv = sum_DV;
 80018aa:	edc2 7a04 	vstr	s15, [r2, #16]
			  Write_coin((uint8_t *)(&savedCoins[i]), savedCoins[i].coinID);
 80018ae:	f7ff f9d5 	bl	8000c5c <Write_coin>
			  j = 0;
 80018b2:	4b06      	ldr	r3, [pc, #24]	; (80018cc <main+0xb74>)
 80018b4:	f883 b000 	strb.w	fp, [r3]
			  i++;
 80018b8:	7823      	ldrb	r3, [r4, #0]
 80018ba:	3301      	adds	r3, #1
 80018bc:	7023      	strb	r3, [r4, #0]
 80018be:	e6a4      	b.n	800160a <main+0x8b2>
 80018c0:	20000090 	.word	0x20000090
 80018c4:	200000c4 	.word	0x200000c4
 80018c8:	2000005c 	.word	0x2000005c
 80018cc:	20000305 	.word	0x20000305
 80018d0:	20000004 	.word	0x20000004
 80018d4:	200000cc 	.word	0x200000cc
 80018d8:	20000000 	.word	0x20000000
 80018dc:	200003b8 	.word	0x200003b8
 80018e0:	200003b4 	.word	0x200003b4
 80018e4:	200003b0 	.word	0x200003b0
 80018e8:	200003ac 	.word	0x200003ac
 80018ec:	2000002c 	.word	0x2000002c
 80018f0:	3e4ccccd 	.word	0x3e4ccccd
 80018f4:	20000008 	.word	0x20000008

080018f8 <HAL_TIM_PeriodElapsedCallback>:
	  if (htim == &htim2) {
 80018f8:	4b1f      	ldr	r3, [pc, #124]	; (8001978 <HAL_TIM_PeriodElapsedCallback+0x80>)
 80018fa:	4298      	cmp	r0, r3
{
 80018fc:	b510      	push	{r4, lr}
	  if (htim == &htim2) {
 80018fe:	d012      	beq.n	8001926 <HAL_TIM_PeriodElapsedCallback+0x2e>
	  if(htim == &htim5){
 8001900:	4b1e      	ldr	r3, [pc, #120]	; (800197c <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001902:	4298      	cmp	r0, r3
 8001904:	d000      	beq.n	8001908 <HAL_TIM_PeriodElapsedCallback+0x10>
}
 8001906:	bd10      	pop	{r4, pc}
	    if(servo2_state == 1){
 8001908:	4c1d      	ldr	r4, [pc, #116]	; (8001980 <HAL_TIM_PeriodElapsedCallback+0x88>)
	      HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, 0);
 800190a:	481e      	ldr	r0, [pc, #120]	; (8001984 <HAL_TIM_PeriodElapsedCallback+0x8c>)
	    if(servo2_state == 1){
 800190c:	7823      	ldrb	r3, [r4, #0]
 800190e:	2b01      	cmp	r3, #1
 8001910:	d026      	beq.n	8001960 <HAL_TIM_PeriodElapsedCallback+0x68>
	      HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, 1);
 8001912:	2201      	movs	r2, #1
 8001914:	2108      	movs	r1, #8
 8001916:	f000 fe5d 	bl	80025d4 <HAL_GPIO_WritePin>
	      TIM5->ARR = 240000;
 800191a:	4b1b      	ldr	r3, [pc, #108]	; (8001988 <HAL_TIM_PeriodElapsedCallback+0x90>)
 800191c:	4a1b      	ldr	r2, [pc, #108]	; (800198c <HAL_TIM_PeriodElapsedCallback+0x94>)
	      servo2_state = 1;
 800191e:	2101      	movs	r1, #1
 8001920:	7021      	strb	r1, [r4, #0]
	      TIM5->ARR = 240000;
 8001922:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8001924:	bd10      	pop	{r4, pc}
	    if(servo1_state == 1){
 8001926:	4c1a      	ldr	r4, [pc, #104]	; (8001990 <HAL_TIM_PeriodElapsedCallback+0x98>)
	      HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2, 0);
 8001928:	4816      	ldr	r0, [pc, #88]	; (8001984 <HAL_TIM_PeriodElapsedCallback+0x8c>)
	    if(servo1_state == 1){
 800192a:	7823      	ldrb	r3, [r4, #0]
 800192c:	2b01      	cmp	r3, #1
 800192e:	d00a      	beq.n	8001946 <HAL_TIM_PeriodElapsedCallback+0x4e>
	      HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2, 1);
 8001930:	2201      	movs	r2, #1
 8001932:	2104      	movs	r1, #4
 8001934:	f000 fe4e 	bl	80025d4 <HAL_GPIO_WritePin>
	      TIM2->ARR = 240000;
 8001938:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
	      servo1_state = 1;
 800193c:	2101      	movs	r1, #1
	      TIM2->ARR = 240000;
 800193e:	4a13      	ldr	r2, [pc, #76]	; (800198c <HAL_TIM_PeriodElapsedCallback+0x94>)
	      servo1_state = 1;
 8001940:	7021      	strb	r1, [r4, #0]
	      TIM2->ARR = 240000;
 8001942:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8001944:	bd10      	pop	{r4, pc}
	      HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2, 0);
 8001946:	2200      	movs	r2, #0
 8001948:	2104      	movs	r1, #4
 800194a:	f000 fe43 	bl	80025d4 <HAL_GPIO_WritePin>
	      servo1_state = 0;
 800194e:	2200      	movs	r2, #0
	      TIM2->ARR = servo1_timer;
 8001950:	4b10      	ldr	r3, [pc, #64]	; (8001994 <HAL_TIM_PeriodElapsedCallback+0x9c>)
	      servo1_state = 0;
 8001952:	7022      	strb	r2, [r4, #0]
	      TIM2->ARR = servo1_timer;
 8001954:	881b      	ldrh	r3, [r3, #0]
 8001956:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800195a:	b29b      	uxth	r3, r3
 800195c:	62d3      	str	r3, [r2, #44]	; 0x2c
}
 800195e:	bd10      	pop	{r4, pc}
	      HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, 0);
 8001960:	2200      	movs	r2, #0
 8001962:	2108      	movs	r1, #8
 8001964:	f000 fe36 	bl	80025d4 <HAL_GPIO_WritePin>
	      servo2_state = 0;
 8001968:	2200      	movs	r2, #0
	      TIM5->ARR = servo2_timer;
 800196a:	4b0b      	ldr	r3, [pc, #44]	; (8001998 <HAL_TIM_PeriodElapsedCallback+0xa0>)
	      servo2_state = 0;
 800196c:	7022      	strb	r2, [r4, #0]
	      TIM5->ARR = servo2_timer;
 800196e:	881b      	ldrh	r3, [r3, #0]
 8001970:	4a05      	ldr	r2, [pc, #20]	; (8001988 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8001972:	b29b      	uxth	r3, r3
 8001974:	62d3      	str	r3, [r2, #44]	; 0x2c
}
 8001976:	bd10      	pop	{r4, pc}
 8001978:	2000022c 	.word	0x2000022c
 800197c:	20000274 	.word	0x20000274
 8001980:	200003a9 	.word	0x200003a9
 8001984:	40021000 	.word	0x40021000
 8001988:	40000c00 	.word	0x40000c00
 800198c:	0003a980 	.word	0x0003a980
 8001990:	200003a8 	.word	0x200003a8
 8001994:	2000002a 	.word	0x2000002a
 8001998:	2000002c 	.word	0x2000002c

0800199c <HAL_GPIO_EXTI_Callback>:
  if(GPIO_Pin == GPIO_PIN_6) {
 800199c:	2840      	cmp	r0, #64	; 0x40
 800199e:	d024      	beq.n	80019ea <HAL_GPIO_EXTI_Callback+0x4e>
  if(GPIO_Pin == GPIO_PIN_4) {
 80019a0:	2810      	cmp	r0, #16
 80019a2:	d10d      	bne.n	80019c0 <HAL_GPIO_EXTI_Callback+0x24>
	  EF_new_val = TIM11->CNT;
 80019a4:	4b1c      	ldr	r3, [pc, #112]	; (8001a18 <HAL_GPIO_EXTI_Callback+0x7c>)
 80019a6:	491d      	ldr	r1, [pc, #116]	; (8001a1c <HAL_GPIO_EXTI_Callback+0x80>)
 80019a8:	6a58      	ldr	r0, [r3, #36]	; 0x24
	  EF_rdy = 1;
 80019aa:	4a1d      	ldr	r2, [pc, #116]	; (8001a20 <HAL_GPIO_EXTI_Callback+0x84>)
{
 80019ac:	b410      	push	{r4}
	  EF_new_val = TIM11->CNT;
 80019ae:	6008      	str	r0, [r1, #0]
	  TIM11->CNT &= 0x00;
 80019b0:	2000      	movs	r0, #0
	  EF_rdy = 1;
 80019b2:	2101      	movs	r1, #1
	  TIM11->CNT &= 0x00;
 80019b4:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 80019b6:	6258      	str	r0, [r3, #36]	; 0x24
	  EF_rdy = 1;
 80019b8:	7011      	strb	r1, [r2, #0]
}
 80019ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 80019be:	4770      	bx	lr
  if(GPIO_Pin == GPIO_PIN_0){
 80019c0:	2801      	cmp	r0, #1
 80019c2:	d10a      	bne.n	80019da <HAL_GPIO_EXTI_Callback+0x3e>
	  if(!debug_mode){
 80019c4:	4b17      	ldr	r3, [pc, #92]	; (8001a24 <HAL_GPIO_EXTI_Callback+0x88>)
 80019c6:	781b      	ldrb	r3, [r3, #0]
 80019c8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80019cc:	b923      	cbnz	r3, 80019d8 <HAL_GPIO_EXTI_Callback+0x3c>
		  cal_mode = 1;
 80019ce:	4916      	ldr	r1, [pc, #88]	; (8001a28 <HAL_GPIO_EXTI_Callback+0x8c>)
		  counting_mode = 0;
 80019d0:	4b16      	ldr	r3, [pc, #88]	; (8001a2c <HAL_GPIO_EXTI_Callback+0x90>)
		  cal_mode = 1;
 80019d2:	7008      	strb	r0, [r1, #0]
		  counting_mode = 0;
 80019d4:	701a      	strb	r2, [r3, #0]
 80019d6:	4770      	bx	lr
 80019d8:	4770      	bx	lr
  if(GPIO_Pin == GPIO_PIN_1){
 80019da:	2802      	cmp	r0, #2
 80019dc:	d115      	bne.n	8001a0a <HAL_GPIO_EXTI_Callback+0x6e>
  	  coin_inserted = 1;
 80019de:	4914      	ldr	r1, [pc, #80]	; (8001a30 <HAL_GPIO_EXTI_Callback+0x94>)
  	  coin_still_present = 1;
 80019e0:	4a14      	ldr	r2, [pc, #80]	; (8001a34 <HAL_GPIO_EXTI_Callback+0x98>)
  	  coin_inserted = 1;
 80019e2:	2301      	movs	r3, #1
 80019e4:	700b      	strb	r3, [r1, #0]
  	  coin_still_present = 1;
 80019e6:	7013      	strb	r3, [r2, #0]
 80019e8:	4770      	bx	lr
	  MF_rdy = 1;
 80019ea:	4a13      	ldr	r2, [pc, #76]	; (8001a38 <HAL_GPIO_EXTI_Callback+0x9c>)
	  MF_new_val = TIM10->CNT;
 80019ec:	4b13      	ldr	r3, [pc, #76]	; (8001a3c <HAL_GPIO_EXTI_Callback+0xa0>)
	  MF_rdy = 1;
 80019ee:	2101      	movs	r1, #1
 80019f0:	7011      	strb	r1, [r2, #0]
	  MF_new_val = TIM10->CNT;
 80019f2:	4a13      	ldr	r2, [pc, #76]	; (8001a40 <HAL_GPIO_EXTI_Callback+0xa4>)
 80019f4:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80019f6:	6011      	str	r1, [r2, #0]
  	  ADC1->CR2 |= 1 << 30; //start ADC conversion
 80019f8:	4a12      	ldr	r2, [pc, #72]	; (8001a44 <HAL_GPIO_EXTI_Callback+0xa8>)
  	  TIM10->CNT &= 0x00; //reset timer counter
 80019fa:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80019fc:	2100      	movs	r1, #0
 80019fe:	6259      	str	r1, [r3, #36]	; 0x24
  	  ADC1->CR2 |= 1 << 30; //start ADC conversion
 8001a00:	6893      	ldr	r3, [r2, #8]
 8001a02:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001a06:	6093      	str	r3, [r2, #8]
 8001a08:	4770      	bx	lr
  if(GPIO_Pin == GPIO_PIN_2){
 8001a0a:	2804      	cmp	r0, #4
 8001a0c:	d103      	bne.n	8001a16 <HAL_GPIO_EXTI_Callback+0x7a>
	  coin_still_present = 0;
 8001a0e:	4b09      	ldr	r3, [pc, #36]	; (8001a34 <HAL_GPIO_EXTI_Callback+0x98>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	701a      	strb	r2, [r3, #0]
}
 8001a14:	4770      	bx	lr
 8001a16:	4770      	bx	lr
 8001a18:	40014800 	.word	0x40014800
 8001a1c:	20000088 	.word	0x20000088
 8001a20:	2000008c 	.word	0x2000008c
 8001a24:	20000028 	.word	0x20000028
 8001a28:	200000fa 	.word	0x200000fa
 8001a2c:	200000fd 	.word	0x200000fd
 8001a30:	200000fb 	.word	0x200000fb
 8001a34:	200000fc 	.word	0x200000fc
 8001a38:	200000f8 	.word	0x200000f8
 8001a3c:	40014400 	.word	0x40014400
 8001a40:	200000f4 	.word	0x200000f4
 8001a44:	40012000 	.word	0x40012000

08001a48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a48:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a4a:	4b0c      	ldr	r3, [pc, #48]	; (8001a7c <HAL_MspInit+0x34>)
 8001a4c:	2100      	movs	r1, #0
 8001a4e:	9100      	str	r1, [sp, #0]
 8001a50:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001a52:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001a56:	645a      	str	r2, [r3, #68]	; 0x44
 8001a58:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001a5a:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001a5e:	9200      	str	r2, [sp, #0]
 8001a60:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a62:	9101      	str	r1, [sp, #4]
 8001a64:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a66:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001a6a:	641a      	str	r2, [r3, #64]	; 0x40
 8001a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a72:	9301      	str	r3, [sp, #4]
 8001a74:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a76:	b002      	add	sp, #8
 8001a78:	4770      	bx	lr
 8001a7a:	bf00      	nop
 8001a7c:	40023800 	.word	0x40023800

08001a80 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001a80:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 8001a82:	4a19      	ldr	r2, [pc, #100]	; (8001ae8 <HAL_ADC_MspInit+0x68>)
 8001a84:	6801      	ldr	r1, [r0, #0]
{
 8001a86:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a88:	2300      	movs	r3, #0
  if(hadc->Instance==ADC1)
 8001a8a:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a8c:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8001a90:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8001a94:	9306      	str	r3, [sp, #24]
  if(hadc->Instance==ADC1)
 8001a96:	d002      	beq.n	8001a9e <HAL_ADC_MspInit+0x1e>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001a98:	b009      	add	sp, #36	; 0x24
 8001a9a:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001a9e:	f502 328c 	add.w	r2, r2, #71680	; 0x11800
 8001aa2:	9300      	str	r3, [sp, #0]
 8001aa4:	6c50      	ldr	r0, [r2, #68]	; 0x44
 8001aa6:	f440 7080 	orr.w	r0, r0, #256	; 0x100
 8001aaa:	6450      	str	r0, [r2, #68]	; 0x44
 8001aac:	6c50      	ldr	r0, [r2, #68]	; 0x44
 8001aae:	f400 7080 	and.w	r0, r0, #256	; 0x100
 8001ab2:	9000      	str	r0, [sp, #0]
 8001ab4:	9800      	ldr	r0, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ab6:	9301      	str	r3, [sp, #4]
 8001ab8:	6b13      	ldr	r3, [r2, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aba:	480c      	ldr	r0, [pc, #48]	; (8001aec <HAL_ADC_MspInit+0x6c>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001abc:	f043 0301 	orr.w	r3, r3, #1
 8001ac0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ac2:	6b13      	ldr	r3, [r2, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001ac4:	ed9f 7b06 	vldr	d7, [pc, #24]	; 8001ae0 <HAL_ADC_MspInit+0x60>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ac8:	f003 0301 	and.w	r3, r3, #1
 8001acc:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ace:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001ad0:	ed8d 7b02 	vstr	d7, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ad4:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ad6:	f000 fc8b 	bl	80023f0 <HAL_GPIO_Init>
}
 8001ada:	b009      	add	sp, #36	; 0x24
 8001adc:	f85d fb04 	ldr.w	pc, [sp], #4
 8001ae0:	00000002 	.word	0x00000002
 8001ae4:	00000003 	.word	0x00000003
 8001ae8:	40012000 	.word	0x40012000
 8001aec:	40020000 	.word	0x40020000

08001af0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001af0:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hi2c->Instance==I2C1)
 8001af2:	4b18      	ldr	r3, [pc, #96]	; (8001b54 <HAL_I2C_MspInit+0x64>)
 8001af4:	6802      	ldr	r2, [r0, #0]
{
 8001af6:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001af8:	2400      	movs	r4, #0
  if(hi2c->Instance==I2C1)
 8001afa:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001afc:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8001b00:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8001b04:	9406      	str	r4, [sp, #24]
  if(hi2c->Instance==I2C1)
 8001b06:	d001      	beq.n	8001b0c <HAL_I2C_MspInit+0x1c>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001b08:	b009      	add	sp, #36	; 0x24
 8001b0a:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b0c:	4d12      	ldr	r5, [pc, #72]	; (8001b58 <HAL_I2C_MspInit+0x68>)
 8001b0e:	9400      	str	r4, [sp, #0]
 8001b10:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b12:	4812      	ldr	r0, [pc, #72]	; (8001b5c <HAL_I2C_MspInit+0x6c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b14:	f043 0302 	orr.w	r3, r3, #2
 8001b18:	632b      	str	r3, [r5, #48]	; 0x30
 8001b1a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8001b1c:	f003 0302 	and.w	r3, r3, #2
 8001b20:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001b22:	22c0      	movs	r2, #192	; 0xc0
 8001b24:	2312      	movs	r3, #18
 8001b26:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b2a:	2303      	movs	r3, #3
 8001b2c:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b2e:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b30:	2304      	movs	r3, #4
 8001b32:	9306      	str	r3, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b34:	9a00      	ldr	r2, [sp, #0]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b36:	f000 fc5b 	bl	80023f0 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b3a:	9401      	str	r4, [sp, #4]
 8001b3c:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8001b3e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001b42:	642b      	str	r3, [r5, #64]	; 0x40
 8001b44:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8001b46:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b4a:	9301      	str	r3, [sp, #4]
 8001b4c:	9b01      	ldr	r3, [sp, #4]
}
 8001b4e:	b009      	add	sp, #36	; 0x24
 8001b50:	bd30      	pop	{r4, r5, pc}
 8001b52:	bf00      	nop
 8001b54:	40005400 	.word	0x40005400
 8001b58:	40023800 	.word	0x40023800
 8001b5c:	40020400 	.word	0x40020400

08001b60 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b60:	b500      	push	{lr}
  if(htim_base->Instance==TIM2)
 8001b62:	6803      	ldr	r3, [r0, #0]
 8001b64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 8001b68:	b087      	sub	sp, #28
  if(htim_base->Instance==TIM2)
 8001b6a:	d024      	beq.n	8001bb6 <HAL_TIM_Base_MspInit+0x56>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM5)
 8001b6c:	4a3b      	ldr	r2, [pc, #236]	; (8001c5c <HAL_TIM_Base_MspInit+0xfc>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d038      	beq.n	8001be4 <HAL_TIM_Base_MspInit+0x84>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
  else if(htim_base->Instance==TIM9)
 8001b72:	4a3b      	ldr	r2, [pc, #236]	; (8001c60 <HAL_TIM_Base_MspInit+0x100>)
 8001b74:	4293      	cmp	r3, r2
 8001b76:	d05a      	beq.n	8001c2e <HAL_TIM_Base_MspInit+0xce>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }
  else if(htim_base->Instance==TIM10)
 8001b78:	4a3a      	ldr	r2, [pc, #232]	; (8001c64 <HAL_TIM_Base_MspInit+0x104>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d005      	beq.n	8001b8a <HAL_TIM_Base_MspInit+0x2a>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }
  else if(htim_base->Instance==TIM11)
 8001b7e:	4a3a      	ldr	r2, [pc, #232]	; (8001c68 <HAL_TIM_Base_MspInit+0x108>)
 8001b80:	4293      	cmp	r3, r2
 8001b82:	d045      	beq.n	8001c10 <HAL_TIM_Base_MspInit+0xb0>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8001b84:	b007      	add	sp, #28
 8001b86:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM10_CLK_ENABLE();
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	4b37      	ldr	r3, [pc, #220]	; (8001c6c <HAL_TIM_Base_MspInit+0x10c>)
 8001b8e:	9204      	str	r2, [sp, #16]
 8001b90:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8001b92:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8001b96:	6459      	str	r1, [r3, #68]	; 0x44
 8001b98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b9e:	9304      	str	r3, [sp, #16]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001ba0:	2019      	movs	r0, #25
 8001ba2:	4611      	mov	r1, r2
    __HAL_RCC_TIM10_CLK_ENABLE();
 8001ba4:	9b04      	ldr	r3, [sp, #16]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001ba6:	f000 fab5 	bl	8002114 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001baa:	2019      	movs	r0, #25
}
 8001bac:	b007      	add	sp, #28
 8001bae:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001bb2:	f000 baed 	b.w	8002190 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 8001bbc:	9201      	str	r2, [sp, #4]
 8001bbe:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8001bc0:	f041 0101 	orr.w	r1, r1, #1
 8001bc4:	6419      	str	r1, [r3, #64]	; 0x40
 8001bc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bc8:	f003 0301 	and.w	r3, r3, #1
 8001bcc:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001bce:	201c      	movs	r0, #28
 8001bd0:	4611      	mov	r1, r2
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001bd2:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001bd4:	f000 fa9e 	bl	8002114 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001bd8:	201c      	movs	r0, #28
}
 8001bda:	b007      	add	sp, #28
 8001bdc:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001be0:	f000 bad6 	b.w	8002190 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001be4:	2200      	movs	r2, #0
 8001be6:	4b21      	ldr	r3, [pc, #132]	; (8001c6c <HAL_TIM_Base_MspInit+0x10c>)
 8001be8:	9202      	str	r2, [sp, #8]
 8001bea:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8001bec:	f041 0108 	orr.w	r1, r1, #8
 8001bf0:	6419      	str	r1, [r3, #64]	; 0x40
 8001bf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bf4:	f003 0308 	and.w	r3, r3, #8
 8001bf8:	9302      	str	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8001bfa:	2032      	movs	r0, #50	; 0x32
 8001bfc:	4611      	mov	r1, r2
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001bfe:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8001c00:	f000 fa88 	bl	8002114 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001c04:	2032      	movs	r0, #50	; 0x32
}
 8001c06:	b007      	add	sp, #28
 8001c08:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001c0c:	f000 bac0 	b.w	8002190 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8001c10:	4b16      	ldr	r3, [pc, #88]	; (8001c6c <HAL_TIM_Base_MspInit+0x10c>)
 8001c12:	2200      	movs	r2, #0
 8001c14:	9205      	str	r2, [sp, #20]
 8001c16:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001c18:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001c1c:	645a      	str	r2, [r3, #68]	; 0x44
 8001c1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c20:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001c24:	9305      	str	r3, [sp, #20]
 8001c26:	9b05      	ldr	r3, [sp, #20]
}
 8001c28:	b007      	add	sp, #28
 8001c2a:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM9_CLK_ENABLE();
 8001c2e:	2200      	movs	r2, #0
 8001c30:	4b0e      	ldr	r3, [pc, #56]	; (8001c6c <HAL_TIM_Base_MspInit+0x10c>)
 8001c32:	9203      	str	r2, [sp, #12]
 8001c34:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8001c36:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8001c3a:	6459      	str	r1, [r3, #68]	; 0x44
 8001c3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c42:	9303      	str	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8001c44:	2018      	movs	r0, #24
 8001c46:	4611      	mov	r1, r2
    __HAL_RCC_TIM9_CLK_ENABLE();
 8001c48:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8001c4a:	f000 fa63 	bl	8002114 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8001c4e:	2018      	movs	r0, #24
}
 8001c50:	b007      	add	sp, #28
 8001c52:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001c56:	f000 ba9b 	b.w	8002190 <HAL_NVIC_EnableIRQ>
 8001c5a:	bf00      	nop
 8001c5c:	40000c00 	.word	0x40000c00
 8001c60:	40014000 	.word	0x40014000
 8001c64:	40014400 	.word	0x40014400
 8001c68:	40014800 	.word	0x40014800
 8001c6c:	40023800 	.word	0x40023800

08001c70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c70:	e7fe      	b.n	8001c70 <NMI_Handler>
 8001c72:	bf00      	nop

08001c74 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c74:	e7fe      	b.n	8001c74 <HardFault_Handler>
 8001c76:	bf00      	nop

08001c78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c78:	e7fe      	b.n	8001c78 <MemManage_Handler>
 8001c7a:	bf00      	nop

08001c7c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c7c:	e7fe      	b.n	8001c7c <BusFault_Handler>
 8001c7e:	bf00      	nop

08001c80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c80:	e7fe      	b.n	8001c80 <UsageFault_Handler>
 8001c82:	bf00      	nop

08001c84 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c84:	4770      	bx	lr
 8001c86:	bf00      	nop

08001c88 <DebugMon_Handler>:
 8001c88:	4770      	bx	lr
 8001c8a:	bf00      	nop

08001c8c <PendSV_Handler>:
 8001c8c:	4770      	bx	lr
 8001c8e:	bf00      	nop

08001c90 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c90:	f000 b89e 	b.w	8001dd0 <HAL_IncTick>

08001c94 <EXTI0_IRQHandler>:
void EXTI0_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001c94:	2001      	movs	r0, #1
 8001c96:	f000 bca1 	b.w	80025dc <HAL_GPIO_EXTI_IRQHandler>
 8001c9a:	bf00      	nop

08001c9c <EXTI1_IRQHandler>:
void EXTI1_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8001c9c:	2002      	movs	r0, #2
 8001c9e:	f000 bc9d 	b.w	80025dc <HAL_GPIO_EXTI_IRQHandler>
 8001ca2:	bf00      	nop

08001ca4 <EXTI2_IRQHandler>:
void EXTI2_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8001ca4:	2004      	movs	r0, #4
 8001ca6:	f000 bc99 	b.w	80025dc <HAL_GPIO_EXTI_IRQHandler>
 8001caa:	bf00      	nop

08001cac <EXTI4_IRQHandler>:
void EXTI4_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8001cac:	2010      	movs	r0, #16
 8001cae:	f000 bc95 	b.w	80025dc <HAL_GPIO_EXTI_IRQHandler>
 8001cb2:	bf00      	nop

08001cb4 <EXTI9_5_IRQHandler>:
void EXTI9_5_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8001cb4:	2040      	movs	r0, #64	; 0x40
 8001cb6:	f000 bc91 	b.w	80025dc <HAL_GPIO_EXTI_IRQHandler>
 8001cba:	bf00      	nop

08001cbc <TIM1_BRK_TIM9_IRQHandler>:
void TIM1_BRK_TIM9_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 8001cbc:	4801      	ldr	r0, [pc, #4]	; (8001cc4 <TIM1_BRK_TIM9_IRQHandler+0x8>)
 8001cbe:	f001 bb3b 	b.w	8003338 <HAL_TIM_IRQHandler>
 8001cc2:	bf00      	nop
 8001cc4:	200002bc 	.word	0x200002bc

08001cc8 <TIM1_UP_TIM10_IRQHandler>:
void TIM1_UP_TIM10_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8001cc8:	4801      	ldr	r0, [pc, #4]	; (8001cd0 <TIM1_UP_TIM10_IRQHandler+0x8>)
 8001cca:	f001 bb35 	b.w	8003338 <HAL_TIM_IRQHandler>
 8001cce:	bf00      	nop
 8001cd0:	2000019c 	.word	0x2000019c

08001cd4 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001cd4:	4801      	ldr	r0, [pc, #4]	; (8001cdc <TIM2_IRQHandler+0x8>)
 8001cd6:	f001 bb2f 	b.w	8003338 <HAL_TIM_IRQHandler>
 8001cda:	bf00      	nop
 8001cdc:	2000022c 	.word	0x2000022c

08001ce0 <TIM5_IRQHandler>:
void TIM5_IRQHandler(void)
{
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8001ce0:	4801      	ldr	r0, [pc, #4]	; (8001ce8 <TIM5_IRQHandler+0x8>)
 8001ce2:	f001 bb29 	b.w	8003338 <HAL_TIM_IRQHandler>
 8001ce6:	bf00      	nop
 8001ce8:	20000274 	.word	0x20000274

08001cec <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001cec:	4a03      	ldr	r2, [pc, #12]	; (8001cfc <SystemInit+0x10>)
 8001cee:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001cf2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001cf6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001cfa:	4770      	bx	lr
 8001cfc:	e000ed00 	.word	0xe000ed00

08001d00 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001d00:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001d38 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001d04:	480d      	ldr	r0, [pc, #52]	; (8001d3c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001d06:	490e      	ldr	r1, [pc, #56]	; (8001d40 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001d08:	4a0e      	ldr	r2, [pc, #56]	; (8001d44 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001d0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d0c:	e002      	b.n	8001d14 <LoopCopyDataInit>

08001d0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d12:	3304      	adds	r3, #4

08001d14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d18:	d3f9      	bcc.n	8001d0e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d1a:	4a0b      	ldr	r2, [pc, #44]	; (8001d48 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001d1c:	4c0b      	ldr	r4, [pc, #44]	; (8001d4c <LoopFillZerobss+0x26>)
  movs r3, #0
 8001d1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d20:	e001      	b.n	8001d26 <LoopFillZerobss>

08001d22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d24:	3204      	adds	r2, #4

08001d26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d28:	d3fb      	bcc.n	8001d22 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001d2a:	f7ff ffdf 	bl	8001cec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d2e:	f001 fbed 	bl	800350c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d32:	f7ff f811 	bl	8000d58 <main>
  bx  lr    
 8001d36:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001d38:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001d3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d40:	20000040 	.word	0x20000040
  ldr r2, =_sidata
 8001d44:	080035a8 	.word	0x080035a8
  ldr r2, =_sbss
 8001d48:	20000040 	.word	0x20000040
  ldr r4, =_ebss
 8001d4c:	200003e0 	.word	0x200003e0

08001d50 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d50:	e7fe      	b.n	8001d50 <ADC_IRQHandler>
	...

08001d54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d54:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d56:	4a0e      	ldr	r2, [pc, #56]	; (8001d90 <HAL_InitTick+0x3c>)
 8001d58:	4b0e      	ldr	r3, [pc, #56]	; (8001d94 <HAL_InitTick+0x40>)
 8001d5a:	7812      	ldrb	r2, [r2, #0]
 8001d5c:	681b      	ldr	r3, [r3, #0]
{
 8001d5e:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d60:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001d64:	fbb0 f0f2 	udiv	r0, r0, r2
 8001d68:	fbb3 f0f0 	udiv	r0, r3, r0
 8001d6c:	f000 fa1e 	bl	80021ac <HAL_SYSTICK_Config>
 8001d70:	b908      	cbnz	r0, 8001d76 <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d72:	2d0f      	cmp	r5, #15
 8001d74:	d901      	bls.n	8001d7a <HAL_InitTick+0x26>
    return HAL_ERROR;
 8001d76:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8001d78:	bd38      	pop	{r3, r4, r5, pc}
 8001d7a:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d7c:	4602      	mov	r2, r0
 8001d7e:	4629      	mov	r1, r5
 8001d80:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001d84:	f000 f9c6 	bl	8002114 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d88:	4b03      	ldr	r3, [pc, #12]	; (8001d98 <HAL_InitTick+0x44>)
 8001d8a:	4620      	mov	r0, r4
 8001d8c:	601d      	str	r5, [r3, #0]
}
 8001d8e:	bd38      	pop	{r3, r4, r5, pc}
 8001d90:	20000038 	.word	0x20000038
 8001d94:	20000034 	.word	0x20000034
 8001d98:	2000003c 	.word	0x2000003c

08001d9c <HAL_Init>:
{
 8001d9c:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d9e:	4b0b      	ldr	r3, [pc, #44]	; (8001dcc <HAL_Init+0x30>)
 8001da0:	681a      	ldr	r2, [r3, #0]
 8001da2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001da6:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001da8:	681a      	ldr	r2, [r3, #0]
 8001daa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001dae:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001db0:	681a      	ldr	r2, [r3, #0]
 8001db2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001db6:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001db8:	2003      	movs	r0, #3
 8001dba:	f000 f999 	bl	80020f0 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8001dbe:	200f      	movs	r0, #15
 8001dc0:	f7ff ffc8 	bl	8001d54 <HAL_InitTick>
  HAL_MspInit();
 8001dc4:	f7ff fe40 	bl	8001a48 <HAL_MspInit>
}
 8001dc8:	2000      	movs	r0, #0
 8001dca:	bd08      	pop	{r3, pc}
 8001dcc:	40023c00 	.word	0x40023c00

08001dd0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001dd0:	4a03      	ldr	r2, [pc, #12]	; (8001de0 <HAL_IncTick+0x10>)
 8001dd2:	4b04      	ldr	r3, [pc, #16]	; (8001de4 <HAL_IncTick+0x14>)
 8001dd4:	6811      	ldr	r1, [r2, #0]
 8001dd6:	781b      	ldrb	r3, [r3, #0]
 8001dd8:	440b      	add	r3, r1
 8001dda:	6013      	str	r3, [r2, #0]
}
 8001ddc:	4770      	bx	lr
 8001dde:	bf00      	nop
 8001de0:	200003bc 	.word	0x200003bc
 8001de4:	20000038 	.word	0x20000038

08001de8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001de8:	4b01      	ldr	r3, [pc, #4]	; (8001df0 <HAL_GetTick+0x8>)
 8001dea:	6818      	ldr	r0, [r3, #0]
}
 8001dec:	4770      	bx	lr
 8001dee:	bf00      	nop
 8001df0:	200003bc 	.word	0x200003bc

08001df4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001df4:	b538      	push	{r3, r4, r5, lr}
 8001df6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001df8:	f7ff fff6 	bl	8001de8 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001dfc:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8001dfe:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8001e00:	d002      	beq.n	8001e08 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e02:	4b04      	ldr	r3, [pc, #16]	; (8001e14 <HAL_Delay+0x20>)
 8001e04:	781b      	ldrb	r3, [r3, #0]
 8001e06:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001e08:	f7ff ffee 	bl	8001de8 <HAL_GetTick>
 8001e0c:	1b43      	subs	r3, r0, r5
 8001e0e:	42a3      	cmp	r3, r4
 8001e10:	d3fa      	bcc.n	8001e08 <HAL_Delay+0x14>
  {
  }
}
 8001e12:	bd38      	pop	{r3, r4, r5, pc}
 8001e14:	20000038 	.word	0x20000038

08001e18 <HAL_ADC_Init>:
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001e18:	2800      	cmp	r0, #0
 8001e1a:	f000 809f 	beq.w	8001f5c <HAL_ADC_Init+0x144>
{
 8001e1e:	b538      	push	{r3, r4, r5, lr}
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001e20:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8001e22:	4604      	mov	r4, r0
 8001e24:	b13d      	cbz	r5, 8001e36 <HAL_ADC_Init+0x1e>
    hadc->Lock = HAL_UNLOCKED;
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001e26:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001e28:	06db      	lsls	r3, r3, #27
 8001e2a:	d50c      	bpl.n	8001e46 <HAL_ADC_Init+0x2e>
  {
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    tmp_hal_status = HAL_ERROR;
 8001e32:	2001      	movs	r0, #1

  /* Return function status */
  return tmp_hal_status;
}
 8001e34:	bd38      	pop	{r3, r4, r5, pc}
    HAL_ADC_MspInit(hadc);
 8001e36:	f7ff fe23 	bl	8001a80 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8001e3a:	6465      	str	r5, [r4, #68]	; 0x44
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001e3c:	6c23      	ldr	r3, [r4, #64]	; 0x40
    hadc->Lock = HAL_UNLOCKED;
 8001e3e:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001e42:	06db      	lsls	r3, r3, #27
 8001e44:	d4f2      	bmi.n	8001e2c <HAL_ADC_Init+0x14>
    ADC_STATE_CLR_SET(hadc->State,
 8001e46:	6c23      	ldr	r3, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001e48:	4a48      	ldr	r2, [pc, #288]	; (8001f6c <HAL_ADC_Init+0x154>)
    ADC_STATE_CLR_SET(hadc->State,
 8001e4a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001e4e:	f023 0302 	bic.w	r3, r3, #2
 8001e52:	f043 0302 	orr.w	r3, r3, #2
 8001e56:	6423      	str	r3, [r4, #64]	; 0x40
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001e58:	6851      	ldr	r1, [r2, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001e5a:	6823      	ldr	r3, [r4, #0]
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001e5c:	f421 3140 	bic.w	r1, r1, #196608	; 0x30000
 8001e60:	6051      	str	r1, [r2, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001e62:	6851      	ldr	r1, [r2, #4]
 8001e64:	6860      	ldr	r0, [r4, #4]
 8001e66:	4301      	orrs	r1, r0
 8001e68:	6051      	str	r1, [r2, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001e6a:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001e6c:	6925      	ldr	r5, [r4, #16]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001e6e:	68a0      	ldr	r0, [r4, #8]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001e70:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001e74:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001e76:	6859      	ldr	r1, [r3, #4]
 8001e78:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
 8001e7c:	6059      	str	r1, [r3, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001e7e:	6859      	ldr	r1, [r3, #4]
 8001e80:	f021 7140 	bic.w	r1, r1, #50331648	; 0x3000000
 8001e84:	6059      	str	r1, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001e86:	685a      	ldr	r2, [r3, #4]
 8001e88:	4302      	orrs	r2, r0
 8001e8a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001e8c:	6899      	ldr	r1, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001e8e:	68e0      	ldr	r0, [r4, #12]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001e90:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 8001e94:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001e96:	689a      	ldr	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001e98:	6aa1      	ldr	r1, [r4, #40]	; 0x28
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001e9a:	4302      	orrs	r2, r0
 8001e9c:	609a      	str	r2, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001e9e:	4a34      	ldr	r2, [pc, #208]	; (8001f70 <HAL_ADC_Init+0x158>)
 8001ea0:	4291      	cmp	r1, r2
 8001ea2:	d052      	beq.n	8001f4a <HAL_ADC_Init+0x132>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001ea4:	6898      	ldr	r0, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001ea6:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001ea8:	f020 6070 	bic.w	r0, r0, #251658240	; 0xf000000
 8001eac:	6098      	str	r0, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001eae:	689a      	ldr	r2, [r3, #8]
 8001eb0:	4311      	orrs	r1, r2
 8001eb2:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001eb4:	6899      	ldr	r1, [r3, #8]
 8001eb6:	f021 5140 	bic.w	r1, r1, #805306368	; 0x30000000
 8001eba:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001ebc:	689a      	ldr	r2, [r3, #8]
 8001ebe:	432a      	orrs	r2, r5
 8001ec0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001ec2:	689a      	ldr	r2, [r3, #8]
 8001ec4:	f022 0202 	bic.w	r2, r2, #2
 8001ec8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001eca:	689a      	ldr	r2, [r3, #8]
 8001ecc:	7e21      	ldrb	r1, [r4, #24]
 8001ece:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8001ed2:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001ed4:	f894 2020 	ldrb.w	r2, [r4, #32]
 8001ed8:	2a00      	cmp	r2, #0
 8001eda:	d041      	beq.n	8001f60 <HAL_ADC_Init+0x148>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001edc:	6859      	ldr	r1, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001ede:	6a62      	ldr	r2, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001ee0:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8001ee4:	6059      	str	r1, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001ee6:	6858      	ldr	r0, [r3, #4]
 8001ee8:	f420 4060 	bic.w	r0, r0, #57344	; 0xe000
 8001eec:	6058      	str	r0, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001eee:	1e51      	subs	r1, r2, #1
 8001ef0:	685a      	ldr	r2, [r3, #4]
 8001ef2:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8001ef6:	605a      	str	r2, [r3, #4]
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001ef8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001efa:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001efc:	6965      	ldr	r5, [r4, #20]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001efe:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001f02:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001f04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f06:	3901      	subs	r1, #1
 8001f08:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 8001f0c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001f0e:	6899      	ldr	r1, [r3, #8]
 8001f10:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 8001f14:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001f16:	6899      	ldr	r1, [r3, #8]
 8001f18:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
 8001f1c:	ea41 2142 	orr.w	r1, r1, r2, lsl #9
 8001f20:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001f22:	6899      	ldr	r1, [r3, #8]
 8001f24:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8001f28:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001f2a:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8001f2c:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001f2e:	ea42 2285 	orr.w	r2, r2, r5, lsl #10
 8001f32:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8001f34:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8001f36:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001f38:	f023 0303 	bic.w	r3, r3, #3
 8001f3c:	f043 0301 	orr.w	r3, r3, #1
 8001f40:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8001f42:	2300      	movs	r3, #0
 8001f44:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8001f48:	bd38      	pop	{r3, r4, r5, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001f4a:	689a      	ldr	r2, [r3, #8]
 8001f4c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001f50:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001f52:	689a      	ldr	r2, [r3, #8]
 8001f54:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001f58:	609a      	str	r2, [r3, #8]
 8001f5a:	e7b2      	b.n	8001ec2 <HAL_ADC_Init+0xaa>
    return HAL_ERROR;
 8001f5c:	2001      	movs	r0, #1
}
 8001f5e:	4770      	bx	lr
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001f60:	685a      	ldr	r2, [r3, #4]
 8001f62:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001f66:	605a      	str	r2, [r3, #4]
 8001f68:	e7c6      	b.n	8001ef8 <HAL_ADC_Init+0xe0>
 8001f6a:	bf00      	nop
 8001f6c:	40012300 	.word	0x40012300
 8001f70:	0f000001 	.word	0x0f000001

08001f74 <HAL_ADC_ConfigChannel>:
{
 8001f74:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(hadc);
 8001f76:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001f7a:	b083      	sub	sp, #12
  __IO uint32_t counter = 0U;
 8001f7c:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8001f7e:	2b01      	cmp	r3, #1
  __IO uint32_t counter = 0U;
 8001f80:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8001f82:	f000 809b 	beq.w	80020bc <HAL_ADC_ConfigChannel+0x148>
 8001f86:	2301      	movs	r3, #1
 8001f88:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001f8c:	680c      	ldr	r4, [r1, #0]
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001f8e:	6803      	ldr	r3, [r0, #0]
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001f90:	2c09      	cmp	r4, #9
 8001f92:	d82d      	bhi.n	8001ff0 <HAL_ADC_ConfigChannel+0x7c>
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001f94:	691d      	ldr	r5, [r3, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001f96:	688a      	ldr	r2, [r1, #8]
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001f98:	eb04 0e44 	add.w	lr, r4, r4, lsl #1
 8001f9c:	f04f 0c07 	mov.w	ip, #7
 8001fa0:	fa0c fc0e 	lsl.w	ip, ip, lr
 8001fa4:	ea25 050c 	bic.w	r5, r5, ip
 8001fa8:	611d      	str	r5, [r3, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001faa:	691d      	ldr	r5, [r3, #16]
 8001fac:	fa02 f20e 	lsl.w	r2, r2, lr
 8001fb0:	432a      	orrs	r2, r5
 8001fb2:	611a      	str	r2, [r3, #16]
  if (sConfig->Rank < 7U)
 8001fb4:	684a      	ldr	r2, [r1, #4]
 8001fb6:	2a06      	cmp	r2, #6
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001fb8:	46a4      	mov	ip, r4
  if (sConfig->Rank < 7U)
 8001fba:	d82f      	bhi.n	800201c <HAL_ADC_ConfigChannel+0xa8>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001fbc:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001fc0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001fc2:	3a05      	subs	r2, #5
 8001fc4:	f04f 0e1f 	mov.w	lr, #31
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001fc8:	fa0c fc02 	lsl.w	ip, ip, r2
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001fcc:	fa0e f202 	lsl.w	r2, lr, r2
 8001fd0:	ea21 0202 	bic.w	r2, r1, r2
 8001fd4:	635a      	str	r2, [r3, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001fd6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001fd8:	ea4c 0202 	orr.w	r2, ip, r2
 8001fdc:	635a      	str	r2, [r3, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001fde:	4a3f      	ldr	r2, [pc, #252]	; (80020dc <HAL_ADC_ConfigChannel+0x168>)
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d030      	beq.n	8002046 <HAL_ADC_ConfigChannel+0xd2>
  __HAL_UNLOCK(hadc);
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8001fea:	4618      	mov	r0, r3
}
 8001fec:	b003      	add	sp, #12
 8001fee:	bd30      	pop	{r4, r5, pc}
 8001ff0:	fa1f fc84 	uxth.w	ip, r4
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001ff4:	eb0c 024c 	add.w	r2, ip, ip, lsl #1
 8001ff8:	68dd      	ldr	r5, [r3, #12]
 8001ffa:	f1a2 0e1e 	sub.w	lr, r2, #30
 8001ffe:	2207      	movs	r2, #7
 8002000:	fa02 f20e 	lsl.w	r2, r2, lr
 8002004:	ea25 0202 	bic.w	r2, r5, r2
 8002008:	60da      	str	r2, [r3, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800200a:	688a      	ldr	r2, [r1, #8]
 800200c:	68dd      	ldr	r5, [r3, #12]
 800200e:	fa02 f20e 	lsl.w	r2, r2, lr
 8002012:	432a      	orrs	r2, r5
 8002014:	60da      	str	r2, [r3, #12]
  if (sConfig->Rank < 7U)
 8002016:	684a      	ldr	r2, [r1, #4]
 8002018:	2a06      	cmp	r2, #6
 800201a:	d9cf      	bls.n	8001fbc <HAL_ADC_ConfigChannel+0x48>
  else if (sConfig->Rank < 13U)
 800201c:	2a0c      	cmp	r2, #12
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800201e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  else if (sConfig->Rank < 13U)
 8002022:	d832      	bhi.n	800208a <HAL_ADC_ConfigChannel+0x116>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002024:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002026:	3a23      	subs	r2, #35	; 0x23
 8002028:	251f      	movs	r5, #31
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800202a:	fa0c fc02 	lsl.w	ip, ip, r2
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800202e:	fa05 f202 	lsl.w	r2, r5, r2
 8002032:	ea21 0202 	bic.w	r2, r1, r2
 8002036:	631a      	str	r2, [r3, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002038:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800203a:	ea4c 0202 	orr.w	r2, ip, r2
 800203e:	631a      	str	r2, [r3, #48]	; 0x30
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002040:	4a26      	ldr	r2, [pc, #152]	; (80020dc <HAL_ADC_ConfigChannel+0x168>)
 8002042:	4293      	cmp	r3, r2
 8002044:	d1ce      	bne.n	8001fe4 <HAL_ADC_ConfigChannel+0x70>
 8002046:	2c12      	cmp	r4, #18
 8002048:	d02e      	beq.n	80020a8 <HAL_ADC_ConfigChannel+0x134>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800204a:	4b25      	ldr	r3, [pc, #148]	; (80020e0 <HAL_ADC_ConfigChannel+0x16c>)
 800204c:	429c      	cmp	r4, r3
 800204e:	d138      	bne.n	80020c2 <HAL_ADC_ConfigChannel+0x14e>
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002050:	4a24      	ldr	r2, [pc, #144]	; (80020e4 <HAL_ADC_ConfigChannel+0x170>)
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002052:	4b25      	ldr	r3, [pc, #148]	; (80020e8 <HAL_ADC_ConfigChannel+0x174>)
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002054:	6851      	ldr	r1, [r2, #4]
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002056:	4c25      	ldr	r4, [pc, #148]	; (80020ec <HAL_ADC_ConfigChannel+0x178>)
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002058:	f421 0180 	bic.w	r1, r1, #4194304	; 0x400000
 800205c:	6051      	str	r1, [r2, #4]
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800205e:	6851      	ldr	r1, [r2, #4]
 8002060:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8002064:	6051      	str	r1, [r2, #4]
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	fba4 2303 	umull	r2, r3, r4, r3
 800206c:	0c9b      	lsrs	r3, r3, #18
 800206e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002072:	005b      	lsls	r3, r3, #1
 8002074:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 8002076:	9b01      	ldr	r3, [sp, #4]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d0b3      	beq.n	8001fe4 <HAL_ADC_ConfigChannel+0x70>
        counter--;
 800207c:	9b01      	ldr	r3, [sp, #4]
 800207e:	3b01      	subs	r3, #1
 8002080:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 8002082:	9b01      	ldr	r3, [sp, #4]
 8002084:	2b00      	cmp	r3, #0
 8002086:	d1f9      	bne.n	800207c <HAL_ADC_ConfigChannel+0x108>
 8002088:	e7ac      	b.n	8001fe4 <HAL_ADC_ConfigChannel+0x70>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800208a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800208c:	3a41      	subs	r2, #65	; 0x41
 800208e:	251f      	movs	r5, #31
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002090:	fa0c fc02 	lsl.w	ip, ip, r2
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002094:	fa05 f202 	lsl.w	r2, r5, r2
 8002098:	ea21 0202 	bic.w	r2, r1, r2
 800209c:	62da      	str	r2, [r3, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800209e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020a0:	ea4c 0202 	orr.w	r2, ip, r2
 80020a4:	62da      	str	r2, [r3, #44]	; 0x2c
 80020a6:	e79a      	b.n	8001fde <HAL_ADC_ConfigChannel+0x6a>
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80020a8:	4b0e      	ldr	r3, [pc, #56]	; (80020e4 <HAL_ADC_ConfigChannel+0x170>)
 80020aa:	685a      	ldr	r2, [r3, #4]
 80020ac:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 80020b0:	605a      	str	r2, [r3, #4]
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80020b2:	685a      	ldr	r2, [r3, #4]
 80020b4:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80020b8:	605a      	str	r2, [r3, #4]
 80020ba:	e793      	b.n	8001fe4 <HAL_ADC_ConfigChannel+0x70>
  __HAL_LOCK(hadc);
 80020bc:	2002      	movs	r0, #2
}
 80020be:	b003      	add	sp, #12
 80020c0:	bd30      	pop	{r4, r5, pc}
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80020c2:	2c11      	cmp	r4, #17
 80020c4:	d18e      	bne.n	8001fe4 <HAL_ADC_ConfigChannel+0x70>
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80020c6:	4b07      	ldr	r3, [pc, #28]	; (80020e4 <HAL_ADC_ConfigChannel+0x170>)
 80020c8:	685a      	ldr	r2, [r3, #4]
 80020ca:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 80020ce:	605a      	str	r2, [r3, #4]
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80020d0:	685a      	ldr	r2, [r3, #4]
 80020d2:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80020d6:	605a      	str	r2, [r3, #4]
 80020d8:	e784      	b.n	8001fe4 <HAL_ADC_ConfigChannel+0x70>
 80020da:	bf00      	nop
 80020dc:	40012000 	.word	0x40012000
 80020e0:	10000012 	.word	0x10000012
 80020e4:	40012300 	.word	0x40012300
 80020e8:	20000034 	.word	0x20000034
 80020ec:	431bde83 	.word	0x431bde83

080020f0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020f0:	4907      	ldr	r1, [pc, #28]	; (8002110 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80020f2:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020f4:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020f6:	f64f 00ff 	movw	r0, #63743	; 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020fa:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020fe:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002100:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002102:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002106:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 800210a:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800210c:	4770      	bx	lr
 800210e:	bf00      	nop
 8002110:	e000ed00 	.word	0xe000ed00

08002114 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002114:	4b1c      	ldr	r3, [pc, #112]	; (8002188 <HAL_NVIC_SetPriority+0x74>)
 8002116:	68db      	ldr	r3, [r3, #12]
 8002118:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800211c:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800211e:	f1c3 0e07 	rsb	lr, r3, #7
 8002122:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002126:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800212a:	bf28      	it	cs
 800212c:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002130:	f1bc 0f06 	cmp.w	ip, #6
 8002134:	d91b      	bls.n	800216e <HAL_NVIC_SetPriority+0x5a>
 8002136:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002138:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 800213c:	fa0c fc03 	lsl.w	ip, ip, r3
 8002140:	ea22 020c 	bic.w	r2, r2, ip
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002144:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8002148:	fa0c fc0e 	lsl.w	ip, ip, lr
 800214c:	ea21 010c 	bic.w	r1, r1, ip
 8002150:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8002152:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002154:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 8002158:	db0c      	blt.n	8002174 <HAL_NVIC_SetPriority+0x60>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800215a:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 800215e:	0109      	lsls	r1, r1, #4
 8002160:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8002164:	b2c9      	uxtb	r1, r1
 8002166:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 800216a:	f85d fb04 	ldr.w	pc, [sp], #4
 800216e:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002170:	4613      	mov	r3, r2
 8002172:	e7e7      	b.n	8002144 <HAL_NVIC_SetPriority+0x30>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002174:	4b05      	ldr	r3, [pc, #20]	; (800218c <HAL_NVIC_SetPriority+0x78>)
 8002176:	f000 000f 	and.w	r0, r0, #15
 800217a:	0109      	lsls	r1, r1, #4
 800217c:	4403      	add	r3, r0
 800217e:	b2c9      	uxtb	r1, r1
 8002180:	7619      	strb	r1, [r3, #24]
 8002182:	f85d fb04 	ldr.w	pc, [sp], #4
 8002186:	bf00      	nop
 8002188:	e000ed00 	.word	0xe000ed00
 800218c:	e000ecfc 	.word	0xe000ecfc

08002190 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002190:	2800      	cmp	r0, #0
 8002192:	db08      	blt.n	80021a6 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002194:	0941      	lsrs	r1, r0, #5
 8002196:	4a04      	ldr	r2, [pc, #16]	; (80021a8 <HAL_NVIC_EnableIRQ+0x18>)
 8002198:	f000 001f 	and.w	r0, r0, #31
 800219c:	2301      	movs	r3, #1
 800219e:	fa03 f000 	lsl.w	r0, r3, r0
 80021a2:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80021a6:	4770      	bx	lr
 80021a8:	e000e100 	.word	0xe000e100

080021ac <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021ac:	3801      	subs	r0, #1
 80021ae:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80021b2:	d210      	bcs.n	80021d6 <HAL_SYSTICK_Config+0x2a>
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021b4:	b410      	push	{r4}
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021b6:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021ba:	4c08      	ldr	r4, [pc, #32]	; (80021dc <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021bc:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021be:	f04f 0cf0 	mov.w	ip, #240	; 0xf0
 80021c2:	f884 c023 	strb.w	ip, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021c6:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021c8:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021ca:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021cc:	619a      	str	r2, [r3, #24]
   return SysTick_Config(TicksNumb);
}
 80021ce:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021d2:	6119      	str	r1, [r3, #16]
 80021d4:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80021d6:	2001      	movs	r0, #1
 80021d8:	4770      	bx	lr
 80021da:	bf00      	nop
 80021dc:	e000ed00 	.word	0xe000ed00

080021e0 <FLASH_SetErrorCode>:
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80021e0:	4b21      	ldr	r3, [pc, #132]	; (8002268 <FLASH_SetErrorCode+0x88>)
 80021e2:	68da      	ldr	r2, [r3, #12]
 80021e4:	06d0      	lsls	r0, r2, #27
 80021e6:	d505      	bpl.n	80021f4 <FLASH_SetErrorCode+0x14>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80021e8:	4920      	ldr	r1, [pc, #128]	; (800226c <FLASH_SetErrorCode+0x8c>)
 80021ea:	69ca      	ldr	r2, [r1, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 80021ec:	2010      	movs	r0, #16
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80021ee:	4302      	orrs	r2, r0
 80021f0:	61ca      	str	r2, [r1, #28]
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 80021f2:	60d8      	str	r0, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 80021f4:	4b1c      	ldr	r3, [pc, #112]	; (8002268 <FLASH_SetErrorCode+0x88>)
 80021f6:	68da      	ldr	r2, [r3, #12]
 80021f8:	0691      	lsls	r1, r2, #26
 80021fa:	d506      	bpl.n	800220a <FLASH_SetErrorCode+0x2a>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80021fc:	491b      	ldr	r1, [pc, #108]	; (800226c <FLASH_SetErrorCode+0x8c>)
 80021fe:	69ca      	ldr	r2, [r1, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8002200:	2020      	movs	r0, #32
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8002202:	f042 0208 	orr.w	r2, r2, #8
 8002206:	61ca      	str	r2, [r1, #28]
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8002208:	60d8      	str	r0, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 800220a:	4b17      	ldr	r3, [pc, #92]	; (8002268 <FLASH_SetErrorCode+0x88>)
 800220c:	68da      	ldr	r2, [r3, #12]
 800220e:	0652      	lsls	r2, r2, #25
 8002210:	d506      	bpl.n	8002220 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8002212:	4916      	ldr	r1, [pc, #88]	; (800226c <FLASH_SetErrorCode+0x8c>)
 8002214:	69ca      	ldr	r2, [r1, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8002216:	2040      	movs	r0, #64	; 0x40
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8002218:	f042 0204 	orr.w	r2, r2, #4
 800221c:	61ca      	str	r2, [r1, #28]
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 800221e:	60d8      	str	r0, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8002220:	4b11      	ldr	r3, [pc, #68]	; (8002268 <FLASH_SetErrorCode+0x88>)
 8002222:	68da      	ldr	r2, [r3, #12]
 8002224:	0610      	lsls	r0, r2, #24
 8002226:	d506      	bpl.n	8002236 <FLASH_SetErrorCode+0x56>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8002228:	4910      	ldr	r1, [pc, #64]	; (800226c <FLASH_SetErrorCode+0x8c>)
 800222a:	69ca      	ldr	r2, [r1, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800222c:	2080      	movs	r0, #128	; 0x80
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800222e:	f042 0202 	orr.w	r2, r2, #2
 8002232:	61ca      	str	r2, [r1, #28]
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8002234:	60d8      	str	r0, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8002236:	4b0c      	ldr	r3, [pc, #48]	; (8002268 <FLASH_SetErrorCode+0x88>)
 8002238:	68da      	ldr	r2, [r3, #12]
 800223a:	05d1      	lsls	r1, r2, #23
 800223c:	d507      	bpl.n	800224e <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 800223e:	490b      	ldr	r1, [pc, #44]	; (800226c <FLASH_SetErrorCode+0x8c>)
 8002240:	69ca      	ldr	r2, [r1, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8002242:	f44f 7080 	mov.w	r0, #256	; 0x100
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8002246:	f042 0201 	orr.w	r2, r2, #1
 800224a:	61ca      	str	r2, [r1, #28]
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 800224c:	60d8      	str	r0, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 800224e:	4b06      	ldr	r3, [pc, #24]	; (8002268 <FLASH_SetErrorCode+0x88>)
 8002250:	68da      	ldr	r2, [r3, #12]
 8002252:	0792      	lsls	r2, r2, #30
 8002254:	d506      	bpl.n	8002264 <FLASH_SetErrorCode+0x84>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8002256:	4905      	ldr	r1, [pc, #20]	; (800226c <FLASH_SetErrorCode+0x8c>)
 8002258:	69ca      	ldr	r2, [r1, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 800225a:	2002      	movs	r0, #2
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 800225c:	f042 0220 	orr.w	r2, r2, #32
 8002260:	61ca      	str	r2, [r1, #28]
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8002262:	60d8      	str	r0, [r3, #12]
  }
}
 8002264:	4770      	bx	lr
 8002266:	bf00      	nop
 8002268:	40023c00 	.word	0x40023c00
 800226c:	200003c0 	.word	0x200003c0

08002270 <HAL_FLASH_Program>:
{
 8002270:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  __HAL_LOCK(&pFlash);
 8002274:	4f4d      	ldr	r7, [pc, #308]	; (80023ac <HAL_FLASH_Program+0x13c>)
{
 8002276:	469b      	mov	fp, r3
  __HAL_LOCK(&pFlash);
 8002278:	7e3b      	ldrb	r3, [r7, #24]
 800227a:	2b01      	cmp	r3, #1
 800227c:	d060      	beq.n	8002340 <HAL_FLASH_Program+0xd0>
 800227e:	2301      	movs	r3, #1
 8002280:	763b      	strb	r3, [r7, #24]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002282:	2300      	movs	r3, #0
 8002284:	4681      	mov	r9, r0
 8002286:	468a      	mov	sl, r1
 8002288:	4690      	mov	r8, r2
 800228a:	61fb      	str	r3, [r7, #28]
  tickstart = HAL_GetTick();
 800228c:	f7ff fdac 	bl	8001de8 <HAL_GetTick>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8002290:	4d47      	ldr	r5, [pc, #284]	; (80023b0 <HAL_FLASH_Program+0x140>)
  tickstart = HAL_GetTick();
 8002292:	4604      	mov	r4, r0
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8002294:	f24c 3650 	movw	r6, #50000	; 0xc350
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8002298:	e004      	b.n	80022a4 <HAL_FLASH_Program+0x34>
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 800229a:	f7ff fda5 	bl	8001de8 <HAL_GetTick>
 800229e:	1b00      	subs	r0, r0, r4
 80022a0:	42b0      	cmp	r0, r6
 80022a2:	d848      	bhi.n	8002336 <HAL_FLASH_Program+0xc6>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80022a4:	68eb      	ldr	r3, [r5, #12]
 80022a6:	03d8      	lsls	r0, r3, #15
 80022a8:	d4f7      	bmi.n	800229a <HAL_FLASH_Program+0x2a>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80022aa:	68eb      	ldr	r3, [r5, #12]
 80022ac:	07d9      	lsls	r1, r3, #31
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80022ae:	bf44      	itt	mi
 80022b0:	2301      	movmi	r3, #1
 80022b2:	60eb      	strmi	r3, [r5, #12]
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 80022b4:	4b3e      	ldr	r3, [pc, #248]	; (80023b0 <HAL_FLASH_Program+0x140>)
 80022b6:	68da      	ldr	r2, [r3, #12]
 80022b8:	f412 7ff9 	tst.w	r2, #498	; 0x1f2
 80022bc:	d154      	bne.n	8002368 <HAL_FLASH_Program+0xf8>
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 80022be:	f1b9 0f00 	cmp.w	r9, #0
 80022c2:	d040      	beq.n	8002346 <HAL_FLASH_Program+0xd6>
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80022c4:	f1b9 0f01 	cmp.w	r9, #1
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80022c8:	691a      	ldr	r2, [r3, #16]
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80022ca:	d051      	beq.n	8002370 <HAL_FLASH_Program+0x100>
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80022cc:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80022d0:	611a      	str	r2, [r3, #16]
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80022d2:	f1b9 0f02 	cmp.w	r9, #2
  FLASH->CR |= FLASH_PSIZE_WORD;
 80022d6:	691a      	ldr	r2, [r3, #16]
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80022d8:	d05e      	beq.n	8002398 <HAL_FLASH_Program+0x128>
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 80022da:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 80022de:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 80022e0:	691a      	ldr	r2, [r3, #16]
 80022e2:	f042 0201 	orr.w	r2, r2, #1
 80022e6:	611a      	str	r2, [r3, #16]
  *(__IO uint32_t*)Address = (uint32_t)Data;
 80022e8:	f8ca 8000 	str.w	r8, [sl]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 80022ec:	f3bf 8f6f 	isb	sy
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 80022f0:	f8ca b004 	str.w	fp, [sl, #4]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80022f4:	2300      	movs	r3, #0
 80022f6:	61fb      	str	r3, [r7, #28]
  tickstart = HAL_GetTick();
 80022f8:	f7ff fd76 	bl	8001de8 <HAL_GetTick>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80022fc:	4d2c      	ldr	r5, [pc, #176]	; (80023b0 <HAL_FLASH_Program+0x140>)
  tickstart = HAL_GetTick();
 80022fe:	4604      	mov	r4, r0
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8002300:	f24c 3650 	movw	r6, #50000	; 0xc350
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8002304:	e004      	b.n	8002310 <HAL_FLASH_Program+0xa0>
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8002306:	f7ff fd6f 	bl	8001de8 <HAL_GetTick>
 800230a:	1b00      	subs	r0, r0, r4
 800230c:	42b0      	cmp	r0, r6
 800230e:	d829      	bhi.n	8002364 <HAL_FLASH_Program+0xf4>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8002310:	68eb      	ldr	r3, [r5, #12]
 8002312:	03da      	lsls	r2, r3, #15
 8002314:	d4f7      	bmi.n	8002306 <HAL_FLASH_Program+0x96>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8002316:	68eb      	ldr	r3, [r5, #12]
 8002318:	07db      	lsls	r3, r3, #31
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800231a:	bf44      	itt	mi
 800231c:	2301      	movmi	r3, #1
 800231e:	60eb      	strmi	r3, [r5, #12]
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8002320:	4b23      	ldr	r3, [pc, #140]	; (80023b0 <HAL_FLASH_Program+0x140>)
 8002322:	68d8      	ldr	r0, [r3, #12]
 8002324:	f410 70f9 	ands.w	r0, r0, #498	; 0x1f2
 8002328:	d132      	bne.n	8002390 <HAL_FLASH_Program+0x120>
    FLASH->CR &= (~FLASH_CR_PG);  
 800232a:	4a21      	ldr	r2, [pc, #132]	; (80023b0 <HAL_FLASH_Program+0x140>)
 800232c:	6913      	ldr	r3, [r2, #16]
 800232e:	f023 0301 	bic.w	r3, r3, #1
 8002332:	6113      	str	r3, [r2, #16]
 8002334:	e000      	b.n	8002338 <HAL_FLASH_Program+0xc8>
 8002336:	2003      	movs	r0, #3
  __HAL_UNLOCK(&pFlash);
 8002338:	2300      	movs	r3, #0
 800233a:	763b      	strb	r3, [r7, #24]
}
 800233c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  __HAL_LOCK(&pFlash);
 8002340:	2002      	movs	r0, #2
}
 8002342:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002346:	6919      	ldr	r1, [r3, #16]
 8002348:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 800234c:	6119      	str	r1, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 800234e:	691a      	ldr	r2, [r3, #16]
 8002350:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002352:	6919      	ldr	r1, [r3, #16]
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8002354:	fa5f f888 	uxtb.w	r8, r8
  FLASH->CR |= FLASH_CR_PG;
 8002358:	f041 0101 	orr.w	r1, r1, #1
 800235c:	6119      	str	r1, [r3, #16]
  *(__IO uint8_t*)Address = Data;
 800235e:	f88a 8000 	strb.w	r8, [sl]
}
 8002362:	e7c7      	b.n	80022f4 <HAL_FLASH_Program+0x84>
        return HAL_TIMEOUT;
 8002364:	2003      	movs	r0, #3
 8002366:	e7e0      	b.n	800232a <HAL_FLASH_Program+0xba>
    FLASH_SetErrorCode();
 8002368:	f7ff ff3a 	bl	80021e0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 800236c:	2001      	movs	r0, #1
 800236e:	e7e3      	b.n	8002338 <HAL_FLASH_Program+0xc8>
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002370:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002374:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8002376:	691a      	ldr	r2, [r3, #16]
 8002378:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800237c:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 800237e:	691a      	ldr	r2, [r3, #16]
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8002380:	fa1f f888 	uxth.w	r8, r8
  FLASH->CR |= FLASH_CR_PG;
 8002384:	f042 0201 	orr.w	r2, r2, #1
 8002388:	611a      	str	r2, [r3, #16]
  *(__IO uint16_t*)Address = Data;
 800238a:	f8aa 8000 	strh.w	r8, [sl]
}
 800238e:	e7b1      	b.n	80022f4 <HAL_FLASH_Program+0x84>
    FLASH_SetErrorCode();
 8002390:	f7ff ff26 	bl	80021e0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8002394:	2001      	movs	r0, #1
 8002396:	e7c8      	b.n	800232a <HAL_FLASH_Program+0xba>
  FLASH->CR |= FLASH_PSIZE_WORD;
 8002398:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800239c:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 800239e:	691a      	ldr	r2, [r3, #16]
 80023a0:	f042 0201 	orr.w	r2, r2, #1
 80023a4:	611a      	str	r2, [r3, #16]
  *(__IO uint32_t*)Address = Data;
 80023a6:	f8ca 8000 	str.w	r8, [sl]
}
 80023aa:	e7a3      	b.n	80022f4 <HAL_FLASH_Program+0x84>
 80023ac:	200003c0 	.word	0x200003c0
 80023b0:	40023c00 	.word	0x40023c00

080023b4 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80023b4:	4b06      	ldr	r3, [pc, #24]	; (80023d0 <HAL_FLASH_Unlock+0x1c>)
 80023b6:	691a      	ldr	r2, [r3, #16]
 80023b8:	2a00      	cmp	r2, #0
 80023ba:	db01      	blt.n	80023c0 <HAL_FLASH_Unlock+0xc>
  HAL_StatusTypeDef status = HAL_OK;
 80023bc:	2000      	movs	r0, #0
}
 80023be:	4770      	bx	lr
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80023c0:	4904      	ldr	r1, [pc, #16]	; (80023d4 <HAL_FLASH_Unlock+0x20>)
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80023c2:	4a05      	ldr	r2, [pc, #20]	; (80023d8 <HAL_FLASH_Unlock+0x24>)
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80023c4:	6059      	str	r1, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80023c6:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80023c8:	6918      	ldr	r0, [r3, #16]
  HAL_StatusTypeDef status = HAL_OK;
 80023ca:	0fc0      	lsrs	r0, r0, #31
 80023cc:	4770      	bx	lr
 80023ce:	bf00      	nop
 80023d0:	40023c00 	.word	0x40023c00
 80023d4:	45670123 	.word	0x45670123
 80023d8:	cdef89ab 	.word	0xcdef89ab

080023dc <HAL_FLASH_Lock>:
  FLASH->CR |= FLASH_CR_LOCK;
 80023dc:	4a03      	ldr	r2, [pc, #12]	; (80023ec <HAL_FLASH_Lock+0x10>)
 80023de:	6913      	ldr	r3, [r2, #16]
 80023e0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
}
 80023e4:	2000      	movs	r0, #0
  FLASH->CR |= FLASH_CR_LOCK;
 80023e6:	6113      	str	r3, [r2, #16]
}
 80023e8:	4770      	bx	lr
 80023ea:	bf00      	nop
 80023ec:	40023c00 	.word	0x40023c00

080023f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80023f4:	2200      	movs	r2, #0
 80023f6:	680c      	ldr	r4, [r1, #0]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80023f8:	4e70      	ldr	r6, [pc, #448]	; (80025bc <HAL_GPIO_Init+0x1cc>)
{
 80023fa:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
 80023fc:	4613      	mov	r3, r2
    ioposition = 0x01U << position;
 80023fe:	f04f 0a01 	mov.w	sl, #1
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002402:	4689      	mov	r9, r1
 8002404:	e004      	b.n	8002410 <HAL_GPIO_Init+0x20>
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002406:	3301      	adds	r3, #1
 8002408:	2b10      	cmp	r3, #16
 800240a:	f102 0202 	add.w	r2, r2, #2
 800240e:	d078      	beq.n	8002502 <HAL_GPIO_Init+0x112>
    ioposition = 0x01U << position;
 8002410:	fa0a f103 	lsl.w	r1, sl, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002414:	ea01 0b04 	and.w	fp, r1, r4
    if(iocurrent == ioposition)
 8002418:	43a1      	bics	r1, r4
 800241a:	d1f4      	bne.n	8002406 <HAL_GPIO_Init+0x16>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800241c:	f8d9 c004 	ldr.w	ip, [r9, #4]
 8002420:	f00c 0103 	and.w	r1, ip, #3
 8002424:	1e4d      	subs	r5, r1, #1
 8002426:	2d01      	cmp	r5, #1
 8002428:	d96e      	bls.n	8002508 <HAL_GPIO_Init+0x118>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800242a:	2903      	cmp	r1, #3
 800242c:	f040 80ae 	bne.w	800258c <HAL_GPIO_Init+0x19c>
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002430:	4091      	lsls	r1, r2
 8002432:	43cd      	mvns	r5, r1
      temp = GPIOx->MODER;
 8002434:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002436:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002438:	4329      	orrs	r1, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800243a:	f41c 3f40 	tst.w	ip, #196608	; 0x30000
      GPIOx->MODER = temp;
 800243e:	6001      	str	r1, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002440:	d0e1      	beq.n	8002406 <HAL_GPIO_Init+0x16>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002442:	4d5f      	ldr	r5, [pc, #380]	; (80025c0 <HAL_GPIO_Init+0x1d0>)
 8002444:	2100      	movs	r1, #0
 8002446:	9103      	str	r1, [sp, #12]
 8002448:	6c69      	ldr	r1, [r5, #68]	; 0x44
 800244a:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 800244e:	6469      	str	r1, [r5, #68]	; 0x44
 8002450:	6c69      	ldr	r1, [r5, #68]	; 0x44
 8002452:	f401 4180 	and.w	r1, r1, #16384	; 0x4000
 8002456:	9103      	str	r1, [sp, #12]
 8002458:	9903      	ldr	r1, [sp, #12]
 800245a:	f023 0103 	bic.w	r1, r3, #3
 800245e:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 8002462:	f501 319c 	add.w	r1, r1, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002466:	f003 0703 	and.w	r7, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 800246a:	f8d1 e008 	ldr.w	lr, [r1, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800246e:	00bf      	lsls	r7, r7, #2
 8002470:	250f      	movs	r5, #15
 8002472:	40bd      	lsls	r5, r7
 8002474:	ea2e 0805 	bic.w	r8, lr, r5
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002478:	4d52      	ldr	r5, [pc, #328]	; (80025c4 <HAL_GPIO_Init+0x1d4>)
 800247a:	42a8      	cmp	r0, r5
 800247c:	d017      	beq.n	80024ae <HAL_GPIO_Init+0xbe>
 800247e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002482:	42a8      	cmp	r0, r5
 8002484:	f000 8086 	beq.w	8002594 <HAL_GPIO_Init+0x1a4>
 8002488:	4d4f      	ldr	r5, [pc, #316]	; (80025c8 <HAL_GPIO_Init+0x1d8>)
 800248a:	42a8      	cmp	r0, r5
 800248c:	f000 8087 	beq.w	800259e <HAL_GPIO_Init+0x1ae>
 8002490:	4d4e      	ldr	r5, [pc, #312]	; (80025cc <HAL_GPIO_Init+0x1dc>)
 8002492:	42a8      	cmp	r0, r5
 8002494:	f000 808a 	beq.w	80025ac <HAL_GPIO_Init+0x1bc>
 8002498:	4d4d      	ldr	r5, [pc, #308]	; (80025d0 <HAL_GPIO_Init+0x1e0>)
 800249a:	42a8      	cmp	r0, r5
 800249c:	bf0c      	ite	eq
 800249e:	f04f 0e04 	moveq.w	lr, #4
 80024a2:	f04f 0e07 	movne.w	lr, #7
 80024a6:	fa0e f707 	lsl.w	r7, lr, r7
 80024aa:	ea48 0807 	orr.w	r8, r8, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 80024ae:	f8c1 8008 	str.w	r8, [r1, #8]
        temp = EXTI->RTSR;
 80024b2:	68b1      	ldr	r1, [r6, #8]
        temp &= ~((uint32_t)iocurrent);
 80024b4:	ea6f 070b 	mvn.w	r7, fp
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80024b8:	f41c 1f80 	tst.w	ip, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 80024bc:	bf0c      	ite	eq
 80024be:	4039      	andeq	r1, r7
        {
          temp |= iocurrent;
 80024c0:	ea4b 0101 	orrne.w	r1, fp, r1
        }
        EXTI->RTSR = temp;
 80024c4:	60b1      	str	r1, [r6, #8]

        temp = EXTI->FTSR;
 80024c6:	68f5      	ldr	r5, [r6, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80024c8:	f41c 1f00 	tst.w	ip, #2097152	; 0x200000
        temp &= ~((uint32_t)iocurrent);
 80024cc:	bf0c      	ite	eq
 80024ce:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80024d0:	ea4b 0505 	orrne.w	r5, fp, r5
        }
        EXTI->FTSR = temp;
 80024d4:	60f5      	str	r5, [r6, #12]

        temp = EXTI->EMR;
 80024d6:	6875      	ldr	r5, [r6, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80024d8:	f41c 3f00 	tst.w	ip, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 80024dc:	bf0c      	ite	eq
 80024de:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80024e0:	ea4b 0505 	orrne.w	r5, fp, r5
        }
        EXTI->EMR = temp;
 80024e4:	6075      	str	r5, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80024e6:	6831      	ldr	r1, [r6, #0]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80024e8:	f41c 3f80 	tst.w	ip, #65536	; 0x10000
  for(position = 0U; position < GPIO_NUMBER; position++)
 80024ec:	f103 0301 	add.w	r3, r3, #1
        temp &= ~((uint32_t)iocurrent);
 80024f0:	bf0c      	ite	eq
 80024f2:	4039      	andeq	r1, r7
        {
          temp |= iocurrent;
 80024f4:	ea4b 0101 	orrne.w	r1, fp, r1
  for(position = 0U; position < GPIO_NUMBER; position++)
 80024f8:	2b10      	cmp	r3, #16
        }
        EXTI->IMR = temp;
 80024fa:	6031      	str	r1, [r6, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80024fc:	f102 0202 	add.w	r2, r2, #2
 8002500:	d186      	bne.n	8002410 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002502:	b005      	add	sp, #20
 8002504:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002508:	f8d9 500c 	ldr.w	r5, [r9, #12]
        temp = GPIOx->OSPEEDR; 
 800250c:	6887      	ldr	r7, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800250e:	fa05 f802 	lsl.w	r8, r5, r2
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002512:	2503      	movs	r5, #3
 8002514:	fa05 fe02 	lsl.w	lr, r5, r2
 8002518:	ea27 070e 	bic.w	r7, r7, lr
        temp |= (GPIO_Init->Speed << (position * 2U));
 800251c:	ea48 0707 	orr.w	r7, r8, r7
        GPIOx->OSPEEDR = temp;
 8002520:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8002522:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002524:	ea6f 050e 	mvn.w	r5, lr
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002528:	ea27 0e0b 	bic.w	lr, r7, fp
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800252c:	f3cc 1700 	ubfx	r7, ip, #4, #1
 8002530:	409f      	lsls	r7, r3
 8002532:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8002536:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 8002538:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800253a:	ea07 0e05 	and.w	lr, r7, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800253e:	f8d9 7008 	ldr.w	r7, [r9, #8]
 8002542:	4097      	lsls	r7, r2
 8002544:	ea47 070e 	orr.w	r7, r7, lr
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002548:	2902      	cmp	r1, #2
        GPIOx->PUPDR = temp;
 800254a:	60c7      	str	r7, [r0, #12]
 800254c:	fa01 f102 	lsl.w	r1, r1, r2
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002550:	f47f af70 	bne.w	8002434 <HAL_GPIO_Init+0x44>
        temp = GPIOx->AFR[position >> 3U];
 8002554:	ea4f 0ed3 	mov.w	lr, r3, lsr #3
 8002558:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800255c:	f003 0807 	and.w	r8, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8002560:	f8de 7020 	ldr.w	r7, [lr, #32]
 8002564:	9700      	str	r7, [sp, #0]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002566:	f8d9 7010 	ldr.w	r7, [r9, #16]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800256a:	ea4f 0888 	mov.w	r8, r8, lsl #2
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800256e:	fa07 f708 	lsl.w	r7, r7, r8
 8002572:	9701      	str	r7, [sp, #4]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002574:	270f      	movs	r7, #15
 8002576:	fa07 f808 	lsl.w	r8, r7, r8
 800257a:	9f00      	ldr	r7, [sp, #0]
 800257c:	ea27 0808 	bic.w	r8, r7, r8
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002580:	9f01      	ldr	r7, [sp, #4]
 8002582:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->AFR[position >> 3U] = temp;
 8002586:	f8ce 7020 	str.w	r7, [lr, #32]
 800258a:	e753      	b.n	8002434 <HAL_GPIO_Init+0x44>
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800258c:	2503      	movs	r5, #3
 800258e:	4095      	lsls	r5, r2
 8002590:	43ed      	mvns	r5, r5
 8002592:	e7d1      	b.n	8002538 <HAL_GPIO_Init+0x148>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002594:	fa0a f707 	lsl.w	r7, sl, r7
 8002598:	ea48 0807 	orr.w	r8, r8, r7
 800259c:	e787      	b.n	80024ae <HAL_GPIO_Init+0xbe>
 800259e:	f04f 0e02 	mov.w	lr, #2
 80025a2:	fa0e f707 	lsl.w	r7, lr, r7
 80025a6:	ea48 0807 	orr.w	r8, r8, r7
 80025aa:	e780      	b.n	80024ae <HAL_GPIO_Init+0xbe>
 80025ac:	f04f 0e03 	mov.w	lr, #3
 80025b0:	fa0e f707 	lsl.w	r7, lr, r7
 80025b4:	ea48 0807 	orr.w	r8, r8, r7
 80025b8:	e779      	b.n	80024ae <HAL_GPIO_Init+0xbe>
 80025ba:	bf00      	nop
 80025bc:	40013c00 	.word	0x40013c00
 80025c0:	40023800 	.word	0x40023800
 80025c4:	40020000 	.word	0x40020000
 80025c8:	40020800 	.word	0x40020800
 80025cc:	40020c00 	.word	0x40020c00
 80025d0:	40021000 	.word	0x40021000

080025d4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80025d4:	b902      	cbnz	r2, 80025d8 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80025d6:	0409      	lsls	r1, r1, #16
 80025d8:	6181      	str	r1, [r0, #24]
  }
}
 80025da:	4770      	bx	lr

080025dc <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80025dc:	4a04      	ldr	r2, [pc, #16]	; (80025f0 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 80025de:	6951      	ldr	r1, [r2, #20]
 80025e0:	4201      	tst	r1, r0
 80025e2:	d100      	bne.n	80025e6 <HAL_GPIO_EXTI_IRQHandler+0xa>
 80025e4:	4770      	bx	lr
{
 80025e6:	b508      	push	{r3, lr}
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80025e8:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80025ea:	f7ff f9d7 	bl	800199c <HAL_GPIO_EXTI_Callback>
  }
}
 80025ee:	bd08      	pop	{r3, pc}
 80025f0:	40013c00 	.word	0x40013c00

080025f4 <HAL_I2C_Init>:
{
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80025f4:	2800      	cmp	r0, #0
 80025f6:	f000 80b9 	beq.w	800276c <HAL_I2C_Init+0x178>
{
 80025fa:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80025fc:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002600:	4604      	mov	r4, r0
 8002602:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002606:	2b00      	cmp	r3, #0
 8002608:	f000 8098 	beq.w	800273c <HAL_I2C_Init+0x148>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800260c:	6823      	ldr	r3, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 800260e:	2224      	movs	r2, #36	; 0x24
 8002610:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8002614:	681a      	ldr	r2, [r3, #0]
 8002616:	f022 0201 	bic.w	r2, r2, #1
 800261a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800261c:	681a      	ldr	r2, [r3, #0]
 800261e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002622:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002624:	681a      	ldr	r2, [r3, #0]
 8002626:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800262a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800262c:	f000 fcf2 	bl	8003014 <HAL_RCC_GetPCLK1Freq>

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002630:	6863      	ldr	r3, [r4, #4]
 8002632:	494f      	ldr	r1, [pc, #316]	; (8002770 <HAL_I2C_Init+0x17c>)
 8002634:	428b      	cmp	r3, r1
 8002636:	d84f      	bhi.n	80026d8 <HAL_I2C_Init+0xe4>
 8002638:	4a4e      	ldr	r2, [pc, #312]	; (8002774 <HAL_I2C_Init+0x180>)
 800263a:	4290      	cmp	r0, r2
 800263c:	d97c      	bls.n	8002738 <HAL_I2C_Init+0x144>
  {
    return HAL_ERROR;
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800263e:	4d4e      	ldr	r5, [pc, #312]	; (8002778 <HAL_I2C_Init+0x184>)
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002640:	005a      	lsls	r2, r3, #1
  freqrange = I2C_FREQRANGE(pclk1);
 8002642:	fba5 3500 	umull	r3, r5, r5, r0
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002646:	1e43      	subs	r3, r0, #1
 8002648:	fbb3 f3f2 	udiv	r3, r3, r2
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800264c:	6822      	ldr	r2, [r4, #0]
 800264e:	6850      	ldr	r0, [r2, #4]
 8002650:	f020 003f 	bic.w	r0, r0, #63	; 0x3f
 8002654:	ea40 4095 	orr.w	r0, r0, r5, lsr #18
 8002658:	6050      	str	r0, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 800265a:	0ca9      	lsrs	r1, r5, #18
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800265c:	f101 0c01 	add.w	ip, r1, #1
 8002660:	6a11      	ldr	r1, [r2, #32]
 8002662:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 8002666:	ea41 010c 	orr.w	r1, r1, ip
 800266a:	6211      	str	r1, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800266c:	69d1      	ldr	r1, [r2, #28]
 800266e:	f640 7efc 	movw	lr, #4092	; 0xffc
 8002672:	3301      	adds	r3, #1
 8002674:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 8002678:	ea13 0f0e 	tst.w	r3, lr
 800267c:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8002680:	d161      	bne.n	8002746 <HAL_I2C_Init+0x152>
 8002682:	2304      	movs	r3, #4
 8002684:	430b      	orrs	r3, r1
 8002686:	61d3      	str	r3, [r2, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002688:	e9d4 3007 	ldrd	r3, r0, [r4, #28]
 800268c:	6811      	ldr	r1, [r2, #0]
 800268e:	4303      	orrs	r3, r0
 8002690:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 8002694:	430b      	orrs	r3, r1
 8002696:	6013      	str	r3, [r2, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002698:	6891      	ldr	r1, [r2, #8]
 800269a:	e9d4 0303 	ldrd	r0, r3, [r4, #12]
 800269e:	f421 4103 	bic.w	r1, r1, #33536	; 0x8300
 80026a2:	4303      	orrs	r3, r0
 80026a4:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 80026a8:	430b      	orrs	r3, r1
 80026aa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80026ac:	e9d4 3005 	ldrd	r3, r0, [r4, #20]
 80026b0:	68d1      	ldr	r1, [r2, #12]
 80026b2:	4303      	orrs	r3, r0
 80026b4:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 80026b8:	430b      	orrs	r3, r1
 80026ba:	60d3      	str	r3, [r2, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80026bc:	6811      	ldr	r1, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026be:	2300      	movs	r3, #0
  __HAL_I2C_ENABLE(hi2c);
 80026c0:	f041 0101 	orr.w	r1, r1, #1
  hi2c->State = HAL_I2C_STATE_READY;
 80026c4:	2020      	movs	r0, #32
  __HAL_I2C_ENABLE(hi2c);
 80026c6:	6011      	str	r1, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026c8:	6423      	str	r3, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80026ca:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80026ce:	6323      	str	r3, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80026d0:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e

  return HAL_OK;
 80026d4:	4618      	mov	r0, r3
}
 80026d6:	bd70      	pop	{r4, r5, r6, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80026d8:	4a28      	ldr	r2, [pc, #160]	; (800277c <HAL_I2C_Init+0x188>)
 80026da:	4290      	cmp	r0, r2
 80026dc:	d92c      	bls.n	8002738 <HAL_I2C_Init+0x144>
  freqrange = I2C_FREQRANGE(pclk1);
 80026de:	4d26      	ldr	r5, [pc, #152]	; (8002778 <HAL_I2C_Init+0x184>)
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80026e0:	4e27      	ldr	r6, [pc, #156]	; (8002780 <HAL_I2C_Init+0x18c>)
  freqrange = I2C_FREQRANGE(pclk1);
 80026e2:	fba5 2c00 	umull	r2, ip, r5, r0
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80026e6:	6822      	ldr	r2, [r4, #0]
 80026e8:	6855      	ldr	r5, [r2, #4]
 80026ea:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 80026ee:	ea45 459c 	orr.w	r5, r5, ip, lsr #18
 80026f2:	6055      	str	r5, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 80026f4:	ea4f 419c 	mov.w	r1, ip, lsr #18
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80026f8:	f44f 7596 	mov.w	r5, #300	; 0x12c
 80026fc:	fb05 f101 	mul.w	r1, r5, r1
 8002700:	fba6 5101 	umull	r5, r1, r6, r1
 8002704:	6a15      	ldr	r5, [r2, #32]
 8002706:	0989      	lsrs	r1, r1, #6
 8002708:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 800270c:	3101      	adds	r1, #1
 800270e:	4329      	orrs	r1, r5
 8002710:	6211      	str	r1, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002712:	69d1      	ldr	r1, [r2, #28]
 8002714:	68a5      	ldr	r5, [r4, #8]
 8002716:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 800271a:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 800271e:	b9ad      	cbnz	r5, 800274c <HAL_I2C_Init+0x158>
 8002720:	3801      	subs	r0, #1
 8002722:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8002726:	fbb0 f3f3 	udiv	r3, r0, r3
 800272a:	3301      	adds	r3, #1
 800272c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002730:	b1d3      	cbz	r3, 8002768 <HAL_I2C_Init+0x174>
 8002732:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002736:	e7a5      	b.n	8002684 <HAL_I2C_Init+0x90>
    return HAL_ERROR;
 8002738:	2001      	movs	r0, #1
}
 800273a:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Lock = HAL_UNLOCKED;
 800273c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8002740:	f7ff f9d6 	bl	8001af0 <HAL_I2C_MspInit>
 8002744:	e762      	b.n	800260c <HAL_I2C_Init+0x18>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002746:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800274a:	e79b      	b.n	8002684 <HAL_I2C_Init+0x90>
 800274c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002750:	3801      	subs	r0, #1
 8002752:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002756:	fbb0 f3f3 	udiv	r3, r0, r3
 800275a:	3301      	adds	r3, #1
 800275c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002760:	b113      	cbz	r3, 8002768 <HAL_I2C_Init+0x174>
 8002762:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002766:	e78d      	b.n	8002684 <HAL_I2C_Init+0x90>
 8002768:	2301      	movs	r3, #1
 800276a:	e78b      	b.n	8002684 <HAL_I2C_Init+0x90>
    return HAL_ERROR;
 800276c:	2001      	movs	r0, #1
}
 800276e:	4770      	bx	lr
 8002770:	000186a0 	.word	0x000186a0
 8002774:	001e847f 	.word	0x001e847f
 8002778:	431bde83 	.word	0x431bde83
 800277c:	003d08ff 	.word	0x003d08ff
 8002780:	10624dd3 	.word	0x10624dd3

08002784 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002784:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002788:	4605      	mov	r5, r0
 800278a:	b083      	sub	sp, #12
 800278c:	4699      	mov	r9, r3
 800278e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 8002790:	4688      	mov	r8, r1
 8002792:	4692      	mov	sl, r2
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002794:	f7ff fb28 	bl	8001de8 <HAL_GetTick>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002798:	f895 303d 	ldrb.w	r3, [r5, #61]	; 0x3d
 800279c:	2b20      	cmp	r3, #32
 800279e:	d003      	beq.n	80027a8 <HAL_I2C_Master_Transmit+0x24>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
    {
      return HAL_BUSY;
 80027a0:	2002      	movs	r0, #2
  }
  else
  {
    return HAL_BUSY;
  }
}
 80027a2:	b003      	add	sp, #12
 80027a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80027a8:	4606      	mov	r6, r0
 80027aa:	e005      	b.n	80027b8 <HAL_I2C_Master_Transmit+0x34>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027ac:	f7ff fb1c 	bl	8001de8 <HAL_GetTick>
 80027b0:	1b80      	subs	r0, r0, r6
 80027b2:	2819      	cmp	r0, #25
 80027b4:	f200 80f5 	bhi.w	80029a2 <HAL_I2C_Master_Transmit+0x21e>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80027b8:	682c      	ldr	r4, [r5, #0]
 80027ba:	69a3      	ldr	r3, [r4, #24]
 80027bc:	ea6f 0c03 	mvn.w	ip, r3
 80027c0:	f01c 0b02 	ands.w	fp, ip, #2
 80027c4:	d0f2      	beq.n	80027ac <HAL_I2C_Master_Transmit+0x28>
    __HAL_LOCK(hi2c);
 80027c6:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 80027ca:	2b01      	cmp	r3, #1
 80027cc:	d0e8      	beq.n	80027a0 <HAL_I2C_Master_Transmit+0x1c>
 80027ce:	2301      	movs	r3, #1
 80027d0:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80027d4:	6823      	ldr	r3, [r4, #0]
 80027d6:	07d9      	lsls	r1, r3, #31
 80027d8:	d56f      	bpl.n	80028ba <HAL_I2C_Master_Transmit+0x136>
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80027da:	6823      	ldr	r3, [r4, #0]
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80027dc:	4a97      	ldr	r2, [pc, #604]	; (8002a3c <HAL_I2C_Master_Transmit+0x2b8>)
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80027de:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80027e2:	6023      	str	r3, [r4, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80027e4:	2321      	movs	r3, #33	; 0x21
 80027e6:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80027ea:	2310      	movs	r3, #16
 80027ec:	f885 303e 	strb.w	r3, [r5, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80027f0:	2300      	movs	r3, #0
 80027f2:	642b      	str	r3, [r5, #64]	; 0x40
    hi2c->XferCount   = Size;
 80027f4:	f8a5 902a 	strh.w	r9, [r5, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80027f8:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80027fa:	62ea      	str	r2, [r5, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 80027fc:	852b      	strh	r3, [r5, #40]	; 0x28
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80027fe:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
    hi2c->pBuffPtr    = pData;
 8002800:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002804:	2b08      	cmp	r3, #8
 8002806:	d006      	beq.n	8002816 <HAL_I2C_Master_Transmit+0x92>
 8002808:	2b01      	cmp	r3, #1
 800280a:	d004      	beq.n	8002816 <HAL_I2C_Master_Transmit+0x92>
 800280c:	4293      	cmp	r3, r2
 800280e:	d002      	beq.n	8002816 <HAL_I2C_Master_Transmit+0x92>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002810:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002812:	2b12      	cmp	r3, #18
 8002814:	d103      	bne.n	800281e <HAL_I2C_Master_Transmit+0x9a>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002816:	6823      	ldr	r3, [r4, #0]
 8002818:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800281c:	6023      	str	r3, [r4, #0]
 800281e:	1c7b      	adds	r3, r7, #1
 8002820:	d13d      	bne.n	800289e <HAL_I2C_Master_Transmit+0x11a>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002822:	6963      	ldr	r3, [r4, #20]
 8002824:	07d8      	lsls	r0, r3, #31
 8002826:	d5fc      	bpl.n	8002822 <HAL_I2C_Master_Transmit+0x9e>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002828:	692b      	ldr	r3, [r5, #16]
 800282a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800282e:	d149      	bne.n	80028c4 <HAL_I2C_Master_Transmit+0x140>
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002830:	f008 01fe 	and.w	r1, r8, #254	; 0xfe
 8002834:	6121      	str	r1, [r4, #16]
 8002836:	1c78      	adds	r0, r7, #1
 8002838:	d004      	beq.n	8002844 <HAL_I2C_Master_Transmit+0xc0>
 800283a:	e0d8      	b.n	80029ee <HAL_I2C_Master_Transmit+0x26a>
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800283c:	6963      	ldr	r3, [r4, #20]
 800283e:	055a      	lsls	r2, r3, #21
 8002840:	f100 80bd 	bmi.w	80029be <HAL_I2C_Master_Transmit+0x23a>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002844:	6963      	ldr	r3, [r4, #20]
 8002846:	0799      	lsls	r1, r3, #30
 8002848:	d5f8      	bpl.n	800283c <HAL_I2C_Master_Transmit+0xb8>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800284a:	2300      	movs	r3, #0
 800284c:	9301      	str	r3, [sp, #4]
 800284e:	6963      	ldr	r3, [r4, #20]
 8002850:	9301      	str	r3, [sp, #4]
 8002852:	69a3      	ldr	r3, [r4, #24]
 8002854:	9301      	str	r3, [sp, #4]
    while (hi2c->XferSize > 0U)
 8002856:	8d2b      	ldrh	r3, [r5, #40]	; 0x28
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002858:	9a01      	ldr	r2, [sp, #4]
    while (hi2c->XferSize > 0U)
 800285a:	2b00      	cmp	r3, #0
 800285c:	d074      	beq.n	8002948 <HAL_I2C_Master_Transmit+0x1c4>
 800285e:	1c79      	adds	r1, r7, #1
 8002860:	d17f      	bne.n	8002962 <HAL_I2C_Master_Transmit+0x1de>
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002862:	6963      	ldr	r3, [r4, #20]
 8002864:	061a      	lsls	r2, r3, #24
 8002866:	d441      	bmi.n	80028ec <HAL_I2C_Master_Transmit+0x168>
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002868:	6963      	ldr	r3, [r4, #20]
 800286a:	055b      	lsls	r3, r3, #21
 800286c:	d5f9      	bpl.n	8002862 <HAL_I2C_Master_Transmit+0xde>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

    hi2c->PreviousState       = I2C_STATE_NONE;
 800286e:	2200      	movs	r2, #0
    hi2c->State               = HAL_I2C_STATE_READY;
 8002870:	2320      	movs	r3, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002872:	f46f 6180 	mvn.w	r1, #1024	; 0x400
 8002876:	6161      	str	r1, [r4, #20]
    hi2c->PreviousState       = I2C_STATE_NONE;
 8002878:	632a      	str	r2, [r5, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800287a:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800287e:	f885 203e 	strb.w	r2, [r5, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002882:	6c2b      	ldr	r3, [r5, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002884:	f885 203c 	strb.w	r2, [r5, #60]	; 0x3c
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002888:	f043 0304 	orr.w	r3, r3, #4
 800288c:	642b      	str	r3, [r5, #64]	; 0x40
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800288e:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8002890:	2b04      	cmp	r3, #4
 8002892:	f000 80e4 	beq.w	8002a5e <HAL_I2C_Master_Transmit+0x2da>
      return HAL_ERROR;
 8002896:	2001      	movs	r0, #1
}
 8002898:	b003      	add	sp, #12
 800289a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800289e:	6963      	ldr	r3, [r4, #20]
 80028a0:	07d9      	lsls	r1, r3, #31
 80028a2:	d4c1      	bmi.n	8002828 <HAL_I2C_Master_Transmit+0xa4>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028a4:	f7ff faa0 	bl	8001de8 <HAL_GetTick>
 80028a8:	1b80      	subs	r0, r0, r6
 80028aa:	4287      	cmp	r7, r0
 80028ac:	f0c0 80af 	bcc.w	8002a0e <HAL_I2C_Master_Transmit+0x28a>
 80028b0:	2f00      	cmp	r7, #0
 80028b2:	f000 80ac 	beq.w	8002a0e <HAL_I2C_Master_Transmit+0x28a>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80028b6:	682c      	ldr	r4, [r5, #0]
 80028b8:	e7b1      	b.n	800281e <HAL_I2C_Master_Transmit+0x9a>
      __HAL_I2C_ENABLE(hi2c);
 80028ba:	6823      	ldr	r3, [r4, #0]
 80028bc:	f043 0301 	orr.w	r3, r3, #1
 80028c0:	6023      	str	r3, [r4, #0]
 80028c2:	e78a      	b.n	80027da <HAL_I2C_Master_Transmit+0x56>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80028c4:	ea4f 13e8 	mov.w	r3, r8, asr #7
 80028c8:	f003 0306 	and.w	r3, r3, #6
 80028cc:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 80028d0:	6123      	str	r3, [r4, #16]
 80028d2:	1c7b      	adds	r3, r7, #1
 80028d4:	d003      	beq.n	80028de <HAL_I2C_Master_Transmit+0x15a>
 80028d6:	e0b3      	b.n	8002a40 <HAL_I2C_Master_Transmit+0x2bc>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80028d8:	6963      	ldr	r3, [r4, #20]
 80028da:	0559      	lsls	r1, r3, #21
 80028dc:	d46f      	bmi.n	80029be <HAL_I2C_Master_Transmit+0x23a>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80028de:	6963      	ldr	r3, [r4, #20]
 80028e0:	0718      	lsls	r0, r3, #28
 80028e2:	d5f9      	bpl.n	80028d8 <HAL_I2C_Master_Transmit+0x154>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80028e4:	fa5f f388 	uxtb.w	r3, r8
 80028e8:	6123      	str	r3, [r4, #16]
 80028ea:	e7a4      	b.n	8002836 <HAL_I2C_Master_Transmit+0xb2>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80028ec:	6a68      	ldr	r0, [r5, #36]	; 0x24
      hi2c->XferSize--;
 80028ee:	f8b5 c028 	ldrh.w	ip, [r5, #40]	; 0x28
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80028f2:	4601      	mov	r1, r0
      hi2c->XferSize--;
 80028f4:	f10c 32ff 	add.w	r2, ip, #4294967295	; 0xffffffff
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80028f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80028fc:	6123      	str	r3, [r4, #16]
      hi2c->XferCount--;
 80028fe:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8002900:	6269      	str	r1, [r5, #36]	; 0x24
      hi2c->XferCount--;
 8002902:	3b01      	subs	r3, #1
 8002904:	b29b      	uxth	r3, r3
 8002906:	856b      	strh	r3, [r5, #42]	; 0x2a
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002908:	6963      	ldr	r3, [r4, #20]
      hi2c->XferSize--;
 800290a:	b292      	uxth	r2, r2
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800290c:	0759      	lsls	r1, r3, #29
      hi2c->XferSize--;
 800290e:	852a      	strh	r2, [r5, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002910:	d50c      	bpl.n	800292c <HAL_I2C_Master_Transmit+0x1a8>
 8002912:	b15a      	cbz	r2, 800292c <HAL_I2C_Master_Transmit+0x1a8>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002914:	7843      	ldrb	r3, [r0, #1]
 8002916:	6123      	str	r3, [r4, #16]
        hi2c->XferCount--;
 8002918:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 800291a:	3b01      	subs	r3, #1
        hi2c->XferSize--;
 800291c:	f1ac 0c02 	sub.w	ip, ip, #2
        hi2c->pBuffPtr++;
 8002920:	3002      	adds	r0, #2
        hi2c->XferCount--;
 8002922:	b29b      	uxth	r3, r3
        hi2c->XferSize--;
 8002924:	f8a5 c028 	strh.w	ip, [r5, #40]	; 0x28
        hi2c->pBuffPtr++;
 8002928:	6268      	str	r0, [r5, #36]	; 0x24
        hi2c->XferCount--;
 800292a:	856b      	strh	r3, [r5, #42]	; 0x2a
 800292c:	1c78      	adds	r0, r7, #1
 800292e:	d128      	bne.n	8002982 <HAL_I2C_Master_Transmit+0x1fe>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002930:	6963      	ldr	r3, [r4, #20]
 8002932:	0759      	lsls	r1, r3, #29
 8002934:	d405      	bmi.n	8002942 <HAL_I2C_Master_Transmit+0x1be>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002936:	6963      	ldr	r3, [r4, #20]
 8002938:	055a      	lsls	r2, r3, #21
 800293a:	d498      	bmi.n	800286e <HAL_I2C_Master_Transmit+0xea>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800293c:	6963      	ldr	r3, [r4, #20]
 800293e:	0759      	lsls	r1, r3, #29
 8002940:	d5f9      	bpl.n	8002936 <HAL_I2C_Master_Transmit+0x1b2>
    while (hi2c->XferSize > 0U)
 8002942:	8d2b      	ldrh	r3, [r5, #40]	; 0x28
 8002944:	2b00      	cmp	r3, #0
 8002946:	d18a      	bne.n	800285e <HAL_I2C_Master_Transmit+0xda>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002948:	6823      	ldr	r3, [r4, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800294a:	2000      	movs	r0, #0
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800294c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    hi2c->State = HAL_I2C_STATE_READY;
 8002950:	2220      	movs	r2, #32
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002952:	6023      	str	r3, [r4, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8002954:	f885 203d 	strb.w	r2, [r5, #61]	; 0x3d
    __HAL_UNLOCK(hi2c);
 8002958:	f885 003c 	strb.w	r0, [r5, #60]	; 0x3c
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800295c:	f885 003e 	strb.w	r0, [r5, #62]	; 0x3e
    return HAL_OK;
 8002960:	e71f      	b.n	80027a2 <HAL_I2C_Master_Transmit+0x1e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002962:	6963      	ldr	r3, [r4, #20]
 8002964:	0618      	lsls	r0, r3, #24
 8002966:	d4c1      	bmi.n	80028ec <HAL_I2C_Master_Transmit+0x168>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002968:	6963      	ldr	r3, [r4, #20]
 800296a:	0558      	lsls	r0, r3, #21
 800296c:	f53f af7f 	bmi.w	800286e <HAL_I2C_Master_Transmit+0xea>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002970:	f7ff fa3a 	bl	8001de8 <HAL_GetTick>
 8002974:	1b80      	subs	r0, r0, r6
 8002976:	4287      	cmp	r7, r0
 8002978:	d378      	bcc.n	8002a6c <HAL_I2C_Master_Transmit+0x2e8>
 800297a:	2f00      	cmp	r7, #0
 800297c:	d076      	beq.n	8002a6c <HAL_I2C_Master_Transmit+0x2e8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800297e:	682c      	ldr	r4, [r5, #0]
 8002980:	e76d      	b.n	800285e <HAL_I2C_Master_Transmit+0xda>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002982:	6963      	ldr	r3, [r4, #20]
 8002984:	075b      	lsls	r3, r3, #29
 8002986:	d4dc      	bmi.n	8002942 <HAL_I2C_Master_Transmit+0x1be>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002988:	6963      	ldr	r3, [r4, #20]
 800298a:	055b      	lsls	r3, r3, #21
 800298c:	f53f af6f 	bmi.w	800286e <HAL_I2C_Master_Transmit+0xea>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002990:	f7ff fa2a 	bl	8001de8 <HAL_GetTick>
 8002994:	1b80      	subs	r0, r0, r6
 8002996:	4287      	cmp	r7, r0
 8002998:	d368      	bcc.n	8002a6c <HAL_I2C_Master_Transmit+0x2e8>
 800299a:	2f00      	cmp	r7, #0
 800299c:	d066      	beq.n	8002a6c <HAL_I2C_Master_Transmit+0x2e8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800299e:	682c      	ldr	r4, [r5, #0]
 80029a0:	e7c4      	b.n	800292c <HAL_I2C_Master_Transmit+0x1a8>
        hi2c->State             = HAL_I2C_STATE_READY;
 80029a2:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 80029a4:	f8c5 b030 	str.w	fp, [r5, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80029a8:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80029ac:	f885 b03e 	strb.w	fp, [r5, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80029b0:	6c2b      	ldr	r3, [r5, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 80029b2:	f885 b03c 	strb.w	fp, [r5, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80029b6:	f043 0320 	orr.w	r3, r3, #32
 80029ba:	642b      	str	r3, [r5, #64]	; 0x40
 80029bc:	e6f0      	b.n	80027a0 <HAL_I2C_Master_Transmit+0x1c>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029be:	6823      	ldr	r3, [r4, #0]
 80029c0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80029c4:	6023      	str	r3, [r4, #0]
      hi2c->PreviousState       = I2C_STATE_NONE;
 80029c6:	2200      	movs	r2, #0
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80029c8:	f46f 6180 	mvn.w	r1, #1024	; 0x400
      hi2c->State               = HAL_I2C_STATE_READY;
 80029cc:	2320      	movs	r3, #32
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80029ce:	6161      	str	r1, [r4, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 80029d0:	632a      	str	r2, [r5, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80029d2:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80029d6:	f885 203e 	strb.w	r2, [r5, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80029da:	6c2b      	ldr	r3, [r5, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 80029dc:	f885 203c 	strb.w	r2, [r5, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80029e0:	f043 0304 	orr.w	r3, r3, #4
      return HAL_ERROR;
 80029e4:	2001      	movs	r0, #1
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80029e6:	642b      	str	r3, [r5, #64]	; 0x40
}
 80029e8:	b003      	add	sp, #12
 80029ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80029ee:	6963      	ldr	r3, [r4, #20]
 80029f0:	079b      	lsls	r3, r3, #30
 80029f2:	f53f af2a 	bmi.w	800284a <HAL_I2C_Master_Transmit+0xc6>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80029f6:	6963      	ldr	r3, [r4, #20]
 80029f8:	055b      	lsls	r3, r3, #21
 80029fa:	d4e0      	bmi.n	80029be <HAL_I2C_Master_Transmit+0x23a>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029fc:	f7ff f9f4 	bl	8001de8 <HAL_GetTick>
 8002a00:	1b80      	subs	r0, r0, r6
 8002a02:	4287      	cmp	r7, r0
 8002a04:	d340      	bcc.n	8002a88 <HAL_I2C_Master_Transmit+0x304>
 8002a06:	2f00      	cmp	r7, #0
 8002a08:	d03e      	beq.n	8002a88 <HAL_I2C_Master_Transmit+0x304>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002a0a:	682c      	ldr	r4, [r5, #0]
 8002a0c:	e713      	b.n	8002836 <HAL_I2C_Master_Transmit+0xb2>
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002a0e:	2300      	movs	r3, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 8002a10:	2220      	movs	r2, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002a12:	632b      	str	r3, [r5, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002a14:	f885 203d 	strb.w	r2, [r5, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002a18:	f885 303e 	strb.w	r3, [r5, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002a1c:	6c2a      	ldr	r2, [r5, #64]	; 0x40
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002a1e:	6829      	ldr	r1, [r5, #0]
        __HAL_UNLOCK(hi2c);
 8002a20:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002a24:	f042 0220 	orr.w	r2, r2, #32
 8002a28:	642a      	str	r2, [r5, #64]	; 0x40
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002a2a:	680b      	ldr	r3, [r1, #0]
 8002a2c:	05da      	lsls	r2, r3, #23
 8002a2e:	f57f af32 	bpl.w	8002896 <HAL_I2C_Master_Transmit+0x112>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002a32:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002a36:	642b      	str	r3, [r5, #64]	; 0x40
 8002a38:	e72d      	b.n	8002896 <HAL_I2C_Master_Transmit+0x112>
 8002a3a:	bf00      	nop
 8002a3c:	ffff0000 	.word	0xffff0000
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002a40:	6963      	ldr	r3, [r4, #20]
 8002a42:	071a      	lsls	r2, r3, #28
 8002a44:	f53f af4e 	bmi.w	80028e4 <HAL_I2C_Master_Transmit+0x160>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002a48:	6963      	ldr	r3, [r4, #20]
 8002a4a:	055a      	lsls	r2, r3, #21
 8002a4c:	d4b7      	bmi.n	80029be <HAL_I2C_Master_Transmit+0x23a>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a4e:	f7ff f9cb 	bl	8001de8 <HAL_GetTick>
 8002a52:	1b80      	subs	r0, r0, r6
 8002a54:	4287      	cmp	r7, r0
 8002a56:	d317      	bcc.n	8002a88 <HAL_I2C_Master_Transmit+0x304>
 8002a58:	b1b7      	cbz	r7, 8002a88 <HAL_I2C_Master_Transmit+0x304>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002a5a:	682c      	ldr	r4, [r5, #0]
 8002a5c:	e739      	b.n	80028d2 <HAL_I2C_Master_Transmit+0x14e>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a5e:	682a      	ldr	r2, [r5, #0]
 8002a60:	6813      	ldr	r3, [r2, #0]
 8002a62:	f443 7300 	orr.w	r3, r3, #512	; 0x200
        return HAL_ERROR;
 8002a66:	2001      	movs	r0, #1
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a68:	6013      	str	r3, [r2, #0]
 8002a6a:	e69a      	b.n	80027a2 <HAL_I2C_Master_Transmit+0x1e>
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002a6c:	2200      	movs	r2, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 8002a6e:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002a70:	632a      	str	r2, [r5, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002a72:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002a76:	f885 203e 	strb.w	r2, [r5, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002a7a:	6c2b      	ldr	r3, [r5, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8002a7c:	f885 203c 	strb.w	r2, [r5, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002a80:	f043 0320 	orr.w	r3, r3, #32
 8002a84:	642b      	str	r3, [r5, #64]	; 0x40
 8002a86:	e702      	b.n	800288e <HAL_I2C_Master_Transmit+0x10a>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002a88:	2200      	movs	r2, #0
        hi2c->State               = HAL_I2C_STATE_READY;
 8002a8a:	2320      	movs	r3, #32
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002a8c:	632a      	str	r2, [r5, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002a8e:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a92:	f885 203e 	strb.w	r2, [r5, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a96:	6c2b      	ldr	r3, [r5, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8002a98:	f885 203c 	strb.w	r2, [r5, #60]	; 0x3c
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a9c:	f043 0320 	orr.w	r3, r3, #32
 8002aa0:	642b      	str	r3, [r5, #64]	; 0x40
      return HAL_ERROR;
 8002aa2:	2001      	movs	r0, #1
 8002aa4:	e67d      	b.n	80027a2 <HAL_I2C_Master_Transmit+0x1e>
 8002aa6:	bf00      	nop

08002aa8 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002aa8:	2800      	cmp	r0, #0
 8002aaa:	f000 81a2 	beq.w	8002df2 <HAL_RCC_OscConfig+0x34a>
{
 8002aae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ab2:	6803      	ldr	r3, [r0, #0]
 8002ab4:	07dd      	lsls	r5, r3, #31
{
 8002ab6:	b082      	sub	sp, #8
 8002ab8:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002aba:	d52f      	bpl.n	8002b1c <HAL_RCC_OscConfig+0x74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002abc:	499e      	ldr	r1, [pc, #632]	; (8002d38 <HAL_RCC_OscConfig+0x290>)
 8002abe:	688a      	ldr	r2, [r1, #8]
 8002ac0:	f002 020c 	and.w	r2, r2, #12
 8002ac4:	2a04      	cmp	r2, #4
 8002ac6:	f000 80ed 	beq.w	8002ca4 <HAL_RCC_OscConfig+0x1fc>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002aca:	688a      	ldr	r2, [r1, #8]
 8002acc:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002ad0:	2a08      	cmp	r2, #8
 8002ad2:	f000 80e3 	beq.w	8002c9c <HAL_RCC_OscConfig+0x1f4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ad6:	6863      	ldr	r3, [r4, #4]
 8002ad8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002adc:	f000 80ec 	beq.w	8002cb8 <HAL_RCC_OscConfig+0x210>
 8002ae0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ae4:	f000 8175 	beq.w	8002dd2 <HAL_RCC_OscConfig+0x32a>
 8002ae8:	4d93      	ldr	r5, [pc, #588]	; (8002d38 <HAL_RCC_OscConfig+0x290>)
 8002aea:	682a      	ldr	r2, [r5, #0]
 8002aec:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002af0:	602a      	str	r2, [r5, #0]
 8002af2:	682a      	ldr	r2, [r5, #0]
 8002af4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002af8:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	f040 80e1 	bne.w	8002cc2 <HAL_RCC_OscConfig+0x21a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b00:	f7ff f972 	bl	8001de8 <HAL_GetTick>
 8002b04:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b06:	e005      	b.n	8002b14 <HAL_RCC_OscConfig+0x6c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b08:	f7ff f96e 	bl	8001de8 <HAL_GetTick>
 8002b0c:	1b80      	subs	r0, r0, r6
 8002b0e:	2864      	cmp	r0, #100	; 0x64
 8002b10:	f200 8101 	bhi.w	8002d16 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b14:	682b      	ldr	r3, [r5, #0]
 8002b16:	039b      	lsls	r3, r3, #14
 8002b18:	d4f6      	bmi.n	8002b08 <HAL_RCC_OscConfig+0x60>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b1a:	6823      	ldr	r3, [r4, #0]
 8002b1c:	079f      	lsls	r7, r3, #30
 8002b1e:	d528      	bpl.n	8002b72 <HAL_RCC_OscConfig+0xca>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002b20:	4a85      	ldr	r2, [pc, #532]	; (8002d38 <HAL_RCC_OscConfig+0x290>)
 8002b22:	6891      	ldr	r1, [r2, #8]
 8002b24:	f011 0f0c 	tst.w	r1, #12
 8002b28:	f000 8090 	beq.w	8002c4c <HAL_RCC_OscConfig+0x1a4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b2c:	6891      	ldr	r1, [r2, #8]
 8002b2e:	f001 010c 	and.w	r1, r1, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002b32:	2908      	cmp	r1, #8
 8002b34:	f000 8086 	beq.w	8002c44 <HAL_RCC_OscConfig+0x19c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002b38:	68e3      	ldr	r3, [r4, #12]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	f000 810e 	beq.w	8002d5c <HAL_RCC_OscConfig+0x2b4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b40:	4b7e      	ldr	r3, [pc, #504]	; (8002d3c <HAL_RCC_OscConfig+0x294>)

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b42:	4e7d      	ldr	r6, [pc, #500]	; (8002d38 <HAL_RCC_OscConfig+0x290>)
        __HAL_RCC_HSI_ENABLE();
 8002b44:	2201      	movs	r2, #1
 8002b46:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002b48:	f7ff f94e 	bl	8001de8 <HAL_GetTick>
 8002b4c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b4e:	e005      	b.n	8002b5c <HAL_RCC_OscConfig+0xb4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b50:	f7ff f94a 	bl	8001de8 <HAL_GetTick>
 8002b54:	1b40      	subs	r0, r0, r5
 8002b56:	2802      	cmp	r0, #2
 8002b58:	f200 80dd 	bhi.w	8002d16 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b5c:	6833      	ldr	r3, [r6, #0]
 8002b5e:	0798      	lsls	r0, r3, #30
 8002b60:	d5f6      	bpl.n	8002b50 <HAL_RCC_OscConfig+0xa8>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b62:	6833      	ldr	r3, [r6, #0]
 8002b64:	6922      	ldr	r2, [r4, #16]
 8002b66:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002b6a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002b6e:	6033      	str	r3, [r6, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b70:	6823      	ldr	r3, [r4, #0]
 8002b72:	071a      	lsls	r2, r3, #28
 8002b74:	d451      	bmi.n	8002c1a <HAL_RCC_OscConfig+0x172>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b76:	0758      	lsls	r0, r3, #29
 8002b78:	d52f      	bpl.n	8002bda <HAL_RCC_OscConfig+0x132>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b7a:	4a6f      	ldr	r2, [pc, #444]	; (8002d38 <HAL_RCC_OscConfig+0x290>)
 8002b7c:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002b7e:	f013 5380 	ands.w	r3, r3, #268435456	; 0x10000000
 8002b82:	d07f      	beq.n	8002c84 <HAL_RCC_OscConfig+0x1dc>
    FlagStatus       pwrclkchanged = RESET;
 8002b84:	2500      	movs	r5, #0
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b86:	4e6e      	ldr	r6, [pc, #440]	; (8002d40 <HAL_RCC_OscConfig+0x298>)
 8002b88:	6833      	ldr	r3, [r6, #0]
 8002b8a:	05d9      	lsls	r1, r3, #23
 8002b8c:	f140 80b3 	bpl.w	8002cf6 <HAL_RCC_OscConfig+0x24e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b90:	68a3      	ldr	r3, [r4, #8]
 8002b92:	2b01      	cmp	r3, #1
 8002b94:	f000 80c3 	beq.w	8002d1e <HAL_RCC_OscConfig+0x276>
 8002b98:	2b05      	cmp	r3, #5
 8002b9a:	f000 812c 	beq.w	8002df6 <HAL_RCC_OscConfig+0x34e>
 8002b9e:	4e66      	ldr	r6, [pc, #408]	; (8002d38 <HAL_RCC_OscConfig+0x290>)
 8002ba0:	6f32      	ldr	r2, [r6, #112]	; 0x70
 8002ba2:	f022 0201 	bic.w	r2, r2, #1
 8002ba6:	6732      	str	r2, [r6, #112]	; 0x70
 8002ba8:	6f32      	ldr	r2, [r6, #112]	; 0x70
 8002baa:	f022 0204 	bic.w	r2, r2, #4
 8002bae:	6732      	str	r2, [r6, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	f040 80b9 	bne.w	8002d28 <HAL_RCC_OscConfig+0x280>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bb6:	f7ff f917 	bl	8001de8 <HAL_GetTick>

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002bba:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8002bbe:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bc0:	e005      	b.n	8002bce <HAL_RCC_OscConfig+0x126>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002bc2:	f7ff f911 	bl	8001de8 <HAL_GetTick>
 8002bc6:	1bc0      	subs	r0, r0, r7
 8002bc8:	4540      	cmp	r0, r8
 8002bca:	f200 80a4 	bhi.w	8002d16 <HAL_RCC_OscConfig+0x26e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bce:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8002bd0:	0798      	lsls	r0, r3, #30
 8002bd2:	d4f6      	bmi.n	8002bc2 <HAL_RCC_OscConfig+0x11a>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002bd4:	2d00      	cmp	r5, #0
 8002bd6:	f040 8106 	bne.w	8002de6 <HAL_RCC_OscConfig+0x33e>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002bda:	69a0      	ldr	r0, [r4, #24]
 8002bdc:	b1c8      	cbz	r0, 8002c12 <HAL_RCC_OscConfig+0x16a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002bde:	4d56      	ldr	r5, [pc, #344]	; (8002d38 <HAL_RCC_OscConfig+0x290>)
 8002be0:	68ab      	ldr	r3, [r5, #8]
 8002be2:	f003 030c 	and.w	r3, r3, #12
 8002be6:	2b08      	cmp	r3, #8
 8002be8:	f000 80c9 	beq.w	8002d7e <HAL_RCC_OscConfig+0x2d6>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bec:	4b53      	ldr	r3, [pc, #332]	; (8002d3c <HAL_RCC_OscConfig+0x294>)
 8002bee:	2200      	movs	r2, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002bf0:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8002bf2:	661a      	str	r2, [r3, #96]	; 0x60
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002bf4:	f000 8109 	beq.w	8002e0a <HAL_RCC_OscConfig+0x362>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bf8:	f7ff f8f6 	bl	8001de8 <HAL_GetTick>
 8002bfc:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bfe:	e005      	b.n	8002c0c <HAL_RCC_OscConfig+0x164>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c00:	f7ff f8f2 	bl	8001de8 <HAL_GetTick>
 8002c04:	1b00      	subs	r0, r0, r4
 8002c06:	2802      	cmp	r0, #2
 8002c08:	f200 8085 	bhi.w	8002d16 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c0c:	682b      	ldr	r3, [r5, #0]
 8002c0e:	019b      	lsls	r3, r3, #6
 8002c10:	d4f6      	bmi.n	8002c00 <HAL_RCC_OscConfig+0x158>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8002c12:	2000      	movs	r0, #0
}
 8002c14:	b002      	add	sp, #8
 8002c16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002c1a:	6963      	ldr	r3, [r4, #20]
 8002c1c:	b30b      	cbz	r3, 8002c62 <HAL_RCC_OscConfig+0x1ba>
      __HAL_RCC_LSI_ENABLE();
 8002c1e:	4b47      	ldr	r3, [pc, #284]	; (8002d3c <HAL_RCC_OscConfig+0x294>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c20:	4e45      	ldr	r6, [pc, #276]	; (8002d38 <HAL_RCC_OscConfig+0x290>)
      __HAL_RCC_LSI_ENABLE();
 8002c22:	2201      	movs	r2, #1
 8002c24:	f8c3 2e80 	str.w	r2, [r3, #3712]	; 0xe80
      tickstart = HAL_GetTick();
 8002c28:	f7ff f8de 	bl	8001de8 <HAL_GetTick>
 8002c2c:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c2e:	e004      	b.n	8002c3a <HAL_RCC_OscConfig+0x192>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c30:	f7ff f8da 	bl	8001de8 <HAL_GetTick>
 8002c34:	1b40      	subs	r0, r0, r5
 8002c36:	2802      	cmp	r0, #2
 8002c38:	d86d      	bhi.n	8002d16 <HAL_RCC_OscConfig+0x26e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c3a:	6f73      	ldr	r3, [r6, #116]	; 0x74
 8002c3c:	079b      	lsls	r3, r3, #30
 8002c3e:	d5f7      	bpl.n	8002c30 <HAL_RCC_OscConfig+0x188>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c40:	6823      	ldr	r3, [r4, #0]
 8002c42:	e798      	b.n	8002b76 <HAL_RCC_OscConfig+0xce>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c44:	6852      	ldr	r2, [r2, #4]
 8002c46:	0256      	lsls	r6, r2, #9
 8002c48:	f53f af76 	bmi.w	8002b38 <HAL_RCC_OscConfig+0x90>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c4c:	4a3a      	ldr	r2, [pc, #232]	; (8002d38 <HAL_RCC_OscConfig+0x290>)
 8002c4e:	6812      	ldr	r2, [r2, #0]
 8002c50:	0795      	lsls	r5, r2, #30
 8002c52:	d544      	bpl.n	8002cde <HAL_RCC_OscConfig+0x236>
 8002c54:	68e2      	ldr	r2, [r4, #12]
 8002c56:	2a01      	cmp	r2, #1
 8002c58:	d041      	beq.n	8002cde <HAL_RCC_OscConfig+0x236>
        return HAL_ERROR;
 8002c5a:	2001      	movs	r0, #1
}
 8002c5c:	b002      	add	sp, #8
 8002c5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 8002c62:	4a36      	ldr	r2, [pc, #216]	; (8002d3c <HAL_RCC_OscConfig+0x294>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c64:	4e34      	ldr	r6, [pc, #208]	; (8002d38 <HAL_RCC_OscConfig+0x290>)
      __HAL_RCC_LSI_DISABLE();
 8002c66:	f8c2 3e80 	str.w	r3, [r2, #3712]	; 0xe80
      tickstart = HAL_GetTick();
 8002c6a:	f7ff f8bd 	bl	8001de8 <HAL_GetTick>
 8002c6e:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c70:	e004      	b.n	8002c7c <HAL_RCC_OscConfig+0x1d4>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c72:	f7ff f8b9 	bl	8001de8 <HAL_GetTick>
 8002c76:	1b40      	subs	r0, r0, r5
 8002c78:	2802      	cmp	r0, #2
 8002c7a:	d84c      	bhi.n	8002d16 <HAL_RCC_OscConfig+0x26e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c7c:	6f73      	ldr	r3, [r6, #116]	; 0x74
 8002c7e:	079f      	lsls	r7, r3, #30
 8002c80:	d4f7      	bmi.n	8002c72 <HAL_RCC_OscConfig+0x1ca>
 8002c82:	e7dd      	b.n	8002c40 <HAL_RCC_OscConfig+0x198>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c84:	9301      	str	r3, [sp, #4]
 8002c86:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002c88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c8c:	6413      	str	r3, [r2, #64]	; 0x40
 8002c8e:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002c90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c94:	9301      	str	r3, [sp, #4]
 8002c96:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002c98:	2501      	movs	r5, #1
 8002c9a:	e774      	b.n	8002b86 <HAL_RCC_OscConfig+0xde>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c9c:	684a      	ldr	r2, [r1, #4]
 8002c9e:	0250      	lsls	r0, r2, #9
 8002ca0:	f57f af19 	bpl.w	8002ad6 <HAL_RCC_OscConfig+0x2e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ca4:	4a24      	ldr	r2, [pc, #144]	; (8002d38 <HAL_RCC_OscConfig+0x290>)
 8002ca6:	6812      	ldr	r2, [r2, #0]
 8002ca8:	0391      	lsls	r1, r2, #14
 8002caa:	f57f af37 	bpl.w	8002b1c <HAL_RCC_OscConfig+0x74>
 8002cae:	6862      	ldr	r2, [r4, #4]
 8002cb0:	2a00      	cmp	r2, #0
 8002cb2:	f47f af33 	bne.w	8002b1c <HAL_RCC_OscConfig+0x74>
 8002cb6:	e7d0      	b.n	8002c5a <HAL_RCC_OscConfig+0x1b2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002cb8:	4a1f      	ldr	r2, [pc, #124]	; (8002d38 <HAL_RCC_OscConfig+0x290>)
 8002cba:	6813      	ldr	r3, [r2, #0]
 8002cbc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cc0:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002cc2:	f7ff f891 	bl	8001de8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cc6:	4e1c      	ldr	r6, [pc, #112]	; (8002d38 <HAL_RCC_OscConfig+0x290>)
        tickstart = HAL_GetTick();
 8002cc8:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cca:	e004      	b.n	8002cd6 <HAL_RCC_OscConfig+0x22e>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002ccc:	f7ff f88c 	bl	8001de8 <HAL_GetTick>
 8002cd0:	1b40      	subs	r0, r0, r5
 8002cd2:	2864      	cmp	r0, #100	; 0x64
 8002cd4:	d81f      	bhi.n	8002d16 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cd6:	6833      	ldr	r3, [r6, #0]
 8002cd8:	039a      	lsls	r2, r3, #14
 8002cda:	d5f7      	bpl.n	8002ccc <HAL_RCC_OscConfig+0x224>
 8002cdc:	e71d      	b.n	8002b1a <HAL_RCC_OscConfig+0x72>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cde:	4916      	ldr	r1, [pc, #88]	; (8002d38 <HAL_RCC_OscConfig+0x290>)
 8002ce0:	6920      	ldr	r0, [r4, #16]
 8002ce2:	680a      	ldr	r2, [r1, #0]
 8002ce4:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8002ce8:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 8002cec:	600a      	str	r2, [r1, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002cee:	071a      	lsls	r2, r3, #28
 8002cf0:	f57f af41 	bpl.w	8002b76 <HAL_RCC_OscConfig+0xce>
 8002cf4:	e791      	b.n	8002c1a <HAL_RCC_OscConfig+0x172>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002cf6:	6833      	ldr	r3, [r6, #0]
 8002cf8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cfc:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8002cfe:	f7ff f873 	bl	8001de8 <HAL_GetTick>
 8002d02:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d04:	6833      	ldr	r3, [r6, #0]
 8002d06:	05da      	lsls	r2, r3, #23
 8002d08:	f53f af42 	bmi.w	8002b90 <HAL_RCC_OscConfig+0xe8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d0c:	f7ff f86c 	bl	8001de8 <HAL_GetTick>
 8002d10:	1bc0      	subs	r0, r0, r7
 8002d12:	2802      	cmp	r0, #2
 8002d14:	d9f6      	bls.n	8002d04 <HAL_RCC_OscConfig+0x25c>
            return HAL_TIMEOUT;
 8002d16:	2003      	movs	r0, #3
}
 8002d18:	b002      	add	sp, #8
 8002d1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d1e:	4a06      	ldr	r2, [pc, #24]	; (8002d38 <HAL_RCC_OscConfig+0x290>)
 8002d20:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8002d22:	f043 0301 	orr.w	r3, r3, #1
 8002d26:	6713      	str	r3, [r2, #112]	; 0x70
      tickstart = HAL_GetTick();
 8002d28:	f7ff f85e 	bl	8001de8 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d2c:	4f02      	ldr	r7, [pc, #8]	; (8002d38 <HAL_RCC_OscConfig+0x290>)
      tickstart = HAL_GetTick();
 8002d2e:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d30:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d34:	e00b      	b.n	8002d4e <HAL_RCC_OscConfig+0x2a6>
 8002d36:	bf00      	nop
 8002d38:	40023800 	.word	0x40023800
 8002d3c:	42470000 	.word	0x42470000
 8002d40:	40007000 	.word	0x40007000
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d44:	f7ff f850 	bl	8001de8 <HAL_GetTick>
 8002d48:	1b80      	subs	r0, r0, r6
 8002d4a:	4540      	cmp	r0, r8
 8002d4c:	d8e3      	bhi.n	8002d16 <HAL_RCC_OscConfig+0x26e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d4e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002d50:	079b      	lsls	r3, r3, #30
 8002d52:	d5f7      	bpl.n	8002d44 <HAL_RCC_OscConfig+0x29c>
    if(pwrclkchanged == SET)
 8002d54:	2d00      	cmp	r5, #0
 8002d56:	f43f af40 	beq.w	8002bda <HAL_RCC_OscConfig+0x132>
 8002d5a:	e044      	b.n	8002de6 <HAL_RCC_OscConfig+0x33e>
        __HAL_RCC_HSI_DISABLE();
 8002d5c:	4a42      	ldr	r2, [pc, #264]	; (8002e68 <HAL_RCC_OscConfig+0x3c0>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d5e:	4e43      	ldr	r6, [pc, #268]	; (8002e6c <HAL_RCC_OscConfig+0x3c4>)
        __HAL_RCC_HSI_DISABLE();
 8002d60:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002d62:	f7ff f841 	bl	8001de8 <HAL_GetTick>
 8002d66:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d68:	e004      	b.n	8002d74 <HAL_RCC_OscConfig+0x2cc>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002d6a:	f7ff f83d 	bl	8001de8 <HAL_GetTick>
 8002d6e:	1b40      	subs	r0, r0, r5
 8002d70:	2802      	cmp	r0, #2
 8002d72:	d8d0      	bhi.n	8002d16 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d74:	6833      	ldr	r3, [r6, #0]
 8002d76:	0799      	lsls	r1, r3, #30
 8002d78:	d4f7      	bmi.n	8002d6a <HAL_RCC_OscConfig+0x2c2>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d7a:	6823      	ldr	r3, [r4, #0]
 8002d7c:	e6f9      	b.n	8002b72 <HAL_RCC_OscConfig+0xca>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002d7e:	2801      	cmp	r0, #1
 8002d80:	f43f af48 	beq.w	8002c14 <HAL_RCC_OscConfig+0x16c>
        pll_config = RCC->PLLCFGR;
 8002d84:	686b      	ldr	r3, [r5, #4]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d86:	69e2      	ldr	r2, [r4, #28]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d88:	f403 0180 	and.w	r1, r3, #4194304	; 0x400000
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d8c:	4291      	cmp	r1, r2
 8002d8e:	f47f af64 	bne.w	8002c5a <HAL_RCC_OscConfig+0x1b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d92:	6a22      	ldr	r2, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002d94:	f003 013f 	and.w	r1, r3, #63	; 0x3f
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d98:	4291      	cmp	r1, r2
 8002d9a:	f47f af5e 	bne.w	8002c5a <HAL_RCC_OscConfig+0x1b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002d9e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002da0:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 8002da4:	401a      	ands	r2, r3
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002da6:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8002daa:	f47f af56 	bne.w	8002c5a <HAL_RCC_OscConfig+0x1b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002dae:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002db0:	0852      	lsrs	r2, r2, #1
 8002db2:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
 8002db6:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002db8:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8002dbc:	f47f af4d 	bne.w	8002c5a <HAL_RCC_OscConfig+0x1b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002dc0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002dc2:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002dc6:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
            return HAL_TIMEOUT;
 8002dca:	bf14      	ite	ne
 8002dcc:	2001      	movne	r0, #1
 8002dce:	2000      	moveq	r0, #0
 8002dd0:	e720      	b.n	8002c14 <HAL_RCC_OscConfig+0x16c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002dd2:	4b26      	ldr	r3, [pc, #152]	; (8002e6c <HAL_RCC_OscConfig+0x3c4>)
 8002dd4:	681a      	ldr	r2, [r3, #0]
 8002dd6:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002dda:	601a      	str	r2, [r3, #0]
 8002ddc:	681a      	ldr	r2, [r3, #0]
 8002dde:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002de2:	601a      	str	r2, [r3, #0]
 8002de4:	e76d      	b.n	8002cc2 <HAL_RCC_OscConfig+0x21a>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002de6:	4a21      	ldr	r2, [pc, #132]	; (8002e6c <HAL_RCC_OscConfig+0x3c4>)
 8002de8:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002dea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002dee:	6413      	str	r3, [r2, #64]	; 0x40
 8002df0:	e6f3      	b.n	8002bda <HAL_RCC_OscConfig+0x132>
    return HAL_ERROR;
 8002df2:	2001      	movs	r0, #1
}
 8002df4:	4770      	bx	lr
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002df6:	4b1d      	ldr	r3, [pc, #116]	; (8002e6c <HAL_RCC_OscConfig+0x3c4>)
 8002df8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002dfa:	f042 0204 	orr.w	r2, r2, #4
 8002dfe:	671a      	str	r2, [r3, #112]	; 0x70
 8002e00:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002e02:	f042 0201 	orr.w	r2, r2, #1
 8002e06:	671a      	str	r2, [r3, #112]	; 0x70
 8002e08:	e78e      	b.n	8002d28 <HAL_RCC_OscConfig+0x280>
        tickstart = HAL_GetTick();
 8002e0a:	f7fe ffed 	bl	8001de8 <HAL_GetTick>
 8002e0e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e10:	e005      	b.n	8002e1e <HAL_RCC_OscConfig+0x376>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e12:	f7fe ffe9 	bl	8001de8 <HAL_GetTick>
 8002e16:	1b80      	subs	r0, r0, r6
 8002e18:	2802      	cmp	r0, #2
 8002e1a:	f63f af7c 	bhi.w	8002d16 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e1e:	682b      	ldr	r3, [r5, #0]
 8002e20:	0199      	lsls	r1, r3, #6
 8002e22:	d4f6      	bmi.n	8002e12 <HAL_RCC_OscConfig+0x36a>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002e24:	e9d4 3107 	ldrd	r3, r1, [r4, #28]
 8002e28:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002e2a:	430b      	orrs	r3, r1
 8002e2c:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8002e30:	e9d4 210a 	ldrd	r2, r1, [r4, #40]	; 0x28
 8002e34:	0852      	lsrs	r2, r2, #1
 8002e36:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8002e3a:	3a01      	subs	r2, #1
        __HAL_RCC_PLL_ENABLE();
 8002e3c:	490a      	ldr	r1, [pc, #40]	; (8002e68 <HAL_RCC_OscConfig+0x3c0>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002e3e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        __HAL_RCC_PLL_ENABLE();
 8002e42:	2201      	movs	r2, #1
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002e44:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8002e46:	660a      	str	r2, [r1, #96]	; 0x60
        tickstart = HAL_GetTick();
 8002e48:	f7fe ffce 	bl	8001de8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e4c:	4d07      	ldr	r5, [pc, #28]	; (8002e6c <HAL_RCC_OscConfig+0x3c4>)
        tickstart = HAL_GetTick();
 8002e4e:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e50:	e005      	b.n	8002e5e <HAL_RCC_OscConfig+0x3b6>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e52:	f7fe ffc9 	bl	8001de8 <HAL_GetTick>
 8002e56:	1b00      	subs	r0, r0, r4
 8002e58:	2802      	cmp	r0, #2
 8002e5a:	f63f af5c 	bhi.w	8002d16 <HAL_RCC_OscConfig+0x26e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e5e:	682b      	ldr	r3, [r5, #0]
 8002e60:	019a      	lsls	r2, r3, #6
 8002e62:	d5f6      	bpl.n	8002e52 <HAL_RCC_OscConfig+0x3aa>
 8002e64:	e6d5      	b.n	8002c12 <HAL_RCC_OscConfig+0x16a>
 8002e66:	bf00      	nop
 8002e68:	42470000 	.word	0x42470000
 8002e6c:	40023800 	.word	0x40023800

08002e70 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002e70:	4916      	ldr	r1, [pc, #88]	; (8002ecc <HAL_RCC_GetSysClockFreq+0x5c>)
{
 8002e72:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002e74:	688b      	ldr	r3, [r1, #8]
 8002e76:	f003 030c 	and.w	r3, r3, #12
 8002e7a:	2b04      	cmp	r3, #4
 8002e7c:	d01b      	beq.n	8002eb6 <HAL_RCC_GetSysClockFreq+0x46>
 8002e7e:	2b08      	cmp	r3, #8
 8002e80:	d117      	bne.n	8002eb2 <HAL_RCC_GetSysClockFreq+0x42>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002e82:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002e84:	684b      	ldr	r3, [r1, #4]
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e86:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002e88:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002e8c:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002e90:	d113      	bne.n	8002eba <HAL_RCC_GetSysClockFreq+0x4a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e92:	480f      	ldr	r0, [pc, #60]	; (8002ed0 <HAL_RCC_GetSysClockFreq+0x60>)
 8002e94:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8002e98:	fba1 0100 	umull	r0, r1, r1, r0
 8002e9c:	f7fd fbe0 	bl	8000660 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002ea0:	4b0a      	ldr	r3, [pc, #40]	; (8002ecc <HAL_RCC_GetSysClockFreq+0x5c>)
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8002ea8:	3301      	adds	r3, #1
 8002eaa:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8002eac:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002eb0:	bd08      	pop	{r3, pc}
      sysclockfreq = HSI_VALUE;
 8002eb2:	4807      	ldr	r0, [pc, #28]	; (8002ed0 <HAL_RCC_GetSysClockFreq+0x60>)
}
 8002eb4:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002eb6:	4807      	ldr	r0, [pc, #28]	; (8002ed4 <HAL_RCC_GetSysClockFreq+0x64>)
}
 8002eb8:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002eba:	4806      	ldr	r0, [pc, #24]	; (8002ed4 <HAL_RCC_GetSysClockFreq+0x64>)
 8002ebc:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	fba1 0100 	umull	r0, r1, r1, r0
 8002ec6:	f7fd fbcb 	bl	8000660 <__aeabi_uldivmod>
 8002eca:	e7e9      	b.n	8002ea0 <HAL_RCC_GetSysClockFreq+0x30>
 8002ecc:	40023800 	.word	0x40023800
 8002ed0:	00f42400 	.word	0x00f42400
 8002ed4:	007a1200 	.word	0x007a1200

08002ed8 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8002ed8:	2800      	cmp	r0, #0
 8002eda:	f000 8087 	beq.w	8002fec <HAL_RCC_ClockConfig+0x114>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002ede:	4a48      	ldr	r2, [pc, #288]	; (8003000 <HAL_RCC_ClockConfig+0x128>)
 8002ee0:	6813      	ldr	r3, [r2, #0]
 8002ee2:	f003 0307 	and.w	r3, r3, #7
 8002ee6:	428b      	cmp	r3, r1
{
 8002ee8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002eec:	460d      	mov	r5, r1
 8002eee:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002ef0:	d209      	bcs.n	8002f06 <HAL_RCC_ClockConfig+0x2e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ef2:	b2cb      	uxtb	r3, r1
 8002ef4:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ef6:	6813      	ldr	r3, [r2, #0]
 8002ef8:	f003 0307 	and.w	r3, r3, #7
 8002efc:	428b      	cmp	r3, r1
 8002efe:	d002      	beq.n	8002f06 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8002f00:	2001      	movs	r0, #1
}
 8002f02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f06:	6823      	ldr	r3, [r4, #0]
 8002f08:	0798      	lsls	r0, r3, #30
 8002f0a:	d514      	bpl.n	8002f36 <HAL_RCC_ClockConfig+0x5e>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f0c:	0759      	lsls	r1, r3, #29
 8002f0e:	d504      	bpl.n	8002f1a <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f10:	493c      	ldr	r1, [pc, #240]	; (8003004 <HAL_RCC_ClockConfig+0x12c>)
 8002f12:	688a      	ldr	r2, [r1, #8]
 8002f14:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 8002f18:	608a      	str	r2, [r1, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f1a:	071a      	lsls	r2, r3, #28
 8002f1c:	d504      	bpl.n	8002f28 <HAL_RCC_ClockConfig+0x50>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f1e:	4939      	ldr	r1, [pc, #228]	; (8003004 <HAL_RCC_ClockConfig+0x12c>)
 8002f20:	688a      	ldr	r2, [r1, #8]
 8002f22:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 8002f26:	608a      	str	r2, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f28:	4936      	ldr	r1, [pc, #216]	; (8003004 <HAL_RCC_ClockConfig+0x12c>)
 8002f2a:	68a0      	ldr	r0, [r4, #8]
 8002f2c:	688a      	ldr	r2, [r1, #8]
 8002f2e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002f32:	4302      	orrs	r2, r0
 8002f34:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f36:	07df      	lsls	r7, r3, #31
 8002f38:	d521      	bpl.n	8002f7e <HAL_RCC_ClockConfig+0xa6>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f3a:	6862      	ldr	r2, [r4, #4]
 8002f3c:	2a01      	cmp	r2, #1
 8002f3e:	d057      	beq.n	8002ff0 <HAL_RCC_ClockConfig+0x118>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f40:	1e93      	subs	r3, r2, #2
 8002f42:	2b01      	cmp	r3, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f44:	4b2f      	ldr	r3, [pc, #188]	; (8003004 <HAL_RCC_ClockConfig+0x12c>)
 8002f46:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f48:	d94d      	bls.n	8002fe6 <HAL_RCC_ClockConfig+0x10e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f4a:	0799      	lsls	r1, r3, #30
 8002f4c:	d5d8      	bpl.n	8002f00 <HAL_RCC_ClockConfig+0x28>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f4e:	4e2d      	ldr	r6, [pc, #180]	; (8003004 <HAL_RCC_ClockConfig+0x12c>)
 8002f50:	68b3      	ldr	r3, [r6, #8]
 8002f52:	f023 0303 	bic.w	r3, r3, #3
 8002f56:	4313      	orrs	r3, r2
 8002f58:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8002f5a:	f7fe ff45 	bl	8001de8 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f5e:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8002f62:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f64:	e004      	b.n	8002f70 <HAL_RCC_ClockConfig+0x98>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f66:	f7fe ff3f 	bl	8001de8 <HAL_GetTick>
 8002f6a:	1bc0      	subs	r0, r0, r7
 8002f6c:	4540      	cmp	r0, r8
 8002f6e:	d844      	bhi.n	8002ffa <HAL_RCC_ClockConfig+0x122>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f70:	68b3      	ldr	r3, [r6, #8]
 8002f72:	6862      	ldr	r2, [r4, #4]
 8002f74:	f003 030c 	and.w	r3, r3, #12
 8002f78:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002f7c:	d1f3      	bne.n	8002f66 <HAL_RCC_ClockConfig+0x8e>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002f7e:	4a20      	ldr	r2, [pc, #128]	; (8003000 <HAL_RCC_ClockConfig+0x128>)
 8002f80:	6813      	ldr	r3, [r2, #0]
 8002f82:	f003 0307 	and.w	r3, r3, #7
 8002f86:	42ab      	cmp	r3, r5
 8002f88:	d906      	bls.n	8002f98 <HAL_RCC_ClockConfig+0xc0>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f8a:	b2eb      	uxtb	r3, r5
 8002f8c:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f8e:	6813      	ldr	r3, [r2, #0]
 8002f90:	f003 0307 	and.w	r3, r3, #7
 8002f94:	42ab      	cmp	r3, r5
 8002f96:	d1b3      	bne.n	8002f00 <HAL_RCC_ClockConfig+0x28>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f98:	6823      	ldr	r3, [r4, #0]
 8002f9a:	075a      	lsls	r2, r3, #29
 8002f9c:	d506      	bpl.n	8002fac <HAL_RCC_ClockConfig+0xd4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f9e:	4919      	ldr	r1, [pc, #100]	; (8003004 <HAL_RCC_ClockConfig+0x12c>)
 8002fa0:	68e0      	ldr	r0, [r4, #12]
 8002fa2:	688a      	ldr	r2, [r1, #8]
 8002fa4:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 8002fa8:	4302      	orrs	r2, r0
 8002faa:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fac:	071b      	lsls	r3, r3, #28
 8002fae:	d507      	bpl.n	8002fc0 <HAL_RCC_ClockConfig+0xe8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002fb0:	4a14      	ldr	r2, [pc, #80]	; (8003004 <HAL_RCC_ClockConfig+0x12c>)
 8002fb2:	6921      	ldr	r1, [r4, #16]
 8002fb4:	6893      	ldr	r3, [r2, #8]
 8002fb6:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8002fba:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002fbe:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002fc0:	f7ff ff56 	bl	8002e70 <HAL_RCC_GetSysClockFreq>
 8002fc4:	4a0f      	ldr	r2, [pc, #60]	; (8003004 <HAL_RCC_ClockConfig+0x12c>)
 8002fc6:	4c10      	ldr	r4, [pc, #64]	; (8003008 <HAL_RCC_ClockConfig+0x130>)
 8002fc8:	6892      	ldr	r2, [r2, #8]
 8002fca:	4910      	ldr	r1, [pc, #64]	; (800300c <HAL_RCC_ClockConfig+0x134>)
 8002fcc:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	5ca2      	ldrb	r2, [r4, r2]
  HAL_InitTick (uwTickPrio);
 8002fd4:	480e      	ldr	r0, [pc, #56]	; (8003010 <HAL_RCC_ClockConfig+0x138>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002fd6:	40d3      	lsrs	r3, r2
  HAL_InitTick (uwTickPrio);
 8002fd8:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002fda:	600b      	str	r3, [r1, #0]
  HAL_InitTick (uwTickPrio);
 8002fdc:	f7fe feba 	bl	8001d54 <HAL_InitTick>
  return HAL_OK;
 8002fe0:	2000      	movs	r0, #0
}
 8002fe2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fe6:	0198      	lsls	r0, r3, #6
 8002fe8:	d4b1      	bmi.n	8002f4e <HAL_RCC_ClockConfig+0x76>
 8002fea:	e789      	b.n	8002f00 <HAL_RCC_ClockConfig+0x28>
    return HAL_ERROR;
 8002fec:	2001      	movs	r0, #1
}
 8002fee:	4770      	bx	lr
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ff0:	4b04      	ldr	r3, [pc, #16]	; (8003004 <HAL_RCC_ClockConfig+0x12c>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	039e      	lsls	r6, r3, #14
 8002ff6:	d4aa      	bmi.n	8002f4e <HAL_RCC_ClockConfig+0x76>
 8002ff8:	e782      	b.n	8002f00 <HAL_RCC_ClockConfig+0x28>
        return HAL_TIMEOUT;
 8002ffa:	2003      	movs	r0, #3
 8002ffc:	e781      	b.n	8002f02 <HAL_RCC_ClockConfig+0x2a>
 8002ffe:	bf00      	nop
 8003000:	40023c00 	.word	0x40023c00
 8003004:	40023800 	.word	0x40023800
 8003008:	08003580 	.word	0x08003580
 800300c:	20000034 	.word	0x20000034
 8003010:	2000003c 	.word	0x2000003c

08003014 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003014:	4b04      	ldr	r3, [pc, #16]	; (8003028 <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 8003016:	4905      	ldr	r1, [pc, #20]	; (800302c <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003018:	689b      	ldr	r3, [r3, #8]
 800301a:	4a05      	ldr	r2, [pc, #20]	; (8003030 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800301c:	6808      	ldr	r0, [r1, #0]
 800301e:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8003022:	5cd3      	ldrb	r3, [r2, r3]
}
 8003024:	40d8      	lsrs	r0, r3
 8003026:	4770      	bx	lr
 8003028:	40023800 	.word	0x40023800
 800302c:	20000034 	.word	0x20000034
 8003030:	08003590 	.word	0x08003590

08003034 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003034:	2800      	cmp	r0, #0
 8003036:	d076      	beq.n	8003126 <HAL_TIM_Base_Init+0xf2>
{
 8003038:	b510      	push	{r4, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800303a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800303e:	4604      	mov	r4, r0
 8003040:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003044:	2b00      	cmp	r3, #0
 8003046:	d055      	beq.n	80030f4 <HAL_TIM_Base_Init+0xc0>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003048:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800304a:	4938      	ldr	r1, [pc, #224]	; (800312c <HAL_TIM_Base_Init+0xf8>)
  htim->State = HAL_TIM_STATE_BUSY;
 800304c:	2302      	movs	r3, #2
 800304e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003052:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8003054:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003056:	d052      	beq.n	80030fe <HAL_TIM_Base_Init+0xca>
 8003058:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800305c:	d021      	beq.n	80030a2 <HAL_TIM_Base_Init+0x6e>
 800305e:	f5a1 417c 	sub.w	r1, r1, #64512	; 0xfc00
 8003062:	428a      	cmp	r2, r1
 8003064:	d01d      	beq.n	80030a2 <HAL_TIM_Base_Init+0x6e>
 8003066:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800306a:	428a      	cmp	r2, r1
 800306c:	d019      	beq.n	80030a2 <HAL_TIM_Base_Init+0x6e>
 800306e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8003072:	428a      	cmp	r2, r1
 8003074:	d015      	beq.n	80030a2 <HAL_TIM_Base_Init+0x6e>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003076:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 800307a:	428a      	cmp	r2, r1
 800307c:	d015      	beq.n	80030aa <HAL_TIM_Base_Init+0x76>
 800307e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8003082:	428a      	cmp	r2, r1
 8003084:	d011      	beq.n	80030aa <HAL_TIM_Base_Init+0x76>
 8003086:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800308a:	428a      	cmp	r2, r1
 800308c:	d00d      	beq.n	80030aa <HAL_TIM_Base_Init+0x76>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800308e:	69a0      	ldr	r0, [r4, #24]

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003090:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003092:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003096:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 8003098:	6013      	str	r3, [r2, #0]

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800309a:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800309c:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800309e:	6293      	str	r3, [r2, #40]	; 0x28
 80030a0:	e010      	b.n	80030c4 <HAL_TIM_Base_Init+0x90>
    tmpcr1 |= Structure->CounterMode;
 80030a2:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80030a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80030a8:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80030aa:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80030ac:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 80030ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80030b2:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80030b4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 80030b8:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80030ba:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 80030bc:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 80030be:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80030c0:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80030c2:	6291      	str	r1, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80030c4:	2301      	movs	r3, #1
 80030c6:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80030c8:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030cc:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80030d0:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80030d4:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80030d8:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80030e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80030e4:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80030e8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 80030ec:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80030f0:	2000      	movs	r0, #0
}
 80030f2:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80030f4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80030f8:	f7fe fd32 	bl	8001b60 <HAL_TIM_Base_MspInit>
 80030fc:	e7a4      	b.n	8003048 <HAL_TIM_Base_Init+0x14>
    tmpcr1 |= Structure->CounterMode;
 80030fe:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003100:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003102:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003106:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 8003108:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800310c:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800310e:	69a1      	ldr	r1, [r4, #24]
 8003110:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003114:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8003116:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003118:	68e3      	ldr	r3, [r4, #12]
 800311a:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800311c:	6863      	ldr	r3, [r4, #4]
 800311e:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8003120:	6963      	ldr	r3, [r4, #20]
 8003122:	6313      	str	r3, [r2, #48]	; 0x30
 8003124:	e7ce      	b.n	80030c4 <HAL_TIM_Base_Init+0x90>
    return HAL_ERROR;
 8003126:	2001      	movs	r0, #1
}
 8003128:	4770      	bx	lr
 800312a:	bf00      	nop
 800312c:	40010000 	.word	0x40010000

08003130 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8003130:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003134:	2b01      	cmp	r3, #1
 8003136:	d127      	bne.n	8003188 <HAL_TIM_Base_Start_IT+0x58>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003138:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800313a:	4915      	ldr	r1, [pc, #84]	; (8003190 <HAL_TIM_Base_Start_IT+0x60>)
  htim->State = HAL_TIM_STATE_BUSY;
 800313c:	2202      	movs	r2, #2
 800313e:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003142:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003144:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003146:	f042 0201 	orr.w	r2, r2, #1
 800314a:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800314c:	d011      	beq.n	8003172 <HAL_TIM_Base_Start_IT+0x42>
 800314e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003152:	d00e      	beq.n	8003172 <HAL_TIM_Base_Start_IT+0x42>
 8003154:	4a0f      	ldr	r2, [pc, #60]	; (8003194 <HAL_TIM_Base_Start_IT+0x64>)
 8003156:	4293      	cmp	r3, r2
 8003158:	d00b      	beq.n	8003172 <HAL_TIM_Base_Start_IT+0x42>
 800315a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800315e:	4293      	cmp	r3, r2
 8003160:	d007      	beq.n	8003172 <HAL_TIM_Base_Start_IT+0x42>
 8003162:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003166:	4293      	cmp	r3, r2
 8003168:	d003      	beq.n	8003172 <HAL_TIM_Base_Start_IT+0x42>
 800316a:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 800316e:	4293      	cmp	r3, r2
 8003170:	d104      	bne.n	800317c <HAL_TIM_Base_Start_IT+0x4c>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003172:	689a      	ldr	r2, [r3, #8]
 8003174:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003178:	2a06      	cmp	r2, #6
 800317a:	d007      	beq.n	800318c <HAL_TIM_Base_Start_IT+0x5c>
    __HAL_TIM_ENABLE(htim);
 800317c:	681a      	ldr	r2, [r3, #0]
 800317e:	f042 0201 	orr.w	r2, r2, #1
  return HAL_OK;
 8003182:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 8003184:	601a      	str	r2, [r3, #0]
 8003186:	4770      	bx	lr
    return HAL_ERROR;
 8003188:	2001      	movs	r0, #1
 800318a:	4770      	bx	lr
  return HAL_OK;
 800318c:	2000      	movs	r0, #0
}
 800318e:	4770      	bx	lr
 8003190:	40010000 	.word	0x40010000
 8003194:	40000400 	.word	0x40000400

08003198 <HAL_TIM_Base_Stop_IT>:
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8003198:	6803      	ldr	r3, [r0, #0]
 800319a:	68da      	ldr	r2, [r3, #12]
 800319c:	f022 0201 	bic.w	r2, r2, #1
 80031a0:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE(htim);
 80031a2:	6a1a      	ldr	r2, [r3, #32]
 80031a4:	f241 1111 	movw	r1, #4369	; 0x1111
 80031a8:	420a      	tst	r2, r1
 80031aa:	d108      	bne.n	80031be <HAL_TIM_Base_Stop_IT+0x26>
 80031ac:	6a19      	ldr	r1, [r3, #32]
 80031ae:	f240 4244 	movw	r2, #1092	; 0x444
 80031b2:	4211      	tst	r1, r2
 80031b4:	d103      	bne.n	80031be <HAL_TIM_Base_Stop_IT+0x26>
 80031b6:	681a      	ldr	r2, [r3, #0]
 80031b8:	f022 0201 	bic.w	r2, r2, #1
 80031bc:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 80031be:	2301      	movs	r3, #1
 80031c0:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 80031c4:	2000      	movs	r0, #0
 80031c6:	4770      	bx	lr

080031c8 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80031c8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80031cc:	2b01      	cmp	r3, #1
 80031ce:	d075      	beq.n	80032bc <HAL_TIM_ConfigClockSource+0xf4>
 80031d0:	4602      	mov	r2, r0
{
 80031d2:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 80031d4:	2302      	movs	r3, #2
  tmpsmcr = htim->Instance->SMCR;
 80031d6:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80031d8:	f882 303d 	strb.w	r3, [r2, #61]	; 0x3d
  __HAL_LOCK(htim);
 80031dc:	2001      	movs	r0, #1
 80031de:	f882 003c 	strb.w	r0, [r2, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 80031e2:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80031e4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80031e8:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 80031ec:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 80031ee:	680b      	ldr	r3, [r1, #0]
 80031f0:	2b60      	cmp	r3, #96	; 0x60
 80031f2:	d065      	beq.n	80032c0 <HAL_TIM_ConfigClockSource+0xf8>
 80031f4:	d824      	bhi.n	8003240 <HAL_TIM_ConfigClockSource+0x78>
 80031f6:	2b40      	cmp	r3, #64	; 0x40
 80031f8:	d07c      	beq.n	80032f4 <HAL_TIM_ConfigClockSource+0x12c>
 80031fa:	d94b      	bls.n	8003294 <HAL_TIM_ConfigClockSource+0xcc>
 80031fc:	2b50      	cmp	r3, #80	; 0x50
 80031fe:	d117      	bne.n	8003230 <HAL_TIM_ConfigClockSource+0x68>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003200:	6848      	ldr	r0, [r1, #4]
 8003202:	68cd      	ldr	r5, [r1, #12]
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003204:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003206:	6a23      	ldr	r3, [r4, #32]
 8003208:	f023 0301 	bic.w	r3, r3, #1
 800320c:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800320e:	69a3      	ldr	r3, [r4, #24]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003210:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003214:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccer |= TIM_ICPolarity;
 8003218:	4301      	orrs	r1, r0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800321a:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800321e:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8003220:	6221      	str	r1, [r4, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003222:	68a3      	ldr	r3, [r4, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003224:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003228:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  HAL_StatusTypeDef status = HAL_OK;
 800322c:	2000      	movs	r0, #0
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800322e:	60a3      	str	r3, [r4, #8]
  htim->State = HAL_TIM_STATE_READY;
 8003230:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 8003232:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8003234:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8003238:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
}
 800323c:	bc30      	pop	{r4, r5}
 800323e:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 8003240:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003244:	d038      	beq.n	80032b8 <HAL_TIM_ConfigClockSource+0xf0>
 8003246:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800324a:	d110      	bne.n	800326e <HAL_TIM_ConfigClockSource+0xa6>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800324c:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8003250:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003252:	432b      	orrs	r3, r5
 8003254:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003256:	f420 417f 	bic.w	r1, r0, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800325a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 800325e:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003260:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003262:	68a3      	ldr	r3, [r4, #8]
 8003264:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  HAL_StatusTypeDef status = HAL_OK;
 8003268:	2000      	movs	r0, #0
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800326a:	60a3      	str	r3, [r4, #8]
      break;
 800326c:	e7e0      	b.n	8003230 <HAL_TIM_ConfigClockSource+0x68>
  switch (sClockSourceConfig->ClockSource)
 800326e:	2b70      	cmp	r3, #112	; 0x70
 8003270:	d1de      	bne.n	8003230 <HAL_TIM_ConfigClockSource+0x68>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003272:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8003276:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003278:	432b      	orrs	r3, r5
 800327a:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800327c:	f420 417f 	bic.w	r1, r0, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003280:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 8003284:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8003286:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 8003288:	68a3      	ldr	r3, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800328a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
  HAL_StatusTypeDef status = HAL_OK;
 800328e:	2000      	movs	r0, #0
      htim->Instance->SMCR = tmpsmcr;
 8003290:	60a3      	str	r3, [r4, #8]
      break;
 8003292:	e7cd      	b.n	8003230 <HAL_TIM_ConfigClockSource+0x68>
  switch (sClockSourceConfig->ClockSource)
 8003294:	2b20      	cmp	r3, #32
 8003296:	d002      	beq.n	800329e <HAL_TIM_ConfigClockSource+0xd6>
 8003298:	d90a      	bls.n	80032b0 <HAL_TIM_ConfigClockSource+0xe8>
 800329a:	2b30      	cmp	r3, #48	; 0x30
 800329c:	d1c8      	bne.n	8003230 <HAL_TIM_ConfigClockSource+0x68>
  tmpsmcr = TIMx->SMCR;
 800329e:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80032a0:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80032a4:	430b      	orrs	r3, r1
 80032a6:	f043 0307 	orr.w	r3, r3, #7
  HAL_StatusTypeDef status = HAL_OK;
 80032aa:	2000      	movs	r0, #0
  TIMx->SMCR = tmpsmcr;
 80032ac:	60a3      	str	r3, [r4, #8]
}
 80032ae:	e7bf      	b.n	8003230 <HAL_TIM_ConfigClockSource+0x68>
  switch (sClockSourceConfig->ClockSource)
 80032b0:	f033 0110 	bics.w	r1, r3, #16
 80032b4:	d1bc      	bne.n	8003230 <HAL_TIM_ConfigClockSource+0x68>
 80032b6:	e7f2      	b.n	800329e <HAL_TIM_ConfigClockSource+0xd6>
  HAL_StatusTypeDef status = HAL_OK;
 80032b8:	2000      	movs	r0, #0
 80032ba:	e7b9      	b.n	8003230 <HAL_TIM_ConfigClockSource+0x68>
  __HAL_LOCK(htim);
 80032bc:	2002      	movs	r0, #2
}
 80032be:	4770      	bx	lr
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80032c0:	6a20      	ldr	r0, [r4, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80032c2:	68cb      	ldr	r3, [r1, #12]
 80032c4:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80032c6:	f020 0010 	bic.w	r0, r0, #16
 80032ca:	6220      	str	r0, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 80032cc:	69a1      	ldr	r1, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80032ce:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80032d2:	ea41 3103 	orr.w	r1, r1, r3, lsl #12
  tmpccer = TIMx->CCER;
 80032d6:	6a23      	ldr	r3, [r4, #32]
  TIMx->CCMR1 = tmpccmr1 ;
 80032d8:	61a1      	str	r1, [r4, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80032da:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80032de:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCER = tmpccer;
 80032e2:	6223      	str	r3, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 80032e4:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80032e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80032ea:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  HAL_StatusTypeDef status = HAL_OK;
 80032ee:	2000      	movs	r0, #0
  TIMx->SMCR = tmpsmcr;
 80032f0:	60a3      	str	r3, [r4, #8]
}
 80032f2:	e79d      	b.n	8003230 <HAL_TIM_ConfigClockSource+0x68>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80032f4:	6848      	ldr	r0, [r1, #4]
 80032f6:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 80032f8:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80032fa:	6a23      	ldr	r3, [r4, #32]
 80032fc:	f023 0301 	bic.w	r3, r3, #1
 8003300:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003302:	69a3      	ldr	r3, [r4, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003304:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003308:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccer |= TIM_ICPolarity;
 800330c:	4301      	orrs	r1, r0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800330e:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8003312:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8003314:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8003316:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003318:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800331c:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  HAL_StatusTypeDef status = HAL_OK;
 8003320:	2000      	movs	r0, #0
  TIMx->SMCR = tmpsmcr;
 8003322:	60a3      	str	r3, [r4, #8]
}
 8003324:	e784      	b.n	8003230 <HAL_TIM_ConfigClockSource+0x68>
 8003326:	bf00      	nop

08003328 <HAL_TIM_OC_DelayElapsedCallback>:
 8003328:	4770      	bx	lr
 800332a:	bf00      	nop

0800332c <HAL_TIM_IC_CaptureCallback>:
 800332c:	4770      	bx	lr
 800332e:	bf00      	nop

08003330 <HAL_TIM_PWM_PulseFinishedCallback>:
 8003330:	4770      	bx	lr
 8003332:	bf00      	nop

08003334 <HAL_TIM_TriggerCallback>:
 8003334:	4770      	bx	lr
 8003336:	bf00      	nop

08003338 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003338:	6803      	ldr	r3, [r0, #0]
 800333a:	691a      	ldr	r2, [r3, #16]
 800333c:	0791      	lsls	r1, r2, #30
{
 800333e:	b510      	push	{r4, lr}
 8003340:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003342:	d502      	bpl.n	800334a <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003344:	68da      	ldr	r2, [r3, #12]
 8003346:	0792      	lsls	r2, r2, #30
 8003348:	d45f      	bmi.n	800340a <HAL_TIM_IRQHandler+0xd2>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800334a:	691a      	ldr	r2, [r3, #16]
 800334c:	0750      	lsls	r0, r2, #29
 800334e:	d502      	bpl.n	8003356 <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003350:	68da      	ldr	r2, [r3, #12]
 8003352:	0751      	lsls	r1, r2, #29
 8003354:	d446      	bmi.n	80033e4 <HAL_TIM_IRQHandler+0xac>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003356:	691a      	ldr	r2, [r3, #16]
 8003358:	0712      	lsls	r2, r2, #28
 800335a:	d502      	bpl.n	8003362 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800335c:	68da      	ldr	r2, [r3, #12]
 800335e:	0710      	lsls	r0, r2, #28
 8003360:	d42e      	bmi.n	80033c0 <HAL_TIM_IRQHandler+0x88>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003362:	691a      	ldr	r2, [r3, #16]
 8003364:	06d2      	lsls	r2, r2, #27
 8003366:	d502      	bpl.n	800336e <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003368:	68da      	ldr	r2, [r3, #12]
 800336a:	06d0      	lsls	r0, r2, #27
 800336c:	d418      	bmi.n	80033a0 <HAL_TIM_IRQHandler+0x68>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800336e:	691a      	ldr	r2, [r3, #16]
 8003370:	07d1      	lsls	r1, r2, #31
 8003372:	d502      	bpl.n	800337a <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003374:	68da      	ldr	r2, [r3, #12]
 8003376:	07d2      	lsls	r2, r2, #31
 8003378:	d45d      	bmi.n	8003436 <HAL_TIM_IRQHandler+0xfe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800337a:	691a      	ldr	r2, [r3, #16]
 800337c:	0610      	lsls	r0, r2, #24
 800337e:	d502      	bpl.n	8003386 <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003380:	68da      	ldr	r2, [r3, #12]
 8003382:	0611      	lsls	r1, r2, #24
 8003384:	d45f      	bmi.n	8003446 <HAL_TIM_IRQHandler+0x10e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003386:	691a      	ldr	r2, [r3, #16]
 8003388:	0652      	lsls	r2, r2, #25
 800338a:	d502      	bpl.n	8003392 <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800338c:	68da      	ldr	r2, [r3, #12]
 800338e:	0650      	lsls	r0, r2, #25
 8003390:	d461      	bmi.n	8003456 <HAL_TIM_IRQHandler+0x11e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003392:	691a      	ldr	r2, [r3, #16]
 8003394:	0691      	lsls	r1, r2, #26
 8003396:	d502      	bpl.n	800339e <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003398:	68da      	ldr	r2, [r3, #12]
 800339a:	0692      	lsls	r2, r2, #26
 800339c:	d443      	bmi.n	8003426 <HAL_TIM_IRQHandler+0xee>
}
 800339e:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80033a0:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80033a4:	2208      	movs	r2, #8
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80033a6:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80033a8:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80033aa:	69db      	ldr	r3, [r3, #28]
 80033ac:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80033b0:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80033b2:	d064      	beq.n	800347e <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 80033b4:	f7ff ffba 	bl	800332c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033b8:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80033ba:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033bc:	7722      	strb	r2, [r4, #28]
 80033be:	e7d6      	b.n	800336e <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80033c0:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80033c4:	2204      	movs	r2, #4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80033c6:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80033c8:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80033ca:	69db      	ldr	r3, [r3, #28]
 80033cc:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 80033ce:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80033d0:	d152      	bne.n	8003478 <HAL_TIM_IRQHandler+0x140>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033d2:	f7ff ffa9 	bl	8003328 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033d6:	4620      	mov	r0, r4
 80033d8:	f7ff ffaa 	bl	8003330 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033dc:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80033de:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033e0:	7722      	strb	r2, [r4, #28]
 80033e2:	e7be      	b.n	8003362 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80033e4:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80033e8:	2202      	movs	r2, #2
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80033ea:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80033ec:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80033ee:	699b      	ldr	r3, [r3, #24]
 80033f0:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80033f4:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80033f6:	d13c      	bne.n	8003472 <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033f8:	f7ff ff96 	bl	8003328 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033fc:	4620      	mov	r0, r4
 80033fe:	f7ff ff97 	bl	8003330 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003402:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003404:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003406:	7722      	strb	r2, [r4, #28]
 8003408:	e7a5      	b.n	8003356 <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800340a:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800340e:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003410:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003412:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003414:	699b      	ldr	r3, [r3, #24]
 8003416:	079b      	lsls	r3, r3, #30
 8003418:	d025      	beq.n	8003466 <HAL_TIM_IRQHandler+0x12e>
          HAL_TIM_IC_CaptureCallback(htim);
 800341a:	f7ff ff87 	bl	800332c <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800341e:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003420:	6823      	ldr	r3, [r4, #0]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003422:	7722      	strb	r2, [r4, #28]
 8003424:	e791      	b.n	800334a <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003426:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 800342a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800342c:	611a      	str	r2, [r3, #16]
}
 800342e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8003432:	f000 b863 	b.w	80034fc <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003436:	f06f 0201 	mvn.w	r2, #1
 800343a:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800343c:	4620      	mov	r0, r4
 800343e:	f7fe fa5b 	bl	80018f8 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003442:	6823      	ldr	r3, [r4, #0]
 8003444:	e799      	b.n	800337a <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003446:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800344a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800344c:	4620      	mov	r0, r4
 800344e:	f000 f857 	bl	8003500 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003452:	6823      	ldr	r3, [r4, #0]
 8003454:	e797      	b.n	8003386 <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003456:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800345a:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800345c:	4620      	mov	r0, r4
 800345e:	f7ff ff69 	bl	8003334 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003462:	6823      	ldr	r3, [r4, #0]
 8003464:	e795      	b.n	8003392 <HAL_TIM_IRQHandler+0x5a>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003466:	f7ff ff5f 	bl	8003328 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800346a:	4620      	mov	r0, r4
 800346c:	f7ff ff60 	bl	8003330 <HAL_TIM_PWM_PulseFinishedCallback>
 8003470:	e7d5      	b.n	800341e <HAL_TIM_IRQHandler+0xe6>
        HAL_TIM_IC_CaptureCallback(htim);
 8003472:	f7ff ff5b 	bl	800332c <HAL_TIM_IC_CaptureCallback>
 8003476:	e7c4      	b.n	8003402 <HAL_TIM_IRQHandler+0xca>
        HAL_TIM_IC_CaptureCallback(htim);
 8003478:	f7ff ff58 	bl	800332c <HAL_TIM_IC_CaptureCallback>
 800347c:	e7ae      	b.n	80033dc <HAL_TIM_IRQHandler+0xa4>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800347e:	f7ff ff53 	bl	8003328 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003482:	4620      	mov	r0, r4
 8003484:	f7ff ff54 	bl	8003330 <HAL_TIM_PWM_PulseFinishedCallback>
 8003488:	e796      	b.n	80033b8 <HAL_TIM_IRQHandler+0x80>
 800348a:	bf00      	nop

0800348c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800348c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003490:	2b01      	cmp	r3, #1
 8003492:	d02f      	beq.n	80034f4 <HAL_TIMEx_MasterConfigSynchronization+0x68>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003494:	6803      	ldr	r3, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8003496:	2202      	movs	r2, #2
{
 8003498:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 800349a:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 800349e:	685a      	ldr	r2, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80034a0:	680d      	ldr	r5, [r1, #0]
  tmpsmcr = htim->Instance->SMCR;
 80034a2:	689c      	ldr	r4, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 80034a4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80034a8:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80034aa:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80034ac:	4a12      	ldr	r2, [pc, #72]	; (80034f8 <HAL_TIMEx_MasterConfigSynchronization+0x6c>)
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d012      	beq.n	80034d8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80034b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034b6:	d00f      	beq.n	80034d8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80034b8:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80034bc:	4293      	cmp	r3, r2
 80034be:	d00b      	beq.n	80034d8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80034c0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80034c4:	4293      	cmp	r3, r2
 80034c6:	d007      	beq.n	80034d8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80034c8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80034cc:	4293      	cmp	r3, r2
 80034ce:	d003      	beq.n	80034d8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80034d0:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d104      	bne.n	80034e2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80034d8:	684a      	ldr	r2, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 80034da:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80034de:	4314      	orrs	r4, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80034e0:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 80034e2:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 80034e4:	2201      	movs	r2, #1
 80034e6:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80034ea:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
}
 80034ee:	bc30      	pop	{r4, r5}
  return HAL_OK;
 80034f0:	4618      	mov	r0, r3
}
 80034f2:	4770      	bx	lr
  __HAL_LOCK(htim);
 80034f4:	2002      	movs	r0, #2
}
 80034f6:	4770      	bx	lr
 80034f8:	40010000 	.word	0x40010000

080034fc <HAL_TIMEx_CommutCallback>:
 80034fc:	4770      	bx	lr
 80034fe:	bf00      	nop

08003500 <HAL_TIMEx_BreakCallback>:
 8003500:	4770      	bx	lr
 8003502:	bf00      	nop

08003504 <abs>:
 8003504:	2800      	cmp	r0, #0
 8003506:	bfb8      	it	lt
 8003508:	4240      	neglt	r0, r0
 800350a:	4770      	bx	lr

0800350c <__libc_init_array>:
 800350c:	b570      	push	{r4, r5, r6, lr}
 800350e:	4d0d      	ldr	r5, [pc, #52]	; (8003544 <__libc_init_array+0x38>)
 8003510:	4c0d      	ldr	r4, [pc, #52]	; (8003548 <__libc_init_array+0x3c>)
 8003512:	1b64      	subs	r4, r4, r5
 8003514:	10a4      	asrs	r4, r4, #2
 8003516:	2600      	movs	r6, #0
 8003518:	42a6      	cmp	r6, r4
 800351a:	d109      	bne.n	8003530 <__libc_init_array+0x24>
 800351c:	4d0b      	ldr	r5, [pc, #44]	; (800354c <__libc_init_array+0x40>)
 800351e:	4c0c      	ldr	r4, [pc, #48]	; (8003550 <__libc_init_array+0x44>)
 8003520:	f000 f818 	bl	8003554 <_init>
 8003524:	1b64      	subs	r4, r4, r5
 8003526:	10a4      	asrs	r4, r4, #2
 8003528:	2600      	movs	r6, #0
 800352a:	42a6      	cmp	r6, r4
 800352c:	d105      	bne.n	800353a <__libc_init_array+0x2e>
 800352e:	bd70      	pop	{r4, r5, r6, pc}
 8003530:	f855 3b04 	ldr.w	r3, [r5], #4
 8003534:	4798      	blx	r3
 8003536:	3601      	adds	r6, #1
 8003538:	e7ee      	b.n	8003518 <__libc_init_array+0xc>
 800353a:	f855 3b04 	ldr.w	r3, [r5], #4
 800353e:	4798      	blx	r3
 8003540:	3601      	adds	r6, #1
 8003542:	e7f2      	b.n	800352a <__libc_init_array+0x1e>
 8003544:	080035a0 	.word	0x080035a0
 8003548:	080035a0 	.word	0x080035a0
 800354c:	080035a0 	.word	0x080035a0
 8003550:	080035a4 	.word	0x080035a4

08003554 <_init>:
 8003554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003556:	bf00      	nop
 8003558:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800355a:	bc08      	pop	{r3}
 800355c:	469e      	mov	lr, r3
 800355e:	4770      	bx	lr

08003560 <_fini>:
 8003560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003562:	bf00      	nop
 8003564:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003566:	bc08      	pop	{r3}
 8003568:	469e      	mov	lr, r3
 800356a:	4770      	bx	lr
