{
  "namespaces": {
    "global": {
      "modules": {
        "DesignTop": {
          "connections": [
            [
              "self.in.0",
              "lb_repeat_edge_2_stencil_update_stream$reg_0_1.in"
            ],
            [
              "self.in.0",
              "lb_repeat_edge_2_stencil_update_stream$mem_1.wdata"
            ],
            [
              "lb_repeat_edge_2_stencil_update_stream$reg_2_2.in",
              "lb_repeat_edge_2_stencil_update_stream$reg_2_1.out"
            ],
            [
              "lb_repeat_edge_2_stencil_update_stream$reg_2_1.in",
              "lb_repeat_edge_2_stencil_update_stream$mem_2.rdata"
            ],
            [
              "lb_repeat_edge_2_stencil_update_stream$reg_1_2.in",
              "lb_repeat_edge_2_stencil_update_stream$reg_1_1.out"
            ],
            [
              "lb_repeat_edge_2_stencil_update_stream$reg_1_1.in",
              "lb_repeat_edge_2_stencil_update_stream$mem_1.rdata"
            ],
            [
              "lb_repeat_edge_2_stencil_update_stream$reg_0_2.in",
              "lb_repeat_edge_2_stencil_update_stream$reg_0_1.out"
            ],
            [
              "lb_repeat_edge_2_stencil_update_stream$mem_2.wdata",
              "lb_repeat_edge_2_stencil_update_stream$mem_1.rdata"
            ],
            [
              "lb_conv1_2_stencil_update_stream$reg_2_2.in",
              "lb_conv1_2_stencil_update_stream$reg_2_1.out"
            ],
            [
              "lb_conv1_2_stencil_update_stream$reg_2_1.in",
              "lb_conv1_2_stencil_update_stream$mem_2.rdata"
            ],
            [
              "lb_conv1_2_stencil_update_stream$reg_1_2.in",
              "lb_conv1_2_stencil_update_stream$reg_1_1.out"
            ],
            [
              "lb_conv1_2_stencil_update_stream$reg_1_1.in",
              "lb_conv1_2_stencil_update_stream$mem_1.rdata"
            ],
            [
              "lb_conv1_2_stencil_update_stream$reg_0_2.in",
              "lb_conv1_2_stencil_update_stream$reg_0_1.out"
            ],
            [
              "lb_conv1_2_stencil_update_stream$reg_0_1.in",
              "const0_.out"
            ],
            [
              "lb_conv1_2_stencil_update_stream$mem_2.wdata",
              "lb_conv1_2_stencil_update_stream$mem_1.rdata"
            ],
            [
              "lb_conv1_2_stencil_update_stream$mem_1.wdata",
              "const0_.out"
            ]
          ],
          "instances": {
            "const0_": {
              "configargs": {
                "value": 0
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "const0_$1": {
              "configargs": {
                "value": 0
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "lb_conv1_2_stencil_update_stream$mem_1": {
              "configargs": {
                "mode": "linebuffer"
              },
              "genargs": {
                "depth": 258,
                "width": 16
              },
              "genref": "cgralib.Mem"
            },
            "lb_conv1_2_stencil_update_stream$mem_2": {
              "configargs": {
                "mode": "linebuffer"
              },
              "genargs": {
                "depth": 258,
                "width": 16
              },
              "genref": "cgralib.Mem"
            },
            "lb_conv1_2_stencil_update_stream$reg_0_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_conv1_2_stencil_update_stream$reg_0_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_conv1_2_stencil_update_stream$reg_1_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_conv1_2_stencil_update_stream$reg_1_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_conv1_2_stencil_update_stream$reg_2_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_conv1_2_stencil_update_stream$reg_2_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_repeat_edge_2_stencil_update_stream$mem_1": {
              "configargs": {
                "mode": "linebuffer"
              },
              "genargs": {
                "depth": 260,
                "width": 16
              },
              "genref": "cgralib.Mem"
            },
            "lb_repeat_edge_2_stencil_update_stream$mem_2": {
              "configargs": {
                "mode": "linebuffer"
              },
              "genargs": {
                "depth": 260,
                "width": 16
              },
              "genref": "cgralib.Mem"
            },
            "lb_repeat_edge_2_stencil_update_stream$reg_0_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_repeat_edge_2_stencil_update_stream$reg_0_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_repeat_edge_2_stencil_update_stream$reg_1_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_repeat_edge_2_stencil_update_stream$reg_1_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_repeat_edge_2_stencil_update_stream$reg_2_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_repeat_edge_2_stencil_update_stream$reg_2_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            }
          },
          "type": [
            "Record",
            {
              "in": [
                "Array",
                1,
                [
                  "Array",
                  16,
                  "BitIn"
                ]
              ],
              "out": [
                "Array",
                16,
                "Bit"
              ]
            }
          ]
        },
        "Linebuffer_U0": {
          "connections": [
            [
              "self.out.2.2",
              "self.in"
            ],
            [
              "self.out.2.1",
              "reg_0_1.out"
            ],
            [
              "self.out.2.0",
              "reg_0_2.out"
            ],
            [
              "self.out.1.2",
              "mem_1.rdata"
            ],
            [
              "self.out.1.1",
              "reg_1_1.out"
            ],
            [
              "self.out.1.0",
              "reg_1_2.out"
            ],
            [
              "self.out.0.2",
              "mem_2.rdata"
            ],
            [
              "self.out.0.1",
              "reg_2_1.out"
            ],
            [
              "self.out.0.0",
              "reg_2_2.out"
            ],
            [
              "self.in",
              "reg_0_1.in"
            ],
            [
              "self.in",
              "mem_1.wdata"
            ],
            [
              "reg_2_2.in",
              "reg_2_1.out"
            ],
            [
              "reg_2_1.in",
              "mem_2.rdata"
            ],
            [
              "reg_1_2.in",
              "reg_1_1.out"
            ],
            [
              "reg_1_1.in",
              "mem_1.rdata"
            ],
            [
              "reg_0_2.in",
              "reg_0_1.out"
            ],
            [
              "mem_2.wdata",
              "mem_1.rdata"
            ]
          ],
          "instances": {
            "mem_1": {
              "configargs": {
                "mode": "linebuffer"
              },
              "genargs": {
                "depth": 258,
                "width": 16
              },
              "genref": "cgralib.Mem"
            },
            "mem_2": {
              "configargs": {
                "mode": "linebuffer"
              },
              "genargs": {
                "depth": 258,
                "width": 16
              },
              "genref": "cgralib.Mem"
            },
            "reg_0_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "reg_0_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "reg_1_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "reg_1_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "reg_2_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "reg_2_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            }
          },
          "type": [
            "Record",
            {
              "in": [
                "Array",
                16,
                "BitIn"
              ],
              "out": [
                "Array",
                3,
                [
                  "Array",
                  3,
                  [
                    "Array",
                    16,
                    "Bit"
                  ]
                ]
              ]
            }
          ]
        },
        "Linebuffer_U1": {
          "connections": [
            [
              "self.out.2.2",
              "self.in"
            ],
            [
              "self.out.2.1",
              "reg_0_1.out"
            ],
            [
              "self.out.2.0",
              "reg_0_2.out"
            ],
            [
              "self.out.1.2",
              "mem_1.rdata"
            ],
            [
              "self.out.1.1",
              "reg_1_1.out"
            ],
            [
              "self.out.1.0",
              "reg_1_2.out"
            ],
            [
              "self.out.0.2",
              "mem_2.rdata"
            ],
            [
              "self.out.0.1",
              "reg_2_1.out"
            ],
            [
              "self.out.0.0",
              "reg_2_2.out"
            ],
            [
              "self.in",
              "reg_0_1.in"
            ],
            [
              "self.in",
              "mem_1.wdata"
            ],
            [
              "reg_2_2.in",
              "reg_2_1.out"
            ],
            [
              "reg_2_1.in",
              "mem_2.rdata"
            ],
            [
              "reg_1_2.in",
              "reg_1_1.out"
            ],
            [
              "reg_1_1.in",
              "mem_1.rdata"
            ],
            [
              "reg_0_2.in",
              "reg_0_1.out"
            ],
            [
              "mem_2.wdata",
              "mem_1.rdata"
            ]
          ],
          "instances": {
            "mem_1": {
              "configargs": {
                "mode": "linebuffer"
              },
              "genargs": {
                "depth": 260,
                "width": 16
              },
              "genref": "cgralib.Mem"
            },
            "mem_2": {
              "configargs": {
                "mode": "linebuffer"
              },
              "genargs": {
                "depth": 260,
                "width": 16
              },
              "genref": "cgralib.Mem"
            },
            "reg_0_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "reg_0_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "reg_1_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "reg_1_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "reg_2_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "reg_2_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            }
          },
          "type": [
            "Record",
            {
              "in": [
                "Array",
                16,
                "BitIn"
              ],
              "out": [
                "Array",
                3,
                [
                  "Array",
                  3,
                  [
                    "Array",
                    16,
                    "Bit"
                  ]
                ]
              ]
            }
          ]
        }
      }
    }
  },
  "top": "global.DesignTop"
}