<epsilon> 0
nand 1
circuit 2
48 3
inverter 21
50 22
by 20
internal 5
write 6
enable 7
signal 8
intwe 9
receives 4
and 10
a 11
signal 12
which 13
inverting 17
data 18
di 19
by 16
is 14
generated 15
. 23
