\hypertarget{group__SIM__Peripheral__Access__Layer}{}\section{S\+IM Peripheral Access Layer}
\label{group__SIM__Peripheral__Access__Layer}\index{S\+I\+M Peripheral Access Layer@{S\+I\+M Peripheral Access Layer}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group__SIM__Register__Accessor__Macros}{S\+I\+M -\/ Register accessor macros}
\item 
\hyperlink{group__SIM__Register__Masks}{S\+I\+M Register Masks}
\end{DoxyCompactItemize}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structSIM__Type}{S\+I\+M\+\_\+\+Type}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group__SIM__Peripheral__Access__Layer_gace1d6947a3e5c9530f00f8c22adcd700}{S\+I\+M\+\_\+\+B\+A\+SE}~(0x40047000u)
\item 
\#define \hyperlink{group__SIM__Peripheral__Access__Layer_ga3dd2f4c4bfb41778902b4b5350143d9e}{S\+IM}~((\hyperlink{structSIM__Type}{S\+I\+M\+\_\+\+Type} $\ast$)\hyperlink{group__SIM__Peripheral__Access__Layer_gace1d6947a3e5c9530f00f8c22adcd700}{S\+I\+M\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__SIM__Peripheral__Access__Layer_ga3dd2f4c4bfb41778902b4b5350143d9e}{S\+IM})\hypertarget{group__SIM__Peripheral__Access__Layer_ga719ec5df95fbb5732438f794f2cccf3c}{}\label{group__SIM__Peripheral__Access__Layer_ga719ec5df95fbb5732438f794f2cccf3c}

\item 
\#define \hyperlink{group__SIM__Peripheral__Access__Layer_gad0dfdd9f125421e6e0387da3fce02a5d}{S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}~\{ \hyperlink{group__SIM__Peripheral__Access__Layer_gace1d6947a3e5c9530f00f8c22adcd700}{S\+I\+M\+\_\+\+B\+A\+SE} \}
\item 
\#define \hyperlink{group__SIM__Peripheral__Access__Layer_ga2fd213a3b9fc7d761ab0cdeb74c34f91}{S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}~\{ \hyperlink{group__SIM__Peripheral__Access__Layer_ga3dd2f4c4bfb41778902b4b5350143d9e}{S\+IM} \}
\item 
\#define \hyperlink{group__SIM__Peripheral__Access__Layer_gace1d6947a3e5c9530f00f8c22adcd700}{S\+I\+M\+\_\+\+B\+A\+SE}~(0x40047000u)
\item 
\#define \hyperlink{group__SIM__Peripheral__Access__Layer_ga3dd2f4c4bfb41778902b4b5350143d9e}{S\+IM}~((\hyperlink{structSIM__Type}{S\+I\+M\+\_\+\+Type} $\ast$)\hyperlink{group__SIM__Peripheral__Access__Layer_gace1d6947a3e5c9530f00f8c22adcd700}{S\+I\+M\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__SIM__Peripheral__Access__Layer_ga3dd2f4c4bfb41778902b4b5350143d9e}{S\+IM})\hypertarget{group__SIM__Peripheral__Access__Layer_ga719ec5df95fbb5732438f794f2cccf3c}{}\label{group__SIM__Peripheral__Access__Layer_ga719ec5df95fbb5732438f794f2cccf3c}

\item 
\#define \hyperlink{group__SIM__Peripheral__Access__Layer_gad0dfdd9f125421e6e0387da3fce02a5d}{S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}~\{ \hyperlink{group__SIM__Peripheral__Access__Layer_gace1d6947a3e5c9530f00f8c22adcd700}{S\+I\+M\+\_\+\+B\+A\+SE} \}
\item 
\#define \hyperlink{group__SIM__Peripheral__Access__Layer_ga2fd213a3b9fc7d761ab0cdeb74c34f91}{S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}~\{ \hyperlink{group__SIM__Peripheral__Access__Layer_ga3dd2f4c4bfb41778902b4b5350143d9e}{S\+IM} \}
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \hyperlink{structSIM__Type}{S\+I\+M\+\_\+\+Type} $\ast$ {\bfseries S\+I\+M\+\_\+\+Mem\+Map\+Ptr}\hypertarget{group__SIM__Peripheral__Access__Layer_ga6b1611de1c2f6ea4b04ac7475d128850}{}\label{group__SIM__Peripheral__Access__Layer_ga6b1611de1c2f6ea4b04ac7475d128850}

\item 
typedef struct \hyperlink{structSIM__Type}{S\+I\+M\+\_\+\+Type} $\ast$ {\bfseries S\+I\+M\+\_\+\+Mem\+Map\+Ptr}\hypertarget{group__SIM__Peripheral__Access__Layer_ga6b1611de1c2f6ea4b04ac7475d128850}{}\label{group__SIM__Peripheral__Access__Layer_ga6b1611de1c2f6ea4b04ac7475d128850}

\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\index{S\+I\+M Peripheral Access Layer@{S\+I\+M Peripheral Access Layer}!S\+IM@{S\+IM}}
\index{S\+IM@{S\+IM}!S\+I\+M Peripheral Access Layer@{S\+I\+M Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{S\+IM}{SIM}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+IM~(({\bf S\+I\+M\+\_\+\+Type} $\ast$){\bf S\+I\+M\+\_\+\+B\+A\+SE})}\hypertarget{group__SIM__Peripheral__Access__Layer_ga3dd2f4c4bfb41778902b4b5350143d9e}{}\label{group__SIM__Peripheral__Access__Layer_ga3dd2f4c4bfb41778902b4b5350143d9e}
Peripheral S\+IM base pointer \index{S\+I\+M Peripheral Access Layer@{S\+I\+M Peripheral Access Layer}!S\+IM@{S\+IM}}
\index{S\+IM@{S\+IM}!S\+I\+M Peripheral Access Layer@{S\+I\+M Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{S\+IM}{SIM}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+IM~(({\bf S\+I\+M\+\_\+\+Type} $\ast$){\bf S\+I\+M\+\_\+\+B\+A\+SE})}\hypertarget{group__SIM__Peripheral__Access__Layer_ga3dd2f4c4bfb41778902b4b5350143d9e}{}\label{group__SIM__Peripheral__Access__Layer_ga3dd2f4c4bfb41778902b4b5350143d9e}
Peripheral S\+IM base pointer \index{S\+I\+M Peripheral Access Layer@{S\+I\+M Peripheral Access Layer}!S\+I\+M\+\_\+\+B\+A\+SE@{S\+I\+M\+\_\+\+B\+A\+SE}}
\index{S\+I\+M\+\_\+\+B\+A\+SE@{S\+I\+M\+\_\+\+B\+A\+SE}!S\+I\+M Peripheral Access Layer@{S\+I\+M Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{S\+I\+M\+\_\+\+B\+A\+SE}{SIM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+I\+M\+\_\+\+B\+A\+SE~(0x40047000u)}\hypertarget{group__SIM__Peripheral__Access__Layer_gace1d6947a3e5c9530f00f8c22adcd700}{}\label{group__SIM__Peripheral__Access__Layer_gace1d6947a3e5c9530f00f8c22adcd700}
Peripheral S\+IM base address \index{S\+I\+M Peripheral Access Layer@{S\+I\+M Peripheral Access Layer}!S\+I\+M\+\_\+\+B\+A\+SE@{S\+I\+M\+\_\+\+B\+A\+SE}}
\index{S\+I\+M\+\_\+\+B\+A\+SE@{S\+I\+M\+\_\+\+B\+A\+SE}!S\+I\+M Peripheral Access Layer@{S\+I\+M Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{S\+I\+M\+\_\+\+B\+A\+SE}{SIM_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+I\+M\+\_\+\+B\+A\+SE~(0x40047000u)}\hypertarget{group__SIM__Peripheral__Access__Layer_gace1d6947a3e5c9530f00f8c22adcd700}{}\label{group__SIM__Peripheral__Access__Layer_gace1d6947a3e5c9530f00f8c22adcd700}
Peripheral S\+IM base address \index{S\+I\+M Peripheral Access Layer@{S\+I\+M Peripheral Access Layer}!S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}}
\index{S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}!S\+I\+M Peripheral Access Layer@{S\+I\+M Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}{SIM_BASE_ADDRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS~\{ {\bf S\+I\+M\+\_\+\+B\+A\+SE} \}}\hypertarget{group__SIM__Peripheral__Access__Layer_gad0dfdd9f125421e6e0387da3fce02a5d}{}\label{group__SIM__Peripheral__Access__Layer_gad0dfdd9f125421e6e0387da3fce02a5d}
Array initializer of S\+IM peripheral base addresses \index{S\+I\+M Peripheral Access Layer@{S\+I\+M Peripheral Access Layer}!S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}}
\index{S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}!S\+I\+M Peripheral Access Layer@{S\+I\+M Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}{SIM_BASE_ADDRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS~\{ {\bf S\+I\+M\+\_\+\+B\+A\+SE} \}}\hypertarget{group__SIM__Peripheral__Access__Layer_gad0dfdd9f125421e6e0387da3fce02a5d}{}\label{group__SIM__Peripheral__Access__Layer_gad0dfdd9f125421e6e0387da3fce02a5d}
Array initializer of S\+IM peripheral base addresses \index{S\+I\+M Peripheral Access Layer@{S\+I\+M Peripheral Access Layer}!S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}
\index{S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}!S\+I\+M Peripheral Access Layer@{S\+I\+M Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}{SIM_BASE_PTRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ {\bf S\+IM} \}}\hypertarget{group__SIM__Peripheral__Access__Layer_ga2fd213a3b9fc7d761ab0cdeb74c34f91}{}\label{group__SIM__Peripheral__Access__Layer_ga2fd213a3b9fc7d761ab0cdeb74c34f91}
Array initializer of S\+IM peripheral base pointers \index{S\+I\+M Peripheral Access Layer@{S\+I\+M Peripheral Access Layer}!S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}
\index{S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}!S\+I\+M Peripheral Access Layer@{S\+I\+M Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}{SIM_BASE_PTRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ {\bf S\+IM} \}}\hypertarget{group__SIM__Peripheral__Access__Layer_ga2fd213a3b9fc7d761ab0cdeb74c34f91}{}\label{group__SIM__Peripheral__Access__Layer_ga2fd213a3b9fc7d761ab0cdeb74c34f91}
Array initializer of S\+IM peripheral base pointers 