<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4190" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4190{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4190{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_4190{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_4190{left:69px;bottom:134px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t5_4190{left:69px;bottom:118px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t6_4190{left:164px;bottom:1014px;}
#t7_4190{left:244px;bottom:1014px;letter-spacing:-0.12px;}
#t8_4190{left:244px;bottom:998px;letter-spacing:-0.13px;}
#t9_4190{left:430px;bottom:1014px;letter-spacing:-0.12px;}
#ta_4190{left:430px;bottom:998px;letter-spacing:-0.12px;}
#tb_4190{left:430px;bottom:981px;letter-spacing:-0.12px;word-spacing:-0.89px;}
#tc_4190{left:430px;bottom:964px;letter-spacing:-0.11px;}
#td_4190{left:430px;bottom:947px;letter-spacing:-0.14px;word-spacing:0.01px;}
#te_4190{left:430px;bottom:926px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tf_4190{left:430px;bottom:909px;letter-spacing:-0.12px;}
#tg_4190{left:164px;bottom:885px;}
#th_4190{left:244px;bottom:885px;letter-spacing:-0.12px;}
#ti_4190{left:430px;bottom:885px;letter-spacing:-0.12px;}
#tj_4190{left:430px;bottom:868px;letter-spacing:-0.12px;}
#tk_4190{left:430px;bottom:846px;letter-spacing:-0.12px;}
#tl_4190{left:164px;bottom:822px;}
#tm_4190{left:244px;bottom:822px;letter-spacing:-0.12px;}
#tn_4190{left:430px;bottom:822px;letter-spacing:-0.12px;}
#to_4190{left:430px;bottom:805px;letter-spacing:-0.13px;}
#tp_4190{left:430px;bottom:784px;letter-spacing:-0.12px;}
#tq_4190{left:164px;bottom:759px;letter-spacing:-0.1px;}
#tr_4190{left:244px;bottom:759px;letter-spacing:-0.14px;}
#ts_4190{left:102px;bottom:690px;letter-spacing:-0.16px;}
#tt_4190{left:164px;bottom:735px;}
#tu_4190{left:244px;bottom:735px;letter-spacing:-0.13px;}
#tv_4190{left:430px;bottom:735px;letter-spacing:-0.11px;word-spacing:-0.18px;}
#tw_4190{left:430px;bottom:718px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tx_4190{left:430px;bottom:701px;letter-spacing:-0.14px;word-spacing:0.01px;}
#ty_4190{left:430px;bottom:680px;letter-spacing:-0.12px;}
#tz_4190{left:430px;bottom:663px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t10_4190{left:430px;bottom:646px;letter-spacing:-0.12px;}
#t11_4190{left:164px;bottom:622px;}
#t12_4190{left:244px;bottom:622px;letter-spacing:-0.11px;}
#t13_4190{left:244px;bottom:605px;letter-spacing:-0.12px;}
#t14_4190{left:430px;bottom:622px;letter-spacing:-0.11px;}
#t15_4190{left:430px;bottom:605px;letter-spacing:-0.12px;}
#t16_4190{left:430px;bottom:588px;letter-spacing:-0.15px;}
#t17_4190{left:430px;bottom:567px;letter-spacing:-0.12px;}
#t18_4190{left:430px;bottom:550px;letter-spacing:-0.12px;}
#t19_4190{left:430px;bottom:529px;letter-spacing:-0.11px;word-spacing:-0.48px;}
#t1a_4190{left:430px;bottom:512px;letter-spacing:-0.11px;}
#t1b_4190{left:430px;bottom:490px;letter-spacing:-0.11px;}
#t1c_4190{left:430px;bottom:474px;letter-spacing:-0.11px;}
#t1d_4190{left:430px;bottom:457px;letter-spacing:-0.11px;}
#t1e_4190{left:164px;bottom:432px;}
#t1f_4190{left:244px;bottom:432px;letter-spacing:-0.11px;}
#t1g_4190{left:244px;bottom:415px;letter-spacing:-0.13px;}
#t1h_4190{left:430px;bottom:432px;letter-spacing:-0.12px;}
#t1i_4190{left:430px;bottom:415px;letter-spacing:-0.12px;}
#t1j_4190{left:430px;bottom:394px;letter-spacing:-0.12px;}
#t1k_4190{left:430px;bottom:377px;letter-spacing:-0.14px;}
#t1l_4190{left:430px;bottom:360px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1m_4190{left:164px;bottom:336px;}
#t1n_4190{left:244px;bottom:336px;letter-spacing:-0.11px;}
#t1o_4190{left:244px;bottom:319px;letter-spacing:-0.13px;}
#t1p_4190{left:430px;bottom:336px;letter-spacing:-0.12px;}
#t1q_4190{left:430px;bottom:315px;letter-spacing:-0.11px;}
#t1r_4190{left:430px;bottom:298px;letter-spacing:-0.12px;}
#t1s_4190{left:164px;bottom:273px;letter-spacing:-0.1px;}
#t1t_4190{left:244px;bottom:273px;letter-spacing:-0.14px;}
#t1u_4190{left:164px;bottom:249px;letter-spacing:-0.17px;}
#t1v_4190{left:244px;bottom:249px;letter-spacing:-0.11px;}
#t1w_4190{left:430px;bottom:249px;letter-spacing:-0.11px;}
#t1x_4190{left:430px;bottom:232px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1y_4190{left:430px;bottom:211px;letter-spacing:-0.11px;}
#t1z_4190{left:430px;bottom:194px;letter-spacing:-0.11px;}
#t20_4190{left:101px;bottom:169px;letter-spacing:-0.13px;}
#t21_4190{left:164px;bottom:169px;letter-spacing:-0.1px;}
#t22_4190{left:244px;bottom:169px;letter-spacing:-0.14px;}
#t23_4190{left:162px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t24_4190{left:76px;bottom:1063px;letter-spacing:-0.14px;}
#t25_4190{left:313px;bottom:1063px;letter-spacing:-0.15px;}
#t26_4190{left:575px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t27_4190{left:87px;bottom:1039px;letter-spacing:-0.12px;}
#t28_4190{left:186px;bottom:1039px;letter-spacing:-0.12px;}

.s1_4190{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4190{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4190{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4190{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s5_4190{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4190{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4190" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4190Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4190" style="-webkit-user-select: none;"><object width="935" height="1210" data="4190/4190.svg" type="image/svg+xml" id="pdf4190" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4190" class="t s1_4190">33-28 </span><span id="t2_4190" class="t s1_4190">Vol. 3C </span>
<span id="t3_4190" class="t s2_4190">INTEL® PROCESSOR TRACE </span>
<span id="t4_4190" class="t s3_4190">If CPUID.(EAX=14H, ECX=0):EAX reports a non-zero value, additional capabilities of Intel Processor Trace are </span>
<span id="t5_4190" class="t s3_4190">described in the sub-leaves of CPUID leaf 14H. </span>
<span id="t6_4190" class="t s4_4190">6 </span><span id="t7_4190" class="t s4_4190">PSB and PMI Preservation </span>
<span id="t8_4190" class="t s4_4190">Supported </span>
<span id="t9_4190" class="t s4_4190">1: Writes can set IA32_RTIT_CTL[56] (InjectPsbPmiOnEnable), enabling </span>
<span id="ta_4190" class="t s4_4190">the processor to set IA32_RTIT_STATUS[7] (PendTopaPMI) and/or </span>
<span id="tb_4190" class="t s4_4190">IA32_RTIT_STATUS[6] (PendPSB) in order to preserve ToPA PMIs and/or </span>
<span id="tc_4190" class="t s4_4190">PSBs otherwise lost due to Intel PT disable. Writes can also set </span>
<span id="td_4190" class="t s4_4190">PendToPAPMI and PendPSB. </span>
<span id="te_4190" class="t s4_4190">0: Writes that set IA32_RTIT_CTL[56], IA32_RTIT_STATUS[7], or </span>
<span id="tf_4190" class="t s4_4190">IA32_RTIT_STATUS[6] will generate a #GP exception. </span>
<span id="tg_4190" class="t s4_4190">7 </span><span id="th_4190" class="t s4_4190">Event Trace Supported </span><span id="ti_4190" class="t s4_4190">1: Writes can set IA32_RTIT_CTL[31] (EventEn), enabling Event Trace </span>
<span id="tj_4190" class="t s4_4190">packet generation. </span>
<span id="tk_4190" class="t s4_4190">0: Writes that set IA32_RTIT_CTL[31] will generate a #GP exception. </span>
<span id="tl_4190" class="t s4_4190">8 </span><span id="tm_4190" class="t s4_4190">TNT Disable Supported </span><span id="tn_4190" class="t s4_4190">1: Writes can set IA32_RTIT_CTL[55] (DisTNT), disabling TNT packet </span>
<span id="to_4190" class="t s4_4190">generation. </span>
<span id="tp_4190" class="t s4_4190">0: Writes that set IA32_RTIT_CTL[55] will generate a #GP exception. </span>
<span id="tq_4190" class="t s4_4190">31:9 </span><span id="tr_4190" class="t s4_4190">Reserved </span>
<span id="ts_4190" class="t s4_4190">ECX </span>
<span id="tt_4190" class="t s4_4190">0 </span><span id="tu_4190" class="t s4_4190">ToPA Output Supported </span><span id="tv_4190" class="t s4_4190">1: Tracing can be enabled with IA32_RTIT_CTL.ToPA = 1, hence utilizing </span>
<span id="tw_4190" class="t s4_4190">the ToPA output scheme (Section 33.2.7.2) IA32_RTIT_OUTPUT_BASE </span>
<span id="tx_4190" class="t s4_4190">and IA32_RTIT_OUTPUT_MASK_PTRS MSRs can be accessed. </span>
<span id="ty_4190" class="t s4_4190">0: Unless CPUID.(EAX=14H, ECX=0):ECX.SNGLRNGOUT[bit 2] = 1. writes </span>
<span id="tz_4190" class="t s4_4190">to IA32_RTIT_OUTPUT_BASE or IA32_RTIT_OUTPUT_MASK_PTRS. </span>
<span id="t10_4190" class="t s4_4190">MSRs will generate a #GP exception. </span>
<span id="t11_4190" class="t s4_4190">1 </span><span id="t12_4190" class="t s4_4190">ToPA Tables Allow Multiple </span>
<span id="t13_4190" class="t s4_4190">Output Entries </span>
<span id="t14_4190" class="t s4_4190">1: ToPA tables can hold any number of output entries, up to the </span>
<span id="t15_4190" class="t s4_4190">maximum allowed by the MaskOrTableOffset field of </span>
<span id="t16_4190" class="t s4_4190">IA32_RTIT_OUTPUT_MASK_PTRS. </span>
<span id="t17_4190" class="t s4_4190">0: ToPA tables can hold only one output entry, which must be followed </span>
<span id="t18_4190" class="t s4_4190">by an END=1 entry which points back to the base of the table. </span>
<span id="t19_4190" class="t s4_4190">Further, ToPA PMIs will be delivered before the region is filled. See ToPA </span>
<span id="t1a_4190" class="t s4_4190">PMI in Section 33.2.7.2. </span>
<span id="t1b_4190" class="t s4_4190">If there is more than one output entry before the END entry, or if the </span>
<span id="t1c_4190" class="t s4_4190">END entry has the wrong base address, an operational error will be </span>
<span id="t1d_4190" class="t s4_4190">signaled (see “ToPA Errors” in Section 33.2.7.2). </span>
<span id="t1e_4190" class="t s4_4190">2 </span><span id="t1f_4190" class="t s4_4190">Single-Range Output </span>
<span id="t1g_4190" class="t s4_4190">Supported </span>
<span id="t1h_4190" class="t s4_4190">1: Enabling tracing (TraceEn=1) with IA32_RTIT_CTL.ToPA=0 is </span>
<span id="t1i_4190" class="t s4_4190">supported. </span>
<span id="t1j_4190" class="t s4_4190">0: Unless CPUID.(EAX=14H, ECX=0):ECX.TOPAOUT[bit 0] = 1. writes to </span>
<span id="t1k_4190" class="t s4_4190">IA32_RTIT_OUTPUT_BASE or IA32_RTIT_OUTPUT_MASK_PTRS. MSRs </span>
<span id="t1l_4190" class="t s4_4190">will generate a #GP exception. </span>
<span id="t1m_4190" class="t s4_4190">3 </span><span id="t1n_4190" class="t s4_4190">Output to Trace Transport </span>
<span id="t1o_4190" class="t s4_4190">Subsystem Supported </span>
<span id="t1p_4190" class="t s4_4190">1: Setting IA32_RTIT_CTL.FabricEn to 1 is supported. </span>
<span id="t1q_4190" class="t s4_4190">0: IA32_RTIT_CTL.FabricEn is reserved. Write 1 to </span>
<span id="t1r_4190" class="t s4_4190">IA32_RTIT_CTL.FabricEn will generate a #GP exception. </span>
<span id="t1s_4190" class="t s4_4190">30:4 </span><span id="t1t_4190" class="t s4_4190">Reserved </span>
<span id="t1u_4190" class="t s4_4190">31 </span><span id="t1v_4190" class="t s4_4190">IP Payloads are LIP </span><span id="t1w_4190" class="t s4_4190">1: Generated packets which contain IP payloads have LIP values, which </span>
<span id="t1x_4190" class="t s4_4190">include the CS base component. </span>
<span id="t1y_4190" class="t s4_4190">0: Generated packets which contain IP payloads have RIP values, which </span>
<span id="t1z_4190" class="t s4_4190">are the offset from CS base. </span>
<span id="t20_4190" class="t s4_4190">EDX </span><span id="t21_4190" class="t s4_4190">31:0 </span><span id="t22_4190" class="t s4_4190">Reserved </span>
<span id="t23_4190" class="t s5_4190">Table 33-11. CPUID Leaf 14H Enumeration of Intel Processor Trace Capabilities (Contd.) </span>
<span id="t24_4190" class="t s6_4190">CPUID.(EAX=14H,ECX=0) </span><span id="t25_4190" class="t s6_4190">Name </span><span id="t26_4190" class="t s6_4190">Description Behavior </span>
<span id="t27_4190" class="t s6_4190">Register </span><span id="t28_4190" class="t s6_4190">Bits </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
