0.6
2019.1
May 24 2019
14:51:52
/home/it/modern-computer-architecture/cx-204/lab1/taskk1/taskk1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/modern-computer-architecture/cx-204/lab1/taskk1/taskk1.srcs/sim_1/new/tb_alu.sv,1734258680,systemVerilog,,,,tb_alu,,,,,,,,
/home/it/modern-computer-architecture/cx-204/lab1/taskk1/taskk1.srcs/sim_1/new/tb_reg.sv,1734264120,systemVerilog,,,,tb_reg,,,,,,,,
/home/it/modern-computer-architecture/cx-204/lab1/taskk1/taskk1.srcs/sim_1/new/tb_top.sv,1734269906,systemVerilog,,,,tb_top,,,,,,,,
/home/it/modern-computer-architecture/cx-204/lab1/taskk1/taskk1.srcs/sources_1/new/alu.sv,1734266263,systemVerilog,,/home/it/modern-computer-architecture/cx-204/lab1/taskk1/taskk1.srcs/sources_1/new/counter.sv,,alu,,,,,,,,
/home/it/modern-computer-architecture/cx-204/lab1/taskk1/taskk1.srcs/sources_1/new/counter.sv,1734266267,systemVerilog,,/home/it/modern-computer-architecture/cx-204/lab1/taskk1/taskk1.srcs/sources_1/new/instruction_memory.sv,,counter,,,,,,,,
/home/it/modern-computer-architecture/cx-204/lab1/taskk1/taskk1.srcs/sources_1/new/instruction_memory.sv,1734266568,systemVerilog,,/home/it/modern-computer-architecture/cx-204/lab1/taskk1/taskk1.srcs/sources_1/new/register_file.sv,,instruction_memory,,,,,,,,
/home/it/modern-computer-architecture/cx-204/lab1/taskk1/taskk1.srcs/sources_1/new/register_file.sv,1734266265,systemVerilog,,/home/it/modern-computer-architecture/cx-204/lab1/taskk1/taskk1.srcs/sources_1/new/top.sv,,register_file,,,,,,,,
/home/it/modern-computer-architecture/cx-204/lab1/taskk1/taskk1.srcs/sources_1/new/top.sv,1734269861,systemVerilog,,/home/it/modern-computer-architecture/cx-204/lab1/taskk1/taskk1.srcs/sim_1/new/tb_top.sv,,top,,,,,,,,
