 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : LBP
Version: T-2022.03
Date   : Fri Jul 28 01:16:42 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: gray_data[5]
              (input port clocked by clk)
  Endpoint: LBP_value_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LBP                tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 r
  gray_data[5] (in)                        0.02       5.52 r
  U188/Y (INVX6)                           0.06       5.58 f
  U186/Y (AND2X4)                          0.16       5.74 f
  U185/Y (OR2X4)                           0.18       5.92 f
  U190/Y (NOR2X4)                          0.10       6.02 r
  U541/Y (OAI211X2)                        0.15       6.17 f
  U191/Y (CLKAND2X8)                       0.16       6.34 f
  U182/Y (NAND2X6)                         0.08       6.41 r
  U200/Y (AND4X8)                          0.21       6.62 r
  U189/Y (AND2X4)                          0.19       6.81 r
  add_57/B[2] (LBP_DW01_add_9)             0.00       6.81 r
  add_57/U73/Y (NAND2X4)                   0.13       6.94 f
  add_57/U82/Y (OR2X4)                     0.22       7.16 f
  add_57/U74/Y (NAND2X4)                   0.08       7.24 r
  add_57/U33/Y (AOI21X4)                   0.07       7.31 f
  add_57/U61/Y (BUFX12)                    0.15       7.46 f
  add_57/U94/Y (OAI21X4)                   0.13       7.59 r
  add_57/U6/Y (XNOR2X4)                    0.13       7.72 r
  add_57/SUM[6] (LBP_DW01_add_9)           0.00       7.72 r
  U329/Y (OAI2BB2X2)                       0.19       7.91 r
  LBP_value_reg_6_/D (DFFRX2)              0.00       7.91 r
  data arrival time                                   7.91

  clock clk (rise edge)                    7.70       7.70
  clock network delay (ideal)              0.50       8.20
  clock uncertainty                       -0.10       8.10
  LBP_value_reg_6_/CK (DFFRX2)             0.00       8.10 r
  library setup time                      -0.19       7.91
  data required time                                  7.91
  -----------------------------------------------------------
  data required time                                  7.91
  data arrival time                                  -7.91
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
