 Timing Path to multiplier/i_1_49/B2 
  
 Path Start Point : enable 
 Path End Point   : multiplier/i_1_49 (AOI21_X1) 
                       (falling gating latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    enable                         Rise  0.2000 0.0000 0.1000 0.491945 2.24856  2.74051           2       100      c             | 
|    CLOCK_slh__c95/A     CLKBUF_X1 Rise  0.2000 0.0000 0.1000          0.77983                                                   | 
|    CLOCK_slh__c95/Z     CLKBUF_X1 Rise  0.2480 0.0480 0.0100 0.255063 0.699202 0.954265          1       100                    | 
|    CLOCK_slh__c99/A     CLKBUF_X1 Rise  0.2480 0.0000 0.0100          0.77983                                                   | 
|    CLOCK_slh__c99/Z     CLKBUF_X1 Rise  0.2850 0.0370 0.0140 3.72693  0.699202 4.42614           1       100                    | 
|    CLOCK_slh__c100/A    CLKBUF_X1 Rise  0.2850 0.0000 0.0140          0.77983                                                   | 
|    CLOCK_slh__c100/Z    CLKBUF_X1 Rise  0.3260 0.0410 0.0160 4.69469  0.699202 5.39389           1       100                    | 
|    CLOCK_slh__c101/A    CLKBUF_X1 Rise  0.3260 0.0000 0.0160          0.77983                                                   | 
|    CLOCK_slh__c101/Z    CLKBUF_X1 Rise  0.3550 0.0290 0.0060 0.170064 0.699202 0.869266          1       100                    | 
|    CLOCK_slh__c107/A    CLKBUF_X1 Rise  0.3550 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c107/Z    CLKBUF_X1 Rise  0.3920 0.0370 0.0150 4.58349  0.699202 5.28269           1       100                    | 
|    CLOCK_slh__c108/A    CLKBUF_X1 Rise  0.3920 0.0000 0.0150          0.77983                                                   | 
|    CLOCK_slh__c108/Z    CLKBUF_X1 Rise  0.4310 0.0390 0.0130 3.57516  0.699202 4.27436           1       100                    | 
|    CLOCK_slh__c109/A    CLKBUF_X1 Rise  0.4310 0.0000 0.0130          0.77983                                                   | 
|    CLOCK_slh__c109/Z    CLKBUF_X1 Rise  0.4590 0.0280 0.0060 0.155653 0.699202 0.854855          1       100                    | 
|    CLOCK_slh__c115/A    CLKBUF_X1 Rise  0.4590 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c115/Z    CLKBUF_X1 Rise  0.4960 0.0370 0.0150 4.57433  0.699202 5.27353           1       100                    | 
|    CLOCK_slh__c116/A    CLKBUF_X1 Rise  0.4960 0.0000 0.0150          0.77983                                                   | 
|    CLOCK_slh__c116/Z    CLKBUF_X1 Rise  0.5360 0.0400 0.0140 4.05585  0.699202 4.75505           1       100                    | 
|    CLOCK_slh__c117/A    CLKBUF_X1 Rise  0.5360 0.0000 0.0140          0.77983                                                   | 
|    CLOCK_slh__c117/Z    CLKBUF_X1 Rise  0.5650 0.0290 0.0070 0.392168 0.699202 1.09137           1       100                    | 
|    CLOCK_slh__c123/A    CLKBUF_X1 Rise  0.5650 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c123/Z    CLKBUF_X1 Rise  0.6030 0.0380 0.0160 4.67614  0.699202 5.37534           1       100                    | 
|    CLOCK_slh__c124/A    CLKBUF_X1 Rise  0.6030 0.0000 0.0160          0.77983                                                   | 
|    CLOCK_slh__c124/Z    CLKBUF_X1 Rise  0.6450 0.0420 0.0160 4.62759  0.699202 5.32679           1       100                    | 
|    CLOCK_slh__c125/A    CLKBUF_X1 Rise  0.6450 0.0000 0.0160          0.77983                                                   | 
|    CLOCK_slh__c125/Z    CLKBUF_X1 Rise  0.6860 0.0410 0.0150 4.51005  0.699202 5.20926           1       100                    | 
|    CLOCK_slh__c131/A    CLKBUF_X1 Rise  0.6860 0.0000 0.0150          0.77983                                                   | 
|    CLOCK_slh__c131/Z    CLKBUF_X1 Rise  0.7160 0.0300 0.0070 0.497256 0.699202 1.19646           1       100                    | 
|    CLOCK_slh__c132/A    CLKBUF_X1 Rise  0.7160 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c132/Z    CLKBUF_X1 Rise  0.7520 0.0360 0.0140 4.06558  0.699202 4.76479           1       100                    | 
|    CLOCK_slh__c133/A    CLKBUF_X1 Rise  0.7520 0.0000 0.0140          0.77983                                                   | 
|    CLOCK_slh__c133/Z    CLKBUF_X1 Rise  0.7800 0.0280 0.0060 0.165287 0.699202 0.86449           1       100                    | 
|    CLOCK_slh__c137/A    CLKBUF_X1 Rise  0.7800 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c137/Z    CLKBUF_X1 Rise  0.8200 0.0400 0.0180 5.67139  0.699202 6.3706            1       100                    | 
|    CLOCK_slh__c138/A    CLKBUF_X1 Rise  0.8200 0.0000 0.0180          0.77983                                                   | 
|    CLOCK_slh__c138/Z    CLKBUF_X1 Rise  0.8620 0.0420 0.0150 4.40335  0.699202 5.10255           1       100                    | 
|    CLOCK_slh__c139/A    CLKBUF_X1 Rise  0.8620 0.0000 0.0150          0.77983                                                   | 
|    CLOCK_slh__c139/Z    CLKBUF_X1 Rise  0.8910 0.0290 0.0060 0.167379 0.699202 0.866582          1       100                    | 
|    CLOCK_slh__c143/A    CLKBUF_X1 Rise  0.8910 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c143/Z    CLKBUF_X1 Rise  0.9160 0.0250 0.0070 0.23702  0.699202 0.936222          1       100                    | 
|    CLOCK_slh__c144/A    CLKBUF_X1 Rise  0.9160 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c144/Z    CLKBUF_X1 Rise  0.9420 0.0260 0.0070 0.330565 0.699202 1.02977           1       100                    | 
|    CLOCK_slh__c145/A    CLKBUF_X1 Rise  0.9420 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c145/Z    CLKBUF_X1 Rise  0.9680 0.0260 0.0070 0.299835 0.699202 0.999038          1       100                    | 
|    CLOCK_slh__c149/A    CLKBUF_X1 Rise  0.9680 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c149/Z    CLKBUF_X1 Rise  0.9940 0.0260 0.0070 0.314049 0.699202 1.01325           1       100                    | 
|    CLOCK_slh__c150/A    CLKBUF_X1 Rise  0.9940 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c150/Z    CLKBUF_X1 Rise  1.0200 0.0260 0.0070 0.223915 0.699202 0.923117          1       100                    | 
|    CLOCK_slh__c151/A    CLKBUF_X1 Rise  1.0200 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c151/Z    CLKBUF_X1 Rise  1.0470 0.0270 0.0070 0.601773 0.699202 1.30097           1       100                    | 
|    sph__c180/A          CLKBUF_X1 Rise  1.0470 0.0000 0.0070          0.77983                                                   | 
|    sph__c180/Z          CLKBUF_X1 Rise  1.0740 0.0270 0.0070 0.555485 0.699202 1.25469           1       100                    | 
|    sph__c181/A          CLKBUF_X1 Rise  1.0740 0.0000 0.0070          0.77983                                                   | 
|    sph__c181/Z          CLKBUF_X1 Rise  1.1120 0.0380 0.0150 3.82193  1.40993  5.23186           1       100                    | 
|    multiplier/enable              Rise  1.1120 0.0000                                                                           | 
|    multiplier/i_1_49/B2 AOI21_X1  Rise  1.1120 0.0000 0.0150          1.67685                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/i_1_49/B1 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A CLKBUF_X1 Fall  1.0010 0.0010 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_56/Z CLKBUF_X1 Fall  1.0650 0.0640 0.0150 0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1          AOI21_X1  Fall  1.0650 0.0000 0.0150          1.44682                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.0650 1.0650 | 
| data required time                       |  1.0650        | 
|                                          |                | 
| data arrival time                        |  1.1120        | 
| data required time                       | -1.0650        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0470        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[1]/D 
  
 Path Start Point : A[1] 
 Path End Point   : A_reg_reg[1] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    A[1]                   Rise  0.2000 0.0000 0.1000 0.220418 0.894119 1.11454           1       100      c             | 
|    i_0_1_128/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_128/ZN   AND2_X1 Rise  0.2440 0.0440 0.0080 0.128965 0.869621 0.998586          1       100                    | 
|    A_reg_reg[1]/D DLH_X1  Rise  0.2440 0.0000 0.0080          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[1]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    A_reg_reg[1]/G     DLH_X1    Fall  0.1590 0.0040 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1590 0.1590 | 
| library hold check                       |  0.0360 0.1950 | 
| data required time                       |  0.1950        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1950        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0490        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[2]/D 
  
 Path Start Point : A[2] 
 Path End Point   : A_reg_reg[2] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    A[2]                   Rise  0.2000 0.0000 0.1000 0.229401 0.894119 1.12352           1       100      c             | 
|    i_0_1_129/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_129/ZN   AND2_X1 Rise  0.2440 0.0440 0.0080 0.200346 0.869621 1.06997           1       100                    | 
|    A_reg_reg[2]/D DLH_X1  Rise  0.2440 0.0000 0.0080          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[2]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    A_reg_reg[2]/G     DLH_X1    Fall  0.1590 0.0040 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1590 0.1590 | 
| library hold check                       |  0.0360 0.1950 | 
| data required time                       |  0.1950        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1950        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0490        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[3]/D 
  
 Path Start Point : A[3] 
 Path End Point   : A_reg_reg[3] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    A[3]                   Rise  0.2000 0.0000 0.1000 0.100144 0.894119 0.994263          1       100      c             | 
|    i_0_1_130/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_130/ZN   AND2_X1 Rise  0.2440 0.0440 0.0080 0.262407 0.869621 1.13203           1       100                    | 
|    A_reg_reg[3]/D DLH_X1  Rise  0.2440 0.0000 0.0080          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[3]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    A_reg_reg[3]/G     DLH_X1    Fall  0.1590 0.0040 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1590 0.1590 | 
| library hold check                       |  0.0360 0.1950 | 
| data required time                       |  0.1950        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1950        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0490        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[4]/D 
  
 Path Start Point : A[4] 
 Path End Point   : A_reg_reg[4] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    A[4]                   Rise  0.2000 0.0000 0.1000 0.237808 0.894119 1.13193           1       100      c             | 
|    i_0_1_131/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_131/ZN   AND2_X1 Rise  0.2440 0.0440 0.0080 0.206917 0.869621 1.07654           1       100                    | 
|    A_reg_reg[4]/D DLH_X1  Rise  0.2440 0.0000 0.0080          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[4]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    A_reg_reg[4]/G     DLH_X1    Fall  0.1590 0.0040 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1590 0.1590 | 
| library hold check                       |  0.0360 0.1950 | 
| data required time                       |  0.1950        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1950        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0490        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[9]/D 
  
 Path Start Point : A[9] 
 Path End Point   : A_reg_reg[9] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    A[9]                   Rise  0.2000 0.0000 0.1000 0.101935 0.894119 0.996054          1       100      c             | 
|    i_0_1_136/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_136/ZN   AND2_X1 Rise  0.2440 0.0440 0.0080 0.212597 0.869621 1.08222           1       100                    | 
|    A_reg_reg[9]/D DLH_X1  Rise  0.2440 0.0000 0.0080          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[9]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    A_reg_reg[9]/G     DLH_X1    Fall  0.1590 0.0040 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1590 0.1590 | 
| library hold check                       |  0.0360 0.1950 | 
| data required time                       |  0.1950        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1950        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0490        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[23]/D 
  
 Path Start Point : B[23] 
 Path End Point   : B_reg_reg[23] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    B[23]                   Rise  0.2000 0.0000 0.1000 0.438277 0.894119 1.3324            1       100      c             | 
|    i_0_1_181/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_181/ZN    AND2_X1 Rise  0.2440 0.0440 0.0080 0.248033 0.869621 1.11765           1       100                    | 
|    B_reg_reg[23]/D DLH_X1  Rise  0.2440 0.0000 0.0080          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[23]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    B_reg_reg[23]/G    DLH_X1    Fall  0.1580 0.0030 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0360 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0500        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[24]/D 
  
 Path Start Point : B[24] 
 Path End Point   : B_reg_reg[24] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    B[24]                   Rise  0.2000 0.0000 0.1000 0.229866 0.894119 1.12399           1       100      c             | 
|    i_0_1_182/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_182/ZN    AND2_X1 Rise  0.2440 0.0440 0.0080 0.141632 0.869621 1.01125           1       100                    | 
|    B_reg_reg[24]/D DLH_X1  Rise  0.2440 0.0000 0.0080          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[24]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    B_reg_reg[24]/G    DLH_X1    Fall  0.1580 0.0030 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0360 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0500        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[25]/D 
  
 Path Start Point : B[25] 
 Path End Point   : B_reg_reg[25] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    B[25]                   Rise  0.2000 0.0000 0.1000 0.685141 0.894119 1.57926           1       100      c             | 
|    i_0_1_183/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_183/ZN    AND2_X1 Rise  0.2440 0.0440 0.0080 0.187311 0.869621 1.05693           1       100                    | 
|    B_reg_reg[25]/D DLH_X1  Rise  0.2440 0.0000 0.0080          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[25]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    B_reg_reg[25]/G    DLH_X1    Fall  0.1580 0.0030 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0360 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0500        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[28]/D 
  
 Path Start Point : B[28] 
 Path End Point   : B_reg_reg[28] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    B[28]                   Rise  0.2000 0.0000 0.1000 0.13149  0.894119 1.02561           1       100      c             | 
|    i_0_1_186/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_186/ZN    AND2_X1 Rise  0.2440 0.0440 0.0080 0.177525 0.869621 1.04715           1       100                    | 
|    B_reg_reg[28]/D DLH_X1  Rise  0.2440 0.0000 0.0080          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[28]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    B_reg_reg[28]/G    DLH_X1    Fall  0.1580 0.0030 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0360 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0500        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[8]/D 
  
 Path Start Point : A[8] 
 Path End Point   : A_reg_reg[8] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    A[8]                   Rise  0.2000 0.0000 0.1000 0.183415 0.894119 1.07753           1       100      c             | 
|    i_0_1_135/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_135/ZN   AND2_X1 Rise  0.2440 0.0440 0.0080 0.242373 0.869621 1.11199           1       100                    | 
|    A_reg_reg[8]/D DLH_X1  Rise  0.2440 0.0000 0.0080          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[8]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    A_reg_reg[8]/G     DLH_X1    Fall  0.1580 0.0030 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0360 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0500        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[11]/D 
  
 Path Start Point : A[11] 
 Path End Point   : A_reg_reg[11] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    A[11]                   Rise  0.2000 0.0000 0.1000 0.222623 0.894119 1.11674           1       100      c             | 
|    i_0_1_138/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_138/ZN    AND2_X1 Rise  0.2440 0.0440 0.0080 0.209285 0.869621 1.07891           1       100                    | 
|    A_reg_reg[11]/D DLH_X1  Rise  0.2440 0.0000 0.0080          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[11]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    A_reg_reg[11]/G    DLH_X1    Fall  0.1580 0.0030 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0360 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0500        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[12]/D 
  
 Path Start Point : A[12] 
 Path End Point   : A_reg_reg[12] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    A[12]                   Rise  0.2000 0.0000 0.1000 0.109387 0.894119 1.00351           1       100      c             | 
|    i_0_1_139/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_139/ZN    AND2_X1 Rise  0.2440 0.0440 0.0080 0.252431 0.869621 1.12205           1       100                    | 
|    A_reg_reg[12]/D DLH_X1  Rise  0.2440 0.0000 0.0080          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[12]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    A_reg_reg[12]/G    DLH_X1    Fall  0.1580 0.0030 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0360 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0500        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[13]/D 
  
 Path Start Point : A[13] 
 Path End Point   : A_reg_reg[13] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    A[13]                   Rise  0.2000 0.0000 0.1000 0.109737 0.894119 1.00386           1       100      c             | 
|    i_0_1_140/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_140/ZN    AND2_X1 Rise  0.2440 0.0440 0.0080 0.214921 0.869621 1.08454           1       100                    | 
|    A_reg_reg[13]/D DLH_X1  Rise  0.2440 0.0000 0.0080          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[13]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    A_reg_reg[13]/G    DLH_X1    Fall  0.1580 0.0030 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0360 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0500        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[16]/D 
  
 Path Start Point : A[16] 
 Path End Point   : A_reg_reg[16] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    A[16]                   Rise  0.2000 0.0000 0.1000 0.117393 0.894119 1.01151           1       100      c             | 
|    i_0_1_143/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_143/ZN    AND2_X1 Rise  0.2440 0.0440 0.0080 0.25809  0.869621 1.12771           1       100                    | 
|    A_reg_reg[16]/D DLH_X1  Rise  0.2440 0.0000 0.0080          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[16]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    A_reg_reg[16]/G    DLH_X1    Fall  0.1580 0.0030 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0360 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0500        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[17]/D 
  
 Path Start Point : A[17] 
 Path End Point   : A_reg_reg[17] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    A[17]                   Rise  0.2000 0.0000 0.1000 0.136094 0.894119 1.03021           1       100      c             | 
|    i_0_1_144/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_144/ZN    AND2_X1 Rise  0.2440 0.0440 0.0080 0.192384 0.869621 1.06201           1       100                    | 
|    A_reg_reg[17]/D DLH_X1  Rise  0.2440 0.0000 0.0080          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[17]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    A_reg_reg[17]/G    DLH_X1    Fall  0.1580 0.0030 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0360 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0500        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[20]/D 
  
 Path Start Point : A[20] 
 Path End Point   : A_reg_reg[20] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    A[20]                   Rise  0.2000 0.0000 0.1000 0.207843 0.894119 1.10196           1       100      c             | 
|    i_0_1_147/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_147/ZN    AND2_X1 Rise  0.2440 0.0440 0.0080 0.252227 0.869621 1.12185           1       100                    | 
|    A_reg_reg[20]/D DLH_X1  Rise  0.2440 0.0000 0.0080          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[20]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    A_reg_reg[20]/G    DLH_X1    Fall  0.1580 0.0030 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0360 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0500        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[21]/D 
  
 Path Start Point : A[21] 
 Path End Point   : A_reg_reg[21] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    A[21]                   Rise  0.2000 0.0000 0.1000 0.38798  0.894119 1.2821            1       100      c             | 
|    i_0_1_148/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_148/ZN    AND2_X1 Rise  0.2440 0.0440 0.0080 0.209677 0.869621 1.0793            1       100                    | 
|    A_reg_reg[21]/D DLH_X1  Rise  0.2440 0.0000 0.0080          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[21]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    A_reg_reg[21]/G    DLH_X1    Fall  0.1580 0.0030 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0360 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0500        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[22]/D 
  
 Path Start Point : A[22] 
 Path End Point   : A_reg_reg[22] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    A[22]                   Rise  0.2000 0.0000 0.1000 0.259952 0.894119 1.15407           1       100      c             | 
|    i_0_1_149/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_149/ZN    AND2_X1 Rise  0.2440 0.0440 0.0080 0.223455 0.869621 1.09308           1       100                    | 
|    A_reg_reg[22]/D DLH_X1  Rise  0.2440 0.0000 0.0080          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[22]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    A_reg_reg[22]/G    DLH_X1    Fall  0.1580 0.0030 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0360 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0500        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[23]/D 
  
 Path Start Point : A[23] 
 Path End Point   : A_reg_reg[23] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    A[23]                   Rise  0.2000 0.0000 0.1000 0.389343 0.894119 1.28346           1       100      c             | 
|    i_0_1_150/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_150/ZN    AND2_X1 Rise  0.2440 0.0440 0.0080 0.170861 0.869621 1.04048           1       100                    | 
|    A_reg_reg[23]/D DLH_X1  Rise  0.2440 0.0000 0.0080          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[23]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    A_reg_reg[23]/G    DLH_X1    Fall  0.1580 0.0030 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0360 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0500        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[24]/D 
  
 Path Start Point : A[24] 
 Path End Point   : A_reg_reg[24] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    A[24]                   Rise  0.2000 0.0000 0.1000 0.178577 0.894119 1.0727            1       100      c             | 
|    i_0_1_151/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_151/ZN    AND2_X1 Rise  0.2440 0.0440 0.0080 0.259606 0.869621 1.12923           1       100                    | 
|    A_reg_reg[24]/D DLH_X1  Rise  0.2440 0.0000 0.0080          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[24]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    A_reg_reg[24]/G    DLH_X1    Fall  0.1580 0.0030 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0360 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0500        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[25]/D 
  
 Path Start Point : A[25] 
 Path End Point   : A_reg_reg[25] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    A[25]                   Rise  0.2000 0.0000 0.1000 0.238465 0.894119 1.13258           1       100      c             | 
|    i_0_1_152/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_152/ZN    AND2_X1 Rise  0.2440 0.0440 0.0080 0.232867 0.869621 1.10249           1       100                    | 
|    A_reg_reg[25]/D DLH_X1  Rise  0.2440 0.0000 0.0080          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[25]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    A_reg_reg[25]/G    DLH_X1    Fall  0.1580 0.0030 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0360 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0500        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[26]/D 
  
 Path Start Point : A[26] 
 Path End Point   : A_reg_reg[26] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    A[26]                   Rise  0.2000 0.0000 0.1000 0.193564 0.894119 1.08768           1       100      c             | 
|    i_0_1_153/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_153/ZN    AND2_X1 Rise  0.2440 0.0440 0.0080 0.160425 0.869621 1.03005           1       100                    | 
|    A_reg_reg[26]/D DLH_X1  Rise  0.2440 0.0000 0.0080          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[26]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    A_reg_reg[26]/G    DLH_X1    Fall  0.1580 0.0030 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0360 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0500        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[0]/D 
  
 Path Start Point : A[0] 
 Path End Point   : A_reg_reg[0] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    A[0]                   Rise  0.2000 0.0000 0.1000 0.226683 0.894119 1.1208            1       100      c             | 
|    i_0_1_127/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_127/ZN   AND2_X1 Rise  0.2450 0.0450 0.0080 0.462814 0.869621 1.33244           1       100                    | 
|    A_reg_reg[0]/D DLH_X1  Rise  0.2450 0.0000 0.0080          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[0]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    A_reg_reg[0]/G     DLH_X1    Fall  0.1590 0.0040 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1590 0.1590 | 
| library hold check                       |  0.0360 0.1950 | 
| data required time                       |  0.1950        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.1950        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0500        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[5]/D 
  
 Path Start Point : A[5] 
 Path End Point   : A_reg_reg[5] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    A[5]                   Rise  0.2000 0.0000 0.1000 0.209453 0.894119 1.10357           1       100      c             | 
|    i_0_1_132/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_132/ZN   AND2_X1 Rise  0.2450 0.0450 0.0080 0.296299 0.869621 1.16592           1       100                    | 
|    A_reg_reg[5]/D DLH_X1  Rise  0.2450 0.0000 0.0080          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[5]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    A_reg_reg[5]/G     DLH_X1    Fall  0.1590 0.0040 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1590 0.1590 | 
| library hold check                       |  0.0360 0.1950 | 
| data required time                       |  0.1950        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.1950        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0500        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[6]/D 
  
 Path Start Point : A[6] 
 Path End Point   : A_reg_reg[6] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    A[6]                   Rise  0.2000 0.0000 0.1000 0.186951 0.894119 1.08107           1       100      c             | 
|    i_0_1_133/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_133/ZN   AND2_X1 Rise  0.2450 0.0450 0.0080 0.446986 0.869621 1.31661           1       100                    | 
|    A_reg_reg[6]/D DLH_X1  Rise  0.2450 0.0000 0.0080          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[6]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    A_reg_reg[6]/G     DLH_X1    Fall  0.1590 0.0040 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1590 0.1590 | 
| library hold check                       |  0.0360 0.1950 | 
| data required time                       |  0.1950        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.1950        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0500        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[31]/D 
  
 Path Start Point : A[31] 
 Path End Point   : A_reg_reg[31] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    A[31]                   Rise  0.2000 0.0000 0.1000 0.383028 0.894119 1.27715           1       130      c             | 
|    i_0_1_65/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_65/ZN     AND2_X1 Rise  0.2440 0.0440 0.0090 0.177599 0.869621 1.04722           1       100                    | 
|    A_reg_reg[31]/D DLH_X1  Rise  0.2440 0.0000 0.0090          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[31]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    A_reg_reg[31]/G    DLH_X1    Fall  0.1570 0.0020 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1570 0.1570 | 
| library hold check                       |  0.0360 0.1930 | 
| data required time                       |  0.1930        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[0]/D 
  
 Path Start Point : B[0] 
 Path End Point   : B_reg_reg[0] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[0]                   Rise  0.2000 0.0000 0.1000 0.215979 0.894119 1.1101            1       130      c             | 
|    i_0_1_158/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_158/ZN   AND2_X1 Rise  0.2440 0.0440 0.0090 0.214402 0.869621 1.08402           1       100                    | 
|    B_reg_reg[0]/D DLH_X1  Rise  0.2440 0.0000 0.0090          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[0]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    B_reg_reg[0]/G     DLH_X1    Fall  0.1570 0.0020 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1570 0.1570 | 
| library hold check                       |  0.0360 0.1930 | 
| data required time                       |  0.1930        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[1]/D 
  
 Path Start Point : B[1] 
 Path End Point   : B_reg_reg[1] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[1]                   Rise  0.2000 0.0000 0.1000 0.335233 0.894119 1.22935           1       130      c             | 
|    i_0_1_159/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_159/ZN   AND2_X1 Rise  0.2440 0.0440 0.0090 0.249915 0.869621 1.11954           1       100                    | 
|    B_reg_reg[1]/D DLH_X1  Rise  0.2440 0.0000 0.0090          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[1]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    B_reg_reg[1]/G     DLH_X1    Fall  0.1570 0.0020 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1570 0.1570 | 
| library hold check                       |  0.0360 0.1930 | 
| data required time                       |  0.1930        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[2]/D 
  
 Path Start Point : B[2] 
 Path End Point   : B_reg_reg[2] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[2]                   Rise  0.2000 0.0000 0.1000 0.151258 0.894119 1.04538           1       130      c             | 
|    i_0_1_160/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_160/ZN   AND2_X1 Rise  0.2440 0.0440 0.0090 0.250347 0.869621 1.11997           1       100                    | 
|    B_reg_reg[2]/D DLH_X1  Rise  0.2440 0.0000 0.0090          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[2]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    B_reg_reg[2]/G     DLH_X1    Fall  0.1570 0.0020 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1570 0.1570 | 
| library hold check                       |  0.0360 0.1930 | 
| data required time                       |  0.1930        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[5]/D 
  
 Path Start Point : B[5] 
 Path End Point   : B_reg_reg[5] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[5]                   Rise  0.2000 0.0000 0.1000 0.234974 0.894119 1.12909           1       130      c             | 
|    i_0_1_163/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_163/ZN   AND2_X1 Rise  0.2440 0.0440 0.0090 0.249506 0.869621 1.11913           1       100                    | 
|    B_reg_reg[5]/D DLH_X1  Rise  0.2440 0.0000 0.0090          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[5]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    B_reg_reg[5]/G     DLH_X1    Fall  0.1570 0.0020 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1570 0.1570 | 
| library hold check                       |  0.0360 0.1930 | 
| data required time                       |  0.1930        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[6]/D 
  
 Path Start Point : B[6] 
 Path End Point   : B_reg_reg[6] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[6]                   Rise  0.2000 0.0000 0.1000 0.199685 0.894119 1.0938            1       130      c             | 
|    i_0_1_164/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_164/ZN   AND2_X1 Rise  0.2440 0.0440 0.0090 0.188706 0.869621 1.05833           1       100                    | 
|    B_reg_reg[6]/D DLH_X1  Rise  0.2440 0.0000 0.0090          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[6]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    B_reg_reg[6]/G     DLH_X1    Fall  0.1570 0.0020 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1570 0.1570 | 
| library hold check                       |  0.0360 0.1930 | 
| data required time                       |  0.1930        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[8]/D 
  
 Path Start Point : B[8] 
 Path End Point   : B_reg_reg[8] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[8]                   Rise  0.2000 0.0000 0.1000 0.249778 0.894119 1.1439            1       130      c             | 
|    i_0_1_166/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_166/ZN   AND2_X1 Rise  0.2440 0.0440 0.0090 0.147675 0.869621 1.0173            1       100                    | 
|    B_reg_reg[8]/D DLH_X1  Rise  0.2440 0.0000 0.0090          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[8]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    B_reg_reg[8]/G     DLH_X1    Fall  0.1570 0.0020 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1570 0.1570 | 
| library hold check                       |  0.0360 0.1930 | 
| data required time                       |  0.1930        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[9]/D 
  
 Path Start Point : B[9] 
 Path End Point   : B_reg_reg[9] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[9]                   Rise  0.2000 0.0000 0.1000 0.163303 0.894119 1.05742           1       130      c             | 
|    i_0_1_167/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_167/ZN   AND2_X1 Rise  0.2440 0.0440 0.0090 0.25042  0.869621 1.12004           1       100                    | 
|    B_reg_reg[9]/D DLH_X1  Rise  0.2440 0.0000 0.0090          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[9]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    B_reg_reg[9]/G     DLH_X1    Fall  0.1570 0.0020 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1570 0.1570 | 
| library hold check                       |  0.0360 0.1930 | 
| data required time                       |  0.1930        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[10]/D 
  
 Path Start Point : B[10] 
 Path End Point   : B_reg_reg[10] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    B[10]                   Rise  0.2000 0.0000 0.1000 0.456135 0.894119 1.35025           1       130      c             | 
|    i_0_1_168/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_168/ZN    AND2_X1 Rise  0.2440 0.0440 0.0090 0.219238 0.869621 1.08886           1       100                    | 
|    B_reg_reg[10]/D DLH_X1  Rise  0.2440 0.0000 0.0090          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[10]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    B_reg_reg[10]/G    DLH_X1    Fall  0.1570 0.0020 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1570 0.1570 | 
| library hold check                       |  0.0360 0.1930 | 
| data required time                       |  0.1930        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[11]/D 
  
 Path Start Point : B[11] 
 Path End Point   : B_reg_reg[11] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    B[11]                   Rise  0.2000 0.0000 0.1000 0.273407 0.894119 1.16753           1       130      c             | 
|    i_0_1_169/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_169/ZN    AND2_X1 Rise  0.2440 0.0440 0.0090 0.195104 0.869621 1.06473           1       100                    | 
|    B_reg_reg[11]/D DLH_X1  Rise  0.2440 0.0000 0.0090          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[11]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    B_reg_reg[11]/G    DLH_X1    Fall  0.1570 0.0020 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1570 0.1570 | 
| library hold check                       |  0.0360 0.1930 | 
| data required time                       |  0.1930        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[12]/D 
  
 Path Start Point : B[12] 
 Path End Point   : B_reg_reg[12] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    B[12]                   Rise  0.2000 0.0000 0.1000 0.199948 0.894119 1.09407           1       130      c             | 
|    i_0_1_170/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_170/ZN    AND2_X1 Rise  0.2440 0.0440 0.0090 0.2041   0.869621 1.07372           1       100                    | 
|    B_reg_reg[12]/D DLH_X1  Rise  0.2440 0.0000 0.0090          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[12]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    B_reg_reg[12]/G    DLH_X1    Fall  0.1570 0.0020 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1570 0.1570 | 
| library hold check                       |  0.0360 0.1930 | 
| data required time                       |  0.1930        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[13]/D 
  
 Path Start Point : B[13] 
 Path End Point   : B_reg_reg[13] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    B[13]                   Rise  0.2000 0.0000 0.1000 0.129959 0.894119 1.02408           1       130      c             | 
|    i_0_1_171/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_171/ZN    AND2_X1 Rise  0.2440 0.0440 0.0090 0.169021 0.869621 1.03864           1       100                    | 
|    B_reg_reg[13]/D DLH_X1  Rise  0.2440 0.0000 0.0090          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[13]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    B_reg_reg[13]/G    DLH_X1    Fall  0.1570 0.0020 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1570 0.1570 | 
| library hold check                       |  0.0360 0.1930 | 
| data required time                       |  0.1930        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[14]/D 
  
 Path Start Point : B[14] 
 Path End Point   : B_reg_reg[14] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    B[14]                   Rise  0.2000 0.0000 0.1000 0.457445 0.894119 1.35156           1       130      c             | 
|    i_0_1_172/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_172/ZN    AND2_X1 Rise  0.2440 0.0440 0.0090 0.241452 0.869621 1.11107           1       100                    | 
|    B_reg_reg[14]/D DLH_X1  Rise  0.2440 0.0000 0.0090          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[14]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    B_reg_reg[14]/G    DLH_X1    Fall  0.1570 0.0020 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1570 0.1570 | 
| library hold check                       |  0.0360 0.1930 | 
| data required time                       |  0.1930        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[18]/D 
  
 Path Start Point : B[18] 
 Path End Point   : B_reg_reg[18] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    B[18]                   Rise  0.2000 0.0000 0.1000 0.205336 0.894119 1.09945           1       130      c             | 
|    i_0_1_176/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_176/ZN    AND2_X1 Rise  0.2440 0.0440 0.0090 0.159511 0.869621 1.02913           1       100                    | 
|    B_reg_reg[18]/D DLH_X1  Rise  0.2440 0.0000 0.0090          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[18]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    B_reg_reg[18]/G    DLH_X1    Fall  0.1570 0.0020 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1570 0.1570 | 
| library hold check                       |  0.0360 0.1930 | 
| data required time                       |  0.1930        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[20]/D 
  
 Path Start Point : B[20] 
 Path End Point   : B_reg_reg[20] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    B[20]                   Rise  0.2000 0.0000 0.1000 0.22566  0.894119 1.11978           1       130      c             | 
|    i_0_1_178/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_178/ZN    AND2_X1 Rise  0.2440 0.0440 0.0090 0.14873  0.869621 1.01835           1       100                    | 
|    B_reg_reg[20]/D DLH_X1  Rise  0.2440 0.0000 0.0090          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[20]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    B_reg_reg[20]/G    DLH_X1    Fall  0.1570 0.0020 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1570 0.1570 | 
| library hold check                       |  0.0360 0.1930 | 
| data required time                       |  0.1930        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[21]/D 
  
 Path Start Point : B[21] 
 Path End Point   : B_reg_reg[21] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    B[21]                   Rise  0.2000 0.0000 0.1000 0.126281 0.894119 1.0204            1       130      c             | 
|    i_0_1_179/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_179/ZN    AND2_X1 Rise  0.2440 0.0440 0.0090 0.184701 0.869621 1.05432           1       100                    | 
|    B_reg_reg[21]/D DLH_X1  Rise  0.2440 0.0000 0.0090          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[21]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    B_reg_reg[21]/G    DLH_X1    Fall  0.1570 0.0020 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1570 0.1570 | 
| library hold check                       |  0.0360 0.1930 | 
| data required time                       |  0.1930        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[22]/D 
  
 Path Start Point : B[22] 
 Path End Point   : B_reg_reg[22] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    B[22]                   Rise  0.2000 0.0000 0.1000 0.147631 0.894119 1.04175           1       130      c             | 
|    i_0_1_180/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_180/ZN    AND2_X1 Rise  0.2440 0.0440 0.0090 0.130815 0.869621 1.00044           1       100                    | 
|    B_reg_reg[22]/D DLH_X1  Rise  0.2440 0.0000 0.0090          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[22]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    B_reg_reg[22]/G    DLH_X1    Fall  0.1570 0.0020 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1570 0.1570 | 
| library hold check                       |  0.0360 0.1930 | 
| data required time                       |  0.1930        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[26]/D 
  
 Path Start Point : B[26] 
 Path End Point   : B_reg_reg[26] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    B[26]                   Rise  0.2000 0.0000 0.1000 0.503248 0.894119 1.39737           1       100      c             | 
|    i_0_1_184/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_184/ZN    AND2_X1 Rise  0.2450 0.0450 0.0080 0.308267 0.869621 1.17789           1       100                    | 
|    B_reg_reg[26]/D DLH_X1  Rise  0.2450 0.0000 0.0080          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[26]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    B_reg_reg[26]/G    DLH_X1    Fall  0.1580 0.0030 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0360 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[27]/D 
  
 Path Start Point : B[27] 
 Path End Point   : B_reg_reg[27] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    B[27]                   Rise  0.2000 0.0000 0.1000 0.319958 0.894119 1.21408           1       100      c             | 
|    i_0_1_185/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_185/ZN    AND2_X1 Rise  0.2450 0.0450 0.0080 0.300383 0.869621 1.17              1       100                    | 
|    B_reg_reg[27]/D DLH_X1  Rise  0.2450 0.0000 0.0080          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[27]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    B_reg_reg[27]/G    DLH_X1    Fall  0.1580 0.0030 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0360 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[29]/D 
  
 Path Start Point : B[29] 
 Path End Point   : B_reg_reg[29] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    B[29]                   Rise  0.2000 0.0000 0.1000 0.708578 0.894119 1.6027            1       100      c             | 
|    i_0_1_187/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_187/ZN    AND2_X1 Rise  0.2450 0.0450 0.0080 0.50786  0.869621 1.37748           1       100                    | 
|    B_reg_reg[29]/D DLH_X1  Rise  0.2450 0.0000 0.0080          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[29]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    B_reg_reg[29]/G    DLH_X1    Fall  0.1580 0.0030 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0360 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[30]/D 
  
 Path Start Point : B[30] 
 Path End Point   : B_reg_reg[30] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    B[30]                   Rise  0.2000 0.0000 0.1000 0.40977  0.894119 1.30389           1       100      c             | 
|    i_0_1_188/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_188/ZN    AND2_X1 Rise  0.2450 0.0450 0.0080 0.434164 0.869621 1.30378           1       100                    | 
|    B_reg_reg[30]/D DLH_X1  Rise  0.2450 0.0000 0.0080          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[30]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    B_reg_reg[30]/G    DLH_X1    Fall  0.1580 0.0030 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0360 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[7]/D 
  
 Path Start Point : A[7] 
 Path End Point   : A_reg_reg[7] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    A[7]                   Rise  0.2000 0.0000 0.1000 0.289801 0.894119 1.18392           1       100      c             | 
|    i_0_1_134/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_134/ZN   AND2_X1 Rise  0.2450 0.0450 0.0080 0.285526 0.869621 1.15515           1       100                    | 
|    A_reg_reg[7]/D DLH_X1  Rise  0.2450 0.0000 0.0080          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[7]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    A_reg_reg[7]/G     DLH_X1    Fall  0.1580 0.0030 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0360 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[10]/D 
  
 Path Start Point : A[10] 
 Path End Point   : A_reg_reg[10] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    A[10]                   Rise  0.2000 0.0000 0.1000 0.199588 0.894119 1.09371           1       100      c             | 
|    i_0_1_137/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_137/ZN    AND2_X1 Rise  0.2450 0.0450 0.0080 0.343925 0.869621 1.21355           1       100                    | 
|    A_reg_reg[10]/D DLH_X1  Rise  0.2450 0.0000 0.0080          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[10]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    A_reg_reg[10]/G    DLH_X1    Fall  0.1580 0.0030 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0360 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[14]/D 
  
 Path Start Point : A[14] 
 Path End Point   : A_reg_reg[14] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap  Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    A[14]                   Rise  0.2000 0.0000 0.1000 0.0980587 0.894119 0.992178          1       100      c             | 
|    i_0_1_141/A2    AND2_X1 Rise  0.2000 0.0000 0.1000           0.97463                                                   | 
|    i_0_1_141/ZN    AND2_X1 Rise  0.2450 0.0450 0.0080 0.415797  0.869621 1.28542           1       100                    | 
|    A_reg_reg[14]/D DLH_X1  Rise  0.2450 0.0000 0.0080           0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[14]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    A_reg_reg[14]/G    DLH_X1    Fall  0.1580 0.0030 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0360 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[15]/D 
  
 Path Start Point : A[15] 
 Path End Point   : A_reg_reg[15] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    A[15]                   Rise  0.2000 0.0000 0.1000 0.333368 0.894119 1.22749           1       100      c             | 
|    i_0_1_142/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_142/ZN    AND2_X1 Rise  0.2450 0.0450 0.0080 0.401955 0.869621 1.27158           1       100                    | 
|    A_reg_reg[15]/D DLH_X1  Rise  0.2450 0.0000 0.0080          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[15]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    A_reg_reg[15]/G    DLH_X1    Fall  0.1580 0.0030 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0360 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[18]/D 
  
 Path Start Point : A[18] 
 Path End Point   : A_reg_reg[18] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    A[18]                   Rise  0.2000 0.0000 0.1000 0.158112 0.894119 1.05223           1       100      c             | 
|    i_0_1_145/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_145/ZN    AND2_X1 Rise  0.2450 0.0450 0.0080 0.42714  0.869621 1.29676           1       100                    | 
|    A_reg_reg[18]/D DLH_X1  Rise  0.2450 0.0000 0.0080          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[18]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    A_reg_reg[18]/G    DLH_X1    Fall  0.1580 0.0030 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0360 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[19]/D 
  
 Path Start Point : A[19] 
 Path End Point   : A_reg_reg[19] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    A[19]                   Rise  0.2000 0.0000 0.1000 0.168805 0.894119 1.06292           1       100      c             | 
|    i_0_1_146/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_146/ZN    AND2_X1 Rise  0.2450 0.0450 0.0080 0.341585 0.869621 1.21121           1       100                    | 
|    A_reg_reg[19]/D DLH_X1  Rise  0.2450 0.0000 0.0080          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[19]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    A_reg_reg[19]/G    DLH_X1    Fall  0.1580 0.0030 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0360 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[27]/D 
  
 Path Start Point : A[27] 
 Path End Point   : A_reg_reg[27] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    A[27]                   Rise  0.2000 0.0000 0.1000 0.39889  0.894119 1.29301           1       100      c             | 
|    i_0_1_154/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_154/ZN    AND2_X1 Rise  0.2450 0.0450 0.0080 0.399929 0.869621 1.26955           1       100                    | 
|    A_reg_reg[27]/D DLH_X1  Rise  0.2450 0.0000 0.0080          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[27]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    A_reg_reg[27]/G    DLH_X1    Fall  0.1580 0.0030 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0360 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[28]/D 
  
 Path Start Point : A[28] 
 Path End Point   : A_reg_reg[28] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    A[28]                   Rise  0.2000 0.0000 0.1000 0.441494 0.894119 1.33561           1       100      c             | 
|    i_0_1_155/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_155/ZN    AND2_X1 Rise  0.2450 0.0450 0.0090 0.530463 0.869621 1.40008           1       100                    | 
|    A_reg_reg[28]/D DLH_X1  Rise  0.2450 0.0000 0.0090          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[28]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    A_reg_reg[28]/G    DLH_X1    Fall  0.1580 0.0030 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0360 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0510        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[31]/D 
  
 Path Start Point : B[31] 
 Path End Point   : B_reg_reg[31] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    B[31]                   Rise  0.2000 0.0000 0.1000 0.37899  0.894119 1.27311           1       130      c             | 
|    i_0_1_126/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_126/ZN    AND2_X1 Rise  0.2450 0.0450 0.0100 0.425646 0.869621 1.29527           1       100                    | 
|    B_reg_reg[31]/D DLH_X1  Rise  0.2450 0.0000 0.0100          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[31]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    B_reg_reg[31]/G    DLH_X1    Fall  0.1570 0.0020 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1570 0.1570 | 
| library hold check                       |  0.0360 0.1930 | 
| data required time                       |  0.1930        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.1930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0520        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[3]/D 
  
 Path Start Point : B[3] 
 Path End Point   : B_reg_reg[3] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[3]                   Rise  0.2000 0.0000 0.1000 0.441172 0.894119 1.33529           1       130      c             | 
|    i_0_1_161/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_161/ZN   AND2_X1 Rise  0.2450 0.0450 0.0090 0.304326 0.869621 1.17395           1       100                    | 
|    B_reg_reg[3]/D DLH_X1  Rise  0.2450 0.0000 0.0090          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[3]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    B_reg_reg[3]/G     DLH_X1    Fall  0.1570 0.0020 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1570 0.1570 | 
| library hold check                       |  0.0360 0.1930 | 
| data required time                       |  0.1930        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.1930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0520        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[4]/D 
  
 Path Start Point : B[4] 
 Path End Point   : B_reg_reg[4] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[4]                   Rise  0.2000 0.0000 0.1000 0.279334 0.894119 1.17345           1       130      c             | 
|    i_0_1_162/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_162/ZN   AND2_X1 Rise  0.2450 0.0450 0.0090 0.346847 0.869621 1.21647           1       100                    | 
|    B_reg_reg[4]/D DLH_X1  Rise  0.2450 0.0000 0.0090          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[4]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    B_reg_reg[4]/G     DLH_X1    Fall  0.1570 0.0020 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1570 0.1570 | 
| library hold check                       |  0.0360 0.1930 | 
| data required time                       |  0.1930        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.1930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0520        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[7]/D 
  
 Path Start Point : B[7] 
 Path End Point   : B_reg_reg[7] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------|
|    B[7]                   Rise  0.2000 0.0000 0.1000 0.315389 0.894119 1.20951           1       130      c             | 
|    i_0_1_165/A2   AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_165/ZN   AND2_X1 Rise  0.2450 0.0450 0.0090 0.307804 0.869621 1.17743           1       100                    | 
|    B_reg_reg[7]/D DLH_X1  Rise  0.2450 0.0000 0.0090          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[7]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    B_reg_reg[7]/G     DLH_X1    Fall  0.1570 0.0020 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1570 0.1570 | 
| library hold check                       |  0.0360 0.1930 | 
| data required time                       |  0.1930        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.1930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0520        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[15]/D 
  
 Path Start Point : B[15] 
 Path End Point   : B_reg_reg[15] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    B[15]                   Rise  0.2000 0.0000 0.1000 0.291659 0.894119 1.18578           1       130      c             | 
|    i_0_1_173/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_173/ZN    AND2_X1 Rise  0.2450 0.0450 0.0090 0.357321 0.869621 1.22694           1       100                    | 
|    B_reg_reg[15]/D DLH_X1  Rise  0.2450 0.0000 0.0090          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[15]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    B_reg_reg[15]/G    DLH_X1    Fall  0.1570 0.0020 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1570 0.1570 | 
| library hold check                       |  0.0360 0.1930 | 
| data required time                       |  0.1930        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.1930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0520        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[16]/D 
  
 Path Start Point : B[16] 
 Path End Point   : B_reg_reg[16] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    B[16]                   Rise  0.2000 0.0000 0.1000 0.222227 0.894119 1.11635           1       130      c             | 
|    i_0_1_174/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_174/ZN    AND2_X1 Rise  0.2450 0.0450 0.0100 0.469141 0.869621 1.33876           1       100                    | 
|    B_reg_reg[16]/D DLH_X1  Rise  0.2450 0.0000 0.0100          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[16]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    B_reg_reg[16]/G    DLH_X1    Fall  0.1570 0.0020 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1570 0.1570 | 
| library hold check                       |  0.0360 0.1930 | 
| data required time                       |  0.1930        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.1930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0520        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[17]/D 
  
 Path Start Point : B[17] 
 Path End Point   : B_reg_reg[17] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    B[17]                   Rise  0.2000 0.0000 0.1000 0.158642 0.894119 1.05276           1       130      c             | 
|    i_0_1_175/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_175/ZN    AND2_X1 Rise  0.2450 0.0450 0.0100 0.382082 0.869621 1.2517            1       100                    | 
|    B_reg_reg[17]/D DLH_X1  Rise  0.2450 0.0000 0.0100          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[17]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    B_reg_reg[17]/G    DLH_X1    Fall  0.1570 0.0020 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1570 0.1570 | 
| library hold check                       |  0.0360 0.1930 | 
| data required time                       |  0.1930        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.1930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0520        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[19]/D 
  
 Path Start Point : B[19] 
 Path End Point   : B_reg_reg[19] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    B[19]                   Rise  0.2000 0.0000 0.1000 0.255038 0.894119 1.14916           1       130      c             | 
|    i_0_1_177/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_177/ZN    AND2_X1 Rise  0.2450 0.0450 0.0100 0.438707 0.869621 1.30833           1       100                    | 
|    B_reg_reg[19]/D DLH_X1  Rise  0.2450 0.0000 0.0100          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[19]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    B_reg_reg[19]/G    DLH_X1    Fall  0.1570 0.0020 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1570 0.1570 | 
| library hold check                       |  0.0360 0.1930 | 
| data required time                       |  0.1930        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.1930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0520        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[29]/D 
  
 Path Start Point : A[29] 
 Path End Point   : A_reg_reg[29] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    A[29]                   Rise  0.2000 0.0000 0.1000 1.04748  0.894119 1.9416            1       100      c             | 
|    i_0_1_156/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_156/ZN    AND2_X1 Rise  0.2450 0.0450 0.0080 0.323329 0.869621 1.19295           1       100                    | 
|    A_reg_reg[29]/D DLH_X1  Rise  0.2450 0.0000 0.0080          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[29]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    A_reg_reg[29]/G    DLH_X1    Fall  0.1570 0.0020 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1570 0.1570 | 
| library hold check                       |  0.0360 0.1930 | 
| data required time                       |  0.1930        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.1930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0520        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[30]/D 
  
 Path Start Point : A[30] 
 Path End Point   : A_reg_reg[30] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------
| Pin                Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------|
|    A[30]                   Rise  0.2000 0.0000 0.1000 0.395542 0.894119 1.28966           1       100      c             | 
|    i_0_1_157/A2    AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_157/ZN    AND2_X1 Rise  0.2460 0.0460 0.0090 0.794925 0.869621 1.66455           1       100                    | 
|    A_reg_reg[30]/D DLH_X1  Rise  0.2460 0.0000 0.0090          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[30]/G 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Rise  0.0010 0.0010 0.1000          6.50043                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Fall  0.0270 0.0260 0.0250 3.9483   1.42116  5.36946           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Fall  0.0270 0.0000 0.0250          1.24879                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Fall  0.1550 0.1280 0.0850 42.6231  63.0718  105.695           64      100      F    K        | 
|    A_reg_reg[30]/G    DLH_X1    Fall  0.1580 0.0030 0.0850          0.894119                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1580 0.1580 | 
| library hold check                       |  0.0360 0.1940 | 
| data required time                       |  0.1940        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.1940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0520        | 
-------------------------------------------------------------


 Timing Path to Res_reg[31]/D 
  
 Path Start Point : B_reg_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[31] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Fall  1.0000 1.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    i_0_1_125/B2       OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN       OAI21_X4  Rise  1.0570 0.0560 0.0110 3.9483   1.24879  5.19708           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A CLKBUF_X3 Rise  1.0570 0.0000 0.0110          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z CLKBUF_X3 Rise  1.1650 0.1080 0.0810 42.6231  57.2236  99.8467           64      100      F    K        | 
| Data Path:                                                                                                                    | 
|    B_reg_reg[31]/G    DLH_X1    Rise  1.1670 0.0020 0.0810          0.985498                                    F             | 
|    B_reg_reg[31]/Q    DLH_X1    Rise  1.2390 0.0720 0.0120 0.397455 2.81591  3.21337           2       100      F             | 
|    i_0_1_124/C1       AOI211_X1 Rise  1.2390 0.0000 0.0120          1.6552                                                    | 
|    i_0_1_124/ZN       AOI211_X1 Fall  1.2540 0.0150 0.0070 0.380917 0.869621 1.25054           1       100                    | 
|    Res_reg[31]/D      DLH_X1    Fall  1.2540 0.0000 0.0070          0.869621                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[31]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A CLKBUF_X1 Fall  1.0010 0.0010 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_56/Z CLKBUF_X1 Fall  1.0650 0.0640 0.0150 0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/clk_CTS_1_PP_1               Fall  1.0650 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Fall  1.0650 0.0000 0.0150          1.41515                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Fall  1.1440 0.0790 0.0340 17.5174  31.5359  49.0534           32      100      F    K        | 
|    Res_reg[31]/G                 DLH_X1    Fall  1.1500 0.0060 0.0340          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1500 1.1500 | 
| library hold check                       |  0.0310 1.1810 | 
| data required time                       |  1.1810        | 
|                                          |                | 
| data arrival time                        |  1.2540        | 
| data required time                       | -1.1810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0730        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[5]/D 
  
 Path Start Point : B_reg_reg[5] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[5] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.0000 1.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    i_0_1_125/B2             OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN             OAI21_X4  Rise  1.0570 0.0560 0.0110 3.9483   1.24879  5.19708           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A       CLKBUF_X3 Rise  1.0570 0.0000 0.0110          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z       CLKBUF_X3 Rise  1.1650 0.1080 0.0810 42.6231  57.2236  99.8467           64      100      F    K        | 
| Data Path:                                                                                                                          | 
|    B_reg_reg[5]/G           DLH_X1    Rise  1.1670 0.0020 0.0810          0.985498                                    F             | 
|    B_reg_reg[5]/Q           DLH_X1    Rise  1.2380 0.0710 0.0120 0.664879 2.29462  2.9595            2       100      F             | 
|    multiplier/B[5]                    Rise  1.2380 0.0000                                                                           | 
|    multiplier/i_1_30/A2     AND2_X1   Rise  1.2380 0.0000 0.0120          0.97463                                                   | 
|    multiplier/i_1_30/ZN     AND2_X1   Rise  1.2680 0.0300 0.0070 0.300903 0.869621 1.17052           1       100                    | 
|    multiplier/B_in_reg[5]/D DLH_X1    Rise  1.2680 0.0000 0.0070          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[5]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Fall  1.0010 0.0010 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Fall  1.0650 0.0640 0.0150 0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Fall  1.0650 0.0000 0.0150          1.44682                                     F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Rise  1.1180 0.0530 0.0500 0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Rise  1.1180 0.0000 0.0500          6.25843                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Fall  1.1640 0.0460 0.0300 35.7221  46.3184  82.0405           47      100      F    K        | 
|    multiplier/B_in_reg[5]/G        DLH_X1    Fall  1.1680 0.0040 0.0300          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1680 1.1680 | 
| library hold check                       |  0.0230 1.1910 | 
| data required time                       |  1.1910        | 
|                                          |                | 
| data arrival time                        |  1.2680        | 
| data required time                       | -1.1910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0770        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[10]/D 
  
 Path Start Point : B_reg_reg[10] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[10] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.0000 1.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    i_0_1_125/B2              OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN              OAI21_X4  Rise  1.0570 0.0560 0.0110 3.9483   1.24879  5.19708           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A        CLKBUF_X3 Rise  1.0570 0.0000 0.0110          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z        CLKBUF_X3 Rise  1.1650 0.1080 0.0810 42.6231  57.2236  99.8467           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    B_reg_reg[10]/G           DLH_X1    Rise  1.1670 0.0020 0.0810          0.985498                                    F             | 
|    B_reg_reg[10]/Q           DLH_X1    Rise  1.2380 0.0710 0.0120 0.766969 2.23761  3.00458           2       100      F             | 
|    multiplier/B[10]                    Rise  1.2380 0.0000                                                                           | 
|    multiplier/i_1_35/A2      AND2_X1   Rise  1.2380 0.0000 0.0120          0.97463                                                   | 
|    multiplier/i_1_35/ZN      AND2_X1   Rise  1.2680 0.0300 0.0070 0.311698 0.869621 1.18132           1       100                    | 
|    multiplier/B_in_reg[10]/D DLH_X1    Rise  1.2680 0.0000 0.0070          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[10]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Fall  1.0010 0.0010 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Fall  1.0650 0.0640 0.0150 0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Fall  1.0650 0.0000 0.0150          1.44682                                     F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Rise  1.1180 0.0530 0.0500 0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Rise  1.1180 0.0000 0.0500          6.25843                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Fall  1.1640 0.0460 0.0300 35.7221  46.3184  82.0405           47      100      F    K        | 
|    multiplier/B_in_reg[10]/G       DLH_X1    Fall  1.1680 0.0040 0.0300          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1680 1.1680 | 
| library hold check                       |  0.0230 1.1910 | 
| data required time                       |  1.1910        | 
|                                          |                | 
| data arrival time                        |  1.2680        | 
| data required time                       | -1.1910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0770        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[14]/D 
  
 Path Start Point : B_reg_reg[14] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[14] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.0000 1.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    i_0_1_125/B2              OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN              OAI21_X4  Rise  1.0570 0.0560 0.0110 3.9483   1.24879  5.19708           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A        CLKBUF_X3 Rise  1.0570 0.0000 0.0110          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z        CLKBUF_X3 Rise  1.1650 0.1080 0.0810 42.6231  57.2236  99.8467           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    B_reg_reg[14]/G           DLH_X1    Rise  1.1670 0.0020 0.0810          0.985498                                    F             | 
|    B_reg_reg[14]/Q           DLH_X1    Rise  1.2380 0.0710 0.0120 0.700997 2.38404  3.08504           2       100      F             | 
|    multiplier/B[14]                    Rise  1.2380 0.0000                                                                           | 
|    multiplier/i_1_39/A2      AND2_X1   Rise  1.2380 0.0000 0.0120          0.97463                                                   | 
|    multiplier/i_1_39/ZN      AND2_X1   Rise  1.2680 0.0300 0.0070 0.153759 0.869621 1.02338           1       100                    | 
|    multiplier/B_in_reg[14]/D DLH_X1    Rise  1.2680 0.0000 0.0070          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[14]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Fall  1.0010 0.0010 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Fall  1.0650 0.0640 0.0150 0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Fall  1.0650 0.0000 0.0150          1.44682                                     F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Rise  1.1180 0.0530 0.0500 0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Rise  1.1180 0.0000 0.0500          6.25843                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Fall  1.1640 0.0460 0.0300 35.7221  46.3184  82.0405           47      100      F    K        | 
|    multiplier/B_in_reg[14]/G       DLH_X1    Fall  1.1680 0.0040 0.0300          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1680 1.1680 | 
| library hold check                       |  0.0230 1.1910 | 
| data required time                       |  1.1910        | 
|                                          |                | 
| data arrival time                        |  1.2680        | 
| data required time                       | -1.1910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0770        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[16]/D 
  
 Path Start Point : B_reg_reg[16] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[16] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.0000 1.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    i_0_1_125/B2              OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN              OAI21_X4  Rise  1.0570 0.0560 0.0110 3.9483   1.24879  5.19708           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A        CLKBUF_X3 Rise  1.0570 0.0000 0.0110          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z        CLKBUF_X3 Rise  1.1650 0.1080 0.0810 42.6231  57.2236  99.8467           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    B_reg_reg[16]/G           DLH_X1    Rise  1.1670 0.0020 0.0810          0.985498                                    F             | 
|    B_reg_reg[16]/Q           DLH_X1    Rise  1.2380 0.0710 0.0120 0.555592 2.38404  2.93963           2       100      F             | 
|    multiplier/B[16]                    Rise  1.2380 0.0000                                                                           | 
|    multiplier/i_1_41/A2      AND2_X1   Rise  1.2380 0.0000 0.0120          0.97463                                                   | 
|    multiplier/i_1_41/ZN      AND2_X1   Rise  1.2680 0.0300 0.0070 0.177442 0.869621 1.04706           1       100                    | 
|    multiplier/B_in_reg[16]/D DLH_X1    Rise  1.2680 0.0000 0.0070          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[16]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Fall  1.0010 0.0010 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Fall  1.0650 0.0640 0.0150 0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Fall  1.0650 0.0000 0.0150          1.44682                                     F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Rise  1.1180 0.0530 0.0500 0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Rise  1.1180 0.0000 0.0500          6.25843                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Fall  1.1640 0.0460 0.0300 35.7221  46.3184  82.0405           47      100      F    K        | 
|    multiplier/B_in_reg[16]/G       DLH_X1    Fall  1.1680 0.0040 0.0300          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1680 1.1680 | 
| library hold check                       |  0.0230 1.1910 | 
| data required time                       |  1.1910        | 
|                                          |                | 
| data arrival time                        |  1.2680        | 
| data required time                       | -1.1910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0770        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[17]/D 
  
 Path Start Point : B_reg_reg[17] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[17] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.0000 1.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    i_0_1_125/B2              OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN              OAI21_X4  Rise  1.0570 0.0560 0.0110 3.9483   1.24879  5.19708           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A        CLKBUF_X3 Rise  1.0570 0.0000 0.0110          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z        CLKBUF_X3 Rise  1.1650 0.1080 0.0810 42.6231  57.2236  99.8467           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    B_reg_reg[17]/G           DLH_X1    Rise  1.1670 0.0020 0.0810          0.985498                                    F             | 
|    B_reg_reg[17]/Q           DLH_X1    Rise  1.2380 0.0710 0.0110 0.533075 2.34073  2.8738            2       100      F             | 
|    multiplier/B[17]                    Rise  1.2380 0.0000                                                                           | 
|    multiplier/i_1_42/A2      AND2_X1   Rise  1.2380 0.0000 0.0110          0.97463                                                   | 
|    multiplier/i_1_42/ZN      AND2_X1   Rise  1.2680 0.0300 0.0070 0.244475 0.869621 1.1141            1       100                    | 
|    multiplier/B_in_reg[17]/D DLH_X1    Rise  1.2680 0.0000 0.0070          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[17]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Fall  1.0010 0.0010 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Fall  1.0650 0.0640 0.0150 0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Fall  1.0650 0.0000 0.0150          1.44682                                     F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Rise  1.1180 0.0530 0.0500 0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Rise  1.1180 0.0000 0.0500          6.25843                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Fall  1.1640 0.0460 0.0300 35.7221  46.3184  82.0405           47      100      F    K        | 
|    multiplier/B_in_reg[17]/G       DLH_X1    Fall  1.1680 0.0040 0.0300          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1680 1.1680 | 
| library hold check                       |  0.0230 1.1910 | 
| data required time                       |  1.1910        | 
|                                          |                | 
| data arrival time                        |  1.2680        | 
| data required time                       | -1.1910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0770        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[19]/D 
  
 Path Start Point : B_reg_reg[19] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[19] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.0000 1.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    i_0_1_125/B2              OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN              OAI21_X4  Rise  1.0570 0.0560 0.0110 3.9483   1.24879  5.19708           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A        CLKBUF_X3 Rise  1.0570 0.0000 0.0110          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z        CLKBUF_X3 Rise  1.1650 0.1080 0.0810 42.6231  57.2236  99.8467           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    B_reg_reg[19]/G           DLH_X1    Rise  1.1670 0.0020 0.0810          0.985498                                    F             | 
|    B_reg_reg[19]/Q           DLH_X1    Rise  1.2370 0.0700 0.0110 0.323914 2.44835  2.77226           2       100      F             | 
|    multiplier/B[19]                    Rise  1.2370 0.0000                                                                           | 
|    multiplier/i_1_44/A2      AND2_X1   Rise  1.2370 0.0000 0.0110          0.97463                                                   | 
|    multiplier/i_1_44/ZN      AND2_X1   Rise  1.2680 0.0310 0.0080 0.549747 0.869621 1.41937           1       100                    | 
|    multiplier/B_in_reg[19]/D DLH_X1    Rise  1.2680 0.0000 0.0080          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[19]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Fall  1.0010 0.0010 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Fall  1.0650 0.0640 0.0150 0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Fall  1.0650 0.0000 0.0150          1.44682                                     F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Rise  1.1180 0.0530 0.0500 0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Rise  1.1180 0.0000 0.0500          6.25843                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Fall  1.1640 0.0460 0.0300 35.7221  46.3184  82.0405           47      100      F    K        | 
|    multiplier/B_in_reg[19]/G       DLH_X1    Fall  1.1680 0.0040 0.0300          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1680 1.1680 | 
| library hold check                       |  0.0230 1.1910 | 
| data required time                       |  1.1910        | 
|                                          |                | 
| data arrival time                        |  1.2680        | 
| data required time                       | -1.1910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0770        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[20]/D 
  
 Path Start Point : B_reg_reg[20] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[20] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.0000 1.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    i_0_1_125/B2              OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN              OAI21_X4  Rise  1.0570 0.0560 0.0110 3.9483   1.24879  5.19708           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A        CLKBUF_X3 Rise  1.0570 0.0000 0.0110          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z        CLKBUF_X3 Rise  1.1650 0.1080 0.0810 42.6231  57.2236  99.8467           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    B_reg_reg[20]/G           DLH_X1    Rise  1.1670 0.0020 0.0810          0.985498                                    F             | 
|    B_reg_reg[20]/Q           DLH_X1    Rise  1.2380 0.0710 0.0120 0.677957 2.38404  3.062             2       100      F             | 
|    multiplier/B[20]                    Rise  1.2380 0.0000                                                                           | 
|    multiplier/i_1_45/A2      AND2_X1   Rise  1.2380 0.0000 0.0120          0.97463                                                   | 
|    multiplier/i_1_45/ZN      AND2_X1   Rise  1.2680 0.0300 0.0070 0.252743 0.869621 1.12236           1       100                    | 
|    multiplier/B_in_reg[20]/D DLH_X1    Rise  1.2680 0.0000 0.0070          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[20]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Fall  1.0010 0.0010 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Fall  1.0650 0.0640 0.0150 0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Fall  1.0650 0.0000 0.0150          1.44682                                     F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Rise  1.1180 0.0530 0.0500 0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Rise  1.1180 0.0000 0.0500          6.25843                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Fall  1.1640 0.0460 0.0300 35.7221  46.3184  82.0405           47      100      F    K        | 
|    multiplier/B_in_reg[20]/G       DLH_X1    Fall  1.1680 0.0040 0.0300          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1680 1.1680 | 
| library hold check                       |  0.0230 1.1910 | 
| data required time                       |  1.1910        | 
|                                          |                | 
| data arrival time                        |  1.2680        | 
| data required time                       | -1.1910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0770        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[0]/D 
  
 Path Start Point : B_reg_reg[0] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[0] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.0000 1.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    i_0_1_125/B2             OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN             OAI21_X4  Rise  1.0570 0.0560 0.0110 3.9483   1.24879  5.19708           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A       CLKBUF_X3 Rise  1.0570 0.0000 0.0110          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z       CLKBUF_X3 Rise  1.1650 0.1080 0.0810 42.6231  57.2236  99.8467           64      100      F    K        | 
| Data Path:                                                                                                                          | 
|    B_reg_reg[0]/G           DLH_X1    Rise  1.1670 0.0020 0.0810          0.985498                                    F             | 
|    B_reg_reg[0]/Q           DLH_X1    Rise  1.2370 0.0700 0.0110 0.445738 2.34073  2.78646           2       100      F             | 
|    multiplier/B[0]                    Rise  1.2370 0.0000                                                                           | 
|    multiplier/i_1_25/A2     AND2_X1   Rise  1.2370 0.0000 0.0110          0.97463                                                   | 
|    multiplier/i_1_25/ZN     AND2_X1   Rise  1.2690 0.0320 0.0090 0.956972 0.869621 1.82659           1       100                    | 
|    multiplier/B_in_reg[0]/D DLH_X1    Rise  1.2690 0.0000 0.0090          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[0]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Fall  1.0010 0.0010 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Fall  1.0650 0.0640 0.0150 0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Fall  1.0650 0.0000 0.0150          1.44682                                     F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Rise  1.1180 0.0530 0.0500 0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Rise  1.1180 0.0000 0.0500          6.25843                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Fall  1.1640 0.0460 0.0300 35.7221  46.3184  82.0405           47      100      F    K        | 
|    multiplier/B_in_reg[0]/G        DLH_X1    Fall  1.1680 0.0040 0.0300          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1680 1.1680 | 
| library hold check                       |  0.0230 1.1910 | 
| data required time                       |  1.1910        | 
|                                          |                | 
| data arrival time                        |  1.2690        | 
| data required time                       | -1.1910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0780        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[7]/D 
  
 Path Start Point : B_reg_reg[7] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[7] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.0000 1.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    i_0_1_125/B2             OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN             OAI21_X4  Rise  1.0570 0.0560 0.0110 3.9483   1.24879  5.19708           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A       CLKBUF_X3 Rise  1.0570 0.0000 0.0110          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z       CLKBUF_X3 Rise  1.1650 0.1080 0.0810 42.6231  57.2236  99.8467           64      100      F    K        | 
| Data Path:                                                                                                                          | 
|    B_reg_reg[7]/G           DLH_X1    Rise  1.1670 0.0020 0.0810          0.985498                                    F             | 
|    B_reg_reg[7]/Q           DLH_X1    Rise  1.2390 0.0720 0.0130 1.13079  2.34073  3.47152           2       100      F             | 
|    multiplier/B[7]                    Rise  1.2390 0.0000                                                                           | 
|    multiplier/i_1_32/A2     AND2_X1   Rise  1.2390 0.0000 0.0130          0.97463                                                   | 
|    multiplier/i_1_32/ZN     AND2_X1   Rise  1.2690 0.0300 0.0070 0.227295 0.869621 1.09692           1       100                    | 
|    multiplier/B_in_reg[7]/D DLH_X1    Rise  1.2690 0.0000 0.0070          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[7]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Fall  1.0010 0.0010 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Fall  1.0650 0.0640 0.0150 0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Fall  1.0650 0.0000 0.0150          1.44682                                     F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Rise  1.1180 0.0530 0.0500 0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Rise  1.1180 0.0000 0.0500          6.25843                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Fall  1.1640 0.0460 0.0300 35.7221  46.3184  82.0405           47      100      F    K        | 
|    multiplier/B_in_reg[7]/G        DLH_X1    Fall  1.1680 0.0040 0.0300          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1680 1.1680 | 
| library hold check                       |  0.0230 1.1910 | 
| data required time                       |  1.1910        | 
|                                          |                | 
| data arrival time                        |  1.2690        | 
| data required time                       | -1.1910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0780        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[8]/D 
  
 Path Start Point : B_reg_reg[8] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[8] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.0000 1.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    i_0_1_125/B2             OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN             OAI21_X4  Rise  1.0570 0.0560 0.0110 3.9483   1.24879  5.19708           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A       CLKBUF_X3 Rise  1.0570 0.0000 0.0110          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z       CLKBUF_X3 Rise  1.1650 0.1080 0.0810 42.6231  57.2236  99.8467           64      100      F    K        | 
| Data Path:                                                                                                                          | 
|    B_reg_reg[8]/G           DLH_X1    Rise  1.1670 0.0020 0.0810          0.985498                                    F             | 
|    B_reg_reg[8]/Q           DLH_X1    Rise  1.2380 0.0710 0.0120 0.587695 2.34073  2.92842           2       100      F             | 
|    multiplier/B[8]                    Rise  1.2380 0.0000                                                                           | 
|    multiplier/i_1_33/A2     AND2_X1   Rise  1.2380 0.0000 0.0120          0.97463                                                   | 
|    multiplier/i_1_33/ZN     AND2_X1   Rise  1.2690 0.0310 0.0080 0.493587 0.869621 1.36321           1       100                    | 
|    multiplier/B_in_reg[8]/D DLH_X1    Rise  1.2690 0.0000 0.0080          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[8]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Fall  1.0010 0.0010 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Fall  1.0650 0.0640 0.0150 0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Fall  1.0650 0.0000 0.0150          1.44682                                     F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Rise  1.1180 0.0530 0.0500 0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Rise  1.1180 0.0000 0.0500          6.25843                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Fall  1.1640 0.0460 0.0300 35.7221  46.3184  82.0405           47      100      F    K        | 
|    multiplier/B_in_reg[8]/G        DLH_X1    Fall  1.1680 0.0040 0.0300          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1680 1.1680 | 
| library hold check                       |  0.0230 1.1910 | 
| data required time                       |  1.1910        | 
|                                          |                | 
| data arrival time                        |  1.2690        | 
| data required time                       | -1.1910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0780        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[9]/D 
  
 Path Start Point : B_reg_reg[9] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[9] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.0000 1.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    i_0_1_125/B2             OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN             OAI21_X4  Rise  1.0570 0.0560 0.0110 3.9483   1.24879  5.19708           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A       CLKBUF_X3 Rise  1.0570 0.0000 0.0110          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z       CLKBUF_X3 Rise  1.1650 0.1080 0.0810 42.6231  57.2236  99.8467           64      100      F    K        | 
| Data Path:                                                                                                                          | 
|    B_reg_reg[9]/G           DLH_X1    Rise  1.1670 0.0020 0.0810          0.985498                                    F             | 
|    B_reg_reg[9]/Q           DLH_X1    Rise  1.2380 0.0710 0.0120 0.848077 2.23761  3.08569           2       100      F             | 
|    multiplier/B[9]                    Rise  1.2380 0.0000                                                                           | 
|    multiplier/i_1_34/A2     AND2_X1   Rise  1.2380 0.0000 0.0120          0.97463                                                   | 
|    multiplier/i_1_34/ZN     AND2_X1   Rise  1.2690 0.0310 0.0080 0.518746 0.869621 1.38837           1       100                    | 
|    multiplier/B_in_reg[9]/D DLH_X1    Rise  1.2690 0.0000 0.0080          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[9]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Fall  1.0010 0.0010 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Fall  1.0650 0.0640 0.0150 0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Fall  1.0650 0.0000 0.0150          1.44682                                     F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Rise  1.1180 0.0530 0.0500 0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Rise  1.1180 0.0000 0.0500          6.25843                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Fall  1.1640 0.0460 0.0300 35.7221  46.3184  82.0405           47      100      F    K        | 
|    multiplier/B_in_reg[9]/G        DLH_X1    Fall  1.1680 0.0040 0.0300          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1680 1.1680 | 
| library hold check                       |  0.0230 1.1910 | 
| data required time                       |  1.1910        | 
|                                          |                | 
| data arrival time                        |  1.2690        | 
| data required time                       | -1.1910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0780        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[11]/D 
  
 Path Start Point : B_reg_reg[11] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[11] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.0000 1.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    i_0_1_125/B2              OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN              OAI21_X4  Rise  1.0570 0.0560 0.0110 3.9483   1.24879  5.19708           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A        CLKBUF_X3 Rise  1.0570 0.0000 0.0110          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z        CLKBUF_X3 Rise  1.1650 0.1080 0.0810 42.6231  57.2236  99.8467           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    B_reg_reg[11]/G           DLH_X1    Rise  1.1670 0.0020 0.0810          0.985498                                    F             | 
|    B_reg_reg[11]/Q           DLH_X1    Rise  1.2390 0.0720 0.0120 0.777599 2.44835  3.22595           2       100      F             | 
|    multiplier/B[11]                    Rise  1.2390 0.0000                                                                           | 
|    multiplier/i_1_36/A2      AND2_X1   Rise  1.2390 0.0000 0.0120          0.97463                                                   | 
|    multiplier/i_1_36/ZN      AND2_X1   Rise  1.2690 0.0300 0.0070 0.229065 0.869621 1.09869           1       100                    | 
|    multiplier/B_in_reg[11]/D DLH_X1    Rise  1.2690 0.0000 0.0070          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[11]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Fall  1.0010 0.0010 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Fall  1.0650 0.0640 0.0150 0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Fall  1.0650 0.0000 0.0150          1.44682                                     F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Rise  1.1180 0.0530 0.0500 0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Rise  1.1180 0.0000 0.0500          6.25843                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Fall  1.1640 0.0460 0.0300 35.7221  46.3184  82.0405           47      100      F    K        | 
|    multiplier/B_in_reg[11]/G       DLH_X1    Fall  1.1680 0.0040 0.0300          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1680 1.1680 | 
| library hold check                       |  0.0230 1.1910 | 
| data required time                       |  1.1910        | 
|                                          |                | 
| data arrival time                        |  1.2690        | 
| data required time                       | -1.1910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0780        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[13]/D 
  
 Path Start Point : B_reg_reg[13] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[13] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.0000 1.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    i_0_1_125/B2              OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN              OAI21_X4  Rise  1.0570 0.0560 0.0110 3.9483   1.24879  5.19708           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A        CLKBUF_X3 Rise  1.0570 0.0000 0.0110          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z        CLKBUF_X3 Rise  1.1650 0.1080 0.0810 42.6231  57.2236  99.8467           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    B_reg_reg[13]/G           DLH_X1    Rise  1.1670 0.0020 0.0810          0.985498                                    F             | 
|    B_reg_reg[13]/Q           DLH_X1    Rise  1.2380 0.0710 0.0120 0.637603 2.38404  3.02164           2       100      F             | 
|    multiplier/B[13]                    Rise  1.2380 0.0000                                                                           | 
|    multiplier/i_1_38/A2      AND2_X1   Rise  1.2380 0.0000 0.0120          0.97463                                                   | 
|    multiplier/i_1_38/ZN      AND2_X1   Rise  1.2690 0.0310 0.0080 0.553632 0.869621 1.42325           1       100                    | 
|    multiplier/B_in_reg[13]/D DLH_X1    Rise  1.2690 0.0000 0.0080          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[13]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Fall  1.0010 0.0010 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Fall  1.0650 0.0640 0.0150 0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Fall  1.0650 0.0000 0.0150          1.44682                                     F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Rise  1.1180 0.0530 0.0500 0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Rise  1.1180 0.0000 0.0500          6.25843                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Fall  1.1640 0.0460 0.0300 35.7221  46.3184  82.0405           47      100      F    K        | 
|    multiplier/B_in_reg[13]/G       DLH_X1    Fall  1.1680 0.0040 0.0300          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1680 1.1680 | 
| library hold check                       |  0.0230 1.1910 | 
| data required time                       |  1.1910        | 
|                                          |                | 
| data arrival time                        |  1.2690        | 
| data required time                       | -1.1910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0780        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[15]/D 
  
 Path Start Point : B_reg_reg[15] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[15] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.0000 1.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    i_0_1_125/B2              OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN              OAI21_X4  Rise  1.0570 0.0560 0.0110 3.9483   1.24879  5.19708           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A        CLKBUF_X3 Rise  1.0570 0.0000 0.0110          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z        CLKBUF_X3 Rise  1.1650 0.1080 0.0810 42.6231  57.2236  99.8467           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    B_reg_reg[15]/G           DLH_X1    Rise  1.1670 0.0020 0.0810          0.985498                                    F             | 
|    B_reg_reg[15]/Q           DLH_X1    Rise  1.2390 0.0720 0.0120 0.786596 2.44835  3.23495           2       100      F             | 
|    multiplier/B[15]                    Rise  1.2390 0.0000                                                                           | 
|    multiplier/i_1_40/A2      AND2_X1   Rise  1.2390 0.0000 0.0120          0.97463                                                   | 
|    multiplier/i_1_40/ZN      AND2_X1   Rise  1.2690 0.0300 0.0070 0.251924 0.869621 1.12154           1       100                    | 
|    multiplier/B_in_reg[15]/D DLH_X1    Rise  1.2690 0.0000 0.0070          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[15]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Fall  1.0010 0.0010 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Fall  1.0650 0.0640 0.0150 0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Fall  1.0650 0.0000 0.0150          1.44682                                     F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Rise  1.1180 0.0530 0.0500 0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Rise  1.1180 0.0000 0.0500          6.25843                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Fall  1.1640 0.0460 0.0300 35.7221  46.3184  82.0405           47      100      F    K        | 
|    multiplier/B_in_reg[15]/G       DLH_X1    Fall  1.1680 0.0040 0.0300          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1680 1.1680 | 
| library hold check                       |  0.0230 1.1910 | 
| data required time                       |  1.1910        | 
|                                          |                | 
| data arrival time                        |  1.2690        | 
| data required time                       | -1.1910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0780        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[18]/D 
  
 Path Start Point : B_reg_reg[18] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[18] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.0000 1.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    i_0_1_125/B2              OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN              OAI21_X4  Rise  1.0570 0.0560 0.0110 3.9483   1.24879  5.19708           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A        CLKBUF_X3 Rise  1.0570 0.0000 0.0110          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z        CLKBUF_X3 Rise  1.1650 0.1080 0.0810 42.6231  57.2236  99.8467           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    B_reg_reg[18]/G           DLH_X1    Rise  1.1670 0.0020 0.0810          0.985498                                    F             | 
|    B_reg_reg[18]/Q           DLH_X1    Rise  1.2390 0.0720 0.0120 0.995362 2.23761  3.23297           2       100      F             | 
|    multiplier/B[18]                    Rise  1.2390 0.0000                                                                           | 
|    multiplier/i_1_43/A2      AND2_X1   Rise  1.2390 0.0000 0.0120          0.97463                                                   | 
|    multiplier/i_1_43/ZN      AND2_X1   Rise  1.2690 0.0300 0.0070 0.207595 0.869621 1.07722           1       100                    | 
|    multiplier/B_in_reg[18]/D DLH_X1    Rise  1.2690 0.0000 0.0070          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[18]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Fall  1.0010 0.0010 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Fall  1.0650 0.0640 0.0150 0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Fall  1.0650 0.0000 0.0150          1.44682                                     F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Rise  1.1180 0.0530 0.0500 0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Rise  1.1180 0.0000 0.0500          6.25843                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Fall  1.1640 0.0460 0.0300 35.7221  46.3184  82.0405           47      100      F    K        | 
|    multiplier/B_in_reg[18]/G       DLH_X1    Fall  1.1680 0.0040 0.0300          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1680 1.1680 | 
| library hold check                       |  0.0230 1.1910 | 
| data required time                       |  1.1910        | 
|                                          |                | 
| data arrival time                        |  1.2690        | 
| data required time                       | -1.1910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0780        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[22]/D 
  
 Path Start Point : B_reg_reg[22] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[22] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.0000 1.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    i_0_1_125/B2              OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN              OAI21_X4  Rise  1.0570 0.0560 0.0110 3.9483   1.24879  5.19708           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A        CLKBUF_X3 Rise  1.0570 0.0000 0.0110          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z        CLKBUF_X3 Rise  1.1650 0.1080 0.0810 42.6231  57.2236  99.8467           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    B_reg_reg[22]/G           DLH_X1    Rise  1.1670 0.0020 0.0810          0.985498                                    F             | 
|    B_reg_reg[22]/Q           DLH_X1    Rise  1.2380 0.0710 0.0120 0.671346 2.23761  2.90896           2       100      F             | 
|    multiplier/B[22]                    Rise  1.2380 0.0000                                                                           | 
|    multiplier/i_1_47/A2      AND2_X1   Rise  1.2380 0.0000 0.0120          0.97463                                                   | 
|    multiplier/i_1_47/ZN      AND2_X1   Rise  1.2690 0.0310 0.0080 0.459539 0.869621 1.32916           1       100                    | 
|    multiplier/B_in_reg[22]/D DLH_X1    Rise  1.2690 0.0000 0.0080          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[22]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Fall  1.0010 0.0010 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Fall  1.0650 0.0640 0.0150 0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Fall  1.0650 0.0000 0.0150          1.44682                                     F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Rise  1.1180 0.0530 0.0500 0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Rise  1.1180 0.0000 0.0500          6.25843                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Fall  1.1640 0.0460 0.0300 35.7221  46.3184  82.0405           47      100      F    K        | 
|    multiplier/B_in_reg[22]/G       DLH_X1    Fall  1.1680 0.0040 0.0300          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1680 1.1680 | 
| library hold check                       |  0.0230 1.1910 | 
| data required time                       |  1.1910        | 
|                                          |                | 
| data arrival time                        |  1.2690        | 
| data required time                       | -1.1910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0780        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[21]/D 
  
 Path Start Point : B_reg_reg[21] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[21] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.0000  1.0000 0.1000             5.08113  7.86145  12.9426           3       100      c    K        | 
|    i_0_1_125/B2              OAI21_X4  Fall  1.0010  0.0010 0.1000                      6.46305                                     F             | 
|    i_0_1_125/ZN              OAI21_X4  Rise  1.0570  0.0560 0.0110             3.9483   1.24879  5.19708           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A        CLKBUF_X3 Rise  1.0570  0.0000 0.0110                      1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z        CLKBUF_X3 Rise  1.1650  0.1080 0.0810             42.6231  57.2236  99.8467           64      100      F    K        | 
| Data Path:                                                                                                                                        | 
|    B_reg_reg[21]/G           DLH_X1    Rise  1.1670  0.0020 0.0810                      0.985498                                    F             | 
|    B_reg_reg[21]/Q           DLH_X1    Fall  1.2410  0.0740 0.0120             0.828624 2.34073  3.16935           2       100      F             | 
|    multiplier/B[21]                    Fall  1.2410  0.0000                                                                                       | 
|    multiplier/i_1_46/A2      AND2_X1   Fall  1.2400 -0.0010 0.0120    -0.0010           0.894119                                                  | 
|    multiplier/i_1_46/ZN      AND2_X1   Fall  1.2710  0.0310 0.0060             0.393952 0.869621 1.26357           1       100                    | 
|    multiplier/B_in_reg[21]/D DLH_X1    Fall  1.2710  0.0000 0.0060                      0.869621                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[21]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Fall  1.0010 0.0010 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Fall  1.0650 0.0640 0.0150 0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Fall  1.0650 0.0000 0.0150          1.44682                                     F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Rise  1.1180 0.0530 0.0500 0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Rise  1.1180 0.0000 0.0500          6.25843                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Fall  1.1640 0.0460 0.0300 35.7221  46.3184  82.0405           47      100      F    K        | 
|    multiplier/B_in_reg[21]/G       DLH_X1    Fall  1.1680 0.0040 0.0300          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1680 1.1680 | 
| library hold check                       |  0.0250 1.1930 | 
| data required time                       |  1.1930        | 
|                                          |                | 
| data arrival time                        |  1.2710        | 
| data required time                       | -1.1930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0780        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[3]/D 
  
 Path Start Point : B_reg_reg[3] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[3] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.0000 1.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    i_0_1_125/B2             OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN             OAI21_X4  Rise  1.0570 0.0560 0.0110 3.9483   1.24879  5.19708           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A       CLKBUF_X3 Rise  1.0570 0.0000 0.0110          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z       CLKBUF_X3 Rise  1.1650 0.1080 0.0810 42.6231  57.2236  99.8467           64      100      F    K        | 
| Data Path:                                                                                                                          | 
|    B_reg_reg[3]/G           DLH_X1    Rise  1.1670 0.0020 0.0810          0.985498                                    F             | 
|    B_reg_reg[3]/Q           DLH_X1    Rise  1.2380 0.0710 0.0120 0.575465 2.44835  3.02381           2       100      F             | 
|    multiplier/B[3]                    Rise  1.2380 0.0000                                                                           | 
|    multiplier/i_1_28/A2     AND2_X1   Rise  1.2380 0.0000 0.0120          0.97463                                                   | 
|    multiplier/i_1_28/ZN     AND2_X1   Rise  1.2700 0.0320 0.0080 0.776379 0.869621 1.646             1       100                    | 
|    multiplier/B_in_reg[3]/D DLH_X1    Rise  1.2700 0.0000 0.0080          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[3]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Fall  1.0010 0.0010 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Fall  1.0650 0.0640 0.0150 0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Fall  1.0650 0.0000 0.0150          1.44682                                     F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Rise  1.1180 0.0530 0.0500 0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Rise  1.1180 0.0000 0.0500          6.25843                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Fall  1.1640 0.0460 0.0300 35.7221  46.3184  82.0405           47      100      F    K        | 
|    multiplier/B_in_reg[3]/G        DLH_X1    Fall  1.1680 0.0040 0.0300          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1680 1.1680 | 
| library hold check                       |  0.0230 1.1910 | 
| data required time                       |  1.1910        | 
|                                          |                | 
| data arrival time                        |  1.2700        | 
| data required time                       | -1.1910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0790        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[4]/D 
  
 Path Start Point : B_reg_reg[4] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[4] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.0000 1.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    i_0_1_125/B2             OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN             OAI21_X4  Rise  1.0570 0.0560 0.0110 3.9483   1.24879  5.19708           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A       CLKBUF_X3 Rise  1.0570 0.0000 0.0110          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z       CLKBUF_X3 Rise  1.1650 0.1080 0.0810 42.6231  57.2236  99.8467           64      100      F    K        | 
| Data Path:                                                                                                                          | 
|    B_reg_reg[4]/G           DLH_X1    Rise  1.1670 0.0020 0.0810          0.985498                                    F             | 
|    B_reg_reg[4]/Q           DLH_X1    Rise  1.2390 0.0720 0.0120 0.929207 2.37092  3.30013           2       100      F             | 
|    multiplier/B[4]                    Rise  1.2390 0.0000                                                                           | 
|    multiplier/i_1_29/A2     AND2_X1   Rise  1.2390 0.0000 0.0120          0.97463                                                   | 
|    multiplier/i_1_29/ZN     AND2_X1   Rise  1.2700 0.0310 0.0080 0.560139 0.869621 1.42976           1       100                    | 
|    multiplier/B_in_reg[4]/D DLH_X1    Rise  1.2700 0.0000 0.0080          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[4]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Fall  1.0010 0.0010 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Fall  1.0650 0.0640 0.0150 0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Fall  1.0650 0.0000 0.0150          1.44682                                     F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Rise  1.1180 0.0530 0.0500 0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Rise  1.1180 0.0000 0.0500          6.25843                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Fall  1.1640 0.0460 0.0300 35.7221  46.3184  82.0405           47      100      F    K        | 
|    multiplier/B_in_reg[4]/G        DLH_X1    Fall  1.1680 0.0040 0.0300          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1680 1.1680 | 
| library hold check                       |  0.0230 1.1910 | 
| data required time                       |  1.1910        | 
|                                          |                | 
| data arrival time                        |  1.2700        | 
| data required time                       | -1.1910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0790        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[12]/D 
  
 Path Start Point : B_reg_reg[12] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[12] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.0000 1.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    i_0_1_125/B2              OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN              OAI21_X4  Rise  1.0570 0.0560 0.0110 3.9483   1.24879  5.19708           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A        CLKBUF_X3 Rise  1.0570 0.0000 0.0110          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z        CLKBUF_X3 Rise  1.1650 0.1080 0.0810 42.6231  57.2236  99.8467           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    B_reg_reg[12]/G           DLH_X1    Rise  1.1670 0.0020 0.0810          0.985498                                    F             | 
|    B_reg_reg[12]/Q           DLH_X1    Rise  1.2390 0.0720 0.0120 0.856532 2.44835  3.30488           2       100      F             | 
|    multiplier/B[12]                    Rise  1.2390 0.0000                                                                           | 
|    multiplier/i_1_37/A2      AND2_X1   Rise  1.2390 0.0000 0.0120          0.97463                                                   | 
|    multiplier/i_1_37/ZN      AND2_X1   Rise  1.2700 0.0310 0.0080 0.394977 0.869621 1.2646            1       100                    | 
|    multiplier/B_in_reg[12]/D DLH_X1    Rise  1.2700 0.0000 0.0080          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[12]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Fall  1.0010 0.0010 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Fall  1.0650 0.0640 0.0150 0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Fall  1.0650 0.0000 0.0150          1.44682                                     F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Rise  1.1180 0.0530 0.0500 0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Rise  1.1180 0.0000 0.0500          6.25843                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Fall  1.1640 0.0460 0.0300 35.7221  46.3184  82.0405           47      100      F    K        | 
|    multiplier/B_in_reg[12]/G       DLH_X1    Fall  1.1680 0.0040 0.0300          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1680 1.1680 | 
| library hold check                       |  0.0230 1.1910 | 
| data required time                       |  1.1910        | 
|                                          |                | 
| data arrival time                        |  1.2700        | 
| data required time                       | -1.1910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0790        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[8]/D 
  
 Path Start Point : A_reg_reg[8] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[8] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.0000 1.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    i_0_1_125/B2             OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN             OAI21_X4  Rise  1.0570 0.0560 0.0110 3.9483   1.24879  5.19708           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A       CLKBUF_X3 Rise  1.0570 0.0000 0.0110          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z       CLKBUF_X3 Rise  1.1650 0.1080 0.0810 42.6231  57.2236  99.8467           64      100      F    K        | 
| Data Path:                                                                                                                          | 
|    A_reg_reg[8]/G           DLH_X1    Rise  1.1680 0.0030 0.0810          0.985498                                    F             | 
|    A_reg_reg[8]/Q           DLH_X1    Rise  1.2390 0.0710 0.0120 0.753775 2.34073  3.0945            2       100      F             | 
|    multiplier/A[8]                    Rise  1.2390 0.0000                                                                           | 
|    multiplier/i_1_58/A2     AND2_X1   Rise  1.2390 0.0000 0.0120          0.97463                                                   | 
|    multiplier/i_1_58/ZN     AND2_X1   Rise  1.2690 0.0300 0.0070 0.238173 0.869621 1.10779           1       100                    | 
|    multiplier/A_in_reg[8]/D DLH_X1    Rise  1.2690 0.0000 0.0070          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[8]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Fall  1.0010 0.0010 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Fall  1.0650 0.0640 0.0150 0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Fall  1.0650 0.0000 0.0150          1.44682                                     F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Rise  1.1180 0.0530 0.0500 0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Rise  1.1180 0.0000 0.0500          6.25843                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Fall  1.1640 0.0460 0.0300 35.7221  46.3184  82.0405           47      100      F    K        | 
|    multiplier/A_in_reg[8]/G        DLH_X1    Fall  1.1660 0.0020 0.0300          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1660 1.1660 | 
| library hold check                       |  0.0230 1.1890 | 
| data required time                       |  1.1890        | 
|                                          |                | 
| data arrival time                        |  1.2690        | 
| data required time                       | -1.1890        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0800        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[10]/D 
  
 Path Start Point : A_reg_reg[10] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[10] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.0000 1.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    i_0_1_125/B2              OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN              OAI21_X4  Rise  1.0570 0.0560 0.0110 3.9483   1.24879  5.19708           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A        CLKBUF_X3 Rise  1.0570 0.0000 0.0110          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z        CLKBUF_X3 Rise  1.1650 0.1080 0.0810 42.6231  57.2236  99.8467           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    A_reg_reg[10]/G           DLH_X1    Rise  1.1680 0.0030 0.0810          0.985498                                    F             | 
|    A_reg_reg[10]/Q           DLH_X1    Rise  1.2390 0.0710 0.0120 0.888379 2.23761  3.12599           2       100      F             | 
|    multiplier/A[10]                    Rise  1.2390 0.0000                                                                           | 
|    multiplier/i_1_60/A2      AND2_X1   Rise  1.2390 0.0000 0.0120          0.97463                                                   | 
|    multiplier/i_1_60/ZN      AND2_X1   Rise  1.2700 0.0310 0.0080 0.498336 0.869621 1.36796           1       100                    | 
|    multiplier/A_in_reg[10]/D DLH_X1    Rise  1.2700 0.0000 0.0080          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[10]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Fall  1.0010 0.0010 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Fall  1.0650 0.0640 0.0150 0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Fall  1.0650 0.0000 0.0150          1.44682                                     F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Rise  1.1180 0.0530 0.0500 0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Rise  1.1180 0.0000 0.0500          6.25843                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Fall  1.1640 0.0460 0.0300 35.7221  46.3184  82.0405           47      100      F    K        | 
|    multiplier/A_in_reg[10]/G       DLH_X1    Fall  1.1670 0.0030 0.0300          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1670 1.1670 | 
| library hold check                       |  0.0230 1.1900 | 
| data required time                       |  1.1900        | 
|                                          |                | 
| data arrival time                        |  1.2700        | 
| data required time                       | -1.1900        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0800        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[1]/D 
  
 Path Start Point : B_reg_reg[1] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[1] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.0000 1.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    i_0_1_125/B2             OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN             OAI21_X4  Rise  1.0570 0.0560 0.0110 3.9483   1.24879  5.19708           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A       CLKBUF_X3 Rise  1.0570 0.0000 0.0110          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z       CLKBUF_X3 Rise  1.1650 0.1080 0.0810 42.6231  57.2236  99.8467           64      100      F    K        | 
| Data Path:                                                                                                                          | 
|    B_reg_reg[1]/G           DLH_X1    Rise  1.1670 0.0020 0.0810          0.985498                                    F             | 
|    B_reg_reg[1]/Q           DLH_X1    Rise  1.2390 0.0720 0.0120 0.870929 2.44684  3.31777           2       100      F             | 
|    multiplier/B[1]                    Rise  1.2390 0.0000                                                                           | 
|    multiplier/i_1_26/A2     AND2_X1   Rise  1.2390 0.0000 0.0120          0.97463                                                   | 
|    multiplier/i_1_26/ZN     AND2_X1   Rise  1.2710 0.0320 0.0080 0.684433 0.869621 1.55405           1       100                    | 
|    multiplier/B_in_reg[1]/D DLH_X1    Rise  1.2710 0.0000 0.0080          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[1]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Fall  1.0010 0.0010 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Fall  1.0650 0.0640 0.0150 0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Fall  1.0650 0.0000 0.0150          1.44682                                     F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Rise  1.1180 0.0530 0.0500 0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Rise  1.1180 0.0000 0.0500          6.25843                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Fall  1.1640 0.0460 0.0300 35.7221  46.3184  82.0405           47      100      F    K        | 
|    multiplier/B_in_reg[1]/G        DLH_X1    Fall  1.1680 0.0040 0.0300          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1680 1.1680 | 
| library hold check                       |  0.0230 1.1910 | 
| data required time                       |  1.1910        | 
|                                          |                | 
| data arrival time                        |  1.2710        | 
| data required time                       | -1.1910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0800        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[2]/D 
  
 Path Start Point : B_reg_reg[2] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[2] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.0000 1.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    i_0_1_125/B2             OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN             OAI21_X4  Rise  1.0570 0.0560 0.0110 3.9483   1.24879  5.19708           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A       CLKBUF_X3 Rise  1.0570 0.0000 0.0110          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z       CLKBUF_X3 Rise  1.1650 0.1080 0.0810 42.6231  57.2236  99.8467           64      100      F    K        | 
| Data Path:                                                                                                                          | 
|    B_reg_reg[2]/G           DLH_X1    Rise  1.1670 0.0020 0.0810          0.985498                                    F             | 
|    B_reg_reg[2]/Q           DLH_X1    Rise  1.2390 0.0720 0.0120 0.996605 2.23761  3.23422           2       100      F             | 
|    multiplier/B[2]                    Rise  1.2390 0.0000                                                                           | 
|    multiplier/i_1_27/A2     AND2_X1   Rise  1.2390 0.0000 0.0120          0.97463                                                   | 
|    multiplier/i_1_27/ZN     AND2_X1   Rise  1.2710 0.0320 0.0080 0.803613 0.869621 1.67323           1       100                    | 
|    multiplier/B_in_reg[2]/D DLH_X1    Rise  1.2710 0.0000 0.0080          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[2]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Fall  1.0010 0.0010 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Fall  1.0650 0.0640 0.0150 0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Fall  1.0650 0.0000 0.0150          1.44682                                     F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Rise  1.1180 0.0530 0.0500 0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Rise  1.1180 0.0000 0.0500          6.25843                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Fall  1.1640 0.0460 0.0300 35.7221  46.3184  82.0405           47      100      F    K        | 
|    multiplier/B_in_reg[2]/G        DLH_X1    Fall  1.1680 0.0040 0.0300          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1680 1.1680 | 
| library hold check                       |  0.0230 1.1910 | 
| data required time                       |  1.1910        | 
|                                          |                | 
| data arrival time                        |  1.2710        | 
| data required time                       | -1.1910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0800        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[6]/D 
  
 Path Start Point : B_reg_reg[6] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[6] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Fall  1.0000 1.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    i_0_1_125/B2             OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN             OAI21_X4  Rise  1.0570 0.0560 0.0110 3.9483   1.24879  5.19708           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A       CLKBUF_X3 Rise  1.0570 0.0000 0.0110          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z       CLKBUF_X3 Rise  1.1650 0.1080 0.0810 42.6231  57.2236  99.8467           64      100      F    K        | 
| Data Path:                                                                                                                          | 
|    B_reg_reg[6]/G           DLH_X1    Rise  1.1670 0.0020 0.0810          0.985498                                    F             | 
|    B_reg_reg[6]/Q           DLH_X1    Rise  1.2390 0.0720 0.0120 0.880045 2.38404  3.26408           2       100      F             | 
|    multiplier/B[6]                    Rise  1.2390 0.0000                                                                           | 
|    multiplier/i_1_31/A2     AND2_X1   Rise  1.2390 0.0000 0.0120          0.97463                                                   | 
|    multiplier/i_1_31/ZN     AND2_X1   Rise  1.2710 0.0320 0.0080 0.718041 0.869621 1.58766           1       100                    | 
|    multiplier/B_in_reg[6]/D DLH_X1    Rise  1.2710 0.0000 0.0080          0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[6]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Fall  1.0010 0.0010 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Fall  1.0650 0.0640 0.0150 0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Fall  1.0650 0.0000 0.0150          1.44682                                     F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Rise  1.1180 0.0530 0.0500 0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Rise  1.1180 0.0000 0.0500          6.25843                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Fall  1.1640 0.0460 0.0300 35.7221  46.3184  82.0405           47      100      F    K        | 
|    multiplier/B_in_reg[6]/G        DLH_X1    Fall  1.1680 0.0040 0.0300          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1680 1.1680 | 
| library hold check                       |  0.0230 1.1910 | 
| data required time                       |  1.1910        | 
|                                          |                | 
| data arrival time                        |  1.2710        | 
| data required time                       | -1.1910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0800        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[11]/D 
  
 Path Start Point : A_reg_reg[11] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[11] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.0000 1.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    i_0_1_125/B2              OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN              OAI21_X4  Rise  1.0570 0.0560 0.0110 3.9483   1.24879  5.19708           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A        CLKBUF_X3 Rise  1.0570 0.0000 0.0110          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z        CLKBUF_X3 Rise  1.1650 0.1080 0.0810 42.6231  57.2236  99.8467           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    A_reg_reg[11]/G           DLH_X1    Rise  1.1680 0.0030 0.0810          0.985498                                    F             | 
|    A_reg_reg[11]/Q           DLH_X1    Rise  1.2400 0.0720 0.0130 0.976682 2.44835  3.42503           2       100      F             | 
|    multiplier/A[11]                    Rise  1.2400 0.0000                                                                           | 
|    multiplier/i_1_61/A2      AND2_X1   Rise  1.2400 0.0000 0.0130          0.97463                                                   | 
|    multiplier/i_1_61/ZN      AND2_X1   Rise  1.2700 0.0300 0.0070 0.18476  0.869621 1.05438           1       100                    | 
|    multiplier/A_in_reg[11]/D DLH_X1    Rise  1.2700 0.0000 0.0070          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[11]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Fall  1.0010 0.0010 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Fall  1.0650 0.0640 0.0150 0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Fall  1.0650 0.0000 0.0150          1.44682                                     F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Rise  1.1180 0.0530 0.0500 0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Rise  1.1180 0.0000 0.0500          6.25843                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Fall  1.1640 0.0460 0.0300 35.7221  46.3184  82.0405           47      100      F    K        | 
|    multiplier/A_in_reg[11]/G       DLH_X1    Fall  1.1660 0.0020 0.0300          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1660 1.1660 | 
| library hold check                       |  0.0230 1.1890 | 
| data required time                       |  1.1890        | 
|                                          |                | 
| data arrival time                        |  1.2700        | 
| data required time                       | -1.1890        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0810        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[15]/D 
  
 Path Start Point : A_reg_reg[15] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[15] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.0000 1.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    i_0_1_125/B2              OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN              OAI21_X4  Rise  1.0570 0.0560 0.0110 3.9483   1.24879  5.19708           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A        CLKBUF_X3 Rise  1.0570 0.0000 0.0110          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z        CLKBUF_X3 Rise  1.1650 0.1080 0.0810 42.6231  57.2236  99.8467           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    A_reg_reg[15]/G           DLH_X1    Rise  1.1680 0.0030 0.0810          0.985498                                    F             | 
|    A_reg_reg[15]/Q           DLH_X1    Rise  1.2400 0.0720 0.0120 0.776229 2.44835  3.22458           2       100      F             | 
|    multiplier/A[15]                    Rise  1.2400 0.0000                                                                           | 
|    multiplier/i_1_65/A2      AND2_X1   Rise  1.2400 0.0000 0.0120          0.97463                                                   | 
|    multiplier/i_1_65/ZN      AND2_X1   Rise  1.2700 0.0300 0.0070 0.221453 0.869621 1.09107           1       100                    | 
|    multiplier/A_in_reg[15]/D DLH_X1    Rise  1.2700 0.0000 0.0070          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[15]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Fall  1.0010 0.0010 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Fall  1.0650 0.0640 0.0150 0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Fall  1.0650 0.0000 0.0150          1.44682                                     F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Rise  1.1180 0.0530 0.0500 0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Rise  1.1180 0.0000 0.0500          6.25843                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Fall  1.1640 0.0460 0.0300 35.7221  46.3184  82.0405           47      100      F    K        | 
|    multiplier/A_in_reg[15]/G       DLH_X1    Fall  1.1660 0.0020 0.0300          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1660 1.1660 | 
| library hold check                       |  0.0230 1.1890 | 
| data required time                       |  1.1890        | 
|                                          |                | 
| data arrival time                        |  1.2700        | 
| data required time                       | -1.1890        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0810        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[16]/D 
  
 Path Start Point : A_reg_reg[16] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[16] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.0000 1.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    i_0_1_125/B2              OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN              OAI21_X4  Rise  1.0570 0.0560 0.0110 3.9483   1.24879  5.19708           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A        CLKBUF_X3 Rise  1.0570 0.0000 0.0110          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z        CLKBUF_X3 Rise  1.1650 0.1080 0.0810 42.6231  57.2236  99.8467           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    A_reg_reg[16]/G           DLH_X1    Rise  1.1680 0.0030 0.0810          0.985498                                    F             | 
|    A_reg_reg[16]/Q           DLH_X1    Rise  1.2390 0.0710 0.0120 0.599082 2.38404  2.98312           2       100      F             | 
|    multiplier/A[16]                    Rise  1.2390 0.0000                                                                           | 
|    multiplier/i_1_66/A2      AND2_X1   Rise  1.2390 0.0000 0.0120          0.97463                                                   | 
|    multiplier/i_1_66/ZN      AND2_X1   Rise  1.2700 0.0310 0.0080 0.372903 0.869621 1.24252           1       100                    | 
|    multiplier/A_in_reg[16]/D DLH_X1    Rise  1.2700 0.0000 0.0080          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[16]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Fall  1.0010 0.0010 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Fall  1.0650 0.0640 0.0150 0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Fall  1.0650 0.0000 0.0150          1.44682                                     F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Rise  1.1180 0.0530 0.0500 0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Rise  1.1180 0.0000 0.0500          6.25843                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Fall  1.1640 0.0460 0.0300 35.7221  46.3184  82.0405           47      100      F    K        | 
|    multiplier/A_in_reg[16]/G       DLH_X1    Fall  1.1660 0.0020 0.0300          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1660 1.1660 | 
| library hold check                       |  0.0230 1.1890 | 
| data required time                       |  1.1890        | 
|                                          |                | 
| data arrival time                        |  1.2700        | 
| data required time                       | -1.1890        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0810        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[18]/D 
  
 Path Start Point : A_reg_reg[18] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[18] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.0000 1.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    i_0_1_125/B2              OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN              OAI21_X4  Rise  1.0570 0.0560 0.0110 3.9483   1.24879  5.19708           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A        CLKBUF_X3 Rise  1.0570 0.0000 0.0110          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z        CLKBUF_X3 Rise  1.1650 0.1080 0.0810 42.6231  57.2236  99.8467           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    A_reg_reg[18]/G           DLH_X1    Rise  1.1680 0.0030 0.0810          0.985498                                    F             | 
|    A_reg_reg[18]/Q           DLH_X1    Rise  1.2390 0.0710 0.0120 0.769285 2.23761  3.0069            2       100      F             | 
|    multiplier/A[18]                    Rise  1.2390 0.0000                                                                           | 
|    multiplier/i_1_68/A2      AND2_X1   Rise  1.2390 0.0000 0.0120          0.97463                                                   | 
|    multiplier/i_1_68/ZN      AND2_X1   Rise  1.2700 0.0310 0.0080 0.494415 0.869621 1.36404           1       100                    | 
|    multiplier/A_in_reg[18]/D DLH_X1    Rise  1.2700 0.0000 0.0080          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[18]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Fall  1.0010 0.0010 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Fall  1.0650 0.0640 0.0150 0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Fall  1.0650 0.0000 0.0150          1.44682                                     F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Rise  1.1180 0.0530 0.0500 0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Rise  1.1180 0.0000 0.0500          6.25843                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Fall  1.1640 0.0460 0.0300 35.7221  46.3184  82.0405           47      100      F    K        | 
|    multiplier/A_in_reg[18]/G       DLH_X1    Fall  1.1660 0.0020 0.0300          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1660 1.1660 | 
| library hold check                       |  0.0230 1.1890 | 
| data required time                       |  1.1890        | 
|                                          |                | 
| data arrival time                        |  1.2700        | 
| data required time                       | -1.1890        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0810        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[22]/D 
  
 Path Start Point : A_reg_reg[22] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[22] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.0000 1.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    i_0_1_125/B2              OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN              OAI21_X4  Rise  1.0570 0.0560 0.0110 3.9483   1.24879  5.19708           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A        CLKBUF_X3 Rise  1.0570 0.0000 0.0110          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z        CLKBUF_X3 Rise  1.1650 0.1080 0.0810 42.6231  57.2236  99.8467           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    A_reg_reg[22]/G           DLH_X1    Rise  1.1680 0.0030 0.0810          0.985498                                    F             | 
|    A_reg_reg[22]/Q           DLH_X1    Rise  1.2390 0.0710 0.0120 0.809724 2.23761  3.04734           2       100      F             | 
|    multiplier/A[22]                    Rise  1.2390 0.0000                                                                           | 
|    multiplier/i_1_72/A2      AND2_X1   Rise  1.2390 0.0000 0.0120          0.97463                                                   | 
|    multiplier/i_1_72/ZN      AND2_X1   Rise  1.2700 0.0310 0.0080 0.575484 0.869621 1.44511           1       100                    | 
|    multiplier/A_in_reg[22]/D DLH_X1    Rise  1.2700 0.0000 0.0080          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[22]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Fall  1.0010 0.0010 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Fall  1.0650 0.0640 0.0150 0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Fall  1.0650 0.0000 0.0150          1.44682                                     F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Rise  1.1180 0.0530 0.0500 0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Rise  1.1180 0.0000 0.0500          6.25843                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Fall  1.1640 0.0460 0.0300 35.7221  46.3184  82.0405           47      100      F    K        | 
|    multiplier/A_in_reg[22]/G       DLH_X1    Fall  1.1660 0.0020 0.0300          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1660 1.1660 | 
| library hold check                       |  0.0230 1.1890 | 
| data required time                       |  1.1890        | 
|                                          |                | 
| data arrival time                        |  1.2700        | 
| data required time                       | -1.1890        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0810        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[17]/D 
  
 Path Start Point : A_reg_reg[17] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[17] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.0000 1.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    i_0_1_125/B2              OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN              OAI21_X4  Rise  1.0570 0.0560 0.0110 3.9483   1.24879  5.19708           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A        CLKBUF_X3 Rise  1.0570 0.0000 0.0110          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z        CLKBUF_X3 Rise  1.1650 0.1080 0.0810 42.6231  57.2236  99.8467           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    A_reg_reg[17]/G           DLH_X1    Rise  1.1670 0.0020 0.0810          0.985498                                    F             | 
|    A_reg_reg[17]/Q           DLH_X1    Rise  1.2390 0.0720 0.0120 0.849112 2.34073  3.18984           2       100      F             | 
|    multiplier/A[17]                    Rise  1.2390 0.0000                                                                           | 
|    multiplier/i_1_67/A2      AND2_X1   Rise  1.2390 0.0000 0.0120          0.97463                                                   | 
|    multiplier/i_1_67/ZN      AND2_X1   Rise  1.2700 0.0310 0.0080 0.372213 0.869621 1.24183           1       100                    | 
|    multiplier/A_in_reg[17]/D DLH_X1    Rise  1.2700 0.0000 0.0080          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[17]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Fall  1.0010 0.0010 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Fall  1.0650 0.0640 0.0150 0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Fall  1.0650 0.0000 0.0150          1.44682                                     F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Rise  1.1180 0.0530 0.0500 0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Rise  1.1180 0.0000 0.0500          6.25843                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Fall  1.1640 0.0460 0.0300 35.7221  46.3184  82.0405           47      100      F    K        | 
|    multiplier/A_in_reg[17]/G       DLH_X1    Fall  1.1660 0.0020 0.0300          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1660 1.1660 | 
| library hold check                       |  0.0230 1.1890 | 
| data required time                       |  1.1890        | 
|                                          |                | 
| data arrival time                        |  1.2700        | 
| data required time                       | -1.1890        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0810        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[19]/D 
  
 Path Start Point : A_reg_reg[19] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[19] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.0000 1.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    i_0_1_125/B2              OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN              OAI21_X4  Rise  1.0570 0.0560 0.0110 3.9483   1.24879  5.19708           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A        CLKBUF_X3 Rise  1.0570 0.0000 0.0110          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z        CLKBUF_X3 Rise  1.1650 0.1080 0.0810 42.6231  57.2236  99.8467           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    A_reg_reg[19]/G           DLH_X1    Rise  1.1670 0.0020 0.0810          0.985498                                    F             | 
|    A_reg_reg[19]/Q           DLH_X1    Rise  1.2400 0.0730 0.0130 1.12764  2.44835  3.57599           2       100      F             | 
|    multiplier/A[19]                    Rise  1.2400 0.0000                                                                           | 
|    multiplier/i_1_69/A2      AND2_X1   Rise  1.2400 0.0000 0.0130          0.97463                                                   | 
|    multiplier/i_1_69/ZN      AND2_X1   Rise  1.2700 0.0300 0.0070 0.21532  0.869621 1.08494           1       100                    | 
|    multiplier/A_in_reg[19]/D DLH_X1    Rise  1.2700 0.0000 0.0070          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[19]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Fall  1.0010 0.0010 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Fall  1.0650 0.0640 0.0150 0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Fall  1.0650 0.0000 0.0150          1.44682                                     F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Rise  1.1180 0.0530 0.0500 0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Rise  1.1180 0.0000 0.0500          6.25843                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Fall  1.1640 0.0460 0.0300 35.7221  46.3184  82.0405           47      100      F    K        | 
|    multiplier/A_in_reg[19]/G       DLH_X1    Fall  1.1660 0.0020 0.0300          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1660 1.1660 | 
| library hold check                       |  0.0230 1.1890 | 
| data required time                       |  1.1890        | 
|                                          |                | 
| data arrival time                        |  1.2700        | 
| data required time                       | -1.1890        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0810        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[20]/D 
  
 Path Start Point : A_reg_reg[20] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[20] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.0000 1.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    i_0_1_125/B2              OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN              OAI21_X4  Rise  1.0570 0.0560 0.0110 3.9483   1.24879  5.19708           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A        CLKBUF_X3 Rise  1.0570 0.0000 0.0110          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z        CLKBUF_X3 Rise  1.1650 0.1080 0.0810 42.6231  57.2236  99.8467           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    A_reg_reg[20]/G           DLH_X1    Rise  1.1670 0.0020 0.0810          0.985498                                    F             | 
|    A_reg_reg[20]/Q           DLH_X1    Rise  1.2390 0.0720 0.0120 0.78073  2.38404  3.16477           2       100      F             | 
|    multiplier/A[20]                    Rise  1.2390 0.0000                                                                           | 
|    multiplier/i_1_70/A2      AND2_X1   Rise  1.2390 0.0000 0.0120          0.97463                                                   | 
|    multiplier/i_1_70/ZN      AND2_X1   Rise  1.2700 0.0310 0.0080 0.357553 0.869621 1.22717           1       100                    | 
|    multiplier/A_in_reg[20]/D DLH_X1    Rise  1.2700 0.0000 0.0080          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[20]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Fall  1.0010 0.0010 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Fall  1.0650 0.0640 0.0150 0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Fall  1.0650 0.0000 0.0150          1.44682                                     F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Rise  1.1180 0.0530 0.0500 0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Rise  1.1180 0.0000 0.0500          6.25843                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Fall  1.1640 0.0460 0.0300 35.7221  46.3184  82.0405           47      100      F    K        | 
|    multiplier/A_in_reg[20]/G       DLH_X1    Fall  1.1660 0.0020 0.0300          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1660 1.1660 | 
| library hold check                       |  0.0230 1.1890 | 
| data required time                       |  1.1890        | 
|                                          |                | 
| data arrival time                        |  1.2700        | 
| data required time                       | -1.1890        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0810        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[21]/D 
  
 Path Start Point : A_reg_reg[21] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[21] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Fall  1.0000 1.0000 0.1000 5.08113  7.86145  12.9426           3       100      c    K        | 
|    i_0_1_125/B2              OAI21_X4  Fall  1.0010 0.0010 0.1000          6.46305                                     F             | 
|    i_0_1_125/ZN              OAI21_X4  Rise  1.0570 0.0560 0.0110 3.9483   1.24879  5.19708           1       100      F    K        | 
|    CTS_L2_c_tid1_17/A        CLKBUF_X3 Rise  1.0570 0.0000 0.0110          1.42116                                     F             | 
|    CTS_L2_c_tid1_17/Z        CLKBUF_X3 Rise  1.1650 0.1080 0.0810 42.6231  57.2236  99.8467           64      100      F    K        | 
| Data Path:                                                                                                                           | 
|    A_reg_reg[21]/G           DLH_X1    Rise  1.1670 0.0020 0.0810          0.985498                                    F             | 
|    A_reg_reg[21]/Q           DLH_X1    Rise  1.2390 0.0720 0.0120 0.981063 2.34073  3.32179           2       100      F             | 
|    multiplier/A[21]                    Rise  1.2390 0.0000                                                                           | 
|    multiplier/i_1_71/A2      AND2_X1   Rise  1.2390 0.0000 0.0120          0.97463                                                   | 
|    multiplier/i_1_71/ZN      AND2_X1   Rise  1.2700 0.0310 0.0080 0.384263 0.869621 1.25388           1       100                    | 
|    multiplier/A_in_reg[21]/D DLH_X1    Rise  1.2700 0.0000 0.0080          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[21]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 5.08113  8.06009  13.1412           3       100      c    K        | 
|    multiplier/clk_CTS_1_PP_9                 Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid1_56/A   CLKBUF_X1 Fall  1.0010 0.0010 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid1_56/Z   CLKBUF_X1 Fall  1.0650 0.0640 0.0150 0.540785 3.39294  3.93373           2       100      F    K        | 
|    multiplier/i_1_49/B1            AOI21_X1  Fall  1.0650 0.0000 0.0150          1.44682                                     F             | 
|    multiplier/i_1_49/ZN            AOI21_X1  Rise  1.1180 0.0530 0.0500 0.191654 6.25843  6.45008           1       100      F    K        | 
|    multiplier/CTS_L3_remove_c41/A  INV_X4    Rise  1.1180 0.0000 0.0500          6.25843                                     F             | 
|    multiplier/CTS_L3_remove_c41/ZN INV_X4    Fall  1.1640 0.0460 0.0300 35.7221  46.3184  82.0405           47      100      F    K        | 
|    multiplier/A_in_reg[21]/G       DLH_X1    Fall  1.1660 0.0020 0.0300          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1660 1.1660 | 
| library hold check                       |  0.0230 1.1890 | 
| data required time                       |  1.1890        | 
|                                          |                | 
| data arrival time                        |  1.2700        | 
| data required time                       | -1.1890        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0810        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 445M, CVMEM - 1745M, PVMEM - 2263M)
