
---------- Begin Simulation Statistics ----------
final_tick                                87815697000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 274513                       # Simulator instruction rate (inst/s)
host_mem_usage                                 683060                       # Number of bytes of host memory used
host_op_rate                                   275052                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   364.28                       # Real time elapsed on the host
host_tick_rate                              241065834                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196370                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.087816                       # Number of seconds simulated
sim_ticks                                 87815697000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.618141                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095622                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103655                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81391                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728118                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                293                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             998                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              705                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478236                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65357                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196370                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.756314                       # CPI: cycles per instruction
system.cpu.discardedOps                        190829                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610577                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403315                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001630                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        42832238                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.569374                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        175631394                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531438     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693580     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950614     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196370                       # Class of committed instruction
system.cpu.tickCycles                       132799156                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       208306                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        420933                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          168                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       708501                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        12144                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1417752                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          12152                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  87815697000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              74399                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       159781                       # Transaction distribution
system.membus.trans_dist::CleanEvict            48504                       # Transaction distribution
system.membus.trans_dist::ReadExReq            138249                       # Transaction distribution
system.membus.trans_dist::ReadExResp           138249                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         74399                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       633581                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 633581                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     47670912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                47670912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            212648                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  212648    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              212648                       # Request fanout histogram
system.membus.respLayer1.occupancy         2007197000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1749251000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  87815697000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            420041                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       806356                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          304                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          121364                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           289210                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          289210                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           542                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       419499                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1388                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2125615                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2127003                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       108288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    173476352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              173584640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          219523                       # Total snoops (count)
system.tol2bus.snoopTraffic                  20451968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           928774                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.013273                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.114518                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 916454     98.67%     98.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  12312      1.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             928774                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2002634000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1771774995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1355000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  87815697000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  116                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               496482                       # number of demand (read+write) hits
system.l2.demand_hits::total                   496598                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 116                       # number of overall hits
system.l2.overall_hits::.cpu.data              496482                       # number of overall hits
system.l2.overall_hits::total                  496598                       # number of overall hits
system.l2.demand_misses::.cpu.inst                426                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             212227                       # number of demand (read+write) misses
system.l2.demand_misses::total                 212653                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               426                       # number of overall misses
system.l2.overall_misses::.cpu.data            212227                       # number of overall misses
system.l2.overall_misses::total                212653                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     37121000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  20354548000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20391669000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     37121000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  20354548000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20391669000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              542                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           708709                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               709251                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             542                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          708709                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              709251                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.785978                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.299456                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.299828                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.785978                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.299456                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.299828                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 87138.497653                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 95909.323507                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95891.753232                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 87138.497653                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 95909.323507                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95891.753232                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              159781                       # number of writebacks
system.l2.writebacks::total                    159781                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           426                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        212222                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            212648                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          426                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       212222                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           212648                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32861000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  18231978500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18264839500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32861000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  18231978500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18264839500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.785978                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.299449                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.299821                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.785978                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.299449                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.299821                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77138.497653                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 85909.936293                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85892.364377                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77138.497653                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 85909.936293                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85892.364377                       # average overall mshr miss latency
system.l2.replacements                         219523                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       646575                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           646575                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       646575                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       646575                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          291                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              291                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          291                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          291                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          915                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           915                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            150961                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                150961                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          138249                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              138249                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13514198500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13514198500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        289210                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            289210                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.478023                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.478023                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 97752.594955                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97752.594955                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       138249                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         138249                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  12131708500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12131708500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.478023                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.478023                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87752.594955                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87752.594955                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            116                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                116                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          426                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              426                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     37121000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     37121000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          542                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            542                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.785978                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.785978                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 87138.497653                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87138.497653                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          426                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          426                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32861000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32861000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.785978                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.785978                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77138.497653                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77138.497653                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        345521                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            345521                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        73978                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           73978                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6840349500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6840349500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       419499                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        419499                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.176348                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.176348                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 92464.644894                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92464.644894                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        73973                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        73973                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6100270000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6100270000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.176337                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.176337                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82466.170089                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82466.170089                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  87815697000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4019.866678                       # Cycle average of tags in use
system.l2.tags.total_refs                     1416664                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    223619                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.335168                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      72.314358                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        15.139233                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3932.413087                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.017655                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003696                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.960062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981413                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          134                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          358                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2417                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1178                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3058787                       # Number of tag accesses
system.l2.tags.data_accesses                  3058787                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  87815697000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          54528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       27164416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           27218944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        54528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         54528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     20451968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        20451968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             426                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          212222                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              212648                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       159781                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             159781                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            620937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         309334401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             309955337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       620937                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           620937                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      232896495                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            232896495                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      232896495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           620937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        309334401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            542851832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    319544.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       852.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    422192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006053528500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        18728                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        18729                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              792409                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             301163                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      212648                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     159781                       # Number of write requests accepted
system.mem_ctrls.readBursts                    425296                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   319562                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2252                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    18                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             27976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             27449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             25690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             27299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             25162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             27901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             27016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            24269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            23173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            25318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            26953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            24988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            26444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             21268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             20926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             18984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             20742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             21574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             18694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             20730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            18028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            17028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            18844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            20338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            18386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            19988                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9993947500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2115220000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17926022500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     23623.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42373.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   303528                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  216084                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.62                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                425296                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               319562                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  178414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  180154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   33130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   31329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  19166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  19182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  19142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  19225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  20646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  21731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  20300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  19111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  18731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       222933                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    213.166826                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   159.528974                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   239.598996                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        10976      4.92%      4.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       170812     76.62%     81.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        17354      7.78%     89.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3265      1.46%     90.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1895      0.85%     91.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1569      0.70%     92.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1023      0.46%     92.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          892      0.40%     93.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15147      6.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       222933                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        18729                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.587645                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.294246                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.259430                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          18494     98.75%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           87      0.46%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           88      0.47%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           14      0.07%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           28      0.15%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            3      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            6      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         18729                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        18728                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.060551                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.011011                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.329903                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10434     55.71%     55.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              261      1.39%     57.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6239     33.31%     90.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              273      1.46%     91.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1380      7.37%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               76      0.41%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               56      0.30%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         18728                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               27074816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  144128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                20448896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                27218944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             20451968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       308.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       232.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    309.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    232.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   87815676000                       # Total gap between requests
system.mem_ctrls.avgGap                     235791.72                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        54528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     27020288                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     20448896                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 620936.824085106375                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 307693145.110492050648                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 232861512.219165116549                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          852                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       424444                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       319562                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     28602500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  17897420000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2054659505750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33571.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42166.74                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6429611.49                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            764936760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            406546965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1471282680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          807753240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6931909920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      22505144700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      14769527040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        47657101305                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        542.694563                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  38144010500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2932280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  46739406500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            826890540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            439476180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1549251480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          860088960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6931909920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      22826758080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      14498694720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        47933069880                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        545.837151                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  37438730750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2932280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  47444686250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     87815697000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  87815697000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050664                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050664                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050664                       # number of overall hits
system.cpu.icache.overall_hits::total         8050664                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          542                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            542                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          542                       # number of overall misses
system.cpu.icache.overall_misses::total           542                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     39786000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39786000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     39786000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39786000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8051206                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8051206                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8051206                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8051206                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000067                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000067                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73405.904059                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73405.904059                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73405.904059                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73405.904059                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          304                       # number of writebacks
system.cpu.icache.writebacks::total               304                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          542                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          542                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          542                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          542                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     39244000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     39244000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     39244000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     39244000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72405.904059                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72405.904059                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72405.904059                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72405.904059                       # average overall mshr miss latency
system.cpu.icache.replacements                    304                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050664                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050664                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          542                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           542                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     39786000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39786000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8051206                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8051206                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73405.904059                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73405.904059                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          542                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          542                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     39244000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     39244000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72405.904059                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72405.904059                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  87815697000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           205.586309                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8051206                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               542                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14854.623616                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   205.586309                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.803072                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.803072                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          238                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16102954                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16102954                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  87815697000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87815697000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  87815697000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51333137                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51333137                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51333701                       # number of overall hits
system.cpu.dcache.overall_hits::total        51333701                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       740517                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         740517                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       748371                       # number of overall misses
system.cpu.dcache.overall_misses::total        748371                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  29485804000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  29485804000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  29485804000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  29485804000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52073654                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52073654                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52082072                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52082072                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014221                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014221                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014369                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014369                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 39817.862385                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39817.862385                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 39399.982094                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39399.982094                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       646575                       # number of writebacks
system.cpu.dcache.writebacks::total            646575                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        35763                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35763                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35763                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35763                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       704754                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       704754                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       708709                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       708709                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  26334287500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  26334287500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  26661606500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  26661606500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013534                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013534                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013608                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013608                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 37366.637862                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37366.637862                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 37619.963201                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37619.963201                       # average overall mshr miss latency
system.cpu.dcache.replacements                 708197                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40705414                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40705414                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       418161                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        418161                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  11342991000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11342991000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41123575                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41123575                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010168                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010168                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 27125.894093                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27125.894093                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2617                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2617                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       415544                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       415544                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  10794225000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  10794225000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010105                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010105                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 25976.130085                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25976.130085                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10627723                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10627723                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       322356                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       322356                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  18142813000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18142813000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029439                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029439                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56281.915026                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56281.915026                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        33146                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        33146                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       289210                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       289210                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  15540062500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15540062500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026412                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026412                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 53732.797967                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53732.797967                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          564                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           564                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7854                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7854                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.933001                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.933001                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    327319000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    327319000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469827                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469827                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 82760.809102                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 82760.809102                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  87815697000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.679261                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52042486                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            708709                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.432800                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.679261                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985702                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985702                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          158                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          225                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104873005                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104873005                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  87815697000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87815697000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
