
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1

# Written on Mon Aug 24 11:40:36 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                              Requested      Requested     Clock        Clock                     Clock
Level     Clock                              Frequency      Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------------------------------
0 -       Gbit_PHY_test_RGMII|I_phy1_rxc     1815.9 MHz     0.551         inferred     Autoconstr_clkgroup_0     20   
======================================================================================================================


Clock Load Summary
******************

                                   Clock     Source               Clock Pin                        Non-clock Pin     Non-clock Pin
Clock                              Load      Pin                  Seq Example                      Seq Example       Comb Example 
----------------------------------------------------------------------------------------------------------------------------------
Gbit_PHY_test_RGMII|I_phy1_rxc     20        I_phy1_rxc(port)     genblk2\[0\]\.U_IDDR_dq1.CLK     -                 -            
==================================================================================================================================
