
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 9.00

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: srca[33] (input port clocked by clk)
Endpoint: srca_alu[65] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 ^ input external delay
     1    0.02    0.00    0.00    4.00 ^ srca[33] (in)
                                         srca[33] (net)
                  0.00    0.00    4.00 ^ _634_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     1    0.00    0.04    0.10    4.10 ^ _634_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         net246 (net)
                  0.04    0.00    4.10 ^ output246/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.08    0.55    4.66 ^ output246/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         srca_alu[65] (net)
                  0.08    0.00    4.66 ^ srca_alu[65] (out)
                                  4.66   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -4.00   -4.00   output external delay
                                 -4.00   data required time
-----------------------------------------------------------------------------
                                 -4.00   data required time
                                 -4.66   data arrival time
-----------------------------------------------------------------------------
                                  8.66   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: vl[4] (input port clocked by clk)
Endpoint: srca_alu[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
     1    0.03    0.00    0.00    4.00 v vl[4] (in)
                                         vl[4] (net)
                  0.00    0.00    4.00 v input47/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
     3    0.09    0.15    0.21    4.21 v input47/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         net47 (net)
                  0.16    0.01    4.22 v _342_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
     6    0.25    0.31    0.43    4.65 v _342_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _072_ (net)
                  0.33    0.04    4.68 v _356_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     8    0.19    0.68    0.48    5.16 ^ _356_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _086_ (net)
                  0.68    0.00    5.16 ^ _374_/B1 (gf180mcu_fd_sc_mcu9t5v0__oai22_4)
     2    0.06    0.28    0.14    5.30 v _374_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_4)
                                         _102_ (net)
                  0.28    0.00    5.31 v _521_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi222_4)
     4    0.16    1.02    0.65    5.96 ^ _521_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi222_4)
                                         _206_ (net)
                  1.02    0.02    5.98 ^ _523_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.01    0.44    0.19    6.17 v _523_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         net181 (net)
                  0.44    0.00    6.17 v output181/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.83    7.00 v output181/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         srca_alu[14] (net)
                  0.15    0.00    7.00 v srca_alu[14] (out)
                                  7.00   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                         -4.00   16.00   output external delay
                                 16.00   data required time
-----------------------------------------------------------------------------
                                 16.00   data required time
                                 -7.00   data arrival time
-----------------------------------------------------------------------------
                                  9.00   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: vl[4] (input port clocked by clk)
Endpoint: srca_alu[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
     1    0.03    0.00    0.00    4.00 v vl[4] (in)
                                         vl[4] (net)
                  0.00    0.00    4.00 v input47/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
     3    0.09    0.15    0.21    4.21 v input47/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         net47 (net)
                  0.16    0.01    4.22 v _342_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
     6    0.25    0.31    0.43    4.65 v _342_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _072_ (net)
                  0.33    0.04    4.68 v _356_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     8    0.19    0.68    0.48    5.16 ^ _356_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _086_ (net)
                  0.68    0.00    5.16 ^ _374_/B1 (gf180mcu_fd_sc_mcu9t5v0__oai22_4)
     2    0.06    0.28    0.14    5.30 v _374_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_4)
                                         _102_ (net)
                  0.28    0.00    5.31 v _521_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi222_4)
     4    0.16    1.02    0.65    5.96 ^ _521_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi222_4)
                                         _206_ (net)
                  1.02    0.02    5.98 ^ _523_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.01    0.44    0.19    6.17 v _523_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         net181 (net)
                  0.44    0.00    6.17 v output181/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.83    7.00 v output181/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         srca_alu[14] (net)
                  0.15    0.00    7.00 v srca_alu[14] (out)
                                  7.00   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                         -4.00   16.00   output external delay
                                 16.00   data required time
-----------------------------------------------------------------------------
                                 16.00   data required time
                                 -7.00   data arrival time
-----------------------------------------------------------------------------
                                  9.00   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.4384504556655884

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5137

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.22981633245944977

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.2696000039577484

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8524

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
6.9984

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
9.0016

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
128.623685

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          4.55e-03   2.24e-03   2.38e-07   6.80e-03 100.0%
Clock                 -4.83e-08   0.00e+00   1.03e-06   9.81e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.55e-03   2.24e-03   1.27e-06   6.80e-03 100.0%
                          67.0%      33.0%       0.0%
