<profile>

<section name = "Vivado HLS Report for 'aes_process_1'" level="0">
<item name = "Date">Mon Dec 13 15:29:31 2021
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">AES-XTS</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.750, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">3223, 3769, 3223, 3769, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_aes_shift_rows_fu_193">aes_shift_rows, 31, 70, 31, 70, none</column>
<column name="grp_aes_mix_columns8_fu_200">aes_mix_columns8, 81, 81, 81, 81, none</column>
<column name="grp_aes_sequence_to_matr_fu_217">aes_sequence_to_matr, 169, 169, 169, 169, none</column>
<column name="grp_aes_get_round_key5_fu_227">aes_get_round_key5, 41, 41, 41, 41, none</column>
<column name="grp_aes_substitute_bytes_fu_238">aes_substitute_bytes, 57, 57, 57, 57, none</column>
<column name="grp_aes_add_round_key_fu_247">aes_add_round_key, 41, 41, 41, 41, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">2834, 3341, 218 ~ 257, -, -, 13, no</column>
<column name="- Loop 2">40, 40, 10, -, -, 4, no</column>
<column name=" + Loop 2.1">8, 8, 2, -, -, 4, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 126, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 798, 1598, -</column>
<column name="Memory">0, -, 64, 8, 0</column>
<column name="Multiplexer">-, -, -, 402, -</column>
<column name="Register">-, -, 76, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 4, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_aes_add_round_key_fu_247">aes_add_round_key, 0, 0, 23, 133, 0</column>
<column name="grp_aes_get_round_key5_fu_227">aes_get_round_key5, 0, 0, 39, 135, 0</column>
<column name="grp_aes_mix_columns8_fu_200">aes_mix_columns8, 0, 0, 128, 296, 0</column>
<column name="grp_aes_sequence_to_matr_fu_217">aes_sequence_to_matr, 0, 0, 115, 201, 0</column>
<column name="grp_aes_shift_rows_fu_193">aes_shift_rows, 0, 0, 467, 697, 0</column>
<column name="grp_aes_substitute_bytes_fu_238">aes_substitute_bytes, 0, 0, 26, 136, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="round_key_V_U">aes_process_1_roueOg, 0, 32, 4, 0, 16, 16, 1, 256</column>
<column name="state_matrix_V_U">aes_process_1_stadEe, 0, 32, 4, 0, 16, 16, 1, 256</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln180_fu_322_p2">+, 0, 0, 15, 6, 6</column>
<column name="add_ln24_fu_270_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln700_fu_337_p2">+, 0, 0, 15, 5, 1</column>
<column name="column_fu_282_p2">+, 0, 0, 12, 3, 1</column>
<column name="i_V_fu_288_p2">+, 0, 0, 15, 5, 3</column>
<column name="i_fu_259_p2">+, 0, 0, 13, 4, 1</column>
<column name="row_fu_304_p2">+, 0, 0, 12, 3, 1</column>
<column name="icmp_ln242_fu_276_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="icmp_ln244_fu_298_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="icmp_ln24_fu_253_p2">icmp, 0, 0, 9, 4, 3</column>
<column name="ap_block_state13_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_on_subcall_done">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">101, 21, 1, 21</column>
<column name="column_0_i_reg_160">9, 2, 3, 6</column>
<column name="expanded_key_V_ce0">9, 2, 1, 2</column>
<column name="grp_aes_get_round_key5_fu_227_round">21, 4, 7, 28</column>
<column name="i_0_reg_137">9, 2, 4, 8</column>
<column name="m_axi_text_V_ARVALID">9, 2, 1, 2</column>
<column name="m_axi_text_V_RREADY">9, 2, 1, 2</column>
<column name="p_04_0_i_reg_148">9, 2, 5, 10</column>
<column name="p_04_1_i_reg_171">9, 2, 5, 10</column>
<column name="phi_ln16_reg_126">9, 2, 4, 8</column>
<column name="round_key_V_address0">15, 3, 4, 12</column>
<column name="round_key_V_ce0">15, 3, 1, 3</column>
<column name="round_key_V_we0">9, 2, 1, 2</column>
<column name="row_0_i_reg_182">9, 2, 3, 6</column>
<column name="s_boxes_V_ce0">9, 2, 1, 2</column>
<column name="state_matrix_V_address0">38, 7, 4, 28</column>
<column name="state_matrix_V_ce0">38, 7, 1, 7</column>
<column name="state_matrix_V_ce1">9, 2, 1, 2</column>
<column name="state_matrix_V_d0">33, 6, 16, 96</column>
<column name="state_matrix_V_we0">33, 6, 1, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln24_reg_361">4, 0, 4, 0</column>
<column name="ap_CS_fsm">20, 0, 20, 0</column>
<column name="column_0_i_reg_160">3, 0, 3, 0</column>
<column name="column_reg_369">3, 0, 3, 0</column>
<column name="grp_aes_add_round_key_fu_247_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_aes_get_round_key5_fu_227_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_aes_mix_columns8_fu_200_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_aes_sequence_to_matr_fu_217_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_aes_shift_rows_fu_193_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_aes_substitute_bytes_fu_238_ap_start_reg">1, 0, 1, 0</column>
<column name="i_0_reg_137">4, 0, 4, 0</column>
<column name="i_V_reg_374">5, 0, 5, 0</column>
<column name="i_reg_351">4, 0, 4, 0</column>
<column name="p_04_0_i_reg_148">5, 0, 5, 0</column>
<column name="p_04_1_i_reg_171">5, 0, 5, 0</column>
<column name="phi_ln16_reg_126">4, 0, 4, 0</column>
<column name="row_0_i_reg_182">3, 0, 3, 0</column>
<column name="row_reg_387">3, 0, 3, 0</column>
<column name="zext_ln244_reg_379">3, 0, 6, 3</column>
<column name="zext_ln29_reg_356">4, 0, 7, 3</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, aes_process.1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, aes_process.1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, aes_process.1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, aes_process.1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, aes_process.1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, aes_process.1, return value</column>
<column name="m_axi_text_V_AWVALID">out, 1, m_axi, text_V, pointer</column>
<column name="m_axi_text_V_AWREADY">in, 1, m_axi, text_V, pointer</column>
<column name="m_axi_text_V_AWADDR">out, 32, m_axi, text_V, pointer</column>
<column name="m_axi_text_V_AWID">out, 1, m_axi, text_V, pointer</column>
<column name="m_axi_text_V_AWLEN">out, 32, m_axi, text_V, pointer</column>
<column name="m_axi_text_V_AWSIZE">out, 3, m_axi, text_V, pointer</column>
<column name="m_axi_text_V_AWBURST">out, 2, m_axi, text_V, pointer</column>
<column name="m_axi_text_V_AWLOCK">out, 2, m_axi, text_V, pointer</column>
<column name="m_axi_text_V_AWCACHE">out, 4, m_axi, text_V, pointer</column>
<column name="m_axi_text_V_AWPROT">out, 3, m_axi, text_V, pointer</column>
<column name="m_axi_text_V_AWQOS">out, 4, m_axi, text_V, pointer</column>
<column name="m_axi_text_V_AWREGION">out, 4, m_axi, text_V, pointer</column>
<column name="m_axi_text_V_AWUSER">out, 1, m_axi, text_V, pointer</column>
<column name="m_axi_text_V_WVALID">out, 1, m_axi, text_V, pointer</column>
<column name="m_axi_text_V_WREADY">in, 1, m_axi, text_V, pointer</column>
<column name="m_axi_text_V_WDATA">out, 16, m_axi, text_V, pointer</column>
<column name="m_axi_text_V_WSTRB">out, 2, m_axi, text_V, pointer</column>
<column name="m_axi_text_V_WLAST">out, 1, m_axi, text_V, pointer</column>
<column name="m_axi_text_V_WID">out, 1, m_axi, text_V, pointer</column>
<column name="m_axi_text_V_WUSER">out, 1, m_axi, text_V, pointer</column>
<column name="m_axi_text_V_ARVALID">out, 1, m_axi, text_V, pointer</column>
<column name="m_axi_text_V_ARREADY">in, 1, m_axi, text_V, pointer</column>
<column name="m_axi_text_V_ARADDR">out, 32, m_axi, text_V, pointer</column>
<column name="m_axi_text_V_ARID">out, 1, m_axi, text_V, pointer</column>
<column name="m_axi_text_V_ARLEN">out, 32, m_axi, text_V, pointer</column>
<column name="m_axi_text_V_ARSIZE">out, 3, m_axi, text_V, pointer</column>
<column name="m_axi_text_V_ARBURST">out, 2, m_axi, text_V, pointer</column>
<column name="m_axi_text_V_ARLOCK">out, 2, m_axi, text_V, pointer</column>
<column name="m_axi_text_V_ARCACHE">out, 4, m_axi, text_V, pointer</column>
<column name="m_axi_text_V_ARPROT">out, 3, m_axi, text_V, pointer</column>
<column name="m_axi_text_V_ARQOS">out, 4, m_axi, text_V, pointer</column>
<column name="m_axi_text_V_ARREGION">out, 4, m_axi, text_V, pointer</column>
<column name="m_axi_text_V_ARUSER">out, 1, m_axi, text_V, pointer</column>
<column name="m_axi_text_V_RVALID">in, 1, m_axi, text_V, pointer</column>
<column name="m_axi_text_V_RREADY">out, 1, m_axi, text_V, pointer</column>
<column name="m_axi_text_V_RDATA">in, 16, m_axi, text_V, pointer</column>
<column name="m_axi_text_V_RLAST">in, 1, m_axi, text_V, pointer</column>
<column name="m_axi_text_V_RID">in, 1, m_axi, text_V, pointer</column>
<column name="m_axi_text_V_RUSER">in, 1, m_axi, text_V, pointer</column>
<column name="m_axi_text_V_RRESP">in, 2, m_axi, text_V, pointer</column>
<column name="m_axi_text_V_BVALID">in, 1, m_axi, text_V, pointer</column>
<column name="m_axi_text_V_BREADY">out, 1, m_axi, text_V, pointer</column>
<column name="m_axi_text_V_BRESP">in, 2, m_axi, text_V, pointer</column>
<column name="m_axi_text_V_BID">in, 1, m_axi, text_V, pointer</column>
<column name="m_axi_text_V_BUSER">in, 1, m_axi, text_V, pointer</column>
<column name="text_V_offset">in, 31, ap_none, text_V_offset, scalar</column>
<column name="expanded_key_V_address0">out, 8, ap_memory, expanded_key_V, array</column>
<column name="expanded_key_V_ce0">out, 1, ap_memory, expanded_key_V, array</column>
<column name="expanded_key_V_q0">in, 16, ap_memory, expanded_key_V, array</column>
<column name="s_boxes_V_address0">out, 10, ap_memory, s_boxes_V, array</column>
<column name="s_boxes_V_ce0">out, 1, ap_memory, s_boxes_V, array</column>
<column name="s_boxes_V_q0">in, 8, ap_memory, s_boxes_V, array</column>
<column name="mix_column_constant_matrices_0_V_address0">out, 4, ap_memory, mix_column_constant_matrices_0_V, array</column>
<column name="mix_column_constant_matrices_0_V_ce0">out, 1, ap_memory, mix_column_constant_matrices_0_V, array</column>
<column name="mix_column_constant_matrices_0_V_q0">in, 6, ap_memory, mix_column_constant_matrices_0_V, array</column>
<column name="mix_column_constant_matrices_1_V_address0">out, 4, ap_memory, mix_column_constant_matrices_1_V, array</column>
<column name="mix_column_constant_matrices_1_V_ce0">out, 1, ap_memory, mix_column_constant_matrices_1_V, array</column>
<column name="mix_column_constant_matrices_1_V_q0">in, 6, ap_memory, mix_column_constant_matrices_1_V, array</column>
<column name="mix_column_constant_matrices_2_V_address0">out, 4, ap_memory, mix_column_constant_matrices_2_V, array</column>
<column name="mix_column_constant_matrices_2_V_ce0">out, 1, ap_memory, mix_column_constant_matrices_2_V, array</column>
<column name="mix_column_constant_matrices_2_V_q0">in, 6, ap_memory, mix_column_constant_matrices_2_V, array</column>
<column name="mix_column_constant_matrices_3_V_address0">out, 4, ap_memory, mix_column_constant_matrices_3_V, array</column>
<column name="mix_column_constant_matrices_3_V_ce0">out, 1, ap_memory, mix_column_constant_matrices_3_V, array</column>
<column name="mix_column_constant_matrices_3_V_q0">in, 6, ap_memory, mix_column_constant_matrices_3_V, array</column>
<column name="multiplication_V_address0">out, 12, ap_memory, multiplication_V, array</column>
<column name="multiplication_V_ce0">out, 1, ap_memory, multiplication_V, array</column>
<column name="multiplication_V_q0">in, 8, ap_memory, multiplication_V, array</column>
<column name="multiplication_V_address1">out, 12, ap_memory, multiplication_V, array</column>
<column name="multiplication_V_ce1">out, 1, ap_memory, multiplication_V, array</column>
<column name="multiplication_V_q1">in, 8, ap_memory, multiplication_V, array</column>
<column name="sequence_out_V_address0">out, 4, ap_memory, sequence_out_V, array</column>
<column name="sequence_out_V_ce0">out, 1, ap_memory, sequence_out_V, array</column>
<column name="sequence_out_V_we0">out, 1, ap_memory, sequence_out_V, array</column>
<column name="sequence_out_V_d0">out, 16, ap_memory, sequence_out_V, array</column>
</table>
</item>
</section>
</profile>
