/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [14:0] _02_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [9:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [8:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_20z;
  wire [8:0] celloutsig_0_21z;
  wire [15:0] celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire [14:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [12:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_11z;
  wire [9:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_16z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  reg [10:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = !(celloutsig_0_2z ? celloutsig_0_2z : _01_);
  assign celloutsig_0_11z = !(celloutsig_0_5z ? _00_ : _01_);
  assign celloutsig_1_2z = !(in_data[150] ? celloutsig_1_1z[1] : in_data[144]);
  assign celloutsig_0_2z = !(_01_ ? in_data[60] : _00_);
  assign celloutsig_1_14z = ~(celloutsig_1_6z ^ celloutsig_1_4z[1]);
  assign celloutsig_1_7z = ~(in_data[157] ^ celloutsig_1_2z);
  assign celloutsig_0_3z = { in_data[63:59], celloutsig_0_2z, celloutsig_0_2z, _02_[7:6], _00_, _02_[4:1], _01_ } + { in_data[20:17], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, _02_[7:6], _00_, _02_[4:1], _01_ };
  assign celloutsig_1_5z = { celloutsig_1_3z[1:0], celloutsig_1_4z } + { celloutsig_1_1z[1:0], celloutsig_1_4z };
  reg [7:0] _11_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _11_ <= 8'h00;
    else _11_ <= in_data[32:25];
  assign { _02_[7:6], _00_, _02_[4:1], _01_ } = _11_;
  assign celloutsig_0_15z = { celloutsig_0_7z, _02_[7:6], _00_, _02_[4:1], _01_ } % { 1'h1, celloutsig_0_12z[7:2], celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_1_12z = { celloutsig_1_3z[5:2], celloutsig_1_2z, celloutsig_1_11z } * { celloutsig_1_8z[7:5], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_18z = celloutsig_1_0z[4:1] * celloutsig_1_16z;
  assign celloutsig_1_3z = { celloutsig_1_1z[1], celloutsig_1_2z, celloutsig_1_0z } * { in_data[106:104], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_6z = - celloutsig_0_3z[14:8];
  assign celloutsig_0_10z = - { _02_[6], _00_, _02_[4:2] };
  assign celloutsig_0_21z = - { celloutsig_0_6z[6:1], celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_17z };
  assign celloutsig_0_22z = - { celloutsig_0_3z[14:6], celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_0z };
  assign celloutsig_1_0z = - in_data[168:163];
  assign celloutsig_0_0z = in_data[75:55] !== in_data[39:19];
  assign celloutsig_0_7z = { celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z } !== { in_data[14], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_1_19z = celloutsig_1_8z[10] & celloutsig_1_5z[4];
  assign celloutsig_0_5z = celloutsig_0_0z & celloutsig_0_3z[14];
  assign celloutsig_0_13z = celloutsig_0_5z & celloutsig_0_9z[8];
  assign celloutsig_0_17z = celloutsig_0_0z & celloutsig_0_10z[3];
  assign celloutsig_0_20z = celloutsig_0_15z[3] & celloutsig_0_0z;
  assign celloutsig_1_6z = celloutsig_1_5z[1] & celloutsig_1_4z[2];
  assign celloutsig_1_11z = { celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_6z } >> celloutsig_1_0z[4:0];
  assign celloutsig_1_16z = { celloutsig_1_12z[3:1], celloutsig_1_14z } >> { celloutsig_1_11z[4:2], celloutsig_1_6z };
  assign celloutsig_1_4z = in_data[117:114] >> { celloutsig_1_0z[3], celloutsig_1_1z };
  assign celloutsig_0_9z = celloutsig_0_3z[14:2] << { in_data[31:27], _02_[7:6], _00_, _02_[4:1], _01_ };
  assign celloutsig_0_12z = celloutsig_0_3z[14:5] - { celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_2z };
  always_latch
    if (clkin_data[32]) celloutsig_1_1z = 3'h0;
    else if (!clkin_data[64]) celloutsig_1_1z = in_data[103:101];
  always_latch
    if (clkin_data[32]) celloutsig_1_8z = 11'h000;
    else if (!clkin_data[64]) celloutsig_1_8z = { celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_7z };
  assign { _02_[14:8], _02_[5], _02_[0] } = { in_data[63:59], celloutsig_0_2z, celloutsig_0_2z, _00_, _01_ };
  assign { out_data[131:128], out_data[96], out_data[40:32], out_data[15:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
