<h1 id="id-2019-06-16Progress:-Highlights:"><style>[data-colorid=cv5i54ui7f]{color:#808080} html[data-color-mode=dark] [data-colorid=cv5i54ui7f]{color:#7f7f7f}</style><em><strong><span class="legacy-color-text-blue4"><u>Highlights:</u></span></strong></em></h1><ol><li>Nightly and Weekly regressions tune-up is ongoing...<strong>&nbsp;<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16160836/All+Regressions+Schedule" data-linked-resource-id="16160836" data-linked-resource-version="8" data-linked-resource-type="page">All Regressions Schedule:</a>&nbsp;</strong><strong><br /></strong></li><li>Sync-up with Allan on TACHL-71 to remove hacks from &quot;runsim&quot; script for new VERILATOR &amp; RTL only compile flow.</li><li>Continued &quot;top_apb_apb&quot; configurations with different parameters values... found 1 new bugs.</li><li>Started bring-up of new &quot;<strong>VC buffered switch&quot;.</strong>.. found the very first bug.</li><li>Continued on CTL layer splitting feature... Found 3 new bugs.</li><li>Finished bring-up CTL_layer 1x4 testbench configuration (to verify striping feature).</li><li>Finished working on IPXACT &amp; RAL integration flow into Symphony simulation environment.<ol><li><strong>Waiting on top_atp RTL_TOP from design team</strong>.</li></ol></li><li>Symphony <span class="legacy-color-text-default"><strong>RTL only bugs</strong> s</span>tatistics in last week: <strong>Created=6 (&nbsp;<span class="legacy-color-text-pink2"><span data-colorid="cv5i54ui7f">APB_ATU=1, VC_Buffer=1, CTL_layer=3, SMI_interface=1&nbsp;</span></span>)</strong><strong>, Resolved=3, Updated=8.</strong></li><li>Symphony&nbsp;<strong>RTL+DV&nbsp;bugs</strong>&nbsp;statistics in last week:&nbsp;<strong>Created=8, Resolved=4, Updated=12.</strong>&nbsp;Details at <a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=12000" rel="nofollow">https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=12000</a></li><li>Symphony nightly regression passing rate are now 91% (<strong>drop due to AXI_ATU and CTL failures</strong>).</li><li>Reminder: We need regular Symphony parameters entry sync-up between Maestro and Symphony architecture teams.</li><li>Heads Up:&nbsp;
    

            

    <span class="aui-message aui-message-warning jim-error-message jim-error-message-single">
        <span class="icon-in-pdf" />
                            Unable to locate Jira server for this macro. It may be due to Application Link configuration.
            </span>
&nbsp;can cause SMI interface changes which may result in additional weeks of changes RTL_TOP and DV env.&nbsp;</li><li>Presentations for Symphony launch on June 13th 2019.</li><li>Sync-up meetings with Robin and Sarah on SGE setup to add slots for FlexNoC.</li><li>Sync-up meeting with Ken, Bhavya &amp; John on Symphony TCL APIs.</li><li>Sync-up meeting on Symphony CSR flow with Maestro and Ncore teams.</li><li>Symphony DV candidate Aniq accepted the offer to join in July 2019.&nbsp;</li><li>Reminder about new SGE setup to utilize our licenses efficiently.</li><li><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16163381/licenses.jpg?api=v2" /></span></li></ol><h1 id="id-2019-06-16Progress:-Details:"><em><strong><span class="legacy-color-text-blue4"><u>Details:</u></span></strong></em></h1><h2 style="margin-left: 30.0px;" id="id-2019-06-16Progress:-Blocker/CriticalIssues:Livelink>>>ClickHere:"><u><strong>Blocker / Critical Issues: Live link &gt;&gt;&gt; <a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11812" rel="nofollow">Click Here</a></strong></u>:</h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16163381/blockers.jpg?api=v2" /></span></p><h2 style="margin-left: 30.0px;" id="id-2019-06-16Progress:-BugsStatistics:Livelink>>>ClickHere:"><u><strong>Bugs Statistics : Live link &gt;&gt;&gt; <a class="external-link" href="https://confluence.arteris.com/pages/viewpage.action?pageId=10390927" rel="nofollow">Click Here:</a></strong></u></h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16163381/bugs_table.jpg?api=v2" /></span></p><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16163381/bugs_trend.jpg?api=v2" /></span></p><p style="margin-left: 60.0px;">&nbsp;</p><h2 style="margin-left: 30.0px;" id="id-2019-06-16Progress:-Symphonyregressiontrendanddetails:Livelink>>>ClickHere:"><strong><u>Symphony regression trend and details: Live link &gt;&gt;&gt;&nbsp;<a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/" rel="nofollow">Click Here:</a></u></strong></h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16163381/regr.jpg?api=v2" /></span></p><p style="margin-left: 60.0px;">&nbsp;</p><h2 style="margin-left: 30.0px;" id="id-2019-06-16Progress:-LegatoTACHLCoverageDetails:Livelink>>>ClickHere:"><strong><u>Legato TACHL Coverage Details: Live link &gt;&gt;&gt;&nbsp;<a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/index_tachl.html" rel="nofollow">Click Here:</a></u></strong></h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16163381/tachl_cov.jpg?api=v2" /></span></p><h2 style="margin-left: 30.0px;" id="id-2019-06-16Progress:-FunctionalVerification:"><u><strong>Functional Verification:</strong></u></h2><ul><li style="list-style-type: none;background-image: none;"><ul><li><p>Added 1xN support to CTL VIP.&nbsp;</p></li><li><p>Debugging malformed SPLIT_WRAP transactions</p></li><li><p>SYM-1087: change testbench to more consistently use bytes everywhere.</p></li><li><p>Created tb json for new sym smi vc buffered switch fabric.</p><ul><li><p>Config passes when we customizes traffic to flow from nth initiator to nth target.</p></li><li><p>But fails when sending valid target_ids to random targets. JIRA ticket : <a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-1090" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-1090</a></p></li><li><p>Removed support for json param &ldquo;route_map&rdquo;, redundant param floating from legacy times.</p></li></ul></li><li><p>Added support in SMI vip for wSmiSteer signal and routing using targetId + Steer bits.</p></li><li><p>Today was occupied in meetings, started looking into the jira bug filed by Jason for new runsim flow</p></li><li><p>Debug regression failures.&nbsp;</p></li><li><p>Migration AXI* configs into new interface format -&nbsp;<strong>Ongoing</strong>(1010)</p></li><li><p>Checked in below configs in top_axi_axi_ni env:</p><ul><li>top_axi_atu</li><li>top_axi_atu1x2</li><li>top_axi_atu2x2</li><li>top_axi_atu2x2_rdi</li><li>top_axi_atu2x2_asyncadp</li><li>top_axi_atu2x2_clkadp</li><li>top_axi_atu_ring3x3</li><li>top_axi_atu_8x8</li><li>top_axi_atu_8x8_noI</li><li>top_11x8</li><li>top_axi_atu_mesh16x16</li><li>top_axi_atu_ring16x16</li><li>top_axi_multi_width_cfg1</li><li>top_axi_multi_clk_width</li></ul></li><li>JIRA :</li></ul></li></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li style="list-style-type: none;background-image: none;"><ul><li>1080 - Debug RTL issue, resolved.</li><li>1051 - Debug &nbsp;RTL/TB issue.</li><li>1023 - Debug &nbsp;RTL/TB issue.</li><li>1010 - Debug RTL/TB issue.</li><li>1048 - TB changes/cleanup&nbsp;for RAL integration &ndash; done.</li><li>1085 &ndash; <a class="external-link" href="http://tb_wrapper.sv" rel="nofollow">tb_wrapper.sv</a> debug/fix issue</li><li>1084 &ndash; Debug RTL issue</li><li>1010 &ndash; top_axi_atu2x2_asyncadp migrate to new interface</li><li>1088 &ndash; migrate apb_uvc_test to new interface</li><li>1089 &ndash; migrate atp_uvc_test to new interface</li><li>1091 &ndash; migrate axi4_uvc_test to new interface</li></ul></li></ul></li></ul><p>&nbsp;</p><p style="margin-left: 30.0px;"><u><strong style="font-size: 20.0px;">Formal Verification</strong>:</u></p><ul><li style="list-style-type: none;background-image: none;"><ul><li><p>No progress this week.</p></li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-06-16Progress:-ToolDevelopment&amp;Support:"><u><strong>Tool Development &amp; Support</strong>:</u></h2><ul><li style="list-style-type: none;background-image: none;"><ul><li><p>Runsim Q/A and support.</p></li><li><p><span class="legacy-color-text-default">Monitoring issues with nightly regressions.</span></p></li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-06-16Progress:-Miscellaneousitems:"><u><strong>Miscellaneous items</strong></u>:</h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>Presentations for Symphony launch on June 13th 2019.</li><li>Sync-up meetings with Robin and Sarah on SGE setup to add slots for FlexNoC.</li><li>Sync-up meeting with Ken, Bhavya &amp; John on Symphony TCL APIs.</li><li>Sync-up meeting on Symphony CSR flow with Maestro and Ncore teams.</li><li>Symphony DV candidate Aniq accepted the offer to join in July 2019.&nbsp;</li><li>Interview DV candidate for Ncore team.</li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-06-16Progress:-Travel/Vacation:"><strong><u>Travel / Vacation</u></strong>:</h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>Andrew &ndash; PTO: 7/3.</li><li>Saad&nbsp;&ndash; PTO: Two weeks in August 2019 (dates are not confirmed yet)</li><li>Chandra&nbsp;&ndash; PTO: 6/12 to 6/18.</li><li>Chandra&nbsp;&ndash; Working from India: 6/19 till VISA done.</li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-06-16Progress:-LegatoDeliveryStatus:"><u><strong>Legato Delivery Status:</strong></u></h2><p style="margin-left: 30.0px;"><u><strong><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" src="https://arterisip.atlassian.net/wiki/download/attachments/16163381/legato_status.jpg?api=v2" /></span><br /></strong></u></p>