
---------- Begin Simulation Statistics ----------
final_tick                               158075508000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 165790                       # Simulator instruction rate (inst/s)
host_mem_usage                                 693724                       # Number of bytes of host memory used
host_op_rate                                   166115                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   603.17                       # Real time elapsed on the host
host_tick_rate                              262073100                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.158076                       # Number of seconds simulated
sim_ticks                                158075508000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.615962                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095619                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103698                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81389                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728146                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             999                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              707                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478272                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65360                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.580755                       # CPI: cycles per instruction
system.cpu.discardedOps                        190807                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610637                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403336                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001629                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        25734450                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.632609                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        158075508                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132341058                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        76483                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        186018                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          111                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       627937                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          329                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1256757                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            329                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 158075508000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              29912                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        48522                       # Transaction distribution
system.membus.trans_dist::CleanEvict            27950                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79634                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79634                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         29912                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       295564                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 295564                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20232704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20232704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            109546                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  109546    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              109546                       # Request fanout histogram
system.membus.respLayer1.occupancy         1022173250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           574194000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 158075508000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            352724                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       643333                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           53                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           61351                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           276097                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          276096                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           425                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       352299                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          903                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1884674                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1885577                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        61184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    156570368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              156631552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           76801                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6210816                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           705622                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000625                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.024992                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 705181     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    441      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             705622                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3636213000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3141979995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2125000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 158075508000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   21                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               519249                       # number of demand (read+write) hits
system.l2.demand_hits::total                   519270                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  21                       # number of overall hits
system.l2.overall_hits::.cpu.data              519249                       # number of overall hits
system.l2.overall_hits::total                  519270                       # number of overall hits
system.l2.demand_misses::.cpu.inst                404                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             109147                       # number of demand (read+write) misses
system.l2.demand_misses::total                 109551                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               404                       # number of overall misses
system.l2.overall_misses::.cpu.data            109147                       # number of overall misses
system.l2.overall_misses::total                109551                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     42771000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11894973000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11937744000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     42771000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11894973000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11937744000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              425                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           628396                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               628821                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             425                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          628396                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              628821                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.950588                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.173691                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.174217                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.950588                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.173691                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.174217                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 105868.811881                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 108981.217990                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108969.740121                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 105868.811881                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 108981.217990                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108969.740121                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               48522                       # number of writebacks
system.l2.writebacks::total                     48522                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           404                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        109142                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            109546                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          404                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       109142                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           109546                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     34691000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9711695000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9746386000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     34691000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9711695000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9746386000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.950588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.173683                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.174209                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.950588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.173683                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.174209                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 85868.811881                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 88982.197504                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88970.715499                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 85868.811881                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 88982.197504                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88970.715499                       # average overall mshr miss latency
system.l2.replacements                          76801                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       594811                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           594811                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       594811                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       594811                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           49                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               49                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           49                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           49                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            196463                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                196463                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           79634                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79634                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   8850731000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8850731000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        276097                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            276097                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.288428                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.288428                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 111142.614963                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111142.614963                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        79634                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79634                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7258051000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7258051000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.288428                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.288428                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 91142.614963                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91142.614963                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             21                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 21                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          404                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              404                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     42771000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     42771000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          425                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            425                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.950588                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.950588                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 105868.811881                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 105868.811881                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          404                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          404                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34691000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34691000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.950588                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.950588                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 85868.811881                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85868.811881                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        322786                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            322786                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        29513                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           29513                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3044242000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3044242000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       352299                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        352299                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.083773                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.083773                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103149.188493                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103149.188493                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        29508                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        29508                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2453644000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2453644000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.083758                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.083758                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83151.823234                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83151.823234                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 158075508000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31956.954293                       # Cycle average of tags in use
system.l2.tags.total_refs                     1256641                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    109569                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.468947                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      15.568347                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        63.411508                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31877.974438                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000475                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001935                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.972839                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975249                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          373                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32364                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5136153                       # Number of tag accesses
system.l2.tags.data_accesses                  5136153                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 158075508000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       13970176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14021888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6210816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6210816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             404                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          109142                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              109546                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        48522                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              48522                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            327135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          88376600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              88703735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       327135                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           327135                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       39290185                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             39290185                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       39290185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           327135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         88376600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            127993920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     97044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       808.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    218253.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.024651174500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5889                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5889                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              408759                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              91227                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      109546                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      48522                       # Number of write requests accepted
system.mem_ctrls.readBursts                    219092                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    97044                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     31                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6100                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.57                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3577749000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1095305000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7685142750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16332.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35082.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   183576                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   84550                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.13                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                219092                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                97044                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   94979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  104305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   14547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        47954                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    421.841598                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   270.840379                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   388.496435                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1161      2.42%      2.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        25080     52.30%     54.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3525      7.35%     62.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2417      5.04%     67.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          814      1.70%     68.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          998      2.08%     70.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          793      1.65%     72.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          807      1.68%     74.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12359     25.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        47954                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5889                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.196977                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.890921                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    126.187164                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          5874     99.75%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           13      0.22%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5889                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5889                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.474953                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.450883                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.924140                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4504     76.48%     76.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              120      2.04%     78.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1218     20.68%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      0.10%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               21      0.36%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               17      0.29%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5889                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14019904                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6209344                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14021888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6210816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        88.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        39.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     88.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     39.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  158074352000                       # Total gap between requests
system.mem_ctrls.avgGap                    1000040.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        51712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     13968192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6209344                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 327134.801932757371                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 88364049.413651093841                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 39280873.289997585118                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          808                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       218284                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        97044                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     25559250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   7659583500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3671293660500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31632.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35089.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  37831227.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            171452820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             91121745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           782793900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          253123020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12477806640.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      21843627210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      42306361920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        77926287255                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        492.968761                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 109742149250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5278260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  43055098750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            170953020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             90863685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           781301640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          253326600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12477806640.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      21604692330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      42507570240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        77886514155                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        492.717152                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 110266435750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5278260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  42530812250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    158075508000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 158075508000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050743                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050743                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050743                       # number of overall hits
system.cpu.icache.overall_hits::total         8050743                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          425                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            425                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          425                       # number of overall misses
system.cpu.icache.overall_misses::total           425                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     45391000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     45391000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     45391000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     45391000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8051168                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8051168                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8051168                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8051168                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000053                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000053                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000053                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000053                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 106802.352941                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 106802.352941                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 106802.352941                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 106802.352941                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           53                       # number of writebacks
system.cpu.icache.writebacks::total                53                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          425                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          425                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          425                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          425                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     44541000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     44541000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     44541000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     44541000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000053                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000053                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000053                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000053                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 104802.352941                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 104802.352941                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 104802.352941                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 104802.352941                       # average overall mshr miss latency
system.cpu.icache.replacements                     53                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050743                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050743                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          425                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           425                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     45391000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     45391000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8051168                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8051168                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000053                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000053                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 106802.352941                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 106802.352941                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          425                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          425                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     44541000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     44541000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 104802.352941                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 104802.352941                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 158075508000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           312.875760                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8051168                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               425                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          18943.924706                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   312.875760                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.611085                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.611085                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          372                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          372                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          32205097                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         32205097                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 158075508000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 158075508000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 158075508000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51399412                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51399412                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51400011                       # number of overall hits
system.cpu.dcache.overall_hits::total        51400011                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       655476                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         655476                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       663296                       # number of overall misses
system.cpu.dcache.overall_misses::total        663296                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  28552141000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  28552141000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  28552141000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  28552141000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52054888                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52054888                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52063307                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52063307                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012592                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012592                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012740                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012740                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43559.399581                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43559.399581                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43045.851324                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43045.851324                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       594811                       # number of writebacks
system.cpu.dcache.writebacks::total            594811                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        31035                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        31035                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        31035                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        31035                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       624441                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       624441                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       628396                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       628396                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24389342000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24389342000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  24746104000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24746104000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011996                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011996                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012070                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012070                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 39057.880568                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39057.880568                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 39379.792360                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39379.792360                       # average overall mshr miss latency
system.cpu.dcache.replacements                 627883                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40754598                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40754598                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       350198                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        350198                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  11396447000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11396447000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41104796                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41104796                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008520                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008520                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 32542.867178                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32542.867178                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1854                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1854                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       348344                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       348344                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  10580913000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  10580913000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008475                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008475                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30374.896654                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30374.896654                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10644814                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10644814                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       305278                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       305278                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  17155694000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  17155694000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027879                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027879                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56196.954907                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56196.954907                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        29181                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        29181                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       276097                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       276097                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13808429000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13808429000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025214                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025214                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 50012.962836                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50012.962836                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          599                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           599                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7820                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7820                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.928851                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.928851                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    356762000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    356762000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 90205.309735                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 90205.309735                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 158075508000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           506.797023                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52028482                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            628395                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             82.795824                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   506.797023                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989838                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989838                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          171                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          199                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          141                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         208881927                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        208881927                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 158075508000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 158075508000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
