Running sch2hdl...
Command Line: sch2hdl -batch /home/user/workspace/melexis_mlx90641/sch2HdlBatchFile
Release 14.7 - sch2hdl P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry - Bus "mulfpa(31:0)" is connected to too many source pins
   and/or I/O markers.
WARNING:DesignEntry - Bus "mulfpb(31:0)" is connected to too many source pins
   and/or I/O markers.
WARNING:DesignEntry - Bus "addfpa(31:0)" is connected to too many source pins
   and/or I/O markers.
WARNING:DesignEntry - Bus "addfpb(31:0)" is connected to too many source pins
   and/or I/O markers.
WARNING:DesignEntry - Bus "mulfpa(31:0)" is connected to too many source pins
   and/or I/O markers.
WARNING:DesignEntry - BusDRC Check "CalculatePixOS.sch" schematic completed: No Error found.
Vhdl netlist file "CalculatePixOS.vhf" generated.
DRC Check "CalculatePixOSCpSp.sch" schematic completed: No Error found.
Vhdl netlist file "CalculatePixOSCpSp.vhf" generated.
 "mulfpb(31:0)" is connected to too many source pins
   and/or I/O markers.
WARNING:DesignEntry - Bus "addfpa(31:0)" is connected to too many source pins
   and/or I/O markers.
WARNING:DesignEntry - Bus "addfpb(31:0)" is connected to too many source pins
   and/or I/O markers.
DRC Check "CalculatePixOS.sch" schematic completed: No Error found.
Vhdl netlist file "CalculatePixOS.vhf" generated.
DRC Check "CalculatePixOSCpSp.sch" schematic completed: No Error found.
Vhdl netlist file "CalculatePixOSCpSp.vhf" generated.
WARNING:ProjectMgmt - File /home/user/workspace/melexis_mlx90641/tb_mem_switchpattern_isim_beh.wdb is missing.
WARNING:ProjectMgmt - File /home/user/workspace/melexis_mlx90641/test1_vhdl.prj is missing.

Started : "Simulate Behavioral Model".

Determining files marked for global include in the design...
Running fuse...
Command Line: fuse -intstyle ise -incremental -lib secureip -o /home/user/workspace/melexis_mlx90641/tb_test1_isim_beh.exe -prj /home/user/workspace/melexis_mlx90641/tb_test1_beh.prj work.tb_test1 {}
Running: /home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/user/workspace/melexis_mlx90641/tb_test1_isim_beh.exe -prj /home/user/workspace/melexis_mlx90641/tb_test1_beh.prj work.tb_test1 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/ipcore_dir/subfp.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/ipcore_dir/mulfp.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/ipcore_dir/divfp.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/ipcore_dir/sqrtfp2.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/ipcore_dir/float2fixed.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/ipcore_dir/fixed2float.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/ipcore_dir/addfp.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/ipcore_dir/tb_i2c_mem.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/ipcore_dir/dualmem.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/p_fphdl_package3.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/rom_unsigned4bit_2powx8.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/rom_unsigned4bit_2powx.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/rom_unsigned4bit.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/rom_signed8bit.vhf" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/rom_signed6bit.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/rom_signed4bit.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/rom_signed3bit.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/mux_addr.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/ExtractVDDParameters_process_p0.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/ExtractTGCParameter_process_p0.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/ExtractOffsetParameters_process_p0.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/ExtractKvParameters_process_p1.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/ExtractKvParameters_process_p0.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/ExtractKtaParameters_process_p1.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/ExtractKtaParameters_process_p0.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/ExtractKsToScaleParameter_process_p0.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/ExtractKsTaParameter_process_p0.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/colrow_even.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/CalculatePixGain_process_p0.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/CalculateKGain_process_p0.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/rom_switchpattern_pos.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/rom_switchpattern_neg.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/rom_signed10bit.vhf" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/rom_cpp12p0_ratio.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/rom_alphascalepow27.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/rom_alphascale.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/mux4x1.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/mux3x1a.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/mux3x1.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/mux2x1.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/mem_switchpattern.vhf" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/ExtractVDDParameters.vhf" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/ExtractTGCParameter.vhf" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/ExtractOffsetParameters.vhf" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/ExtractKvPTATParameter.vhf" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/ExtractKvParameters.vhf" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/ExtractKtPTATParameter.vhf" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/ExtractKtaParameters.vhf" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/ExtractKsToScaleParameter.vhf" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/ExtractKsTaParameters.vhf" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/ExtractAlphaPTATParameter.vhf" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/ExtractAlphaParameters_process_p0.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/CalculateVirCompensated_process_p0.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/CalculateVDD_process_p0.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/CalculateVDD_pow2_2bit.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/CalculateTo_process_p0.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/calculateTa_process_p0.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/CalculatePixOS_process_p0.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/CalculatePixOSCpSp_process_p0.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/CalculatePixGain.vhf" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/CalculateAlphaCP_process_p0.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/CalculateAlphaComp_process_p0.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/p_fphdl_package1.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/ExtractAlphaParameters.vhf" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/CalculateVirCompensated.vhf" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/CalculateVDD.vhf" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/CalculateTo.vhf" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/CalculateTa.vhf" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/CalculatePixOSCpSp.vhf" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/CalculatePixOS.vhf" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/CalculateAlphaCP.vhf" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/CalculateAlphaComp.vhf" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/vga_timing.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/vga_imagegenerator.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/test_fixed_melexis.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/address_generator.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/test1.vhd" into library work
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/tb_test1.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 793572 KB
Fuse CPU Usage: 20090 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package p_fphdl_package1
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package vcomponents
Compiling package math_real
Compiling package textio
Compiling package fixed_float_types
Compiling package fixed_pkg
Compiling package float_pkg
Compiling package numeric_std_additions
Compiling package standard_additions
Compiling package std_logic_1164_additions
Compiling package p_fphdl_package3
Compiling architecture and2b1_v of entity AND2B1 [and2b1_default]
Compiling architecture or2_v of entity OR2 [or2_default]
Compiling architecture and2_v of entity AND2 [and2_default]
Compiling architecture behavioral of entity M2_1_MXILINX_CalculateVDD [m2_1_mxilinx_calculatevdd_defaul...]
Compiling architecture behavioral of entity CalculateVDD_process_p0 [calculatevdd_process_p0_default]
Compiling architecture behavioral of entity CalculateVDD_pow2_2bit [calculatevdd_pow2_2bit_default]
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture buf_v of entity BUF [buf_default]
Compiling package std_logic_signed
Compiling package std_logic_textio
Compiling architecture aramb36_internal_v of entity ARAMB36_INTERNAL [\ARAMB36_INTERNAL("TRUE_DUAL_POR...]
Compiling architecture ramb16_v of entity RAMB16 [\RAMB16(0,0,"0100001101100000000...]
Compiling architecture gnd_v of entity GND [gnd_default]
Compiling architecture behavioral of entity ExtractVDDParameters_process_p0 [extractvddparameters_process_p0_...]
Compiling architecture behavioral of entity ExtractVDDParameters_MUSER_CalculateVDD [extractvddparameters_muser_calcu...]
Compiling architecture behavioral of entity CalculateVDD [calculatevdd_default]
Compiling architecture behavioral of entity calculateTa_process_p0 [calculateta_process_p0_default]
Compiling architecture aramb36_internal_v of entity ARAMB36_INTERNAL [\ARAMB36_INTERNAL:tb_test1:uut:t...]
Compiling architecture ramb16_v of entity RAMB16 [\RAMB16:tb_test1:uut:tfm_inst:in...]
Compiling architecture vcc_v of entity VCC [vcc_default]
Compiling architecture behavioral of entity ExtractAlphaPTATParameter_MUSER_CalculateTa [\ExtractAlphaPTATParameter_MUSER...]
Compiling architecture aramb36_internal_v of entity ARAMB36_INTERNAL [\ARAMB36_INTERNAL:tb_test1:uut:t...]
Compiling architecture ramb16_v of entity RAMB16 [\RAMB16:tb_test1:uut:tfm_inst:in...]
Compiling architecture aramb36_internal_v of entity ARAMB36_INTERNAL [\ARAMB36_INTERNAL:tb_test1:uut:t...]
Compiling architecture ramb16_v of entity RAMB16 [\RAMB16:tb_test1:uut:tfm_inst:in...]
Compiling architecture behavioral of entity M2_1_MXILINX_CalculateTa [m2_1_mxilinx_calculateta_default]
Compiling architecture behavioral of entity ExtractKtPTATParameter_MUSER_CalculateTa [\ExtractKtPTATParameter_MUSER_Ca...]
Compiling architecture aramb36_internal_v of entity ARAMB36_INTERNAL [\ARAMB36_INTERNAL:tb_test1:uut:t...]
Compiling architecture ramb16_v of entity RAMB16 [\RAMB16:tb_test1:uut:tfm_inst:in...]
Compiling architecture behavioral of entity ExtractKvPTATParameter_MUSER_CalculateTa [\ExtractKvPTATParameter_MUSER_Ca...]
Compiling architecture behavioral of entity CalculateTa [\CalculateTa:tb_test1:uut:tfm_in...]
Compiling architecture aramb36_internal_v of entity ARAMB36_INTERNAL [\ARAMB36_INTERNAL:tb_test1:uut:t...]
Compiling architecture ramb16_v of entity RAMB16 [\RAMB16:tb_test1:uut:tfm_inst:in...]
Compiling architecture behavioral of entity M2_1_MXILINX_ExtractAlphaParameters [m2_1_mxilinx_extractalphaparamet...]
Compiling architecture behavioral of entity ExtractAlphaParameters_process_p0 [extractalphaparameters_process_p...]
Compiling architecture behavioral of entity rom_signed4bit [rom_signed4bit_default]
Compiling architecture behavioral of entity rom_signed6bit [rom_signed6bit_default]
Compiling architecture behavioral of entity rom_unsigned4bit [rom_unsigned4bit_default]
Compiling architecture behavioral of entity rom_unsigned4bit_2powx [rom_unsigned4bit_2powx_default]
Compiling architecture behavioral of entity rom_alphascale [rom_alphascale_default]
Compiling architecture behavioral of entity mux_addr [mux_addr_default]
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture behavioral of entity ExtractAlphaParameters [\ExtractAlphaParameters:tb_test1...]
Compiling architecture behavioral of entity CalculateAlphaCP_process_p0 [calculatealphacp_process_p0_defa...]
Compiling architecture behavioral of entity rom_alphascalepow27 [rom_alphascalepow27_default]
Compiling architecture behavioral of entity rom_cpp12p0_ratio [rom_cpp12p0_ratio_default]
Compiling architecture aramb36_internal_v of entity ARAMB36_INTERNAL [\ARAMB36_INTERNAL:tb_test1:uut:t...]
Compiling architecture ramb16_v of entity RAMB16 [\RAMB16:tb_test1:uut:tfm_inst:in...]
Compiling architecture aramb36_internal_v of entity ARAMB36_INTERNAL [\ARAMB36_INTERNAL:tb_test1:uut:t...]
Compiling architecture ramb16_v of entity RAMB16 [\RAMB16:tb_test1:uut:tfm_inst:in...]
Compiling architecture behavioral of entity M2_1_MXILINX_CalculateAlphaCP [m2_1_mxilinx_calculatealphacp_de...]
Compiling architecture behavioral of entity rom_signed10bit_MUSER_CalculateAlphaCP [\rom_signed10bit_MUSER_Calculate...]
Compiling architecture behavioral of entity CalculateAlphaCP [\CalculateAlphaCP:tb_test1:uut:t...]
Compiling architecture behavioral of entity M2_1_MXILINX_CalculatePixOS [m2_1_mxilinx_calculatepixos_defa...]
Compiling architecture behavioral of entity CalculatePixOS_process_p0 [calculatepixos_process_p0_defaul...]
Compiling architecture behavioral of entity CalculateKGain_process_p0 [calculatekgain_process_p0_defaul...]
Compiling architecture behavioral of entity CalculatePixGain_process_p0 [calculatepixgain_process_p0_defa...]
Compiling architecture behavioral of entity CalculatePixGain_MUSER_CalculatePixOS [\CalculatePixGain_MUSER_Calculat...]
Compiling architecture behavioral of entity ExtractOffsetParameters_process_p0 [extractoffsetparameters_process_...]
Compiling architecture behavioral of entity ExtractOffsetParameters_MUSER_CalculatePixOS [\ExtractOffsetParameters_MUSER_C...]
Compiling architecture behavioral of entity ExtractKtaParameters_process_p0 [\ExtractKtaParameters_process_p0...]
Compiling architecture aramb36_internal_v of entity ARAMB36_INTERNAL [\ARAMB36_INTERNAL:tb_test1:uut:t...]
Compiling architecture ramb16_v of entity RAMB16 [\RAMB16:tb_test1:uut:tfm_inst:in...]
Compiling architecture behavioral of entity rom_signed8bit_MUSER_CalculatePixOS [\rom_signed8bit_MUSER_CalculateP...]
Compiling architecture behavioral of entity rom_unsigned4bit_2powx8 [rom_unsigned4bit_2powx8_default]
Compiling architecture behavioral of entity rom_signed3bit [rom_signed3bit_default]
Compiling architecture behavioral of entity colrow_even [\colrow_even(32,24)\]
Compiling architecture behavioral of entity ExtractKtaParameters_process_p1 [extractktaparameters_process_p1_...]
Compiling architecture behavioral of entity ExtractKtaParameters_MUSER_CalculatePixOS [\ExtractKtaParameters_MUSER_Calc...]
Compiling architecture behavioral of entity ExtractKvParameters_process_p0 [extractkvparameters_process_p0_d...]
Compiling architecture behavioral of entity ExtractKvParameters_process_p1 [extractkvparameters_process_p1_d...]
Compiling architecture behavioral of entity ExtractKvParameters_MUSER_CalculatePixOS [\ExtractKvParameters_MUSER_Calcu...]
Compiling architecture behavioral of entity mux4x1 [mux4x1_default]
Compiling architecture behavioral of entity mux2x1 [mux2x1_default]
Compiling architecture behavioral of entity mux3x1 [mux3x1_default]
Compiling architecture behavioral of entity mux3x1a [mux3x1a_default]
Compiling architecture behavioral of entity CalculatePixOS [\CalculatePixOS:tb_test1:uut:tfm...]
Compiling architecture behavioral of entity M2_1_MXILINX_CalculatePixOSCpSp [m2_1_mxilinx_calculatepixoscpsp_...]
Compiling architecture behavioral of entity rom_signed10bit_MUSER_CalculatePixOSCpSp [\rom_signed10bit_MUSER_Calculate...]
Compiling architecture behavioral of entity rom_signed8bit_MUSER_CalculatePixOSCpSp [\rom_signed8bit_MUSER_CalculateP...]
Compiling architecture behavioral of entity CalculatePixOSCpSp_process_p0 [calculatepixoscpsp_process_p0_de...]
Compiling architecture behavioral of entity CalculatePixOSCpSp [\CalculatePixOSCpSp:tb_test1:uut...]
Compiling architecture behavioral of entity M2_1_MXILINX_CalculateVirCompensated [m2_1_mxilinx_calculatevircompens...]
Compiling architecture aramb36_internal_v of entity ARAMB36_INTERNAL [\ARAMB36_INTERNAL:tb_test1:uut:t...]
Compiling architecture ramb16_v of entity RAMB16 [\RAMB16:tb_test1:uut:tfm_inst:in...]
Compiling architecture behavioral of entity ExtractTGCParameter_process_p0 [extracttgcparameter_process_p0_d...]
Compiling architecture behavioral of entity ExtractTGCParameter_MUSER_CalculateVirCompensated [\ExtractTGCParameter_MUSER_Calcu...]
Compiling architecture ramb16_s1_v of entity RAMB16_S1 [\RAMB16_S1("0","0","NO_CHANGE","...]
Compiling architecture behavioral of entity mem_switchpattern_MUSER_CalculateVirCompensated [mem_switchpattern_muser_calculat...]
Compiling architecture behavioral of entity CalculateVirCompensated_process_p0 [calculatevircompensated_process_...]
Compiling architecture behavioral of entity rom_switchpattern_neg [rom_switchpattern_neg_default]
Compiling architecture behavioral of entity rom_switchpattern_pos [rom_switchpattern_pos_default]
Compiling architecture behavioral of entity CalculateVirCompensated [\CalculateVirCompensated:tb_test...]
Compiling architecture behavioral of entity M2_1_MXILINX_CalculateAlphaComp [m2_1_mxilinx_calculatealphacomp_...]
Compiling architecture behavioral of entity mem_switchpattern_MUSER_CalculateAlphaComp [mem_switchpattern_muser_calculat...]
Compiling architecture aramb36_internal_v of entity ARAMB36_INTERNAL [\ARAMB36_INTERNAL:tb_test1:uut:t...]
Compiling architecture ramb16_v of entity RAMB16 [\RAMB16:tb_test1:uut:tfm_inst:in...]
Compiling architecture behavioral of entity ExtractKsTaParameter_process_p0 [extractkstaparameter_process_p0_...]
Compiling architecture behavioral of entity ExtractKsTaParameters_MUSER_CalculateAlphaComp [\ExtractKsTaParameters_MUSER_Cal...]
Compiling architecture behavioral of entity ExtractTGCParameter_MUSER_CalculateAlphaComp [\ExtractTGCParameter_MUSER_Calcu...]
Compiling architecture behavioral of entity CalculateAlphaComp_process_p0 [calculatealphacomp_process_p0_de...]
Compiling architecture behavioral of entity CalculateAlphaComp [\CalculateAlphaComp:tb_test1:uut...]
Compiling architecture behavioral of entity M2_1_MXILINX_CalculateTo [m2_1_mxilinx_calculateto_default]
Compiling architecture aramb36_internal_v of entity ARAMB36_INTERNAL [\ARAMB36_INTERNAL:tb_test1:uut:t...]
Compiling architecture ramb16_v of entity RAMB16 [\RAMB16:tb_test1:uut:tfm_inst:in...]
Compiling architecture behavioral of entity ExtractKsToScaleParameter_process_p0 [extractkstoscaleparameter_proces...]
Compiling architecture behavioral of entity ExtractKsToScaleParameter_MUSER_CalculateTo [\ExtractKsToScaleParameter_MUSER...]
Compiling architecture behavioral of entity rom_signed8bit_MUSER_CalculateTo [\rom_signed8bit_MUSER_CalculateT...]
Compiling architecture behavioral of entity CalculateTo_process_p0 [calculateto_process_p0_default]
Compiling architecture behavioral of entity CalculateTo [\CalculateTo:tb_test1:uut:tfm_in...]
Compiling package floating_point_v5_0_consts
Compiling package bip_utils_pkg_v2_0
Compiling package floating_point_pkg_v5_0
Compiling architecture behavioral of entity FLT_PT_OPERATOR_V5_0 [\FLT_PT_OPERATOR_V5_0("virtex4",...]
Compiling architecture behavioral of entity FLOATING_POINT_V5_0 [\FLOATING_POINT_V5_0("virtex4",0...]
Compiling architecture fixed2float_a of entity fixed2float [fixed2float_default]
Compiling architecture behavioral of entity FLT_PT_OPERATOR_V5_0 [\FLT_PT_OPERATOR_V5_0("virtex4",...]
Compiling architecture behavioral of entity FLOATING_POINT_V5_0 [\FLOATING_POINT_V5_0("virtex4",0...]
Compiling architecture divfp_a of entity divfp [divfp_default]
Compiling architecture behavioral of entity FLT_PT_OPERATOR_V5_0 [\FLT_PT_OPERATOR_V5_0("virtex4",...]
Compiling architecture behavioral of entity FLOATING_POINT_V5_0 [\FLOATING_POINT_V5_0("virtex4",0...]
Compiling architecture mulfp_a of entity mulfp [mulfp_default]
Compiling architecture behavioral of entity FLT_PT_OPERATOR_V5_0 [\FLT_PT_OPERATOR_V5_0("virtex4",...]
Compiling architecture behavioral of entity FLOATING_POINT_V5_0 [\FLOATING_POINT_V5_0("virtex4",1...]
Compiling architecture addfp_a of entity addfp [addfp_default]
Compiling architecture behavioral of entity FLT_PT_OPERATOR_V5_0 [\FLT_PT_OPERATOR_V5_0("virtex4",...]
Compiling architecture behavioral of entity FLOATING_POINT_V5_0 [\FLOATING_POINT_V5_0("virtex4",0...]
Compiling architecture subfp_a of entity subfp [subfp_default]
Compiling architecture behavioral of entity FLT_PT_OPERATOR_V5_0 [\FLT_PT_OPERATOR_V5_0("virtex4",...]
Compiling architecture behavioral of entity FLOATING_POINT_V5_0 [\FLOATING_POINT_V5_0("virtex4",0...]
Compiling architecture sqrtfp2_a of entity sqrtfp2 [sqrtfp2_default]
Compiling architecture testbench of entity test_fixed_melexis [\test_fixed_melexis:tb_test1:uut...]
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V7_3_softecc_output_reg_stage [\BLK_MEM_GEN_V7_3_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V7_3_mem_module [\BLK_MEM_GEN_V7_3_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V7_3 [\BLK_MEM_GEN_V7_3("blk_mem_gen_v...]
Compiling architecture tb_i2c_mem_a of entity tb_i2c_mem [tb_i2c_mem_default]
Compiling architecture behavioral of entity address_generator [\address_generator(768,10)\]
Compiling architecture behavioral of entity VGA_timing_synch [vga_timing_synch_default]
Compiling architecture behavioral of entity vga_imagegenerator [\vga_imagegenerator(24)\]
Compiling architecture behavioral of entity FLT_PT_OPERATOR_V5_0 [\FLT_PT_OPERATOR_V5_0("virtex4",...]
Compiling architecture behavioral of entity FLOATING_POINT_V5_0 [\FLOATING_POINT_V5_0("virtex4",0...]
Compiling architecture float2fixed_a of entity float2fixed [float2fixed_default]
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V7_3_softecc_output_reg_stage [\BLK_MEM_GEN_V7_3_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V7_3_mem_module [\BLK_MEM_GEN_V7_3_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V7_3 [\BLK_MEM_GEN_V7_3("blk_mem_gen_v...]
Compiling architecture dualmem_a of entity dualmem [dualmem_default]
Compiling architecture behavioral of entity test1 [\test1:tb_test1:uut:\]
Compiling architecture behavior of entity tb_test1
Time Resolution for simulation is 1ps.
Waiting for 43 sub-compilation(s) to finish...
Compiled 401 VHDL Units
Built simulation executable /home/user/workspace/melexis_mlx90641/tb_test1_isim_beh.exe
Fuse Memory Usage: 1437232 KB
Fuse CPU Usage: 31310 ms
GCC CPU Usage: 91340 ms
Launching ISim simulation engine GUI...
"/home/user/workspace/melexis_mlx90641/tb_test1_isim_beh.exe" -intstyle ise -gui -tclbatch isim.cmd  -view "/home/user/workspace/melexis_mlx90641/tb_test1.wcfg" -wdb "/home/user/workspace/melexis_mlx90641/tb_test1_isim_beh.wdb"
ISim simulation engine GUI launched successfully

Process "Simulate Behavioral Model" completed successfully
WARNING:ProjectMgmt - File /home/user/workspace/melexis_mlx90641/tb_mem_switchpattern_isim_beh.wdb is missing.
WARNING:ProjectMgmt - File /home/user/workspace/melexis_mlx90641/test1_vhdl.prj is missing.

