<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>My Project: UART Control</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">My Project
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- 制作者 Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'搜索');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>首页</span></a></li>
      <li><a href="pages.html"><span>相关页面</span></a></li>
      <li class="current"><a href="modules.html"><span>模块</span></a></li>
      <li><a href="annotated.html"><span>类</span></a></li>
      <li><a href="files.html"><span>文件</span></a></li>
      <li><a href="examples.html"><span>示例</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="搜索" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">模块</a> &#124;
<a href="#define-members">宏定义</a> &#124;
<a href="#enum-members">枚举</a> &#124;
<a href="#func-members">函数</a>  </div>
  <div class="headertitle">
<div class="title">UART Control<div class="ingroups"><a class="el" href="group__LM4Fxx__defines.html">LM4F Defines</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><b>Defined Constants and Types for the LM4F UART Control</b>  
<a href="#details">更多...</a></p>
<div class="dynheader">
UART Control 的协作图:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group__uart__defines.png" border="0" alt="" usemap="#group____uart____defines"/>
<map name="group____uart____defines" id="group____uart____defines">
<area shape="rect" id="node2" href="group__uart__reg__base.html" title="UART register base\l addresses" alt="" coords="311,5,449,47"/>
<area shape="rect" id="node3" href="group__LM4Fxx__defines.html" title="Defined Constants and Types for the LM4F series. " alt="" coords="5,13,109,39"/>
</map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
模块</h2></td></tr>
<tr class="memitem:group__uart__reg__base"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__reg__base.html">UART register base addresses</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
宏定义</h2></td></tr>
<tr class="memitem:ga0c98d6b342b60683f8ab1be7fc4cfe67"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0c98d6b342b60683f8ab1be7fc4cfe67"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_DR</b>(uart_base)&#160;&#160;&#160;MMIO32(uart_base + 0x00)</td></tr>
<tr class="separator:ga0c98d6b342b60683f8ab1be7fc4cfe67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22b6ff089fceba4538995f696d674f93"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga22b6ff089fceba4538995f696d674f93"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_RSR</b>(uart_base)&#160;&#160;&#160;MMIO32(uart_base + 0x04)</td></tr>
<tr class="separator:ga22b6ff089fceba4538995f696d674f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4455df69f03245da7e55e1e6f66e9f51"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4455df69f03245da7e55e1e6f66e9f51"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_ECR</b>(uart_base)&#160;&#160;&#160;MMIO32(uart_base + 0x04)</td></tr>
<tr class="separator:ga4455df69f03245da7e55e1e6f66e9f51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa91f42e4c05178702d91ab5a044ed3f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafa91f42e4c05178702d91ab5a044ed3f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_FR</b>(uart_base)&#160;&#160;&#160;MMIO32(uart_base + 0x18)</td></tr>
<tr class="separator:gafa91f42e4c05178702d91ab5a044ed3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2882a6a4b8b962ed7d13c57ef61418c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae2882a6a4b8b962ed7d13c57ef61418c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_ILPR</b>(uart_base)&#160;&#160;&#160;MMIO32(uart_base + 0x20)</td></tr>
<tr class="separator:gae2882a6a4b8b962ed7d13c57ef61418c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56c90494604bf4236327dfc604a70bec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga56c90494604bf4236327dfc604a70bec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_IBRD</b>(uart_base)&#160;&#160;&#160;MMIO32(uart_base + 0x24)</td></tr>
<tr class="separator:ga56c90494604bf4236327dfc604a70bec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2699a574273c40349ce203d84ea098c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac2699a574273c40349ce203d84ea098c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_FBRD</b>(uart_base)&#160;&#160;&#160;MMIO32(uart_base + 0x28)</td></tr>
<tr class="separator:gac2699a574273c40349ce203d84ea098c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb713a577cf19294540b99d005239012"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafb713a577cf19294540b99d005239012"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_LCRH</b>(uart_base)&#160;&#160;&#160;MMIO32(uart_base + 0x2C)</td></tr>
<tr class="separator:gafb713a577cf19294540b99d005239012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga481e29e3dd902b257304a54765c631d7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga481e29e3dd902b257304a54765c631d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_CTL</b>(uart_base)&#160;&#160;&#160;MMIO32(uart_base + 0x30)</td></tr>
<tr class="separator:ga481e29e3dd902b257304a54765c631d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa97170d41c922b22fbcee85d846d9723"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa97170d41c922b22fbcee85d846d9723"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_IFLS</b>(uart_base)&#160;&#160;&#160;MMIO32(uart_base + 0x34)</td></tr>
<tr class="separator:gaa97170d41c922b22fbcee85d846d9723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf303f95e542d800b839da69a164b48fd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf303f95e542d800b839da69a164b48fd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_IM</b>(uart_base)&#160;&#160;&#160;MMIO32(uart_base + 0x38)</td></tr>
<tr class="separator:gaf303f95e542d800b839da69a164b48fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa4d3c48ac3fb9156570f0d3869be6d6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafa4d3c48ac3fb9156570f0d3869be6d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_RIS</b>(uart_base)&#160;&#160;&#160;MMIO32(uart_base + 0x3C)</td></tr>
<tr class="separator:gafa4d3c48ac3fb9156570f0d3869be6d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedd0d984219cde25cc9bd4c98df53edb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaedd0d984219cde25cc9bd4c98df53edb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_MIS</b>(uart_base)&#160;&#160;&#160;MMIO32(uart_base + 0x40)</td></tr>
<tr class="separator:gaedd0d984219cde25cc9bd4c98df53edb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga386e0b9ad35c2153352035406c95bfce"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga386e0b9ad35c2153352035406c95bfce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_ICR</b>(uart_base)&#160;&#160;&#160;MMIO32(uart_base + 0x44)</td></tr>
<tr class="separator:ga386e0b9ad35c2153352035406c95bfce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2df54bef23a4d6b5f04911898c05d615"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2df54bef23a4d6b5f04911898c05d615"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_DMACTL</b>(uart_base)&#160;&#160;&#160;MMIO32(uart_base + 0x48)</td></tr>
<tr class="separator:ga2df54bef23a4d6b5f04911898c05d615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa015d4be34d27b7efedfa70c2bc47dd9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa015d4be34d27b7efedfa70c2bc47dd9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_LCTL</b>(uart_base)&#160;&#160;&#160;MMIO32(uart_base + 0x90)</td></tr>
<tr class="separator:gaa015d4be34d27b7efedfa70c2bc47dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5033a846ffa37746dd420f0abbd192f5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5033a846ffa37746dd420f0abbd192f5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_LSS</b>(uart_base)&#160;&#160;&#160;MMIO32(uart_base + 0x94)</td></tr>
<tr class="separator:ga5033a846ffa37746dd420f0abbd192f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace0ee38f677ca6fb5e087ee5f9471387"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gace0ee38f677ca6fb5e087ee5f9471387"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_LTIM</b>(uart_base)&#160;&#160;&#160;MMIO32(uart_base + 0x98)</td></tr>
<tr class="separator:gace0ee38f677ca6fb5e087ee5f9471387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9be99b9a61ea4ec1971ec04aaa92647"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab9be99b9a61ea4ec1971ec04aaa92647"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_9BITADDR</b>(uart_base)&#160;&#160;&#160;MMIO32(uart_base + 0xA4)</td></tr>
<tr class="separator:gab9be99b9a61ea4ec1971ec04aaa92647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59bcdcef048c7038e01d209eff6871ab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga59bcdcef048c7038e01d209eff6871ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_9BITAMASK</b>(uart_base)&#160;&#160;&#160;MMIO32(uart_base + 0xA8)</td></tr>
<tr class="separator:ga59bcdcef048c7038e01d209eff6871ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d571827104805cbcff1546b4597e060"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4d571827104805cbcff1546b4597e060"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_PP</b>(uart_base)&#160;&#160;&#160;MMIO32(uart_base + 0xFC0)</td></tr>
<tr class="separator:ga4d571827104805cbcff1546b4597e060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65cb0afad62b63adee375cb2100d8078"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga65cb0afad62b63adee375cb2100d8078"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_CC</b>(uart_base)&#160;&#160;&#160;MMIO32(uart_base + 0xFC8)</td></tr>
<tr class="separator:ga65cb0afad62b63adee375cb2100d8078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a626dd544a0c862c8d4a05cb6fa0568"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3a626dd544a0c862c8d4a05cb6fa0568"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_PERIPH_ID4</b>(uart_base)&#160;&#160;&#160;MMIO32(uart_base + 0xFD0)</td></tr>
<tr class="separator:ga3a626dd544a0c862c8d4a05cb6fa0568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07274a1430cf6020433edb13d4efb69d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga07274a1430cf6020433edb13d4efb69d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_PERIPH_ID5</b>(uart_base)&#160;&#160;&#160;MMIO32(uart_base + 0xFD4)</td></tr>
<tr class="separator:ga07274a1430cf6020433edb13d4efb69d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94a1b773bf4e75927c4c4c5379057d00"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga94a1b773bf4e75927c4c4c5379057d00"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_PERIPH_ID6</b>(uart_base)&#160;&#160;&#160;MMIO32(uart_base + 0xFD8)</td></tr>
<tr class="separator:ga94a1b773bf4e75927c4c4c5379057d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30fcf1da9dab8ef0b33e9937cecd020e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga30fcf1da9dab8ef0b33e9937cecd020e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_PERIPH_ID7</b>(uart_base)&#160;&#160;&#160;MMIO32(uart_base + 0xFDC)</td></tr>
<tr class="separator:ga30fcf1da9dab8ef0b33e9937cecd020e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3214df5e67cc4704e9eee9ebd95f3fc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab3214df5e67cc4704e9eee9ebd95f3fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_PERIPH_ID0</b>(uart_base)&#160;&#160;&#160;MMIO32(uart_base + 0xFE0)</td></tr>
<tr class="separator:gab3214df5e67cc4704e9eee9ebd95f3fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga828f5a604381369427c2f38f0c928151"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga828f5a604381369427c2f38f0c928151"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_PERIPH_ID1</b>(uart_base)&#160;&#160;&#160;MMIO32(uart_base + 0xFE4)</td></tr>
<tr class="separator:ga828f5a604381369427c2f38f0c928151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad27b8abe99a87eee9991ff7f9eca6d3d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad27b8abe99a87eee9991ff7f9eca6d3d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_PERIPH_ID2</b>(uart_base)&#160;&#160;&#160;MMIO32(uart_base + 0xFE8)</td></tr>
<tr class="separator:gad27b8abe99a87eee9991ff7f9eca6d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae012a9706c5138fd2fb48622ff1d1379"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae012a9706c5138fd2fb48622ff1d1379"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_PERIPH_ID3</b>(uart_base)&#160;&#160;&#160;MMIO32(uart_base + 0xFEC)</td></tr>
<tr class="separator:gae012a9706c5138fd2fb48622ff1d1379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9978829c0bd2ff2ecf4804e2e34b9b07"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9978829c0bd2ff2ecf4804e2e34b9b07"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_PCELL_ID0</b>(uart_base)&#160;&#160;&#160;MMIO32(uart_base + 0xFF0)</td></tr>
<tr class="separator:ga9978829c0bd2ff2ecf4804e2e34b9b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga444cae1f835a85f653b23116fda02630"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga444cae1f835a85f653b23116fda02630"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_PCELL_ID1</b>(uart_base)&#160;&#160;&#160;MMIO32(uart_base + 0xFF4)</td></tr>
<tr class="separator:ga444cae1f835a85f653b23116fda02630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga222ae22f0a5052fc95be975d08763140"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga222ae22f0a5052fc95be975d08763140"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_PCELL_ID2</b>(uart_base)&#160;&#160;&#160;MMIO32(uart_base + 0xFF8)</td></tr>
<tr class="separator:ga222ae22f0a5052fc95be975d08763140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b9b032313b6d2299152397c9cd6be91"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8b9b032313b6d2299152397c9cd6be91"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_PCELL_ID3</b>(uart_base)&#160;&#160;&#160;MMIO32(uart_base + 0xFFC)</td></tr>
<tr class="separator:ga8b9b032313b6d2299152397c9cd6be91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddc33d9ca903b5498498845fedcc2406"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gaddc33d9ca903b5498498845fedcc2406">UART_DR_OE</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="separator:gaddc33d9ca903b5498498845fedcc2406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8abd67385293e64f5736e5faddc68909"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga8abd67385293e64f5736e5faddc68909">UART_DR_BE</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="separator:ga8abd67385293e64f5736e5faddc68909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ce57f5f6c7670322e73a4156223a03c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga3ce57f5f6c7670322e73a4156223a03c">UART_DR_PE</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:ga3ce57f5f6c7670322e73a4156223a03c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga759524d95ccfeb42ae6973ef1e727e92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga759524d95ccfeb42ae6973ef1e727e92">UART_DR_FE</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga759524d95ccfeb42ae6973ef1e727e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e9ca2dfc3ca7f53c6c217784c0f298a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga6e9ca2dfc3ca7f53c6c217784c0f298a">UART_DR_DATA_MASK</a>&#160;&#160;&#160;(0xFF &lt;&lt; 0)</td></tr>
<tr class="separator:ga6e9ca2dfc3ca7f53c6c217784c0f298a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d66e764b50faba0d5327e912b6d85a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga7d66e764b50faba0d5327e912b6d85a3">UART_RSR_OE</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga7d66e764b50faba0d5327e912b6d85a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59aa21bf1e8bbec3739106f17e956188"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga59aa21bf1e8bbec3739106f17e956188">UART_RSR_BE</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga59aa21bf1e8bbec3739106f17e956188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae017de851d1d1433b4b968b74ed4446b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gae017de851d1d1433b4b968b74ed4446b">UART_RSR_PE</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:gae017de851d1d1433b4b968b74ed4446b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9663ec3a20819ba90fc7c8e6a3c17cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gad9663ec3a20819ba90fc7c8e6a3c17cf">UART_RSR_FE</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gad9663ec3a20819ba90fc7c8e6a3c17cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ea2055746abf83b7336ae08dd1c92d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga08ea2055746abf83b7336ae08dd1c92d">UART_FR_TXFE</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:ga08ea2055746abf83b7336ae08dd1c92d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga842ff6a0449123ede0b5b93425ce902c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga842ff6a0449123ede0b5b93425ce902c">UART_FR_RXFF</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:ga842ff6a0449123ede0b5b93425ce902c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f6a08ae8a3005e737005cbd607081b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga2f6a08ae8a3005e737005cbd607081b1">UART_FR_TXFF</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:ga2f6a08ae8a3005e737005cbd607081b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ba067e6425a6c5b5aca79874c549364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga9ba067e6425a6c5b5aca79874c549364">UART_FR_RXFE</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga9ba067e6425a6c5b5aca79874c549364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a3e9403d1914dba75ca838fdc73364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga39a3e9403d1914dba75ca838fdc73364">UART_FR_BUSY</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga39a3e9403d1914dba75ca838fdc73364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f708d80e15117726f4faf915fc8c349"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga3f708d80e15117726f4faf915fc8c349">UART_FR_CTS</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga3f708d80e15117726f4faf915fc8c349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44c6291aea20dfcb8d75fc9d47c1ee10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga44c6291aea20dfcb8d75fc9d47c1ee10">UART_LCRH_SPS</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:ga44c6291aea20dfcb8d75fc9d47c1ee10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2402827931937dadf399741d30b83e09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga2402827931937dadf399741d30b83e09">UART_LCRH_WLEN_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 5)</td></tr>
<tr class="separator:ga2402827931937dadf399741d30b83e09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b26de9efce73ee468f7060ef685bf85"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2b26de9efce73ee468f7060ef685bf85"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_LCRH_WLEN_5</b>&#160;&#160;&#160;(0 &lt;&lt; 5)</td></tr>
<tr class="separator:ga2b26de9efce73ee468f7060ef685bf85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6458da85c7d1c15e3f1b6a70893ab906"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6458da85c7d1c15e3f1b6a70893ab906"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_LCRH_WLEN_6</b>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:ga6458da85c7d1c15e3f1b6a70893ab906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c312edc8c30df376cbb7a702d799c12"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3c312edc8c30df376cbb7a702d799c12"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_LCRH_WLEN_7</b>&#160;&#160;&#160;(2 &lt;&lt; 5)</td></tr>
<tr class="separator:ga3c312edc8c30df376cbb7a702d799c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0e27af519dfbffe6d6a50942bdf30f7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae0e27af519dfbffe6d6a50942bdf30f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_LCRH_WLEN_8</b>&#160;&#160;&#160;(3 &lt;&lt; 5)</td></tr>
<tr class="separator:gae0e27af519dfbffe6d6a50942bdf30f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac63fc7bdadb98a24125de76e1468510e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gac63fc7bdadb98a24125de76e1468510e">UART_LCRH_FEN</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:gac63fc7bdadb98a24125de76e1468510e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aa637fc03bb39a175932d19c48e2e5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga3aa637fc03bb39a175932d19c48e2e5b">UART_LCRH_STP2</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga3aa637fc03bb39a175932d19c48e2e5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff1a8a6c54483dbf84d1902397d47b7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gaff1a8a6c54483dbf84d1902397d47b7b">UART_LCRH_EPS</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:gaff1a8a6c54483dbf84d1902397d47b7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1d5a9b375d10c260bf2e7b85bcbfe0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gaf1d5a9b375d10c260bf2e7b85bcbfe0b">UART_LCRH_PEN</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:gaf1d5a9b375d10c260bf2e7b85bcbfe0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80da31de1b31f9d4cd25906e43a9a919"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga80da31de1b31f9d4cd25906e43a9a919">UART_LCRH_BRK</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga80da31de1b31f9d4cd25906e43a9a919"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25c8b58bfb4a36de3f897c2863888856"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga25c8b58bfb4a36de3f897c2863888856">UART_CTL_CTSEN</a>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="separator:ga25c8b58bfb4a36de3f897c2863888856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75a515e952135c324c71b86c1c39991c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga75a515e952135c324c71b86c1c39991c">UART_CTL_RTSEN</a>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="separator:ga75a515e952135c324c71b86c1c39991c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfa4cdce464b8d60caafc85a577cc2d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gabfa4cdce464b8d60caafc85a577cc2d4">UART_CTL_RTS</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="separator:gabfa4cdce464b8d60caafc85a577cc2d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64e1cffe33d4ea911bf3f32bf6baf584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga64e1cffe33d4ea911bf3f32bf6baf584">UART_CTL_DTR</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="separator:ga64e1cffe33d4ea911bf3f32bf6baf584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d522022557e403572e518db25b3cf5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga4d522022557e403572e518db25b3cf5c">UART_CTL_RXE</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:ga4d522022557e403572e518db25b3cf5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac81859db681e3918f88e0f7aea596a06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gac81859db681e3918f88e0f7aea596a06">UART_CTL_TXE</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:gac81859db681e3918f88e0f7aea596a06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6ac64f4d5b8d6377bfd1d3799813710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gad6ac64f4d5b8d6377bfd1d3799813710">UART_CTL_LBE</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:gad6ac64f4d5b8d6377bfd1d3799813710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe830fab8bf36f567e24c9b09f8660df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gafe830fab8bf36f567e24c9b09f8660df">UART_CTL_LIN</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:gafe830fab8bf36f567e24c9b09f8660df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e25d885a9f3a9afed6cae6cbda20273"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga0e25d885a9f3a9afed6cae6cbda20273">UART_CTL_HSE</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:ga0e25d885a9f3a9afed6cae6cbda20273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94ba876fdc237d15d664750dc8035264"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga94ba876fdc237d15d664750dc8035264">UART_CTL_EOT</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga94ba876fdc237d15d664750dc8035264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1df1c7e40e3fb26b09e99f3a15105f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gad1df1c7e40e3fb26b09e99f3a15105f6">UART_CTL_SMART</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:gad1df1c7e40e3fb26b09e99f3a15105f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec5956fa3d9f55bb1345fdb0cb7b7800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gaec5956fa3d9f55bb1345fdb0cb7b7800">UART_CTL_SIRLIP</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:gaec5956fa3d9f55bb1345fdb0cb7b7800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b9bcd2c0a0180f3a61c1aa0afa36697"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga5b9bcd2c0a0180f3a61c1aa0afa36697">UART_CTL_SIREN</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga5b9bcd2c0a0180f3a61c1aa0afa36697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d170d515d0d3082a4a4720c2a8c4fde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga3d170d515d0d3082a4a4720c2a8c4fde">UART_CTL_UARTEN</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga3d170d515d0d3082a4a4720c2a8c4fde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f71f525c36b1043fa2c3c724de52799"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga0f71f525c36b1043fa2c3c724de52799">UART_IFLS_RXIFLSEL_MASK</a>&#160;&#160;&#160;(7 &lt;&lt; 3)</td></tr>
<tr class="separator:ga0f71f525c36b1043fa2c3c724de52799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad35fd9fe2144098c33ed0e6fea59bf59"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad35fd9fe2144098c33ed0e6fea59bf59"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_IFLS_RXIFLSEL_1_8</b>&#160;&#160;&#160;(0 &lt;&lt; 3)</td></tr>
<tr class="separator:gad35fd9fe2144098c33ed0e6fea59bf59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ad9b3a77cdd5bfc377e56417351334a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8ad9b3a77cdd5bfc377e56417351334a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_IFLS_RXIFLSEL_1_4</b>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga8ad9b3a77cdd5bfc377e56417351334a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bdfe54997f9d323be44777226a43379"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8bdfe54997f9d323be44777226a43379"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_IFLS_RXIFLSEL_1_2</b>&#160;&#160;&#160;(2 &lt;&lt; 3)</td></tr>
<tr class="separator:ga8bdfe54997f9d323be44777226a43379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga625f6e1af03073f7a09874c9586e34f6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga625f6e1af03073f7a09874c9586e34f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_IFLS_RXIFLSEL_3_4</b>&#160;&#160;&#160;(3 &lt;&lt; 3)</td></tr>
<tr class="separator:ga625f6e1af03073f7a09874c9586e34f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca1bedd6d2af97b2f54337365cfcc575"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaca1bedd6d2af97b2f54337365cfcc575"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_IFLS_RXIFLSEL_7_8</b>&#160;&#160;&#160;(4 &lt;&lt; 3)</td></tr>
<tr class="separator:gaca1bedd6d2af97b2f54337365cfcc575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f91489b140ae6f2548b356066403b03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga3f91489b140ae6f2548b356066403b03">UART_IFLS_TXIFLSEL_MASK</a>&#160;&#160;&#160;(7 &lt;&lt; 0)</td></tr>
<tr class="separator:ga3f91489b140ae6f2548b356066403b03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaced1ed4db0e884f3baa7c4bc6bec37e9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaced1ed4db0e884f3baa7c4bc6bec37e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_IFLS_TXIFLSEL_7_8</b>&#160;&#160;&#160;(0 &lt;&lt; 0)</td></tr>
<tr class="separator:gaced1ed4db0e884f3baa7c4bc6bec37e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e6afe4ba438f753fe8af611ceb5b225"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6e6afe4ba438f753fe8af611ceb5b225"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_IFLS_TXIFLSEL_3_4</b>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga6e6afe4ba438f753fe8af611ceb5b225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fe2390470f14c8fcb46696182667908"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4fe2390470f14c8fcb46696182667908"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_IFLS_TXIFLSEL_1_2</b>&#160;&#160;&#160;(2 &lt;&lt; 0)</td></tr>
<tr class="separator:ga4fe2390470f14c8fcb46696182667908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bf3308a27ce97a489c78f1568362082"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8bf3308a27ce97a489c78f1568362082"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_IFLS_TXIFLSEL_1_4</b>&#160;&#160;&#160;(3 &lt;&lt; 0)</td></tr>
<tr class="separator:ga8bf3308a27ce97a489c78f1568362082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81f70b7961b17d393bfe0c96d725291c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga81f70b7961b17d393bfe0c96d725291c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_IFLS_TXIFLSEL_1_8</b>&#160;&#160;&#160;(4 &lt;&lt; 0)</td></tr>
<tr class="separator:ga81f70b7961b17d393bfe0c96d725291c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b11e7cfa01c185335cb158f34db2ba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga3b11e7cfa01c185335cb158f34db2ba3">UART_IM_LME5IM</a>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="separator:ga3b11e7cfa01c185335cb158f34db2ba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabde8ea82682a67057ad6541d737c9451"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gabde8ea82682a67057ad6541d737c9451">UART_IM_LME1IM</a>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="separator:gabde8ea82682a67057ad6541d737c9451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedf14b595013f396376ba168660967f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gaedf14b595013f396376ba168660967f2">UART_IM_LMSBIM</a>&#160;&#160;&#160;(1 &lt;&lt; 13)</td></tr>
<tr class="separator:gaedf14b595013f396376ba168660967f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7a05ad05d5e3ba626aa112f6572a83c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gae7a05ad05d5e3ba626aa112f6572a83c">UART_IM_9BITIM</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="separator:gae7a05ad05d5e3ba626aa112f6572a83c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31eb54dcaa6a8b8f0cfa9b2546ecf90a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga31eb54dcaa6a8b8f0cfa9b2546ecf90a">UART_IM_OEIM</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="separator:ga31eb54dcaa6a8b8f0cfa9b2546ecf90a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46f192668edb0a97e140d59d561f8018"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga46f192668edb0a97e140d59d561f8018">UART_IM_BEIM</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:ga46f192668edb0a97e140d59d561f8018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82fb24baaca8bb73091c345efce113ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga82fb24baaca8bb73091c345efce113ba">UART_IM_PEIM</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga82fb24baaca8bb73091c345efce113ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1bc63532f94fa71e77b820c211642e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gaa1bc63532f94fa71e77b820c211642e9">UART_IM_FEIM</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:gaa1bc63532f94fa71e77b820c211642e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga527c259858bfb707366288c0469c38e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga527c259858bfb707366288c0469c38e2">UART_IM_RTIM</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:ga527c259858bfb707366288c0469c38e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a390d47a4075123384c44717159d4bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga2a390d47a4075123384c44717159d4bd">UART_IM_TXIM</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:ga2a390d47a4075123384c44717159d4bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabad98dd5a214f571cb0dca49383fed17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gabad98dd5a214f571cb0dca49383fed17">UART_IM_RXIM</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:gabad98dd5a214f571cb0dca49383fed17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c491dc6be46ec71bbffff12bdcedc7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga4c491dc6be46ec71bbffff12bdcedc7d">UART_IM_DSRIM</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga4c491dc6be46ec71bbffff12bdcedc7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c41556d8182126dbaa32460313e5448"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga3c41556d8182126dbaa32460313e5448">UART_IM_DCDIM</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga3c41556d8182126dbaa32460313e5448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff361cbb8eb14b4b8e7af5038ec6675b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gaff361cbb8eb14b4b8e7af5038ec6675b">UART_IM_CTSIM</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:gaff361cbb8eb14b4b8e7af5038ec6675b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb7bd7884ad0aa579942724b83678bbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gacb7bd7884ad0aa579942724b83678bbf">UART_IM_RIIM</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gacb7bd7884ad0aa579942724b83678bbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1fd3871951b17e306c5e616f0c131a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gab1fd3871951b17e306c5e616f0c131a0">UART_DMACTL_DMAERR</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:gab1fd3871951b17e306c5e616f0c131a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga237d4a08c2819e668fb7d7fb5ad308cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga237d4a08c2819e668fb7d7fb5ad308cd">UART_DMACTL_TXDMAE</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga237d4a08c2819e668fb7d7fb5ad308cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad01fa53a8abced4fbc821b3c34289d1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gad01fa53a8abced4fbc821b3c34289d1a">UART_DMACTL_RXDMAE</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gad01fa53a8abced4fbc821b3c34289d1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0891c8cc859b3f8077cd08a6c47b846a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga0891c8cc859b3f8077cd08a6c47b846a">UART_LCTL_BLEN_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 4)</td></tr>
<tr class="separator:ga0891c8cc859b3f8077cd08a6c47b846a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab30fd25f25590abb6c2cb1e1fc56cca9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab30fd25f25590abb6c2cb1e1fc56cca9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_LCTL_BLEN_16T</b>&#160;&#160;&#160;(3 &lt;&lt; 4)</td></tr>
<tr class="separator:gab30fd25f25590abb6c2cb1e1fc56cca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8da29741fc4d2fbf008b38ea94287a9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad8da29741fc4d2fbf008b38ea94287a9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_LCTL_BLEN_15T</b>&#160;&#160;&#160;(2 &lt;&lt; 4)</td></tr>
<tr class="separator:gad8da29741fc4d2fbf008b38ea94287a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bf662defab18af97f5973c232ec08f8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4bf662defab18af97f5973c232ec08f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_LCTL_BLEN_14T</b>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga4bf662defab18af97f5973c232ec08f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79a1ceca660d027fe4743a290816c0f8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga79a1ceca660d027fe4743a290816c0f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_LCTL_BLEN_13T</b>&#160;&#160;&#160;(0 &lt;&lt; 4)</td></tr>
<tr class="separator:ga79a1ceca660d027fe4743a290816c0f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae23b5e9084af31d3c231a4adf4b5a0ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gae23b5e9084af31d3c231a4adf4b5a0ff">UART_LCTL_MASTER</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gae23b5e9084af31d3c231a4adf4b5a0ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6626602aac55324657ffc813e648929f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga6626602aac55324657ffc813e648929f">UART_UART_9BITADDR_9BITEN</a>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="separator:ga6626602aac55324657ffc813e648929f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec1129baa25b7a59e3b310414f00cdb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gaec1129baa25b7a59e3b310414f00cdb8">UART_UART_9BITADDR_ADDR_MASK</a>&#160;&#160;&#160;(0xFF &lt;&lt; 0)</td></tr>
<tr class="separator:gaec1129baa25b7a59e3b310414f00cdb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d450e8bec95b40e6cb5b9fa3c5c251b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga5d450e8bec95b40e6cb5b9fa3c5c251b">UART_UART_PP_NB</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga5d450e8bec95b40e6cb5b9fa3c5c251b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f426020f7f410b2cc85a8fd17814189"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga6f426020f7f410b2cc85a8fd17814189">UART_UART_PP_SC</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga6f426020f7f410b2cc85a8fd17814189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeadf2fb733578296ea3699644173773"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gaaeadf2fb733578296ea3699644173773">UART_CC_CS_MASK</a>&#160;&#160;&#160;(0xF &lt;&lt; 0)</td></tr>
<tr class="separator:gaaeadf2fb733578296ea3699644173773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc8eff880490901a538ee6ea23364d18"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafc8eff880490901a538ee6ea23364d18"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_CC_CS_SYSCLK</b>&#160;&#160;&#160;(0x0 &lt;&lt; 0)</td></tr>
<tr class="separator:gafc8eff880490901a538ee6ea23364d18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7e2d80dd63bb6eb2dd73ffae92fa6bc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa7e2d80dd63bb6eb2dd73ffae92fa6bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>UART_CC_CS_PIOSC</b>&#160;&#160;&#160;(0x5 &lt;&lt; 0)</td></tr>
<tr class="separator:gaa7e2d80dd63bb6eb2dd73ffae92fa6bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
枚举</h2></td></tr>
<tr class="memitem:gaef0010d952178bd0d851bcf3b63daeca"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaef0010d952178bd0d851bcf3b63daeca"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>uart_parity</b> { <br />
&#160;&#160;<b>UART_PARITY_NONE</b>, 
<b>UART_PARITY_ODD</b>, 
<b>UART_PARITY_EVEN</b>, 
<b>UART_PARITY_STICK_0</b>, 
<br />
&#160;&#160;<b>UART_PARITY_STICK_1</b>
<br />
 }</td></tr>
<tr class="separator:gaef0010d952178bd0d851bcf3b63daeca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50eb7d8c1338b309a11dda5e86240706"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga50eb7d8c1338b309a11dda5e86240706"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>uart_flowctl</b> { <b>UART_FLOWCTL_NONE</b>, 
<b>UART_FLOWCTL_RTS</b>, 
<b>UART_FLOWCTL_CTS</b>, 
<b>UART_FLOWCTL_RTS_CTS</b>
 }</td></tr>
<tr class="separator:ga50eb7d8c1338b309a11dda5e86240706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad02c1455d23262a6dbda84d6053d1f7e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gad02c1455d23262a6dbda84d6053d1f7e">uart_interrupt_flag</a> { <br />
&#160;&#160;<b>UART_INT_LME5</b> = UART_IM_LME5IM, 
<b>UART_INT_LME1</b> = UART_IM_LME1IM, 
<b>UART_INT_LMSB</b> = UART_IM_LMSBIM, 
<b>UART_INT_9BIT</b> = UART_IM_9BITIM, 
<br />
&#160;&#160;<b>UART_INT_OE</b> = UART_IM_OEIM, 
<b>UART_INT_BE</b> = UART_IM_BEIM, 
<b>UART_INT_PE</b> = UART_IM_PEIM, 
<b>UART_INT_FE</b> = UART_IM_FEIM, 
<br />
&#160;&#160;<b>UART_INT_RT</b> = UART_IM_RTIM, 
<b>UART_INT_TX</b> = UART_IM_TXIM, 
<b>UART_INT_RX</b> = UART_IM_RXIM, 
<b>UART_INT_DSR</b> = UART_IM_DSRIM, 
<br />
&#160;&#160;<b>UART_INT_DCD</b> = UART_IM_DCDIM, 
<b>UART_INT_CTS</b> = UART_IM_CTSIM, 
<b>UART_INT_RI</b> = UART_IM_RIIM
<br />
 }<tr class="memdesc:gad02c1455d23262a6dbda84d6053d1f7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART interrupt masks.  <a href="group__uart__defines.html#gad02c1455d23262a6dbda84d6053d1f7e">更多...</a><br /></td></tr>
</td></tr>
<tr class="separator:gad02c1455d23262a6dbda84d6053d1f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb9ce81df1867ef09b554e02c63f9be5"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gabb9ce81df1867ef09b554e02c63f9be5">uart_fifo_rx_trigger_level</a> { <br />
&#160;&#160;<b>UART_FIFO_RX_TRIG_1_8</b> = UART_IFLS_RXIFLSEL_1_8, 
<b>UART_FIFO_RX_TRIG_1_4</b> = UART_IFLS_RXIFLSEL_1_4, 
<b>UART_FIFO_RX_TRIG_1_2</b> = UART_IFLS_RXIFLSEL_1_2, 
<b>UART_FIFO_RX_TRIG_3_4</b> = UART_IFLS_RXIFLSEL_3_4, 
<br />
&#160;&#160;<b>UART_FIFO_RX_TRIG_7_8</b> = UART_IFLS_RXIFLSEL_7_8
<br />
 }<tr class="memdesc:gabb9ce81df1867ef09b554e02c63f9be5"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART RX FIFO interrupt trigger levels.  <a href="group__uart__defines.html#gabb9ce81df1867ef09b554e02c63f9be5">更多...</a><br /></td></tr>
</td></tr>
<tr class="separator:gabb9ce81df1867ef09b554e02c63f9be5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf79e87f1a6f23cc0501f4d2e3667a848"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gaf79e87f1a6f23cc0501f4d2e3667a848">uart_fifo_tx_trigger_level</a> { <br />
&#160;&#160;<b>UART_FIFO_TX_TRIG_7_8</b> = UART_IFLS_TXIFLSEL_7_8, 
<b>UART_FIFO_TX_TRIG_3_4</b> = UART_IFLS_TXIFLSEL_3_4, 
<b>UART_FIFO_TX_TRIG_1_2</b> = UART_IFLS_TXIFLSEL_1_2, 
<b>UART_FIFO_TX_TRIG_1_4</b> = UART_IFLS_TXIFLSEL_1_4, 
<br />
&#160;&#160;<b>UART_FIFO_TX_TRIG_1_8</b> = UART_IFLS_TXIFLSEL_1_8
<br />
 }<tr class="memdesc:gaf79e87f1a6f23cc0501f4d2e3667a848"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART TX FIFO interrupt trigger levels.  <a href="group__uart__defines.html#gaf79e87f1a6f23cc0501f4d2e3667a848">更多...</a><br /></td></tr>
</td></tr>
<tr class="separator:gaf79e87f1a6f23cc0501f4d2e3667a848"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
函数</h2></td></tr>
<tr class="memitem:ga5e530a66e67a91f2cb782b9abce0d896"><td class="memItemLeft" align="right" valign="top">BEGIN_DECLS void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga5e530a66e67a91f2cb782b9abce0d896">uart_set_baudrate</a> (uint32_t uart, uint32_t baud)</td></tr>
<tr class="memdesc:ga5e530a66e67a91f2cb782b9abce0d896"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set UART baudrate.  <a href="#ga5e530a66e67a91f2cb782b9abce0d896">更多...</a><br /></td></tr>
<tr class="separator:ga5e530a66e67a91f2cb782b9abce0d896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadafb5a1c4596fb687bdc99dff191d88f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gadafb5a1c4596fb687bdc99dff191d88f">uart_set_databits</a> (uint32_t uart, uint8_t databits)</td></tr>
<tr class="memdesc:gadafb5a1c4596fb687bdc99dff191d88f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set UART databits.  <a href="#gadafb5a1c4596fb687bdc99dff191d88f">更多...</a><br /></td></tr>
<tr class="separator:gadafb5a1c4596fb687bdc99dff191d88f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3ddb4b6b173fb6cd30139ac67ca62cb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gaf3ddb4b6b173fb6cd30139ac67ca62cb">uart_set_stopbits</a> (uint32_t uart, uint8_t stopbits)</td></tr>
<tr class="memdesc:gaf3ddb4b6b173fb6cd30139ac67ca62cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set UART stopbits.  <a href="#gaf3ddb4b6b173fb6cd30139ac67ca62cb">更多...</a><br /></td></tr>
<tr class="separator:gaf3ddb4b6b173fb6cd30139ac67ca62cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b0acac78989b94dab26d92d1b640e05"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga7b0acac78989b94dab26d92d1b640e05">uart_set_parity</a> (uint32_t uart, enum uart_parity parity)</td></tr>
<tr class="memdesc:ga7b0acac78989b94dab26d92d1b640e05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set UART parity.  <a href="#ga7b0acac78989b94dab26d92d1b640e05">更多...</a><br /></td></tr>
<tr class="separator:ga7b0acac78989b94dab26d92d1b640e05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35e0dc6cb6910a92c425b6303006e273"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga35e0dc6cb6910a92c425b6303006e273"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>uart_set_mode</b> (uint32_t uart, uint32_t mode)</td></tr>
<tr class="separator:ga35e0dc6cb6910a92c425b6303006e273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc37af12e01b5827d40f5ed7d149076f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gabc37af12e01b5827d40f5ed7d149076f">uart_set_flow_control</a> (uint32_t uart, enum uart_flowctl flow)</td></tr>
<tr class="memdesc:gabc37af12e01b5827d40f5ed7d149076f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the flow control scheme.  <a href="#gabc37af12e01b5827d40f5ed7d149076f">更多...</a><br /></td></tr>
<tr class="separator:gabc37af12e01b5827d40f5ed7d149076f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd6ffe5e9e3f555d07a3af7ee7fdf74a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gacd6ffe5e9e3f555d07a3af7ee7fdf74a">uart_enable</a> (uint32_t uart)</td></tr>
<tr class="memdesc:gacd6ffe5e9e3f555d07a3af7ee7fdf74a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the UART.  <a href="#gacd6ffe5e9e3f555d07a3af7ee7fdf74a">更多...</a><br /></td></tr>
<tr class="separator:gacd6ffe5e9e3f555d07a3af7ee7fdf74a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0167757699a14269e55640b5034ffcbf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga0167757699a14269e55640b5034ffcbf">uart_disable</a> (uint32_t uart)</td></tr>
<tr class="memdesc:ga0167757699a14269e55640b5034ffcbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the UART.  <a href="#ga0167757699a14269e55640b5034ffcbf">更多...</a><br /></td></tr>
<tr class="separator:ga0167757699a14269e55640b5034ffcbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9d2f5223bc6f08621e9b6d38f8a4fb9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gab9d2f5223bc6f08621e9b6d38f8a4fb9">uart_clock_from_piosc</a> (uint32_t uart)</td></tr>
<tr class="memdesc:gab9d2f5223bc6f08621e9b6d38f8a4fb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock the UART module from the internal oscillator.  <a href="#gab9d2f5223bc6f08621e9b6d38f8a4fb9">更多...</a><br /></td></tr>
<tr class="separator:gab9d2f5223bc6f08621e9b6d38f8a4fb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga917d75f562fe93eea7c684756f9f02c1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga917d75f562fe93eea7c684756f9f02c1">uart_clock_from_sysclk</a> (uint32_t uart)</td></tr>
<tr class="memdesc:ga917d75f562fe93eea7c684756f9f02c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock the UART module from the system clock.  <a href="#ga917d75f562fe93eea7c684756f9f02c1">更多...</a><br /></td></tr>
<tr class="separator:ga917d75f562fe93eea7c684756f9f02c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga225444640f9510f126a597004fe3dcfc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga225444640f9510f126a597004fe3dcfc">uart_send</a> (uint32_t uart, uint16_t data)</td></tr>
<tr class="memdesc:ga225444640f9510f126a597004fe3dcfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Send a Data Word.  <a href="#ga225444640f9510f126a597004fe3dcfc">更多...</a><br /></td></tr>
<tr class="separator:ga225444640f9510f126a597004fe3dcfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58e1b434c54c8994d9120194e2b542ab"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga58e1b434c54c8994d9120194e2b542ab">uart_recv</a> (uint32_t uart)</td></tr>
<tr class="memdesc:ga58e1b434c54c8994d9120194e2b542ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Read a Received Data Word.  <a href="#ga58e1b434c54c8994d9120194e2b542ab">更多...</a><br /></td></tr>
<tr class="separator:ga58e1b434c54c8994d9120194e2b542ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9546f62d7bb1695a34748ae418d2ed7f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga9546f62d7bb1695a34748ae418d2ed7f">uart_wait_send_ready</a> (uint32_t uart)</td></tr>
<tr class="memdesc:ga9546f62d7bb1695a34748ae418d2ed7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Wait for Transmit Data Buffer Not Full.  <a href="#ga9546f62d7bb1695a34748ae418d2ed7f">更多...</a><br /></td></tr>
<tr class="separator:ga9546f62d7bb1695a34748ae418d2ed7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42ff0fbee0d1b80cc77667c14c3213dc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga42ff0fbee0d1b80cc77667c14c3213dc">uart_wait_recv_ready</a> (uint32_t uart)</td></tr>
<tr class="memdesc:ga42ff0fbee0d1b80cc77667c14c3213dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Wait for Received Data Available.  <a href="#ga42ff0fbee0d1b80cc77667c14c3213dc">更多...</a><br /></td></tr>
<tr class="separator:ga42ff0fbee0d1b80cc77667c14c3213dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a621068c90e83ee0d9646235dda7ba6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga2a621068c90e83ee0d9646235dda7ba6">uart_send_blocking</a> (uint32_t uart, uint16_t data)</td></tr>
<tr class="memdesc:ga2a621068c90e83ee0d9646235dda7ba6"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Send Data Word with Blocking.  <a href="#ga2a621068c90e83ee0d9646235dda7ba6">更多...</a><br /></td></tr>
<tr class="separator:ga2a621068c90e83ee0d9646235dda7ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a7498f353526e8cb9e6c8bc5735d1f1"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga5a7498f353526e8cb9e6c8bc5735d1f1">uart_recv_blocking</a> (uint32_t uart)</td></tr>
<tr class="memdesc:ga5a7498f353526e8cb9e6c8bc5735d1f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Read a Received Data Word with Blocking.  <a href="#ga5a7498f353526e8cb9e6c8bc5735d1f1">更多...</a><br /></td></tr>
<tr class="separator:ga5a7498f353526e8cb9e6c8bc5735d1f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1028a66c1d0794aa79c9f9c3f116f124"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga1028a66c1d0794aa79c9f9c3f116f124">uart_enable_rx_dma</a> (uint32_t uart)</td></tr>
<tr class="memdesc:ga1028a66c1d0794aa79c9f9c3f116f124"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the UART Receive DMA.  <a href="#ga1028a66c1d0794aa79c9f9c3f116f124">更多...</a><br /></td></tr>
<tr class="separator:ga1028a66c1d0794aa79c9f9c3f116f124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0260bfb6563f9ffde298d76e71265994"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga0260bfb6563f9ffde298d76e71265994">uart_disable_rx_dma</a> (uint32_t uart)</td></tr>
<tr class="memdesc:ga0260bfb6563f9ffde298d76e71265994"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the UART Receive DMA.  <a href="#ga0260bfb6563f9ffde298d76e71265994">更多...</a><br /></td></tr>
<tr class="separator:ga0260bfb6563f9ffde298d76e71265994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8efe31511341bd42f7ed5c60aa4a29a2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga8efe31511341bd42f7ed5c60aa4a29a2">uart_enable_tx_dma</a> (uint32_t uart)</td></tr>
<tr class="memdesc:ga8efe31511341bd42f7ed5c60aa4a29a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the UART Transmit DMA.  <a href="#ga8efe31511341bd42f7ed5c60aa4a29a2">更多...</a><br /></td></tr>
<tr class="separator:ga8efe31511341bd42f7ed5c60aa4a29a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92c430ac58b1716402b67ec2ab3be426"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga92c430ac58b1716402b67ec2ab3be426">uart_disable_tx_dma</a> (uint32_t uart)</td></tr>
<tr class="memdesc:ga92c430ac58b1716402b67ec2ab3be426"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the UART Transmit DMA.  <a href="#ga92c430ac58b1716402b67ec2ab3be426">更多...</a><br /></td></tr>
<tr class="separator:ga92c430ac58b1716402b67ec2ab3be426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01026f3f8ddd0939fd8e291ea3837365"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga01026f3f8ddd0939fd8e291ea3837365">uart_enable_fifo</a> (uint32_t uart)</td></tr>
<tr class="memdesc:ga01026f3f8ddd0939fd8e291ea3837365"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FIFO for the UART.  <a href="#ga01026f3f8ddd0939fd8e291ea3837365">更多...</a><br /></td></tr>
<tr class="separator:ga01026f3f8ddd0939fd8e291ea3837365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0ef308eb0c6b5a6009c97b3127d014c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gad0ef308eb0c6b5a6009c97b3127d014c">uart_disable_fifo</a> (uint32_t uart)</td></tr>
<tr class="memdesc:gad0ef308eb0c6b5a6009c97b3127d014c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable FIFO for the UART.  <a href="#gad0ef308eb0c6b5a6009c97b3127d014c">更多...</a><br /></td></tr>
<tr class="separator:gad0ef308eb0c6b5a6009c97b3127d014c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37814e8f7102ff91e9e73d17ffb0e55a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga37814e8f7102ff91e9e73d17ffb0e55a">uart_set_fifo_trigger_levels</a> (uint32_t uart, enum <a class="el" href="group__uart__defines.html#gabb9ce81df1867ef09b554e02c63f9be5">uart_fifo_rx_trigger_level</a> rx_level, enum <a class="el" href="group__uart__defines.html#gaf79e87f1a6f23cc0501f4d2e3667a848">uart_fifo_tx_trigger_level</a> tx_level)</td></tr>
<tr class="memdesc:ga37814e8f7102ff91e9e73d17ffb0e55a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the FIFO trigger levels.  <a href="#ga37814e8f7102ff91e9e73d17ffb0e55a">更多...</a><br /></td></tr>
<tr class="separator:ga37814e8f7102ff91e9e73d17ffb0e55a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20cf32aae3969a9b1e857cd1ca145a27"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga20cf32aae3969a9b1e857cd1ca145a27">uart_enable_interrupts</a> (uint32_t uart, enum <a class="el" href="group__uart__defines.html#gad02c1455d23262a6dbda84d6053d1f7e">uart_interrupt_flag</a> ints)</td></tr>
<tr class="memdesc:ga20cf32aae3969a9b1e857cd1ca145a27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Specific UART Interrupts.  <a href="#ga20cf32aae3969a9b1e857cd1ca145a27">更多...</a><br /></td></tr>
<tr class="separator:ga20cf32aae3969a9b1e857cd1ca145a27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fdf35d91a90e2452368b0358d942f93"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga2fdf35d91a90e2452368b0358d942f93">uart_disable_interrupts</a> (uint32_t uart, enum <a class="el" href="group__uart__defines.html#gad02c1455d23262a6dbda84d6053d1f7e">uart_interrupt_flag</a> ints)</td></tr>
<tr class="memdesc:ga2fdf35d91a90e2452368b0358d942f93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Specific UART Interrupts.  <a href="#ga2fdf35d91a90e2452368b0358d942f93">更多...</a><br /></td></tr>
<tr class="separator:ga2fdf35d91a90e2452368b0358d942f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac40fe4cd2b2d331d83100e305c2f6f78"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gac40fe4cd2b2d331d83100e305c2f6f78">uart_enable_rx_interrupt</a> (uint32_t uart)</td></tr>
<tr class="memdesc:gac40fe4cd2b2d331d83100e305c2f6f78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the UART Receive Interrupt.  <a href="#gac40fe4cd2b2d331d83100e305c2f6f78">更多...</a><br /></td></tr>
<tr class="separator:gac40fe4cd2b2d331d83100e305c2f6f78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c46b4228c1da4010f8e8d5a66bde0c0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga6c46b4228c1da4010f8e8d5a66bde0c0">uart_disable_rx_interrupt</a> (uint32_t uart)</td></tr>
<tr class="memdesc:ga6c46b4228c1da4010f8e8d5a66bde0c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the UART Receive Interrupt.  <a href="#ga6c46b4228c1da4010f8e8d5a66bde0c0">更多...</a><br /></td></tr>
<tr class="separator:ga6c46b4228c1da4010f8e8d5a66bde0c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab2f52c4fdb9b8ba9e89670e93727ecf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gaab2f52c4fdb9b8ba9e89670e93727ecf">uart_enable_tx_interrupt</a> (uint32_t uart)</td></tr>
<tr class="memdesc:gaab2f52c4fdb9b8ba9e89670e93727ecf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the UART Transmit Interrupt.  <a href="#gaab2f52c4fdb9b8ba9e89670e93727ecf">更多...</a><br /></td></tr>
<tr class="separator:gaab2f52c4fdb9b8ba9e89670e93727ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d6559da0d940412e88374af5fe8a5dc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#ga2d6559da0d940412e88374af5fe8a5dc">uart_disable_tx_interrupt</a> (uint32_t uart)</td></tr>
<tr class="memdesc:ga2d6559da0d940412e88374af5fe8a5dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the UART Transmit Interrupt.  <a href="#ga2d6559da0d940412e88374af5fe8a5dc">更多...</a><br /></td></tr>
<tr class="separator:ga2d6559da0d940412e88374af5fe8a5dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5fd7ee81bc609e4aca33a4b9079611b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart__defines.html#gab5fd7ee81bc609e4aca33a4b9079611b">uart_clear_interrupt_flag</a> (uint32_t uart, enum <a class="el" href="group__uart__defines.html#gad02c1455d23262a6dbda84d6053d1f7e">uart_interrupt_flag</a> ints)</td></tr>
<tr class="memdesc:gab5fd7ee81bc609e4aca33a4b9079611b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mark interrupt as serviced.  <a href="#gab5fd7ee81bc609e4aca33a4b9079611b">更多...</a><br /></td></tr>
<tr class="separator:gab5fd7ee81bc609e4aca33a4b9079611b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">详细描述</h2>
<p><b>Defined Constants and Types for the LM4F UART Control</b> </p>
<dl class="section version"><dt>版本</dt><dd>1.0.0</dd></dl>
<dl class="section author"><dt>作者</dt><dd> &copy;  2013 Alexandru Gagniuc <a href="#" onclick="location.href='mai'+'lto:'+'mr.'+'nu'+'ke.'+'me'+'@gm'+'ai'+'l.c'+'om'; return false;">mr.nu<span style="display: none;">.nosp@m.</span>ke.m<span style="display: none;">.nosp@m.</span>e@gma<span style="display: none;">.nosp@m.</span>il.c<span style="display: none;">.nosp@m.</span>om</a></dd></dl>
<dl class="section date"><dt>日期</dt><dd>07 May 2013</dd></dl>
<p>LGPL License Terms <a class="el" href="lgpl_license.html">libopencm3 License</a> </p>
<h2 class="groupheader">宏定义说明</h2>
<a class="anchor" id="gaaeadf2fb733578296ea3699644173773"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CC_CS_MASK&#160;&#160;&#160;(0xF &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART baud clock source </p>

</div>
</div>
<a class="anchor" id="ga25c8b58bfb4a36de3f897c2863888856"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTL_CTSEN&#160;&#160;&#160;(1 &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable Clear To Send </p>

</div>
</div>
<a class="anchor" id="ga64e1cffe33d4ea911bf3f32bf6baf584"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTL_DTR&#160;&#160;&#160;(1 &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data terminal ready </p>

</div>
</div>
<a class="anchor" id="ga94ba876fdc237d15d664750dc8035264"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTL_EOT&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>End of transmission </p>

</div>
</div>
<a class="anchor" id="ga0e25d885a9f3a9afed6cae6cbda20273"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTL_HSE&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>High speed Enable </p>

</div>
</div>
<a class="anchor" id="gad6ac64f4d5b8d6377bfd1d3799813710"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTL_LBE&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Loop back enable </p>

</div>
</div>
<a class="anchor" id="gafe830fab8bf36f567e24c9b09f8660df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTL_LIN&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LIN mode enable </p>

</div>
</div>
<a class="anchor" id="gabfa4cdce464b8d60caafc85a577cc2d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTL_RTS&#160;&#160;&#160;(1 &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Request To Send </p>

</div>
</div>
<a class="anchor" id="ga75a515e952135c324c71b86c1c39991c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTL_RTSEN&#160;&#160;&#160;(1 &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable Request To Send </p>

</div>
</div>
<a class="anchor" id="ga4d522022557e403572e518db25b3cf5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTL_RXE&#160;&#160;&#160;(1 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx Enable </p>

</div>
</div>
<a class="anchor" id="ga5b9bcd2c0a0180f3a61c1aa0afa36697"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTL_SIREN&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SIR enable </p>

</div>
</div>
<a class="anchor" id="gaec5956fa3d9f55bb1345fdb0cb7b7800"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTL_SIRLIP&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SIR low-power mode </p>

</div>
</div>
<a class="anchor" id="gad1df1c7e40e3fb26b09e99f3a15105f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTL_SMART&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ISO 7816 Smart Card support </p>

</div>
</div>
<a class="anchor" id="gac81859db681e3918f88e0f7aea596a06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTL_TXE&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx Enable </p>

</div>
</div>
<a class="anchor" id="ga3d170d515d0d3082a4a4720c2a8c4fde"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTL_UARTEN&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART enable </p>

</div>
</div>
<a class="anchor" id="gab1fd3871951b17e306c5e616f0c131a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_DMACTL_DMAERR&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA on error </p>

</div>
</div>
<a class="anchor" id="gad01fa53a8abced4fbc821b3c34289d1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_DMACTL_RXDMAE&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Recieve DMA enable </p>

</div>
</div>
<a class="anchor" id="ga237d4a08c2819e668fb7d7fb5ad308cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_DMACTL_TXDMAE&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit DMA enable </p>

</div>
</div>
<a class="anchor" id="ga8abd67385293e64f5736e5faddc68909"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_DR_BE&#160;&#160;&#160;(1 &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Break Error </p>

</div>
</div>
<a class="anchor" id="ga6e9ca2dfc3ca7f53c6c217784c0f298a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_DR_DATA_MASK&#160;&#160;&#160;(0xFF &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data transmitted or received </p>

</div>
</div>
<a class="anchor" id="ga759524d95ccfeb42ae6973ef1e727e92"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_DR_FE&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Framing Error </p>

</div>
</div>
<a class="anchor" id="gaddc33d9ca903b5498498845fedcc2406"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_DR_OE&#160;&#160;&#160;(1 &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Overrun Error </p>

</div>
</div>
<a class="anchor" id="ga3ce57f5f6c7670322e73a4156223a03c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_DR_PE&#160;&#160;&#160;(1 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Parity Error </p>

</div>
</div>
<a class="anchor" id="ga39a3e9403d1914dba75ca838fdc73364"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FR_BUSY&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Busy </p>

</div>
</div>
<a class="anchor" id="ga3f708d80e15117726f4faf915fc8c349"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FR_CTS&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear To Send </p>

</div>
</div>
<a class="anchor" id="ga9ba067e6425a6c5b5aca79874c549364"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FR_RXFE&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO empty </p>

</div>
</div>
<a class="anchor" id="ga842ff6a0449123ede0b5b93425ce902c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FR_RXFF&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO full </p>

</div>
</div>
<a class="anchor" id="ga08ea2055746abf83b7336ae08dd1c92d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FR_TXFE&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx FIFO empty </p>

</div>
</div>
<a class="anchor" id="ga2f6a08ae8a3005e737005cbd607081b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FR_TXFF&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx FIFO full </p>

</div>
</div>
<a class="anchor" id="ga0f71f525c36b1043fa2c3c724de52799"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFLS_RXIFLSEL_MASK&#160;&#160;&#160;(7 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Rx interrupt FIFO level select </p>

</div>
</div>
<a class="anchor" id="ga3f91489b140ae6f2548b356066403b03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFLS_TXIFLSEL_MASK&#160;&#160;&#160;(7 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Tx interrupt FIFO level select </p>

</div>
</div>
<a class="anchor" id="gae7a05ad05d5e3ba626aa112f6572a83c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IM_9BITIM&#160;&#160;&#160;(1 &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>9-bit mode interrupt mask </p>

</div>
</div>
<a class="anchor" id="ga46f192668edb0a97e140d59d561f8018"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IM_BEIM&#160;&#160;&#160;(1 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Break error interrupt mask </p>

</div>
</div>
<a class="anchor" id="gaff361cbb8eb14b4b8e7af5038ec6675b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IM_CTSIM&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear To Send modem interrupt mask </p>

</div>
</div>
<a class="anchor" id="ga3c41556d8182126dbaa32460313e5448"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IM_DCDIM&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Carrier Detect modem interrupt mask </p>

</div>
</div>
<a class="anchor" id="ga4c491dc6be46ec71bbffff12bdcedc7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IM_DSRIM&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data Set Ready modem interrupt mask </p>

</div>
</div>
<a class="anchor" id="gaa1bc63532f94fa71e77b820c211642e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IM_FEIM&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Framing error interrupt mask </p>

</div>
</div>
<a class="anchor" id="gabde8ea82682a67057ad6541d737c9451"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IM_LME1IM&#160;&#160;&#160;(1 &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LIN mode edge 1 interrupt mask </p>

</div>
</div>
<a class="anchor" id="ga3b11e7cfa01c185335cb158f34db2ba3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IM_LME5IM&#160;&#160;&#160;(1 &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LIN mode edge 5 interrupt mask </p>

</div>
</div>
<a class="anchor" id="gaedf14b595013f396376ba168660967f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IM_LMSBIM&#160;&#160;&#160;(1 &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LIN mode sync break interrupt mask </p>

</div>
</div>
<a class="anchor" id="ga31eb54dcaa6a8b8f0cfa9b2546ecf90a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IM_OEIM&#160;&#160;&#160;(1 &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Overrun error interrupt mask </p>

</div>
</div>
<a class="anchor" id="ga82fb24baaca8bb73091c345efce113ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IM_PEIM&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Parity error interrupt mask </p>

</div>
</div>
<a class="anchor" id="gacb7bd7884ad0aa579942724b83678bbf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IM_RIIM&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Ring Indicator modem interrupt mask </p>

</div>
</div>
<a class="anchor" id="ga527c259858bfb707366288c0469c38e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IM_RTIM&#160;&#160;&#160;(1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive time-out interrupt mask </p>

</div>
</div>
<a class="anchor" id="gabad98dd5a214f571cb0dca49383fed17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IM_RXIM&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive interrupt mask </p>

</div>
</div>
<a class="anchor" id="ga2a390d47a4075123384c44717159d4bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IM_TXIM&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit interrupt mask </p>

</div>
</div>
<a class="anchor" id="ga80da31de1b31f9d4cd25906e43a9a919"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCRH_BRK&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Send break </p>

</div>
</div>
<a class="anchor" id="gaff1a8a6c54483dbf84d1902397d47b7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCRH_EPS&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Even parity select </p>

</div>
</div>
<a class="anchor" id="gac63fc7bdadb98a24125de76e1468510e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCRH_FEN&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable FIFOs </p>

</div>
</div>
<a class="anchor" id="gaf1d5a9b375d10c260bf2e7b85bcbfe0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCRH_PEN&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Parity enable </p>

</div>
</div>
<a class="anchor" id="ga44c6291aea20dfcb8d75fc9d47c1ee10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCRH_SPS&#160;&#160;&#160;(1 &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Stick parity select </p>

</div>
</div>
<a class="anchor" id="ga3aa637fc03bb39a175932d19c48e2e5b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCRH_STP2&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Two stop bits select </p>

</div>
</div>
<a class="anchor" id="ga2402827931937dadf399741d30b83e09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCRH_WLEN_MASK&#160;&#160;&#160;(3 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Word length </p>

</div>
</div>
<a class="anchor" id="ga0891c8cc859b3f8077cd08a6c47b846a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCTL_BLEN_MASK&#160;&#160;&#160;(3 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sync break length </p>

</div>
</div>
<a class="anchor" id="gae23b5e9084af31d3c231a4adf4b5a0ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCTL_MASTER&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LIN master enable </p>

</div>
</div>
<a class="anchor" id="ga59aa21bf1e8bbec3739106f17e956188"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RSR_BE&#160;&#160;&#160;(1 &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Break Error </p>

</div>
</div>
<a class="anchor" id="gad9663ec3a20819ba90fc7c8e6a3c17cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RSR_FE&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Framing Error </p>

</div>
</div>
<a class="anchor" id="ga7d66e764b50faba0d5327e912b6d85a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RSR_OE&#160;&#160;&#160;(1 &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Overrun Error </p>

</div>
</div>
<a class="anchor" id="gae017de851d1d1433b4b968b74ed4446b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RSR_PE&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Parity Error </p>

</div>
</div>
<a class="anchor" id="ga6626602aac55324657ffc813e648929f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_9BITADDR_9BITEN&#160;&#160;&#160;(1 &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable 9-bit mode </p>

</div>
</div>
<a class="anchor" id="gaec1129baa25b7a59e3b310414f00cdb8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_9BITADDR_ADDR_MASK&#160;&#160;&#160;(0xFF &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Self-address for 9-bit mode </p>

</div>
</div>
<a class="anchor" id="ga5d450e8bec95b40e6cb5b9fa3c5c251b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_PP_NB&#160;&#160;&#160;(1 &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>9-bit support </p>

</div>
</div>
<a class="anchor" id="ga6f426020f7f410b2cc85a8fd17814189"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_PP_SC&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Smart Card support </p>

</div>
</div>
<h2 class="groupheader">枚举类型说明</h2>
<a class="anchor" id="gabb9ce81df1867ef09b554e02c63f9be5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__uart__defines.html#gabb9ce81df1867ef09b554e02c63f9be5">uart_fifo_rx_trigger_level</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART RX FIFO interrupt trigger levels. </p>
<p>The levels indicate how full the FIFO should be before an interrupt is generated. UART_FIFO_RX_TRIG_3_4 means that an interrupt is triggered when the FIFO is 3/4 full. As the FIFO is 8 elements deep, 1/8 is equal to being triggered by a single character. </p>

</div>
</div>
<a class="anchor" id="gaf79e87f1a6f23cc0501f4d2e3667a848"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__uart__defines.html#gaf79e87f1a6f23cc0501f4d2e3667a848">uart_fifo_tx_trigger_level</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART TX FIFO interrupt trigger levels. </p>
<p>The levels indicate how empty the FIFO should be before an interrupt is generated. Note that this indicates the emptiness of the FIFO and not the fullness. This is somewhat confusing, but it follows the wording of the LM4F120H5QR datasheet.</p>
<p>UART_FIFO_TX_TRIG_3_4 means that an interrupt is triggered when the FIFO is 3/4 empty. As the FIFO is 8 elements deep, 7/8 is equal to being triggered by a single character. </p>

</div>
</div>
<a class="anchor" id="gad02c1455d23262a6dbda84d6053d1f7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__uart__defines.html#gad02c1455d23262a6dbda84d6053d1f7e">uart_interrupt_flag</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART interrupt masks. </p>
<p>These masks can be OR'ed together to specify more than one interrupt. For example, (UART_INT_TXIM | UART_INT_TXIM) specifies both Rx and Tx Interrupt. </p>

</div>
</div>
<h2 class="groupheader">函数说明</h2>
<a class="anchor" id="gab5fd7ee81bc609e4aca33a4b9079611b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_clear_interrupt_flag </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">enum <a class="el" href="group__uart__defines.html#gad02c1455d23262a6dbda84d6053d1f7e">uart_interrupt_flag</a>&#160;</td>
          <td class="paramname"><em>ints</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mark interrupt as serviced. </p>
<p>After an interrupt is services, its flag must be cleared. If the flag is not cleared, then execution will jump back to the start of the ISR after the ISR returns.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ints</td><td>Interrupts which to clear. Any combination of interrupts may be specified by OR'ing then together </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gab9d2f5223bc6f08621e9b6d38f8a4fb9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_clock_from_piosc </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock the UART module from the internal oscillator. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga917d75f562fe93eea7c684756f9f02c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_clock_from_sysclk </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock the UART module from the system clock. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga0167757699a14269e55640b5034ffcbf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_disable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the UART. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gad0ef308eb0c6b5a6009c97b3127d014c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_disable_fifo </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable FIFO for the UART. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga2fdf35d91a90e2452368b0358d942f93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_disable_interrupts </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">enum <a class="el" href="group__uart__defines.html#gad02c1455d23262a6dbda84d6053d1f7e">uart_interrupt_flag</a>&#160;</td>
          <td class="paramname"><em>ints</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Specific UART Interrupts. </p>
<p>Disabe any combination of interrupts. Interrupts may be OR'ed together to disable them with one call. For example, to disable both the RX and CTS interrupts, pass (UART_INT_RX | UART_INT_CTS)</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ints</td><td>Interrupts which to disable. Any combination of interrupts may be specified by OR'ing then together </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga0260bfb6563f9ffde298d76e71265994"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_disable_rx_dma </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the UART Receive DMA. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga6c46b4228c1da4010f8e8d5a66bde0c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_disable_rx_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the UART Receive Interrupt. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga92c430ac58b1716402b67ec2ab3be426"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_disable_tx_dma </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the UART Transmit DMA. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga2d6559da0d940412e88374af5fe8a5dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_disable_tx_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the UART Transmit Interrupt. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gacd6ffe5e9e3f555d07a3af7ee7fdf74a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_enable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the UART. </p>
<p>Enable the UART. The Rx and Tx lines are also enabled.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga01026f3f8ddd0939fd8e291ea3837365"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_enable_fifo </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable FIFO for the UART. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga20cf32aae3969a9b1e857cd1ca145a27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_enable_interrupts </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">enum <a class="el" href="group__uart__defines.html#gad02c1455d23262a6dbda84d6053d1f7e">uart_interrupt_flag</a>&#160;</td>
          <td class="paramname"><em>ints</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Specific UART Interrupts. </p>
<p>Enable any combination of interrupts. Interrupts may be OR'ed together to enable them with one call. For example, to enable both the RX and CTS interrupts, pass (UART_INT_RX | UART_INT_CTS)</p>
<p>Note that the NVIC must be enabled and properly configured for the interrupt to be routed to the CPU.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ints</td><td>Interrupts which to enable. Any combination of interrupts may be specified by OR'ing then together </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga1028a66c1d0794aa79c9f9c3f116f124"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_enable_rx_dma </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the UART Receive DMA. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gac40fe4cd2b2d331d83100e305c2f6f78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_enable_rx_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the UART Receive Interrupt. </p>
<p>Note that the NVIC must be enabled and properly configured for the interrupt to be routed to the CPU.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga8efe31511341bd42f7ed5c60aa4a29a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_enable_tx_dma </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the UART Transmit DMA. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gaab2f52c4fdb9b8ba9e89670e93727ecf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_enable_tx_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the UART Transmit Interrupt. </p>
<p>Note that the NVIC must be enabled and properly configured for the interrupt to be routed to the CPU.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga58e1b434c54c8994d9120194e2b542ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t uart_recv </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART Read a Received Data Word. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>返回</dt><dd>data from the Rx FIFO. </dd></dl>

</div>
</div>
<a class="anchor" id="ga5a7498f353526e8cb9e6c8bc5735d1f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t uart_recv_blocking </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART Read a Received Data Word with Blocking. </p>
<p>Wait until a data word has been received then return the word.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>返回</dt><dd>data from the Rx FIFO. </dd></dl>

</div>
</div>
<a class="anchor" id="ga225444640f9510f126a597004fe3dcfc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_send </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART Send a Data Word. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>data to send. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga2a621068c90e83ee0d9646235dda7ba6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_send_blocking </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART Send Data Word with Blocking. </p>
<p>Blocks until the transmit data FIFO can accept the next data word for transmission.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga5e530a66e67a91f2cb782b9abce0d896"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BEGIN_DECLS void uart_set_baudrate </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baud</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set UART baudrate. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">baud</td><td>Baud rate in bits per second (bps).* </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gadafb5a1c4596fb687bdc99dff191d88f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_set_databits </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>databits</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set UART databits. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">databits</td><td>number of data bits per transmission. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga37814e8f7102ff91e9e73d17ffb0e55a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_set_fifo_trigger_levels </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">enum <a class="el" href="group__uart__defines.html#gabb9ce81df1867ef09b554e02c63f9be5">uart_fifo_rx_trigger_level</a>&#160;</td>
          <td class="paramname"><em>rx_level</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">enum <a class="el" href="group__uart__defines.html#gaf79e87f1a6f23cc0501f4d2e3667a848">uart_fifo_tx_trigger_level</a>&#160;</td>
          <td class="paramname"><em>tx_level</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the FIFO trigger levels. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rx_level</td><td>Trigger level for RX FIFO </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">tx_level</td><td>Trigger level for TX FIFO </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gabc37af12e01b5827d40f5ed7d149076f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_set_flow_control </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">enum uart_flowctl&#160;</td>
          <td class="paramname"><em>flow</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the flow control scheme. </p>
<p>Set the flow control scheme by enabling or disabling RTS and CTS lines. This will only have effect if the given UART supports the RTS and CTS lines.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">flow</td><td>The flow control scheme to use (none, RTS, CTS or both) <br />
 UART_FLOWCTL_RTS &ndash; enable the RTS line <br />
 UART_FLOWCTL_CTS &ndash; enable the CTS line <br />
 UART_FLOWCTL_RTS_CTS &ndash; enable both RTS and CTS lines </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga7b0acac78989b94dab26d92d1b640e05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_set_parity </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">enum uart_parity&#160;</td>
          <td class="paramname"><em>parity</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set UART parity. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">bits</td><td>the requested parity scheme. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gaf3ddb4b6b173fb6cd30139ac67ca62cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_set_stopbits </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>stopbits</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set UART stopbits. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">bits</td><td>the requested number of stopbits, either 1 or 2. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga42ff0fbee0d1b80cc77667c14c3213dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_wait_recv_ready </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART Wait for Received Data Available. </p>
<p>Blocks until the receive data FIFO holds a at least valid received data word.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga9546f62d7bb1695a34748ae418d2ed7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void uart_wait_send_ready </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>uart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART Wait for Transmit Data Buffer Not Full. </p>
<p>Blocks until the transmit data FIFO is not empty and can accept the next data word. <br />
Even if the FIFO is not empty, this function will return as long as there is room for at least one more word.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">uart</td><td>UART block register address base <a class="el" href="group__uart__reg__base.html">UART register base addresses</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
制作者 &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
