# compile vhdl design source files
vhdl xil_defaultlib  "../../../ripple_carry_adder_16bit.srcs/sources_1/new/Ripple_Carry_Adder_16bit.vhd"
vhdl xil_defaultlib  "../../../ripple_carry_adder_16bit.srcs/sim_1/new/ripple_carry_adder_16bit_tb.vhd"

# Do not sort compile order
nosort
