#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x203b340 .scope module, "Mips_tb" "Mips_tb" 2 3;
 .timescale 0 0;
P_0x2000838 .param/str "IM_DATA" 2 36, "../tb/testall.hex";
P_0x2000860 .param/l "N" 2 5, +C4<0100011>;
P_0x2000888 .param/l "NMEM" 2 35, +C4<01000100>;
I0x209dfa0 .island tran;
p0x2b67d157b258 .port I0x209dfa0, L_0x20d7010;
v0x20cfd30_0 .net "addr", 0 0, p0x2b67d157b258; 1 drivers
v0x20cfdb0_0 .var "addr_aux", 17 0;
v0x20cfe30_0 .net "chip_en", 0 0, C4<0>; 1 drivers
v0x20cfeb0_0 .var "clk", 0 0;
RS_0x2b67d157aa48/0/0 .resolv tri, L_0x20d0910, L_0x20d1010, L_0x20d1b30, L_0x20d2210;
RS_0x2b67d157aa48/0/4 .resolv tri, v0x20cb480_0, C4<zzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzz>;
RS_0x2b67d157aa48 .resolv tri, RS_0x2b67d157aa48/0/0, RS_0x2b67d157aa48/0/4, C4<zzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzz>;
v0x20cff30_0 .net8 "data", 15 0, RS_0x2b67d157aa48; 5 drivers
v0x20d0040_0 .net "hb_mask", 0 0, C4<0>; 1 drivers
v0x20d00c0_0 .var/i "i", 31 0;
v0x20d0140_0 .net "lb_mask", 0 0, C4<0>; 1 drivers
v0x20d0210_0 .net "oute", 0 0, C4<0>; 1 drivers
v0x20d02e0_0 .net "reset", 0 0, C4<z>; 0 drivers
v0x20d0360_0 .net "wre", 0 0, L_0x20d17a0; 1 drivers
L_0x20d7010 .part L_0x20d1360, 0, 1;
p0x2b67d157b1c8 .port I0x209dfa0, v0x20cfdb0_0;
 .tranvp 18 1 0, I0x209dfa0, p0x2b67d157b1c8 p0x2b67d157b258;
S_0x20cec00 .scope module, "RAM" "Ram" 2 44, 3 1, S_0x203b340;
 .timescale 0 0;
L_0x20d0860 .functor BUFZ 16, L_0x20d0770, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x20d0af0 .functor AND 1, L_0x20d09b0, L_0x20d0a50, C4<1>, C4<1>;
L_0x20d0c90 .functor AND 1, L_0x20d0af0, L_0x20d0bf0, C4<1>, C4<1>;
L_0x20d13c0 .functor AND 1, L_0x20d1100, L_0x20d1230, C4<1>, C4<1>;
L_0x20d14c0 .functor AND 1, L_0x20d13c0, L_0x20d1420, C4<1>, C4<1>;
v0x20ce8d0_0 .net *"_s0", 15 0, L_0x20d0770; 1 drivers
v0x20cecf0_0 .net *"_s10", 0 0, L_0x20d0af0; 1 drivers
v0x20ced70_0 .net *"_s13", 0 0, L_0x20d0bf0; 1 drivers
v0x20cedf0_0 .net *"_s14", 0 0, L_0x20d0c90; 1 drivers
v0x20cee70_0 .net *"_s17", 7 0, L_0x20d0d90; 1 drivers
v0x20ceef0_0 .net *"_s18", 7 0, C4<zzzzzzzz>; 0 drivers
v0x20cef70_0 .net *"_s20", 7 0, L_0x20d0e80; 1 drivers
v0x20ceff0_0 .net *"_s25", 0 0, L_0x20d1100; 1 drivers
v0x20cf0c0_0 .net *"_s27", 0 0, L_0x20d1230; 1 drivers
v0x20cf140_0 .net *"_s28", 0 0, L_0x20d13c0; 1 drivers
v0x20cf1c0_0 .net *"_s31", 0 0, L_0x20d1420; 1 drivers
v0x20cf240_0 .net *"_s32", 0 0, L_0x20d14c0; 1 drivers
v0x20cf2c0_0 .net *"_s35", 7 0, L_0x20d1570; 1 drivers
v0x20cf360_0 .net *"_s36", 7 0, C4<zzzzzzzz>; 0 drivers
v0x20cf480_0 .net *"_s38", 7 0, L_0x20d1610; 1 drivers
v0x20cf520_0 .net *"_s7", 0 0, L_0x20d09b0; 1 drivers
v0x20cf3e0_0 .net *"_s9", 0 0, L_0x20d0a50; 1 drivers
v0x20cf670_0 .net "addr", 17 0, p0x2b67d157b1c8; 1 drivers
v0x20cf790_0 .alias "chip_en", 0 0, v0x20cfe30_0;
v0x20cf810_0 .var "d", 15 0;
v0x20cf6f0_0 .alias "data", 15 0, v0x20cff30_0;
v0x20cf940_0 .alias "hb_mask", 0 0, v0x20d0040_0;
v0x20cf890_0 .alias "lb_mask", 0 0, v0x20d0140_0;
v0x20cfa80 .array "memory", 262143 0, 15 0;
v0x20cf9c0_0 .alias "oute", 0 0, v0x20d0210_0;
v0x20cfbd0_0 .net "q", 15 0, L_0x20d0860; 1 drivers
v0x20cfb00_0 .alias "wre", 0 0, v0x20d0360_0;
E_0x20b8570/0 .event edge, v0x20cf810_0, v0x20caae0_0, v0x20cf670_0, v0x20cdc50_0;
E_0x20b8570/1 .event edge, v0x20ccb00_0, v0x20ce850_0, v0x20cbff0_0;
E_0x20b8570 .event/or E_0x20b8570/0, E_0x20b8570/1;
L_0x20d0770 .array/port v0x20cfa80, p0x2b67d157b1c8;
L_0x20d0910 .part/pv L_0x20d0e80, 0, 8, 16;
L_0x20d09b0 .reduce/nor C4<0>;
L_0x20d0a50 .reduce/nor C4<0>;
L_0x20d0bf0 .reduce/nor C4<0>;
L_0x20d0d90 .part L_0x20d0860, 0, 8;
L_0x20d0e80 .functor MUXZ 8, C4<zzzzzzzz>, L_0x20d0d90, L_0x20d0c90, C4<>;
L_0x20d1010 .part/pv L_0x20d1610, 8, 8, 16;
L_0x20d1100 .reduce/nor C4<0>;
L_0x20d1230 .reduce/nor C4<0>;
L_0x20d1420 .reduce/nor C4<0>;
L_0x20d1570 .part L_0x20d0860, 8, 8;
L_0x20d1610 .functor MUXZ 8, C4<zzzzzzzz>, L_0x20d1570, L_0x20d14c0, C4<>;
S_0x209a810 .scope module, "MIPS" "Mips" 2 54, 4 8, S_0x203b340;
 .timescale 0 0;
L_0x20d1360 .functor BUFZ 18, v0x20cbcf0_0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_0x20d17a0 .functor BUFZ 1, L_0x20d2e50, C4<0>, C4<0>, C4<0>;
v0x20cbd70_0 .net "addr", 17 0, L_0x20d1360; 1 drivers
v0x20cbff0_0 .alias "chip_en", 0 0, v0x20cfe30_0;
v0x20cc070_0 .net "clock", 0 0, v0x20cfeb0_0; 1 drivers
v0x20cc0f0_0 .var "clock_div", 0 0;
v0x20c3bf0_0 .var/i "contador0", 31 0;
v0x20cc2b0_0 .var/i "contador1", 31 0;
v0x20cc330_0 .alias "data", 15 0, v0x20cff30_0;
v0x20cc400_0 .net "ex_if_stall", 0 0, v0x20c7090_0; 1 drivers
v0x20cc520_0 .net "ex_mem_readmem", 0 0, v0x20c7110_0; 1 drivers
v0x20cc5f0_0 .net "ex_mem_regb", 31 0, v0x20c7190_0; 1 drivers
v0x20cc670_0 .net "ex_mem_regdest", 4 0, v0x20c7210_0; 1 drivers
v0x20cc740_0 .net "ex_mem_selwsource", 0 0, v0x20c7290_0; 1 drivers
v0x20cc810_0 .net "ex_mem_wbvalue", 31 0, v0x20c7310_0; 1 drivers
v0x20cc8e0_0 .net "ex_mem_writemem", 0 0, v0x20c7390_0; 1 drivers
v0x20cca30_0 .net "ex_mem_writereg", 0 0, v0x20c7410_0; 1 drivers
v0x20ccb00_0 .alias "hb_mask", 0 0, v0x20d0040_0;
v0x20cc960_0 .net "id_ex_aluop", 2 0, v0x20c4540_0; 1 drivers
v0x20ccc10_0 .net "id_ex_imedext", 31 0, v0x20c45c0_0; 1 drivers
v0x20ccb80_0 .net "id_ex_readmem", 0 0, v0x20c4840_0; 1 drivers
v0x20ccd30_0 .net "id_ex_rega", 31 0, L_0x20d45f0; 1 drivers
v0x20ccc90_0 .net "id_ex_regb", 31 0, L_0x20d3c70; 1 drivers
v0x20cce60_0 .net "id_ex_regdest", 4 0, v0x20c47c0_0; 1 drivers
v0x20ccdb0_0 .net "id_ex_se", 0 0, v0x20c4940_0; 1 drivers
v0x20ccff0_0 .net "id_ex_selalushift", 0 0, v0x20c4ab0_0; 1 drivers
v0x20ccee0_0 .net "id_ex_selimregb", 0 0, v0x20c4b30_0; 1 drivers
v0x20cd140_0 .net "id_ex_selwsource", 0 0, C4<z>; 0 drivers
v0x20cd070_0 .net "id_ex_shiftamt", 4 0, L_0x20d5370; 1 drivers
v0x20cd2a0_0 .net "id_ex_shiftop", 1 0, v0x20c4d40_0; 1 drivers
v0x20cd1c0_0 .net "id_ex_unsig", 0 0, v0x20c4e10_0; 1 drivers
v0x20cd410_0 .net "id_ex_writemem", 0 0, v0x20c4c00_0; 1 drivers
v0x20cd320_0 .net "id_ex_writeov", 0 0, v0x20c4c80_0; 1 drivers
v0x20cd590_0 .net "id_ex_writereg", 0 0, v0x20c50c0_0; 1 drivers
v0x20cd490_0 .net "id_if_pcimd2ext", 31 0, L_0x20d4650; 1 drivers
v0x20cd510_0 .net "id_if_pcindex", 31 0, L_0x20d4c70; 1 drivers
v0x20cd730_0 .net "id_if_rega", 31 0, L_0x20d3af0; 1 drivers
v0x20cd7b0_0 .net "id_if_selpcsource", 0 0, L_0x20d5890; 1 drivers
v0x20cd610_0 .net "id_if_selpctype", 1 0, C4<zz>; 0 drivers
v0x20cd690_0 .net "id_reg_addra", 4 0, L_0x20d4f80; 1 drivers
v0x20cd970_0 .net "id_reg_addrb", 4 0, L_0x20d5130; 1 drivers
RS_0x2b67d15795d8 .resolv tri, v0x20c1630_0, v0x20c9a00_0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x20cd9f0_0 .net8 "if_id_instruc", 31 0, RS_0x2b67d15795d8; 2 drivers
RS_0x2b67d1579608 .resolv tri, v0x20c1720_0, v0x20c9b20_0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x20cd830_0 .net8 "if_id_nextpc", 31 0, RS_0x2b67d1579608; 2 drivers
v0x20cd8b0_0 .net "if_mc_addr", 17 0, L_0x20d30c0; 1 drivers
v0x20cdbd0_0 .net "if_mc_en", 0 0, C4<z>; 0 drivers
v0x20cdc50_0 .alias "lb_mask", 0 0, v0x20d0140_0;
v0x20cda70_0 .net "mc_if_data", 31 0, v0x20cb610_0; 1 drivers
v0x20cdb40_0 .net "mc_ram_addr", 17 0, v0x20cbcf0_0; 1 drivers
v0x20cde50_0 .net "mc_ram_wre", 0 0, L_0x20d2e50; 1 drivers
v0x20cdf20_0 .net "mem_mc_addr", 17 0, L_0x20d3870; 1 drivers
RS_0x2b67d157a538 .resolv tri, v0x20cb520_0, L_0x20d39c0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x20cdd20_0 .net8 "mem_mc_data", 31 0, RS_0x2b67d157a538; 2 drivers
RS_0x2b67d157a568 .resolv tri, v0x20c9c70_0, L_0x20d36e0, C4<z>, C4<z>;
v0x20ce130_0 .net8 "mem_mc_en", 0 0, RS_0x2b67d157a568; 2 drivers
v0x20cdfa0_0 .net "mem_mc_rw", 0 0, L_0x20d3200; 1 drivers
v0x20ce070_0 .net "mem_wb_regdest", 4 0, v0x20c91d0_0; 1 drivers
v0x20ce360_0 .net "mem_wb_wbvalue", 31 0, v0x20c9100_0; 1 drivers
v0x20ce430_0 .net "mem_wb_writereg", 0 0, v0x20c9330_0; 1 drivers
v0x20ce200_0 .alias "oute", 0 0, v0x20d0210_0;
v0x20ce280_0 .net "reg_id_ass_dataa", 31 0, v0x20b84f0_0; 1 drivers
v0x20ce680_0 .net "reg_id_ass_datab", 31 0, v0x20b85a0_0; 1 drivers
RS_0x2b67d1578738 .resolv tri, v0x20b8720_0, v0x20c0cf0_0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x20ce700_0 .net8 "reg_id_dataa", 31 0, RS_0x2b67d1578738; 2 drivers
RS_0x2b67d1578768 .resolv tri, v0x20b87c0_0, v0x20c0d70_0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x20ce4b0_0 .net8 "reg_id_datab", 31 0, RS_0x2b67d1578768; 2 drivers
v0x20ce530_0 .alias "reset", 0 0, v0x20d02e0_0;
v0x20ce5b0_0 .net "wb_reg_addr", 4 0, L_0x20d71b0; 1 drivers
v0x20ce970_0 .net "wb_reg_data", 31 0, L_0x20d7210; 1 drivers
v0x20ce780_0 .net "wb_reg_en", 0 0, L_0x20d7150; 1 drivers
v0x20ce850_0 .alias "wre", 0 0, v0x20d0360_0;
E_0x209c0e0 .event posedge, v0x20cb340_0;
S_0x20c9f70 .scope module, "MEMCONTROLLER" "MemControler" 4 94, 5 2, S_0x209a810;
 .timescale 0 0;
L_0x20cffb0 .functor NOT 1, L_0x20d2e50, C4<0>, C4<0>, C4<0>;
L_0x20d2c50 .functor AND 1, L_0x20d2b20, C4<z>, C4<1>, C4<1>;
L_0x20d2d50 .functor OR 1, L_0x20d2c50, L_0x20d2cb0, C4<0>, C4<0>;
v0x20cb120_0 .net *"_s3", 0 0, L_0x20d2b20; 1 drivers
v0x20cb1a0_0 .net *"_s4", 0 0, L_0x20d2c50; 1 drivers
v0x20cb220_0 .net *"_s7", 0 0, L_0x20d2cb0; 1 drivers
v0x20cb2a0_0 .net *"_s8", 0 0, L_0x20d2d50; 1 drivers
v0x20cb340_0 .alias "clock", 0 0, v0x20cc070_0;
v0x20cb3e0_0 .var/i "cont", 31 0;
v0x20cb480_0 .var "data1", 15 0;
v0x20cb520_0 .var "data2", 31 0;
v0x20cb610_0 .var "data3", 31 0;
v0x20cb6b0_0 .alias "if_mc_addr", 17 0, v0x20cd8b0_0;
v0x20cb730_0 .alias "if_mc_en", 0 0, v0x20cdbd0_0;
v0x20cb7b0_0 .alias "mc_if_data", 31 0, v0x20cda70_0;
v0x20cb830_0 .alias "mc_ram_addr", 17 0, v0x20cdb40_0;
v0x20cb8b0_0 .alias "mc_ram_data", 15 0, v0x20cff30_0;
v0x20cb9b0_0 .alias "mc_ram_wre", 0 0, v0x20cde50_0;
v0x20cba60_0 .alias "mem_mc_addr", 17 0, v0x20cdf20_0;
v0x20cb930_0 .alias "mem_mc_data", 31 0, v0x20cdd20_0;
v0x20cbbd0_0 .alias "mem_mc_en", 0 0, v0x20ce130_0;
v0x20cbae0_0 .alias "mem_mc_rw", 0 0, v0x20cdfa0_0;
v0x20cbcf0_0 .var "ram_addr", 17 0;
v0x20cbc50_0 .alias "reset", 0 0, v0x20d02e0_0;
v0x20c5b80_0 .var "zero", 0 0;
E_0x20c0a00/0 .event negedge, v0x20b8ad0_0;
E_0x20c0a00/1 .event posedge, v0x20cb340_0;
E_0x20c0a00 .event/or E_0x20c0a00/0, E_0x20c0a00/1;
L_0x20d2b20 .reduce/nor RS_0x2b67d157a568;
L_0x20d2cb0 .reduce/nor L_0x20d3200;
L_0x20d2e50 .reduce/nor L_0x20d2d50;
S_0x20ca060 .scope module, "dut" "Ram" 5 33, 3 1, S_0x20c9f70;
 .timescale 0 0;
L_0x20d1ad0 .functor BUFZ 16, L_0x20d19a0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x20d1da0 .functor AND 1, L_0x20d1bd0, L_0x20d1d00, C4<1>, C4<1>;
L_0x20d1ea0 .functor AND 1, L_0x20d1da0, L_0x20d1e00, C4<1>, C4<1>;
L_0x20d2550 .functor AND 1, L_0x20d23c0, L_0x20d2460, C4<1>, C4<1>;
L_0x20d26f0 .functor AND 1, L_0x20d2550, L_0x20d2650, C4<1>, C4<1>;
v0x20ca150_0 .net *"_s0", 15 0, L_0x20d19a0; 1 drivers
v0x20ca1d0_0 .net *"_s10", 0 0, L_0x20d1da0; 1 drivers
v0x20ca250_0 .net *"_s13", 0 0, L_0x20d1e00; 1 drivers
v0x20ca2d0_0 .net *"_s14", 0 0, L_0x20d1ea0; 1 drivers
v0x20ca350_0 .net *"_s17", 7 0, L_0x20d1f50; 1 drivers
v0x20ca3d0_0 .net *"_s18", 7 0, C4<zzzzzzzz>; 0 drivers
v0x20ca450_0 .net *"_s20", 7 0, L_0x20d2080; 1 drivers
v0x20ca4d0_0 .net *"_s25", 0 0, L_0x20d23c0; 1 drivers
v0x20ca550_0 .net *"_s27", 0 0, L_0x20d2460; 1 drivers
v0x20ca5d0_0 .net *"_s28", 0 0, L_0x20d2550; 1 drivers
v0x20ca650_0 .net *"_s31", 0 0, L_0x20d2650; 1 drivers
v0x20ca6d0_0 .net *"_s32", 0 0, L_0x20d26f0; 1 drivers
v0x20ca750_0 .net *"_s35", 7 0, L_0x20d27f0; 1 drivers
v0x20ca7d0_0 .net *"_s36", 7 0, C4<zzzzzzzz>; 0 drivers
v0x20ca8d0_0 .net *"_s38", 7 0, L_0x20d2900; 1 drivers
v0x20ca950_0 .net *"_s7", 0 0, L_0x20d1bd0; 1 drivers
v0x20ca850_0 .net *"_s9", 0 0, L_0x20d1d00; 1 drivers
v0x20caa60_0 .alias "addr", 17 0, v0x20cdb40_0;
v0x20cab80_0 .net "chip_en", 0 0, v0x20c5b80_0; 1 drivers
v0x20cac00_0 .var "d", 15 0;
v0x20caae0_0 .alias "data", 15 0, v0x20cff30_0;
v0x20cad30_0 .alias "hb_mask", 0 0, v0x20cab80_0;
v0x20cac80_0 .alias "lb_mask", 0 0, v0x20cab80_0;
v0x20cae70 .array "memory", 262143 0, 15 0;
v0x20cadb0_0 .net "oute", 0 0, L_0x20cffb0; 1 drivers
v0x20cafc0_0 .net "q", 15 0, L_0x20d1ad0; 1 drivers
v0x20caef0_0 .alias "wre", 0 0, v0x20cde50_0;
E_0x20c51f0/0 .event edge, v0x20cac00_0, v0x20caae0_0, v0x20caa60_0, v0x20cab80_0;
E_0x20c51f0/1 .event edge, v0x20caef0_0;
E_0x20c51f0 .event/or E_0x20c51f0/0, E_0x20c51f0/1;
L_0x20d19a0 .array/port v0x20cae70, v0x20cbcf0_0;
L_0x20d1b30 .part/pv L_0x20d2080, 0, 8, 16;
L_0x20d1bd0 .reduce/nor v0x20c5b80_0;
L_0x20d1d00 .reduce/nor L_0x20cffb0;
L_0x20d1e00 .reduce/nor v0x20c5b80_0;
L_0x20d1f50 .part L_0x20d1ad0, 0, 8;
L_0x20d2080 .functor MUXZ 8, C4<zzzzzzzz>, L_0x20d1f50, L_0x20d1ea0, C4<>;
L_0x20d2210 .part/pv L_0x20d2900, 8, 8, 16;
L_0x20d23c0 .reduce/nor v0x20c5b80_0;
L_0x20d2460 .reduce/nor L_0x20cffb0;
L_0x20d2650 .reduce/nor v0x20c5b80_0;
L_0x20d27f0 .part L_0x20d1ad0, 8, 8;
L_0x20d2900 .functor MUXZ 8, C4<zzzzzzzz>, L_0x20d27f0, L_0x20d26f0, C4<>;
S_0x20c94a0 .scope module, "FETCH" "Fetch" 4 99, 6 1, S_0x209a810;
 .timescale 0 0;
v0x20c9590_0 .net "clock", 0 0, v0x20cc0f0_0; 1 drivers
v0x20c9610_0 .alias "ex_if_stall", 0 0, v0x20cc400_0;
v0x20c9690_0 .alias "id_if_pcimd2ext", 31 0, v0x20cd490_0;
v0x20c9710_0 .alias "id_if_pcindex", 31 0, v0x20cd510_0;
v0x20c9790_0 .alias "id_if_rega", 31 0, v0x20cd730_0;
v0x20c9860_0 .alias "id_if_selpcsource", 0 0, v0x20cd7b0_0;
v0x20c9930_0 .alias "id_if_selpctype", 1 0, v0x20cd610_0;
v0x20c9a00_0 .var "if_id_instruc", 31 0;
v0x20c9b20_0 .var "if_id_nextpc", 31 0;
v0x20c9bf0_0 .alias "if_mc_addr", 17 0, v0x20cd8b0_0;
v0x20c9c70_0 .var "if_mc_en", 0 0;
v0x20c9cf0_0 .alias "mc_if_data", 31 0, v0x20cda70_0;
v0x20c9d70_0 .var "pc", 31 0;
v0x20c9df0_0 .var "pc_anterior", 31 0;
v0x20c9ef0_0 .alias "reset", 0 0, v0x20d02e0_0;
L_0x20d30c0 .part v0x20c9d70_0, 0, 18;
S_0x20c8170 .scope module, "MEMORY" "Memory" 4 104, 7 1, S_0x209a810;
 .timescale 0 0;
L_0x20d3200 .functor AND 1, L_0x20d3160, C4<z>, C4<1>, C4<1>;
L_0x20d3330 .functor XNOR 1, v0x20c7110_0, C4<1>, C4<0>, C4<0>;
L_0x20d3460 .functor XNOR 1, v0x20c7390_0, C4<1>, C4<0>, C4<0>;
L_0x20d3510 .functor OR 1, L_0x20d3330, L_0x20d3460, C4<0>, C4<0>;
L_0x20d3910 .functor XNOR 1, L_0x20d3200, C4<1>, C4<0>, C4<0>;
v0x20c83e0_0 .net *"_s1", 0 0, L_0x20d3160; 1 drivers
v0x20c8460_0 .net *"_s10", 0 0, L_0x20d3460; 1 drivers
v0x20c84e0_0 .net *"_s12", 0 0, L_0x20d3510; 1 drivers
v0x20c8560_0 .net *"_s14", 0 0, C4<1>; 1 drivers
v0x20c85e0_0 .net *"_s16", 0 0, C4<0>; 1 drivers
v0x20c8660_0 .net *"_s22", 0 0, C4<1>; 1 drivers
v0x20c86e0_0 .net *"_s24", 0 0, L_0x20d3910; 1 drivers
v0x20c8760_0 .net *"_s26", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x20c87e0_0 .net *"_s4", 0 0, C4<1>; 1 drivers
v0x20c8860_0 .net *"_s6", 0 0, L_0x20d3330; 1 drivers
v0x20c88e0_0 .net *"_s8", 0 0, C4<1>; 1 drivers
v0x20c8960_0 .alias "clock", 0 0, v0x20c9590_0;
v0x20c89e0_0 .alias "ex_mem_readmem", 0 0, v0x20cc520_0;
v0x20c8a60_0 .alias "ex_mem_regb", 31 0, v0x20cc5f0_0;
v0x20c8b60_0 .alias "ex_mem_regdest", 4 0, v0x20cc670_0;
v0x20c8be0_0 .alias "ex_mem_selwsource", 0 0, v0x20cc740_0;
v0x20c8ae0_0 .alias "ex_mem_wbvalue", 31 0, v0x20cc810_0;
v0x20c8cf0_0 .alias "ex_mem_writemem", 0 0, v0x20cc8e0_0;
v0x20c8c60_0 .alias "ex_mem_writereg", 0 0, v0x20cca30_0;
v0x20c8e10_0 .net "ex_memread_mem", 0 0, C4<z>; 0 drivers
v0x20c8d70_0 .net "ex_memwritemem", 0 0, C4<z>; 0 drivers
v0x20c8f40_0 .alias "mem_mc_addr", 17 0, v0x20cdf20_0;
v0x20c8e90_0 .alias "mem_mc_data", 31 0, v0x20cdd20_0;
v0x20c9080_0 .alias "mem_mc_en", 0 0, v0x20ce130_0;
v0x20c8fc0_0 .alias "mem_mc_rw", 0 0, v0x20cdfa0_0;
v0x20c91d0_0 .var "mem_wb_regdest", 4 0;
v0x20c9100_0 .var "mem_wb_wbvalue", 31 0;
v0x20c9330_0 .var "mem_wb_writereg", 0 0;
v0x20c9250_0 .alias "reset", 0 0, v0x20d02e0_0;
L_0x20d3160 .reduce/nor C4<z>;
L_0x20d36e0 .functor MUXZ 1, C4<0>, C4<1>, L_0x20d3510, C4<>;
L_0x20d3870 .part v0x20c7310_0, 0, 18;
L_0x20d39c0 .functor MUXZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, v0x20c7190_0, L_0x20d3910, C4<>;
S_0x20c60e0 .scope module, "EXECUTE" "Execute" 4 110, 8 14, S_0x209a810;
 .timescale 0 0;
v0x20c6d50_0 .net "aluout", 31 0, v0x20c6a20_0; 1 drivers
v0x20c6dd0_0 .net "aluov", 0 0, v0x20c6c50_0; 1 drivers
v0x20c6e80_0 .var "b", 31 0;
v0x20c6f30_0 .alias "clock", 0 0, v0x20c9590_0;
v0x20c6fe0_0 .net "compout", 0 0, v0x20c6b20_0; 1 drivers
v0x20c7090_0 .var "ex_if_stall", 0 0;
v0x20c7110_0 .var "ex_mem_readmem", 0 0;
v0x20c7190_0 .var "ex_mem_regb", 31 0;
v0x20c7210_0 .var "ex_mem_regdest", 4 0;
v0x20c7290_0 .var "ex_mem_selwsource", 0 0;
v0x20c7310_0 .var "ex_mem_wbvalue", 31 0;
v0x20c7390_0 .var "ex_mem_writemem", 0 0;
v0x20c7410_0 .var "ex_mem_writereg", 0 0;
v0x20c7490_0 .alias "id_ex_aluop", 2 0, v0x20cc960_0;
v0x20c7620_0 .alias "id_ex_imedext", 31 0, v0x20ccc10_0;
v0x20c76a0_0 .alias "id_ex_readmem", 0 0, v0x20ccb80_0;
v0x20c7510_0 .alias "id_ex_rega", 31 0, v0x20ccd30_0;
v0x20c7840_0 .alias "id_ex_regb", 31 0, v0x20ccc90_0;
v0x20c7960_0 .alias "id_ex_regdest", 4 0, v0x20cce60_0;
v0x20c79e0_0 .alias "id_ex_selalushift", 0 0, v0x20ccff0_0;
v0x20c78c0_0 .alias "id_ex_selimregb", 0 0, v0x20ccee0_0;
v0x20c7b60_0 .alias "id_ex_selwsource", 0 0, v0x20cd140_0;
v0x20c7a60_0 .alias "id_ex_shiftamt", 4 0, v0x20cd070_0;
v0x20c7d30_0 .alias "id_ex_shiftop", 1 0, v0x20cd2a0_0;
v0x20c7e80_0 .alias "id_ex_unsig", 0 0, v0x20cd1c0_0;
v0x20c7f90_0 .alias "id_ex_writemem", 0 0, v0x20cd410_0;
v0x20c7db0_0 .alias "id_ex_writeov", 0 0, v0x20cd320_0;
v0x20c80f0_0 .alias "id_ex_writereg", 0 0, v0x20cd590_0;
v0x20c8010_0 .alias "reset", 0 0, v0x20d02e0_0;
v0x20c8260_0 .net "result", 31 0, v0x20c6730_0; 1 drivers
S_0x20c68b0 .scope module, "ALU" "Alu" 8 101, 9 1, S_0x20c60e0;
 .timescale 0 0;
v0x20c69a0_0 .alias "a", 31 0, v0x20ccd30_0;
v0x20c6a20_0 .var "aluout", 31 0;
v0x20c6aa0_0 .net "b", 31 0, v0x20c6e80_0; 1 drivers
v0x20c6b20_0 .var "compout", 0 0;
v0x20c6bd0_0 .alias "op", 2 0, v0x20cc960_0;
v0x20c6c50_0 .var "overflow", 0 0;
v0x20c6cd0_0 .alias "unsig", 0 0, v0x20cd1c0_0;
E_0x20c6250 .event edge, v0x20b9c30_0, v0x20c6aa0_0, v0x20b9800_0, v0x20b9ab0_0;
S_0x20c6640 .scope module, "SHIFTER" "Shifter" 8 102, 10 1, S_0x20c60e0;
 .timescale 0 0;
v0x20c61d0_0 .alias "in", 31 0, v0x20ccc90_0;
v0x20c6730_0 .var "result", 31 0;
v0x20c67b0_0 .alias "shiftamt", 4 0, v0x20cd070_0;
v0x20c6830_0 .alias "shiftop", 1 0, v0x20cd2a0_0;
S_0x20b90b0 .scope module, "DECODE" "Decode" 4 119, 11 4, S_0x209a810;
 .timescale 0 0;
L_0x20d3af0 .functor BUFZ 32, v0x20b84f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x20d3c70 .functor BUFZ 32, RS_0x2b67d1578768, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x20d45f0 .functor BUFZ 32, RS_0x2b67d1578738, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x20c2a40_0 .net *"_s10", 31 0, L_0x20d4060; 1 drivers
v0x20c2cf0_0 .net *"_s12", 31 0, L_0x20d4370; 1 drivers
v0x20c2d90_0 .net *"_s16", 29 0, L_0x20d4510; 1 drivers
v0x20c2e30_0 .net *"_s18", 1 0, C4<00>; 1 drivers
v0x20c2eb0_0 .net *"_s21", 3 0, L_0x20d4780; 1 drivers
v0x20c2f50_0 .net *"_s23", 25 0, L_0x20d4820; 1 drivers
v0x20c2ff0_0 .net *"_s24", 25 0, L_0x20d49f0; 1 drivers
v0x20c3090_0 .net *"_s26", 23 0, L_0x20d48c0; 1 drivers
v0x20c3130_0 .net *"_s28", 1 0, C4<00>; 1 drivers
v0x20c31d0_0 .net *"_s30", 29 0, L_0x20d4b30; 1 drivers
v0x20c3270_0 .net *"_s35", 1 0, C4<00>; 1 drivers
v0x20c3310_0 .net *"_s44", 1 0, C4<10>; 1 drivers
v0x20c33b0_0 .net *"_s46", 0 0, L_0x20d5450; 1 drivers
v0x20c3450_0 .net *"_s48", 1 0, C4<01>; 1 drivers
v0x20c3570_0 .net *"_s5", 0 0, L_0x20d3d60; 1 drivers
v0x20c3610_0 .net *"_s50", 0 0, L_0x20d5530; 1 drivers
v0x20c34d0_0 .net *"_s52", 0 0, C4<1>; 1 drivers
v0x20c3760_0 .net *"_s54", 0 0, C4<0>; 1 drivers
v0x20c3880_0 .net *"_s56", 0 0, L_0x20d5700; 1 drivers
v0x20c3900_0 .net *"_s6", 15 0, L_0x20d3e90; 1 drivers
v0x20c37e0_0 .net *"_s9", 15 0, L_0x20d3fc0; 1 drivers
v0x20c3a30_0 .net "addrc", 4 0, C4<zzzzz>; 0 drivers
v0x20c3980_0 .net "aluop", 2 0, C4<zzz>; 0 drivers
v0x20c3b70_0 .net "alushift", 0 0, v0x20c24c0_0; 1 drivers
v0x20c3ab0_0 .var "bit_extension", 15 0;
v0x20c3cc0_0 .alias "clock", 0 0, v0x20c9590_0;
v0x20c3e20_0 .net "compop", 2 0, C4<zzz>; 0 drivers
v0x20c3ea0_0 .net "compout", 0 0, v0x20c1f00_0; 1 drivers
v0x20c3d40_0 .net "datac", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x20c4010_0 .net "enc", 0 0, C4<z>; 0 drivers
v0x20c3f20_0 .net "ex_if_stall", 0 0, v0x20ba060_0; 1 drivers
v0x20c4190_0 .net "ex_mem_readmem", 0 0, v0x20ba120_0; 1 drivers
v0x20c4090_0 .net "ex_mem_regb", 31 0, v0x20ba1a0_0; 1 drivers
v0x20c4320_0 .net "ex_mem_regdest", 4 0, v0x20ba220_0; 1 drivers
v0x20c4210_0 .net "ex_mem_selwsource", 0 0, v0x20ba2a0_0; 1 drivers
v0x20c44c0_0 .net "ex_mem_wbvalue", 31 0, v0x20ba320_0; 1 drivers
v0x20c43a0_0 .net "ex_mem_writemem", 0 0, v0x20ba3a0_0; 1 drivers
v0x20c4670_0 .net "ex_mem_writereg", 0 0, v0x20ba4b0_0; 1 drivers
v0x20c4540_0 .var "id_ex_aluop", 2 0;
v0x20c45c0_0 .var "id_ex_imedext", 31 0;
v0x20c4840_0 .var "id_ex_readmem", 0 0;
v0x20c48c0_0 .alias "id_ex_rega", 31 0, v0x20ccd30_0;
v0x20c46f0_0 .alias "id_ex_regb", 31 0, v0x20ccc90_0;
v0x20c47c0_0 .var "id_ex_regdest", 4 0;
v0x20c4ab0_0 .var "id_ex_selalushift", 0 0;
v0x20c4b30_0 .var "id_ex_selimregb", 0 0;
v0x20c4940_0 .var "id_ex_selwsource", 0 0;
v0x20c49f0_0 .alias "id_ex_shiftamt", 4 0, v0x20cd070_0;
v0x20c4d40_0 .var "id_ex_shiftop", 1 0;
v0x20c4e10_0 .var "id_ex_unsig", 0 0;
v0x20c4c00_0 .var "id_ex_writemem", 0 0;
v0x20c4c80_0 .var "id_ex_writeov", 0 0;
v0x20c5040_0 .net "id_ex_writeovi", 0 0, C4<z>; 0 drivers
v0x20c50c0_0 .var "id_ex_writereg", 0 0;
v0x20c4e90_0 .alias "id_if_pcimd2ext", 31 0, v0x20cd490_0;
v0x20c4f40_0 .alias "id_if_pcindex", 31 0, v0x20cd510_0;
v0x20c5310_0 .alias "id_if_rega", 31 0, v0x20cd730_0;
v0x20c5390_0 .alias "id_if_selpcsource", 0 0, v0x20cd7b0_0;
v0x20c5170_0 .alias "id_if_selpctype", 1 0, v0x20cd610_0;
v0x20c5220_0 .alias "id_reg_addra", 4 0, v0x20cd690_0;
v0x20c5600_0 .alias "id_reg_addrb", 4 0, v0x20cd970_0;
v0x20c56d0_0 .alias "if_id_instruc", 31 0, v0x20cd9f0_0;
v0x20c5410_0 .alias "if_id_nextpc", 31 0, v0x20cd830_0;
v0x20c5490_0 .net "if_mc_addr", 17 0, L_0x20d5930; 1 drivers
v0x20c5540_0 .net "if_mc_en", 0 0, v0x20c1860_0; 1 drivers
v0x20c5960_0 .net "mc_if_data", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x20c5780_0 .net "readmem", 0 0, C4<z>; 0 drivers
v0x20c5800_0 .alias "reg_id_ass_dataa", 31 0, v0x20ce280_0;
v0x20c58d0_0 .alias "reg_id_ass_datab", 31 0, v0x20ce680_0;
v0x20c5c60_0 .alias "reg_id_dataa", 31 0, v0x20ce700_0;
v0x20c5a30_0 .alias "reg_id_datab", 31 0, v0x20ce4b0_0;
v0x20c5b00_0 .alias "reset", 0 0, v0x20d02e0_0;
v0x20c5f30_0 .net "rgb", 0 0, v0x20c2600_0; 1 drivers
v0x20c5fb0_0 .net "selbrjumpz", 1 0, C4<zz>; 0 drivers
v0x20c5ce0_0 .net "selregdest", 1 0, v0x20c2740_0; 1 drivers
v0x20c5d60_0 .net "selwsource_helper", 2 0, v0x20c27e0_0; 1 drivers
v0x20c5de0_0 .net "shiftop", 1 0, C4<zz>; 0 drivers
v0x20c5e60_0 .net "unsig", 0 0, C4<z>; 0 drivers
v0x20c62b0_0 .net "writemem", 0 0, C4<z>; 0 drivers
v0x20c6330_0 .net "writeov", 0 0, v0x20c2ae0_0; 1 drivers
v0x20c6030_0 .net "writereg", 0 0, v0x20c2b80_0; 1 drivers
L_0x20d3d60 .part RS_0x2b67d15795d8, 15, 1;
LS_0x20d3e90_0_0 .concat [ 1 1 1 1], L_0x20d3d60, L_0x20d3d60, L_0x20d3d60, L_0x20d3d60;
LS_0x20d3e90_0_4 .concat [ 1 1 1 1], L_0x20d3d60, L_0x20d3d60, L_0x20d3d60, L_0x20d3d60;
LS_0x20d3e90_0_8 .concat [ 1 1 1 1], L_0x20d3d60, L_0x20d3d60, L_0x20d3d60, L_0x20d3d60;
LS_0x20d3e90_0_12 .concat [ 1 1 1 1], L_0x20d3d60, L_0x20d3d60, L_0x20d3d60, L_0x20d3d60;
L_0x20d3e90 .concat [ 4 4 4 4], LS_0x20d3e90_0_0, LS_0x20d3e90_0_4, LS_0x20d3e90_0_8, LS_0x20d3e90_0_12;
L_0x20d3fc0 .part RS_0x2b67d15795d8, 0, 16;
L_0x20d4060 .concat [ 16 16 0 0], L_0x20d3fc0, L_0x20d3e90;
L_0x20d4370 .arith/sum 32, RS_0x2b67d1579608, L_0x20d4060;
L_0x20d4510 .part L_0x20d4370, 0, 30;
L_0x20d4650 .concat [ 2 30 0 0], C4<00>, L_0x20d4510;
L_0x20d4780 .part RS_0x2b67d1579608, 28, 4;
L_0x20d4820 .part RS_0x2b67d15795d8, 0, 26;
L_0x20d48c0 .part L_0x20d4820, 0, 24;
L_0x20d49f0 .concat [ 2 24 0 0], C4<00>, L_0x20d48c0;
L_0x20d4b30 .concat [ 26 4 0 0], L_0x20d49f0, L_0x20d4780;
L_0x20d4c70 .concat [ 30 2 0 0], L_0x20d4b30, C4<00>;
L_0x20d4f80 .part RS_0x2b67d15795d8, 21, 5;
L_0x20d5130 .part RS_0x2b67d15795d8, 16, 5;
L_0x20d5370 .part RS_0x2b67d1578738, 0, 5;
L_0x20d5450 .cmp/eq 2, C4<zz>, C4<10>;
L_0x20d5530 .cmp/eq 2, C4<zz>, C4<01>;
L_0x20d5700 .functor MUXZ 1, C4<0>, C4<1>, L_0x20d5530, C4<>;
L_0x20d5890 .functor MUXZ 1, L_0x20d5700, v0x20c1f00_0, L_0x20d5450, C4<>;
L_0x20d5a80 .part RS_0x2b67d15795d8, 26, 6;
L_0x20d5b20 .part RS_0x2b67d15795d8, 0, 6;
S_0x20c2030 .scope module, "ControlModule" "Control" 11 128, 12 3, S_0x20b90b0;
 .timescale 0 0;
v0x20c2170_0 .var "aluop", 2 0;
v0x20c2230_0 .var "compop", 2 0;
v0x20c22d0_0 .net "fn", 5 0, L_0x20d5b20; 1 drivers
v0x20c2370_0 .net "op", 5 0, L_0x20d5a80; 1 drivers
v0x20c2420_0 .var "readmem", 0 0;
v0x20c24c0_0 .var "selalushift", 0 0;
v0x20c2560_0 .var "selbrjumpz", 1 0;
v0x20c2600_0 .var "selimregb", 0 0;
v0x20c26a0_0 .var "selpctype", 1 0;
v0x20c2740_0 .var "selregdest", 1 0;
v0x20c27e0_0 .var "selwsource", 2 0;
v0x20c2880_0 .var "shiftop", 1 0;
v0x20c2920_0 .var "unsig", 0 0;
v0x20c29c0_0 .var "writemem", 0 0;
v0x20c2ae0_0 .var "writeov", 0 0;
v0x20c2b80_0 .var "writereg", 0 0;
E_0x20c2120 .event edge, v0x20c22d0_0, v0x20c2370_0;
S_0x20c1c50 .scope module, "ComparatorModule" "Comparator" 11 130, 13 1, S_0x20b90b0;
 .timescale 0 0;
v0x20c1d80_0 .alias "a", 31 0, v0x20ce280_0;
v0x20c1e50_0 .alias "b", 31 0, v0x20ce680_0;
v0x20c1f00_0 .var "compout", 0 0;
v0x20c1f80_0 .alias "op", 2 0, v0x20c3e20_0;
E_0x20c1420 .event edge, v0x20b85a0_0, v0x20b84f0_0, v0x20c1f80_0;
S_0x20c1110 .scope module, "FetchModule" "Fetch" 11 132, 6 1, S_0x20b90b0;
 .timescale 0 0;
v0x20c1200_0 .alias "clock", 0 0, v0x20c9590_0;
v0x20c12a0_0 .alias "ex_if_stall", 0 0, v0x20c3f20_0;
v0x20c1320_0 .alias "id_if_pcimd2ext", 31 0, v0x20cd490_0;
v0x20c13a0_0 .alias "id_if_pcindex", 31 0, v0x20cd510_0;
v0x20c1450_0 .alias "id_if_rega", 31 0, v0x20cd730_0;
v0x20c14f0_0 .alias "id_if_selpcsource", 0 0, v0x20cd7b0_0;
v0x20c1590_0 .alias "id_if_selpctype", 1 0, v0x20cd610_0;
v0x20c1630_0 .var "if_id_instruc", 31 0;
v0x20c1720_0 .var "if_id_nextpc", 31 0;
v0x20c17c0_0 .alias "if_mc_addr", 17 0, v0x20c5490_0;
v0x20c1860_0 .var "if_mc_en", 0 0;
v0x20c1900_0 .alias "mc_if_data", 31 0, v0x20c5960_0;
v0x20c1a10_0 .var "pc", 31 0;
v0x20c1ab0_0 .var "pc_anterior", 31 0;
v0x20c1bd0_0 .alias "reset", 0 0, v0x20d02e0_0;
L_0x20d5930 .part v0x20c1a10_0, 0, 18;
S_0x20baf70 .scope module, "RegisterModule" "Registers" 11 134, 14 1, S_0x20b90b0;
 .timescale 0 0;
P_0x20ba0e8 .param/l "number_of_registers" 14 26, +C4<0100000>;
v0x20c08b0_0 .alias "addra", 4 0, v0x20cd690_0;
v0x20c0980_0 .alias "addrb", 4 0, v0x20cd970_0;
v0x20c0a30_0 .alias "addrc", 4 0, v0x20c3a30_0;
v0x20c0ab0_0 .var "ass_dataa", 31 0;
v0x20c0b60_0 .var "ass_datab", 31 0;
v0x20c0be0_0 .alias "clock", 0 0, v0x20c9590_0;
v0x20c0cf0_0 .var "dataa", 31 0;
v0x20c0d70_0 .var "datab", 31 0;
v0x20c0e40_0 .alias "datac", 31 0, v0x20c3d40_0;
v0x20c0ec0_0 .alias "enc", 0 0, v0x20c4010_0;
v0x20c0fa0 .array "registers", 0 31, 31 0;
v0x20c1020_0 .alias "reset", 0 0, v0x20d02e0_0;
S_0x20c05f0 .scope generate, "RST[0]" "RST[0]" 14 66, 14 66, S_0x20baf70;
 .timescale 0 0;
P_0x20c06e8 .param/l "counter" 14 66, +C4<00>;
L_0x20c92d0 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20c07f0_0 .net *"_s1", 0 0, L_0x20c92d0; 1 drivers
E_0x20c07a0 .event negedge, L_0x20c92d0;
S_0x20c0330 .scope generate, "RST[1]" "RST[1]" 14 66, 14 66, S_0x20baf70;
 .timescale 0 0;
P_0x20c0428 .param/l "counter" 14 66, +C4<01>;
L_0x20d4100 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20c0530_0 .net *"_s1", 0 0, L_0x20d4100; 1 drivers
E_0x20c04e0 .event negedge, L_0x20d4100;
S_0x20c0070 .scope generate, "RST[2]" "RST[2]" 14 66, 14 66, S_0x20baf70;
 .timescale 0 0;
P_0x20c0168 .param/l "counter" 14 66, +C4<010>;
L_0x20c8090 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20c0270_0 .net *"_s1", 0 0, L_0x20c8090; 1 drivers
E_0x20c0220 .event negedge, L_0x20c8090;
S_0x20bfdb0 .scope generate, "RST[3]" "RST[3]" 14 66, 14 66, S_0x20baf70;
 .timescale 0 0;
P_0x20bfea8 .param/l "counter" 14 66, +C4<011>;
L_0x20d5cd0 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20bffb0_0 .net *"_s1", 0 0, L_0x20d5cd0; 1 drivers
E_0x20bff60 .event negedge, L_0x20d5cd0;
S_0x20bfaf0 .scope generate, "RST[4]" "RST[4]" 14 66, 14 66, S_0x20baf70;
 .timescale 0 0;
P_0x20bfbe8 .param/l "counter" 14 66, +C4<0100>;
L_0x20d5d30 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20bfcf0_0 .net *"_s1", 0 0, L_0x20d5d30; 1 drivers
E_0x20bfca0 .event negedge, L_0x20d5d30;
S_0x20bf830 .scope generate, "RST[5]" "RST[5]" 14 66, 14 66, S_0x20baf70;
 .timescale 0 0;
P_0x20bf928 .param/l "counter" 14 66, +C4<0101>;
L_0x20d5d90 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20bfa30_0 .net *"_s1", 0 0, L_0x20d5d90; 1 drivers
E_0x20bf9e0 .event negedge, L_0x20d5d90;
S_0x20bf570 .scope generate, "RST[6]" "RST[6]" 14 66, 14 66, S_0x20baf70;
 .timescale 0 0;
P_0x20bf668 .param/l "counter" 14 66, +C4<0110>;
L_0x20cbe20 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20bf770_0 .net *"_s1", 0 0, L_0x20cbe20; 1 drivers
E_0x20bf720 .event negedge, L_0x20cbe20;
S_0x20bf2b0 .scope generate, "RST[7]" "RST[7]" 14 66, 14 66, S_0x20baf70;
 .timescale 0 0;
P_0x20bf3a8 .param/l "counter" 14 66, +C4<0111>;
L_0x20cbeb0 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20bf4b0_0 .net *"_s1", 0 0, L_0x20cbeb0; 1 drivers
E_0x20bf460 .event negedge, L_0x20cbeb0;
S_0x20beff0 .scope generate, "RST[8]" "RST[8]" 14 66, 14 66, S_0x20baf70;
 .timescale 0 0;
P_0x20bf0e8 .param/l "counter" 14 66, +C4<01000>;
L_0x20cc1a0 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20bf1f0_0 .net *"_s1", 0 0, L_0x20cc1a0; 1 drivers
E_0x20bf1a0 .event negedge, L_0x20cc1a0;
S_0x20bed30 .scope generate, "RST[9]" "RST[9]" 14 66, 14 66, S_0x20baf70;
 .timescale 0 0;
P_0x20bee28 .param/l "counter" 14 66, +C4<01001>;
L_0x20cc230 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20bef30_0 .net *"_s1", 0 0, L_0x20cc230; 1 drivers
E_0x20beee0 .event negedge, L_0x20cc230;
S_0x20bea70 .scope generate, "RST[10]" "RST[10]" 14 66, 14 66, S_0x20baf70;
 .timescale 0 0;
P_0x20beb68 .param/l "counter" 14 66, +C4<01010>;
L_0x20d6270 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20bec70_0 .net *"_s1", 0 0, L_0x20d6270; 1 drivers
E_0x20bec20 .event negedge, L_0x20d6270;
S_0x20be7b0 .scope generate, "RST[11]" "RST[11]" 14 66, 14 66, S_0x20baf70;
 .timescale 0 0;
P_0x20be8a8 .param/l "counter" 14 66, +C4<01011>;
L_0x20d6300 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20be9b0_0 .net *"_s1", 0 0, L_0x20d6300; 1 drivers
E_0x20be960 .event negedge, L_0x20d6300;
S_0x20be4f0 .scope generate, "RST[12]" "RST[12]" 14 66, 14 66, S_0x20baf70;
 .timescale 0 0;
P_0x20be5e8 .param/l "counter" 14 66, +C4<01100>;
L_0x20d6390 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20be6f0_0 .net *"_s1", 0 0, L_0x20d6390; 1 drivers
E_0x20be6a0 .event negedge, L_0x20d6390;
S_0x20be230 .scope generate, "RST[13]" "RST[13]" 14 66, 14 66, S_0x20baf70;
 .timescale 0 0;
P_0x20be328 .param/l "counter" 14 66, +C4<01101>;
L_0x20d6420 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20be430_0 .net *"_s1", 0 0, L_0x20d6420; 1 drivers
E_0x20be3e0 .event negedge, L_0x20d6420;
S_0x20bdf70 .scope generate, "RST[14]" "RST[14]" 14 66, 14 66, S_0x20baf70;
 .timescale 0 0;
P_0x20be068 .param/l "counter" 14 66, +C4<01110>;
L_0x20d64b0 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20be170_0 .net *"_s1", 0 0, L_0x20d64b0; 1 drivers
E_0x20be120 .event negedge, L_0x20d64b0;
S_0x20bdcb0 .scope generate, "RST[15]" "RST[15]" 14 66, 14 66, S_0x20baf70;
 .timescale 0 0;
P_0x20bdda8 .param/l "counter" 14 66, +C4<01111>;
L_0x20d6540 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20bdeb0_0 .net *"_s1", 0 0, L_0x20d6540; 1 drivers
E_0x20bde60 .event negedge, L_0x20d6540;
S_0x20bd9f0 .scope generate, "RST[16]" "RST[16]" 14 66, 14 66, S_0x20baf70;
 .timescale 0 0;
P_0x20bdae8 .param/l "counter" 14 66, +C4<010000>;
L_0x20d65d0 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20bdbf0_0 .net *"_s1", 0 0, L_0x20d65d0; 1 drivers
E_0x20bdba0 .event negedge, L_0x20d65d0;
S_0x20bd730 .scope generate, "RST[17]" "RST[17]" 14 66, 14 66, S_0x20baf70;
 .timescale 0 0;
P_0x20bd828 .param/l "counter" 14 66, +C4<010001>;
L_0x20d6660 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20bd930_0 .net *"_s1", 0 0, L_0x20d6660; 1 drivers
E_0x20bd8e0 .event negedge, L_0x20d6660;
S_0x20bd470 .scope generate, "RST[18]" "RST[18]" 14 66, 14 66, S_0x20baf70;
 .timescale 0 0;
P_0x20bd568 .param/l "counter" 14 66, +C4<010010>;
L_0x20d66f0 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20bd670_0 .net *"_s1", 0 0, L_0x20d66f0; 1 drivers
E_0x20bd620 .event negedge, L_0x20d66f0;
S_0x20bd1b0 .scope generate, "RST[19]" "RST[19]" 14 66, 14 66, S_0x20baf70;
 .timescale 0 0;
P_0x20bd2a8 .param/l "counter" 14 66, +C4<010011>;
L_0x20d6780 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20bd3b0_0 .net *"_s1", 0 0, L_0x20d6780; 1 drivers
E_0x20bd360 .event negedge, L_0x20d6780;
S_0x20bcfe0 .scope generate, "RST[20]" "RST[20]" 14 66, 14 66, S_0x20baf70;
 .timescale 0 0;
P_0x20b89d8 .param/l "counter" 14 66, +C4<010100>;
L_0x20d6810 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20bd0f0_0 .net *"_s1", 0 0, L_0x20d6810; 1 drivers
E_0x20ba460 .event negedge, L_0x20d6810;
S_0x20bcd40 .scope generate, "RST[21]" "RST[21]" 14 66, 14 66, S_0x20baf70;
 .timescale 0 0;
P_0x20bce38 .param/l "counter" 14 66, +C4<010101>;
L_0x20d68a0 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20bcf40_0 .net *"_s1", 0 0, L_0x20d68a0; 1 drivers
E_0x20bcef0 .event negedge, L_0x20d68a0;
S_0x20bca80 .scope generate, "RST[22]" "RST[22]" 14 66, 14 66, S_0x20baf70;
 .timescale 0 0;
P_0x20bcb78 .param/l "counter" 14 66, +C4<010110>;
L_0x20d4e80 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20bcc80_0 .net *"_s1", 0 0, L_0x20d4e80; 1 drivers
E_0x20bcc30 .event negedge, L_0x20d4e80;
S_0x20bc7c0 .scope generate, "RST[23]" "RST[23]" 14 66, 14 66, S_0x20baf70;
 .timescale 0 0;
P_0x20bc8b8 .param/l "counter" 14 66, +C4<010111>;
L_0x20d4410 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20bc9c0_0 .net *"_s1", 0 0, L_0x20d4410; 1 drivers
E_0x20bc970 .event negedge, L_0x20d4410;
S_0x20bc500 .scope generate, "RST[24]" "RST[24]" 14 66, 14 66, S_0x20baf70;
 .timescale 0 0;
P_0x20bc5f8 .param/l "counter" 14 66, +C4<011000>;
L_0x20d50b0 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20bc700_0 .net *"_s1", 0 0, L_0x20d50b0; 1 drivers
E_0x20bc6b0 .event negedge, L_0x20d50b0;
S_0x20bc240 .scope generate, "RST[25]" "RST[25]" 14 66, 14 66, S_0x20baf70;
 .timescale 0 0;
P_0x20bc338 .param/l "counter" 14 66, +C4<011001>;
L_0x20d5df0 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20bc440_0 .net *"_s1", 0 0, L_0x20d5df0; 1 drivers
E_0x20bc3f0 .event negedge, L_0x20d5df0;
S_0x20bbf80 .scope generate, "RST[26]" "RST[26]" 14 66, 14 66, S_0x20baf70;
 .timescale 0 0;
P_0x20bc078 .param/l "counter" 14 66, +C4<011010>;
L_0x20d5e80 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20bc180_0 .net *"_s1", 0 0, L_0x20d5e80; 1 drivers
E_0x20bc130 .event negedge, L_0x20d5e80;
S_0x20bbcc0 .scope generate, "RST[27]" "RST[27]" 14 66, 14 66, S_0x20baf70;
 .timescale 0 0;
P_0x20bbdb8 .param/l "counter" 14 66, +C4<011011>;
L_0x20d5f10 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20bbec0_0 .net *"_s1", 0 0, L_0x20d5f10; 1 drivers
E_0x20bbe70 .event negedge, L_0x20d5f10;
S_0x20bba00 .scope generate, "RST[28]" "RST[28]" 14 66, 14 66, S_0x20baf70;
 .timescale 0 0;
P_0x20bbaf8 .param/l "counter" 14 66, +C4<011100>;
L_0x20d5fa0 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20bbc00_0 .net *"_s1", 0 0, L_0x20d5fa0; 1 drivers
E_0x20bbbb0 .event negedge, L_0x20d5fa0;
S_0x20bb740 .scope generate, "RST[29]" "RST[29]" 14 66, 14 66, S_0x20baf70;
 .timescale 0 0;
P_0x20bb838 .param/l "counter" 14 66, +C4<011101>;
L_0x20d6060 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20bb940_0 .net *"_s1", 0 0, L_0x20d6060; 1 drivers
E_0x20bb8f0 .event negedge, L_0x20d6060;
S_0x20bb480 .scope generate, "RST[30]" "RST[30]" 14 66, 14 66, S_0x20baf70;
 .timescale 0 0;
P_0x20bb578 .param/l "counter" 14 66, +C4<011110>;
L_0x20d60f0 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20bb680_0 .net *"_s1", 0 0, L_0x20d60f0; 1 drivers
E_0x20bb630 .event negedge, L_0x20d60f0;
S_0x20bb210 .scope generate, "RST[31]" "RST[31]" 14 66, 14 66, S_0x20baf70;
 .timescale 0 0;
P_0x20bb308 .param/l "counter" 14 66, +C4<011111>;
L_0x20d6180 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20bb3c0_0 .net *"_s1", 0 0, L_0x20d6180; 1 drivers
E_0x20bb1e0 .event negedge, L_0x20d6180;
S_0x20b91a0 .scope module, "ExecuteModule" "Execute" 11 136, 8 14, S_0x20b90b0;
 .timescale 0 0;
v0x20b9cd0_0 .net "aluout", 31 0, v0x20b98c0_0; 1 drivers
v0x20b9d70_0 .net "aluov", 0 0, v0x20b9b50_0; 1 drivers
v0x20b9e20_0 .var "b", 31 0;
v0x20b9ed0_0 .alias "clock", 0 0, v0x20c9590_0;
v0x20b9fb0_0 .net "compout", 0 0, v0x20b9a00_0; 1 drivers
v0x20ba060_0 .var "ex_if_stall", 0 0;
v0x20ba120_0 .var "ex_mem_readmem", 0 0;
v0x20ba1a0_0 .var "ex_mem_regb", 31 0;
v0x20ba220_0 .var "ex_mem_regdest", 4 0;
v0x20ba2a0_0 .var "ex_mem_selwsource", 0 0;
v0x20ba320_0 .var "ex_mem_wbvalue", 31 0;
v0x20ba3a0_0 .var "ex_mem_writemem", 0 0;
v0x20ba4b0_0 .var "ex_mem_writereg", 0 0;
v0x20ba550_0 .alias "id_ex_aluop", 2 0, v0x20cc960_0;
v0x20ba650_0 .alias "id_ex_imedext", 31 0, v0x20ccc10_0;
v0x20ba6d0_0 .alias "id_ex_readmem", 0 0, v0x20ccb80_0;
v0x20ba5d0_0 .alias "id_ex_rega", 31 0, v0x20ccd30_0;
v0x20ba830_0 .alias "id_ex_regb", 31 0, v0x20ccc90_0;
v0x20ba950_0 .alias "id_ex_regdest", 4 0, v0x20cce60_0;
v0x20ba9d0_0 .alias "id_ex_selalushift", 0 0, v0x20ccff0_0;
v0x20ba8b0_0 .alias "id_ex_selimregb", 0 0, v0x20ccee0_0;
v0x20bab00_0 .alias "id_ex_selwsource", 0 0, v0x20ccdb0_0;
v0x20baa50_0 .alias "id_ex_shiftamt", 4 0, v0x20cd070_0;
v0x20bac40_0 .alias "id_ex_shiftop", 1 0, v0x20cd2a0_0;
v0x20bab80_0 .alias "id_ex_unsig", 0 0, v0x20cd1c0_0;
v0x20bad90_0 .alias "id_ex_writemem", 0 0, v0x20cd410_0;
v0x20bacc0_0 .alias "id_ex_writeov", 0 0, v0x20c5040_0;
v0x20baef0_0 .alias "id_ex_writereg", 0 0, v0x20cd590_0;
v0x20bae10_0 .alias "reset", 0 0, v0x20d02e0_0;
v0x20bb060_0 .net "result", 31 0, v0x20b94a0_0; 1 drivers
E_0x20b9290/0 .event negedge, v0x20b8ad0_0;
E_0x20b9290/1 .event posedge, v0x20b8640_0;
E_0x20b9290 .event/or E_0x20b9290/0, E_0x20b9290/1;
S_0x20b9690 .scope module, "ALU" "Alu" 8 101, 9 1, S_0x20b91a0;
 .timescale 0 0;
v0x20b9800_0 .alias "a", 31 0, v0x20ccd30_0;
v0x20b98c0_0 .var "aluout", 31 0;
v0x20b9960_0 .net "b", 31 0, v0x20b9e20_0; 1 drivers
v0x20b9a00_0 .var "compout", 0 0;
v0x20b9ab0_0 .alias "op", 2 0, v0x20cc960_0;
v0x20b9b50_0 .var "overflow", 0 0;
v0x20b9c30_0 .alias "unsig", 0 0, v0x20cd1c0_0;
E_0x20b9780 .event edge, v0x20b9c30_0, v0x20b9960_0, v0x20b9800_0, v0x20b9ab0_0;
S_0x20b92c0 .scope module, "SHIFTER" "Shifter" 8 102, 10 1, S_0x20b91a0;
 .timescale 0 0;
v0x20b93e0_0 .alias "in", 31 0, v0x20ccc90_0;
v0x20b94a0_0 .var "result", 31 0;
v0x20b9540_0 .alias "shiftamt", 4 0, v0x20cd070_0;
v0x20b95e0_0 .alias "shiftop", 1 0, v0x20cd2a0_0;
E_0x20b93b0 .event edge, v0x20b95e0_0, v0x20b9540_0, v0x20b93e0_0;
S_0x20b8be0 .scope module, "WRITEBACK" "Writeback" 4 130, 15 1, S_0x209a810;
 .timescale 0 0;
L_0x20d7150 .functor BUFZ 1, v0x20c9330_0, C4<0>, C4<0>, C4<0>;
L_0x20d71b0 .functor BUFZ 5, v0x20c91d0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x20d7210 .functor BUFZ 32, v0x20c9100_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x20b8cd0_0 .alias "mem_wb_regdest", 4 0, v0x20ce070_0;
v0x20b8d90_0 .alias "mem_wb_wbvalue", 31 0, v0x20ce360_0;
v0x20b8e30_0 .alias "mem_wb_writereg", 0 0, v0x20ce430_0;
v0x20b8ed0_0 .alias "wb_reg_addr", 4 0, v0x20ce5b0_0;
v0x20b8f80_0 .alias "wb_reg_data", 31 0, v0x20ce970_0;
v0x20b9030_0 .alias "wb_reg_en", 0 0, v0x20ce780_0;
S_0x203a350 .scope module, "REGISTERS" "Registers" 4 133, 14 1, S_0x209a810;
 .timescale 0 0;
P_0x203b468 .param/l "number_of_registers" 14 26, +C4<0100000>;
v0x20b82f0_0 .alias "addra", 4 0, v0x20cd690_0;
v0x20b83b0_0 .alias "addrb", 4 0, v0x20cd970_0;
v0x20b8450_0 .alias "addrc", 4 0, v0x20ce5b0_0;
v0x20b84f0_0 .var "ass_dataa", 31 0;
v0x20b85a0_0 .var "ass_datab", 31 0;
v0x20b8640_0 .alias "clock", 0 0, v0x20c9590_0;
v0x20b8720_0 .var "dataa", 31 0;
v0x20b87c0_0 .var "datab", 31 0;
v0x20b88b0_0 .alias "datac", 31 0, v0x20ce970_0;
v0x20b8950_0 .alias "enc", 0 0, v0x20ce780_0;
v0x20b8a50 .array "registers", 0 31, 31 0;
v0x20b8ad0_0 .alias "reset", 0 0, v0x20d02e0_0;
E_0x2046510 .event edge, v0x20b83b0_0;
E_0x204ab20 .event edge, v0x20b82f0_0;
E_0x2051780 .event posedge, v0x20b8640_0;
S_0x20b8030 .scope generate, "RST[0]" "RST[0]" 14 66, 14 66, S_0x203a350;
 .timescale 0 0;
P_0x20b8128 .param/l "counter" 14 66, +C4<00>;
L_0x20d7270 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20b8230_0 .net *"_s1", 0 0, L_0x20d7270; 1 drivers
E_0x20b81e0 .event negedge, L_0x20d7270;
S_0x20b7d70 .scope generate, "RST[1]" "RST[1]" 14 66, 14 66, S_0x203a350;
 .timescale 0 0;
P_0x20b7e68 .param/l "counter" 14 66, +C4<01>;
L_0x20d72d0 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20b7f70_0 .net *"_s1", 0 0, L_0x20d72d0; 1 drivers
E_0x20b7f20 .event negedge, L_0x20d72d0;
S_0x20b7ab0 .scope generate, "RST[2]" "RST[2]" 14 66, 14 66, S_0x203a350;
 .timescale 0 0;
P_0x20b7ba8 .param/l "counter" 14 66, +C4<010>;
L_0x20d7380 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20b7cb0_0 .net *"_s1", 0 0, L_0x20d7380; 1 drivers
E_0x20b7c60 .event negedge, L_0x20d7380;
S_0x20b77f0 .scope generate, "RST[3]" "RST[3]" 14 66, 14 66, S_0x203a350;
 .timescale 0 0;
P_0x20b78e8 .param/l "counter" 14 66, +C4<011>;
L_0x20d7430 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20b79f0_0 .net *"_s1", 0 0, L_0x20d7430; 1 drivers
E_0x20b79a0 .event negedge, L_0x20d7430;
S_0x20b7530 .scope generate, "RST[4]" "RST[4]" 14 66, 14 66, S_0x203a350;
 .timescale 0 0;
P_0x20b7628 .param/l "counter" 14 66, +C4<0100>;
L_0x20d74e0 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20b7730_0 .net *"_s1", 0 0, L_0x20d74e0; 1 drivers
E_0x20b76e0 .event negedge, L_0x20d74e0;
S_0x20b7270 .scope generate, "RST[5]" "RST[5]" 14 66, 14 66, S_0x203a350;
 .timescale 0 0;
P_0x20b7368 .param/l "counter" 14 66, +C4<0101>;
L_0x20d7590 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20b7470_0 .net *"_s1", 0 0, L_0x20d7590; 1 drivers
E_0x20b7420 .event negedge, L_0x20d7590;
S_0x20b6fb0 .scope generate, "RST[6]" "RST[6]" 14 66, 14 66, S_0x203a350;
 .timescale 0 0;
P_0x20b70a8 .param/l "counter" 14 66, +C4<0110>;
L_0x20d7640 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20b71b0_0 .net *"_s1", 0 0, L_0x20d7640; 1 drivers
E_0x20b7160 .event negedge, L_0x20d7640;
S_0x20b6cf0 .scope generate, "RST[7]" "RST[7]" 14 66, 14 66, S_0x203a350;
 .timescale 0 0;
P_0x20b6de8 .param/l "counter" 14 66, +C4<0111>;
L_0x20d76f0 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20b6ef0_0 .net *"_s1", 0 0, L_0x20d76f0; 1 drivers
E_0x20b6ea0 .event negedge, L_0x20d76f0;
S_0x20b6a30 .scope generate, "RST[8]" "RST[8]" 14 66, 14 66, S_0x203a350;
 .timescale 0 0;
P_0x20b6b28 .param/l "counter" 14 66, +C4<01000>;
L_0x20d77a0 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20b6c30_0 .net *"_s1", 0 0, L_0x20d77a0; 1 drivers
E_0x20b6be0 .event negedge, L_0x20d77a0;
S_0x20b6770 .scope generate, "RST[9]" "RST[9]" 14 66, 14 66, S_0x203a350;
 .timescale 0 0;
P_0x20b6868 .param/l "counter" 14 66, +C4<01001>;
L_0x20d7850 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20b6970_0 .net *"_s1", 0 0, L_0x20d7850; 1 drivers
E_0x20b6920 .event negedge, L_0x20d7850;
S_0x20b64b0 .scope generate, "RST[10]" "RST[10]" 14 66, 14 66, S_0x203a350;
 .timescale 0 0;
P_0x20b65a8 .param/l "counter" 14 66, +C4<01010>;
L_0x20d7900 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20b66b0_0 .net *"_s1", 0 0, L_0x20d7900; 1 drivers
E_0x20b6660 .event negedge, L_0x20d7900;
S_0x20b61f0 .scope generate, "RST[11]" "RST[11]" 14 66, 14 66, S_0x203a350;
 .timescale 0 0;
P_0x20b62e8 .param/l "counter" 14 66, +C4<01011>;
L_0x20d79b0 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20b63f0_0 .net *"_s1", 0 0, L_0x20d79b0; 1 drivers
E_0x20b63a0 .event negedge, L_0x20d79b0;
S_0x20b5f30 .scope generate, "RST[12]" "RST[12]" 14 66, 14 66, S_0x203a350;
 .timescale 0 0;
P_0x20b6028 .param/l "counter" 14 66, +C4<01100>;
L_0x20d7a60 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20b6130_0 .net *"_s1", 0 0, L_0x20d7a60; 1 drivers
E_0x20b60e0 .event negedge, L_0x20d7a60;
S_0x20b5c70 .scope generate, "RST[13]" "RST[13]" 14 66, 14 66, S_0x203a350;
 .timescale 0 0;
P_0x20b5d68 .param/l "counter" 14 66, +C4<01101>;
L_0x20d7b10 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20b5e70_0 .net *"_s1", 0 0, L_0x20d7b10; 1 drivers
E_0x20b5e20 .event negedge, L_0x20d7b10;
S_0x20b59b0 .scope generate, "RST[14]" "RST[14]" 14 66, 14 66, S_0x203a350;
 .timescale 0 0;
P_0x20b5aa8 .param/l "counter" 14 66, +C4<01110>;
L_0x20d7bc0 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20b5bb0_0 .net *"_s1", 0 0, L_0x20d7bc0; 1 drivers
E_0x20b5b60 .event negedge, L_0x20d7bc0;
S_0x20b56f0 .scope generate, "RST[15]" "RST[15]" 14 66, 14 66, S_0x203a350;
 .timescale 0 0;
P_0x20b57e8 .param/l "counter" 14 66, +C4<01111>;
L_0x20d7c70 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20b58f0_0 .net *"_s1", 0 0, L_0x20d7c70; 1 drivers
E_0x20b58a0 .event negedge, L_0x20d7c70;
S_0x20b5430 .scope generate, "RST[16]" "RST[16]" 14 66, 14 66, S_0x203a350;
 .timescale 0 0;
P_0x20b5528 .param/l "counter" 14 66, +C4<010000>;
L_0x20d7d20 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20b5630_0 .net *"_s1", 0 0, L_0x20d7d20; 1 drivers
E_0x20b55e0 .event negedge, L_0x20d7d20;
S_0x20b5170 .scope generate, "RST[17]" "RST[17]" 14 66, 14 66, S_0x203a350;
 .timescale 0 0;
P_0x20b5268 .param/l "counter" 14 66, +C4<010001>;
L_0x20d7dd0 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20b5370_0 .net *"_s1", 0 0, L_0x20d7dd0; 1 drivers
E_0x20b5320 .event negedge, L_0x20d7dd0;
S_0x20b4eb0 .scope generate, "RST[18]" "RST[18]" 14 66, 14 66, S_0x203a350;
 .timescale 0 0;
P_0x20b4fa8 .param/l "counter" 14 66, +C4<010010>;
L_0x20d7e80 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20b50b0_0 .net *"_s1", 0 0, L_0x20d7e80; 1 drivers
E_0x20b5060 .event negedge, L_0x20d7e80;
S_0x20b4bf0 .scope generate, "RST[19]" "RST[19]" 14 66, 14 66, S_0x203a350;
 .timescale 0 0;
P_0x20b4ce8 .param/l "counter" 14 66, +C4<010011>;
L_0x20d7f30 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20b4df0_0 .net *"_s1", 0 0, L_0x20d7f30; 1 drivers
E_0x20b4da0 .event negedge, L_0x20d7f30;
S_0x20b4930 .scope generate, "RST[20]" "RST[20]" 14 66, 14 66, S_0x203a350;
 .timescale 0 0;
P_0x20b4a28 .param/l "counter" 14 66, +C4<010100>;
L_0x20d7fe0 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20b4b30_0 .net *"_s1", 0 0, L_0x20d7fe0; 1 drivers
E_0x20b4ae0 .event negedge, L_0x20d7fe0;
S_0x20b4670 .scope generate, "RST[21]" "RST[21]" 14 66, 14 66, S_0x203a350;
 .timescale 0 0;
P_0x20b4768 .param/l "counter" 14 66, +C4<010101>;
L_0x20d8090 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20b4870_0 .net *"_s1", 0 0, L_0x20d8090; 1 drivers
E_0x20b4820 .event negedge, L_0x20d8090;
S_0x20b43b0 .scope generate, "RST[22]" "RST[22]" 14 66, 14 66, S_0x203a350;
 .timescale 0 0;
P_0x20b44a8 .param/l "counter" 14 66, +C4<010110>;
L_0x20d6930 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20b45b0_0 .net *"_s1", 0 0, L_0x20d6930; 1 drivers
E_0x20b4560 .event negedge, L_0x20d6930;
S_0x20b40f0 .scope generate, "RST[23]" "RST[23]" 14 66, 14 66, S_0x203a350;
 .timescale 0 0;
P_0x20b41e8 .param/l "counter" 14 66, +C4<010111>;
L_0x20d69e0 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20b42f0_0 .net *"_s1", 0 0, L_0x20d69e0; 1 drivers
E_0x20b42a0 .event negedge, L_0x20d69e0;
S_0x20b3e30 .scope generate, "RST[24]" "RST[24]" 14 66, 14 66, S_0x203a350;
 .timescale 0 0;
P_0x20b3f28 .param/l "counter" 14 66, +C4<011000>;
L_0x20d6a90 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20b4030_0 .net *"_s1", 0 0, L_0x20d6a90; 1 drivers
E_0x20b3fe0 .event negedge, L_0x20d6a90;
S_0x20b3b70 .scope generate, "RST[25]" "RST[25]" 14 66, 14 66, S_0x203a350;
 .timescale 0 0;
P_0x20b3c68 .param/l "counter" 14 66, +C4<011001>;
L_0x20d6b40 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20b3d70_0 .net *"_s1", 0 0, L_0x20d6b40; 1 drivers
E_0x20b3d20 .event negedge, L_0x20d6b40;
S_0x20b38b0 .scope generate, "RST[26]" "RST[26]" 14 66, 14 66, S_0x203a350;
 .timescale 0 0;
P_0x20b39a8 .param/l "counter" 14 66, +C4<011010>;
L_0x20d6bf0 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20b3ab0_0 .net *"_s1", 0 0, L_0x20d6bf0; 1 drivers
E_0x20b3a60 .event negedge, L_0x20d6bf0;
S_0x20b35f0 .scope generate, "RST[27]" "RST[27]" 14 66, 14 66, S_0x203a350;
 .timescale 0 0;
P_0x20b36e8 .param/l "counter" 14 66, +C4<011011>;
L_0x20d6ca0 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20b37f0_0 .net *"_s1", 0 0, L_0x20d6ca0; 1 drivers
E_0x20b37a0 .event negedge, L_0x20d6ca0;
S_0x20b3330 .scope generate, "RST[28]" "RST[28]" 14 66, 14 66, S_0x203a350;
 .timescale 0 0;
P_0x20b3428 .param/l "counter" 14 66, +C4<011100>;
L_0x20d6d50 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20b3530_0 .net *"_s1", 0 0, L_0x20d6d50; 1 drivers
E_0x20b34e0 .event negedge, L_0x20d6d50;
S_0x20b3070 .scope generate, "RST[29]" "RST[29]" 14 66, 14 66, S_0x203a350;
 .timescale 0 0;
P_0x20b3168 .param/l "counter" 14 66, +C4<011101>;
L_0x20d6e00 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20b3270_0 .net *"_s1", 0 0, L_0x20d6e00; 1 drivers
E_0x20b3220 .event negedge, L_0x20d6e00;
S_0x20b2db0 .scope generate, "RST[30]" "RST[30]" 14 66, 14 66, S_0x203a350;
 .timescale 0 0;
P_0x20b2ea8 .param/l "counter" 14 66, +C4<011110>;
L_0x20d6eb0 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x20b2fb0_0 .net *"_s1", 0 0, L_0x20d6eb0; 1 drivers
E_0x20b2f60 .event negedge, L_0x20d6eb0;
S_0x203abf0 .scope generate, "RST[31]" "RST[31]" 14 66, 14 66, S_0x203a350;
 .timescale 0 0;
P_0x20554d8 .param/l "counter" 14 66, +C4<011111>;
L_0x20d6f60 .functor AND 1, v0x20cc0f0_0, C4<z>, C4<1>, C4<1>;
v0x2039b60_0 .net *"_s1", 0 0, L_0x20d6f60; 1 drivers
E_0x204f4f0 .event negedge, L_0x20d6f60;
S_0x203b0a0 .scope module, "im" "im" 16 27;
 .timescale 0 0;
P_0x206e718 .param/str "IM_DATA" 16 34, "../tb/testall.hex";
P_0x206e740 .param/l "NMEM" 16 32, +C4<0100010>;
L_0x20d9330 .functor BUFZ 32, L_0x20d9180, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x20d0430_0 .net *"_s0", 31 0, L_0x20d9180; 1 drivers
v0x20d04b0_0 .net *"_s3", 6 0, L_0x20d9240; 1 drivers
v0x20d0530_0 .net "addr", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x20d05b0_0 .net "clk", 0 0, C4<z>; 0 drivers
v0x20d0630_0 .net "data", 31 0, L_0x20d9330; 1 drivers
v0x20d06d0 .array "mem", 34 0, 31 0;
L_0x20d9180 .array/port v0x20d06d0, L_0x20d9240;
L_0x20d9240 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 2, 7;
    .scope S_0x20cec00;
T_0 ;
    %wait E_0x20b8570;
    %load/v 8, v0x20cf790_0, 1;
    %inv 8, 1;
    %load/v 9, v0x20cfb00_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/getv 3, v0x20cf670_0;
    %load/av 8, v0x20cfa80, 16;
    %set/v v0x20cf810_0, 8, 16;
    %load/v 8, v0x20cf940_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_0.2, 8;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.4, 4;
    %load/x1p 8, v0x20cf6f0_0, 8;
    %jmp T_0.5;
T_0.4 ;
    %mov 8, 2, 8;
T_0.5 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %set/x0 v0x20cf810_0, 8, 8;
T_0.2 ;
    %load/v 8, v0x20cf890_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_0.6, 8;
    %load/v 8, v0x20cf6f0_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 0, 0;
    %set/x0 v0x20cf810_0, 8, 8;
T_0.6 ;
    %load/v 8, v0x20cf810_0, 16;
    %ix/getv 3, v0x20cf670_0;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v0x20cfa80, 8, 16;
t_0 ;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x20ca060;
T_1 ;
    %wait E_0x20c51f0;
    %load/v 8, v0x20cab80_0, 1;
    %inv 8, 1;
    %load/v 9, v0x20caef0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.0, 8;
    %ix/getv 3, v0x20caa60_0;
    %load/av 8, v0x20cae70, 16;
    %set/v v0x20cac00_0, 8, 16;
    %load/v 8, v0x20cad30_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_1.2, 8;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.4, 4;
    %load/x1p 8, v0x20caae0_0, 8;
    %jmp T_1.5;
T_1.4 ;
    %mov 8, 2, 8;
T_1.5 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 8, 0;
    %set/x0 v0x20cac00_0, 8, 8;
T_1.2 ;
    %load/v 8, v0x20cac80_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_1.6, 8;
    %load/v 8, v0x20caae0_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 0, 0;
    %set/x0 v0x20cac00_0, 8, 8;
T_1.6 ;
    %load/v 8, v0x20cac00_0, 16;
    %ix/getv 3, v0x20caa60_0;
   %jmp/1 t_1, 4;
   %ix/load 1, 0, 0;
   %set/av v0x20cae70, 8, 16;
t_1 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x20c9f70;
T_2 ;
    %set/v v0x20c5b80_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x20c9f70;
T_3 ;
    %wait E_0x20c0a00;
    %load/v 8, v0x20cbc50_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_3.0, 8;
    %set/v v0x20cb3e0_0, 0, 32;
T_3.2 ;
    %load/v 8, v0x20cb3e0_0, 32;
   %cmpi/s 8, 17, 32;
    %jmp/0xz T_3.3, 5;
    %ix/getv/s 0, v0x20cb3e0_0;
    %jmp/1 t_2, 4;
    %set/x0 v0x20cbcf0_0, 0, 1;
t_2 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x20cb3e0_0, 32;
    %set/v v0x20cb3e0_0, 8, 32;
    %jmp T_3.2;
T_3.3 ;
    %set/v v0x20cb3e0_0, 0, 32;
T_3.4 ;
    %load/v 8, v0x20cb3e0_0, 32;
   %cmpi/s 8, 15, 32;
    %jmp/0xz T_3.5, 5;
    %ix/getv/s 0, v0x20cb3e0_0;
    %jmp/1 t_3, 4;
    %set/x0 v0x20cb480_0, 0, 1;
t_3 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x20cb3e0_0, 32;
    %set/v v0x20cb3e0_0, 8, 32;
    %jmp T_3.4;
T_3.5 ;
    %set/v v0x20cb3e0_0, 0, 32;
T_3.6 ;
    %load/v 8, v0x20cb3e0_0, 32;
   %cmpi/s 8, 31, 32;
    %jmp/0xz T_3.7, 5;
    %ix/getv/s 0, v0x20cb3e0_0;
    %jmp/1 t_4, 4;
    %set/x0 v0x20cb520_0, 0, 1;
t_4 ;
    %ix/getv/s 0, v0x20cb3e0_0;
    %jmp/1 t_5, 4;
    %set/x0 v0x20cb610_0, 0, 1;
t_5 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x20cb3e0_0, 32;
    %set/v v0x20cb3e0_0, 8, 32;
    %jmp T_3.6;
T_3.7 ;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0x20cb9b0_0, 1;
    %jmp/0xz  T_3.8, 8;
    %load/v 8, v0x20cbbd0_0, 1;
    %jmp/0xz  T_3.10, 8;
    %load/v 8, v0x20cba60_0, 18;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftr/i0  8, 18;
    %ix/load 0, 18, 0;
    %assign/v0 v0x20cbcf0_0, 0, 8;
    %load/v 8, v0x20cb480_0, 16;
    %ix/load 0, 16, 0;
    %ix/load 1, 16, 0;
    %assign/v0/x1 v0x20cb520_0, 0, 8;
    %load/v 8, v0x20cbcf0_0, 18;
    %mov 26, 0, 14;
    %addi 8, 1, 32;
    %ix/load 0, 18, 0;
    %assign/v0 v0x20cbcf0_0, 0, 8;
    %load/v 8, v0x20cb480_0, 16;
    %ix/load 0, 16, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x20cb520_0, 0, 8;
    %jmp T_3.11;
T_3.10 ;
    %load/v 8, v0x20cb6b0_0, 18;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftr/i0  8, 18;
    %ix/load 0, 18, 0;
    %assign/v0 v0x20cbcf0_0, 0, 8;
    %load/v 8, v0x20cb480_0, 16;
    %ix/load 0, 16, 0;
    %ix/load 1, 16, 0;
    %assign/v0/x1 v0x20cb610_0, 0, 8;
    %load/v 8, v0x20cbcf0_0, 18;
    %mov 26, 0, 14;
    %addi 8, 1, 32;
    %ix/load 0, 18, 0;
    %assign/v0 v0x20cbcf0_0, 0, 8;
    %load/v 8, v0x20cb480_0, 16;
    %ix/load 0, 16, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x20cb610_0, 0, 8;
T_3.11 ;
    %jmp T_3.9;
T_3.8 ;
    %load/v 8, v0x20cba60_0, 18;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftr/i0  8, 18;
    %ix/load 0, 18, 0;
    %assign/v0 v0x20cbcf0_0, 0, 8;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.12, 4;
    %load/x1p 8, v0x20cb520_0, 16;
    %jmp T_3.13;
T_3.12 ;
    %mov 8, 2, 16;
T_3.13 ;
; Save base=8 wid=16 in lookaside.
    %ix/load 0, 16, 0;
    %assign/v0 v0x20cb480_0, 0, 8;
    %load/v 8, v0x20cbcf0_0, 18;
    %mov 26, 0, 14;
    %addi 8, 1, 32;
    %ix/load 0, 18, 0;
    %assign/v0 v0x20cbcf0_0, 0, 8;
    %load/v 8, v0x20cb520_0, 16; Only need 16 of 32 bits
; Save base=8 wid=16 in lookaside.
    %ix/load 0, 16, 0;
    %assign/v0 v0x20cb480_0, 0, 8;
T_3.9 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x20c94a0;
T_4 ;
    %wait E_0x20b9290;
    %load/v 8, v0x20c9ef0_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c9d70_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c9df0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c9c70_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c9b20_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c9a00_0, 0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0x20c9610_0, 1;
    %jmp/0xz  T_4.2, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c9a00_0, 0, 0;
    %load/v 8, v0x20c9df0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c9b20_0, 0, 8;
    %jmp T_4.3;
T_4.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c9c70_0, 0, 0;
    %load/v 8, v0x20c9d70_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c9df0_0, 0, 8;
    %load/v 8, v0x20c9d70_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c9b20_0, 0, 8;
    %load/v 8, v0x20c9860_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/1 T_4.4, 6;
    %cmpi/u 8, 1, 1;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.4 ;
    %load/v 8, v0x20c9d70_0, 32;
    %mov 40, 0, 1;
    %addi 8, 4, 33;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c9d70_0, 0, 8;
    %jmp T_4.6;
T_4.5 ;
    %load/v 8, v0x20c9930_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_4.7, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_4.8, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_4.9, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_4.10, 6;
    %jmp T_4.11;
T_4.7 ;
    %load/v 8, v0x20c9690_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c9d70_0, 0, 8;
    %jmp T_4.11;
T_4.8 ;
    %load/v 8, v0x20c9790_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c9d70_0, 0, 8;
    %jmp T_4.11;
T_4.9 ;
    %load/v 8, v0x20c9710_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c9d70_0, 0, 8;
    %jmp T_4.11;
T_4.10 ;
    %movi 8, 64, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c9d70_0, 0, 8;
    %jmp T_4.11;
T_4.11 ;
    %jmp T_4.6;
T_4.6 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x20c8170;
T_5 ;
    %wait E_0x20b9290;
    %load/v 8, v0x20c9250_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %ix/load 0, 5, 0;
    %assign/v0 v0x20c91d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c9330_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c9100_0, 0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0x20c8b60_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x20c91d0_0, 0, 8;
    %load/v 8, v0x20c8c60_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c9330_0, 0, 8;
    %load/v 8, v0x20c8be0_0, 1;
    %cmpi/u 8, 1, 1;
    %jmp/1 T_5.2, 6;
    %load/v 8, v0x20c8ae0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c9100_0, 0, 8;
    %jmp T_5.4;
T_5.2 ;
    %load/v 8, v0x20c8e90_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c9100_0, 0, 8;
    %jmp T_5.4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x20c68b0;
T_6 ;
    %wait E_0x20c6250;
    %load/v 8, v0x20c6bd0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_6.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_6.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_6.2, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_6.3, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_6.4, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_6.5, 6;
    %load/v 8, v0x20c6a20_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c6a20_0, 0, 8;
    %jmp T_6.7;
T_6.0 ;
    %load/v 8, v0x20c69a0_0, 32;
    %load/v 40, v0x20c6aa0_0, 32;
    %and 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c6a20_0, 0, 8;
    %jmp T_6.7;
T_6.1 ;
    %load/v 8, v0x20c69a0_0, 32;
    %load/v 40, v0x20c6aa0_0, 32;
    %or 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c6a20_0, 0, 8;
    %jmp T_6.7;
T_6.2 ;
    %load/v 8, v0x20c69a0_0, 32;
    %load/v 40, v0x20c6aa0_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c6a20_0, 0, 8;
    %load/v 8, v0x20c69a0_0, 32;
    %cmp/s 0, 8, 32;
    %or 5, 4, 1;
    %mov 8, 5, 1;
    %load/v 9, v0x20c6aa0_0, 32;
    %cmp/s 0, 9, 32;
    %or 5, 4, 1;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %load/v 9, v0x20c6a20_0, 32;
   %cmpi/s 9, 0, 32;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.8, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c6c50_0, 0, 1;
    %jmp T_6.9;
T_6.8 ;
    %load/v 8, v0x20c69a0_0, 32;
   %cmpi/s 8, 0, 32;
    %mov 8, 5, 1;
    %load/v 9, v0x20c6aa0_0, 32;
   %cmpi/s 9, 0, 32;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %load/v 9, v0x20c6a20_0, 32;
    %cmp/s 0, 9, 32;
    %or 5, 4, 1;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.10, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c6c50_0, 0, 1;
    %jmp T_6.11;
T_6.10 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c6c50_0, 0, 0;
T_6.11 ;
T_6.9 ;
    %jmp T_6.7;
T_6.3 ;
    %load/v 8, v0x20c69a0_0, 32;
    %load/v 40, v0x20c6aa0_0, 32;
    %or 8, 40, 32;
    %inv 8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c6a20_0, 0, 8;
    %jmp T_6.7;
T_6.4 ;
    %load/v 8, v0x20c69a0_0, 32;
    %load/v 40, v0x20c6aa0_0, 32;
    %xor 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c6a20_0, 0, 8;
    %jmp T_6.7;
T_6.5 ;
    %load/v 8, v0x20c69a0_0, 32;
    %load/v 40, v0x20c6aa0_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c6a20_0, 0, 8;
    %load/v 8, v0x20c69a0_0, 32;
    %cmp/s 0, 8, 32;
    %or 5, 4, 1;
    %mov 8, 5, 1;
    %load/v 9, v0x20c6aa0_0, 32;
   %cmpi/s 9, 0, 32;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %load/v 9, v0x20c69a0_0, 32;
    %mov 41, 40, 1;
    %load/v 42, v0x20c6aa0_0, 32;
    %mov 74, 73, 1;
    %add 9, 42, 33;
   %cmpi/s 9, 0, 33;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.12, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c6c50_0, 0, 1;
    %jmp T_6.13;
T_6.12 ;
    %load/v 8, v0x20c69a0_0, 32;
   %cmpi/s 8, 0, 32;
    %mov 8, 5, 1;
    %load/v 9, v0x20c6aa0_0, 32;
    %cmp/s 0, 9, 32;
    %or 5, 4, 1;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %load/v 9, v0x20c69a0_0, 32;
    %mov 41, 40, 1;
    %load/v 42, v0x20c6aa0_0, 32;
    %mov 74, 73, 1;
    %add 9, 42, 33;
    %cmp/s 0, 9, 33;
    %or 5, 4, 1;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.14, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c6c50_0, 0, 1;
    %jmp T_6.15;
T_6.14 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c6c50_0, 0, 0;
T_6.15 ;
T_6.13 ;
    %jmp T_6.7;
T_6.7 ;
    %load/v 8, v0x20c6cd0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_6.16, 4;
    %load/v 8, v0x20c69a0_0, 32;
    %load/v 40, v0x20c6aa0_0, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_6.18, 5;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c6b20_0, 0, 1;
    %jmp T_6.19;
T_6.18 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c6b20_0, 0, 0;
T_6.19 ;
T_6.16 ;
    %load/v 8, v0x20c6cd0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_6.20, 4;
    %load/v 8, v0x20c69a0_0, 32;
    %load/v 40, v0x20c6aa0_0, 32;
    %cmp/s 8, 40, 32;
    %jmp/0xz  T_6.22, 5;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c6b20_0, 0, 1;
    %jmp T_6.23;
T_6.22 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c6b20_0, 0, 0;
T_6.23 ;
T_6.20 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x20c6640;
T_7 ;
    %wait E_0x20b93b0;
    %load/v 8, v0x20c6830_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_7.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_7.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.0 ;
    %load/v 8, v0x20c61d0_0, 32;
    %load/v 40, v0x20c67b0_0, 5;
    %ix/get 0, 40, 5;
    %shiftr/i0  8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c6730_0, 0, 8;
    %jmp T_7.3;
T_7.1 ;
    %load/v 8, v0x20c61d0_0, 32;
    %load/v 40, v0x20c67b0_0, 5;
    %ix/get 0, 40, 5;
    %shiftr/i0  8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c6730_0, 0, 8;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v0x20c61d0_0, 32;
    %load/v 40, v0x20c67b0_0, 5;
    %ix/get 0, 40, 5;
    %shiftl/i0  8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c6730_0, 0, 8;
    %jmp T_7.3;
T_7.3 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x20c60e0;
T_8 ;
    %wait E_0x20b9290;
    %load/v 8, v0x20c8010_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c7090_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c7110_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c7190_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c7290_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x20c7210_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c7410_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c7310_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0x20c76a0_0, 1;
    %load/v 9, v0x20c7f90_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_8.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c7090_0, 0, 1;
    %jmp T_8.3;
T_8.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c7090_0, 0, 0;
T_8.3 ;
    %load/v 8, v0x20c76a0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c7110_0, 0, 8;
    %load/v 8, v0x20c7f90_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c7390_0, 0, 8;
    %load/v 8, v0x20c7840_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c7190_0, 0, 8;
    %load/v 8, v0x20c7b60_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c7290_0, 0, 8;
    %load/v 8, v0x20c7960_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x20c7210_0, 0, 8;
    %load/v 8, v0x20c6dd0_0, 1;
    %inv 8, 1;
    %load/v 9, v0x20c7db0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x20c80f0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c7410_0, 0, 8;
    %load/v 8, v0x20c79e0_0, 1;
    %cmpi/u 8, 1, 1;
    %jmp/1 T_8.4, 6;
    %load/v 8, v0x20c6d50_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c7310_0, 0, 8;
    %jmp T_8.6;
T_8.4 ;
    %load/v 8, v0x20c8260_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c7310_0, 0, 8;
    %jmp T_8.6;
T_8.6 ;
    %load/v 8, v0x20c78c0_0, 1;
    %cmpi/u 8, 1, 1;
    %jmp/1 T_8.7, 6;
    %load/v 8, v0x20c7840_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c6e80_0, 0, 8;
    %jmp T_8.9;
T_8.7 ;
    %load/v 8, v0x20c7620_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c6e80_0, 0, 8;
    %jmp T_8.9;
T_8.9 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x20c2030;
T_9 ;
    %wait E_0x20c2120;
    %load/v 8, v0x20c2370_0, 6;
    %cmp/x 8, 0, 6;
    %jmp/1 T_9.0, 4;
    %movi 14, 2, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_9.1, 4;
    %movi 14, 4, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_9.2, 4;
    %movi 14, 5, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_9.3, 4;
    %movi 14, 6, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_9.4, 4;
    %movi 14, 7, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_9.5, 4;
    %movi 14, 8, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_9.6, 4;
    %movi 14, 9, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_9.7, 4;
    %movi 14, 12, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_9.8, 4;
    %movi 14, 13, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_9.9, 4;
    %movi 14, 14, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_9.10, 4;
    %movi 14, 35, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_9.11, 4;
    %movi 14, 43, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_9.12, 4;
    %jmp T_9.14;
T_9.0 ;
    %load/v 8, v0x20c22d0_0, 6;
    %movi 14, 4, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_9.15, 4;
    %movi 14, 6, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_9.16, 4;
    %movi 14, 7, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_9.17, 4;
    %movi 14, 8, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_9.18, 4;
    %movi 14, 32, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_9.19, 4;
    %movi 14, 33, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_9.20, 4;
    %movi 14, 34, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_9.21, 4;
    %movi 14, 35, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_9.22, 4;
    %movi 14, 36, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_9.23, 4;
    %movi 14, 37, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_9.24, 4;
    %movi 14, 38, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_9.25, 4;
    %movi 14, 39, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_9.26, 4;
    %jmp T_9.27;
T_9.15 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c27e0_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2740_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2b80_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2ae0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2600_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c24c0_0, 0, 1;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c2170_0, 0, 2;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2880_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2420_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c29c0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2560_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c26a0_0, 0, 2;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c2230_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2920_0, 0, 2;
    %jmp T_9.27;
T_9.16 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c27e0_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2740_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2b80_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2ae0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2600_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c24c0_0, 0, 1;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c2170_0, 0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2880_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2420_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c29c0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2560_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c26a0_0, 0, 2;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c2230_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2920_0, 0, 2;
    %jmp T_9.27;
T_9.17 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c27e0_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2740_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2b80_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2ae0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2600_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c24c0_0, 0, 1;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c2170_0, 0, 2;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2880_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2420_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c29c0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2560_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c26a0_0, 0, 2;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c2230_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2920_0, 0, 2;
    %jmp T_9.27;
T_9.18 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c27e0_0, 0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2740_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2b80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2ae0_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2600_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c24c0_0, 0, 2;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c2170_0, 0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2880_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2420_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c29c0_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2560_0, 0, 8;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c26a0_0, 0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c2230_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2920_0, 0, 2;
    %jmp T_9.27;
T_9.19 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c27e0_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2740_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2b80_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2ae0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2600_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c24c0_0, 0, 0;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c2170_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2880_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2420_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c29c0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2560_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c26a0_0, 0, 2;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c2230_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2920_0, 0, 0;
    %jmp T_9.27;
T_9.20 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c27e0_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2740_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2b80_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2ae0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2600_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c24c0_0, 0, 0;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c2170_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2880_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2420_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c29c0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2560_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c26a0_0, 0, 2;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c2230_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2920_0, 0, 1;
    %jmp T_9.27;
T_9.21 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c27e0_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2740_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2b80_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2ae0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2600_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c24c0_0, 0, 0;
    %movi 8, 6, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c2170_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2880_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2420_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c29c0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2560_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c26a0_0, 0, 2;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c2230_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2920_0, 0, 2;
    %jmp T_9.27;
T_9.22 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c27e0_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2740_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2b80_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2ae0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2600_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c24c0_0, 0, 0;
    %movi 8, 6, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c2170_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2880_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2420_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c29c0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2560_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c26a0_0, 0, 2;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c2230_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2920_0, 0, 1;
    %jmp T_9.27;
T_9.23 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c27e0_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2740_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2b80_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2ae0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2600_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c24c0_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c2170_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2880_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2420_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c29c0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2560_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c26a0_0, 0, 2;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c2230_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2920_0, 0, 2;
    %jmp T_9.27;
T_9.24 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c27e0_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2740_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2b80_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2ae0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2600_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c24c0_0, 0, 0;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c2170_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2880_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2420_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c29c0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2560_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c26a0_0, 0, 2;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c2230_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2920_0, 0, 2;
    %jmp T_9.27;
T_9.25 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c27e0_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2740_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2b80_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2ae0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2600_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c24c0_0, 0, 0;
    %movi 8, 5, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c2170_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2880_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2420_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c29c0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2560_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c26a0_0, 0, 2;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c2230_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2920_0, 0, 2;
    %jmp T_9.27;
T_9.26 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c27e0_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2740_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2b80_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2ae0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2600_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c24c0_0, 0, 0;
    %movi 8, 4, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c2170_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2880_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2420_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c29c0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2560_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c26a0_0, 0, 2;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c2230_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2920_0, 0, 2;
    %jmp T_9.27;
T_9.27 ;
    %jmp T_9.14;
T_9.1 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c27e0_0, 0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2740_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2b80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2ae0_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2600_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c24c0_0, 0, 2;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c2170_0, 0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2880_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2420_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c29c0_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2560_0, 0, 8;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c26a0_0, 0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c2230_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2920_0, 0, 2;
    %jmp T_9.14;
T_9.2 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c27e0_0, 0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2740_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2b80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2ae0_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2600_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c24c0_0, 0, 2;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c2170_0, 0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2880_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2420_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c29c0_0, 0, 0;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2560_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c26a0_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c2230_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2920_0, 0, 0;
    %jmp T_9.14;
T_9.3 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c27e0_0, 0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2740_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2b80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2ae0_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2600_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c24c0_0, 0, 2;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c2170_0, 0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2880_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2420_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c29c0_0, 0, 0;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2560_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c26a0_0, 0, 0;
    %movi 8, 5, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c2230_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2920_0, 0, 0;
    %jmp T_9.14;
T_9.4 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c27e0_0, 0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2740_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2b80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2ae0_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2600_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c24c0_0, 0, 2;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c2170_0, 0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2880_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2420_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c29c0_0, 0, 0;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2560_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c26a0_0, 0, 0;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c2230_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2920_0, 0, 0;
    %jmp T_9.14;
T_9.5 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c27e0_0, 0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2740_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2b80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2ae0_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2600_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c24c0_0, 0, 2;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c2170_0, 0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2880_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2420_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c29c0_0, 0, 0;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2560_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c26a0_0, 0, 0;
    %movi 8, 3, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c2230_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2920_0, 0, 0;
    %jmp T_9.14;
T_9.6 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c27e0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2b80_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2ae0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2600_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c24c0_0, 0, 0;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c2170_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2880_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2420_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c29c0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2560_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c26a0_0, 0, 2;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c2230_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2920_0, 0, 0;
    %jmp T_9.14;
T_9.7 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c27e0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2b80_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2ae0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2600_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c24c0_0, 0, 0;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c2170_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2880_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2420_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c29c0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2560_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c26a0_0, 0, 2;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c2230_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2920_0, 0, 1;
    %jmp T_9.14;
T_9.8 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c27e0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2b80_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2ae0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2600_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c24c0_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c2170_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2880_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2420_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c29c0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2560_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c26a0_0, 0, 2;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c2230_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2920_0, 0, 2;
    %jmp T_9.14;
T_9.9 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c27e0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2b80_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2ae0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2600_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c24c0_0, 0, 0;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c2170_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2880_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2420_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c29c0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2560_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c26a0_0, 0, 2;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c2230_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2920_0, 0, 2;
    %jmp T_9.14;
T_9.10 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c27e0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2b80_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2ae0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2600_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c24c0_0, 0, 0;
    %movi 8, 5, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c2170_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2880_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2420_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c29c0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2560_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c26a0_0, 0, 2;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c2230_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2920_0, 0, 2;
    %jmp T_9.14;
T_9.11 ;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c27e0_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2b80_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2ae0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2600_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c24c0_0, 0, 0;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c2170_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2880_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2420_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c29c0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2560_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c26a0_0, 0, 2;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c2230_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2920_0, 0, 0;
    %jmp T_9.14;
T_9.12 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c27e0_0, 0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2740_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2b80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2ae0_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2600_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c24c0_0, 0, 0;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c2170_0, 0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2880_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2420_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c29c0_0, 0, 1;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c2560_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c26a0_0, 0, 2;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c2230_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c2920_0, 0, 0;
    %jmp T_9.14;
T_9.14 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x20c1c50;
T_10 ;
    %wait E_0x20c1420;
    %load/v 8, v0x20c1f80_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_10.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_10.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_10.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_10.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_10.4, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_10.5, 6;
    %set/v v0x20c1f00_0, 0, 1;
    %jmp T_10.7;
T_10.0 ;
    %load/v 8, v0x20c1d80_0, 32;
    %load/v 40, v0x20c1e50_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c1f00_0, 0, 8;
    %jmp T_10.7;
T_10.1 ;
    %load/v 8, v0x20c1e50_0, 32;
    %load/v 40, v0x20c1d80_0, 32;
    %cmp/u 8, 40, 32;
    %or 5, 4, 1;
    %mov 8, 5, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c1f00_0, 0, 8;
    %jmp T_10.7;
T_10.2 ;
    %load/v 8, v0x20c1d80_0, 32;
    %load/v 40, v0x20c1e50_0, 32;
    %cmp/u 8, 40, 32;
    %or 5, 4, 1;
    %mov 8, 5, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c1f00_0, 0, 8;
    %jmp T_10.7;
T_10.3 ;
    %load/v 8, v0x20c1e50_0, 32;
    %load/v 40, v0x20c1d80_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 5, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c1f00_0, 0, 8;
    %jmp T_10.7;
T_10.4 ;
    %load/v 8, v0x20c1d80_0, 32;
    %load/v 40, v0x20c1e50_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 5, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c1f00_0, 0, 8;
    %jmp T_10.7;
T_10.5 ;
    %load/v 8, v0x20c1d80_0, 32;
    %load/v 40, v0x20c1e50_0, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c1f00_0, 0, 8;
    %jmp T_10.7;
T_10.7 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x20c1110;
T_11 ;
    %wait E_0x20b9290;
    %load/v 8, v0x20c1bd0_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c1a10_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c1ab0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c1860_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c1720_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c1630_0, 0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v0x20c12a0_0, 1;
    %jmp/0xz  T_11.2, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c1630_0, 0, 0;
    %load/v 8, v0x20c1ab0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c1720_0, 0, 8;
    %jmp T_11.3;
T_11.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c1860_0, 0, 0;
    %load/v 8, v0x20c1a10_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c1ab0_0, 0, 8;
    %load/v 8, v0x20c1a10_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c1720_0, 0, 8;
    %load/v 8, v0x20c14f0_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/1 T_11.4, 6;
    %cmpi/u 8, 1, 1;
    %jmp/1 T_11.5, 6;
    %jmp T_11.6;
T_11.4 ;
    %load/v 8, v0x20c1a10_0, 32;
    %mov 40, 0, 1;
    %addi 8, 4, 33;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c1a10_0, 0, 8;
    %jmp T_11.6;
T_11.5 ;
    %load/v 8, v0x20c1590_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_11.7, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_11.8, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_11.9, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_11.10, 6;
    %jmp T_11.11;
T_11.7 ;
    %load/v 8, v0x20c1320_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c1a10_0, 0, 8;
    %jmp T_11.11;
T_11.8 ;
    %load/v 8, v0x20c1450_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c1a10_0, 0, 8;
    %jmp T_11.11;
T_11.9 ;
    %load/v 8, v0x20c13a0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c1a10_0, 0, 8;
    %jmp T_11.11;
T_11.10 ;
    %movi 8, 64, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c1a10_0, 0, 8;
    %jmp T_11.11;
T_11.11 ;
    %jmp T_11.6;
T_11.6 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x20c05f0;
T_12 ;
    %wait E_0x20c07a0;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20c0fa0, 0, 0;
t_6 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x20c0330;
T_13 ;
    %wait E_0x20c04e0;
    %ix/load 3, 1, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20c0fa0, 0, 0;
t_7 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x20c0070;
T_14 ;
    %wait E_0x20c0220;
    %ix/load 3, 2, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20c0fa0, 0, 0;
t_8 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x20bfdb0;
T_15 ;
    %wait E_0x20bff60;
    %ix/load 3, 3, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20c0fa0, 0, 0;
t_9 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x20bfaf0;
T_16 ;
    %wait E_0x20bfca0;
    %ix/load 3, 4, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20c0fa0, 0, 0;
t_10 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x20bf830;
T_17 ;
    %wait E_0x20bf9e0;
    %ix/load 3, 5, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20c0fa0, 0, 0;
t_11 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x20bf570;
T_18 ;
    %wait E_0x20bf720;
    %ix/load 3, 6, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20c0fa0, 0, 0;
t_12 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x20bf2b0;
T_19 ;
    %wait E_0x20bf460;
    %ix/load 3, 7, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20c0fa0, 0, 0;
t_13 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x20beff0;
T_20 ;
    %wait E_0x20bf1a0;
    %ix/load 3, 8, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20c0fa0, 0, 0;
t_14 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x20bed30;
T_21 ;
    %wait E_0x20beee0;
    %ix/load 3, 9, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20c0fa0, 0, 0;
t_15 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x20bea70;
T_22 ;
    %wait E_0x20bec20;
    %ix/load 3, 10, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20c0fa0, 0, 0;
t_16 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x20be7b0;
T_23 ;
    %wait E_0x20be960;
    %ix/load 3, 11, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20c0fa0, 0, 0;
t_17 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x20be4f0;
T_24 ;
    %wait E_0x20be6a0;
    %ix/load 3, 12, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20c0fa0, 0, 0;
t_18 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x20be230;
T_25 ;
    %wait E_0x20be3e0;
    %ix/load 3, 13, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20c0fa0, 0, 0;
t_19 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x20bdf70;
T_26 ;
    %wait E_0x20be120;
    %ix/load 3, 14, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20c0fa0, 0, 0;
t_20 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x20bdcb0;
T_27 ;
    %wait E_0x20bde60;
    %ix/load 3, 15, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20c0fa0, 0, 0;
t_21 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x20bd9f0;
T_28 ;
    %wait E_0x20bdba0;
    %ix/load 3, 16, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20c0fa0, 0, 0;
t_22 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x20bd730;
T_29 ;
    %wait E_0x20bd8e0;
    %ix/load 3, 17, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20c0fa0, 0, 0;
t_23 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x20bd470;
T_30 ;
    %wait E_0x20bd620;
    %ix/load 3, 18, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20c0fa0, 0, 0;
t_24 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x20bd1b0;
T_31 ;
    %wait E_0x20bd360;
    %ix/load 3, 19, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20c0fa0, 0, 0;
t_25 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x20bcfe0;
T_32 ;
    %wait E_0x20ba460;
    %ix/load 3, 20, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20c0fa0, 0, 0;
t_26 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x20bcd40;
T_33 ;
    %wait E_0x20bcef0;
    %ix/load 3, 21, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20c0fa0, 0, 0;
t_27 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x20bca80;
T_34 ;
    %wait E_0x20bcc30;
    %ix/load 3, 22, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20c0fa0, 0, 0;
t_28 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x20bc7c0;
T_35 ;
    %wait E_0x20bc970;
    %ix/load 3, 23, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20c0fa0, 0, 0;
t_29 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x20bc500;
T_36 ;
    %wait E_0x20bc6b0;
    %ix/load 3, 24, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20c0fa0, 0, 0;
t_30 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x20bc240;
T_37 ;
    %wait E_0x20bc3f0;
    %ix/load 3, 25, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20c0fa0, 0, 0;
t_31 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x20bbf80;
T_38 ;
    %wait E_0x20bc130;
    %ix/load 3, 26, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20c0fa0, 0, 0;
t_32 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x20bbcc0;
T_39 ;
    %wait E_0x20bbe70;
    %ix/load 3, 27, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20c0fa0, 0, 0;
t_33 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x20bba00;
T_40 ;
    %wait E_0x20bbbb0;
    %ix/load 3, 28, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20c0fa0, 0, 0;
t_34 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x20bb740;
T_41 ;
    %wait E_0x20bb8f0;
    %ix/load 3, 29, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20c0fa0, 0, 0;
t_35 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x20bb480;
T_42 ;
    %wait E_0x20bb630;
    %ix/load 3, 30, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20c0fa0, 0, 0;
t_36 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x20bb210;
T_43 ;
    %wait E_0x20bb1e0;
    %ix/load 3, 31, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20c0fa0, 0, 0;
t_37 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x20baf70;
T_44 ;
    %wait E_0x2051780;
    %ix/getv 3, v0x20c08b0_0;
    %load/av 8, v0x20c0fa0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c0cf0_0, 0, 8;
    %ix/getv 3, v0x20c0980_0;
    %load/av 8, v0x20c0fa0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c0d70_0, 0, 8;
    %jmp T_44;
    .thread T_44;
    .scope S_0x20baf70;
T_45 ;
    %wait E_0x2051780;
    %load/v 8, v0x20c0ec0_0, 1;
    %jmp/0xz  T_45.0, 8;
    %load/v 8, v0x20c0e40_0, 32;
    %ix/getv 3, v0x20c0a30_0;
    %jmp/1 t_38, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20c0fa0, 0, 8;
t_38 ;
T_45.0 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x20baf70;
T_46 ;
    %wait E_0x204ab20;
    %ix/getv 3, v0x20c0cf0_0;
    %load/av 8, v0x20c0fa0, 32;
    %ix/getv 3, v0x20c0ab0_0;
    %jmp/1 t_39, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20c0fa0, 0, 8;
t_39 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x20baf70;
T_47 ;
    %wait E_0x2046510;
    %ix/getv 3, v0x20c0d70_0;
    %load/av 8, v0x20c0fa0, 32;
    %ix/getv 3, v0x20c0b60_0;
    %jmp/1 t_40, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20c0fa0, 0, 8;
t_40 ;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x20b9690;
T_48 ;
    %wait E_0x20b9780;
    %load/v 8, v0x20b9ab0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_48.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_48.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_48.2, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_48.3, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_48.4, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_48.5, 6;
    %load/v 8, v0x20b98c0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20b98c0_0, 0, 8;
    %jmp T_48.7;
T_48.0 ;
    %load/v 8, v0x20b9800_0, 32;
    %load/v 40, v0x20b9960_0, 32;
    %and 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20b98c0_0, 0, 8;
    %jmp T_48.7;
T_48.1 ;
    %load/v 8, v0x20b9800_0, 32;
    %load/v 40, v0x20b9960_0, 32;
    %or 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20b98c0_0, 0, 8;
    %jmp T_48.7;
T_48.2 ;
    %load/v 8, v0x20b9800_0, 32;
    %load/v 40, v0x20b9960_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20b98c0_0, 0, 8;
    %load/v 8, v0x20b9800_0, 32;
    %cmp/s 0, 8, 32;
    %or 5, 4, 1;
    %mov 8, 5, 1;
    %load/v 9, v0x20b9960_0, 32;
    %cmp/s 0, 9, 32;
    %or 5, 4, 1;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %load/v 9, v0x20b98c0_0, 32;
   %cmpi/s 9, 0, 32;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_48.8, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20b9b50_0, 0, 1;
    %jmp T_48.9;
T_48.8 ;
    %load/v 8, v0x20b9800_0, 32;
   %cmpi/s 8, 0, 32;
    %mov 8, 5, 1;
    %load/v 9, v0x20b9960_0, 32;
   %cmpi/s 9, 0, 32;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %load/v 9, v0x20b98c0_0, 32;
    %cmp/s 0, 9, 32;
    %or 5, 4, 1;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_48.10, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20b9b50_0, 0, 1;
    %jmp T_48.11;
T_48.10 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20b9b50_0, 0, 0;
T_48.11 ;
T_48.9 ;
    %jmp T_48.7;
T_48.3 ;
    %load/v 8, v0x20b9800_0, 32;
    %load/v 40, v0x20b9960_0, 32;
    %or 8, 40, 32;
    %inv 8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20b98c0_0, 0, 8;
    %jmp T_48.7;
T_48.4 ;
    %load/v 8, v0x20b9800_0, 32;
    %load/v 40, v0x20b9960_0, 32;
    %xor 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20b98c0_0, 0, 8;
    %jmp T_48.7;
T_48.5 ;
    %load/v 8, v0x20b9800_0, 32;
    %load/v 40, v0x20b9960_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20b98c0_0, 0, 8;
    %load/v 8, v0x20b9800_0, 32;
    %cmp/s 0, 8, 32;
    %or 5, 4, 1;
    %mov 8, 5, 1;
    %load/v 9, v0x20b9960_0, 32;
   %cmpi/s 9, 0, 32;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %load/v 9, v0x20b9800_0, 32;
    %mov 41, 40, 1;
    %load/v 42, v0x20b9960_0, 32;
    %mov 74, 73, 1;
    %add 9, 42, 33;
   %cmpi/s 9, 0, 33;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_48.12, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20b9b50_0, 0, 1;
    %jmp T_48.13;
T_48.12 ;
    %load/v 8, v0x20b9800_0, 32;
   %cmpi/s 8, 0, 32;
    %mov 8, 5, 1;
    %load/v 9, v0x20b9960_0, 32;
    %cmp/s 0, 9, 32;
    %or 5, 4, 1;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %load/v 9, v0x20b9800_0, 32;
    %mov 41, 40, 1;
    %load/v 42, v0x20b9960_0, 32;
    %mov 74, 73, 1;
    %add 9, 42, 33;
    %cmp/s 0, 9, 33;
    %or 5, 4, 1;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_48.14, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20b9b50_0, 0, 1;
    %jmp T_48.15;
T_48.14 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20b9b50_0, 0, 0;
T_48.15 ;
T_48.13 ;
    %jmp T_48.7;
T_48.7 ;
    %load/v 8, v0x20b9c30_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_48.16, 4;
    %load/v 8, v0x20b9800_0, 32;
    %load/v 40, v0x20b9960_0, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_48.18, 5;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20b9a00_0, 0, 1;
    %jmp T_48.19;
T_48.18 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20b9a00_0, 0, 0;
T_48.19 ;
T_48.16 ;
    %load/v 8, v0x20b9c30_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_48.20, 4;
    %load/v 8, v0x20b9800_0, 32;
    %load/v 40, v0x20b9960_0, 32;
    %cmp/s 8, 40, 32;
    %jmp/0xz  T_48.22, 5;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20b9a00_0, 0, 1;
    %jmp T_48.23;
T_48.22 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20b9a00_0, 0, 0;
T_48.23 ;
T_48.20 ;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x20b92c0;
T_49 ;
    %wait E_0x20b93b0;
    %load/v 8, v0x20b95e0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_49.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_49.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_49.2, 6;
    %jmp T_49.3;
T_49.0 ;
    %load/v 8, v0x20b93e0_0, 32;
    %load/v 40, v0x20b9540_0, 5;
    %ix/get 0, 40, 5;
    %shiftr/i0  8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20b94a0_0, 0, 8;
    %jmp T_49.3;
T_49.1 ;
    %load/v 8, v0x20b93e0_0, 32;
    %load/v 40, v0x20b9540_0, 5;
    %ix/get 0, 40, 5;
    %shiftr/i0  8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20b94a0_0, 0, 8;
    %jmp T_49.3;
T_49.2 ;
    %load/v 8, v0x20b93e0_0, 32;
    %load/v 40, v0x20b9540_0, 5;
    %ix/get 0, 40, 5;
    %shiftl/i0  8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20b94a0_0, 0, 8;
    %jmp T_49.3;
T_49.3 ;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x20b91a0;
T_50 ;
    %wait E_0x20b9290;
    %load/v 8, v0x20bae10_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_50.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20ba060_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20ba120_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20ba1a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20ba2a0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x20ba220_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20ba4b0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20ba320_0, 0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/v 8, v0x20ba6d0_0, 1;
    %load/v 9, v0x20bad90_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_50.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20ba060_0, 0, 1;
    %jmp T_50.3;
T_50.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20ba060_0, 0, 0;
T_50.3 ;
    %load/v 8, v0x20ba6d0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20ba120_0, 0, 8;
    %load/v 8, v0x20bad90_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20ba3a0_0, 0, 8;
    %load/v 8, v0x20ba830_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20ba1a0_0, 0, 8;
    %load/v 8, v0x20bab00_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20ba2a0_0, 0, 8;
    %load/v 8, v0x20ba950_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x20ba220_0, 0, 8;
    %load/v 8, v0x20b9d70_0, 1;
    %inv 8, 1;
    %load/v 9, v0x20bacc0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x20baef0_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20ba4b0_0, 0, 8;
    %load/v 8, v0x20ba9d0_0, 1;
    %cmpi/u 8, 1, 1;
    %jmp/1 T_50.4, 6;
    %load/v 8, v0x20b9cd0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20ba320_0, 0, 8;
    %jmp T_50.6;
T_50.4 ;
    %load/v 8, v0x20bb060_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20ba320_0, 0, 8;
    %jmp T_50.6;
T_50.6 ;
    %load/v 8, v0x20ba8b0_0, 1;
    %cmpi/u 8, 1, 1;
    %jmp/1 T_50.7, 6;
    %load/v 8, v0x20ba830_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20b9e20_0, 0, 8;
    %jmp T_50.9;
T_50.7 ;
    %load/v 8, v0x20ba650_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20b9e20_0, 0, 8;
    %jmp T_50.9;
T_50.9 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x20b90b0;
T_51 ;
    %set/v v0x20c3ab0_0, 0, 16;
    %end;
    .thread T_51;
    .scope S_0x20b90b0;
T_52 ;
    %wait E_0x20b9290;
    %load/v 8, v0x20c5b00_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_52.0, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c4ab0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c4b30_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c4540_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c4e10_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c4d40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c4840_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c4c00_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c45c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c4940_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x20c47c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c50c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c4c80_0, 0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/v 8, v0x20c5ce0_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %cmpi/u 8, 1, 1;
    %jmp/1 T_52.2, 6;
    %cmpi/u 8, 0, 1;
    %jmp/1 T_52.3, 6;
    %jmp T_52.4;
T_52.2 ;
    %ix/load 1, 11, 0;
    %mov 4, 0, 1;
    %jmp/1 T_52.5, 4;
    %load/x1p 8, v0x20c56d0_0, 5;
    %jmp T_52.6;
T_52.5 ;
    %mov 8, 2, 5;
T_52.6 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v0x20c47c0_0, 0, 8;
    %jmp T_52.4;
T_52.3 ;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_52.7, 4;
    %load/x1p 8, v0x20c56d0_0, 5;
    %jmp T_52.8;
T_52.7 ;
    %mov 8, 2, 5;
T_52.8 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v0x20c47c0_0, 0, 8;
    %jmp T_52.4;
T_52.4 ;
    %load/v 8, v0x20c5f30_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c4b30_0, 0, 8;
    %load/v 8, v0x20c3b70_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c4ab0_0, 0, 8;
    %load/v 8, v0x20c3ab0_0, 16;
    %load/v 24, v0x20c56d0_0, 16; Select 16 out of 32 bits
    %ix/load 0, 32, 0;
    %assign/v0 v0x20c45c0_0, 0, 8;
    %load/v 8, v0x20c5d60_0, 1; Only need 1 of 3 bits
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c4940_0, 0, 8;
    %load/v 8, v0x20c6030_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c50c0_0, 0, 8;
    %load/v 8, v0x20c6330_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c4c80_0, 0, 8;
    %load/v 8, v0x20c3980_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x20c4540_0, 0, 8;
    %load/v 8, v0x20c5de0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x20c4d40_0, 0, 8;
    %load/v 8, v0x20c5780_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c4840_0, 0, 8;
    %load/v 8, v0x20c62b0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c4c00_0, 0, 8;
    %load/v 8, v0x20c5e60_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20c4e10_0, 0, 8;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x20b8030;
T_53 ;
    %wait E_0x20b81e0;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20b8a50, 0, 0;
t_41 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x20b7d70;
T_54 ;
    %wait E_0x20b7f20;
    %ix/load 3, 1, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20b8a50, 0, 0;
t_42 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x20b7ab0;
T_55 ;
    %wait E_0x20b7c60;
    %ix/load 3, 2, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20b8a50, 0, 0;
t_43 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x20b77f0;
T_56 ;
    %wait E_0x20b79a0;
    %ix/load 3, 3, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20b8a50, 0, 0;
t_44 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x20b7530;
T_57 ;
    %wait E_0x20b76e0;
    %ix/load 3, 4, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20b8a50, 0, 0;
t_45 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x20b7270;
T_58 ;
    %wait E_0x20b7420;
    %ix/load 3, 5, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20b8a50, 0, 0;
t_46 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x20b6fb0;
T_59 ;
    %wait E_0x20b7160;
    %ix/load 3, 6, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20b8a50, 0, 0;
t_47 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x20b6cf0;
T_60 ;
    %wait E_0x20b6ea0;
    %ix/load 3, 7, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20b8a50, 0, 0;
t_48 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x20b6a30;
T_61 ;
    %wait E_0x20b6be0;
    %ix/load 3, 8, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20b8a50, 0, 0;
t_49 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x20b6770;
T_62 ;
    %wait E_0x20b6920;
    %ix/load 3, 9, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20b8a50, 0, 0;
t_50 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x20b64b0;
T_63 ;
    %wait E_0x20b6660;
    %ix/load 3, 10, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20b8a50, 0, 0;
t_51 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x20b61f0;
T_64 ;
    %wait E_0x20b63a0;
    %ix/load 3, 11, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20b8a50, 0, 0;
t_52 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x20b5f30;
T_65 ;
    %wait E_0x20b60e0;
    %ix/load 3, 12, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20b8a50, 0, 0;
t_53 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x20b5c70;
T_66 ;
    %wait E_0x20b5e20;
    %ix/load 3, 13, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20b8a50, 0, 0;
t_54 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x20b59b0;
T_67 ;
    %wait E_0x20b5b60;
    %ix/load 3, 14, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20b8a50, 0, 0;
t_55 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x20b56f0;
T_68 ;
    %wait E_0x20b58a0;
    %ix/load 3, 15, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20b8a50, 0, 0;
t_56 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x20b5430;
T_69 ;
    %wait E_0x20b55e0;
    %ix/load 3, 16, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20b8a50, 0, 0;
t_57 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0x20b5170;
T_70 ;
    %wait E_0x20b5320;
    %ix/load 3, 17, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20b8a50, 0, 0;
t_58 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x20b4eb0;
T_71 ;
    %wait E_0x20b5060;
    %ix/load 3, 18, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20b8a50, 0, 0;
t_59 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x20b4bf0;
T_72 ;
    %wait E_0x20b4da0;
    %ix/load 3, 19, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20b8a50, 0, 0;
t_60 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x20b4930;
T_73 ;
    %wait E_0x20b4ae0;
    %ix/load 3, 20, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20b8a50, 0, 0;
t_61 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x20b4670;
T_74 ;
    %wait E_0x20b4820;
    %ix/load 3, 21, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20b8a50, 0, 0;
t_62 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x20b43b0;
T_75 ;
    %wait E_0x20b4560;
    %ix/load 3, 22, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20b8a50, 0, 0;
t_63 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x20b40f0;
T_76 ;
    %wait E_0x20b42a0;
    %ix/load 3, 23, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20b8a50, 0, 0;
t_64 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x20b3e30;
T_77 ;
    %wait E_0x20b3fe0;
    %ix/load 3, 24, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20b8a50, 0, 0;
t_65 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x20b3b70;
T_78 ;
    %wait E_0x20b3d20;
    %ix/load 3, 25, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20b8a50, 0, 0;
t_66 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x20b38b0;
T_79 ;
    %wait E_0x20b3a60;
    %ix/load 3, 26, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20b8a50, 0, 0;
t_67 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x20b35f0;
T_80 ;
    %wait E_0x20b37a0;
    %ix/load 3, 27, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20b8a50, 0, 0;
t_68 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x20b3330;
T_81 ;
    %wait E_0x20b34e0;
    %ix/load 3, 28, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20b8a50, 0, 0;
t_69 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x20b3070;
T_82 ;
    %wait E_0x20b3220;
    %ix/load 3, 29, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20b8a50, 0, 0;
t_70 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x20b2db0;
T_83 ;
    %wait E_0x20b2f60;
    %ix/load 3, 30, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20b8a50, 0, 0;
t_71 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0x203abf0;
T_84 ;
    %wait E_0x204f4f0;
    %ix/load 3, 31, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20b8a50, 0, 0;
t_72 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x203a350;
T_85 ;
    %wait E_0x2051780;
    %ix/getv 3, v0x20b82f0_0;
    %load/av 8, v0x20b8a50, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20b8720_0, 0, 8;
    %ix/getv 3, v0x20b83b0_0;
    %load/av 8, v0x20b8a50, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x20b87c0_0, 0, 8;
    %jmp T_85;
    .thread T_85;
    .scope S_0x203a350;
T_86 ;
    %wait E_0x2051780;
    %load/v 8, v0x20b8950_0, 1;
    %jmp/0xz  T_86.0, 8;
    %load/v 8, v0x20b88b0_0, 32;
    %ix/getv 3, v0x20b8450_0;
    %jmp/1 t_73, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20b8a50, 0, 8;
t_73 ;
T_86.0 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x203a350;
T_87 ;
    %wait E_0x204ab20;
    %ix/getv 3, v0x20b8720_0;
    %load/av 8, v0x20b8a50, 32;
    %ix/getv 3, v0x20b84f0_0;
    %jmp/1 t_74, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20b8a50, 0, 8;
t_74 ;
    %jmp T_87;
    .thread T_87, $push;
    .scope S_0x203a350;
T_88 ;
    %wait E_0x2046510;
    %ix/getv 3, v0x20b87c0_0;
    %load/av 8, v0x20b8a50, 32;
    %ix/getv 3, v0x20b85a0_0;
    %jmp/1 t_75, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x20b8a50, 0, 8;
t_75 ;
    %jmp T_88;
    .thread T_88, $push;
    .scope S_0x209a810;
T_89 ;
    %set/v v0x20cc0f0_0, 0, 1;
    %end;
    .thread T_89;
    .scope S_0x209a810;
T_90 ;
    %set/v v0x20c3bf0_0, 0, 32;
    %end;
    .thread T_90;
    .scope S_0x209a810;
T_91 ;
    %set/v v0x20cc2b0_0, 0, 32;
    %end;
    .thread T_91;
    .scope S_0x209a810;
T_92 ;
    %wait E_0x209c0e0;
    %load/v 8, v0x20cc0f0_0, 1;
    %jmp/0xz  T_92.0, 8;
    %set/v v0x20cc0f0_0, 0, 1;
    %jmp T_92.1;
T_92.0 ;
    %set/v v0x20cc0f0_0, 1, 1;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x203b340;
T_93 ;
    %set/v v0x20d00c0_0, 0, 32;
    %end;
    .thread T_93;
    .scope S_0x203b340;
T_94 ;
    %vpi_call 2 38 "$readmemh", P_0x2000838, v0x20cfa80, 1'sb0, P_0x2000888;
    %end;
    .thread T_94;
    .scope S_0x203b340;
T_95 ;
    %load/v 8, v0x20cfeb0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20cfeb0_0, 0, 8;
    %delay 5, 0;
    %jmp T_95;
    .thread T_95;
    .scope S_0x203b340;
T_96 ;
    %vpi_call 2 72 "$dumpfile", "../vcd/Mips_tb.vcd";
    %vpi_call 2 73 "$dumpvars", 1'sb0, S_0x203b340;
    %ix/load 0, 18, 0;
    %assign/v0 v0x20cfdb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x20cfeb0_0, 0, 0;
    %delay 5, 0;
    %vpi_call 2 79 "$display", "addr, data, wre, oute, hb_mask, lb_mask, chip_en";
    %vpi_call 2 80 "$monitor", "%x, %x, %x, %x, %x, %x, %x, %x", v0x20cf670_0, v0x20cff30_0, v0x20d0360_0, v0x20d0210_0, v0x20d0040_0, v0x20d0140_0, v0x20cfe30_0;
    %set/v v0x20d00c0_0, 0, 32;
T_96.0 ;
    %load/v 8, v0x20d00c0_0, 32;
   %cmpi/s 8, 40, 32;
    %jmp/0xz T_96.1, 5;
    %wait E_0x209c0e0;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x20d00c0_0, 32;
    %set/v v0x20d00c0_0, 8, 32;
    %jmp T_96.0;
T_96.1 ;
    %set/v v0x20d00c0_0, 0, 32;
T_96.2 ;
    %load/v 8, v0x20d00c0_0, 32;
   %cmpi/s 8, 68, 32;
    %jmp/0xz T_96.3, 5;
    %vpi_call 2 88 "$display", "%d:%h-%b", v0x20d00c0_0, &A<v0x20cfa80, v0x20d00c0_0 >, v0x20cfdb0_0;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x20d00c0_0, 32;
    %set/v v0x20d00c0_0, 8, 32;
    %jmp T_96.2;
T_96.3 ;
    %vpi_call 2 91 "$finish";
    %end;
    .thread T_96;
    .scope S_0x203b0a0;
T_97 ;
    %vpi_call 16 39 "$readmemh", P_0x206e718, v0x20d06d0, 1'sb0, 7'sb0100001;
    %end;
    .thread T_97;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "../tb/Mips_tb.v";
    "./Ram.v";
    "Mips.v";
    "./MemControler.v";
    "./Fetch.v";
    "./Memory.v";
    "./Execute.v";
    "./Alu.v";
    "./Shifter.v";
    "./Decode.v";
    "./Control.v";
    "./Comparator.v";
    "./Registers.v";
    "./Writeback.v";
    "../tb/im.v";
