// Seed: 2748908700
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  always @(posedge id_2) id_1 <= 1;
  logic id_2;
  always @(0 or posedge id_2) begin
    id_2 = id_2;
  end
endmodule
