

================================================================
== Vitis HLS Report for 'huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6'
================================================================
* Date:           Tue Jun 18 12:24:17 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.597 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       19|       19|  95.000 ns|  95.000 ns|   19|   19|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_664_6  |       17|       17|         3|          1|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.69>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_dhtbl_ml_4 = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:632]   --->   Operation 6 'alloca' 'p_dhtbl_ml_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 7 'alloca' 'p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_dhtbl_ml = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:632]   --->   Operation 8 'alloca' 'p_dhtbl_ml' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_xhtbl_bits_offset_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_xhtbl_bits_offset"   --->   Operation 9 'read' 'p_xhtbl_bits_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%select_ln668_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln668"   --->   Operation 10 'read' 'select_ln668_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%select_ln669_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln669"   --->   Operation 11 'read' 'select_ln669_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%select_ln671_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln671"   --->   Operation 12 'read' 'select_ln671_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%store_ln632 = store i32 1, i32 %p_dhtbl_ml" [benchmarks/chstone/jpeg/src/jpeg_decode.c:632]   --->   Operation 13 'store' 'store_ln632' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln628 = store i32 0, i32 %p" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 14 'store' 'store_ln628' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln632 = store i5 1, i5 %p_dhtbl_ml_4" [benchmarks/chstone/jpeg/src/jpeg_decode.c:632]   --->   Operation 15 'store' 'store_ln632' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body32"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%l = load i5 %p_dhtbl_ml_4" [benchmarks/chstone/jpeg/src/jpeg_decode.c:664]   --->   Operation 17 'load' 'l' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.82ns)   --->   "%icmp_ln664 = icmp_eq  i5 %l, i5 17" [benchmarks/chstone/jpeg/src/jpeg_decode.c:664]   --->   Operation 18 'icmp' 'icmp_ln664' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln664 = br i1 %icmp_ln664, void %for.body32.split, void %for.end55.exitStub" [benchmarks/chstone/jpeg/src/jpeg_decode.c:664]   --->   Operation 19 'br' 'br_ln664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %l, i2 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:665]   --->   Operation 20 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln664)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln665 = zext i7 %shl_ln" [benchmarks/chstone/jpeg/src/jpeg_decode.c:665]   --->   Operation 21 'zext' 'zext_ln665' <Predicate = (!icmp_ln664)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.93ns)   --->   "%add_ln665 = add i10 %zext_ln665, i10 %p_xhtbl_bits_offset_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:665]   --->   Operation 22 'add' 'add_ln665' <Predicate = (!icmp_ln664)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln665, i32 2, i32 9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:665]   --->   Operation 23 'partselect' 'lshr_ln' <Predicate = (!icmp_ln664)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln665_2 = zext i8 %lshr_ln" [benchmarks/chstone/jpeg/src/jpeg_decode.c:665]   --->   Operation 24 'zext' 'zext_ln665_2' <Predicate = (!icmp_ln664)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_jinfo_dc_xhuff_tbl_bits_addr = getelementptr i8 %p_jinfo_dc_xhuff_tbl_bits, i64 0, i64 %zext_ln665_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:665]   --->   Operation 25 'getelementptr' 'p_jinfo_dc_xhuff_tbl_bits_addr' <Predicate = (!icmp_ln664)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (1.29ns)   --->   "%p_jinfo_dc_xhuff_tbl_bits_load = load i8 %p_jinfo_dc_xhuff_tbl_bits_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:665]   --->   Operation 26 'load' 'p_jinfo_dc_xhuff_tbl_bits_load' <Predicate = (!icmp_ln664)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_1 : Operation 27 [1/1] (0.82ns)   --->   "%add_ln664 = add i5 %l, i5 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:664]   --->   Operation 27 'add' 'add_ln664' <Predicate = (!icmp_ln664)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.46ns)   --->   "%store_ln632 = store i5 %add_ln664, i5 %p_dhtbl_ml_4" [benchmarks/chstone/jpeg/src/jpeg_decode.c:632]   --->   Operation 28 'store' 'store_ln632' <Predicate = (!icmp_ln664)> <Delay = 0.46>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln664 = br void %for.body32" [benchmarks/chstone/jpeg/src/jpeg_decode.c:664]   --->   Operation 29 'br' 'br_ln664' <Predicate = (!icmp_ln664)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.59>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_load = load i32 %p" [benchmarks/chstone/jpeg/src/jpeg_decode.c:664]   --->   Operation 30 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln671_1 = zext i5 %l" [benchmarks/chstone/jpeg/src/jpeg_decode.c:671]   --->   Operation 31 'zext' 'zext_ln671_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.84ns)   --->   "%add_ln671 = add i6 %select_ln671_read, i6 %zext_ln671_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:671]   --->   Operation 32 'add' 'add_ln671' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln671_2 = zext i6 %add_ln671" [benchmarks/chstone/jpeg/src/jpeg_decode.c:671]   --->   Operation 33 'zext' 'zext_ln671_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_dhtbl_maxcode_addr = getelementptr i32 %p_dhtbl_maxcode, i64 0, i64 %zext_ln671_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:671]   --->   Operation 34 'getelementptr' 'p_dhtbl_maxcode_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.84ns)   --->   "%add_ln669 = add i6 %select_ln669_read, i6 %zext_ln671_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:669]   --->   Operation 35 'add' 'add_ln669' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.84ns)   --->   "%add_ln668 = add i6 %select_ln668_read, i6 %zext_ln671_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:668]   --->   Operation 36 'add' 'add_ln668' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln668 = zext i6 %add_ln668" [benchmarks/chstone/jpeg/src/jpeg_decode.c:668]   --->   Operation 37 'zext' 'zext_ln668' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_dhtbl_valptr_addr = getelementptr i11 %p_dhtbl_valptr, i64 0, i64 %zext_ln668" [benchmarks/chstone/jpeg/src/jpeg_decode.c:668]   --->   Operation 38 'getelementptr' 'p_dhtbl_valptr_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln664 = trunc i32 %p_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:664]   --->   Operation 39 'trunc' 'trunc_ln664' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln664_3 = trunc i32 %p_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:664]   --->   Operation 40 'trunc' 'trunc_ln664_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/2] (1.29ns)   --->   "%p_jinfo_dc_xhuff_tbl_bits_load = load i8 %p_jinfo_dc_xhuff_tbl_bits_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:665]   --->   Operation 41 'load' 'p_jinfo_dc_xhuff_tbl_bits_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln665_3 = zext i8 %p_jinfo_dc_xhuff_tbl_bits_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:665]   --->   Operation 42 'zext' 'zext_ln665_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln665_4 = zext i8 %p_jinfo_dc_xhuff_tbl_bits_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:665]   --->   Operation 43 'zext' 'zext_ln665_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.87ns)   --->   "%icmp_ln665 = icmp_eq  i8 %p_jinfo_dc_xhuff_tbl_bits_load, i8 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:665]   --->   Operation 44 'icmp' 'icmp_ln665' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln665 = br i1 %icmp_ln665, void %if.else, void %if.then36" [benchmarks/chstone/jpeg/src/jpeg_decode.c:665]   --->   Operation 45 'br' 'br_ln665' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.73ns)   --->   "%store_ln668 = store i11 %trunc_ln664_3, i7 %p_dhtbl_valptr_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:668]   --->   Operation 46 'store' 'store_ln668' <Predicate = (!icmp_ln665)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln669 = zext i32 %p_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:669]   --->   Operation 47 'zext' 'zext_ln669' <Predicate = (!icmp_ln665)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%huffcode_addr = getelementptr i32 %huffcode, i64 0, i64 %zext_ln669" [benchmarks/chstone/jpeg/src/jpeg_decode.c:669]   --->   Operation 48 'getelementptr' 'huffcode_addr' <Predicate = (!icmp_ln665)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (1.29ns)   --->   "%huffcode_load = load i9 %huffcode_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:669]   --->   Operation 49 'load' 'huffcode_load' <Predicate = (!icmp_ln665)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 257> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln670 = add i9 %trunc_ln664, i9 511" [benchmarks/chstone/jpeg/src/jpeg_decode.c:670]   --->   Operation 50 'add' 'add_ln670' <Predicate = (!icmp_ln665)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%p_4 = add i9 %add_ln670, i9 %zext_ln665_4" [benchmarks/chstone/jpeg/src/jpeg_decode.c:670]   --->   Operation 51 'add' 'p_4' <Predicate = (!icmp_ln665)> <Delay = 1.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln671 = zext i9 %p_4" [benchmarks/chstone/jpeg/src/jpeg_decode.c:671]   --->   Operation 52 'zext' 'zext_ln671' <Predicate = (!icmp_ln665)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%huffcode_addr_2 = getelementptr i32 %huffcode, i64 0, i64 %zext_ln671" [benchmarks/chstone/jpeg/src/jpeg_decode.c:671]   --->   Operation 53 'getelementptr' 'huffcode_addr_2' <Predicate = (!icmp_ln665)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (1.29ns)   --->   "%huffcode_load_2 = load i9 %huffcode_addr_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:671]   --->   Operation 54 'load' 'huffcode_load_2' <Predicate = (!icmp_ln665)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 257> <RAM>
ST_2 : Operation 55 [1/1] (1.14ns)   --->   "%p_5 = add i32 %zext_ln665_3, i32 %p_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:673]   --->   Operation 55 'add' 'p_5' <Predicate = (!icmp_ln665)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%l_cast8 = zext i5 %l" [benchmarks/chstone/jpeg/src/jpeg_decode.c:664]   --->   Operation 56 'zext' 'l_cast8' <Predicate = (!icmp_ln665)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.46ns)   --->   "%store_ln632 = store i32 %l_cast8, i32 %p_dhtbl_ml" [benchmarks/chstone/jpeg/src/jpeg_decode.c:632]   --->   Operation 57 'store' 'store_ln632' <Predicate = (!icmp_ln665)> <Delay = 0.46>
ST_2 : Operation 58 [1/1] (0.46ns)   --->   "%store_ln628 = store i32 %p_5, i32 %p" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 58 'store' 'store_ln628' <Predicate = (!icmp_ln665)> <Delay = 0.46>
ST_2 : Operation 59 [1/1] (1.29ns)   --->   "%store_ln666 = store i32 4294967295, i7 %p_dhtbl_maxcode_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:666]   --->   Operation 59 'store' 'store_ln666' <Predicate = (icmp_ln665)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln667 = br void %for.inc53" [benchmarks/chstone/jpeg/src/jpeg_decode.c:667]   --->   Operation 60 'br' 'br_ln667' <Predicate = (icmp_ln665)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%p_dhtbl_ml_load = load i32 %p_dhtbl_ml"   --->   Operation 72 'load' 'p_dhtbl_ml_load' <Predicate = (icmp_ln664)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_dhtbl_ml_out, i32 %p_dhtbl_ml_load"   --->   Operation 73 'write' 'write_ln0' <Predicate = (icmp_ln664)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 74 'ret' 'ret_ln0' <Predicate = (icmp_ln664)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.59>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln669_1 = zext i6 %add_ln669" [benchmarks/chstone/jpeg/src/jpeg_decode.c:669]   --->   Operation 61 'zext' 'zext_ln669_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%p_dhtbl_mincode_addr = getelementptr i11 %p_dhtbl_mincode, i64 0, i64 %zext_ln669_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:669]   --->   Operation 62 'getelementptr' 'p_dhtbl_mincode_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln628 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 63 'specpipeline' 'specpipeline_ln628' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%speclooptripcount_ln628 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 64 'speclooptripcount' 'speclooptripcount_ln628' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln664 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [benchmarks/chstone/jpeg/src/jpeg_decode.c:664]   --->   Operation 65 'specloopname' 'specloopname_ln664' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/2] (1.29ns)   --->   "%huffcode_load = load i9 %huffcode_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:669]   --->   Operation 66 'load' 'huffcode_load' <Predicate = (!icmp_ln665)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 257> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln669 = trunc i32 %huffcode_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:669]   --->   Operation 67 'trunc' 'trunc_ln669' <Predicate = (!icmp_ln665)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.73ns)   --->   "%store_ln669 = store i11 %trunc_ln669, i7 %p_dhtbl_mincode_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:669]   --->   Operation 68 'store' 'store_ln669' <Predicate = (!icmp_ln665)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_3 : Operation 69 [1/2] (1.29ns)   --->   "%huffcode_load_2 = load i9 %huffcode_addr_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:671]   --->   Operation 69 'load' 'huffcode_load_2' <Predicate = (!icmp_ln665)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 257> <RAM>
ST_3 : Operation 70 [1/1] (1.29ns)   --->   "%store_ln671 = store i32 %huffcode_load_2, i7 %p_dhtbl_maxcode_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:671]   --->   Operation 70 'store' 'store_ln671' <Predicate = (!icmp_ln665)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc53"   --->   Operation 71 'br' 'br_ln0' <Predicate = (!icmp_ln665)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 2.691ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln632', benchmarks/chstone/jpeg/src/jpeg_decode.c:632) of constant 1 on local variable 'p_dhtbl_ml', benchmarks/chstone/jpeg/src/jpeg_decode.c:632 [20]  (0.460 ns)
	'load' operation 5 bit ('l', benchmarks/chstone/jpeg/src/jpeg_decode.c:664) on local variable 'p_dhtbl_ml', benchmarks/chstone/jpeg/src/jpeg_decode.c:632 [23]  (0.000 ns)
	'add' operation 10 bit ('add_ln665', benchmarks/chstone/jpeg/src/jpeg_decode.c:665) [45]  (0.933 ns)
	'getelementptr' operation 8 bit ('p_jinfo_dc_xhuff_tbl_bits_addr', benchmarks/chstone/jpeg/src/jpeg_decode.c:665) [48]  (0.000 ns)
	'load' operation 8 bit ('p_jinfo_dc_xhuff_tbl_bits_load', benchmarks/chstone/jpeg/src/jpeg_decode.c:665) on array 'p_jinfo_dc_xhuff_tbl_bits' [49]  (1.297 ns)

 <State 2>: 3.597ns
The critical path consists of the following:
	'load' operation 8 bit ('p_jinfo_dc_xhuff_tbl_bits_load', benchmarks/chstone/jpeg/src/jpeg_decode.c:665) on array 'p_jinfo_dc_xhuff_tbl_bits' [49]  (1.297 ns)
	'add' operation 9 bit ('p', benchmarks/chstone/jpeg/src/jpeg_decode.c:670) [62]  (1.003 ns)
	'getelementptr' operation 9 bit ('huffcode_addr_2', benchmarks/chstone/jpeg/src/jpeg_decode.c:671) [64]  (0.000 ns)
	'load' operation 32 bit ('huffcode_load_2', benchmarks/chstone/jpeg/src/jpeg_decode.c:671) on array 'huffcode' [65]  (1.297 ns)

 <State 3>: 2.594ns
The critical path consists of the following:
	'load' operation 32 bit ('huffcode_load_2', benchmarks/chstone/jpeg/src/jpeg_decode.c:671) on array 'huffcode' [65]  (1.297 ns)
	'store' operation 0 bit ('store_ln671', benchmarks/chstone/jpeg/src/jpeg_decode.c:671) of variable 'huffcode_load_2', benchmarks/chstone/jpeg/src/jpeg_decode.c:671 on array 'p_dhtbl_maxcode' [66]  (1.297 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
