 
****************************************
Report : compile_options
Design : pooling
Version: I-2013.12-SP4
Date   : Tue Dec 11 15:14:14 2018
****************************************

Design                                   Compile Option         Value
--------------------------------------------------------------------------------
pooling                                  flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
                                         fix_multiple_port_nets feedthroughs
                                                                outputs
                                                                constants
                                         isolate_port           disabled
--------------------------------------------------------------------------------
1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : pooling
Version: I-2013.12-SP4
Date   : Tue Dec 11 15:14:14 2018
****************************************


    Design: pooling

    max_leakage_power          0.00
  - Current Leakage Power  51423.37
  ----------------------------------
    Slack                  -51423.37  (VIOLATED)


1
 
****************************************
Report : timing
        -path end
        -delay min
        -max_paths 15
Design : pooling
Version: I-2013.12-SP4
Date   : Tue Dec 11 15:14:14 2018
****************************************

Operating Conditions: TYPICAL   Library: sg_338K
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mean_pooling_0/om_reg[14]/D (dff_sg)
                                   78.14 r           50.00        28.14
mean_pooling_0/om_reg[13]/D (dff_sg)
                                   78.14 r           50.00        28.14
mean_pooling_0/om_reg[12]/D (dff_sg)
                                   78.14 r           50.00        28.14
mean_pooling_0/om_reg[11]/D (dff_sg)
                                   78.14 r           50.00        28.14
mean_pooling_0/om_reg[10]/D (dff_sg)
                                   78.14 r           50.00        28.14
mean_pooling_0/om_reg[9]/D (dff_sg)
                                   78.14 r           50.00        28.14
mean_pooling_0/om_reg[8]/D (dff_sg)
                                   78.14 r           50.00        28.14
mean_pooling_0/om_reg[7]/D (dff_sg)
                                   78.14 r           50.00        28.14
mean_pooling_0/om_reg[6]/D (dff_sg)
                                   78.14 r           50.00        28.14
mean_pooling_0/om_reg[5]/D (dff_sg)
                                   78.14 r           50.00        28.14
mean_pooling_0/om_reg[4]/D (dff_sg)
                                   78.14 r           50.00        28.14
mean_pooling_0/om_reg[3]/D (dff_sg)
                                   78.14 r           50.00        28.14
mean_pooling_0/om_reg[2]/D (dff_sg)
                                   78.14 r           50.00        28.14
mean_pooling_0/om_reg[1]/D (dff_sg)
                                   78.14 r           50.00        28.14
mean_pooling_0/om_reg[0]/D (dff_sg)
                                   78.14 r           50.00        28.14

1
 
****************************************
Report : timing
        -path end
        -delay max
        -max_paths 15
Design : pooling
Version: I-2013.12-SP4
Date   : Tue Dec 11 15:14:14 2018
****************************************

Operating Conditions: TYPICAL   Library: sg_338K
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
reg_im_reg[0][16]/D (dff_sg)     1325.51 f         1397.51        72.00
reg_im_reg[0][15]/D (dff_sg)     1325.51 f         1397.51        72.00
reg_im_reg[0][13]/D (dff_sg)     1325.51 f         1397.51        72.00
reg_im_reg[0][12]/D (dff_sg)     1325.51 f         1397.51        72.00
reg_im_reg[0][10]/D (dff_sg)     1325.51 f         1397.51        72.00
reg_im_reg[0][9]/D (dff_sg)      1325.51 f         1397.51        72.00
reg_im_reg[0][8]/D (dff_sg)      1325.51 f         1397.51        72.00
reg_im_reg[0][7]/D (dff_sg)      1325.51 f         1397.51        72.00
reg_im_reg[0][6]/D (dff_sg)      1325.51 f         1397.51        72.00
reg_im_reg[0][5]/D (dff_sg)      1325.51 f         1397.51        72.00
reg_im_reg[0][4]/D (dff_sg)      1325.51 f         1397.51        72.00
reg_im_reg[0][3]/D (dff_sg)      1325.51 f         1397.51        72.00
reg_im_reg[0][2]/D (dff_sg)      1325.51 f         1397.51        72.00
reg_im_reg[0][1]/D (dff_sg)      1325.51 f         1397.51        72.00
reg_im_reg[0][0]/D (dff_sg)      1325.51 f         1397.51        72.00

1
 
****************************************
Report : timing
        -path full_clock
        -delay min
        -input_pins
        -nets
        -max_paths 15
Design : pooling
Version: I-2013.12-SP4
Date   : Tue Dec 11 15:14:14 2018
****************************************

Operating Conditions: TYPICAL   Library: sg_338K
Wire Load Model Mode: top

  Startpoint: mean_pooling_0/om_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mean_pooling_0/om_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pooling            1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mean_pooling_0/om_reg[14]/CP (dff_sg)                   0.00       0.00 r
  mean_pooling_0/om_reg[14]/Q (dff_sg)                    9.94       9.94 r
  mean_pooling_0/n673 (net)                     1         0.00       9.94 r
  U4367/A (inv_x2_sg)                                     0.00       9.94 r
  U4367/X (inv_x2_sg)                                    13.53      23.47 f
  n4287 (net)                                   1         0.00      23.47 f
  U4528/A (inv_x4_sg)                                     0.00      23.47 f
  U4528/X (inv_x4_sg)                                    11.78      35.26 r
  n4288 (net)                                   2         0.00      35.26 r
  U5426/A (nand_x1_sg)                                    0.00      35.26 r
  U5426/X (nand_x1_sg)                                   17.71      52.97 f
  n3123 (net)                                   1         0.00      52.97 f
  U3987/A (nand_x1_sg)                                    0.00      52.97 f
  U3987/X (nand_x1_sg)                                   25.17      78.14 r
  n3465 (net)                                   1         0.00      78.14 r
  mean_pooling_0/om_reg[14]/D (dff_sg)                    0.00      78.14 r
  data arrival time                                                 78.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  mean_pooling_0/om_reg[14]/CP (dff_sg)                   0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -78.14
  --------------------------------------------------------------------------
  slack (MET)                                                       28.14


  Startpoint: mean_pooling_0/om_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mean_pooling_0/om_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pooling            1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mean_pooling_0/om_reg[13]/CP (dff_sg)                   0.00       0.00 r
  mean_pooling_0/om_reg[13]/Q (dff_sg)                    9.94       9.94 r
  mean_pooling_0/n674 (net)                     1         0.00       9.94 r
  U4368/A (inv_x2_sg)                                     0.00       9.94 r
  U4368/X (inv_x2_sg)                                    13.53      23.47 f
  n4289 (net)                                   1         0.00      23.47 f
  U4529/A (inv_x4_sg)                                     0.00      23.47 f
  U4529/X (inv_x4_sg)                                    11.78      35.26 r
  n4290 (net)                                   2         0.00      35.26 r
  U5425/A (nand_x1_sg)                                    0.00      35.26 r
  U5425/X (nand_x1_sg)                                   17.71      52.97 f
  n3149 (net)                                   1         0.00      52.97 f
  U3985/A (nand_x1_sg)                                    0.00      52.97 f
  U3985/X (nand_x1_sg)                                   25.17      78.14 r
  n3478 (net)                                   1         0.00      78.14 r
  mean_pooling_0/om_reg[13]/D (dff_sg)                    0.00      78.14 r
  data arrival time                                                 78.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  mean_pooling_0/om_reg[13]/CP (dff_sg)                   0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -78.14
  --------------------------------------------------------------------------
  slack (MET)                                                       28.14


  Startpoint: mean_pooling_0/om_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mean_pooling_0/om_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pooling            1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mean_pooling_0/om_reg[12]/CP (dff_sg)                   0.00       0.00 r
  mean_pooling_0/om_reg[12]/Q (dff_sg)                    9.94       9.94 r
  mean_pooling_0/n675 (net)                     1         0.00       9.94 r
  U4369/A (inv_x2_sg)                                     0.00       9.94 r
  U4369/X (inv_x2_sg)                                    13.53      23.47 f
  n4291 (net)                                   1         0.00      23.47 f
  U4530/A (inv_x4_sg)                                     0.00      23.47 f
  U4530/X (inv_x4_sg)                                    11.78      35.26 r
  n4292 (net)                                   2         0.00      35.26 r
  U5424/A (nand_x1_sg)                                    0.00      35.26 r
  U5424/X (nand_x1_sg)                                   17.71      52.97 f
  n3129 (net)                                   1         0.00      52.97 f
  U3983/A (nand_x1_sg)                                    0.00      52.97 f
  U3983/X (nand_x1_sg)                                   25.17      78.14 r
  n3468 (net)                                   1         0.00      78.14 r
  mean_pooling_0/om_reg[12]/D (dff_sg)                    0.00      78.14 r
  data arrival time                                                 78.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  mean_pooling_0/om_reg[12]/CP (dff_sg)                   0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -78.14
  --------------------------------------------------------------------------
  slack (MET)                                                       28.14


  Startpoint: mean_pooling_0/om_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mean_pooling_0/om_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pooling            1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mean_pooling_0/om_reg[11]/CP (dff_sg)                   0.00       0.00 r
  mean_pooling_0/om_reg[11]/Q (dff_sg)                    9.94       9.94 r
  mean_pooling_0/n676 (net)                     1         0.00       9.94 r
  U4370/A (inv_x2_sg)                                     0.00       9.94 r
  U4370/X (inv_x2_sg)                                    13.53      23.47 f
  n4293 (net)                                   1         0.00      23.47 f
  U4531/A (inv_x4_sg)                                     0.00      23.47 f
  U4531/X (inv_x4_sg)                                    11.78      35.26 r
  n4294 (net)                                   2         0.00      35.26 r
  U5423/A (nand_x1_sg)                                    0.00      35.26 r
  U5423/X (nand_x1_sg)                                   17.71      52.97 f
  n3141 (net)                                   1         0.00      52.97 f
  U3981/A (nand_x1_sg)                                    0.00      52.97 f
  U3981/X (nand_x1_sg)                                   25.17      78.14 r
  n3474 (net)                                   1         0.00      78.14 r
  mean_pooling_0/om_reg[11]/D (dff_sg)                    0.00      78.14 r
  data arrival time                                                 78.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  mean_pooling_0/om_reg[11]/CP (dff_sg)                   0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -78.14
  --------------------------------------------------------------------------
  slack (MET)                                                       28.14


  Startpoint: mean_pooling_0/om_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mean_pooling_0/om_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pooling            1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mean_pooling_0/om_reg[10]/CP (dff_sg)                   0.00       0.00 r
  mean_pooling_0/om_reg[10]/Q (dff_sg)                    9.94       9.94 r
  mean_pooling_0/n677 (net)                     1         0.00       9.94 r
  U4371/A (inv_x2_sg)                                     0.00       9.94 r
  U4371/X (inv_x2_sg)                                    13.53      23.47 f
  n4295 (net)                                   1         0.00      23.47 f
  U4532/A (inv_x4_sg)                                     0.00      23.47 f
  U4532/X (inv_x4_sg)                                    11.78      35.26 r
  n4296 (net)                                   2         0.00      35.26 r
  U5422/A (nand_x1_sg)                                    0.00      35.26 r
  U5422/X (nand_x1_sg)                                   17.71      52.97 f
  n3125 (net)                                   1         0.00      52.97 f
  U3979/A (nand_x1_sg)                                    0.00      52.97 f
  U3979/X (nand_x1_sg)                                   25.17      78.14 r
  n3466 (net)                                   1         0.00      78.14 r
  mean_pooling_0/om_reg[10]/D (dff_sg)                    0.00      78.14 r
  data arrival time                                                 78.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  mean_pooling_0/om_reg[10]/CP (dff_sg)                   0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -78.14
  --------------------------------------------------------------------------
  slack (MET)                                                       28.14


  Startpoint: mean_pooling_0/om_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mean_pooling_0/om_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pooling            1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mean_pooling_0/om_reg[9]/CP (dff_sg)                    0.00       0.00 r
  mean_pooling_0/om_reg[9]/Q (dff_sg)                     9.94       9.94 r
  mean_pooling_0/n678 (net)                     1         0.00       9.94 r
  U4372/A (inv_x2_sg)                                     0.00       9.94 r
  U4372/X (inv_x2_sg)                                    13.53      23.47 f
  n4297 (net)                                   1         0.00      23.47 f
  U4533/A (inv_x4_sg)                                     0.00      23.47 f
  U4533/X (inv_x4_sg)                                    11.78      35.26 r
  n4298 (net)                                   2         0.00      35.26 r
  U5421/A (nand_x1_sg)                                    0.00      35.26 r
  U5421/X (nand_x1_sg)                                   17.71      52.97 f
  n3133 (net)                                   1         0.00      52.97 f
  U3977/A (nand_x1_sg)                                    0.00      52.97 f
  U3977/X (nand_x1_sg)                                   25.17      78.14 r
  n3470 (net)                                   1         0.00      78.14 r
  mean_pooling_0/om_reg[9]/D (dff_sg)                     0.00      78.14 r
  data arrival time                                                 78.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  mean_pooling_0/om_reg[9]/CP (dff_sg)                    0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -78.14
  --------------------------------------------------------------------------
  slack (MET)                                                       28.14


  Startpoint: mean_pooling_0/om_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mean_pooling_0/om_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pooling            1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mean_pooling_0/om_reg[8]/CP (dff_sg)                    0.00       0.00 r
  mean_pooling_0/om_reg[8]/Q (dff_sg)                     9.94       9.94 r
  mean_pooling_0/n679 (net)                     1         0.00       9.94 r
  U4373/A (inv_x2_sg)                                     0.00       9.94 r
  U4373/X (inv_x2_sg)                                    13.53      23.47 f
  n4299 (net)                                   1         0.00      23.47 f
  U4534/A (inv_x4_sg)                                     0.00      23.47 f
  U4534/X (inv_x4_sg)                                    11.78      35.26 r
  n4300 (net)                                   2         0.00      35.26 r
  U5420/A (nand_x1_sg)                                    0.00      35.26 r
  U5420/X (nand_x1_sg)                                   17.71      52.97 f
  n3121 (net)                                   1         0.00      52.97 f
  U3975/A (nand_x1_sg)                                    0.00      52.97 f
  U3975/X (nand_x1_sg)                                   25.17      78.14 r
  n3464 (net)                                   1         0.00      78.14 r
  mean_pooling_0/om_reg[8]/D (dff_sg)                     0.00      78.14 r
  data arrival time                                                 78.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  mean_pooling_0/om_reg[8]/CP (dff_sg)                    0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -78.14
  --------------------------------------------------------------------------
  slack (MET)                                                       28.14


  Startpoint: mean_pooling_0/om_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mean_pooling_0/om_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pooling            1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mean_pooling_0/om_reg[7]/CP (dff_sg)                    0.00       0.00 r
  mean_pooling_0/om_reg[7]/Q (dff_sg)                     9.94       9.94 r
  mean_pooling_0/n680 (net)                     1         0.00       9.94 r
  U4374/A (inv_x2_sg)                                     0.00       9.94 r
  U4374/X (inv_x2_sg)                                    13.53      23.47 f
  n4301 (net)                                   1         0.00      23.47 f
  U4535/A (inv_x4_sg)                                     0.00      23.47 f
  U4535/X (inv_x4_sg)                                    11.78      35.26 r
  n4302 (net)                                   2         0.00      35.26 r
  U5419/A (nand_x1_sg)                                    0.00      35.26 r
  U5419/X (nand_x1_sg)                                   17.71      52.97 f
  n3143 (net)                                   1         0.00      52.97 f
  U3973/A (nand_x1_sg)                                    0.00      52.97 f
  U3973/X (nand_x1_sg)                                   25.17      78.14 r
  n3475 (net)                                   1         0.00      78.14 r
  mean_pooling_0/om_reg[7]/D (dff_sg)                     0.00      78.14 r
  data arrival time                                                 78.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  mean_pooling_0/om_reg[7]/CP (dff_sg)                    0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -78.14
  --------------------------------------------------------------------------
  slack (MET)                                                       28.14


  Startpoint: mean_pooling_0/om_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mean_pooling_0/om_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pooling            1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mean_pooling_0/om_reg[6]/CP (dff_sg)                    0.00       0.00 r
  mean_pooling_0/om_reg[6]/Q (dff_sg)                     9.94       9.94 r
  mean_pooling_0/n681 (net)                     1         0.00       9.94 r
  U4375/A (inv_x2_sg)                                     0.00       9.94 r
  U4375/X (inv_x2_sg)                                    13.53      23.47 f
  n4303 (net)                                   1         0.00      23.47 f
  U4536/A (inv_x4_sg)                                     0.00      23.47 f
  U4536/X (inv_x4_sg)                                    11.78      35.26 r
  n4304 (net)                                   2         0.00      35.26 r
  U5418/A (nand_x1_sg)                                    0.00      35.26 r
  U5418/X (nand_x1_sg)                                   17.71      52.97 f
  n3127 (net)                                   1         0.00      52.97 f
  U3971/A (nand_x1_sg)                                    0.00      52.97 f
  U3971/X (nand_x1_sg)                                   25.17      78.14 r
  n3467 (net)                                   1         0.00      78.14 r
  mean_pooling_0/om_reg[6]/D (dff_sg)                     0.00      78.14 r
  data arrival time                                                 78.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  mean_pooling_0/om_reg[6]/CP (dff_sg)                    0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -78.14
  --------------------------------------------------------------------------
  slack (MET)                                                       28.14


  Startpoint: mean_pooling_0/om_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mean_pooling_0/om_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pooling            1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mean_pooling_0/om_reg[5]/CP (dff_sg)                    0.00       0.00 r
  mean_pooling_0/om_reg[5]/Q (dff_sg)                     9.94       9.94 r
  mean_pooling_0/n682 (net)                     1         0.00       9.94 r
  U4376/A (inv_x2_sg)                                     0.00       9.94 r
  U4376/X (inv_x2_sg)                                    13.53      23.47 f
  n4305 (net)                                   1         0.00      23.47 f
  U4537/A (inv_x4_sg)                                     0.00      23.47 f
  U4537/X (inv_x4_sg)                                    11.78      35.26 r
  n4306 (net)                                   2         0.00      35.26 r
  U5417/A (nand_x1_sg)                                    0.00      35.26 r
  U5417/X (nand_x1_sg)                                   17.71      52.97 f
  n3135 (net)                                   1         0.00      52.97 f
  U3969/A (nand_x1_sg)                                    0.00      52.97 f
  U3969/X (nand_x1_sg)                                   25.17      78.14 r
  n3471 (net)                                   1         0.00      78.14 r
  mean_pooling_0/om_reg[5]/D (dff_sg)                     0.00      78.14 r
  data arrival time                                                 78.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  mean_pooling_0/om_reg[5]/CP (dff_sg)                    0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -78.14
  --------------------------------------------------------------------------
  slack (MET)                                                       28.14


  Startpoint: mean_pooling_0/om_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mean_pooling_0/om_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pooling            1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mean_pooling_0/om_reg[4]/CP (dff_sg)                    0.00       0.00 r
  mean_pooling_0/om_reg[4]/Q (dff_sg)                     9.94       9.94 r
  mean_pooling_0/n683 (net)                     1         0.00       9.94 r
  U4377/A (inv_x2_sg)                                     0.00       9.94 r
  U4377/X (inv_x2_sg)                                    13.53      23.47 f
  n4307 (net)                                   1         0.00      23.47 f
  U4538/A (inv_x4_sg)                                     0.00      23.47 f
  U4538/X (inv_x4_sg)                                    11.78      35.26 r
  n4308 (net)                                   2         0.00      35.26 r
  U5416/A (nand_x1_sg)                                    0.00      35.26 r
  U5416/X (nand_x1_sg)                                   17.71      52.97 f
  n3115 (net)                                   1         0.00      52.97 f
  U3967/A (nand_x1_sg)                                    0.00      52.97 f
  U3967/X (nand_x1_sg)                                   25.17      78.14 r
  n3462 (net)                                   1         0.00      78.14 r
  mean_pooling_0/om_reg[4]/D (dff_sg)                     0.00      78.14 r
  data arrival time                                                 78.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  mean_pooling_0/om_reg[4]/CP (dff_sg)                    0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -78.14
  --------------------------------------------------------------------------
  slack (MET)                                                       28.14


  Startpoint: mean_pooling_0/om_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mean_pooling_0/om_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pooling            1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mean_pooling_0/om_reg[3]/CP (dff_sg)                    0.00       0.00 r
  mean_pooling_0/om_reg[3]/Q (dff_sg)                     9.94       9.94 r
  mean_pooling_0/n684 (net)                     1         0.00       9.94 r
  U4378/A (inv_x2_sg)                                     0.00       9.94 r
  U4378/X (inv_x2_sg)                                    13.53      23.47 f
  n4309 (net)                                   1         0.00      23.47 f
  U4539/A (inv_x4_sg)                                     0.00      23.47 f
  U4539/X (inv_x4_sg)                                    11.78      35.26 r
  n4310 (net)                                   2         0.00      35.26 r
  U5415/A (nand_x1_sg)                                    0.00      35.26 r
  U5415/X (nand_x1_sg)                                   17.71      52.97 f
  n3145 (net)                                   1         0.00      52.97 f
  U3965/A (nand_x1_sg)                                    0.00      52.97 f
  U3965/X (nand_x1_sg)                                   25.17      78.14 r
  n3476 (net)                                   1         0.00      78.14 r
  mean_pooling_0/om_reg[3]/D (dff_sg)                     0.00      78.14 r
  data arrival time                                                 78.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  mean_pooling_0/om_reg[3]/CP (dff_sg)                    0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -78.14
  --------------------------------------------------------------------------
  slack (MET)                                                       28.14


  Startpoint: mean_pooling_0/om_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mean_pooling_0/om_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pooling            1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mean_pooling_0/om_reg[2]/CP (dff_sg)                    0.00       0.00 r
  mean_pooling_0/om_reg[2]/Q (dff_sg)                     9.94       9.94 r
  mean_pooling_0/n685 (net)                     1         0.00       9.94 r
  U4379/A (inv_x2_sg)                                     0.00       9.94 r
  U4379/X (inv_x2_sg)                                    13.53      23.47 f
  n4311 (net)                                   1         0.00      23.47 f
  U4540/A (inv_x4_sg)                                     0.00      23.47 f
  U4540/X (inv_x4_sg)                                    11.78      35.26 r
  n4312 (net)                                   2         0.00      35.26 r
  U5414/A (nand_x1_sg)                                    0.00      35.26 r
  U5414/X (nand_x1_sg)                                   17.71      52.97 f
  n3131 (net)                                   1         0.00      52.97 f
  U3963/A (nand_x1_sg)                                    0.00      52.97 f
  U3963/X (nand_x1_sg)                                   25.17      78.14 r
  n3469 (net)                                   1         0.00      78.14 r
  mean_pooling_0/om_reg[2]/D (dff_sg)                     0.00      78.14 r
  data arrival time                                                 78.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  mean_pooling_0/om_reg[2]/CP (dff_sg)                    0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -78.14
  --------------------------------------------------------------------------
  slack (MET)                                                       28.14


  Startpoint: mean_pooling_0/om_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mean_pooling_0/om_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pooling            1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mean_pooling_0/om_reg[1]/CP (dff_sg)                    0.00       0.00 r
  mean_pooling_0/om_reg[1]/Q (dff_sg)                     9.94       9.94 r
  mean_pooling_0/n686 (net)                     1         0.00       9.94 r
  U4380/A (inv_x2_sg)                                     0.00       9.94 r
  U4380/X (inv_x2_sg)                                    13.53      23.47 f
  n4313 (net)                                   1         0.00      23.47 f
  U4541/A (inv_x4_sg)                                     0.00      23.47 f
  U4541/X (inv_x4_sg)                                    11.78      35.26 r
  n4314 (net)                                   2         0.00      35.26 r
  U5413/A (nand_x1_sg)                                    0.00      35.26 r
  U5413/X (nand_x1_sg)                                   17.71      52.97 f
  n3147 (net)                                   1         0.00      52.97 f
  U3961/A (nand_x1_sg)                                    0.00      52.97 f
  U3961/X (nand_x1_sg)                                   25.17      78.14 r
  n3477 (net)                                   1         0.00      78.14 r
  mean_pooling_0/om_reg[1]/D (dff_sg)                     0.00      78.14 r
  data arrival time                                                 78.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  mean_pooling_0/om_reg[1]/CP (dff_sg)                    0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -78.14
  --------------------------------------------------------------------------
  slack (MET)                                                       28.14


  Startpoint: mean_pooling_0/om_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mean_pooling_0/om_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pooling            1K                    sg_338K

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mean_pooling_0/om_reg[0]/CP (dff_sg)                    0.00       0.00 r
  mean_pooling_0/om_reg[0]/Q (dff_sg)                     9.94       9.94 r
  mean_pooling_0/n687 (net)                     1         0.00       9.94 r
  U4381/A (inv_x2_sg)                                     0.00       9.94 r
  U4381/X (inv_x2_sg)                                    13.53      23.47 f
  n4315 (net)                                   1         0.00      23.47 f
  U4542/A (inv_x4_sg)                                     0.00      23.47 f
  U4542/X (inv_x4_sg)                                    11.78      35.26 r
  n4316 (net)                                   2         0.00      35.26 r
  U5412/A (nand_x1_sg)                                    0.00      35.26 r
  U5412/X (nand_x1_sg)                                   17.71      52.97 f
  n3119 (net)                                   1         0.00      52.97 f
  U3959/A (nand_x1_sg)                                    0.00      52.97 f
  U3959/X (nand_x1_sg)                                   25.17      78.14 r
  n3463 (net)                                   1         0.00      78.14 r
  mean_pooling_0/om_reg[0]/D (dff_sg)                     0.00      78.14 r
  data arrival time                                                 78.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  mean_pooling_0/om_reg[0]/CP (dff_sg)                    0.00      50.00 r
  library hold time                                       0.00      50.00
  data required time                                                50.00
  --------------------------------------------------------------------------
  data required time                                                50.00
  data arrival time                                                -78.14
  --------------------------------------------------------------------------
  slack (MET)                                                       28.14


1
 
****************************************
Report : timing
        -path full_clock
        -delay max
        -input_pins
        -nets
        -max_paths 15
Design : pooling
Version: I-2013.12-SP4
Date   : Tue Dec 11 15:14:14 2018
****************************************

Operating Conditions: TYPICAL   Library: sg_338K
Wire Load Model Mode: top

  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_im_reg[0][16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pooling            1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg[1]/CP (dff_sg)                 0.00       0.00 r
  state_reg[1]/Q (dff_sg)                 11.68      11.68 f
  n5053 (net)                    1         0.00      11.68 f
  U3565/A (inv_x1_sg)                      0.00      11.68 f
  U3565/X (inv_x1_sg)                     16.84      28.51 r
  n4074 (net)                    1         0.00      28.51 r
  U3566/A (inv_x2_sg)                      0.00      28.51 r
  U3566/X (inv_x2_sg)                     14.62      43.14 f
  n4075 (net)                    1         0.00      43.14 f
  U4502/A (inv_x4_sg)                      0.00      43.14 f
  U4502/X (inv_x4_sg)                     14.25      57.39 r
  n4269 (net)                    1         0.00      57.39 r
  U4503/A (inv_x8_sg)                      0.00      57.39 r
  U4503/X (inv_x8_sg)                     17.76      75.15 f
  state[1] (net)                 4         0.00      75.15 f
  U4504/A (inv_x8_sg)                      0.00      75.16 f
  U4504/X (inv_x8_sg)                     14.79      89.94 r
  n5026 (net)                    4         0.00      89.94 r
  U5330/B (nor_x1_sg)                      0.00      89.94 r
  U5330/X (nor_x1_sg)                     13.99     103.94 f
  n3329 (net)                    1         0.00     103.94 f
  U5329/A (nand_x2_sg)                     0.00     103.94 f
  U5329/X (nand_x2_sg)                    22.30     126.24 r
  n3328 (net)                    1         0.00     126.24 r
  U2832/A (nand_x8_sg)                     0.00     126.24 r
  U2832/X (nand_x8_sg)                    14.91     141.15 f
  n3054 (net)                    3         0.00     141.15 f
  U4225/A (inv_x4_sg)                      0.00     141.15 f
  U4225/X (inv_x4_sg)                     14.97     156.12 r
  n5022 (net)                    3         0.00     156.12 r
  U5331/A (nand_x2_sg)                     0.00     156.12 r
  U5331/X (nand_x2_sg)                    22.30     178.43 f
  n3326 (net)                    1         0.00     178.43 f
  U2829/A (nor_x2_sg)                      0.00     178.43 f
  U2829/X (nor_x2_sg)                     17.92     196.35 r
  n3167 (net)                    1         0.00     196.35 r
  U5731/A (inv_x4_sg)                      0.00     196.35 r
  U5731/X (inv_x4_sg)                     14.32     210.67 f
  n4448 (net)                    1         0.00     210.67 f
  U5730/A (inv_x8_sg)                      0.00     210.67 f
  U5730/X (inv_x8_sg)                     20.92     231.60 r
  n4447 (net)                    9         0.00     231.60 r
  U2986/B (nor_x1_sg)                      0.00     231.60 r
  U2986/X (nor_x1_sg)                     18.64     250.24 f
  n3166 (net)                    1         0.00     250.24 f
  U2985/A (inv_x2_sg)                      0.00     250.24 f
  U2985/X (inv_x2_sg)                     16.01     266.25 r
  n4452 (net)                    1         0.00     266.25 r
  U2987/A (inv_x4_sg)                      0.00     266.25 r
  U2987/X (inv_x4_sg)                     16.43     282.68 f
  n4451 (net)                    3         0.00     282.68 f
  U2964/A (inv_x4_sg)                      0.00     282.69 f
  U2964/X (inv_x4_sg)                     14.77     297.45 r
  n4450 (net)                    1         0.00     297.45 r
  U5732/A (inv_x8_sg)                      0.00     297.46 r
  U5732/X (inv_x8_sg)                    741.84    1039.29 f
  n4449 (net)                   78         0.00    1039.29 f
  U5354/A (nand_x1_sg)                     0.03    1039.32 f
  U5354/X (nand_x1_sg)                   227.86    1267.19 r
  n3199 (net)                    1         0.00    1267.19 r
  U4068/B (nand_x1_sg)                     0.00    1267.19 r
  U4068/X (nand_x1_sg)                    58.32    1325.51 f
  n538 (net)                     1         0.00    1325.51 f
  reg_im_reg[0][16]/D (dff_sg)             0.00    1325.51 f
  data arrival time                                1325.51

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  reg_im_reg[0][16]/CP (dff_sg)            0.00    1379.00 r
  library setup time                      18.51    1397.51
  data required time                               1397.51
  -----------------------------------------------------------
  data required time                               1397.51
  data arrival time                               -1325.51
  -----------------------------------------------------------
  slack (MET)                                        72.00


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_im_reg[0][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pooling            1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg[1]/CP (dff_sg)                 0.00       0.00 r
  state_reg[1]/Q (dff_sg)                 11.68      11.68 f
  n5053 (net)                    1         0.00      11.68 f
  U3565/A (inv_x1_sg)                      0.00      11.68 f
  U3565/X (inv_x1_sg)                     16.84      28.51 r
  n4074 (net)                    1         0.00      28.51 r
  U3566/A (inv_x2_sg)                      0.00      28.51 r
  U3566/X (inv_x2_sg)                     14.62      43.14 f
  n4075 (net)                    1         0.00      43.14 f
  U4502/A (inv_x4_sg)                      0.00      43.14 f
  U4502/X (inv_x4_sg)                     14.25      57.39 r
  n4269 (net)                    1         0.00      57.39 r
  U4503/A (inv_x8_sg)                      0.00      57.39 r
  U4503/X (inv_x8_sg)                     17.76      75.15 f
  state[1] (net)                 4         0.00      75.15 f
  U4504/A (inv_x8_sg)                      0.00      75.16 f
  U4504/X (inv_x8_sg)                     14.79      89.94 r
  n5026 (net)                    4         0.00      89.94 r
  U5330/B (nor_x1_sg)                      0.00      89.94 r
  U5330/X (nor_x1_sg)                     13.99     103.94 f
  n3329 (net)                    1         0.00     103.94 f
  U5329/A (nand_x2_sg)                     0.00     103.94 f
  U5329/X (nand_x2_sg)                    22.30     126.24 r
  n3328 (net)                    1         0.00     126.24 r
  U2832/A (nand_x8_sg)                     0.00     126.24 r
  U2832/X (nand_x8_sg)                    14.91     141.15 f
  n3054 (net)                    3         0.00     141.15 f
  U4225/A (inv_x4_sg)                      0.00     141.15 f
  U4225/X (inv_x4_sg)                     14.97     156.12 r
  n5022 (net)                    3         0.00     156.12 r
  U5331/A (nand_x2_sg)                     0.00     156.12 r
  U5331/X (nand_x2_sg)                    22.30     178.43 f
  n3326 (net)                    1         0.00     178.43 f
  U2829/A (nor_x2_sg)                      0.00     178.43 f
  U2829/X (nor_x2_sg)                     17.92     196.35 r
  n3167 (net)                    1         0.00     196.35 r
  U5731/A (inv_x4_sg)                      0.00     196.35 r
  U5731/X (inv_x4_sg)                     14.32     210.67 f
  n4448 (net)                    1         0.00     210.67 f
  U5730/A (inv_x8_sg)                      0.00     210.67 f
  U5730/X (inv_x8_sg)                     20.92     231.60 r
  n4447 (net)                    9         0.00     231.60 r
  U2986/B (nor_x1_sg)                      0.00     231.60 r
  U2986/X (nor_x1_sg)                     18.64     250.24 f
  n3166 (net)                    1         0.00     250.24 f
  U2985/A (inv_x2_sg)                      0.00     250.24 f
  U2985/X (inv_x2_sg)                     16.01     266.25 r
  n4452 (net)                    1         0.00     266.25 r
  U2987/A (inv_x4_sg)                      0.00     266.25 r
  U2987/X (inv_x4_sg)                     16.43     282.68 f
  n4451 (net)                    3         0.00     282.68 f
  U2964/A (inv_x4_sg)                      0.00     282.69 f
  U2964/X (inv_x4_sg)                     14.77     297.45 r
  n4450 (net)                    1         0.00     297.45 r
  U5732/A (inv_x8_sg)                      0.00     297.46 r
  U5732/X (inv_x8_sg)                    741.84    1039.29 f
  n4449 (net)                   78         0.00    1039.29 f
  U5404/A (nand_x1_sg)                     0.03    1039.32 f
  U5404/X (nand_x1_sg)                   227.86    1267.19 r
  n3197 (net)                    1         0.00    1267.19 r
  U4066/B (nand_x1_sg)                     0.00    1267.19 r
  U4066/X (nand_x1_sg)                    58.32    1325.51 f
  n539 (net)                     1         0.00    1325.51 f
  reg_im_reg[0][15]/D (dff_sg)             0.00    1325.51 f
  data arrival time                                1325.51

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  reg_im_reg[0][15]/CP (dff_sg)            0.00    1379.00 r
  library setup time                      18.51    1397.51
  data required time                               1397.51
  -----------------------------------------------------------
  data required time                               1397.51
  data arrival time                               -1325.51
  -----------------------------------------------------------
  slack (MET)                                        72.00


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_im_reg[0][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pooling            1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg[1]/CP (dff_sg)                 0.00       0.00 r
  state_reg[1]/Q (dff_sg)                 11.68      11.68 f
  n5053 (net)                    1         0.00      11.68 f
  U3565/A (inv_x1_sg)                      0.00      11.68 f
  U3565/X (inv_x1_sg)                     16.84      28.51 r
  n4074 (net)                    1         0.00      28.51 r
  U3566/A (inv_x2_sg)                      0.00      28.51 r
  U3566/X (inv_x2_sg)                     14.62      43.14 f
  n4075 (net)                    1         0.00      43.14 f
  U4502/A (inv_x4_sg)                      0.00      43.14 f
  U4502/X (inv_x4_sg)                     14.25      57.39 r
  n4269 (net)                    1         0.00      57.39 r
  U4503/A (inv_x8_sg)                      0.00      57.39 r
  U4503/X (inv_x8_sg)                     17.76      75.15 f
  state[1] (net)                 4         0.00      75.15 f
  U4504/A (inv_x8_sg)                      0.00      75.16 f
  U4504/X (inv_x8_sg)                     14.79      89.94 r
  n5026 (net)                    4         0.00      89.94 r
  U5330/B (nor_x1_sg)                      0.00      89.94 r
  U5330/X (nor_x1_sg)                     13.99     103.94 f
  n3329 (net)                    1         0.00     103.94 f
  U5329/A (nand_x2_sg)                     0.00     103.94 f
  U5329/X (nand_x2_sg)                    22.30     126.24 r
  n3328 (net)                    1         0.00     126.24 r
  U2832/A (nand_x8_sg)                     0.00     126.24 r
  U2832/X (nand_x8_sg)                    14.91     141.15 f
  n3054 (net)                    3         0.00     141.15 f
  U4225/A (inv_x4_sg)                      0.00     141.15 f
  U4225/X (inv_x4_sg)                     14.97     156.12 r
  n5022 (net)                    3         0.00     156.12 r
  U5331/A (nand_x2_sg)                     0.00     156.12 r
  U5331/X (nand_x2_sg)                    22.30     178.43 f
  n3326 (net)                    1         0.00     178.43 f
  U2829/A (nor_x2_sg)                      0.00     178.43 f
  U2829/X (nor_x2_sg)                     17.92     196.35 r
  n3167 (net)                    1         0.00     196.35 r
  U5731/A (inv_x4_sg)                      0.00     196.35 r
  U5731/X (inv_x4_sg)                     14.32     210.67 f
  n4448 (net)                    1         0.00     210.67 f
  U5730/A (inv_x8_sg)                      0.00     210.67 f
  U5730/X (inv_x8_sg)                     20.92     231.60 r
  n4447 (net)                    9         0.00     231.60 r
  U2986/B (nor_x1_sg)                      0.00     231.60 r
  U2986/X (nor_x1_sg)                     18.64     250.24 f
  n3166 (net)                    1         0.00     250.24 f
  U2985/A (inv_x2_sg)                      0.00     250.24 f
  U2985/X (inv_x2_sg)                     16.01     266.25 r
  n4452 (net)                    1         0.00     266.25 r
  U2987/A (inv_x4_sg)                      0.00     266.25 r
  U2987/X (inv_x4_sg)                     16.43     282.68 f
  n4451 (net)                    3         0.00     282.68 f
  U2964/A (inv_x4_sg)                      0.00     282.69 f
  U2964/X (inv_x4_sg)                     14.77     297.45 r
  n4450 (net)                    1         0.00     297.45 r
  U5732/A (inv_x8_sg)                      0.00     297.46 r
  U5732/X (inv_x8_sg)                    741.84    1039.29 f
  n4449 (net)                   78         0.00    1039.29 f
  U5402/A (nand_x1_sg)                     0.03    1039.32 f
  U5402/X (nand_x1_sg)                   227.86    1267.19 r
  n3193 (net)                    1         0.00    1267.19 r
  U4062/B (nand_x1_sg)                     0.00    1267.19 r
  U4062/X (nand_x1_sg)                    58.32    1325.51 f
  n541 (net)                     1         0.00    1325.51 f
  reg_im_reg[0][13]/D (dff_sg)             0.00    1325.51 f
  data arrival time                                1325.51

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  reg_im_reg[0][13]/CP (dff_sg)            0.00    1379.00 r
  library setup time                      18.51    1397.51
  data required time                               1397.51
  -----------------------------------------------------------
  data required time                               1397.51
  data arrival time                               -1325.51
  -----------------------------------------------------------
  slack (MET)                                        72.00


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_im_reg[0][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pooling            1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg[1]/CP (dff_sg)                 0.00       0.00 r
  state_reg[1]/Q (dff_sg)                 11.68      11.68 f
  n5053 (net)                    1         0.00      11.68 f
  U3565/A (inv_x1_sg)                      0.00      11.68 f
  U3565/X (inv_x1_sg)                     16.84      28.51 r
  n4074 (net)                    1         0.00      28.51 r
  U3566/A (inv_x2_sg)                      0.00      28.51 r
  U3566/X (inv_x2_sg)                     14.62      43.14 f
  n4075 (net)                    1         0.00      43.14 f
  U4502/A (inv_x4_sg)                      0.00      43.14 f
  U4502/X (inv_x4_sg)                     14.25      57.39 r
  n4269 (net)                    1         0.00      57.39 r
  U4503/A (inv_x8_sg)                      0.00      57.39 r
  U4503/X (inv_x8_sg)                     17.76      75.15 f
  state[1] (net)                 4         0.00      75.15 f
  U4504/A (inv_x8_sg)                      0.00      75.16 f
  U4504/X (inv_x8_sg)                     14.79      89.94 r
  n5026 (net)                    4         0.00      89.94 r
  U5330/B (nor_x1_sg)                      0.00      89.94 r
  U5330/X (nor_x1_sg)                     13.99     103.94 f
  n3329 (net)                    1         0.00     103.94 f
  U5329/A (nand_x2_sg)                     0.00     103.94 f
  U5329/X (nand_x2_sg)                    22.30     126.24 r
  n3328 (net)                    1         0.00     126.24 r
  U2832/A (nand_x8_sg)                     0.00     126.24 r
  U2832/X (nand_x8_sg)                    14.91     141.15 f
  n3054 (net)                    3         0.00     141.15 f
  U4225/A (inv_x4_sg)                      0.00     141.15 f
  U4225/X (inv_x4_sg)                     14.97     156.12 r
  n5022 (net)                    3         0.00     156.12 r
  U5331/A (nand_x2_sg)                     0.00     156.12 r
  U5331/X (nand_x2_sg)                    22.30     178.43 f
  n3326 (net)                    1         0.00     178.43 f
  U2829/A (nor_x2_sg)                      0.00     178.43 f
  U2829/X (nor_x2_sg)                     17.92     196.35 r
  n3167 (net)                    1         0.00     196.35 r
  U5731/A (inv_x4_sg)                      0.00     196.35 r
  U5731/X (inv_x4_sg)                     14.32     210.67 f
  n4448 (net)                    1         0.00     210.67 f
  U5730/A (inv_x8_sg)                      0.00     210.67 f
  U5730/X (inv_x8_sg)                     20.92     231.60 r
  n4447 (net)                    9         0.00     231.60 r
  U2986/B (nor_x1_sg)                      0.00     231.60 r
  U2986/X (nor_x1_sg)                     18.64     250.24 f
  n3166 (net)                    1         0.00     250.24 f
  U2985/A (inv_x2_sg)                      0.00     250.24 f
  U2985/X (inv_x2_sg)                     16.01     266.25 r
  n4452 (net)                    1         0.00     266.25 r
  U2987/A (inv_x4_sg)                      0.00     266.25 r
  U2987/X (inv_x4_sg)                     16.43     282.68 f
  n4451 (net)                    3         0.00     282.68 f
  U2964/A (inv_x4_sg)                      0.00     282.69 f
  U2964/X (inv_x4_sg)                     14.77     297.45 r
  n4450 (net)                    1         0.00     297.45 r
  U5732/A (inv_x8_sg)                      0.00     297.46 r
  U5732/X (inv_x8_sg)                    741.84    1039.29 f
  n4449 (net)                   78         0.00    1039.29 f
  U5401/A (nand_x1_sg)                     0.03    1039.32 f
  U5401/X (nand_x1_sg)                   227.86    1267.19 r
  n3191 (net)                    1         0.00    1267.19 r
  U4060/B (nand_x1_sg)                     0.00    1267.19 r
  U4060/X (nand_x1_sg)                    58.32    1325.51 f
  n542 (net)                     1         0.00    1325.51 f
  reg_im_reg[0][12]/D (dff_sg)             0.00    1325.51 f
  data arrival time                                1325.51

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  reg_im_reg[0][12]/CP (dff_sg)            0.00    1379.00 r
  library setup time                      18.51    1397.51
  data required time                               1397.51
  -----------------------------------------------------------
  data required time                               1397.51
  data arrival time                               -1325.51
  -----------------------------------------------------------
  slack (MET)                                        72.00


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_im_reg[0][10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pooling            1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg[1]/CP (dff_sg)                 0.00       0.00 r
  state_reg[1]/Q (dff_sg)                 11.68      11.68 f
  n5053 (net)                    1         0.00      11.68 f
  U3565/A (inv_x1_sg)                      0.00      11.68 f
  U3565/X (inv_x1_sg)                     16.84      28.51 r
  n4074 (net)                    1         0.00      28.51 r
  U3566/A (inv_x2_sg)                      0.00      28.51 r
  U3566/X (inv_x2_sg)                     14.62      43.14 f
  n4075 (net)                    1         0.00      43.14 f
  U4502/A (inv_x4_sg)                      0.00      43.14 f
  U4502/X (inv_x4_sg)                     14.25      57.39 r
  n4269 (net)                    1         0.00      57.39 r
  U4503/A (inv_x8_sg)                      0.00      57.39 r
  U4503/X (inv_x8_sg)                     17.76      75.15 f
  state[1] (net)                 4         0.00      75.15 f
  U4504/A (inv_x8_sg)                      0.00      75.16 f
  U4504/X (inv_x8_sg)                     14.79      89.94 r
  n5026 (net)                    4         0.00      89.94 r
  U5330/B (nor_x1_sg)                      0.00      89.94 r
  U5330/X (nor_x1_sg)                     13.99     103.94 f
  n3329 (net)                    1         0.00     103.94 f
  U5329/A (nand_x2_sg)                     0.00     103.94 f
  U5329/X (nand_x2_sg)                    22.30     126.24 r
  n3328 (net)                    1         0.00     126.24 r
  U2832/A (nand_x8_sg)                     0.00     126.24 r
  U2832/X (nand_x8_sg)                    14.91     141.15 f
  n3054 (net)                    3         0.00     141.15 f
  U4225/A (inv_x4_sg)                      0.00     141.15 f
  U4225/X (inv_x4_sg)                     14.97     156.12 r
  n5022 (net)                    3         0.00     156.12 r
  U5331/A (nand_x2_sg)                     0.00     156.12 r
  U5331/X (nand_x2_sg)                    22.30     178.43 f
  n3326 (net)                    1         0.00     178.43 f
  U2829/A (nor_x2_sg)                      0.00     178.43 f
  U2829/X (nor_x2_sg)                     17.92     196.35 r
  n3167 (net)                    1         0.00     196.35 r
  U5731/A (inv_x4_sg)                      0.00     196.35 r
  U5731/X (inv_x4_sg)                     14.32     210.67 f
  n4448 (net)                    1         0.00     210.67 f
  U5730/A (inv_x8_sg)                      0.00     210.67 f
  U5730/X (inv_x8_sg)                     20.92     231.60 r
  n4447 (net)                    9         0.00     231.60 r
  U2986/B (nor_x1_sg)                      0.00     231.60 r
  U2986/X (nor_x1_sg)                     18.64     250.24 f
  n3166 (net)                    1         0.00     250.24 f
  U2985/A (inv_x2_sg)                      0.00     250.24 f
  U2985/X (inv_x2_sg)                     16.01     266.25 r
  n4452 (net)                    1         0.00     266.25 r
  U2987/A (inv_x4_sg)                      0.00     266.25 r
  U2987/X (inv_x4_sg)                     16.43     282.68 f
  n4451 (net)                    3         0.00     282.68 f
  U2964/A (inv_x4_sg)                      0.00     282.69 f
  U2964/X (inv_x4_sg)                     14.77     297.45 r
  n4450 (net)                    1         0.00     297.45 r
  U5732/A (inv_x8_sg)                      0.00     297.46 r
  U5732/X (inv_x8_sg)                    741.84    1039.29 f
  n4449 (net)                   78         0.00    1039.29 f
  U5399/A (nand_x1_sg)                     0.03    1039.32 f
  U5399/X (nand_x1_sg)                   227.86    1267.19 r
  n3187 (net)                    1         0.00    1267.19 r
  U4056/B (nand_x1_sg)                     0.00    1267.19 r
  U4056/X (nand_x1_sg)                    58.32    1325.51 f
  n544 (net)                     1         0.00    1325.51 f
  reg_im_reg[0][10]/D (dff_sg)             0.00    1325.51 f
  data arrival time                                1325.51

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  reg_im_reg[0][10]/CP (dff_sg)            0.00    1379.00 r
  library setup time                      18.51    1397.51
  data required time                               1397.51
  -----------------------------------------------------------
  data required time                               1397.51
  data arrival time                               -1325.51
  -----------------------------------------------------------
  slack (MET)                                        72.00


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_im_reg[0][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pooling            1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg[1]/CP (dff_sg)                 0.00       0.00 r
  state_reg[1]/Q (dff_sg)                 11.68      11.68 f
  n5053 (net)                    1         0.00      11.68 f
  U3565/A (inv_x1_sg)                      0.00      11.68 f
  U3565/X (inv_x1_sg)                     16.84      28.51 r
  n4074 (net)                    1         0.00      28.51 r
  U3566/A (inv_x2_sg)                      0.00      28.51 r
  U3566/X (inv_x2_sg)                     14.62      43.14 f
  n4075 (net)                    1         0.00      43.14 f
  U4502/A (inv_x4_sg)                      0.00      43.14 f
  U4502/X (inv_x4_sg)                     14.25      57.39 r
  n4269 (net)                    1         0.00      57.39 r
  U4503/A (inv_x8_sg)                      0.00      57.39 r
  U4503/X (inv_x8_sg)                     17.76      75.15 f
  state[1] (net)                 4         0.00      75.15 f
  U4504/A (inv_x8_sg)                      0.00      75.16 f
  U4504/X (inv_x8_sg)                     14.79      89.94 r
  n5026 (net)                    4         0.00      89.94 r
  U5330/B (nor_x1_sg)                      0.00      89.94 r
  U5330/X (nor_x1_sg)                     13.99     103.94 f
  n3329 (net)                    1         0.00     103.94 f
  U5329/A (nand_x2_sg)                     0.00     103.94 f
  U5329/X (nand_x2_sg)                    22.30     126.24 r
  n3328 (net)                    1         0.00     126.24 r
  U2832/A (nand_x8_sg)                     0.00     126.24 r
  U2832/X (nand_x8_sg)                    14.91     141.15 f
  n3054 (net)                    3         0.00     141.15 f
  U4225/A (inv_x4_sg)                      0.00     141.15 f
  U4225/X (inv_x4_sg)                     14.97     156.12 r
  n5022 (net)                    3         0.00     156.12 r
  U5331/A (nand_x2_sg)                     0.00     156.12 r
  U5331/X (nand_x2_sg)                    22.30     178.43 f
  n3326 (net)                    1         0.00     178.43 f
  U2829/A (nor_x2_sg)                      0.00     178.43 f
  U2829/X (nor_x2_sg)                     17.92     196.35 r
  n3167 (net)                    1         0.00     196.35 r
  U5731/A (inv_x4_sg)                      0.00     196.35 r
  U5731/X (inv_x4_sg)                     14.32     210.67 f
  n4448 (net)                    1         0.00     210.67 f
  U5730/A (inv_x8_sg)                      0.00     210.67 f
  U5730/X (inv_x8_sg)                     20.92     231.60 r
  n4447 (net)                    9         0.00     231.60 r
  U2986/B (nor_x1_sg)                      0.00     231.60 r
  U2986/X (nor_x1_sg)                     18.64     250.24 f
  n3166 (net)                    1         0.00     250.24 f
  U2985/A (inv_x2_sg)                      0.00     250.24 f
  U2985/X (inv_x2_sg)                     16.01     266.25 r
  n4452 (net)                    1         0.00     266.25 r
  U2987/A (inv_x4_sg)                      0.00     266.25 r
  U2987/X (inv_x4_sg)                     16.43     282.68 f
  n4451 (net)                    3         0.00     282.68 f
  U2964/A (inv_x4_sg)                      0.00     282.69 f
  U2964/X (inv_x4_sg)                     14.77     297.45 r
  n4450 (net)                    1         0.00     297.45 r
  U5732/A (inv_x8_sg)                      0.00     297.46 r
  U5732/X (inv_x8_sg)                    741.84    1039.29 f
  n4449 (net)                   78         0.00    1039.29 f
  U5398/A (nand_x1_sg)                     0.03    1039.32 f
  U5398/X (nand_x1_sg)                   227.86    1267.19 r
  n3185 (net)                    1         0.00    1267.19 r
  U4054/B (nand_x1_sg)                     0.00    1267.19 r
  U4054/X (nand_x1_sg)                    58.32    1325.51 f
  n545 (net)                     1         0.00    1325.51 f
  reg_im_reg[0][9]/D (dff_sg)              0.00    1325.51 f
  data arrival time                                1325.51

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  reg_im_reg[0][9]/CP (dff_sg)             0.00    1379.00 r
  library setup time                      18.51    1397.51
  data required time                               1397.51
  -----------------------------------------------------------
  data required time                               1397.51
  data arrival time                               -1325.51
  -----------------------------------------------------------
  slack (MET)                                        72.00


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_im_reg[0][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pooling            1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg[1]/CP (dff_sg)                 0.00       0.00 r
  state_reg[1]/Q (dff_sg)                 11.68      11.68 f
  n5053 (net)                    1         0.00      11.68 f
  U3565/A (inv_x1_sg)                      0.00      11.68 f
  U3565/X (inv_x1_sg)                     16.84      28.51 r
  n4074 (net)                    1         0.00      28.51 r
  U3566/A (inv_x2_sg)                      0.00      28.51 r
  U3566/X (inv_x2_sg)                     14.62      43.14 f
  n4075 (net)                    1         0.00      43.14 f
  U4502/A (inv_x4_sg)                      0.00      43.14 f
  U4502/X (inv_x4_sg)                     14.25      57.39 r
  n4269 (net)                    1         0.00      57.39 r
  U4503/A (inv_x8_sg)                      0.00      57.39 r
  U4503/X (inv_x8_sg)                     17.76      75.15 f
  state[1] (net)                 4         0.00      75.15 f
  U4504/A (inv_x8_sg)                      0.00      75.16 f
  U4504/X (inv_x8_sg)                     14.79      89.94 r
  n5026 (net)                    4         0.00      89.94 r
  U5330/B (nor_x1_sg)                      0.00      89.94 r
  U5330/X (nor_x1_sg)                     13.99     103.94 f
  n3329 (net)                    1         0.00     103.94 f
  U5329/A (nand_x2_sg)                     0.00     103.94 f
  U5329/X (nand_x2_sg)                    22.30     126.24 r
  n3328 (net)                    1         0.00     126.24 r
  U2832/A (nand_x8_sg)                     0.00     126.24 r
  U2832/X (nand_x8_sg)                    14.91     141.15 f
  n3054 (net)                    3         0.00     141.15 f
  U4225/A (inv_x4_sg)                      0.00     141.15 f
  U4225/X (inv_x4_sg)                     14.97     156.12 r
  n5022 (net)                    3         0.00     156.12 r
  U5331/A (nand_x2_sg)                     0.00     156.12 r
  U5331/X (nand_x2_sg)                    22.30     178.43 f
  n3326 (net)                    1         0.00     178.43 f
  U2829/A (nor_x2_sg)                      0.00     178.43 f
  U2829/X (nor_x2_sg)                     17.92     196.35 r
  n3167 (net)                    1         0.00     196.35 r
  U5731/A (inv_x4_sg)                      0.00     196.35 r
  U5731/X (inv_x4_sg)                     14.32     210.67 f
  n4448 (net)                    1         0.00     210.67 f
  U5730/A (inv_x8_sg)                      0.00     210.67 f
  U5730/X (inv_x8_sg)                     20.92     231.60 r
  n4447 (net)                    9         0.00     231.60 r
  U2986/B (nor_x1_sg)                      0.00     231.60 r
  U2986/X (nor_x1_sg)                     18.64     250.24 f
  n3166 (net)                    1         0.00     250.24 f
  U2985/A (inv_x2_sg)                      0.00     250.24 f
  U2985/X (inv_x2_sg)                     16.01     266.25 r
  n4452 (net)                    1         0.00     266.25 r
  U2987/A (inv_x4_sg)                      0.00     266.25 r
  U2987/X (inv_x4_sg)                     16.43     282.68 f
  n4451 (net)                    3         0.00     282.68 f
  U2964/A (inv_x4_sg)                      0.00     282.69 f
  U2964/X (inv_x4_sg)                     14.77     297.45 r
  n4450 (net)                    1         0.00     297.45 r
  U5732/A (inv_x8_sg)                      0.00     297.46 r
  U5732/X (inv_x8_sg)                    741.84    1039.29 f
  n4449 (net)                   78         0.00    1039.29 f
  U5397/A (nand_x1_sg)                     0.03    1039.32 f
  U5397/X (nand_x1_sg)                   227.86    1267.19 r
  n3183 (net)                    1         0.00    1267.19 r
  U4052/B (nand_x1_sg)                     0.00    1267.19 r
  U4052/X (nand_x1_sg)                    58.32    1325.51 f
  n546 (net)                     1         0.00    1325.51 f
  reg_im_reg[0][8]/D (dff_sg)              0.00    1325.51 f
  data arrival time                                1325.51

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  reg_im_reg[0][8]/CP (dff_sg)             0.00    1379.00 r
  library setup time                      18.51    1397.51
  data required time                               1397.51
  -----------------------------------------------------------
  data required time                               1397.51
  data arrival time                               -1325.51
  -----------------------------------------------------------
  slack (MET)                                        72.00


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_im_reg[0][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pooling            1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg[1]/CP (dff_sg)                 0.00       0.00 r
  state_reg[1]/Q (dff_sg)                 11.68      11.68 f
  n5053 (net)                    1         0.00      11.68 f
  U3565/A (inv_x1_sg)                      0.00      11.68 f
  U3565/X (inv_x1_sg)                     16.84      28.51 r
  n4074 (net)                    1         0.00      28.51 r
  U3566/A (inv_x2_sg)                      0.00      28.51 r
  U3566/X (inv_x2_sg)                     14.62      43.14 f
  n4075 (net)                    1         0.00      43.14 f
  U4502/A (inv_x4_sg)                      0.00      43.14 f
  U4502/X (inv_x4_sg)                     14.25      57.39 r
  n4269 (net)                    1         0.00      57.39 r
  U4503/A (inv_x8_sg)                      0.00      57.39 r
  U4503/X (inv_x8_sg)                     17.76      75.15 f
  state[1] (net)                 4         0.00      75.15 f
  U4504/A (inv_x8_sg)                      0.00      75.16 f
  U4504/X (inv_x8_sg)                     14.79      89.94 r
  n5026 (net)                    4         0.00      89.94 r
  U5330/B (nor_x1_sg)                      0.00      89.94 r
  U5330/X (nor_x1_sg)                     13.99     103.94 f
  n3329 (net)                    1         0.00     103.94 f
  U5329/A (nand_x2_sg)                     0.00     103.94 f
  U5329/X (nand_x2_sg)                    22.30     126.24 r
  n3328 (net)                    1         0.00     126.24 r
  U2832/A (nand_x8_sg)                     0.00     126.24 r
  U2832/X (nand_x8_sg)                    14.91     141.15 f
  n3054 (net)                    3         0.00     141.15 f
  U4225/A (inv_x4_sg)                      0.00     141.15 f
  U4225/X (inv_x4_sg)                     14.97     156.12 r
  n5022 (net)                    3         0.00     156.12 r
  U5331/A (nand_x2_sg)                     0.00     156.12 r
  U5331/X (nand_x2_sg)                    22.30     178.43 f
  n3326 (net)                    1         0.00     178.43 f
  U2829/A (nor_x2_sg)                      0.00     178.43 f
  U2829/X (nor_x2_sg)                     17.92     196.35 r
  n3167 (net)                    1         0.00     196.35 r
  U5731/A (inv_x4_sg)                      0.00     196.35 r
  U5731/X (inv_x4_sg)                     14.32     210.67 f
  n4448 (net)                    1         0.00     210.67 f
  U5730/A (inv_x8_sg)                      0.00     210.67 f
  U5730/X (inv_x8_sg)                     20.92     231.60 r
  n4447 (net)                    9         0.00     231.60 r
  U2986/B (nor_x1_sg)                      0.00     231.60 r
  U2986/X (nor_x1_sg)                     18.64     250.24 f
  n3166 (net)                    1         0.00     250.24 f
  U2985/A (inv_x2_sg)                      0.00     250.24 f
  U2985/X (inv_x2_sg)                     16.01     266.25 r
  n4452 (net)                    1         0.00     266.25 r
  U2987/A (inv_x4_sg)                      0.00     266.25 r
  U2987/X (inv_x4_sg)                     16.43     282.68 f
  n4451 (net)                    3         0.00     282.68 f
  U2964/A (inv_x4_sg)                      0.00     282.69 f
  U2964/X (inv_x4_sg)                     14.77     297.45 r
  n4450 (net)                    1         0.00     297.45 r
  U5732/A (inv_x8_sg)                      0.00     297.46 r
  U5732/X (inv_x8_sg)                    741.84    1039.29 f
  n4449 (net)                   78         0.00    1039.29 f
  U5411/A (nand_x1_sg)                     0.03    1039.32 f
  U5411/X (nand_x1_sg)                   227.86    1267.19 r
  n3181 (net)                    1         0.00    1267.19 r
  U4050/B (nand_x1_sg)                     0.00    1267.19 r
  U4050/X (nand_x1_sg)                    58.32    1325.51 f
  n547 (net)                     1         0.00    1325.51 f
  reg_im_reg[0][7]/D (dff_sg)              0.00    1325.51 f
  data arrival time                                1325.51

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  reg_im_reg[0][7]/CP (dff_sg)             0.00    1379.00 r
  library setup time                      18.51    1397.51
  data required time                               1397.51
  -----------------------------------------------------------
  data required time                               1397.51
  data arrival time                               -1325.51
  -----------------------------------------------------------
  slack (MET)                                        72.00


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_im_reg[0][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pooling            1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg[1]/CP (dff_sg)                 0.00       0.00 r
  state_reg[1]/Q (dff_sg)                 11.68      11.68 f
  n5053 (net)                    1         0.00      11.68 f
  U3565/A (inv_x1_sg)                      0.00      11.68 f
  U3565/X (inv_x1_sg)                     16.84      28.51 r
  n4074 (net)                    1         0.00      28.51 r
  U3566/A (inv_x2_sg)                      0.00      28.51 r
  U3566/X (inv_x2_sg)                     14.62      43.14 f
  n4075 (net)                    1         0.00      43.14 f
  U4502/A (inv_x4_sg)                      0.00      43.14 f
  U4502/X (inv_x4_sg)                     14.25      57.39 r
  n4269 (net)                    1         0.00      57.39 r
  U4503/A (inv_x8_sg)                      0.00      57.39 r
  U4503/X (inv_x8_sg)                     17.76      75.15 f
  state[1] (net)                 4         0.00      75.15 f
  U4504/A (inv_x8_sg)                      0.00      75.16 f
  U4504/X (inv_x8_sg)                     14.79      89.94 r
  n5026 (net)                    4         0.00      89.94 r
  U5330/B (nor_x1_sg)                      0.00      89.94 r
  U5330/X (nor_x1_sg)                     13.99     103.94 f
  n3329 (net)                    1         0.00     103.94 f
  U5329/A (nand_x2_sg)                     0.00     103.94 f
  U5329/X (nand_x2_sg)                    22.30     126.24 r
  n3328 (net)                    1         0.00     126.24 r
  U2832/A (nand_x8_sg)                     0.00     126.24 r
  U2832/X (nand_x8_sg)                    14.91     141.15 f
  n3054 (net)                    3         0.00     141.15 f
  U4225/A (inv_x4_sg)                      0.00     141.15 f
  U4225/X (inv_x4_sg)                     14.97     156.12 r
  n5022 (net)                    3         0.00     156.12 r
  U5331/A (nand_x2_sg)                     0.00     156.12 r
  U5331/X (nand_x2_sg)                    22.30     178.43 f
  n3326 (net)                    1         0.00     178.43 f
  U2829/A (nor_x2_sg)                      0.00     178.43 f
  U2829/X (nor_x2_sg)                     17.92     196.35 r
  n3167 (net)                    1         0.00     196.35 r
  U5731/A (inv_x4_sg)                      0.00     196.35 r
  U5731/X (inv_x4_sg)                     14.32     210.67 f
  n4448 (net)                    1         0.00     210.67 f
  U5730/A (inv_x8_sg)                      0.00     210.67 f
  U5730/X (inv_x8_sg)                     20.92     231.60 r
  n4447 (net)                    9         0.00     231.60 r
  U2986/B (nor_x1_sg)                      0.00     231.60 r
  U2986/X (nor_x1_sg)                     18.64     250.24 f
  n3166 (net)                    1         0.00     250.24 f
  U2985/A (inv_x2_sg)                      0.00     250.24 f
  U2985/X (inv_x2_sg)                     16.01     266.25 r
  n4452 (net)                    1         0.00     266.25 r
  U2987/A (inv_x4_sg)                      0.00     266.25 r
  U2987/X (inv_x4_sg)                     16.43     282.68 f
  n4451 (net)                    3         0.00     282.68 f
  U2964/A (inv_x4_sg)                      0.00     282.69 f
  U2964/X (inv_x4_sg)                     14.77     297.45 r
  n4450 (net)                    1         0.00     297.45 r
  U5732/A (inv_x8_sg)                      0.00     297.46 r
  U5732/X (inv_x8_sg)                    741.84    1039.29 f
  n4449 (net)                   78         0.00    1039.29 f
  U5410/A (nand_x1_sg)                     0.03    1039.32 f
  U5410/X (nand_x1_sg)                   227.86    1267.19 r
  n3179 (net)                    1         0.00    1267.19 r
  U4048/B (nand_x1_sg)                     0.00    1267.19 r
  U4048/X (nand_x1_sg)                    58.32    1325.51 f
  n548 (net)                     1         0.00    1325.51 f
  reg_im_reg[0][6]/D (dff_sg)              0.00    1325.51 f
  data arrival time                                1325.51

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  reg_im_reg[0][6]/CP (dff_sg)             0.00    1379.00 r
  library setup time                      18.51    1397.51
  data required time                               1397.51
  -----------------------------------------------------------
  data required time                               1397.51
  data arrival time                               -1325.51
  -----------------------------------------------------------
  slack (MET)                                        72.00


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_im_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pooling            1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg[1]/CP (dff_sg)                 0.00       0.00 r
  state_reg[1]/Q (dff_sg)                 11.68      11.68 f
  n5053 (net)                    1         0.00      11.68 f
  U3565/A (inv_x1_sg)                      0.00      11.68 f
  U3565/X (inv_x1_sg)                     16.84      28.51 r
  n4074 (net)                    1         0.00      28.51 r
  U3566/A (inv_x2_sg)                      0.00      28.51 r
  U3566/X (inv_x2_sg)                     14.62      43.14 f
  n4075 (net)                    1         0.00      43.14 f
  U4502/A (inv_x4_sg)                      0.00      43.14 f
  U4502/X (inv_x4_sg)                     14.25      57.39 r
  n4269 (net)                    1         0.00      57.39 r
  U4503/A (inv_x8_sg)                      0.00      57.39 r
  U4503/X (inv_x8_sg)                     17.76      75.15 f
  state[1] (net)                 4         0.00      75.15 f
  U4504/A (inv_x8_sg)                      0.00      75.16 f
  U4504/X (inv_x8_sg)                     14.79      89.94 r
  n5026 (net)                    4         0.00      89.94 r
  U5330/B (nor_x1_sg)                      0.00      89.94 r
  U5330/X (nor_x1_sg)                     13.99     103.94 f
  n3329 (net)                    1         0.00     103.94 f
  U5329/A (nand_x2_sg)                     0.00     103.94 f
  U5329/X (nand_x2_sg)                    22.30     126.24 r
  n3328 (net)                    1         0.00     126.24 r
  U2832/A (nand_x8_sg)                     0.00     126.24 r
  U2832/X (nand_x8_sg)                    14.91     141.15 f
  n3054 (net)                    3         0.00     141.15 f
  U4225/A (inv_x4_sg)                      0.00     141.15 f
  U4225/X (inv_x4_sg)                     14.97     156.12 r
  n5022 (net)                    3         0.00     156.12 r
  U5331/A (nand_x2_sg)                     0.00     156.12 r
  U5331/X (nand_x2_sg)                    22.30     178.43 f
  n3326 (net)                    1         0.00     178.43 f
  U2829/A (nor_x2_sg)                      0.00     178.43 f
  U2829/X (nor_x2_sg)                     17.92     196.35 r
  n3167 (net)                    1         0.00     196.35 r
  U5731/A (inv_x4_sg)                      0.00     196.35 r
  U5731/X (inv_x4_sg)                     14.32     210.67 f
  n4448 (net)                    1         0.00     210.67 f
  U5730/A (inv_x8_sg)                      0.00     210.67 f
  U5730/X (inv_x8_sg)                     20.92     231.60 r
  n4447 (net)                    9         0.00     231.60 r
  U2986/B (nor_x1_sg)                      0.00     231.60 r
  U2986/X (nor_x1_sg)                     18.64     250.24 f
  n3166 (net)                    1         0.00     250.24 f
  U2985/A (inv_x2_sg)                      0.00     250.24 f
  U2985/X (inv_x2_sg)                     16.01     266.25 r
  n4452 (net)                    1         0.00     266.25 r
  U2987/A (inv_x4_sg)                      0.00     266.25 r
  U2987/X (inv_x4_sg)                     16.43     282.68 f
  n4451 (net)                    3         0.00     282.68 f
  U2964/A (inv_x4_sg)                      0.00     282.69 f
  U2964/X (inv_x4_sg)                     14.77     297.45 r
  n4450 (net)                    1         0.00     297.45 r
  U5732/A (inv_x8_sg)                      0.00     297.46 r
  U5732/X (inv_x8_sg)                    741.84    1039.29 f
  n4449 (net)                   78         0.00    1039.29 f
  U5409/A (nand_x1_sg)                     0.03    1039.32 f
  U5409/X (nand_x1_sg)                   227.86    1267.19 r
  n3177 (net)                    1         0.00    1267.19 r
  U4046/B (nand_x1_sg)                     0.00    1267.19 r
  U4046/X (nand_x1_sg)                    58.32    1325.51 f
  n549 (net)                     1         0.00    1325.51 f
  reg_im_reg[0][5]/D (dff_sg)              0.00    1325.51 f
  data arrival time                                1325.51

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  reg_im_reg[0][5]/CP (dff_sg)             0.00    1379.00 r
  library setup time                      18.51    1397.51
  data required time                               1397.51
  -----------------------------------------------------------
  data required time                               1397.51
  data arrival time                               -1325.51
  -----------------------------------------------------------
  slack (MET)                                        72.00


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_im_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pooling            1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg[1]/CP (dff_sg)                 0.00       0.00 r
  state_reg[1]/Q (dff_sg)                 11.68      11.68 f
  n5053 (net)                    1         0.00      11.68 f
  U3565/A (inv_x1_sg)                      0.00      11.68 f
  U3565/X (inv_x1_sg)                     16.84      28.51 r
  n4074 (net)                    1         0.00      28.51 r
  U3566/A (inv_x2_sg)                      0.00      28.51 r
  U3566/X (inv_x2_sg)                     14.62      43.14 f
  n4075 (net)                    1         0.00      43.14 f
  U4502/A (inv_x4_sg)                      0.00      43.14 f
  U4502/X (inv_x4_sg)                     14.25      57.39 r
  n4269 (net)                    1         0.00      57.39 r
  U4503/A (inv_x8_sg)                      0.00      57.39 r
  U4503/X (inv_x8_sg)                     17.76      75.15 f
  state[1] (net)                 4         0.00      75.15 f
  U4504/A (inv_x8_sg)                      0.00      75.16 f
  U4504/X (inv_x8_sg)                     14.79      89.94 r
  n5026 (net)                    4         0.00      89.94 r
  U5330/B (nor_x1_sg)                      0.00      89.94 r
  U5330/X (nor_x1_sg)                     13.99     103.94 f
  n3329 (net)                    1         0.00     103.94 f
  U5329/A (nand_x2_sg)                     0.00     103.94 f
  U5329/X (nand_x2_sg)                    22.30     126.24 r
  n3328 (net)                    1         0.00     126.24 r
  U2832/A (nand_x8_sg)                     0.00     126.24 r
  U2832/X (nand_x8_sg)                    14.91     141.15 f
  n3054 (net)                    3         0.00     141.15 f
  U4225/A (inv_x4_sg)                      0.00     141.15 f
  U4225/X (inv_x4_sg)                     14.97     156.12 r
  n5022 (net)                    3         0.00     156.12 r
  U5331/A (nand_x2_sg)                     0.00     156.12 r
  U5331/X (nand_x2_sg)                    22.30     178.43 f
  n3326 (net)                    1         0.00     178.43 f
  U2829/A (nor_x2_sg)                      0.00     178.43 f
  U2829/X (nor_x2_sg)                     17.92     196.35 r
  n3167 (net)                    1         0.00     196.35 r
  U5731/A (inv_x4_sg)                      0.00     196.35 r
  U5731/X (inv_x4_sg)                     14.32     210.67 f
  n4448 (net)                    1         0.00     210.67 f
  U5730/A (inv_x8_sg)                      0.00     210.67 f
  U5730/X (inv_x8_sg)                     20.92     231.60 r
  n4447 (net)                    9         0.00     231.60 r
  U2986/B (nor_x1_sg)                      0.00     231.60 r
  U2986/X (nor_x1_sg)                     18.64     250.24 f
  n3166 (net)                    1         0.00     250.24 f
  U2985/A (inv_x2_sg)                      0.00     250.24 f
  U2985/X (inv_x2_sg)                     16.01     266.25 r
  n4452 (net)                    1         0.00     266.25 r
  U2987/A (inv_x4_sg)                      0.00     266.25 r
  U2987/X (inv_x4_sg)                     16.43     282.68 f
  n4451 (net)                    3         0.00     282.68 f
  U2964/A (inv_x4_sg)                      0.00     282.69 f
  U2964/X (inv_x4_sg)                     14.77     297.45 r
  n4450 (net)                    1         0.00     297.45 r
  U5732/A (inv_x8_sg)                      0.00     297.46 r
  U5732/X (inv_x8_sg)                    741.84    1039.29 f
  n4449 (net)                   78         0.00    1039.29 f
  U5408/A (nand_x1_sg)                     0.03    1039.32 f
  U5408/X (nand_x1_sg)                   227.86    1267.19 r
  n3175 (net)                    1         0.00    1267.19 r
  U4044/B (nand_x1_sg)                     0.00    1267.19 r
  U4044/X (nand_x1_sg)                    58.32    1325.51 f
  n550 (net)                     1         0.00    1325.51 f
  reg_im_reg[0][4]/D (dff_sg)              0.00    1325.51 f
  data arrival time                                1325.51

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  reg_im_reg[0][4]/CP (dff_sg)             0.00    1379.00 r
  library setup time                      18.51    1397.51
  data required time                               1397.51
  -----------------------------------------------------------
  data required time                               1397.51
  data arrival time                               -1325.51
  -----------------------------------------------------------
  slack (MET)                                        72.00


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_im_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pooling            1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg[1]/CP (dff_sg)                 0.00       0.00 r
  state_reg[1]/Q (dff_sg)                 11.68      11.68 f
  n5053 (net)                    1         0.00      11.68 f
  U3565/A (inv_x1_sg)                      0.00      11.68 f
  U3565/X (inv_x1_sg)                     16.84      28.51 r
  n4074 (net)                    1         0.00      28.51 r
  U3566/A (inv_x2_sg)                      0.00      28.51 r
  U3566/X (inv_x2_sg)                     14.62      43.14 f
  n4075 (net)                    1         0.00      43.14 f
  U4502/A (inv_x4_sg)                      0.00      43.14 f
  U4502/X (inv_x4_sg)                     14.25      57.39 r
  n4269 (net)                    1         0.00      57.39 r
  U4503/A (inv_x8_sg)                      0.00      57.39 r
  U4503/X (inv_x8_sg)                     17.76      75.15 f
  state[1] (net)                 4         0.00      75.15 f
  U4504/A (inv_x8_sg)                      0.00      75.16 f
  U4504/X (inv_x8_sg)                     14.79      89.94 r
  n5026 (net)                    4         0.00      89.94 r
  U5330/B (nor_x1_sg)                      0.00      89.94 r
  U5330/X (nor_x1_sg)                     13.99     103.94 f
  n3329 (net)                    1         0.00     103.94 f
  U5329/A (nand_x2_sg)                     0.00     103.94 f
  U5329/X (nand_x2_sg)                    22.30     126.24 r
  n3328 (net)                    1         0.00     126.24 r
  U2832/A (nand_x8_sg)                     0.00     126.24 r
  U2832/X (nand_x8_sg)                    14.91     141.15 f
  n3054 (net)                    3         0.00     141.15 f
  U4225/A (inv_x4_sg)                      0.00     141.15 f
  U4225/X (inv_x4_sg)                     14.97     156.12 r
  n5022 (net)                    3         0.00     156.12 r
  U5331/A (nand_x2_sg)                     0.00     156.12 r
  U5331/X (nand_x2_sg)                    22.30     178.43 f
  n3326 (net)                    1         0.00     178.43 f
  U2829/A (nor_x2_sg)                      0.00     178.43 f
  U2829/X (nor_x2_sg)                     17.92     196.35 r
  n3167 (net)                    1         0.00     196.35 r
  U5731/A (inv_x4_sg)                      0.00     196.35 r
  U5731/X (inv_x4_sg)                     14.32     210.67 f
  n4448 (net)                    1         0.00     210.67 f
  U5730/A (inv_x8_sg)                      0.00     210.67 f
  U5730/X (inv_x8_sg)                     20.92     231.60 r
  n4447 (net)                    9         0.00     231.60 r
  U2986/B (nor_x1_sg)                      0.00     231.60 r
  U2986/X (nor_x1_sg)                     18.64     250.24 f
  n3166 (net)                    1         0.00     250.24 f
  U2985/A (inv_x2_sg)                      0.00     250.24 f
  U2985/X (inv_x2_sg)                     16.01     266.25 r
  n4452 (net)                    1         0.00     266.25 r
  U2987/A (inv_x4_sg)                      0.00     266.25 r
  U2987/X (inv_x4_sg)                     16.43     282.68 f
  n4451 (net)                    3         0.00     282.68 f
  U2964/A (inv_x4_sg)                      0.00     282.69 f
  U2964/X (inv_x4_sg)                     14.77     297.45 r
  n4450 (net)                    1         0.00     297.45 r
  U5732/A (inv_x8_sg)                      0.00     297.46 r
  U5732/X (inv_x8_sg)                    741.84    1039.29 f
  n4449 (net)                   78         0.00    1039.29 f
  U5407/A (nand_x1_sg)                     0.03    1039.32 f
  U5407/X (nand_x1_sg)                   227.86    1267.19 r
  n3173 (net)                    1         0.00    1267.19 r
  U4042/B (nand_x1_sg)                     0.00    1267.19 r
  U4042/X (nand_x1_sg)                    58.32    1325.51 f
  n551 (net)                     1         0.00    1325.51 f
  reg_im_reg[0][3]/D (dff_sg)              0.00    1325.51 f
  data arrival time                                1325.51

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  reg_im_reg[0][3]/CP (dff_sg)             0.00    1379.00 r
  library setup time                      18.51    1397.51
  data required time                               1397.51
  -----------------------------------------------------------
  data required time                               1397.51
  data arrival time                               -1325.51
  -----------------------------------------------------------
  slack (MET)                                        72.00


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_im_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pooling            1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg[1]/CP (dff_sg)                 0.00       0.00 r
  state_reg[1]/Q (dff_sg)                 11.68      11.68 f
  n5053 (net)                    1         0.00      11.68 f
  U3565/A (inv_x1_sg)                      0.00      11.68 f
  U3565/X (inv_x1_sg)                     16.84      28.51 r
  n4074 (net)                    1         0.00      28.51 r
  U3566/A (inv_x2_sg)                      0.00      28.51 r
  U3566/X (inv_x2_sg)                     14.62      43.14 f
  n4075 (net)                    1         0.00      43.14 f
  U4502/A (inv_x4_sg)                      0.00      43.14 f
  U4502/X (inv_x4_sg)                     14.25      57.39 r
  n4269 (net)                    1         0.00      57.39 r
  U4503/A (inv_x8_sg)                      0.00      57.39 r
  U4503/X (inv_x8_sg)                     17.76      75.15 f
  state[1] (net)                 4         0.00      75.15 f
  U4504/A (inv_x8_sg)                      0.00      75.16 f
  U4504/X (inv_x8_sg)                     14.79      89.94 r
  n5026 (net)                    4         0.00      89.94 r
  U5330/B (nor_x1_sg)                      0.00      89.94 r
  U5330/X (nor_x1_sg)                     13.99     103.94 f
  n3329 (net)                    1         0.00     103.94 f
  U5329/A (nand_x2_sg)                     0.00     103.94 f
  U5329/X (nand_x2_sg)                    22.30     126.24 r
  n3328 (net)                    1         0.00     126.24 r
  U2832/A (nand_x8_sg)                     0.00     126.24 r
  U2832/X (nand_x8_sg)                    14.91     141.15 f
  n3054 (net)                    3         0.00     141.15 f
  U4225/A (inv_x4_sg)                      0.00     141.15 f
  U4225/X (inv_x4_sg)                     14.97     156.12 r
  n5022 (net)                    3         0.00     156.12 r
  U5331/A (nand_x2_sg)                     0.00     156.12 r
  U5331/X (nand_x2_sg)                    22.30     178.43 f
  n3326 (net)                    1         0.00     178.43 f
  U2829/A (nor_x2_sg)                      0.00     178.43 f
  U2829/X (nor_x2_sg)                     17.92     196.35 r
  n3167 (net)                    1         0.00     196.35 r
  U5731/A (inv_x4_sg)                      0.00     196.35 r
  U5731/X (inv_x4_sg)                     14.32     210.67 f
  n4448 (net)                    1         0.00     210.67 f
  U5730/A (inv_x8_sg)                      0.00     210.67 f
  U5730/X (inv_x8_sg)                     20.92     231.60 r
  n4447 (net)                    9         0.00     231.60 r
  U2986/B (nor_x1_sg)                      0.00     231.60 r
  U2986/X (nor_x1_sg)                     18.64     250.24 f
  n3166 (net)                    1         0.00     250.24 f
  U2985/A (inv_x2_sg)                      0.00     250.24 f
  U2985/X (inv_x2_sg)                     16.01     266.25 r
  n4452 (net)                    1         0.00     266.25 r
  U2987/A (inv_x4_sg)                      0.00     266.25 r
  U2987/X (inv_x4_sg)                     16.43     282.68 f
  n4451 (net)                    3         0.00     282.68 f
  U2964/A (inv_x4_sg)                      0.00     282.69 f
  U2964/X (inv_x4_sg)                     14.77     297.45 r
  n4450 (net)                    1         0.00     297.45 r
  U5732/A (inv_x8_sg)                      0.00     297.46 r
  U5732/X (inv_x8_sg)                    741.84    1039.29 f
  n4449 (net)                   78         0.00    1039.29 f
  U5406/A (nand_x1_sg)                     0.03    1039.32 f
  U5406/X (nand_x1_sg)                   227.86    1267.19 r
  n3171 (net)                    1         0.00    1267.19 r
  U4040/B (nand_x1_sg)                     0.00    1267.19 r
  U4040/X (nand_x1_sg)                    58.32    1325.51 f
  n552 (net)                     1         0.00    1325.51 f
  reg_im_reg[0][2]/D (dff_sg)              0.00    1325.51 f
  data arrival time                                1325.51

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  reg_im_reg[0][2]/CP (dff_sg)             0.00    1379.00 r
  library setup time                      18.51    1397.51
  data required time                               1397.51
  -----------------------------------------------------------
  data required time                               1397.51
  data arrival time                               -1325.51
  -----------------------------------------------------------
  slack (MET)                                        72.00


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_im_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pooling            1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg[1]/CP (dff_sg)                 0.00       0.00 r
  state_reg[1]/Q (dff_sg)                 11.68      11.68 f
  n5053 (net)                    1         0.00      11.68 f
  U3565/A (inv_x1_sg)                      0.00      11.68 f
  U3565/X (inv_x1_sg)                     16.84      28.51 r
  n4074 (net)                    1         0.00      28.51 r
  U3566/A (inv_x2_sg)                      0.00      28.51 r
  U3566/X (inv_x2_sg)                     14.62      43.14 f
  n4075 (net)                    1         0.00      43.14 f
  U4502/A (inv_x4_sg)                      0.00      43.14 f
  U4502/X (inv_x4_sg)                     14.25      57.39 r
  n4269 (net)                    1         0.00      57.39 r
  U4503/A (inv_x8_sg)                      0.00      57.39 r
  U4503/X (inv_x8_sg)                     17.76      75.15 f
  state[1] (net)                 4         0.00      75.15 f
  U4504/A (inv_x8_sg)                      0.00      75.16 f
  U4504/X (inv_x8_sg)                     14.79      89.94 r
  n5026 (net)                    4         0.00      89.94 r
  U5330/B (nor_x1_sg)                      0.00      89.94 r
  U5330/X (nor_x1_sg)                     13.99     103.94 f
  n3329 (net)                    1         0.00     103.94 f
  U5329/A (nand_x2_sg)                     0.00     103.94 f
  U5329/X (nand_x2_sg)                    22.30     126.24 r
  n3328 (net)                    1         0.00     126.24 r
  U2832/A (nand_x8_sg)                     0.00     126.24 r
  U2832/X (nand_x8_sg)                    14.91     141.15 f
  n3054 (net)                    3         0.00     141.15 f
  U4225/A (inv_x4_sg)                      0.00     141.15 f
  U4225/X (inv_x4_sg)                     14.97     156.12 r
  n5022 (net)                    3         0.00     156.12 r
  U5331/A (nand_x2_sg)                     0.00     156.12 r
  U5331/X (nand_x2_sg)                    22.30     178.43 f
  n3326 (net)                    1         0.00     178.43 f
  U2829/A (nor_x2_sg)                      0.00     178.43 f
  U2829/X (nor_x2_sg)                     17.92     196.35 r
  n3167 (net)                    1         0.00     196.35 r
  U5731/A (inv_x4_sg)                      0.00     196.35 r
  U5731/X (inv_x4_sg)                     14.32     210.67 f
  n4448 (net)                    1         0.00     210.67 f
  U5730/A (inv_x8_sg)                      0.00     210.67 f
  U5730/X (inv_x8_sg)                     20.92     231.60 r
  n4447 (net)                    9         0.00     231.60 r
  U2986/B (nor_x1_sg)                      0.00     231.60 r
  U2986/X (nor_x1_sg)                     18.64     250.24 f
  n3166 (net)                    1         0.00     250.24 f
  U2985/A (inv_x2_sg)                      0.00     250.24 f
  U2985/X (inv_x2_sg)                     16.01     266.25 r
  n4452 (net)                    1         0.00     266.25 r
  U2987/A (inv_x4_sg)                      0.00     266.25 r
  U2987/X (inv_x4_sg)                     16.43     282.68 f
  n4451 (net)                    3         0.00     282.68 f
  U2964/A (inv_x4_sg)                      0.00     282.69 f
  U2964/X (inv_x4_sg)                     14.77     297.45 r
  n4450 (net)                    1         0.00     297.45 r
  U5732/A (inv_x8_sg)                      0.00     297.46 r
  U5732/X (inv_x8_sg)                    741.84    1039.29 f
  n4449 (net)                   78         0.00    1039.29 f
  U5405/A (nand_x1_sg)                     0.03    1039.32 f
  U5405/X (nand_x1_sg)                   227.86    1267.19 r
  n3169 (net)                    1         0.00    1267.19 r
  U4038/B (nand_x1_sg)                     0.00    1267.19 r
  U4038/X (nand_x1_sg)                    58.32    1325.51 f
  n553 (net)                     1         0.00    1325.51 f
  reg_im_reg[0][1]/D (dff_sg)              0.00    1325.51 f
  data arrival time                                1325.51

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  reg_im_reg[0][1]/CP (dff_sg)             0.00    1379.00 r
  library setup time                      18.51    1397.51
  data required time                               1397.51
  -----------------------------------------------------------
  data required time                               1397.51
  data arrival time                               -1325.51
  -----------------------------------------------------------
  slack (MET)                                        72.00


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_im_reg[0][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pooling            1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg[1]/CP (dff_sg)                 0.00       0.00 r
  state_reg[1]/Q (dff_sg)                 11.68      11.68 f
  n5053 (net)                    1         0.00      11.68 f
  U3565/A (inv_x1_sg)                      0.00      11.68 f
  U3565/X (inv_x1_sg)                     16.84      28.51 r
  n4074 (net)                    1         0.00      28.51 r
  U3566/A (inv_x2_sg)                      0.00      28.51 r
  U3566/X (inv_x2_sg)                     14.62      43.14 f
  n4075 (net)                    1         0.00      43.14 f
  U4502/A (inv_x4_sg)                      0.00      43.14 f
  U4502/X (inv_x4_sg)                     14.25      57.39 r
  n4269 (net)                    1         0.00      57.39 r
  U4503/A (inv_x8_sg)                      0.00      57.39 r
  U4503/X (inv_x8_sg)                     17.76      75.15 f
  state[1] (net)                 4         0.00      75.15 f
  U4504/A (inv_x8_sg)                      0.00      75.16 f
  U4504/X (inv_x8_sg)                     14.79      89.94 r
  n5026 (net)                    4         0.00      89.94 r
  U5330/B (nor_x1_sg)                      0.00      89.94 r
  U5330/X (nor_x1_sg)                     13.99     103.94 f
  n3329 (net)                    1         0.00     103.94 f
  U5329/A (nand_x2_sg)                     0.00     103.94 f
  U5329/X (nand_x2_sg)                    22.30     126.24 r
  n3328 (net)                    1         0.00     126.24 r
  U2832/A (nand_x8_sg)                     0.00     126.24 r
  U2832/X (nand_x8_sg)                    14.91     141.15 f
  n3054 (net)                    3         0.00     141.15 f
  U4225/A (inv_x4_sg)                      0.00     141.15 f
  U4225/X (inv_x4_sg)                     14.97     156.12 r
  n5022 (net)                    3         0.00     156.12 r
  U5331/A (nand_x2_sg)                     0.00     156.12 r
  U5331/X (nand_x2_sg)                    22.30     178.43 f
  n3326 (net)                    1         0.00     178.43 f
  U2829/A (nor_x2_sg)                      0.00     178.43 f
  U2829/X (nor_x2_sg)                     17.92     196.35 r
  n3167 (net)                    1         0.00     196.35 r
  U5731/A (inv_x4_sg)                      0.00     196.35 r
  U5731/X (inv_x4_sg)                     14.32     210.67 f
  n4448 (net)                    1         0.00     210.67 f
  U5730/A (inv_x8_sg)                      0.00     210.67 f
  U5730/X (inv_x8_sg)                     20.92     231.60 r
  n4447 (net)                    9         0.00     231.60 r
  U2986/B (nor_x1_sg)                      0.00     231.60 r
  U2986/X (nor_x1_sg)                     18.64     250.24 f
  n3166 (net)                    1         0.00     250.24 f
  U2985/A (inv_x2_sg)                      0.00     250.24 f
  U2985/X (inv_x2_sg)                     16.01     266.25 r
  n4452 (net)                    1         0.00     266.25 r
  U2987/A (inv_x4_sg)                      0.00     266.25 r
  U2987/X (inv_x4_sg)                     16.43     282.68 f
  n4451 (net)                    3         0.00     282.68 f
  U2964/A (inv_x4_sg)                      0.00     282.69 f
  U2964/X (inv_x4_sg)                     14.77     297.45 r
  n4450 (net)                    1         0.00     297.45 r
  U5732/A (inv_x8_sg)                      0.00     297.46 r
  U5732/X (inv_x8_sg)                    741.84    1039.29 f
  n4449 (net)                   78         0.00    1039.29 f
  U5396/A (nand_x1_sg)                     0.03    1039.32 f
  U5396/X (nand_x1_sg)                   227.86    1267.19 r
  n3165 (net)                    1         0.00    1267.19 r
  U4036/B (nand_x1_sg)                     0.00    1267.19 r
  U4036/X (nand_x1_sg)                    58.32    1325.51 f
  n554 (net)                     1         0.00    1325.51 f
  reg_im_reg[0][0]/D (dff_sg)              0.00    1325.51 f
  data arrival time                                1325.51

  clock clk (rise edge)                 1429.00    1429.00
  clock network delay (ideal)              0.00    1429.00
  clock uncertainty                      -50.00    1379.00
  reg_im_reg[0][0]/CP (dff_sg)             0.00    1379.00 r
  library setup time                      18.51    1397.51
  data required time                               1397.51
  -----------------------------------------------------------
  data required time                               1397.51
  data arrival time                               -1325.51
  -----------------------------------------------------------
  slack (MET)                                        72.00


  Startpoint: state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state[0] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pooling            1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  state_reg[0]/CP (dff_sg)                 0.00       0.00 r
  state_reg[0]/Q (dff_sg)                 11.68      11.68 f
  n5054 (net)                    1         0.00      11.68 f
  U3563/A (inv_x1_sg)                      0.00      11.68 f
  U3563/X (inv_x1_sg)                     16.84      28.51 r
  n4072 (net)                    1         0.00      28.51 r
  U3564/A (inv_x2_sg)                      0.00      28.51 r
  U3564/X (inv_x2_sg)                     14.62      43.14 f
  n4073 (net)                    1         0.00      43.14 f
  U4779/A (inv_x4_sg)                      0.00      43.14 f
  U4779/X (inv_x4_sg)                     14.25      57.39 r
  n4403 (net)                    1         0.00      57.39 r
  U4780/A (inv_x8_sg)                      0.00      57.39 r
  U4780/X (inv_x8_sg)                     19.50      76.89 f
  state[0] (net)                 6         0.00      76.89 f
  state[0] (out)                           0.00      76.89 f
  data arrival time                                  76.89

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                 -76.89
  -----------------------------------------------------------
  slack (MET)                                      1352.11


  Startpoint: state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state[1] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pooling            1K                    sg_338K

  Point                        Fanout      Incr       Path
  -----------------------------------------------------------
  state_reg[1]/CP (dff_sg)                 0.00       0.00 r
  state_reg[1]/Q (dff_sg)                 11.68      11.68 f
  n5053 (net)                    1         0.00      11.68 f
  U3565/A (inv_x1_sg)                      0.00      11.68 f
  U3565/X (inv_x1_sg)                     16.84      28.51 r
  n4074 (net)                    1         0.00      28.51 r
  U3566/A (inv_x2_sg)                      0.00      28.51 r
  U3566/X (inv_x2_sg)                     14.62      43.14 f
  n4075 (net)                    1         0.00      43.14 f
  U4502/A (inv_x4_sg)                      0.00      43.14 f
  U4502/X (inv_x4_sg)                     14.25      57.39 r
  n4269 (net)                    1         0.00      57.39 r
  U4503/A (inv_x8_sg)                      0.00      57.39 r
  U4503/X (inv_x8_sg)                     17.76      75.15 f
  state[1] (net)                 4         0.00      75.15 f
  state[1] (out)                           0.00      75.16 f
  data arrival time                                  75.16

  max_delay                             1429.00    1429.00
  output external delay                    0.00    1429.00
  data required time                               1429.00
  -----------------------------------------------------------
  data required time                               1429.00
  data arrival time                                 -75.16
  -----------------------------------------------------------
  slack (MET)                                      1353.84


1
 
****************************************
Report : clock_skew
Design : pooling
Version: I-2013.12-SP4
Date   : Tue Dec 11 15:14:14 2018
****************************************

                 Rise      Fall  Min Rise  Min fall        Uncertainty
Object          Delay     Delay     Delay     Delay     Plus      Minus
--------------------------------------------------------------------------------
clk                 -         -         -         -     50.00     50.00
1
Reporting Fanout

================

 
****************************************
Report : net fanout
        -high_fanout
Design : pooling
Version: I-2013.12-SP4
Date   : Tue Dec 11 15:14:14 2018
****************************************


Operating Conditions: TYPICAL   Library: sg_338K
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
pooling                1K                sg_338K


Attributes:
   dr - drc disabled
    c - annotated capacitance
    d - dont_touch
    i - ideal_net
    I - ideal_network
    p - includes pin load
    r - annotated resistance
    h - high fanout

Net                 Fanout   Attributes   Capacitance   Driver
--------------------------------------------------------------------------------
1
