#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x153e07630 .scope module, "mme_control_tb" "mme_control_tb" 2 3;
 .timescale -9 -9;
P_0x153e077a0 .param/l "CLK_PERIOD" 1 2 7, +C4<00000000000000000000000000001010>;
P_0x153e077e0 .param/l "N" 1 2 6, +C4<00000000000000000000000000100000>;
v0x153e2f000_0 .net "a_MMM", 31 0, v0x153e1eeb0_0;  1 drivers
v0x153e2f090_0 .net "b_MMM", 31 0, v0x153e2e520_0;  1 drivers
v0x153e2f120_0 .var "c_MMM", 31 0;
v0x153e2f1d0_0 .var "clk", 0 0;
v0x153e2f280_0 .var "e_log", 31 0;
v0x153e2f350_0 .var "ready_MMM", 0 0;
v0x153e2f400_0 .net "ready_out", 0 0, v0x153e2ebe0_0;  1 drivers
v0x153e2f4b0_0 .var "rst", 0 0;
v0x153e2f560_0 .var "start", 0 0;
v0x153e2f690_0 .net "start_MMM", 0 0, v0x153e2edc0_0;  1 drivers
S_0x153e0d740 .scope module, "u_dut" "mme_control" 2 29, 3 1 0, S_0x153e07630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "ready_MMM";
    .port_info 4 /INPUT 32 "c_MMM";
    .port_info 5 /INPUT 32 "e_log";
    .port_info 6 /OUTPUT 1 "ready_out";
    .port_info 7 /OUTPUT 1 "start_MMM";
    .port_info 8 /OUTPUT 32 "a_MMM";
    .port_info 9 /OUTPUT 32 "b_MMM";
P_0x153e0d8b0 .param/l "IDLE" 1 3 17, C4<00>;
P_0x153e0d8f0 .param/l "N" 0 3 2, +C4<00000000000000000000000000100000>;
P_0x153e0d930 .param/l "SUBSTEP_0" 1 3 18, C4<01>;
P_0x153e0d970 .param/l "SUBSTEP_1" 1 3 19, C4<10>;
v0x153e1eeb0_0 .var "a_MMM", 31 0;
v0x153e2e520_0 .var "b_MMM", 31 0;
v0x153e2e5d0_0 .net "c_MMM", 31 0, v0x153e2f120_0;  1 drivers
v0x153e2e690_0 .net "clk", 0 0, v0x153e2f1d0_0;  1 drivers
v0x153e2e730_0 .var "cnt", 31 0;
v0x153e2e820_0 .net "e_log", 31 0, v0x153e2f280_0;  1 drivers
v0x153e2e8d0_0 .var "e_reg", 31 0;
v0x153e2e980_0 .var "m_reg", 31 0;
v0x153e2ea30_0 .var "r_reg", 31 0;
v0x153e2eb40_0 .net "ready_MMM", 0 0, v0x153e2f350_0;  1 drivers
v0x153e2ebe0_0 .var "ready_out", 0 0;
v0x153e2ec80_0 .net "rst", 0 0, v0x153e2f4b0_0;  1 drivers
v0x153e2ed20_0 .net "start", 0 0, v0x153e2f560_0;  1 drivers
v0x153e2edc0_0 .var "start_MMM", 0 0;
v0x153e2ee60_0 .var "state", 1 0;
E_0x153e08ee0 .event posedge, v0x153e2ec80_0, v0x153e2e690_0;
    .scope S_0x153e0d740;
T_0 ;
    %wait E_0x153e08ee0;
    %load/vec4 v0x153e2ec80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x153e2e730_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x153e2ee60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x153e2ebe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x153e2edc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x153e2e980_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x153e2ea30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x153e2e8d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x153e1eeb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x153e2e520_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x153e2ee60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x153e2ee60_0, 0;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x153e2ed20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %load/vec4 v0x153e2e820_0;
    %assign/vec4 v0x153e2e8d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x153e2e730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x153e2ebe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x153e2edc0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x153e2ee60_0, 0;
T_0.7 ;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0x153e2e730_0;
    %cmpi/u 32, 0, 32;
    %jmp/0xz  T_0.9, 5;
    %load/vec4 v0x153e2e730_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.11, 4;
    %load/vec4 v0x153e2ea30_0;
    %assign/vec4 v0x153e1eeb0_0, 0;
    %load/vec4 v0x153e2e980_0;
    %assign/vec4 v0x153e2e520_0, 0;
    %jmp T_0.12;
T_0.11 ;
    %load/vec4 v0x153e2ea30_0;
    %assign/vec4 v0x153e1eeb0_0, 0;
    %load/vec4 v0x153e2e8d0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_0.13, 8;
    %load/vec4 v0x153e2e980_0;
    %jmp/1 T_0.14, 8;
T_0.13 ; End of true expr.
    %load/vec4 v0x153e2ea30_0;
    %jmp/0 T_0.14, 8;
 ; End of false expr.
    %blend;
T_0.14;
    %assign/vec4 v0x153e2e520_0, 0;
T_0.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x153e2edc0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x153e2ee60_0, 0;
    %jmp T_0.10;
T_0.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x153e2ebe0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x153e2ee60_0, 0;
T_0.10 ;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x153e2eb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.15, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x153e2edc0_0, 0;
    %load/vec4 v0x153e2e8d0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.17, 8;
    %load/vec4 v0x153e2e5d0_0;
    %assign/vec4 v0x153e2ea30_0, 0;
T_0.17 ;
    %load/vec4 v0x153e2e8d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x153e2e8d0_0, 0;
    %load/vec4 v0x153e2e730_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x153e2e730_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x153e2ee60_0, 0;
T_0.15 ;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x153e07630;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x153e2f1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x153e2f4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x153e2f560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x153e2f350_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x153e2f120_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x153e2f280_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x153e07630;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0x153e2f1d0_0;
    %inv;
    %store/vec4 v0x153e2f1d0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x153e07630;
T_3 ;
    %vpi_call 2 45 "$dumpfile", "mme_control_tb.vcd" {0 0 0};
    %vpi_call 2 46 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x153e07630 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x153e2f4b0_0, 0;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x153e2f4b0_0, 0;
    %delay 50, 0;
    %pushi/vec4 305419896, 0, 32;
    %assign/vec4 v0x153e2f280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x153e2f560_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x153e2f560_0, 0;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x153e2f350_0, 0;
    %pushi/vec4 2271560481, 0, 32;
    %assign/vec4 v0x153e2f120_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x153e2f350_0, 0;
    %delay 100, 0;
    %pushi/vec4 2596069104, 0, 32;
    %assign/vec4 v0x153e2f280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x153e2f560_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x153e2f560_0, 0;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x153e2f350_0, 0;
    %pushi/vec4 267242409, 0, 32;
    %assign/vec4 v0x153e2f120_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x153e2f350_0, 0;
    %delay 100, 0;
    %delay 100, 0;
    %vpi_call 2 85 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x153e07630;
T_4 ;
    %vpi_call 2 90 "$monitor", "At time %t: start=%b, ready_out=%b, start_MMM=%b, a_MMM=0x%H, b_MMM=0x%H, e_log=0x%H, r_reg=0x%H, state=%b", $time, v0x153e2f560_0, v0x153e2f400_0, v0x153e2f690_0, v0x153e2f000_0, v0x153e2f090_0, v0x153e2f280_0, v0x153e2ea30_0, v0x153e2ee60_0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "mme_control_tb.v";
    "mme_control.v";
