
ubuntu-preinstalled/sg_senddiag:     file format elf32-littlearm


Disassembly of section .init:

00000a24 <.init>:
 a24:	push	{r3, lr}
 a28:	bl	1828 <strspn@plt+0xc58>
 a2c:	pop	{r3, pc}

Disassembly of section .plt:

00000a30 <strcmp@plt-0x14>:
 a30:	push	{lr}		; (str lr, [sp, #-4]!)
 a34:	ldr	lr, [pc, #4]	; a40 <strcmp@plt-0x4>
 a38:	add	lr, pc, lr
 a3c:	ldr	pc, [lr, #8]!
 a40:	andeq	r3, r1, r0, lsl #10

00000a44 <strcmp@plt>:
 a44:	add	ip, pc, #0, 12
 a48:	add	ip, ip, #77824	; 0x13000
 a4c:	ldr	pc, [ip, #1280]!	; 0x500

00000a50 <__cxa_finalize@plt>:
 a50:	add	ip, pc, #0, 12
 a54:	add	ip, ip, #77824	; 0x13000
 a58:	ldr	pc, [ip, #1272]!	; 0x4f8

00000a5c <free@plt>:
 a5c:	add	ip, pc, #0, 12
 a60:	add	ip, ip, #77824	; 0x13000
 a64:	ldr	pc, [ip, #1264]!	; 0x4f0

00000a68 <fgets@plt>:
 a68:	add	ip, pc, #0, 12
 a6c:	add	ip, ip, #77824	; 0x13000
 a70:	ldr	pc, [ip, #1256]!	; 0x4e8

00000a74 <sg_cmds_close_device@plt>:
 a74:	add	ip, pc, #0, 12
 a78:	add	ip, ip, #77824	; 0x13000
 a7c:	ldr	pc, [ip, #1248]!	; 0x4e0

00000a80 <__stack_chk_fail@plt>:
 a80:	add	ip, pc, #0, 12
 a84:	add	ip, ip, #77824	; 0x13000
 a88:	ldr	pc, [ip, #1240]!	; 0x4d8

00000a8c <pr2serr@plt>:
 a8c:	add	ip, pc, #0, 12
 a90:	add	ip, ip, #77824	; 0x13000
 a94:	ldr	pc, [ip, #1232]!	; 0x4d0

00000a98 <hex2stdout@plt>:
 a98:	add	ip, pc, #0, 12
 a9c:	add	ip, ip, #77824	; 0x13000
 aa0:	ldr	pc, [ip, #1224]!	; 0x4c8

00000aa4 <sg_ll_send_diag@plt>:
 aa4:	add	ip, pc, #0, 12
 aa8:	add	ip, ip, #77824	; 0x13000
 aac:	ldr	pc, [ip, #1216]!	; 0x4c0

00000ab0 <getenv@plt>:
 ab0:	add	ip, pc, #0, 12
 ab4:	add	ip, ip, #77824	; 0x13000
 ab8:	ldr	pc, [ip, #1208]!	; 0x4b8

00000abc <puts@plt>:
 abc:	add	ip, pc, #0, 12
 ac0:	add	ip, ip, #77824	; 0x13000
 ac4:	ldr	pc, [ip, #1200]!	; 0x4b0

00000ac8 <__libc_start_main@plt>:
 ac8:	add	ip, pc, #0, 12
 acc:	add	ip, ip, #77824	; 0x13000
 ad0:	ldr	pc, [ip, #1192]!	; 0x4a8

00000ad4 <__gmon_start__@plt>:
 ad4:	add	ip, pc, #0, 12
 ad8:	add	ip, ip, #77824	; 0x13000
 adc:	ldr	pc, [ip, #1184]!	; 0x4a0

00000ae0 <getopt_long@plt>:
 ae0:	add	ip, pc, #0, 12
 ae4:	add	ip, ip, #77824	; 0x13000
 ae8:	ldr	pc, [ip, #1176]!	; 0x498

00000aec <__ctype_b_loc@plt>:
 aec:	add	ip, pc, #0, 12
 af0:	add	ip, ip, #77824	; 0x13000
 af4:	ldr	pc, [ip, #1168]!	; 0x490

00000af8 <strlen@plt>:
 af8:	add	ip, pc, #0, 12
 afc:	add	ip, ip, #77824	; 0x13000
 b00:	ldr	pc, [ip, #1160]!	; 0x488

00000b04 <strchr@plt>:
 b04:	add	ip, pc, #0, 12
 b08:	add	ip, ip, #77824	; 0x13000
 b0c:	ldr	pc, [ip, #1152]!	; 0x480

00000b10 <sg_if_can2stderr@plt>:
 b10:	add	ip, pc, #0, 12
 b14:	add	ip, ip, #77824	; 0x13000
 b18:	ldr	pc, [ip, #1144]!	; 0x478

00000b1c <sg_ll_mode_sense10_v2@plt>:
 b1c:	add	ip, pc, #0, 12
 b20:	add	ip, ip, #77824	; 0x13000
 b24:	ldr	pc, [ip, #1136]!	; 0x470

00000b28 <__isoc99_sscanf@plt>:
 b28:	add	ip, pc, #0, 12
 b2c:	add	ip, ip, #77824	; 0x13000
 b30:	ldr	pc, [ip, #1128]!	; 0x468

00000b34 <memset@plt>:
 b34:	add	ip, pc, #0, 12
 b38:	add	ip, ip, #77824	; 0x13000
 b3c:	ldr	pc, [ip, #1120]!	; 0x460

00000b40 <__printf_chk@plt>:
 b40:	add	ip, pc, #0, 12
 b44:	add	ip, ip, #77824	; 0x13000
 b48:	ldr	pc, [ip, #1112]!	; 0x458

00000b4c <sg_convert_errno@plt>:
 b4c:	add	ip, pc, #0, 12
 b50:	add	ip, ip, #77824	; 0x13000
 b54:	ldr	pc, [ip, #1104]!	; 0x450

00000b58 <sg_msense_calc_length@plt>:
 b58:	add	ip, pc, #0, 12
 b5c:	add	ip, ip, #77824	; 0x13000
 b60:	ldr	pc, [ip, #1096]!	; 0x448

00000b64 <safe_strerror@plt>:
 b64:	add	ip, pc, #0, 12
 b68:	add	ip, ip, #77824	; 0x13000
 b6c:	ldr	pc, [ip, #1088]!	; 0x440

00000b70 <strpbrk@plt>:
 b70:	add	ip, pc, #0, 12
 b74:	add	ip, ip, #77824	; 0x13000
 b78:	ldr	pc, [ip, #1080]!	; 0x438

00000b7c <sg_get_category_sense_str@plt>:
 b7c:	add	ip, pc, #0, 12
 b80:	add	ip, ip, #77824	; 0x13000
 b84:	ldr	pc, [ip, #1072]!	; 0x430

00000b88 <sg_get_num@plt>:
 b88:	add	ip, pc, #0, 12
 b8c:	add	ip, ip, #77824	; 0x13000
 b90:	ldr	pc, [ip, #1064]!	; 0x428

00000b94 <sg_cmds_open_device@plt>:
 b94:	add	ip, pc, #0, 12
 b98:	add	ip, ip, #77824	; 0x13000
 b9c:	ldr	pc, [ip, #1056]!	; 0x420

00000ba0 <sg_memalign@plt>:
 ba0:	add	ip, pc, #0, 12
 ba4:	add	ip, ip, #77824	; 0x13000
 ba8:	ldr	pc, [ip, #1048]!	; 0x418

00000bac <strncmp@plt>:
 bac:	add	ip, pc, #0, 12
 bb0:	add	ip, ip, #77824	; 0x13000
 bb4:	ldr	pc, [ip, #1040]!	; 0x410

00000bb8 <abort@plt>:
 bb8:	add	ip, pc, #0, 12
 bbc:	add	ip, ip, #77824	; 0x13000
 bc0:	ldr	pc, [ip, #1032]!	; 0x408

00000bc4 <sg_ll_receive_diag_v2@plt>:
 bc4:	add	ip, pc, #0, 12
 bc8:	add	ip, ip, #77824	; 0x13000
 bcc:	ldr	pc, [ip, #1024]!	; 0x400

00000bd0 <strspn@plt>:
 bd0:	add	ip, pc, #0, 12
 bd4:	add	ip, ip, #77824	; 0x13000
 bd8:	ldr	pc, [ip, #1016]!	; 0x3f8

Disassembly of section .text:

00000be0 <.text>:
     be0:	svcmi	0x00f0e92d
     be4:	stc	7, cr2, [sp, #-0]
     be8:	strmi	r8, [r0], r2, lsl #22
     bec:	stmibpl	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     bf0:			; <UNDEFINED> instruction: 0xf8df4689
     bf4:	ldrtmi	r3, [r9], -r0, asr #19
     bf8:	eorscs	r4, r0, #2097152000	; 0x7d000000
     bfc:	cfstr32vc	mvfx15, [r9, #-692]!	; 0xfffffd4c
     c00:	stmiapl	fp!, {r1, r3, r4, sl, fp, sp, pc}^
     c04:	beq	173d040 <strspn@plt+0x173c470>
     c08:			; <UNDEFINED> instruction: 0x4620ae18
     c0c:			; <UNDEFINED> instruction: 0x93a7681b
     c10:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     c14:	andvc	pc, r0, sl, asr #17
     c18:			; <UNDEFINED> instruction: 0xf7ff6037
     c1c:			; <UNDEFINED> instruction: 0xf8dfef8c
     c20:	vst2.32	{d16,d18}, [pc :64], r8
     c24:			; <UNDEFINED> instruction: 0xf04f5280
     c28:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
     c2c:	ldrbtmi	r2, [r8], #-773	; 0xfffffcfb
     c30:	stmibpl	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     c34:	svc	0x003cf7ff
     c38:	ldrbtmi	r4, [sp], #-1610	; 0xfffff9b6
     c3c:	stmdacs	r0, {r0, r6, r9, sl, lr}
     c40:			; <UNDEFINED> instruction: 0x4620d059
     c44:			; <UNDEFINED> instruction: 0xf00071e7
     c48:	orrslt	pc, r0, sp, asr #31
     c4c:			; <UNDEFINED> instruction: 0xf8df2501
     c50:			; <UNDEFINED> instruction: 0xf8df2970
     c54:	ldrbtmi	r3, [sl], #-2400	; 0xfffff6a0
     c58:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
     c5c:	subsmi	r9, sl, r7, lsr #23
     c60:	strbhi	pc, [fp, #-64]!	; 0xffffffc0	; <UNPREDICTABLE>
     c64:			; <UNDEFINED> instruction: 0xf50d4628
     c68:	ldc	13, cr7, [sp], #164	; 0xa4
     c6c:	pop	{r1, r8, r9, fp, pc}
     c70:	stmibvc	r3!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
     c74:			; <UNDEFINED> instruction: 0xf0402b00
     c78:	stmiavs	r3!, {r0, r1, r3, r5, r6, r8, pc}^
     c7c:			; <UNDEFINED> instruction: 0xf0402b00
     c80:	bvc	8e0fcc <strspn@plt+0x8e03fc>
     c84:	suble	r2, pc, r0, lsl #22
     c88:	blcs	1f61c <strspn@plt+0x1ea4c>
     c8c:	bvs	fe8f51b0 <strspn@plt+0xfe8f45e0>
     c90:			; <UNDEFINED> instruction: 0xf0002b00
     c94:	stmdbvs	r2!, {r0, r1, r5, r6, r8, pc}^
     c98:	andls	r7, ip, #1622016	; 0x18c000
     c9c:	movwls	r6, #39522	; 0x9a62
     ca0:	blcs	254c8 <strspn@plt+0x248f8>
     ca4:			; <UNDEFINED> instruction: 0xf8ddd14d
     ca8:			; <UNDEFINED> instruction: 0xf8cd9024
     cac:	stmdavc	r3!, {r2, r4, r5, ip, pc}^
     cb0:			; <UNDEFINED> instruction: 0xf0402b00
     cb4:	stmibvc	r3!, {r1, r2, r3, r4, r5, r7, pc}
     cb8:			; <UNDEFINED> instruction: 0xf0402b00
     cbc:	stmibvs	r3!, {r1, r3, r4, r5, r7, pc}^
     cc0:	vqrdmulh.s<illegal width 8>	d18, d0, d0
     cc4:	stmdavc	r3!, {r1, r2, r3, r4, r5, r7, pc}
     cc8:			; <UNDEFINED> instruction: 0xf0402b00
     ccc:	stmdbvc	r3!, {r2, r3, r4, r6, r7, r8, pc}^
     cd0:			; <UNDEFINED> instruction: 0xf0002b00
     cd4:	stmibvc	r3!, {r3, r6, r7, pc}^
     cd8:			; <UNDEFINED> instruction: 0xf0002b00
     cdc:			; <UNDEFINED> instruction: 0xf8df819c
     ce0:	ldrcs	r0, [pc, #-2276]	; 404 <strcmp@plt-0x640>
     ce4:			; <UNDEFINED> instruction: 0xf7ff4478
     ce8:			; <UNDEFINED> instruction: 0xf8dfeeea
     cec:	ldrbtmi	r0, [r8], #-2268	; 0xfffff724
     cf0:	mcr	7, 7, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     cf4:			; <UNDEFINED> instruction: 0x4620e11b
     cf8:	mvnvc	r2, r1, lsl #6
     cfc:	ldc2l	0, cr15, [r8]
     d00:			; <UNDEFINED> instruction: 0xd1a32800
     d04:	blcs	1f498 <strspn@plt+0x1e8c8>
     d08:	stmiavs	r3!, {r2, r3, r4, r5, r6, ip, lr, pc}^
     d0c:	adcsle	r2, r8, r0, lsl #22
     d10:	ldmeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     d14:	ldrbtmi	r2, [r8], #-1280	; 0xfffffb00
     d18:	mrc	7, 6, APSR_nzcv, cr0, cr15, {7}
     d1c:			; <UNDEFINED> instruction: 0xf8dfe797
     d20:	ldrbtmi	r0, [r8], #-2224	; 0xfffff750
     d24:	mrc	7, 5, APSR_nzcv, cr2, cr15, {7}
     d28:	blcs	1f6bc <strspn@plt+0x1eaec>
     d2c:			; <UNDEFINED> instruction: 0xf8dfd0af
     d30:	strcs	r1, [r0, #-2212]	; 0xfffff75c
     d34:	stmiaeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     d38:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
     d3c:	mcr	7, 5, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
     d40:	bcs	fab5c <strspn@plt+0xf9f8c>
     d44:	stmdals	ip, {r0, r1, r4, r9, sl, lr}
     d48:	svclt	0x00d44632
     d4c:	movwcs	r2, #4864	; 0x1300
     d50:			; <UNDEFINED> instruction: 0xf7ff2100
     d54:	andls	lr, sp, r6, lsr #30
     d58:			; <UNDEFINED> instruction: 0xf0002800
     d5c:	bvs	ff8e1a0c <strspn@plt+0xff8e0e3c>
     d60:	blcs	25990 <strspn@plt+0x24dc0>
     d64:	msrhi	SPSR_fsx, r0
     d68:	stmdbvs	r2!, {r0, r1, r3, r4, fp, ip, sp, lr}^
     d6c:	andls	r2, fp, #46080	; 0xb400
     d70:	orrshi	pc, r9, r0
     d74:	ldrtmi	r9, [r8], -sl, lsl #30
     d78:	mrc	7, 5, APSR_nzcv, cr14, cr15, {7}
     d7c:	ldmdane	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     d80:			; <UNDEFINED> instruction: 0x46054479
     d84:			; <UNDEFINED> instruction: 0xf7ff4638
     d88:	addmi	lr, r5, #36, 30	; 0x90
     d8c:	rschi	pc, r7, #64	; 0x40
     d90:	stmdals	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     d94:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     d98:	svcge	0x00199409
     d9c:	stcls	6, cr4, [sl, #-272]	; 0xfffffef0
     da0:	ldrdlt	pc, [ip], -sp	; <UNPREDICTABLE>
     da4:			; <UNDEFINED> instruction: 0xf8dd44f9
     da8:	and	r8, r7, r4, lsr r0
     dac:			; <UNDEFINED> instruction: 0xf0002800
     db0:	addmi	r8, r5, #104, 2
     db4:	msrhi	(UNDEF: 101), r0
     db8:	strcc	r1, [r1], #-3141	; 0xfffff3bb
     dbc:	vrshl.u8	d20, d19, d16
     dc0:			; <UNDEFINED> instruction: 0x463a8136
     dc4:	strtmi	r4, [r8], -r9, asr #12
     dc8:	mcr	7, 5, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     dcc:			; <UNDEFINED> instruction: 0xf0402801
     dd0:	ldmdavs	sl!, {r2, r4, r8, r9, pc}
     dd4:	vpmin.s8	q1, q8, <illegal reg q15.5>
     dd8:			; <UNDEFINED> instruction: 0x212c8319
     ddc:			; <UNDEFINED> instruction: 0xf8084628
     de0:			; <UNDEFINED> instruction: 0xf7ff2004
     de4:			; <UNDEFINED> instruction: 0x2120ee90
     de8:	strtmi	r4, [r8], -r2, lsl #12
     dec:			; <UNDEFINED> instruction: 0xf7ff4615
     df0:	stccs	14, cr14, [r0, #-552]	; 0xfffffdd8
     df4:	stmdacs	r0, {r1, r3, r4, r6, r7, r8, ip, lr, pc}
     df8:	ssatmi	sp, #1, lr, asr #3
     dfc:			; <UNDEFINED> instruction: 0xf1089c09
     e00:	ldrb	r0, [r4, -r1, lsl #18]
     e04:	strbmi	r4, [r1], -sl, asr #12
     e08:			; <UNDEFINED> instruction: 0xf0004620
     e0c:	stmdacs	r0, {r0, r1, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
     e10:	svcge	0x001cf47f
     e14:	blcs	1b1a8 <strspn@plt+0x1a5d8>
     e18:	svcge	0x0033f43f
     e1c:	blcs	1f5b0 <strspn@plt+0x1e9e0>
     e20:	svcge	0x0076f47f
     e24:	sbfxeq	pc, pc, #17, #29
     e28:	ldrbtmi	r2, [r8], #-1280	; 0xfffffb00
     e2c:	mcr	7, 2, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
     e30:	stmdavc	r3!, {r0, r2, r3, r8, r9, sl, sp, lr, pc}
     e34:			; <UNDEFINED> instruction: 0xf0002b00
     e38:	stmibvs	r3!, {r1, r2, r4, r5, r7, pc}^
     e3c:	vqrdmulh.s<illegal width 8>	d2, d0, d0
     e40:	stmdbvc	r3!, {r1, r5, r8, pc}^
     e44:	stmdavs	r3!, {r0, r1, r3, r4, r5, r6, r8, ip, sp, pc}
     e48:	cmnmi	pc, #855638016	; 0x33000000	; <UNPREDICTABLE>
     e4c:	svcge	0x0043f47f
     e50:	stmdblt	r3, {r0, r1, r5, r8, fp, ip, sp, lr}^
     e54:	blcs	1f5e8 <strspn@plt+0x1ea18>
     e58:	adcshi	pc, r2, #0
     e5c:			; <UNDEFINED> instruction: 0x0788f8df
     e60:			; <UNDEFINED> instruction: 0xf7ff4478
     e64:	stcls	14, cr14, [r8, #-176]	; 0xffffff50
     e68:	bvs	fe809270 <strspn@plt+0xfe8086a0>
     e6c:			; <UNDEFINED> instruction: 0xf7ff462a
     e70:	mcrne	14, 0, lr, cr7, cr2, {4}
     e74:	adcshi	pc, r3, r0, asr #5
     e78:	ldrbmi	r9, [r2], -r8, lsl #22
     e7c:	tstcs	r0, r0, ror #18
     e80:	svclt	0x00d42b03
     e84:	movwcs	r2, #4864	; 0x1300
     e88:	mcr	7, 4, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     e8c:	stmdacs	r0, {r7, r9, sl, lr}
     e90:	tsthi	r2, #0	; <UNPREDICTABLE>
     e94:	blcs	1f128 <strspn@plt+0x1e558>
     e98:	mvnshi	pc, r0, asr #32
     e9c:			; <UNDEFINED> instruction: 0xf8d478e0
     ea0:	stmdacs	r0, {r3, r4, ip, sp, pc}
     ea4:	bichi	pc, ip, r0, asr #32
     ea8:	svceq	0x0000f1bb
     eac:	adcshi	pc, r7, #192, 4
     eb0:			; <UNDEFINED> instruction: 0xf10d9b08
     eb4:	b	1bc344c <strspn@plt+0x1bc287c>
     eb8:	andcs	r0, r1, #-1073741822	; 0xc0000002
     ebc:	andls	r2, r3, #0, 10
     ec0:	b	ae5ad8 <strspn@plt+0xae4f08>
     ec4:	blls	31da78 <strspn@plt+0x31cea8>
     ec8:			; <UNDEFINED> instruction: 0xf8cd0fc9
     ecc:	ldrtmi	r9, [r8], -r8
     ed0:	movwcs	r9, #768	; 0x300
     ed4:	strbmi	r9, [r3], -r1, lsl #6
     ed8:	andpl	pc, r0, r9, asr #17
     edc:	mrc	7, 3, APSR_nzcv, cr2, cr15, {7}
     ee0:	stmdacs	r0, {r0, r2, r9, sl, lr}
     ee4:	movwhi	pc, #61504	; 0xf040	; <UNPREDICTABLE>
     ee8:	ldrdne	pc, [r0], -r9
     eec:	bne	16a7b24 <strspn@plt+0x16a6f54>
     ef0:	vpmax.u8	d18, d0, d3
     ef4:			; <UNDEFINED> instruction: 0xf8b8821d
     ef8:	stmdbvs	r1!, {r1, ip, sp}
     efc:	addslt	fp, fp, #372736	; 0x5b000
     f00:	addsmi	r3, sl, #4, 6	; 0x10000000
     f04:	ldrmi	fp, [sl], -r8, lsr #31
     f08:	ldrmi	r2, [r5], -r1, lsl #18
     f0c:	sbcshi	pc, lr, #64, 6
     f10:	strbmi	r1, [r0], -sl, lsl #29
     f14:	svclt	0x00184629
     f18:	rscscc	pc, pc, #79	; 0x4f
     f1c:	ldc	7, cr15, [ip, #1020]!	; 0x3fc
     f20:			; <UNDEFINED> instruction: 0xf7ff4638
     f24:	submi	lr, r0, #168, 26	; 0x2a00
     f28:	mrc	7, 0, APSR_nzcv, cr0, cr15, {7}
     f2c:	ldmdavs	r0!, {r0, r2, r9, sl, lr}
     f30:			; <UNDEFINED> instruction: 0xf7ffb108
     f34:			; <UNDEFINED> instruction: 0xf8daed94
     f38:	mrslt	r0, (UNDEF: 8)
     f3c:	stc	7, cr15, [lr, #1020]	; 0x3fc
     f40:	blcs	27b68 <strspn@plt+0x26f98>
     f44:	addhi	pc, lr, r0
     f48:	svclt	0x00b82d00
     f4c:	ldrbt	r2, [lr], -r3, ror #10
     f50:	strbmi	r4, [r1], -sl, asr #12
     f54:			; <UNDEFINED> instruction: 0xf0004620
     f58:	ldrb	pc, [r8, -fp, asr #25]	; <UNPREDICTABLE>
     f5c:	orrlt	r7, r3, #14876672	; 0xe30000
     f60:	pkhtbeq	pc, r8, pc, asr #17	; <UNPREDICTABLE>
     f64:	pkhtbpl	pc, r8, pc, asr #17	; <UNPREDICTABLE>
     f68:			; <UNDEFINED> instruction: 0xf8df4478
     f6c:			; <UNDEFINED> instruction: 0xf7ff7688
     f70:			; <UNDEFINED> instruction: 0xf8dfeda6
     f74:	ldrbtmi	r6, [sp], #-1668	; 0xfffff97c
     f78:			; <UNDEFINED> instruction: 0xf505447f
     f7c:	ldrbtmi	r7, [lr], #-1172	; 0xfffffb6c
     f80:	strbvc	pc, [r4, #1285]!	; 0x505	; <UNPREDICTABLE>
     f84:	stccc	8, cr15, [r4], {84}	; 0x54
     f88:			; <UNDEFINED> instruction: 0xf8544631
     f8c:	andcs	r2, r1, r8, lsl #24
     f90:			; <UNDEFINED> instruction: 0xf1042b00
     f94:	svclt	0x00080408
     f98:			; <UNDEFINED> instruction: 0xf7ff463b
     f9c:	adcmi	lr, ip, #13440	; 0x3480
     fa0:	strcs	sp, [r0, #-496]	; 0xfffffe10
     fa4:	stmibvc	r3!, {r0, r1, r4, r6, r9, sl, sp, lr, pc}^
     fa8:			; <UNDEFINED> instruction: 0xf8dfb313
     fac:	ldrcs	r0, [pc, #-1616]	; 964 <strcmp@plt-0xe0>
     fb0:			; <UNDEFINED> instruction: 0xf7ff4478
     fb4:			; <UNDEFINED> instruction: 0xf8dfed84
     fb8:	ldrbtmi	r0, [r8], #-1608	; 0xfffff9b8
     fbc:	ldcl	7, cr15, [lr, #-1020]!	; 0xfffffc04
     fc0:			; <UNDEFINED> instruction: 0xf8dfe7b5
     fc4:	ldrbtmi	r0, [r8], #-1600	; 0xfffff9c0
     fc8:	stcl	7, cr15, [r0, #-1020]!	; 0xfffffc04
     fcc:	bicslt	r7, fp, r3, ror #19
     fd0:			; <UNDEFINED> instruction: 0x0634f8df
     fd4:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
     fd8:	ldcl	7, cr15, [r0, #-1020]!	; 0xfffffc04
     fdc:	rsbsmi	lr, pc, #57671680	; 0x3700000
     fe0:			; <UNDEFINED> instruction: 0xf0402d00
     fe4:	ldrtmi	r8, [r8], -r2, asr #3
     fe8:	ldc	7, cr15, [r0, #1020]!	; 0x3fc
     fec:	ldr	r4, [lr, r5, lsl #12]
     ff0:			; <UNDEFINED> instruction: 0x0618f8df
     ff4:	ldrbtmi	r2, [r8], #-1311	; 0xfffffae1
     ff8:	stcl	7, cr15, [r0, #-1020]!	; 0xfffffc04
     ffc:			; <UNDEFINED> instruction: 0x0610f8df
    1000:			; <UNDEFINED> instruction: 0xf7ff4478
    1004:			; <UNDEFINED> instruction: 0xe792ed5c
    1008:			; <UNDEFINED> instruction: 0x0608f8df
    100c:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
    1010:	ldcl	7, cr15, [r4, #-1020]	; 0xfffffc04
    1014:			; <UNDEFINED> instruction: 0xf8dfe61b
    1018:	ldrcs	r0, [pc, #-1536]	; a20 <strcmp@plt-0x24>
    101c:			; <UNDEFINED> instruction: 0xf7ff4478
    1020:			; <UNDEFINED> instruction: 0xf8dfed4e
    1024:	ldrbtmi	r0, [r8], #-1528	; 0xfffffa08
    1028:	stcl	7, cr15, [r8, #-1020]	; 0xfffffc04
    102c:			; <UNDEFINED> instruction: 0x46a0e77f
    1030:			; <UNDEFINED> instruction: 0xf1089c09
    1034:			; <UNDEFINED> instruction: 0xf47f0901
    1038:			; <UNDEFINED> instruction: 0xf8dfae3a
    103c:	ldrbtmi	r0, [r8], #-1508	; 0xfffffa1c
    1040:	stc	7, cr15, [r4, #-1020]!	; 0xfffffc04
    1044:	blcs	1f7d8 <strspn@plt+0x1ec08>
    1048:	msrhi	SPSR_f, r0
    104c:	ldrbeq	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    1050:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
    1054:	ldc	7, cr15, [r2, #-1020]!	; 0xfffffc04
    1058:	strbeq	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    105c:			; <UNDEFINED> instruction: 0xf7ff4478
    1060:	strb	lr, [r4, -lr, lsr #26]!
    1064:	strbeq	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    1068:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    106c:	ldcl	7, cr15, [r0, #-1020]	; 0xfffffc04
    1070:			; <UNDEFINED> instruction: 0xf47f2800
    1074:			; <UNDEFINED> instruction: 0xf8dfaf69
    1078:	ldrbtmi	r0, [r8], #-1464	; 0xfffffa48
    107c:	stc	7, cr15, [r6, #-1020]	; 0xfffffc04
    1080:	strtmi	lr, [r8], -r2, ror #14
    1084:	stmibvc	r3!, {r3, r4, r7, r9, sl, sp, lr, pc}^
    1088:			; <UNDEFINED> instruction: 0xf0002b00
    108c:			; <UNDEFINED> instruction: 0xf8df80cd
    1090:	ldrcs	r0, [pc, #-1444]	; af4 <__ctype_b_loc@plt+0x8>
    1094:			; <UNDEFINED> instruction: 0xf7ff4478
    1098:			; <UNDEFINED> instruction: 0xf8dfed12
    109c:	ldrbtmi	r0, [r8], #-1436	; 0xfffffa64
    10a0:	stc	7, cr15, [ip, #-1020]	; 0xfffffc04
    10a4:			; <UNDEFINED> instruction: 0xf8dfe743
    10a8:	andcs	r3, r0, #148, 10	; 0x25000000
    10ac:			; <UNDEFINED> instruction: 0xf88da926
    10b0:	swpls	r2, r8, [lr]
    10b4:	stmiapl	fp!, {r0, r1, r2, r3, r9, ip, pc}^
    10b8:	streq	pc, [r4, #2271]	; 0x8df
    10bc:	strlt	pc, [r4, #2271]	; 0x8df
    10c0:	tstls	r0, #120, 8	; 0x78000000
    10c4:	ldrbtmi	sl, [fp], #2855	; 0xb27
    10c8:	beq	43c8f0 <strspn@plt+0x43bd20>
    10cc:			; <UNDEFINED> instruction: 0x46989315
    10d0:	stmib	sp, {r1, r3, r9, ip, pc}^
    10d4:			; <UNDEFINED> instruction: 0xf8cd6412
    10d8:	and	sl, r9, r0, asr r0
    10dc:	movwcs	r9, #2574	; 0xa0e
    10e0:	blls	3dd134 <strspn@plt+0x3dc564>
    10e4:	movwls	r3, #62209	; 0xf301
    10e8:	svcvc	0x0000f5b3
    10ec:	eorhi	pc, r0, #0
    10f0:			; <UNDEFINED> instruction: 0xf44f9b10
    10f4:	strbmi	r7, [r0], -r0, lsl #2
    10f8:			; <UNDEFINED> instruction: 0xf7ff681a
    10fc:	stmdacs	r0, {r1, r2, r4, r5, r7, sl, fp, sp, lr, pc}
    1100:	andshi	pc, r6, #0
    1104:			; <UNDEFINED> instruction: 0xf7ff4640
    1108:	stmdacs	r0, {r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    110c:	cdpne	0, 4, cr13, cr3, cr6, {7}
    1110:			; <UNDEFINED> instruction: 0xf8184604
    1114:	bcs	289128 <strspn@plt+0x288558>
    1118:	blls	27530c <strspn@plt+0x27473c>
    111c:	blls	392b88 <strspn@plt+0x391fb8>
    1120:	blcs	1f194 <strspn@plt+0x1e5c4>
    1124:			; <UNDEFINED> instruction: 0xf7ffd07e
    1128:			; <UNDEFINED> instruction: 0xf898ece2
    112c:	strmi	r1, [sl], -r0
    1130:			; <UNDEFINED> instruction: 0xf8336803
    1134:	ldrbeq	r3, [fp], #17
    1138:	msrhi	CPSR_xc, r0, lsl #2
    113c:	bls	392a60 <strspn@plt+0x391e90>
    1140:	andsvc	r2, r3, r0, lsl #6
    1144:	bne	43c9ac <strspn@plt+0x43bddc>
    1148:			; <UNDEFINED> instruction: 0xf7ff4638
    114c:	adcmi	lr, r0, #4224	; 0x1080
    1150:	sbcle	r4, r6, r5, lsl #12
    1154:	bne	918244 <strspn@plt+0x917674>
    1158:	bcs	8d217c <strspn@plt+0x8d15ac>
    115c:			; <UNDEFINED> instruction: 0xf8dfd0c1
    1160:	ldrtmi	r1, [r8], -r8, ror #9
    1164:			; <UNDEFINED> instruction: 0xf7ff4479
    1168:	addmi	lr, r4, #52, 26	; 0xd00
    116c:	ldcpl	13, cr13, [sl], #-12
    1170:			; <UNDEFINED> instruction: 0xf0402a23
    1174:	blls	361d0c <strspn@plt+0x36113c>
    1178:	bls	2ac5e4 <strspn@plt+0x2aba14>
    117c:			; <UNDEFINED> instruction: 0xf8df2400
    1180:			; <UNDEFINED> instruction: 0xf8cda4cc
    1184:	ldmne	lr, {r2, r6, pc}
    1188:	ldrbtmi	r4, [sl], #1720	; 0x6b8
    118c:	eor	r4, lr, pc, asr #12
    1190:	ldrdls	pc, [r0], -r5
    1194:	svceq	0x00fff1b9
    1198:	tsthi	r7, r0, lsl #4	; <UNPREDICTABLE>
    119c:	strbmi	fp, [r0], -r7, asr #2
    11a0:	stc	7, cr15, [sl], #1020	; 0x3fc
    11a4:	svclt	0x00022801
    11a8:	mulne	r0, r8, r8
    11ac:	andsvc	r9, r9, lr, lsl #22
    11b0:	stmiane	r1!, {r1, r3, r8, r9, fp, ip, pc}^
    11b4:	addmi	r9, fp, #11264	; 0x2c00
    11b8:	tsthi	r6, r0, asr #6	; <UNPREDICTABLE>
    11bc:	blls	7f1dc <strspn@plt+0x7e60c>
    11c0:	ldrbmi	r4, [r9], -r0, asr #12
    11c4:			; <UNDEFINED> instruction: 0xf7ff3401
    11c8:	pkhtbmi	lr, r1, r4, asr #25
    11cc:			; <UNDEFINED> instruction: 0xf0002800
    11d0:	ldrbmi	r8, [r9], -r2, lsr #1
    11d4:	ldcl	7, cr15, [ip], #1020	; 0x3fc
    11d8:	andcs	pc, r0, r9, lsl r8	; <UNPREDICTABLE>
    11dc:	stmdaeq	r0, {r0, r3, r8, r9, fp, sp, lr, pc}
    11e0:			; <UNDEFINED> instruction: 0xf0002a00
    11e4:			; <UNDEFINED> instruction: 0xf5b48098
    11e8:			; <UNDEFINED> instruction: 0xf0006f80
    11ec:			; <UNDEFINED> instruction: 0x462a8197
    11f0:			; <UNDEFINED> instruction: 0x46404651
    11f4:	ldc	7, cr15, [r8], {255}	; 0xff
    11f8:	sbcle	r2, r9, r1, lsl #16
    11fc:			; <UNDEFINED> instruction: 0xf8dd4647
    1200:	ldmdavc	sl!, {r2, r6, pc}
    1204:			; <UNDEFINED> instruction: 0xf0402a23
    1208:	blls	2a1d10 <strspn@plt+0x2a1140>
    120c:	movwls	r4, #42019	; 0xa423
    1210:	strcs	lr, [r0, -r7, ror #14]
    1214:	andvc	pc, r3, r8, lsl #16
    1218:			; <UNDEFINED> instruction: 0xf43f2b00
    121c:	ssaxmi	sl, ip, pc	; <UNPREDICTABLE>
    1220:			; <UNDEFINED> instruction: 0xe77c46b9
    1224:	str	r4, [sp, r7, asr #12]
    1228:	strteq	pc, [r4], #-2271	; 0xfffff721
    122c:	ldrbtmi	r2, [r8], #-1311	; 0xfffffae1
    1230:	mcrr	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    1234:	ldreq	pc, [ip], #-2271	; 0xfffff721
    1238:			; <UNDEFINED> instruction: 0xf7ff4478
    123c:	ldrbt	lr, [r6], -r0, asr #24
    1240:	svceq	0x0000f1bb
    1244:	mrcge	6, 1, APSR_nzcv, cr4, cr15, {5}
    1248:	andcs	r9, r1, #8, 18	; 0x20000
    124c:	ldrtmi	r2, [r8], -r4, lsl #10
    1250:	tstls	r6, r4, lsl #10
    1254:	stmib	sp, {r0, r3, r4, r9, sl, lr}^
    1258:	stmib	sp, {r1, fp, ip, sp}^
    125c:	andls	r3, r5, #0, 6
    1260:	stc	7, cr15, [r0], #-1020	; 0xfffffc04
    1264:	stmdacs	r0, {r0, r2, r9, sl, lr}
    1268:	mcrge	4, 1, pc, cr2, cr15, {1}	; <UNPREDICTABLE>
    126c:			; <UNDEFINED> instruction: 0xf0002d06
    1270:	stfcsd	f0, [fp, #-444]	; 0xfffffe44
    1274:	msrhi	SPSR_s, r0, asr #32
    1278:	ldrbtmi	r4, [r8], #-2295	; 0xfffff709
    127c:	stc	7, cr15, [r6], {255}	; 0xff
    1280:	blcs	67ea8 <strspn@plt+0x672d8>
    1284:	ldrtmi	sp, [r8], -r0, ror #26
    1288:	bl	ffd3f28c <strspn@plt+0xffd3e6bc>
    128c:	bls	23abd0 <strspn@plt+0x23a000>
    1290:	movwcs	sl, #3097	; 0xc19
    1294:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1298:	ldrmi	r9, [r9], -r2
    129c:	andcs	r9, sl, r7, lsl #4
    12a0:	strbmi	r9, [sl], -r5, lsl #8
    12a4:			; <UNDEFINED> instruction: 0xf04f9000
    12a8:	movwls	r0, #19232	; 0x4b20
    12ac:	movwls	r4, #5688	; 0x1638
    12b0:	andsls	pc, r8, sp, asr #17
    12b4:	andlt	pc, ip, sp, asr #17
    12b8:			; <UNDEFINED> instruction: 0xf7ff6023
    12bc:			; <UNDEFINED> instruction: 0x4605ec30
    12c0:			; <UNDEFINED> instruction: 0xf0402800
    12c4:	stmdavs	r3!, {r0, r1, r2, r5, r6, r7, pc}
    12c8:	eoreq	pc, r0, #-1073741776	; 0xc0000030
    12cc:	vpmax.u8	d18, d0, d3
    12d0:	ldfged	f0, [r6], {78}	; 0x4e
    12d4:	ldrbmi	r4, [r9], -r2, lsl #12
    12d8:	strtmi	r4, [r3], -r0, asr #12
    12dc:	ldc	7, cr15, [ip], #-1020	; 0xfffffc04
    12e0:			; <UNDEFINED> instruction: 0xf1036823
    12e4:	bne	fe001b0c <strspn@plt+0xfe000f3c>
    12e8:	vsub.i8	d18, d0, d11
    12ec:	strbmi	r8, [r3], #-284	; 0xfffffee4
    12f0:	blvs	feb7c974 <strspn@plt+0xfeb7bda4>
    12f4:			; <UNDEFINED> instruction: 0x464849d9
    12f8:	ldrbtmi	r8, [r9], #-2650	; 0xfffff5a6
    12fc:	addslt	fp, r2, #335872	; 0x52000
    1300:	bcs	fe43cb24 <strspn@plt+0xfe43bf54>
    1304:	blpl	ff9fcdec <strspn@plt+0xff9fc21c>
    1308:	blvc	1bcd24 <strspn@plt+0x1bc154>
    130c:	blvc	3c948 <strspn@plt+0x3bd78>
    1310:	ldc	7, cr15, [r6], {255}	; 0xff
    1314:			; <UNDEFINED> instruction: 0xf8dde604
    1318:	ldrb	r8, [r6, -r4, asr #32]!
    131c:	strcs	r4, [r1, #-2256]	; 0xfffff730
    1320:			; <UNDEFINED> instruction: 0xf7ff4478
    1324:	stmiami	pc, {r2, r3, r6, r7, r8, r9, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    1328:			; <UNDEFINED> instruction: 0xf7ff4478
    132c:	ldrb	lr, [lr, #3016]!	; 0xbc8
    1330:	ldrbtmi	r4, [r8], #-2253	; 0xfffff733
    1334:	bl	feabf338 <strspn@plt+0xfeabe768>
    1338:	ldrbtmi	r4, [r8], #-2252	; 0xfffff734
    133c:	bl	fe9bf340 <strspn@plt+0xfe9be770>
    1340:	blcs	67f68 <strspn@plt+0x67398>
    1344:	stclge	7, cr15, [ip, #252]!	; 0xfc
    1348:	ldrbtmi	r4, [r8], #-2249	; 0xfffff737
    134c:	bl	fe7bf350 <strspn@plt+0xfe7be780>
    1350:			; <UNDEFINED> instruction: 0xf7ff4638
    1354:	vstrcs	d14, [r0, #-576]	; 0xfffffdc0
    1358:	cfstrdge	mvd15, [r9, #508]!	; 0x1fc
    135c:	cfstr64ne	mvdx14, [r1], {227}	; 0xe3
    1360:	ldrbtmi	r4, [r8], #-2244	; 0xfffff73c
    1364:	bl	fe4bf368 <strspn@plt+0xfe4be798>
    1368:	bvs	fe87ad20 <strspn@plt+0xfe87a150>
    136c:	tstls	r9, r8, lsr r6
    1370:	bl	ffe3f374 <strspn@plt+0xffe3e7a4>
    1374:	strmi	r9, [r2], -r9, lsl #18
    1378:	ldrbtmi	r4, [r8], #-2239	; 0xfffff741
    137c:	bl	fe1bf380 <strspn@plt+0xfe1be7b0>
    1380:	mcrls	6, 0, lr, cr14, cr1, {1}
    1384:	ldmibmi	sp!, {r0, r3, r4, r8, sl, fp, sp, pc}
    1388:	rsbsvc	r2, r2, r0, lsl #6
    138c:			; <UNDEFINED> instruction: 0x46304479
    1390:	adcsvc	r4, r3, sl, lsr #12
    1394:	bl	ff23f398 <strspn@plt+0xff23e7c8>
    1398:			; <UNDEFINED> instruction: 0xf0402801
    139c:	blls	361b4c <strspn@plt+0x360f7c>
    13a0:	stmdbls	sl, {r0, sl, fp, ip, sp}
    13a4:	ldreq	pc, [sp, sp, lsl #2]
    13a8:	strmi	r6, [fp], #-2090	; 0xfffff7d6
    13ac:	stccs	8, cr15, [r1], {3}
    13b0:	ldmmi	r3!, {r0, r2, r6, r7, r9, sl, sp, lr, pc}
    13b4:	stmdbvs	r1!, {r0, r1, r5, r6, r8, sl, sp}^
    13b8:			; <UNDEFINED> instruction: 0xf7ff4478
    13bc:	strb	lr, [r6], #-2920	; 0xfffff498
    13c0:	ldrbtmi	r4, [r8], #-2224	; 0xfffff750
    13c4:	bl	1ebf3c8 <strspn@plt+0x1ebe7f8>
    13c8:	blls	47a904 <strspn@plt+0x479d34>
    13cc:	stmiami	lr!, {r0, r1, r2, r3, r8, fp, ip, pc}
    13d0:	andeq	lr, r3, #168, 22	; 0x2a000
    13d4:	andcc	r3, r1, #1073741824	; 0x40000000
    13d8:	ldmib	sp, {r3, r4, r5, r6, sl, lr}^
    13dc:			; <UNDEFINED> instruction: 0xf8dd6412
    13e0:			; <UNDEFINED> instruction: 0xf7ffa050
    13e4:			; <UNDEFINED> instruction: 0xe62deb54
    13e8:	ldmib	sp, {r3, r5, r7, fp, lr}^
    13ec:	ldrbtmi	r6, [r8], #-1042	; 0xfffffbee
    13f0:	ldrsbge	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    13f4:	bl	12bf3f8 <strspn@plt+0x12be828>
    13f8:	ldmib	sp, {r2, r5, r9, sl, sp, lr, pc}^
    13fc:	stmiami	r4!, {r0, r3, r8, r9, lr}
    1400:	smlattcc	r1, r9, sl, r1
    1404:			; <UNDEFINED> instruction: 0xf7ff4478
    1408:	ldr	lr, [fp], -r2, asr #22
    140c:	movwmi	lr, #39389	; 0x99dd
    1410:	bne	ffa53698 <strspn@plt+0xffa52ac8>
    1414:	ldrbtmi	r3, [r8], #-257	; 0xfffffeff
    1418:	bl	e3f41c <strspn@plt+0xe3e84c>
    141c:	stmdbvc	r5!, {r1, r4, r9, sl, sp, lr, pc}^
    1420:	vstrcs.16	s14, [r0, #-68]	; 0xffffffbc	; <UNPREDICTABLE>
    1424:	adchi	pc, fp, r0, asr #32
    1428:	stmibvs	r1!, {r0, r1, r5, fp, ip, sp, lr}^
    142c:	mulhi	r1, r4, r8
    1430:	mulgt	r6, r4, r8
    1434:	ldrd	pc, [r0], -r4	; <UNPREDICTABLE>
    1438:	svcne	0x004db923
    143c:	vadd.f32	d18, d0, d1
    1440:			; <UNDEFINED> instruction: 0x461d8177
    1444:	stmib	sp, {r3, fp, ip, pc}^
    1448:	strcs	ip, [r0, #-1281]	; 0xfffffaff
    144c:	andhi	pc, r0, sp, asr #17
    1450:	andcs	r9, r1, r6
    1454:	stmib	sp, {r0, r1, r8, sl, ip, pc}^
    1458:	ldrtmi	r5, [r8], -r4
    145c:	bl	8bf460 <strspn@plt+0x8be890>
    1460:	stmdacs	r0, {r0, r2, r9, sl, lr}
    1464:	svcge	0x0002f47f
    1468:	blcc	15bbfc <strspn@plt+0x15b02c>
    146c:	vqdmulh.s<illegal width 8>	d18, d0, d1
    1470:	stmdavc	r3!, {r0, r1, r4, r5, r6, r8, pc}
    1474:			; <UNDEFINED> instruction: 0xf43f2b00
    1478:	stmdavc	r3!, {r0, r1, r4, r6, r8, sl, fp, sp, pc}^
    147c:			; <UNDEFINED> instruction: 0xf47f2b00
    1480:	stmibvc	r3!, {r0, r1, r2, r3, r6, r8, sl, fp, sp, pc}
    1484:			; <UNDEFINED> instruction: 0xf47f2b00
    1488:	stmmi	r3, {r0, r1, r3, r6, r8, sl, fp, sp, pc}
    148c:			; <UNDEFINED> instruction: 0xf7ff4478
    1490:	strb	lr, [r5, #-2838]	; 0xfffff4ea
    1494:	cmpcs	r0, r7, lsr #20
    1498:	andls	r9, r9, #8, 22	; 0x2000
    149c:	bl	1bbf4a0 <strspn@plt+0x1bbe8d0>
    14a0:	ldmdami	pc!, {r1, r2, r3, r4, r5, r6, r8, fp, lr}^	; <UNPREDICTABLE>
    14a4:	ldrbtmi	r9, [r9], #-2569	; 0xfffff5f7
    14a8:			; <UNDEFINED> instruction: 0xf7ff4478
    14ac:	ldmdami	sp!, {r4, r5, r6, r7, r9, fp, sp, lr, pc}^
    14b0:			; <UNDEFINED> instruction: 0xf7ff4478
    14b4:	strbt	lr, [r3], r4, lsl #22
    14b8:	strbcs	r4, [r3, #-2171]!	; 0xfffff785
    14bc:	ldrbtmi	r6, [r8], #-2401	; 0xfffff69f
    14c0:	b	ff93f4c4 <strspn@plt+0xff93e8f4>
    14c4:			; <UNDEFINED> instruction: 0xf7ff4638
    14c8:	ldr	lr, [r0, #-2774]!	; 0xfffff52a
    14cc:	svceq	0x0000f1bb
    14d0:	rscshi	pc, lr, r0, asr #6
    14d4:	andscs	r4, r4, #119808	; 0x1d400
    14d8:			; <UNDEFINED> instruction: 0xf503447b
    14dc:	ldmdavs	r9, {r4, r7, r8, r9, ip, sp, lr}
    14e0:	eorsle	r4, sl, r9, asr r5
    14e4:	bcc	784f8 <strspn@plt+0x77928>
    14e8:	movweq	pc, #33027	; 0x8103	; <UNPREDICTABLE>
    14ec:	ldmdbmi	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    14f0:	andcs	r4, r1, sl, asr r6
    14f4:			; <UNDEFINED> instruction: 0xf7ff4479
    14f8:	strtmi	lr, [r9], -r4, lsr #22
    14fc:	andcs	r4, r1, #64, 12	; 0x4000000
    1500:	b	ff2bf504 <strspn@plt+0xff2be934>
    1504:	stmdami	fp!, {r2, r3, r8, sl, sp, lr, pc}^
    1508:			; <UNDEFINED> instruction: 0xf7ff4478
    150c:	blls	23c014 <strspn@plt+0x23b444>
    1510:	svclt	0x00d82b01
    1514:			; <UNDEFINED> instruction: 0xf77f2500
    1518:	str	sl, [r1, #-3863]	; 0xfffff0e9
    151c:	ldrdhi	pc, [r4], #-141	; 0xffffff73
    1520:	strmi	pc, [r1], #-576	; 0xfffffdc0
    1524:	stmdami	r4!, {r0, r4, r5, r6, r9, sl, sp, lr, pc}^
    1528:			; <UNDEFINED> instruction: 0xf7ff4478
    152c:	ldrbt	lr, [r7], #2760	; 0xac8
    1530:	ldrdls	pc, [r8], -sp	; <UNPREDICTABLE>
    1534:	ldrvs	lr, [r2], #-2525	; 0xfffff623
    1538:	ldrsbge	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    153c:	bllt	fedff540 <strspn@plt+0xfedfe970>
    1540:			; <UNDEFINED> instruction: 0xf0402d02
    1544:	ldmdami	sp, {r0, r1, r2, r3, r5, r8, pc}^
    1548:			; <UNDEFINED> instruction: 0xf7ff4478
    154c:	ldr	lr, [r7], r0, lsr #21
    1550:	ldrbtmi	r4, [r8], #-2139	; 0xfffff7a5
    1554:	b	fe6bf558 <strspn@plt+0xfe6be988>
    1558:	ldmdavs	sl, {r1, r4, r7, r9, sl, sp, lr, pc}^
    155c:	sbcle	r2, r6, r0, lsl #20
    1560:			; <UNDEFINED> instruction: 0x465b4958
    1564:	ldrbtmi	r2, [r9], #-1
    1568:	b	ffabf56c <strspn@plt+0xffabe99c>
    156c:	ldmdbmi	r6, {r0, r2, r6, r7, r8, r9, sl, sp, lr, pc}^
    1570:	ldmdami	r6, {r0, r4, r5, r8, sl, sp}^
    1574:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1578:	b	fe23f57c <strspn@plt+0xfe23e9ac>
    157c:	blls	23b3e0 <strspn@plt+0x23a810>
    1580:	andls	r4, r2, r1, lsl #12
    1584:	stmib	sp, {r0, sl, sp}^
    1588:	movwls	r0, #24576	; 0x6000
    158c:			; <UNDEFINED> instruction: 0xf8cd9b0d
    1590:	strls	r9, [r5], #-16
    1594:	strmi	r9, [r3], -r3, lsl #6
    1598:			; <UNDEFINED> instruction: 0xf7ff4638
    159c:	strmi	lr, [r5], -r4, lsl #21
    15a0:			; <UNDEFINED> instruction: 0xf47f2800
    15a4:	ldrt	sl, [fp], #3683	; 0xe63
    15a8:	andeq	r0, r0, r0
    15ac:	submi	r0, lr, r0
    15b0:	andeq	r3, r1, r4, asr #6
    15b4:	andeq	r0, r0, r0, lsr #1
    15b8:	andeq	r1, r0, r6, ror #30
    15bc:	andeq	r3, r1, r2, lsl #6
    15c0:	andeq	r3, r1, r6, ror #5
    15c4:	andeq	r2, r0, r0, lsr r2
    15c8:	andeq	r1, r0, r6, ror r2
    15cc:	andeq	r1, r0, lr, asr #4
    15d0:	andeq	r1, r0, r6, lsl #29
    15d4:	andeq	r1, r0, r4, lsr #29
    15d8:			; <UNDEFINED> instruction: 0x00001eb2
    15dc:	andeq	r2, r0, r8, lsl r0
    15e0:	andeq	r1, r0, r4, lsl #18
    15e4:	andeq	r1, r0, r6, lsr #17
    15e8:	andeq	r2, r0, r4, lsr #2
    15ec:	muleq	r0, r8, ip
    15f0:	andeq	r3, r1, lr, lsl #1
    15f4:	strdeq	r1, [r0], -ip
    15f8:	muleq	r0, sl, ip
    15fc:	andeq	r1, r0, r8, lsr #29
    1600:	andeq	r0, r0, sl, lsr #31
    1604:	andeq	r1, r0, r6, ror #24
    1608:	andeq	r0, r0, lr, lsl #31
    160c:	muleq	r0, r6, lr
    1610:	ldrdeq	r1, [r0], -r0
    1614:	andeq	r1, r0, r2, asr #13
    1618:	andeq	r1, r0, r0, lsr pc
    161c:	andeq	r1, r0, sl, lsr #13
    1620:	strdeq	r1, [r0], -lr
    1624:			; <UNDEFINED> instruction: 0x00001dbe
    1628:	andeq	r0, r0, r8, lsl #30
    162c:	andeq	r2, r0, lr, asr #5
    1630:	ldrdeq	r2, [r0], -r6
    1634:	andeq	r1, r0, ip, lsr #28
    1638:	andeq	r0, r0, r6, asr #29
    163c:	andeq	r0, r0, ip, lsr #1
    1640:	andeq	r1, r0, r4, ror #23
    1644:	muleq	r0, lr, ip
    1648:	andeq	r1, r0, r4, asr #22
    164c:	andeq	r1, r0, lr, lsl r5
    1650:	andeq	r1, r0, r2, asr #25
    1654:	muleq	r0, r8, r4
    1658:	andeq	r2, r0, r6, asr #32
    165c:	muleq	r0, sl, sp
    1660:	andeq	r1, r0, r4, lsl fp
    1664:	andeq	r1, r0, r8, lsr #7
    1668:	andeq	r1, r0, r2, lsl #28
    166c:	andeq	r1, r0, r2, lsr lr
    1670:			; <UNDEFINED> instruction: 0x00001fbe
    1674:	andeq	r1, r0, r2, asr sl
    1678:	andeq	r1, r0, lr, ror ip
    167c:	andeq	r1, r0, ip, lsl r3
    1680:	muleq	r0, r0, r8
    1684:	strdeq	r1, [r0], -lr
    1688:	andeq	r1, r0, r0, lsr #18
    168c:	andeq	r1, r0, lr, asr #18
    1690:			; <UNDEFINED> instruction: 0x000019b0
    1694:	andeq	r1, r0, r2, asr #19
    1698:	andeq	r1, r0, r8, ror #27
    169c:	andeq	r1, r0, r2, lsr #23
    16a0:	andeq	r1, r0, r4, lsr #23
    16a4:	andeq	r1, r0, r0, asr ip
    16a8:	andeq	r1, r0, r6, ror #22
    16ac:	andeq	r2, r1, ip, lsr #22
    16b0:	andeq	r1, r0, r0, lsl #26
    16b4:	andeq	r1, r0, r4, lsl sp
    16b8:	andeq	r1, r0, ip, lsr #23
    16bc:	muleq	r0, ip, sp
    16c0:	andeq	r1, r0, sl, asr #26
    16c4:	andeq	r1, r0, r2, ror #24
    16c8:	andeq	r2, r0, r4, lsl #2
    16cc:	andeq	r1, r0, lr, ror #21
    16d0:	ldrbtmi	r4, [r8], #-2105	; 0xfffff7c7
    16d4:	ldmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    16d8:	blcs	1bb6c <strspn@plt+0x1af9c>
    16dc:	ldfmid	f5, [r7], #-264	; 0xfffffef8
    16e0:			; <UNDEFINED> instruction: 0xf8df4445
    16e4:			; <UNDEFINED> instruction: 0xf10890dc
    16e8:			; <UNDEFINED> instruction: 0xf8df0804
    16ec:	ldrbtmi	fp, [ip], #-216	; 0xffffff28
    16f0:	ldrbtmi	r4, [fp], #1273	; 0x4f9
    16f4:			; <UNDEFINED> instruction: 0xf43f4545
    16f8:			; <UNDEFINED> instruction: 0xf818ac13
    16fc:			; <UNDEFINED> instruction: 0xf5042b01
    1700:			; <UNDEFINED> instruction: 0x21147390
    1704:	addmi	r6, r2, #24, 16	; 0x180000
    1708:	blle	f5748 <strspn@plt+0xf4b78>
    170c:			; <UNDEFINED> instruction: 0xf1033901
    1710:	mvnsle	r0, r8, lsl #6
    1714:	svclt	0x00b42a80
    1718:	ldrbmi	r4, [fp], -fp, asr #12
    171c:	andcs	r4, r1, sl, lsr #18
    1720:			; <UNDEFINED> instruction: 0xf7ff4479
    1724:	strb	lr, [r5, lr, lsl #20]!
    1728:	blcs	1b89c <strspn@plt+0x1accc>
    172c:	udf	#7446	; 0x1d16
    1730:	stccs	6, cr4, [r1, #-468]	; 0xfffffe2c
    1734:	strcs	fp, [r1, #-4024]	; 0xfffff048
    1738:			; <UNDEFINED> instruction: 0xf7ffe684
    173c:	stmdane	sl!, {r1, r5, r7, r8, fp, sp, lr, pc}
    1740:	stmdami	r2!, {r0, r1, r2, r3, r8, fp, ip, pc}
    1744:	tstcc	r1, r1, lsl #4
    1748:	ldrvs	lr, [r2], #-2525	; 0xfffff623
    174c:			; <UNDEFINED> instruction: 0xf8dd4478
    1750:			; <UNDEFINED> instruction: 0xf7ffa050
    1754:	ldrbt	lr, [r5], #-2460	; 0xfffff664
    1758:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
    175c:	stmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1760:	bllt	ff7bf764 <strspn@plt+0xff7beb94>
    1764:	strtmi	r2, [r9], -r1, lsl #4
    1768:			; <UNDEFINED> instruction: 0xf7ff4640
    176c:			; <UNDEFINED> instruction: 0xf7ffe996
    1770:	bls	3f06d4 <strspn@plt+0x3efb04>
    1774:	stmdbls	lr, {r0, r1, r2, r4, fp, lr}
    1778:	ldrbtmi	r3, [r8], #-513	; 0xfffffdff
    177c:	ldrvs	lr, [r2], #-2525	; 0xfffff623
    1780:	ldrsbge	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    1784:	stmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1788:	ldmib	sp, {r2, r3, r4, r6, sl, sp, lr, pc}^
    178c:	stmdbls	pc, {r2, r4, r8, r9, sp, pc}	; <UNPREDICTABLE>
    1790:	bne	ffed37dc <strspn@plt+0xffed2c0c>
    1794:	ldfnee	f3, [sl], {1}
    1798:	ldmib	sp, {r3, r4, r5, r6, sl, lr}^
    179c:			; <UNDEFINED> instruction: 0xf7ff6412
    17a0:	strb	lr, [pc], #-2422	; 17a8 <strspn@plt+0xbd8>
    17a4:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
    17a8:	ldmdb	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    17ac:	blcs	683d4 <strspn@plt+0x67804>
    17b0:	stclge	7, cr15, [r9, #-252]!	; 0xffffff04
    17b4:	svclt	0x0000e5c8
    17b8:			; <UNDEFINED> instruction: 0x00001abe
    17bc:	andeq	r2, r1, r6, lsl r9
    17c0:	andeq	r1, r0, r4, lsl #9
    17c4:	andeq	r1, r0, lr, lsl #9
    17c8:	muleq	r0, r8, sl
    17cc:	andeq	r1, r0, r8, ror r5
    17d0:	andeq	r1, r0, lr, ror #21
    17d4:	andeq	r1, r0, lr, ror #9
    17d8:	ldrdeq	r1, [r0], -r0
    17dc:	andeq	r1, r0, r6, asr #19
    17e0:	bleq	3d924 <strspn@plt+0x3cd54>
    17e4:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    17e8:	strbtmi	fp, [sl], -r2, lsl #24
    17ec:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    17f0:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    17f4:	ldrmi	sl, [sl], #776	; 0x308
    17f8:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    17fc:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1800:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1804:			; <UNDEFINED> instruction: 0xf85a4b06
    1808:	stmdami	r6, {r0, r1, ip, sp}
    180c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1810:	ldmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1814:	ldmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1818:	andeq	r2, r1, r8, lsr #14
    181c:	muleq	r0, r4, r0
    1820:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    1824:	strheq	r0, [r0], -r4
    1828:	ldr	r3, [pc, #20]	; 1844 <strspn@plt+0xc74>
    182c:	ldr	r2, [pc, #20]	; 1848 <strspn@plt+0xc78>
    1830:	add	r3, pc, r3
    1834:	ldr	r2, [r3, r2]
    1838:	cmp	r2, #0
    183c:	bxeq	lr
    1840:	b	ad4 <__gmon_start__@plt>
    1844:	andeq	r2, r1, r8, lsl #14
    1848:	andeq	r0, r0, r8, lsr #1
    184c:	blmi	1d386c <strspn@plt+0x1d2c9c>
    1850:	bmi	1d2a38 <strspn@plt+0x1d1e68>
    1854:	addmi	r4, r3, #2063597568	; 0x7b000000
    1858:	andle	r4, r3, sl, ror r4
    185c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1860:	ldrmi	fp, [r8, -r3, lsl #2]
    1864:	svclt	0x00004770
    1868:	andeq	r2, r1, r4, ror r9
    186c:	andeq	r2, r1, r0, ror r9
    1870:	andeq	r2, r1, r4, ror #13
    1874:	muleq	r0, ip, r0
    1878:	stmdbmi	r9, {r3, fp, lr}
    187c:	bmi	252a64 <strspn@plt+0x251e94>
    1880:	bne	252a6c <strspn@plt+0x251e9c>
    1884:	svceq	0x00cb447a
    1888:			; <UNDEFINED> instruction: 0x01a1eb03
    188c:	andle	r1, r3, r9, asr #32
    1890:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1894:	ldrmi	fp, [r8, -r3, lsl #2]
    1898:	svclt	0x00004770
    189c:	andeq	r2, r1, r8, asr #18
    18a0:	andeq	r2, r1, r4, asr #18
    18a4:			; <UNDEFINED> instruction: 0x000126b8
    18a8:	strheq	r0, [r0], -r8
    18ac:	blmi	2aecd4 <strspn@plt+0x2ae104>
    18b0:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    18b4:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    18b8:	blmi	26fe6c <strspn@plt+0x26f29c>
    18bc:	ldrdlt	r5, [r3, -r3]!
    18c0:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    18c4:			; <UNDEFINED> instruction: 0xf7ff6818
    18c8:			; <UNDEFINED> instruction: 0xf7ffe8c4
    18cc:	blmi	1c17d0 <strspn@plt+0x1c0c00>
    18d0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    18d4:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    18d8:	andeq	r2, r1, r2, lsl r9
    18dc:	andeq	r2, r1, r8, lsl #13
    18e0:	muleq	r0, r8, r0
    18e4:	andeq	r2, r1, lr, lsr r7
    18e8:	strdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    18ec:	svclt	0x0000e7c4
    18f0:	svcmi	0x00f0e92d
    18f4:	bmi	fea93154 <strspn@plt+0xfea92584>
    18f8:	blmi	feaadb14 <strspn@plt+0xfeaacf44>
    18fc:	ldrbtmi	sl, [sl], #-3842	; 0xfffff0fe
    1900:	adclt	pc, r4, #14614528	; 0xdf0000
    1904:	adchi	pc, r4, #14614528	; 0xdf0000
    1908:			; <UNDEFINED> instruction: 0xf8df4604
    190c:	ldrbtmi	sl, [fp], #676	; 0x2a4
    1910:	ldrbtmi	r5, [r8], #2259	; 0x8d3
    1914:	addsls	pc, ip, #14614528	; 0xdf0000
    1918:			; <UNDEFINED> instruction: 0x460d44fa
    191c:	movwls	r6, #14363	; 0x381b
    1920:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1924:			; <UNDEFINED> instruction: 0x465b44f9
    1928:	ldrtmi	r4, [r1], -r2, asr #12
    192c:	strls	r4, [r0, -r8, lsr #12]
    1930:	stceq	0, cr15, [r0], {79}	; 0x4f
    1934:	andgt	pc, r8, sp, asr #17
    1938:	ldm	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    193c:			; <UNDEFINED> instruction: 0xf0001c43
    1940:			; <UNDEFINED> instruction: 0xf1a080ec
    1944:	blcs	dc2648 <strspn@plt+0xdc1a78>
    1948:	sbcshi	pc, r8, r0, lsl #4
    194c:			; <UNDEFINED> instruction: 0xf852a202
    1950:	ldrmi	r3, [sl], #-35	; 0xffffffdd
    1954:	svclt	0x00004710
    1958:	muleq	r0, sp, r1
    195c:	andeq	r0, r0, r5, lsr #3
    1960:	andeq	r0, r0, r5, lsr #3
    1964:	andeq	r0, r0, r5, lsr #3
    1968:	andeq	r0, r0, r5, lsr #3
    196c:	andeq	r0, r0, r5, lsr #3
    1970:	andeq	r0, r0, r5, lsr #3
    1974:	andeq	r0, r0, r5, lsr #3
    1978:	andeq	r0, r0, r5, lsr #3
    197c:	muleq	r0, r5, r1
    1980:	andeq	r0, r0, r5, lsr #3
    1984:	andeq	r0, r0, r5, lsr #3
    1988:	andeq	r0, r0, r5, lsr #3
    198c:	andeq	r0, r0, r5, lsr #3
    1990:	andeq	r0, r0, r5, lsr #3
    1994:			; <UNDEFINED> instruction: 0xffffffcf
    1998:	andeq	r0, r0, fp, ror r1
    199c:	andeq	r0, r0, r7, ror #2
    19a0:	andeq	r0, r0, r5, lsr #3
    19a4:	andeq	r0, r0, r5, lsr #3
    19a8:	andeq	r0, r0, r5, lsr #3
    19ac:	andeq	r0, r0, r3, asr r1
    19b0:	andeq	r0, r0, r5, lsr #3
    19b4:	andeq	r0, r0, sp, asr #2
    19b8:	andeq	r0, r0, r5, lsr #3
    19bc:	andeq	r0, r0, r5, lsr #3
    19c0:	andeq	r0, r0, r5, lsr #3
    19c4:	andeq	r0, r0, r5, lsr #3
    19c8:	andeq	r0, r0, r5, lsr #3
    19cc:	andeq	r0, r0, r5, lsr #3
    19d0:	andeq	r0, r0, r5, lsr #3
    19d4:	andeq	r0, r0, r5, lsr #3
    19d8:	andeq	r0, r0, r5, lsr #3
    19dc:	andeq	r0, r0, r5, lsr #3
    19e0:	andeq	r0, r0, r5, lsr #3
    19e4:	andeq	r0, r0, r5, lsr #3
    19e8:	andeq	r0, r0, r5, lsr #3
    19ec:	andeq	r0, r0, r7, asr #2
    19f0:	andeq	r0, r0, r1, asr #2
    19f4:	andeq	r0, r0, r5, lsr #3
    19f8:	andeq	r0, r0, r5, lsr #3
    19fc:	muleq	r0, sp, r1
    1a00:	andeq	r0, r0, r5, lsr #3
    1a04:	andeq	r0, r0, r5, lsr #3
    1a08:	andeq	r0, r0, r5, lsr #3
    1a0c:	andeq	r0, r0, fp, lsr r1
    1a10:	andeq	r0, r0, r5, lsr #2
    1a14:	andeq	r0, r0, r5, lsr #3
    1a18:	andeq	r0, r0, r5, lsr #3
    1a1c:	andeq	r0, r0, pc, lsl r1
    1a20:	andeq	r0, r0, r5, lsr #3
    1a24:	andeq	r0, r0, pc, lsl #2
    1a28:	strdeq	r0, [r0], -r9
    1a2c:	strdeq	r0, [r0], -r3
    1a30:	andeq	r0, r0, sp, ror #1
    1a34:	andeq	r0, r0, r1, ror #1
    1a38:	andcs	r6, r1, #405504	; 0x63000
    1a3c:	ldrmi	r7, [r3], #-546	; 0xfffffdde
    1a40:	ldrb	r6, [r0, -r3, ror #4]!
    1a44:			; <UNDEFINED> instruction: 0x71a32301
    1a48:	movwcs	lr, #5997	; 0x176d
    1a4c:	strb	r7, [sl, -r3, lsr #32]!
    1a50:			; <UNDEFINED> instruction: 0xf8594b59
    1a54:	ldmdavs	r8, {r0, r1, ip, sp}
    1a58:	ldm	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1a5c:	vadd.i8	d2, d0, d7
    1a60:	mvnvs	r8, r7, lsl #1
    1a64:	blmi	153b7e8 <strspn@plt+0x153ac18>
    1a68:			; <UNDEFINED> instruction: 0xf8592201
    1a6c:	cmnvc	r2, r3
    1a70:	rscvs	r6, r3, #1769472	; 0x1b0000
    1a74:	movwcs	lr, #5975	; 0x1757
    1a78:	ldrb	r7, [r4, -r3, lsr #2]
    1a7c:			; <UNDEFINED> instruction: 0xf8594b4e
    1a80:	ldmdavs	r8, {r0, r1, ip, sp}
    1a84:	stm	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1a88:	svccc	0x0080f5b0
    1a8c:	cmnvs	r0, sl, ror #4
    1a90:	movwcs	lr, #5961	; 0x1749
    1a94:	strb	r7, [r6, -r3, ror #1]
    1a98:	adcvc	r2, r3, r1, lsl #6
    1a9c:	movwcs	lr, #5955	; 0x1743
    1aa0:	strb	r7, [r0, -r3, rrx]
    1aa4:	rsbvc	r2, r3, #67108864	; 0x4000000
    1aa8:	blmi	10fb7a4 <strspn@plt+0x10fabd4>
    1aac:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    1ab0:			; <UNDEFINED> instruction: 0xf7ff6818
    1ab4:	stmdacs	r0, {r1, r3, r5, r6, fp, sp, lr, pc}
    1ab8:	eorvs	sp, r0, #108544	; 0x1a800
    1abc:	blmi	fbb790 <strspn@plt+0xfbabc0>
    1ac0:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    1ac4:			; <UNDEFINED> instruction: 0xf7ff6818
    1ac8:	ldmcs	pc!, {r5, r6, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    1acc:	asrvs	sp, sl, r8
    1ad0:	andcs	lr, r0, r9, lsr #14
    1ad4:	bmi	e5e25c <strspn@plt+0xe5d68c>
    1ad8:	ldrbtmi	r4, [sl], #-2866	; 0xfffff4ce
    1adc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1ae0:	subsmi	r9, sl, r3, lsl #22
    1ae4:	andlt	sp, r5, sl, asr r1
    1ae8:	svchi	0x00f0e8bd
    1aec:	movwcc	r6, #6435	; 0x1923
    1af0:	ldr	r6, [r8, -r3, lsr #2]
    1af4:	movwcc	r6, #6371	; 0x18e3
    1af8:	ldr	r6, [r4, -r3, ror #1]
    1afc:	strmi	r4, [r1], -r2, lsl #12
    1b00:			; <UNDEFINED> instruction: 0xf7fe4650
    1b04:	stmiavs	r3!, {r2, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    1b08:			; <UNDEFINED> instruction: 0xf47f2b00
    1b0c:	stmdami	ip!, {r2, r3, r8, r9, sl, fp, sp, pc}
    1b10:			; <UNDEFINED> instruction: 0xf7fe4478
    1b14:	ldrdcs	lr, [r1], -r4
    1b18:	blmi	abba94 <strspn@plt+0xabaec4>
    1b1c:	andvc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    1b20:	adcmi	r6, fp, #3866624	; 0x3b0000
    1b24:	bvs	fe8b839c <strspn@plt+0xfe8b77cc>
    1b28:	stfmid	f3, [r7], #-616	; 0xfffffd98
    1b2c:	and	r4, r7, ip, ror r4
    1b30:	eorne	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    1b34:			; <UNDEFINED> instruction: 0xf7fe4620
    1b38:	ldmdavs	fp!, {r1, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    1b3c:	eorsvs	r3, fp, r1, lsl #6
    1b40:	adcmi	r6, fp, #3866624	; 0x3b0000
    1b44:	stmdami	r1!, {r2, r4, r5, r6, r7, r8, r9, fp, ip, lr, pc}
    1b48:			; <UNDEFINED> instruction: 0xf7fe4478
    1b4c:			; <UNDEFINED> instruction: 0x2001efb8
    1b50:			; <UNDEFINED> instruction: 0xf856e7c1
    1b54:	movwcc	r2, #4131	; 0x1023
    1b58:	eorsvs	r4, fp, fp, lsr #5
    1b5c:	blle	ff91a5ec <strspn@plt+0xff919a1c>
    1b60:	ldr	r2, [r8, r0]!
    1b64:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
    1b68:	svc	0x0090f7fe
    1b6c:	ldr	r2, [r2, r1]!
    1b70:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
    1b74:	svc	0x008af7fe
    1b78:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
    1b7c:	svc	0x009ef7fe
    1b80:	str	r2, [r8, r1]!
    1b84:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
    1b88:	svc	0x0080f7fe
    1b8c:	str	r2, [r2, r1]!
    1b90:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    1b94:	svc	0x007af7fe
    1b98:	ldr	r2, [ip, r1]
    1b9c:	svc	0x0070f7fe
    1ba0:	andeq	r2, r1, lr, lsr r6
    1ba4:	andeq	r0, r0, r0, lsr #1
    1ba8:	strdeq	r2, [r1], -r6
    1bac:	andeq	r0, r0, r6, lsr #11
    1bb0:	andeq	r0, r0, r4, lsr sp
    1bb4:	andeq	r2, r1, r8, lsl r6
    1bb8:	strheq	r0, [r0], -ip
    1bbc:	andeq	r2, r1, r2, ror #8
    1bc0:	andeq	r0, r0, r4, asr r4
    1bc4:	andeq	r0, r0, r4, lsr #1
    1bc8:	andeq	r0, r0, r4, asr #22
    1bcc:	andeq	r0, r0, ip, lsl r4
    1bd0:	andeq	r0, r0, sl, ror #6
    1bd4:	ldrdeq	r0, [r0], -r2
    1bd8:	andeq	r0, r0, sl, ror #7
    1bdc:	andeq	r0, r0, r6, lsl #7
    1be0:	muleq	r0, r6, sl
    1be4:	svcmi	0x00f0e92d
    1be8:	stmibmi	ip, {r3, r7, r9, sl, lr}
    1bec:	svceq	0x0001f1b8
    1bf0:	addlt	r4, r9, fp, lsl #23
    1bf4:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
    1bf8:	movwls	r6, #30747	; 0x781b
    1bfc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1c00:	adchi	pc, fp, r0, asr #6
    1c04:	strmi	r4, [r7], -r7, lsl #23
    1c08:	andslt	pc, ip, #14614528	; 0xdf0000
    1c0c:	ldrbtmi	r4, [fp], #-1558	; 0xfffff9ea
    1c10:	blmi	fe1a681c <strspn@plt+0xfe1a5c4c>
    1c14:	strcs	r4, [r1, #-1275]	; 0xfffffb05
    1c18:	movwls	r4, #9339	; 0x247b
    1c1c:	ldrbtmi	r4, [fp], #-2948	; 0xfffff47c
    1c20:	and	r9, r8, r3, lsl #6
    1c24:	stmdbcs	r0, {r0, r3, r4, r5, r7, r9, fp, sp, lr}
    1c28:	sbchi	pc, r8, r0, asr #32
    1c2c:	strcc	r6, [r1, #-700]	; 0xfffffd44
    1c30:			; <UNDEFINED> instruction: 0xf00045a8
    1c34:			; <UNDEFINED> instruction: 0xf8568092
    1c38:	strtmi	r4, [r0], -r4, lsl #30
    1c3c:	svc	0x005cf7fe
    1c40:	rscsle	r2, r4, r0, lsl #16
    1c44:	blcs	b5fcd8 <strspn@plt+0xb5f108>
    1c48:			; <UNDEFINED> instruction: 0xf104d1ec
    1c4c:	vmlane.f16	s1, s8, s2	; <UNPREDICTABLE>
    1c50:			; <UNDEFINED> instruction: 0xf04fd0ed
    1c54:			; <UNDEFINED> instruction: 0xf8990a01
    1c58:	blcc	fcdc60 <strspn@plt+0xfcd090>
    1c5c:	ldmdale	r0!, {r0, r1, r2, r4, r5, r8, r9, fp, sp}^
    1c60:			; <UNDEFINED> instruction: 0xf003e8df
    1c64:	svcvs	0x006f6f38
    1c68:	svcvs	0x006f6f6f
    1c6c:	svcvs	0x006f1c6f
    1c70:	stclcc	15, cr6, [pc], #-444	; 1abc <strspn@plt+0xeec>
    1c74:	svcvs	0x006f6f1f
    1c78:	strbpl	r6, [pc, -pc, ror #30]!
    1c7c:	svcvs	0x006f6f6f
    1c80:	svcvs	0x006f6f6f
    1c84:	svcvs	0x006f6f6f
    1c88:	svcvs	0x006c4b6f
    1c8c:	svcvs	0x006f1c6f
    1c90:	svcvs	0x006f696f
    1c94:	svcvs	0x006f5d6f
    1c98:	strcs	r5, [fp, #-2671]!	; 0xfffff591
    1c9c:	movwcc	r6, #6459	; 0x193b
    1ca0:	stfccs	f6, [r1], {59}	; 0x3b
    1ca4:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    1ca8:	ldclle	12, cr2, [r4], {0}
    1cac:	bvs	1efbbb0 <strspn@plt+0x1efafe0>
    1cb0:	andge	pc, r8, r7, lsl #17
    1cb4:	rsbsvs	r3, fp, #67108864	; 0x4000000
    1cb8:	andcs	lr, r4, #63700992	; 0x3cc0000
    1cbc:	ldrbmi	r4, [r8], -r9, asr #12
    1cc0:	svc	0x0074f7fe
    1cc4:	teqle	ip, r0, lsl #16
    1cc8:	stmdbeq	r3, {r0, r3, r8, ip, sp, lr, pc}
    1ccc:			; <UNDEFINED> instruction: 0xf8873c03
    1cd0:	strb	sl, [r6, r6]!
    1cd4:	movwcc	r6, #6395	; 0x18fb
    1cd8:			; <UNDEFINED> instruction: 0xe7e260fb
    1cdc:	movwcs	r2, #4096	; 0x1000
    1ce0:	bmi	151e4d4 <strspn@plt+0x151d904>
    1ce4:	ldrbtmi	r4, [sl], #-2894	; 0xfffff4b2
    1ce8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1cec:	subsmi	r9, sl, r7, lsl #22
    1cf0:	addshi	pc, r1, r0, asr #32
    1cf4:	pop	{r0, r3, ip, sp, pc}
    1cf8:	stmdals	r2, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1cfc:	strbmi	r2, [r9], -r4, lsl #4
    1d00:	svc	0x0054f7fe
    1d04:			; <UNDEFINED> instruction: 0xf109b9e8
    1d08:			; <UNDEFINED> instruction: 0x3c030903
    1d0c:	andge	pc, r1, r7, lsl #17
    1d10:			; <UNDEFINED> instruction: 0xf887e7c7
    1d14:	strb	sl, [r4, r9]
    1d18:	andge	pc, r0, r7, lsl #17
    1d1c:	stmdals	r1, {r0, r6, r7, r8, r9, sl, sp, lr, pc}
    1d20:	strbmi	r2, [r9], -r2, lsl #4
    1d24:	svc	0x0042f7fe
    1d28:			; <UNDEFINED> instruction: 0xf109b958
    1d2c:			; <UNDEFINED> instruction: 0x3c010901
    1d30:	andge	pc, r4, r7, lsl #17
    1d34:			; <UNDEFINED> instruction: 0xf887e7b5
    1d38:	ldr	sl, [r2, r3]!
    1d3c:	andge	pc, r2, r7, lsl #17
    1d40:	stmdals	r3, {r0, r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    1d44:	strbmi	r2, [r9], -r4, lsl #4
    1d48:	svc	0x0030f7fe
    1d4c:			; <UNDEFINED> instruction: 0xf109b938
    1d50:	movwcs	r0, #4356	; 0x1104
    1d54:	ldrshvc	r6, [fp, #-41]!	; 0xffffffd7
    1d58:	andcs	lr, r0, r9, ror #14
    1d5c:	ldmdami	r6!, {r0, r6, r7, r8, r9, sl, sp, lr, pc}
    1d60:	strbmi	r2, [r9], -r2, lsl #4
    1d64:			; <UNDEFINED> instruction: 0xf7fe4478
    1d68:	biclt	lr, r8, r2, lsr #30
    1d6c:	andcs	r4, r2, #3342336	; 0x330000
    1d70:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
    1d74:	svc	0x001af7fe
    1d78:	ldmdami	r1!, {r3, r4, r6, r8, r9, ip, sp, pc}
    1d7c:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
    1d80:	mcr	7, 3, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    1d84:			; <UNDEFINED> instruction: 0xf43f2800
    1d88:	stmdami	lr!, {r1, r4, r6, r8, r9, sl, fp, sp, pc}
    1d8c:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
    1d90:	mrc	7, 3, APSR_nzcv, cr12, cr14, {7}
    1d94:	ldrbtmi	r4, [r8], #-2092	; 0xfffff7d4
    1d98:	mrc	7, 4, APSR_nzcv, cr0, cr14, {7}
    1d9c:	str	r2, [r0, r1]!
    1da0:			; <UNDEFINED> instruction: 0xf109492a
    1da4:	bge	181db4 <strspn@plt+0x1811e4>
    1da8:			; <UNDEFINED> instruction: 0xf7fe4479
    1dac:	stmdacs	r1, {r1, r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    1db0:	blls	1b622c <strspn@plt+0x1b565c>
    1db4:	ldmdale	sl, {r0, r1, r2, r8, r9, fp, sp}
    1db8:			; <UNDEFINED> instruction: 0xe73861fb
    1dbc:	strtmi	r4, [r2], -r4, lsr #16
    1dc0:			; <UNDEFINED> instruction: 0xf7fe4478
    1dc4:	stmdami	r3!, {r2, r5, r6, r9, sl, fp, sp, lr, pc}
    1dc8:			; <UNDEFINED> instruction: 0xf7fe4478
    1dcc:	andcs	lr, r1, r8, ror lr
    1dd0:	stmdbmi	r1!, {r0, r1, r2, r7, r8, r9, sl, sp, lr, pc}
    1dd4:	andeq	pc, r2, r9, lsl #2
    1dd8:	ldrbtmi	sl, [r9], #-2565	; 0xfffff5fb
    1ddc:	mcr	7, 5, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    1de0:	tstle	lr, r1, lsl #16
    1de4:	blcs	28a00 <strspn@plt+0x27e30>
    1de8:	eorsvs	sp, fp, #11264	; 0x2c00
    1dec:	ldmdami	fp, {r0, r1, r2, r3, r4, r8, r9, sl, sp, lr, pc}
    1df0:			; <UNDEFINED> instruction: 0xf7fe4478
    1df4:	ldmdami	sl, {r2, r5, r6, r9, sl, fp, sp, lr, pc}
    1df8:			; <UNDEFINED> instruction: 0xf7fe4478
    1dfc:	andcs	lr, r1, r0, ror #28
    1e00:	ldmdami	r8, {r0, r1, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    1e04:			; <UNDEFINED> instruction: 0xf7fe4478
    1e08:	ldmdami	r7, {r1, r3, r4, r6, r9, sl, fp, sp, lr, pc}
    1e0c:			; <UNDEFINED> instruction: 0xf7fe4478
    1e10:	andcs	lr, r1, r6, asr lr
    1e14:			; <UNDEFINED> instruction: 0xf7fee765
    1e18:	svclt	0x0000ee34
    1e1c:	andeq	r2, r1, r8, asr #6
    1e20:	andeq	r0, r0, r0, lsr #1
    1e24:	andeq	r0, r0, sl, lsl #21
    1e28:	andeq	r0, r0, r8, lsl #21
    1e2c:	andeq	r0, r0, r8, ror sl
    1e30:	andeq	r0, r0, lr, asr #30
    1e34:	andeq	r2, r1, r6, asr r2
    1e38:	andeq	r0, r0, r0, asr #18
    1e3c:	andeq	r0, r0, r6, ror sp
    1e40:	muleq	r0, sl, sp
    1e44:	muleq	r0, r2, sp
    1e48:	andeq	r0, r0, sl, lsr r9
    1e4c:	andeq	r0, r0, r0, lsl #18
    1e50:	andeq	r0, r0, ip, ror sp
    1e54:	andeq	r0, r0, r8, lsl #18
    1e58:	andeq	r0, r0, r2, lsl sp
    1e5c:			; <UNDEFINED> instruction: 0x000008bc
    1e60:	ldrdeq	r0, [r0], -r8
    1e64:	andeq	r0, r0, ip, ror #25
    1e68:	andeq	r0, r0, r4, asr #17
    1e6c:	mvnsmi	lr, #737280	; 0xb4000
    1e70:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1e74:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1e78:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1e7c:	ldcl	7, cr15, [r2, #1016]	; 0x3f8
    1e80:	blne	1d9307c <strspn@plt+0x1d924ac>
    1e84:	strhle	r1, [sl], -r6
    1e88:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1e8c:	svccc	0x0004f855
    1e90:	strbmi	r3, [sl], -r1, lsl #8
    1e94:	ldrtmi	r4, [r8], -r1, asr #12
    1e98:	adcmi	r4, r6, #152, 14	; 0x2600000
    1e9c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1ea0:	svclt	0x000083f8
    1ea4:			; <UNDEFINED> instruction: 0x00011fb6
    1ea8:	andeq	r1, r1, ip, lsr #31
    1eac:	svclt	0x00004770

Disassembly of section .fini:

00001eb0 <.fini>:
    1eb0:	push	{r3, lr}
    1eb4:	pop	{r3, pc}
