Analysis & Synthesis report for exp5_desafio
Fri Oct 22 15:15:20 2021
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |exp5_desafio|exp5_desafio_uc:UC|Eatual
  9. State Machine - |exp5_desafio|exp5_desafio_fd:FD|interface_hcsr04:HCSR|interface_hcsr04_fd:U2_FD|gerador_pulso:U4|reg_estado
 10. State Machine - |exp5_desafio|exp5_desafio_fd:FD|interface_hcsr04:HCSR|interface_hcsr04_uc:U1_UC|Eatual
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: exp5_desafio_fd:FD|interface_hcsr04:HCSR|interface_hcsr04_fd:U2_FD|contadorg_m:U2
 15. Parameter Settings for User Entity Instance: exp5_desafio_fd:FD|interface_hcsr04:HCSR|interface_hcsr04_fd:U2_FD|registrador_n:U3
 16. Parameter Settings for User Entity Instance: exp5_desafio_fd:FD|interface_hcsr04:HCSR|interface_hcsr04_fd:U2_FD|gerador_pulso:U4
 17. Parameter Settings for User Entity Instance: exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|contadorg_m:ONE_SEC
 18. Parameter Settings for User Entity Instance: exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|contadorg_updown_m:UPDOWN
 19. Port Connectivity Checks: "hex7seg:SSEG_POS"
 20. Port Connectivity Checks: "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|contadorg_updown_m:UPDOWN"
 21. Port Connectivity Checks: "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|contadorg_m:ONE_SEC"
 22. Port Connectivity Checks: "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS"
 23. Port Connectivity Checks: "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO"
 24. Port Connectivity Checks: "exp5_desafio_fd:FD|interface_hcsr04:HCSR|interface_hcsr04_fd:U2_FD|gerador_pulso:U4"
 25. Port Connectivity Checks: "exp5_desafio_fd:FD|interface_hcsr04:HCSR|interface_hcsr04_fd:U2_FD|contadorg_m:U2"
 26. Port Connectivity Checks: "exp5_desafio_fd:FD|interface_hcsr04:HCSR|interface_hcsr04_fd:U2_FD|contador_bcd_4digitos:U1"
 27. Port Connectivity Checks: "exp5_desafio_fd:FD|interface_hcsr04:HCSR|interface_hcsr04_fd:U2_FD"
 28. Port Connectivity Checks: "exp5_desafio_fd:FD|interface_hcsr04:HCSR"
 29. Post-Synthesis Netlist Statistics for Top Partition
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Oct 22 15:15:20 2021       ;
; Quartus Prime Version           ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                   ; exp5_desafio                                ;
; Top-level Entity Name           ; exp5_desafio                                ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 124                                         ;
; Total pins                      ; 58                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; exp5_desafio       ; exp5_desafio       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+-----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                        ; Library ;
+-----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------------+---------+
; teste_movimentacao_servomotor.vhd ; yes             ; User VHDL File  ; C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/teste_movimentacao_servomotor.vhd ;         ;
; registrador_n.vhd                 ; yes             ; User VHDL File  ; C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/registrador_n.vhd                 ;         ;
; interface_hcsr04_uc.vhd           ; yes             ; User VHDL File  ; C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/interface_hcsr04_uc.vhd           ;         ;
; interface_hcsr04_fd.vhd           ; yes             ; User VHDL File  ; C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/interface_hcsr04_fd.vhd           ;         ;
; interface_hcsr04.vhd              ; yes             ; User VHDL File  ; C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/interface_hcsr04.vhd              ;         ;
; hex7seg.vhd                       ; yes             ; User VHDL File  ; C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/hex7seg.vhd                       ;         ;
; gerador_pulso.vhd                 ; yes             ; User VHDL File  ; C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/gerador_pulso.vhd                 ;         ;
; exp5_desafio_uc.vhd               ; yes             ; User VHDL File  ; C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio_uc.vhd               ;         ;
; exp5_desafio_fd.vhd               ; yes             ; User VHDL File  ; C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio_fd.vhd               ;         ;
; exp5_desafio.vhd                  ; yes             ; User VHDL File  ; C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd                  ;         ;
; controle_servo_3.vhd              ; yes             ; User VHDL File  ; C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/controle_servo_3.vhd              ;         ;
; contador_bcd_4digitos.vhd         ; yes             ; User VHDL File  ; C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/contador_bcd_4digitos.vhd         ;         ;
; contadorg_updown_m.vhd            ; yes             ; User VHDL File  ; C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/contadorg_updown_m.vhd            ;         ;
; contadorg_m.vhd                   ; yes             ; User VHDL File  ; C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/contadorg_m.vhd                   ;         ;
+-----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 128         ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 232         ;
;     -- 7 input functions                    ; 0           ;
;     -- 6 input functions                    ; 21          ;
;     -- 5 input functions                    ; 16          ;
;     -- 4 input functions                    ; 58          ;
;     -- <=3 input functions                  ; 137         ;
;                                             ;             ;
; Dedicated logic registers                   ; 124         ;
;                                             ;             ;
; I/O pins                                    ; 58          ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 124         ;
; Total fan-out                               ; 1333        ;
; Average fan-out                             ; 2.82        ;
+---------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                             ;
+---------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------+-------------------------------+--------------+
; Compilation Hierarchy Node                  ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                       ; Entity Name                   ; Library Name ;
+---------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------+-------------------------------+--------------+
; |exp5_desafio                               ; 232 (0)             ; 124 (0)                   ; 0                 ; 0          ; 58   ; 0            ; |exp5_desafio                                                                                             ; exp5_desafio                  ; work         ;
;    |exp5_desafio_fd:FD|                     ; 194 (0)             ; 120 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |exp5_desafio|exp5_desafio_fd:FD                                                                          ; exp5_desafio_fd               ; work         ;
;       |interface_hcsr04:HCSR|               ; 60 (0)              ; 54 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |exp5_desafio|exp5_desafio_fd:FD|interface_hcsr04:HCSR                                                    ; interface_hcsr04              ; work         ;
;          |interface_hcsr04_fd:U2_FD|        ; 55 (0)              ; 48 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |exp5_desafio|exp5_desafio_fd:FD|interface_hcsr04:HCSR|interface_hcsr04_fd:U2_FD                          ; interface_hcsr04_fd           ; work         ;
;             |contador_bcd_4digitos:U1|      ; 17 (17)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |exp5_desafio|exp5_desafio_fd:FD|interface_hcsr04:HCSR|interface_hcsr04_fd:U2_FD|contador_bcd_4digitos:U1 ; contador_bcd_4digitos         ; work         ;
;             |contadorg_m:U2|                ; 15 (15)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |exp5_desafio|exp5_desafio_fd:FD|interface_hcsr04:HCSR|interface_hcsr04_fd:U2_FD|contadorg_m:U2           ; contadorg_m                   ; work         ;
;             |gerador_pulso:U4|              ; 23 (23)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |exp5_desafio|exp5_desafio_fd:FD|interface_hcsr04:HCSR|interface_hcsr04_fd:U2_FD|gerador_pulso:U4         ; gerador_pulso                 ; work         ;
;             |registrador_n:U3|              ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |exp5_desafio|exp5_desafio_fd:FD|interface_hcsr04:HCSR|interface_hcsr04_fd:U2_FD|registrador_n:U3         ; registrador_n                 ; work         ;
;          |interface_hcsr04_uc:U1_UC|        ; 5 (5)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_desafio|exp5_desafio_fd:FD|interface_hcsr04:HCSR|interface_hcsr04_uc:U1_UC                          ; interface_hcsr04_uc           ; work         ;
;       |teste_movimentacao_servomotor:SERVO| ; 134 (0)             ; 66 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |exp5_desafio|exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO                                      ; teste_movimentacao_servomotor ; work         ;
;          |contadorg_m:ONE_SEC|              ; 31 (31)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |exp5_desafio|exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|contadorg_m:ONE_SEC                  ; contadorg_m                   ; work         ;
;          |contadorg_updown_m:UPDOWN|        ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_desafio|exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|contadorg_updown_m:UPDOWN            ; contadorg_updown_m            ; work         ;
;          |controle_servo_3:CS|              ; 98 (98)             ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |exp5_desafio|exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS                  ; controle_servo_3              ; work         ;
;    |exp5_desafio_uc:UC|                     ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_desafio|exp5_desafio_uc:UC                                                                          ; exp5_desafio_uc               ; work         ;
;    |hex7seg:SSEG_D0|                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_desafio|hex7seg:SSEG_D0                                                                             ; hex7seg                       ; work         ;
;    |hex7seg:SSEG_D1|                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_desafio|hex7seg:SSEG_D1                                                                             ; hex7seg                       ; work         ;
;    |hex7seg:SSEG_D2|                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_desafio|hex7seg:SSEG_D2                                                                             ; hex7seg                       ; work         ;
;    |hex7seg:SSEG_POS|                       ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_desafio|hex7seg:SSEG_POS                                                                            ; hex7seg                       ; work         ;
;    |hex7seg:SSEG_UC|                        ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp5_desafio|hex7seg:SSEG_UC                                                                             ; hex7seg                       ; work         ;
+---------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------+-------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |exp5_desafio|exp5_desafio_uc:UC|Eatual                                        ;
+-----------------------+--------------+-----------------------+----------------+----------------+
; Name                  ; Eatual.girar ; Eatual.aguarda_medida ; Eatual.medicao ; Eatual.inicial ;
+-----------------------+--------------+-----------------------+----------------+----------------+
; Eatual.inicial        ; 0            ; 0                     ; 0              ; 0              ;
; Eatual.medicao        ; 0            ; 0                     ; 1              ; 1              ;
; Eatual.aguarda_medida ; 0            ; 1                     ; 0              ; 1              ;
; Eatual.girar          ; 1            ; 0                     ; 0              ; 1              ;
+-----------------------+--------------+-----------------------+----------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |exp5_desafio|exp5_desafio_fd:FD|interface_hcsr04:HCSR|interface_hcsr04_fd:U2_FD|gerador_pulso:U4|reg_estado ;
+---------------------+------------------+---------------------+---------------------------------------------------------------+
; Name                ; reg_estado.final ; reg_estado.contagem ; reg_estado.parado                                             ;
+---------------------+------------------+---------------------+---------------------------------------------------------------+
; reg_estado.parado   ; 0                ; 0                   ; 0                                                             ;
; reg_estado.contagem ; 0                ; 1                   ; 1                                                             ;
; reg_estado.final    ; 1                ; 0                   ; 1                                                             ;
+---------------------+------------------+---------------------+---------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |exp5_desafio|exp5_desafio_fd:FD|interface_hcsr04:HCSR|interface_hcsr04_uc:U1_UC|Eatual                           ;
+--------------------+-------------------+---------------+--------------------+----------------+-------------------+----------------+
; Name               ; Eatual.fim_medida ; Eatual.medida ; Eatual.espera_echo ; Eatual.trigger ; Eatual.preparacao ; Eatual.inicial ;
+--------------------+-------------------+---------------+--------------------+----------------+-------------------+----------------+
; Eatual.inicial     ; 0                 ; 0             ; 0                  ; 0              ; 0                 ; 0              ;
; Eatual.preparacao  ; 0                 ; 0             ; 0                  ; 0              ; 1                 ; 1              ;
; Eatual.trigger     ; 0                 ; 0             ; 0                  ; 1              ; 0                 ; 1              ;
; Eatual.espera_echo ; 0                 ; 0             ; 1                  ; 0              ; 0                 ; 1              ;
; Eatual.medida      ; 0                 ; 1             ; 0                  ; 0              ; 0                 ; 1              ;
; Eatual.fim_medida  ; 1                 ; 0             ; 0                  ; 0              ; 0                 ; 1              ;
+--------------------+-------------------+---------------+--------------------+----------------+-------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                          ;
+----------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                      ; Reason for Removal                     ;
+----------------------------------------------------------------------------------------------------+----------------------------------------+
; exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[0,9,17..19] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 5                                                              ;                                        ;
+----------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 124   ;
; Number of registers using Synchronous Clear  ; 58    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 111   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 80    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |exp5_desafio|exp5_desafio_fd:FD|interface_hcsr04:HCSR|interface_hcsr04_fd:U2_FD|contador_bcd_4digitos:U1|s_dig0[3] ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |exp5_desafio|exp5_desafio_fd:FD|interface_hcsr04:HCSR|interface_hcsr04_fd:U2_FD|contadorg_m:U2|IQ[0]               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |exp5_desafio|exp5_desafio_fd:FD|interface_hcsr04:HCSR|interface_hcsr04_fd:U2_FD|contador_bcd_4digitos:U1|s_dig1[1] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |exp5_desafio|exp5_desafio_fd:FD|interface_hcsr04:HCSR|interface_hcsr04_fd:U2_FD|contador_bcd_4digitos:U1|s_dig2[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: exp5_desafio_fd:FD|interface_hcsr04:HCSR|interface_hcsr04_fd:U2_FD|contadorg_m:U2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; m              ; 2941  ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: exp5_desafio_fd:FD|interface_hcsr04:HCSR|interface_hcsr04_fd:U2_FD|registrador_n:U3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; n              ; 12    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: exp5_desafio_fd:FD|interface_hcsr04:HCSR|interface_hcsr04_fd:U2_FD|gerador_pulso:U4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; largura        ; 500   ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|contadorg_m:ONE_SEC ;
+----------------+----------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                        ;
+----------------+----------+---------------------------------------------------------------------------------------------+
; m              ; 50000000 ; Signed Integer                                                                              ;
+----------------+----------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|contadorg_updown_m:UPDOWN ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; m              ; 8     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------+
; Port Connectivity Checks: "hex7seg:SSEG_POS" ;
+---------+-------+----------+-----------------+
; Port    ; Type  ; Severity ; Details         ;
+---------+-------+----------+-----------------+
; hexa[3] ; Input ; Info     ; Stuck at GND    ;
+---------+-------+----------+-----------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|contadorg_updown_m:UPDOWN"     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; zera_s ; Input  ; Info     ; Stuck at GND                                                                        ;
; inicio ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fim    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; meio   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|contadorg_m:ONE_SEC"           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; zera_s ; Input  ; Info     ; Stuck at GND                                                                        ;
; q      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; meio   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS"               ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; db_reset   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; db_pwm     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; db_posicao ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; slider     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO"                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; slider ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "exp5_desafio_fd:FD|interface_hcsr04:HCSR|interface_hcsr04_fd:U2_FD|gerador_pulso:U4"  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; para   ; Input  ; Info     ; Stuck at GND                                                                        ;
; pronto ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "exp5_desafio_fd:FD|interface_hcsr04:HCSR|interface_hcsr04_fd:U2_FD|contadorg_m:U2"  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; meio ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "exp5_desafio_fd:FD|interface_hcsr04:HCSR|interface_hcsr04_fd:U2_FD|contador_bcd_4digitos:U1" ;
+------+--------+----------+----------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------+
; dig3 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
+------+--------+----------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "exp5_desafio_fd:FD|interface_hcsr04:HCSR|interface_hcsr04_fd:U2_FD"                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; fim        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; db_trigger ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "exp5_desafio_fd:FD|interface_hcsr04:HCSR"                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; db_estado ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 124                         ;
;     CLR               ; 23                          ;
;     CLR SCLR          ; 20                          ;
;     ENA               ; 12                          ;
;     ENA CLR           ; 30                          ;
;     ENA CLR SCLR      ; 38                          ;
;     plain             ; 1                           ;
; arriav_lcell_comb     ; 240                         ;
;     arith             ; 67                          ;
;         1 data inputs ; 67                          ;
;     normal            ; 173                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 34                          ;
;         3 data inputs ; 35                          ;
;         4 data inputs ; 58                          ;
;         5 data inputs ; 16                          ;
;         6 data inputs ; 21                          ;
; boundary_port         ; 58                          ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 2.65                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Fri Oct 22 15:15:05 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off exp5_desafio -c exp5_desafio
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file teste_movimentacao_servomotor.vhd
    Info (12022): Found design unit 1: teste_movimentacao_servomotor-teste_movimentacao_servomotor_arch File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/teste_movimentacao_servomotor.vhd Line: 14
    Info (12023): Found entity 1: teste_movimentacao_servomotor File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/teste_movimentacao_servomotor.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file registrador_n.vhd
    Info (12022): Found design unit 1: registrador_n-registrador_n File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/registrador_n.vhd Line: 35
    Info (12023): Found entity 1: registrador_n File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/registrador_n.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file interface_hcsr04_uc.vhd
    Info (12022): Found design unit 1: interface_hcsr04_uc-interface_hcsr04_uc_arch File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/interface_hcsr04_uc.vhd Line: 12
    Info (12023): Found entity 1: interface_hcsr04_uc File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/interface_hcsr04_uc.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file interface_hcsr04_fd.vhd
    Info (12022): Found design unit 1: interface_hcsr04_fd-interface_hcsr04_fd_arch File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/interface_hcsr04_fd.vhd Line: 16
    Info (12023): Found entity 1: interface_hcsr04_fd File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/interface_hcsr04_fd.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file interface_hcsr04.vhd
    Info (12022): Found design unit 1: interface_hcsr04-interface_hcsr04_arch File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/interface_hcsr04.vhd Line: 18
    Info (12023): Found entity 1: interface_hcsr04 File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/interface_hcsr04.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file hex7seg.vhd
    Info (12022): Found design unit 1: hex7seg-comportamental File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/hex7seg.vhd Line: 24
    Info (12023): Found entity 1: hex7seg File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/hex7seg.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file gerador_pulso.vhd
    Info (12022): Found design unit 1: gerador_pulso-fsm_arch File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/gerador_pulso.vhd Line: 34
    Info (12023): Found entity 1: gerador_pulso File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/gerador_pulso.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file exp5_desafio_uc.vhd
    Info (12022): Found design unit 1: exp5_desafio_uc-exp5_desafio_uc_arch File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio_uc.vhd Line: 12
    Info (12023): Found entity 1: exp5_desafio_uc File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio_uc.vhd Line: 4
Info (12021): Found 3 design units, including 1 entities, in source file exp5_desafio_tb.vhd
    Info (12022): Found design unit 1: tb_exp5_desafio-tb File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio_tb.vhd Line: 11
    Info (12022): Found design unit 2: cfg_tb_exp5_desafio File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio_tb.vhd Line: 120
    Info (12023): Found entity 1: tb_exp5_desafio File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio_tb.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file exp5_desafio_fd.vhd
    Info (12022): Found design unit 1: exp5_desafio_fd-exp5_desafio_fd_arch File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio_fd.vhd Line: 22
    Info (12023): Found entity 1: exp5_desafio_fd File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio_fd.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file exp5_desafio.vhd
    Info (12022): Found design unit 1: exp5_desafio-exp5_desafio_arch File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd Line: 26
    Info (12023): Found entity 1: exp5_desafio File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file edge_detector.vhd
    Info (12022): Found design unit 1: edge_detector-Behavioral File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/edge_detector.vhd Line: 27
    Info (12023): Found entity 1: edge_detector File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/edge_detector.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file controle_servo_3_tb.vhd
    Info (12022): Found design unit 1: controle_servo_3_tb-tb File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/controle_servo_3_tb.vhd Line: 24
    Info (12023): Found entity 1: controle_servo_3_tb File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/controle_servo_3_tb.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file controle_servo_3.vhd
    Info (12022): Found design unit 1: controle_servo_3-rtl File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/controle_servo_3.vhd Line: 18
    Info (12023): Found entity 1: controle_servo_3 File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/controle_servo_3.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file contador_bcd_4digitos.vhd
    Info (12022): Found design unit 1: contador_bcd_4digitos-comportamental File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/contador_bcd_4digitos.vhd Line: 29
    Info (12023): Found entity 1: contador_bcd_4digitos File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/contador_bcd_4digitos.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file contadorg_updown_m.vhd
    Info (12022): Found design unit 1: contadorg_updown_m-comportamental File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/contadorg_updown_m.vhd Line: 42
    Info (12023): Found entity 1: contadorg_updown_m File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/contadorg_updown_m.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file contadorg_m.vhd
    Info (12022): Found design unit 1: contadorg_m-comportamental File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/contadorg_m.vhd Line: 35
    Info (12023): Found entity 1: contadorg_m File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/contadorg_m.vhd Line: 24
Info (12127): Elaborating entity "exp5_desafio" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at exp5_desafio.vhd(14): used implicit default value for signal "posicao" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd Line: 14
Warning (10541): VHDL Signal Declaration warning at exp5_desafio.vhd(15): used implicit default value for signal "distancia" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd Line: 15
Warning (10541): VHDL Signal Declaration warning at exp5_desafio.vhd(21): used implicit default value for signal "db_reset" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd Line: 21
Warning (10541): VHDL Signal Declaration warning at exp5_desafio.vhd(22): used implicit default value for signal "db_ligar" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd Line: 22
Info (12128): Elaborating entity "exp5_desafio_fd" for hierarchy "exp5_desafio_fd:FD" File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd Line: 68
Info (12128): Elaborating entity "interface_hcsr04" for hierarchy "exp5_desafio_fd:FD|interface_hcsr04:HCSR" File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio_fd.vhd Line: 52
Info (12128): Elaborating entity "interface_hcsr04_uc" for hierarchy "exp5_desafio_fd:FD|interface_hcsr04:HCSR|interface_hcsr04_uc:U1_UC" File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/interface_hcsr04.vhd Line: 54
Info (12128): Elaborating entity "interface_hcsr04_fd" for hierarchy "exp5_desafio_fd:FD|interface_hcsr04:HCSR|interface_hcsr04_fd:U2_FD" File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/interface_hcsr04.vhd Line: 58
Warning (10541): VHDL Signal Declaration warning at interface_hcsr04_fd.vhd(12): used implicit default value for signal "db_trigger" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/interface_hcsr04_fd.vhd Line: 12
Warning (10036): Verilog HDL or VHDL warning at interface_hcsr04_fd.vhd(70): object "s_dig3" assigned a value but never read File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/interface_hcsr04_fd.vhd Line: 70
Info (12128): Elaborating entity "contador_bcd_4digitos" for hierarchy "exp5_desafio_fd:FD|interface_hcsr04:HCSR|interface_hcsr04_fd:U2_FD|contador_bcd_4digitos:U1" File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/interface_hcsr04_fd.vhd Line: 76
Info (12128): Elaborating entity "contadorg_m" for hierarchy "exp5_desafio_fd:FD|interface_hcsr04:HCSR|interface_hcsr04_fd:U2_FD|contadorg_m:U2" File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/interface_hcsr04_fd.vhd Line: 78
Info (12128): Elaborating entity "registrador_n" for hierarchy "exp5_desafio_fd:FD|interface_hcsr04:HCSR|interface_hcsr04_fd:U2_FD|registrador_n:U3" File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/interface_hcsr04_fd.vhd Line: 80
Info (12128): Elaborating entity "gerador_pulso" for hierarchy "exp5_desafio_fd:FD|interface_hcsr04:HCSR|interface_hcsr04_fd:U2_FD|gerador_pulso:U4" File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/interface_hcsr04_fd.vhd Line: 82
Info (12128): Elaborating entity "teste_movimentacao_servomotor" for hierarchy "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO" File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio_fd.vhd Line: 54
Warning (10036): Verilog HDL or VHDL warning at teste_movimentacao_servomotor.vhd(61): object "s_db_pwm" assigned a value but never read File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/teste_movimentacao_servomotor.vhd Line: 61
Warning (10036): Verilog HDL or VHDL warning at teste_movimentacao_servomotor.vhd(63): object "s_posicao_4_bits" assigned a value but never read File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/teste_movimentacao_servomotor.vhd Line: 63
Info (12128): Elaborating entity "controle_servo_3" for hierarchy "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS" File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/teste_movimentacao_servomotor.vhd Line: 71
Warning (10492): VHDL Process Statement warning at controle_servo_3.vhd(34): signal "s_largura" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/controle_servo_3.vhd Line: 34
Info (12128): Elaborating entity "contadorg_m" for hierarchy "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|contadorg_m:ONE_SEC" File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/teste_movimentacao_servomotor.vhd Line: 73
Info (12128): Elaborating entity "contadorg_updown_m" for hierarchy "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|contadorg_updown_m:UPDOWN" File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/teste_movimentacao_servomotor.vhd Line: 75
Info (12128): Elaborating entity "exp5_desafio_uc" for hierarchy "exp5_desafio_uc:UC" File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd Line: 70
Info (12128): Elaborating entity "hex7seg" for hierarchy "hex7seg:SSEG_POS" File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd Line: 72
Info (13000): Registers with preset signals will power-up high File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/controle_servo_3.vhd Line: 30
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[16]" is converted into an equivalent circuit using register "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[16]~_emulated" and latch "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[16]~1" File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/controle_servo_3.vhd Line: 30
    Warning (13310): Register "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[15]" is converted into an equivalent circuit using register "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[15]~_emulated" and latch "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[15]~5" File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/controle_servo_3.vhd Line: 30
    Warning (13310): Register "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[14]" is converted into an equivalent circuit using register "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[14]~_emulated" and latch "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[14]~9" File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/controle_servo_3.vhd Line: 30
    Warning (13310): Register "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[13]" is converted into an equivalent circuit using register "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[13]~_emulated" and latch "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[13]~13" File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/controle_servo_3.vhd Line: 30
    Warning (13310): Register "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[12]" is converted into an equivalent circuit using register "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[12]~_emulated" and latch "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[12]~17" File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/controle_servo_3.vhd Line: 30
    Warning (13310): Register "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[11]" is converted into an equivalent circuit using register "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[11]~_emulated" and latch "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[11]~21" File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/controle_servo_3.vhd Line: 30
    Warning (13310): Register "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[10]" is converted into an equivalent circuit using register "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[10]~_emulated" and latch "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[10]~25" File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/controle_servo_3.vhd Line: 30
    Warning (13310): Register "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[8]" is converted into an equivalent circuit using register "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[8]~_emulated" and latch "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[8]~29" File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/controle_servo_3.vhd Line: 30
    Warning (13310): Register "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[7]" is converted into an equivalent circuit using register "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[7]~_emulated" and latch "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[7]~33" File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/controle_servo_3.vhd Line: 30
    Warning (13310): Register "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[6]" is converted into an equivalent circuit using register "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[6]~_emulated" and latch "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[6]~37" File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/controle_servo_3.vhd Line: 30
    Warning (13310): Register "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[5]" is converted into an equivalent circuit using register "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[5]~_emulated" and latch "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[5]~41" File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/controle_servo_3.vhd Line: 30
    Warning (13310): Register "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[4]" is converted into an equivalent circuit using register "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[4]~_emulated" and latch "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[4]~45" File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/controle_servo_3.vhd Line: 30
    Warning (13310): Register "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[3]" is converted into an equivalent circuit using register "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[3]~_emulated" and latch "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[3]~49" File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/controle_servo_3.vhd Line: 30
    Warning (13310): Register "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[2]" is converted into an equivalent circuit using register "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[2]~_emulated" and latch "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[2]~53" File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/controle_servo_3.vhd Line: 30
    Warning (13310): Register "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[1]" is converted into an equivalent circuit using register "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[1]~_emulated" and latch "exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[1]~57" File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/controle_servo_3.vhd Line: 30
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "posicao[0]" is stuck at GND File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd Line: 14
    Warning (13410): Pin "posicao[1]" is stuck at GND File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd Line: 14
    Warning (13410): Pin "posicao[2]" is stuck at GND File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd Line: 14
    Warning (13410): Pin "distancia[0]" is stuck at GND File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd Line: 15
    Warning (13410): Pin "distancia[1]" is stuck at GND File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd Line: 15
    Warning (13410): Pin "distancia[2]" is stuck at GND File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd Line: 15
    Warning (13410): Pin "distancia[3]" is stuck at GND File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd Line: 15
    Warning (13410): Pin "distancia[4]" is stuck at GND File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd Line: 15
    Warning (13410): Pin "distancia[5]" is stuck at GND File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd Line: 15
    Warning (13410): Pin "distancia[6]" is stuck at GND File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd Line: 15
    Warning (13410): Pin "distancia[7]" is stuck at GND File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd Line: 15
    Warning (13410): Pin "distancia[8]" is stuck at GND File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd Line: 15
    Warning (13410): Pin "distancia[9]" is stuck at GND File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd Line: 15
    Warning (13410): Pin "distancia[10]" is stuck at GND File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd Line: 15
    Warning (13410): Pin "distancia[11]" is stuck at GND File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd Line: 15
    Warning (13410): Pin "db_estado[1]" is stuck at GND File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd Line: 19
    Warning (13410): Pin "db_reset" is stuck at GND File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd Line: 21
    Warning (13410): Pin "db_ligar" is stuck at GND File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/exp5_desafio.vhd Line: 22
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register exp5_desafio_fd:FD|teste_movimentacao_servomotor:SERVO|controle_servo_3:CS|largura_pwm[9] will power up to High File: C:/Users/mypc/Documents/LabDigII-T3BB1/experiencia_5/exp5_desafio/controle_servo_3.vhd Line: 30
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 303 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 54 output pins
    Info (21061): Implemented 245 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings
    Info: Peak virtual memory: 4842 megabytes
    Info: Processing ended: Fri Oct 22 15:15:20 2021
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:33


