#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Oct  4 11:55:01 2023
# Process ID: 19308
# Current directory: C:/Users/finchs/Downloads/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19744 C:\Users\finchs\Downloads\project_1\project_1.xpr
# Log file: C:/Users/finchs/Downloads/project_1/vivado.log
# Journal file: C:/Users/finchs/Downloads/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/finchs/Downloads/project_1/project_1.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/finchs/Downloads/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
update_compile_order -fileset sources_1
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1257.547 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1919.559 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1919.559 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1919.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2052.371 ; gain = 917.004
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/finchs/Downloads/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/finchs/Downloads/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_look_ahead_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_look_ahead_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_propagate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_propagate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/look_ahead_carry.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module look_ahead_carry
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sim_1/imports/sources_1/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/finchs/Downloads/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto e7a233dae481443a9b75477cbcc0bd60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto e7a233dae481443a9b75477cbcc0bd60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <propogated_sum> not found while processing module instance <ps> [C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_look_ahead_adder.v:18]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/finchs/Downloads/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/finchs/Downloads/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/finchs/Downloads/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/finchs/Downloads/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/finchs/Downloads/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto e7a233dae481443a9b75477cbcc0bd60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto e7a233dae481443a9b75477cbcc0bd60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <propogated_sum> not found while processing module instance <ps> [C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_look_ahead_adder.v:18]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/finchs/Downloads/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/finchs/Downloads/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/finchs/Downloads/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/finchs/Downloads/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_look_ahead_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_look_ahead_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_propagate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_propagate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/look_ahead_carry.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module look_ahead_carry
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/propagated_sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module propagated_sum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sim_1/imports/sources_1/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/finchs/Downloads/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto e7a233dae481443a9b75477cbcc0bd60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto e7a233dae481443a9b75477cbcc0bd60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'Cin' [C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_look_ahead_adder.v:17]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'C' [C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_look_ahead_adder.v:18]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_look_ahead_adder.v" Line 2. Module carry_look_ahead_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_propagate.v" Line 2. Module carry_propagate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_generate.v" Line 2. Module carry_generate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/look_ahead_carry.v" Line 2. Module look_ahead_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/propagated_sum.v" Line 2. Module propagated_sum doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_look_ahead_adder.v" Line 2. Module carry_look_ahead_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_propagate.v" Line 2. Module carry_propagate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_generate.v" Line 2. Module carry_generate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/look_ahead_carry.v" Line 2. Module look_ahead_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/propagated_sum.v" Line 2. Module propagated_sum doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.carry_propagate
Compiling module xil_defaultlib.carry_generate
Compiling module xil_defaultlib.look_ahead_carry
Compiling module xil_defaultlib.propagated_sum
Compiling module xil_defaultlib.carry_look_ahead_adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/finchs/Downloads/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1100ns



---------------------------
Final Score =  0 / 10
---------------------------



INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1100ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2115.703 ; gain = 16.930
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/finchs/Downloads/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/finchs/Downloads/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_look_ahead_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_look_ahead_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_propagate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_propagate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/look_ahead_carry.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module look_ahead_carry
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/propagated_sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module propagated_sum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sim_1/imports/sources_1/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/finchs/Downloads/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto e7a233dae481443a9b75477cbcc0bd60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto e7a233dae481443a9b75477cbcc0bd60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'Cin' [C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_look_ahead_adder.v:17]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'C' [C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_look_ahead_adder.v:18]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_look_ahead_adder.v" Line 2. Module carry_look_ahead_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_propagate.v" Line 2. Module carry_propagate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_generate.v" Line 2. Module carry_generate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/look_ahead_carry.v" Line 2. Module look_ahead_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/propagated_sum.v" Line 2. Module propagated_sum doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_look_ahead_adder.v" Line 2. Module carry_look_ahead_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_propagate.v" Line 2. Module carry_propagate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_generate.v" Line 2. Module carry_generate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/look_ahead_carry.v" Line 2. Module look_ahead_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/propagated_sum.v" Line 2. Module propagated_sum doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.carry_propagate
Compiling module xil_defaultlib.carry_generate
Compiling module xil_defaultlib.look_ahead_carry
Compiling module xil_defaultlib.propagated_sum
Compiling module xil_defaultlib.carry_look_ahead_adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/finchs/Downloads/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1100ns



---------------------------
Final Score =  0 / 10
---------------------------



INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1100ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2154.969 ; gain = 18.340
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/finchs/Downloads/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/finchs/Downloads/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_look_ahead_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_look_ahead_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_propagate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_propagate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/look_ahead_carry.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module look_ahead_carry
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/propagated_sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module propagated_sum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sim_1/imports/sources_1/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/finchs/Downloads/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto e7a233dae481443a9b75477cbcc0bd60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto e7a233dae481443a9b75477cbcc0bd60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'Cin' [C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_look_ahead_adder.v:17]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'C' [C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_look_ahead_adder.v:18]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_look_ahead_adder.v" Line 2. Module carry_look_ahead_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_propagate.v" Line 2. Module carry_propagate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_generate.v" Line 2. Module carry_generate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/look_ahead_carry.v" Line 2. Module look_ahead_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/propagated_sum.v" Line 2. Module propagated_sum doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_look_ahead_adder.v" Line 2. Module carry_look_ahead_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_propagate.v" Line 2. Module carry_propagate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_generate.v" Line 2. Module carry_generate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/look_ahead_carry.v" Line 2. Module look_ahead_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/propagated_sum.v" Line 2. Module propagated_sum doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.carry_propagate
Compiling module xil_defaultlib.carry_generate
Compiling module xil_defaultlib.look_ahead_carry
Compiling module xil_defaultlib.propagated_sum
Compiling module xil_defaultlib.carry_look_ahead_adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/finchs/Downloads/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1100ns



---------------------------
Final Score =  0 / 10
---------------------------



INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1100ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2154.969 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/finchs/Downloads/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/finchs/Downloads/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/ripple_carry_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sim_1/imports/sources_1/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/finchs/Downloads/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto e7a233dae481443a9b75477cbcc0bd60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto e7a233dae481443a9b75477cbcc0bd60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/ripple_carry_adder.v" Line 2. Module ripple_carry_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/fulladder.v" Line 2. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/fulladder.v" Line 2. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/fulladder.v" Line 2. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/fulladder.v" Line 2. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/ripple_carry_adder.v" Line 2. Module ripple_carry_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/fulladder.v" Line 2. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/fulladder.v" Line 2. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/fulladder.v" Line 2. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/fulladder.v" Line 2. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.ripple_carry_adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/finchs/Downloads/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1100ns



---------------------------
Final Score = 10 / 10
---------------------------



INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1100ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2163.727 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/finchs/Downloads/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/finchs/Downloads/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_look_ahead_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_look_ahead_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_propagate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_propagate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/look_ahead_carry.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module look_ahead_carry
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/propagated_sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module propagated_sum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sim_1/imports/sources_1/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/finchs/Downloads/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto e7a233dae481443a9b75477cbcc0bd60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto e7a233dae481443a9b75477cbcc0bd60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'Cin' [C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_look_ahead_adder.v:17]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'C' [C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_look_ahead_adder.v:18]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_look_ahead_adder.v" Line 2. Module carry_look_ahead_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_propagate.v" Line 2. Module carry_propagate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_generate.v" Line 2. Module carry_generate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/look_ahead_carry.v" Line 2. Module look_ahead_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/propagated_sum.v" Line 2. Module propagated_sum doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_look_ahead_adder.v" Line 2. Module carry_look_ahead_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_propagate.v" Line 2. Module carry_propagate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_generate.v" Line 2. Module carry_generate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/look_ahead_carry.v" Line 2. Module look_ahead_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/propagated_sum.v" Line 2. Module propagated_sum doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.carry_propagate
Compiling module xil_defaultlib.carry_generate
Compiling module xil_defaultlib.look_ahead_carry
Compiling module xil_defaultlib.propagated_sum
Compiling module xil_defaultlib.carry_look_ahead_adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/finchs/Downloads/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1100ns



---------------------------
Final Score =  0 / 10
---------------------------



INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1100ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2175.691 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/finchs/Downloads/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/finchs/Downloads/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_look_ahead_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_look_ahead_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_propagate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_propagate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/look_ahead_carry.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module look_ahead_carry
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/propagated_sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module propagated_sum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sim_1/imports/sources_1/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/finchs/Downloads/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto e7a233dae481443a9b75477cbcc0bd60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto e7a233dae481443a9b75477cbcc0bd60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'Cin' [C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_look_ahead_adder.v:17]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'C' [C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_look_ahead_adder.v:18]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'P' is not permitted [C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_look_ahead_adder.v:15]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'G' is not permitted [C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_look_ahead_adder.v:16]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/finchs/Downloads/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/finchs/Downloads/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/finchs/Downloads/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/finchs/Downloads/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_look_ahead_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_look_ahead_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_propagate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_propagate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/look_ahead_carry.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module look_ahead_carry
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/propagated_sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module propagated_sum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sim_1/imports/sources_1/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/finchs/Downloads/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto e7a233dae481443a9b75477cbcc0bd60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto e7a233dae481443a9b75477cbcc0bd60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'Cin' [C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_look_ahead_adder.v:17]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'C' [C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_look_ahead_adder.v:18]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_look_ahead_adder.v" Line 2. Module carry_look_ahead_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_propagate.v" Line 2. Module carry_propagate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_generate.v" Line 2. Module carry_generate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/look_ahead_carry.v" Line 2. Module look_ahead_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/propagated_sum.v" Line 2. Module propagated_sum doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_look_ahead_adder.v" Line 2. Module carry_look_ahead_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_propagate.v" Line 2. Module carry_propagate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_generate.v" Line 2. Module carry_generate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/look_ahead_carry.v" Line 2. Module look_ahead_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/propagated_sum.v" Line 2. Module propagated_sum doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.carry_propagate
Compiling module xil_defaultlib.carry_generate
Compiling module xil_defaultlib.look_ahead_carry
Compiling module xil_defaultlib.propagated_sum
Compiling module xil_defaultlib.carry_look_ahead_adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/finchs/Downloads/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1100ns



---------------------------
Final Score =  0 / 10
---------------------------



INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1100ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2178.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/finchs/Downloads/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/finchs/Downloads/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_look_ahead_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_look_ahead_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_propagate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_propagate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/look_ahead_carry.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module look_ahead_carry
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/propagated_sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module propagated_sum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/finchs/Downloads/project_1/project_1.srcs/sim_1/imports/sources_1/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/finchs/Downloads/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto e7a233dae481443a9b75477cbcc0bd60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto e7a233dae481443a9b75477cbcc0bd60 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'C' [C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_look_ahead_adder.v:18]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_look_ahead_adder.v" Line 2. Module carry_look_ahead_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_propagate.v" Line 2. Module carry_propagate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_generate.v" Line 2. Module carry_generate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/look_ahead_carry.v" Line 2. Module look_ahead_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/propagated_sum.v" Line 2. Module propagated_sum doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_look_ahead_adder.v" Line 2. Module carry_look_ahead_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_propagate.v" Line 2. Module carry_propagate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/carry_generate.v" Line 2. Module carry_generate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/look_ahead_carry.v" Line 2. Module look_ahead_carry doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/finchs/Downloads/project_1/project_1.srcs/sources_1/propagated_sum.v" Line 2. Module propagated_sum doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.carry_propagate
Compiling module xil_defaultlib.carry_generate
Compiling module xil_defaultlib.look_ahead_carry
Compiling module xil_defaultlib.propagated_sum
Compiling module xil_defaultlib.carry_look_ahead_adder
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/finchs/Downloads/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1100ns



---------------------------
Final Score = 10 / 10
---------------------------



INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1100ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2194.965 ; gain = 16.102
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/finchs/Downloads/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 6
[Wed Oct  4 12:34:10 2023] Launched synth_1...
Run output will be captured here: C:/Users/finchs/Downloads/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Wed Oct  4 12:34:47 2023] Launched impl_1...
Run output will be captured here: C:/Users/finchs/Downloads/project_1/project_1.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2205.313 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2205.313 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2205.313 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct  4 12:37:59 2023...
