<div class="content" id="experiment-article-section-1-content">
<p align="justify">
</p><p>Inverter is a logic gate, with one input and one output. Its symbol is shown below:-</p>
<p></p><center><img src="../../vlsi_images/not.jpg"/></center>
<p>The output of inverter is complement of the input i.e. if the input is <b>0</b>, the output will be <b>1</b> and vice-versa . The truth table for inverter is shown below:-</p>
<center>
<table border="1" color="#000000">
<tr>
<td align="center"><b>Input</b></td>
<td align="center"><b>Output</b></td>
</tr>
<tr>
<td align="center">0</td>
<td align="center">1</td>
</tr>
<tr>
<td align="center">1</td>
<td align="center">0</td>
</tr>
</table>
</center>
<p>The transistor level schematic of inverter can be designed in many logics,following two logics will be used for designing in the experiment<br/><br/>         <b>*</b> Complementary CMOS logic<br/>         <b>*</b> Pseudo NMOS logic<br/><br/></p>
</div>