{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1760710147308 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760710147308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 17 11:09:07 2025 " "Processing started: Fri Oct 17 11:09:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760710147308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710147308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBL1 -c PBL1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBL1 -c PBL1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710147308 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1760710147418 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1760710147418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificador_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador_7seg " "Found entity 1: decodificador_7seg" {  } { { "decodificador_7seg.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/decodificador_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710151082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710151082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8_para_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8_para_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8_para_1 " "Found entity 1: mux_8_para_1" {  } { { "mux_8_para_1.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/mux_8_para_1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710151082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8_para_1_8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8_para_1_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8_para_1_8bits " "Found entity 1: mux_8_para_1_8bits" {  } { { "mux_8_para_1_8bits.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/mux_8_para_1_8bits.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710151083 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "flag_zero.v " "Can't analyze file -- file flag_zero.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1760710151083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_bcd_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_bcd_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd_8bit " "Found entity 1: bin_to_bcd_8bit" {  } { { "bin_to_bcd_8bit.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/bin_to_bcd_8bit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710151084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "nS0 ns0 operacao_7seg.v(10) " "Verilog HDL Declaration information at operacao_7seg.v(10): object \"nS0\" differs only in case from object \"ns0\" in the same scope" {  } { { "operacao_7seg.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/operacao_7seg.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1760710151084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "nS1 ns1 operacao_7seg.v(10) " "Verilog HDL Declaration information at operacao_7seg.v(10): object \"nS1\" differs only in case from object \"ns1\" in the same scope" {  } { { "operacao_7seg.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/operacao_7seg.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1760710151084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "nS2 ns2 operacao_7seg.v(10) " "Verilog HDL Declaration information at operacao_7seg.v(10): object \"nS2\" differs only in case from object \"ns2\" in the same scope" {  } { { "operacao_7seg.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/operacao_7seg.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1760710151084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacao_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file operacao_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 operacao_7seg " "Found entity 1: operacao_7seg" {  } { { "operacao_7seg.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/operacao_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710151084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/flag_ov.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/flag_ov.v" { { "Info" "ISGN_ENTITY_NAME" "1 flag_ov " "Found entity 1: flag_ov" {  } { { "output_files/flag_ov.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/output_files/flag_ov.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710151085 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "subtrator_5x4bits.v " "Can't analyze file -- file subtrator_5x4bits.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1760710151085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/subtrator_5x4bits_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/subtrator_5x4bits_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtrator_5x4bits_v2 " "Found entity 1: subtrator_5x4bits_v2" {  } { { "output_files/subtrator_5x4bits_v2.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/output_files/subtrator_5x4bits_v2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710151085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file base_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_7seg " "Found entity 1: base_7seg" {  } { { "base_7seg.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/base_7seg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710151085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "n00 N00 calculadora_rpn_completa.v(25) " "Verilog HDL Declaration information at calculadora_rpn_completa.v(25): object \"n00\" differs only in case from object \"N00\" in the same scope" {  } { { "calculadora_rpn_completa.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/calculadora_rpn_completa.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1760710151085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "n01 N01 calculadora_rpn_completa.v(27) " "Verilog HDL Declaration information at calculadora_rpn_completa.v(27): object \"n01\" differs only in case from object \"N01\" in the same scope" {  } { { "calculadora_rpn_completa.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/calculadora_rpn_completa.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1760710151085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculadora_rpn_completa.v 1 1 " "Found 1 design units, including 1 entities, in source file calculadora_rpn_completa.v" { { "Info" "ISGN_ENTITY_NAME" "1 calculadora_rpn_completa " "Found entity 1: calculadora_rpn_completa" {  } { { "calculadora_rpn_completa.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/calculadora_rpn_completa.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710151086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_8bits " "Found entity 1: comparador_8bits" {  } { { "comparador_8bits.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/comparador_8bits.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710151086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_1bit " "Found entity 1: contador_1bit" {  } { { "contador_1bit.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/contador_1bit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710151086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_2bits.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_2bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_2bits " "Found entity 1: contador_2bits" {  } { { "contador_2bits.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/contador_2bits.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710151086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_3bits.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_3bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_3bits " "Found entity 1: contador_3bits" {  } { { "contador_3bits.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/contador_3bits.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710151087 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "controle_clock.v " "Can't analyze file -- file controle_clock.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1760710151087 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "controle_entrada.v " "Can't analyze file -- file controle_entrada.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1760710151087 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "controle_memoria.v " "Can't analyze file -- file controle_memoria.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1760710151087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor_bases.v 1 1 " "Found 1 design units, including 1 entities, in source file conversor_bases.v" { { "Info" "ISGN_ENTITY_NAME" "1 conversor_bases " "Found entity 1: conversor_bases" {  } { { "conversor_bases.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/conversor_bases.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710151087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_real.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_real.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_real " "Found entity 1: divisor_real" {  } { { "divisor_real.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/divisor_real.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710151088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop_d.v 1 1 " "Found 1 design units, including 1 entities, in source file flip_flop_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_d " "Found entity 1: flip_flop_d" {  } { { "flip_flop_d.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/flip_flop_d.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710151088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador_recursivo.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador_recursivo.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicador_recursivo " "Found entity 1: multiplicador_recursivo" {  } { { "multiplicador_recursivo.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/multiplicador_recursivo.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710151088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_para_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_para_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_para_1 " "Found entity 1: mux_2_para_1" {  } { { "mux_2_para_1.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/mux_2_para_1.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710151089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_para_1_8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_para_1_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_para_1_8bits " "Found entity 1: mux_2_para_1_8bits" {  } { { "mux_2_para_1_8bits.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/mux_2_para_1_8bits.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710151089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_para_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4_para_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_para_1 " "Found entity 1: mux_4_para_1" {  } { { "mux_4_para_1.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/mux_4_para_1.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710151089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_para_1_4bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4_para_1_4bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_para_1_4bits " "Found entity 1: mux_4_para_1_4bits" {  } { { "mux_4_para_1_4bits.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/mux_4_para_1_4bits.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710151089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_para_1_7bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4_para_1_7bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_para_1_7bits " "Found entity 1: mux_4_para_1_7bits" {  } { { "mux_4_para_1_7bits.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/mux_4_para_1_7bits.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710151089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_para_1_8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4_para_1_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_para_1_8bits " "Found entity 1: mux_4_para_1_8bits" {  } { { "mux_4_para_1_8bits.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/mux_4_para_1_8bits.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710151090 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "pilha_rpn.v " "Can't analyze file -- file pilha_rpn.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1760710151090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador_8bits " "Found entity 1: registrador_8bits" {  } { { "registrador_8bits.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/registrador_8bits.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710151090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador_memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador_memoria " "Found entity 1: registrador_memoria" {  } { { "registrador_memoria.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/registrador_memoria.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710151090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register_8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_register_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register_8bits " "Found entity 1: shift_register_8bits" {  } { { "shift_register_8bits.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/shift_register_8bits.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710151091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file somador_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador_8bits " "Found entity 1: somador_8bits" {  } { { "somador_8bits.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/somador_8bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710151091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator_8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file subtrator_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtrator_8bits " "Found entity 1: subtrator_8bits" {  } { { "subtrator_8bits.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/subtrator_8bits.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710151091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file ula_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula_8bits " "Found entity 1: ula_8bits" {  } { { "ula_8bits.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/ula_8bits.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710151091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_and_8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file unidade_and_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidade_and_8bits " "Found entity 1: unidade_and_8bits" {  } { { "unidade_and_8bits.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/unidade_and_8bits.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710151092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_not_8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file unidade_not_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidade_not_8bits " "Found entity 1: unidade_not_8bits" {  } { { "unidade_not_8bits.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/unidade_not_8bits.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710151092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_or_8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file unidade_or_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidade_or_8bits " "Found entity 1: unidade_or_8bits" {  } { { "unidade_or_8bits.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/unidade_or_8bits.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710151092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_xor_8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file unidade_xor_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidade_xor_8bits " "Found entity 1: unidade_xor_8bits" {  } { { "unidade_xor_8bits.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/unidade_xor_8bits.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710151092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema_rpn_completo.v 1 1 " "Found 1 design units, including 1 entities, in source file sistema_rpn_completo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sistema_rpn_completo " "Found entity 1: sistema_rpn_completo" {  } { { "sistema_rpn_completo.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/sistema_rpn_completo.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710151092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_2bits_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_2bits_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_2bits_v2 " "Found entity 1: contador_2bits_v2" {  } { { "contador_2bits_v2.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/contador_2bits_v2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710151093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "atualiza_count.v 1 1 " "Found 1 design units, including 1 entities, in source file atualiza_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 atualiza_count " "Found entity 1: atualiza_count" {  } { { "atualiza_count.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/atualiza_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710151093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_estados_calculadora.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_estados_calculadora.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_estados_calculadora " "Found entity 1: contador_estados_calculadora" {  } { { "contador_estados_calculadora.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/contador_estados_calculadora.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710151093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_3_if_greater_than_4.v 3 3 " "Found 3 design units, including 3 entities, in source file add_3_if_greater_than_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_3_if_greater_than_4 " "Found entity 1: add_3_if_greater_than_4" {  } { { "add_3_if_greater_than_4.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/add_3_if_greater_than_4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151094 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder_4bit " "Found entity 2: adder_4bit" {  } { { "add_3_if_greater_than_4.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/add_3_if_greater_than_4.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151094 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux2_1_4bit " "Found entity 3: mux2_1_4bit" {  } { { "add_3_if_greater_than_4.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/add_3_if_greater_than_4.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710151094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_bcd_8bit_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_bcd_8bit_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd_8bit_v2 " "Found entity 1: bin_to_bcd_8bit_v2" {  } { { "bin_to_bcd_8bit_v2.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/bin_to_bcd_8bit_v2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710151094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_bcd_8bit_v3.v 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_bcd_8bit_v3.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd_8bit_v3 " "Found entity 1: bin_to_bcd_8bit_v3" {  } { { "bin_to_bcd_8bit_v3.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/bin_to_bcd_8bit_v3.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710151095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisao_5por4.v 1 1 " "Found 1 design units, including 1 entities, in source file divisao_5por4.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisao_5por4 " "Found entity 1: divisao_5por4" {  } { { "divisao_5por4.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/divisao_5por4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710151096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mutiplicacao_5x4.v 1 1 " "Found 1 design units, including 1 entities, in source file mutiplicacao_5x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mutiplicacao_5x4 " "Found entity 1: mutiplicacao_5x4" {  } { { "mutiplicacao_5x4.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/mutiplicacao_5x4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710151096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_push_2bits.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_push_2bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_push_2bits " "Found entity 1: contador_push_2bits" {  } { { "contador_push_2bits.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/contador_push_2bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710151096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file somador_16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador_16bits " "Found entity 1: somador_16bits" {  } { { "somador_16bits.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/somador_16bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710151097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador_4x4.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador_4x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicador_4x4 " "Found entity 1: multiplicador_4x4" {  } { { "multiplicador_4x4.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/multiplicador_4x4.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710151097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador_8x8_recursivo .v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador_8x8_recursivo .v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicador_8x8_recursivo " "Found entity 1: multiplicador_8x8_recursivo" {  } { { "multiplicador_8x8_recursivo .v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/multiplicador_8x8_recursivo .v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710151097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/half_adder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760710151097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710151097 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dec_inv contador_1bit.v(34) " "Verilog HDL Implicit Net warning at contador_1bit.v(34): created implicit net for \"dec_inv\"" {  } { { "contador_1bit.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/contador_1bit.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710151097 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inc_inv contador_1bit.v(35) " "Verilog HDL Implicit Net warning at contador_1bit.v(35): created implicit net for \"inc_inv\"" {  } { { "contador_1bit.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/contador_1bit.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710151097 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "load_resto_div divisor_real.v(122) " "Verilog HDL Implicit Net warning at divisor_real.v(122): created implicit net for \"load_resto_div\"" {  } { { "divisor_real.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/divisor_real.v" 122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710151097 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_final contador_2bits_v2.v(31) " "Verilog HDL Implicit Net warning at contador_2bits_v2.v(31): created implicit net for \"reset_final\"" {  } { { "contador_2bits_v2.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/contador_2bits_v2.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710151098 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "sistema_rpn_completo.v(58) " "Verilog HDL Instantiation warning at sistema_rpn_completo.v(58): instance has no name" {  } { { "sistema_rpn_completo.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/sistema_rpn_completo.v" 58 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1760710151098 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ula_8bits.v(104) " "Verilog HDL Instantiation warning at ula_8bits.v(104): instance has no name" {  } { { "ula_8bits.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/ula_8bits.v" 104 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1760710151099 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "calculadora_rpn_completa " "Elaborating entity \"calculadora_rpn_completa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1760710151121 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[1..0\] calculadora_rpn_completa.v(19) " "Output port \"LEDR\[1..0\]\" at calculadora_rpn_completa.v(19) has no driver" {  } { { "calculadora_rpn_completa.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/calculadora_rpn_completa.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1760710151122 "|calculadora_rpn_completa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sistema_rpn_completo sistema_rpn_completo:U_SISTEMA_RPN " "Elaborating entity \"sistema_rpn_completo\" for hierarchy \"sistema_rpn_completo:U_SISTEMA_RPN\"" {  } { { "calculadora_rpn_completa.v" "U_SISTEMA_RPN" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/calculadora_rpn_completa.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710151122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_push_2bits sistema_rpn_completo:U_SISTEMA_RPN\|contador_push_2bits:comb_7 " "Elaborating entity \"contador_push_2bits\" for hierarchy \"sistema_rpn_completo:U_SISTEMA_RPN\|contador_push_2bits:comb_7\"" {  } { { "sistema_rpn_completo.v" "comb_7" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/sistema_rpn_completo.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710151123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop_d sistema_rpn_completo:U_SISTEMA_RPN\|contador_push_2bits:comb_7\|flip_flop_d:U_EDGE_DETECT_FF " "Elaborating entity \"flip_flop_d\" for hierarchy \"sistema_rpn_completo:U_SISTEMA_RPN\|contador_push_2bits:comb_7\|flip_flop_d:U_EDGE_DETECT_FF\"" {  } { { "contador_push_2bits.v" "U_EDGE_DETECT_FF" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/contador_push_2bits.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710151123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder sistema_rpn_completo:U_SISTEMA_RPN\|contador_push_2bits:comb_7\|full_adder:AD01 " "Elaborating entity \"full_adder\" for hierarchy \"sistema_rpn_completo:U_SISTEMA_RPN\|contador_push_2bits:comb_7\|full_adder:AD01\"" {  } { { "contador_push_2bits.v" "AD01" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/contador_push_2bits.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710151124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_8bits sistema_rpn_completo:U_SISTEMA_RPN\|registrador_8bits:U_REG_A " "Elaborating entity \"registrador_8bits\" for hierarchy \"sistema_rpn_completo:U_SISTEMA_RPN\|registrador_8bits:U_REG_A\"" {  } { { "sistema_rpn_completo.v" "U_REG_A" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/sistema_rpn_completo.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710151125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_8bits sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA " "Elaborating entity \"ula_8bits\" for hierarchy \"sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\"" {  } { { "sistema_rpn_completo.v" "U_ULA" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/sistema_rpn_completo.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710151129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_8bits sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|somador_8bits:U_SOMA " "Elaborating entity \"somador_8bits\" for hierarchy \"sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|somador_8bits:U_SOMA\"" {  } { { "ula_8bits.v" "U_SOMA" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/ula_8bits.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710151129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtrator_8bits sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|subtrator_8bits:U_SUB " "Elaborating entity \"subtrator_8bits\" for hierarchy \"sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|subtrator_8bits:U_SUB\"" {  } { { "ula_8bits.v" "U_SUB" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/ula_8bits.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710151131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicador_8x8_recursivo sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|multiplicador_8x8_recursivo:U_MULT " "Elaborating entity \"multiplicador_8x8_recursivo\" for hierarchy \"sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|multiplicador_8x8_recursivo:U_MULT\"" {  } { { "ula_8bits.v" "U_MULT" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/ula_8bits.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710151135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicador_4x4 sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|multiplicador_8x8_recursivo:U_MULT\|multiplicador_4x4:U_MULT_A1B1 " "Elaborating entity \"multiplicador_4x4\" for hierarchy \"sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|multiplicador_8x8_recursivo:U_MULT\|multiplicador_4x4:U_MULT_A1B1\"" {  } { { "multiplicador_8x8_recursivo .v" "U_MULT_A1B1" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/multiplicador_8x8_recursivo .v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710151135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|multiplicador_8x8_recursivo:U_MULT\|multiplicador_4x4:U_MULT_A1B1\|half_adder:HA0_1 " "Elaborating entity \"half_adder\" for hierarchy \"sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|multiplicador_8x8_recursivo:U_MULT\|multiplicador_4x4:U_MULT_A1B1\|half_adder:HA0_1\"" {  } { { "multiplicador_4x4.v" "HA0_1" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/multiplicador_4x4.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710151136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_16bits sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|multiplicador_8x8_recursivo:U_MULT\|somador_16bits:ADD_FINAL1 " "Elaborating entity \"somador_16bits\" for hierarchy \"sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|multiplicador_8x8_recursivo:U_MULT\|somador_16bits:ADD_FINAL1\"" {  } { { "multiplicador_8x8_recursivo .v" "ADD_FINAL1" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/multiplicador_8x8_recursivo .v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710151151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisao_5por4 sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|divisao_5por4:comb_18 " "Elaborating entity \"divisao_5por4\" for hierarchy \"sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|divisao_5por4:comb_18\"" {  } { { "ula_8bits.v" "comb_18" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/ula_8bits.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710151158 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd divisao_5por4.v(10) " "Verilog HDL or VHDL warning at divisao_5por4.v(10): object \"gnd\" assigned a value but never read" {  } { { "divisao_5por4.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/divisao_5por4.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1760710151158 "|calculadora_rpn_completa|sistema_rpn_completo:U_SISTEMA_RPN|ula_8bits:U_ULA|divisao_5por4:comb_19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_and_8bits sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|unidade_and_8bits:U_AND " "Elaborating entity \"unidade_and_8bits\" for hierarchy \"sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|unidade_and_8bits:U_AND\"" {  } { { "ula_8bits.v" "U_AND" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/ula_8bits.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710151158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_or_8bits sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|unidade_or_8bits:U_OR " "Elaborating entity \"unidade_or_8bits\" for hierarchy \"sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|unidade_or_8bits:U_OR\"" {  } { { "ula_8bits.v" "U_OR" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/ula_8bits.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710151159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_xor_8bits sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|unidade_xor_8bits:U_XOR " "Elaborating entity \"unidade_xor_8bits\" for hierarchy \"sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|unidade_xor_8bits:U_XOR\"" {  } { { "ula_8bits.v" "U_XOR" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/ula_8bits.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710151159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_not_8bits sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|unidade_not_8bits:U_NOT " "Elaborating entity \"unidade_not_8bits\" for hierarchy \"sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|unidade_not_8bits:U_NOT\"" {  } { { "ula_8bits.v" "U_NOT" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/ula_8bits.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710151159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8_para_1_8bits sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|mux_8_para_1_8bits:U_MUX_RESULT " "Elaborating entity \"mux_8_para_1_8bits\" for hierarchy \"sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|mux_8_para_1_8bits:U_MUX_RESULT\"" {  } { { "ula_8bits.v" "U_MUX_RESULT" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/ula_8bits.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710151160 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd mux_8_para_1_8bits.v(8) " "Verilog HDL or VHDL warning at mux_8_para_1_8bits.v(8): object \"gnd\" assigned a value but never read" {  } { { "mux_8_para_1_8bits.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/mux_8_para_1_8bits.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1760710151160 "|calculadora_rpn_completa|pilha_rpn:U_PILHA|ula_8bits:U_ULA|mux_8_para_1_8bits:U_MUX_RESULT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8_para_1 sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|mux_8_para_1_8bits:U_MUX_RESULT\|mux_8_para_1:MUX_BIT0 " "Elaborating entity \"mux_8_para_1\" for hierarchy \"sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|mux_8_para_1_8bits:U_MUX_RESULT\|mux_8_para_1:MUX_BIT0\"" {  } { { "mux_8_para_1_8bits.v" "MUX_BIT0" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/mux_8_para_1_8bits.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710151160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_para_1_8bits sistema_rpn_completo:U_SISTEMA_RPN\|mux_2_para_1_8bits:U_MUX_EXIBICAO " "Elaborating entity \"mux_2_para_1_8bits\" for hierarchy \"sistema_rpn_completo:U_SISTEMA_RPN\|mux_2_para_1_8bits:U_MUX_EXIBICAO\"" {  } { { "sistema_rpn_completo.v" "U_MUX_EXIBICAO" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/sistema_rpn_completo.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710151162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_para_1 sistema_rpn_completo:U_SISTEMA_RPN\|mux_2_para_1_8bits:U_MUX_EXIBICAO\|mux_2_para_1:MUX_BIT0 " "Elaborating entity \"mux_2_para_1\" for hierarchy \"sistema_rpn_completo:U_SISTEMA_RPN\|mux_2_para_1_8bits:U_MUX_EXIBICAO\|mux_2_para_1:MUX_BIT0\"" {  } { { "mux_2_para_1_8bits.v" "MUX_BIT0" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/mux_2_para_1_8bits.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710151163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversor_bases conversor_bases:U_CONVERSOR " "Elaborating entity \"conversor_bases\" for hierarchy \"conversor_bases:U_CONVERSOR\"" {  } { { "calculadora_rpn_completa.v" "U_CONVERSOR" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/calculadora_rpn_completa.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710151164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_bcd_8bit_v3 conversor_bases:U_CONVERSOR\|bin_to_bcd_8bit_v3:U_BCD " "Elaborating entity \"bin_to_bcd_8bit_v3\" for hierarchy \"conversor_bases:U_CONVERSOR\|bin_to_bcd_8bit_v3:U_BCD\"" {  } { { "conversor_bases.v" "U_BCD" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/conversor_bases.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710151168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_para_1_4bits conversor_bases:U_CONVERSOR\|mux_4_para_1_4bits:U_MUX_UNIDADE " "Elaborating entity \"mux_4_para_1_4bits\" for hierarchy \"conversor_bases:U_CONVERSOR\|mux_4_para_1_4bits:U_MUX_UNIDADE\"" {  } { { "conversor_bases.v" "U_MUX_UNIDADE" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/conversor_bases.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710151169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_para_1 conversor_bases:U_CONVERSOR\|mux_4_para_1_4bits:U_MUX_UNIDADE\|mux_4_para_1:MUX_BIT0 " "Elaborating entity \"mux_4_para_1\" for hierarchy \"conversor_bases:U_CONVERSOR\|mux_4_para_1_4bits:U_MUX_UNIDADE\|mux_4_para_1:MUX_BIT0\"" {  } { { "mux_4_para_1_4bits.v" "MUX_BIT0" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/mux_4_para_1_4bits.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710151169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador_7seg conversor_bases:U_CONVERSOR\|decodificador_7seg:U_DECOD_UNIDADE " "Elaborating entity \"decodificador_7seg\" for hierarchy \"conversor_bases:U_CONVERSOR\|decodificador_7seg:U_DECOD_UNIDADE\"" {  } { { "conversor_bases.v" "U_DECOD_UNIDADE" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/conversor_bases.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710151171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_7seg base_7seg:U_BASE_DISPLAY " "Elaborating entity \"base_7seg\" for hierarchy \"base_7seg:U_BASE_DISPLAY\"" {  } { { "calculadora_rpn_completa.v" "U_BASE_DISPLAY" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/calculadora_rpn_completa.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710151173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_para_1_7bits base_7seg:U_BASE_DISPLAY\|mux_4_para_1_7bits:U_MUX_BASE " "Elaborating entity \"mux_4_para_1_7bits\" for hierarchy \"base_7seg:U_BASE_DISPLAY\|mux_4_para_1_7bits:U_MUX_BASE\"" {  } { { "base_7seg.v" "U_MUX_BASE" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/base_7seg.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710151174 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|resultado_div\[7\] " "Net \"sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|resultado_div\[7\]\" is missing source, defaulting to GND" {  } { { "ula_8bits.v" "resultado_div\[7\]" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/ula_8bits.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1760710151212 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|resultado_div\[6\] " "Net \"sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|resultado_div\[6\]\" is missing source, defaulting to GND" {  } { { "ula_8bits.v" "resultado_div\[6\]" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/ula_8bits.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1760710151212 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|resultado_div\[5\] " "Net \"sistema_rpn_completo:U_SISTEMA_RPN\|ula_8bits:U_ULA\|resultado_div\[5\]\" is missing source, defaulting to GND" {  } { { "ula_8bits.v" "resultado_div\[5\]" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/ula_8bits.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1760710151212 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1760710151212 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1760710151393 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1760710151393 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "16 " "16 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1760710151823 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "calculadora_rpn_completa.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/calculadora_rpn_completa.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760710152123 "|calculadora_rpn_completa|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "calculadora_rpn_completa.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/calculadora_rpn_completa.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760710152123 "|calculadora_rpn_completa|LEDR[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1760710152123 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1760710152170 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/output_files/PBL1.map.smsg " "Generated suppressed messages file /home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/output_files/PBL1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710153336 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1760710153405 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760710153405 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "511 " "Implemented 511 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1760710153437 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1760710153437 ""} { "Info" "ICUT_CUT_TM_LCELLS" "460 " "Implemented 460 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1760710153437 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1760710153437 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "468 " "Peak virtual memory: 468 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760710153443 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 17 11:09:13 2025 " "Processing ended: Fri Oct 17 11:09:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760710153443 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760710153443 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760710153443 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1760710153443 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1760710154420 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760710154421 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 17 11:09:14 2025 " "Processing started: Fri Oct 17 11:09:14 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760710154421 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1760710154421 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PBL1 -c PBL1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PBL1 -c PBL1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1760710154421 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1760710154437 ""}
{ "Info" "0" "" "Project  = PBL1" {  } {  } 0 0 "Project  = PBL1" 0 0 "Fitter" 0 0 1760710154438 ""}
{ "Info" "0" "" "Revision = PBL1" {  } {  } 0 0 "Revision = PBL1" 0 0 "Fitter" 0 0 1760710154438 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1760710154490 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1760710154491 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PBL1 10M50DCF484C7G " "Selected device 10M50DCF484C7G for design \"PBL1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1760710154494 ""}
{ "Info" "IMPP_MPP_BOOT_SEL_PIN_NOT_RESERVED" "" "The CONFIG_SEL pin is disabled. It is not supported for MAX 10 devices with compact features." {  } {  } 0 22896 "The CONFIG_SEL pin is disabled. It is not supported for MAX 10 devices with compact features." 0 0 "Fitter" 0 -1 1760710154525 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1760710154526 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1760710154526 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1760710154663 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1760710154666 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DCF484I7G " "Device 10M08DCF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1760710154690 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DCF484A7G " "Device 10M16DCF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1760710154690 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DCF484C7G " "Device 10M16DCF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1760710154690 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DCF484I7G " "Device 10M16DCF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1760710154690 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DCF484A7G " "Device 10M25DCF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1760710154690 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DCF484C7G " "Device 10M25DCF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1760710154690 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DCF484I7G " "Device 10M25DCF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1760710154690 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DCF484I7G " "Device 10M50DCF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1760710154690 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DCF484C7G " "Device 10M40DCF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1760710154690 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DCF484I7G " "Device 10M40DCF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1760710154690 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1760710154690 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "7 " "Fitter converted 7 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/opt/intelFPGA_lite/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/23.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/" { { 0 { 0 ""} 0 977 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1760710154692 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/opt/intelFPGA_lite/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/23.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/" { { 0 { 0 ""} 0 979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1760710154692 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/opt/intelFPGA_lite/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/23.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/" { { 0 { 0 ""} 0 981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1760710154692 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/opt/intelFPGA_lite/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/23.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/" { { 0 { 0 ""} 0 983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1760710154692 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/opt/intelFPGA_lite/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/23.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/" { { 0 { 0 ""} 0 985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1760710154692 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/opt/intelFPGA_lite/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/23.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/" { { 0 { 0 ""} 0 987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1760710154692 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/opt/intelFPGA_lite/23.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/23.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/" { { 0 { 0 ""} 0 989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1760710154692 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1760710154692 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1760710154692 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1760710154692 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1760710154692 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1760710154692 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1760710154693 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PBL1.sdc " "Synopsys Design Constraints File file not found: 'PBL1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1760710155129 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1760710155129 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1760710155132 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1760710155132 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1760710155132 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed)) " "Automatically promoted node CLOCK_50~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1760710155172 ""}  } { { "calculadora_rpn_completa.v" "" { Text "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/calculadora_rpn_completa.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/" { { 0 { 0 ""} 0 970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1760710155172 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1760710155416 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1760710155416 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1760710155416 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1760710155417 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1760710155417 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1760710155417 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1760710155417 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1760710155418 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1760710155426 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1760710155427 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1760710155427 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/23.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/23.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760710155471 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/23.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/23.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760710155471 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/23.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/23.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760710155471 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/23.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/23.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760710155471 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/23.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/23.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760710155471 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/23.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/23.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760710155471 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/23.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/23.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760710155471 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/23.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/23.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760710155471 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/23.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/23.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760710155471 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/23.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/23.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760710155471 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/23.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/23.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760710155471 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/23.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/23.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760710155471 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/23.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/23.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760710155471 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/23.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/23.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760710155471 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1760710155471 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1760710155471 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1760710155473 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1760710156102 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1760710156166 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1760710156183 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1760710156777 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1760710156777 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1760710157118 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X56_Y44 X66_Y54 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54" {  } { { "loc" "" { Generic "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54"} { { 12 { 0 ""} 56 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1760710157889 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1760710157889 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1760710158199 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1760710158199 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1760710158201 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1760710158309 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1760710158314 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1760710158534 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1760710158534 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1760710158815 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1760710159125 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1760710159222 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/output_files/PBL1.fit.smsg " "Generated suppressed messages file /home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/output_files/PBL1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1760710159257 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 20 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1863 " "Peak virtual memory: 1863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760710159503 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 17 11:09:19 2025 " "Processing ended: Fri Oct 17 11:09:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760710159503 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760710159503 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760710159503 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1760710159503 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1760710160501 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760710160501 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 17 11:09:20 2025 " "Processing started: Fri Oct 17 11:09:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760710160501 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1760710160501 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PBL1 -c PBL1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PBL1 -c PBL1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1760710160501 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1760710160614 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1760710161465 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1760710161492 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "379 " "Peak virtual memory: 379 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760710161860 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 17 11:09:21 2025 " "Processing ended: Fri Oct 17 11:09:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760710161860 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760710161860 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760710161860 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1760710161860 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1760710162449 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1760710162790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760710162790 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 17 11:09:22 2025 " "Processing started: Fri Oct 17 11:09:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760710162790 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1760710162790 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PBL1 -c PBL1 " "Command: quartus_sta PBL1 -c PBL1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1760710162790 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1760710162808 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1760710162868 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1760710162868 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760710162899 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760710162899 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PBL1.sdc " "Synopsys Design Constraints File file not found: 'PBL1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1760710163079 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1760710163079 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1760710163080 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1760710163080 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1760710163081 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1760710163081 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1760710163082 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1760710163085 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1760710163086 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1760710163087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.946 " "Worst-case setup slack is -0.946" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760710163087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760710163087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.946             -14.931 CLOCK_50  " "   -0.946             -14.931 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760710163087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760710163087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.348 " "Worst-case hold slack is 0.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760710163088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760710163088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 CLOCK_50  " "    0.348               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760710163088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760710163088 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1760710163088 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1760710163089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760710163089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760710163089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -33.866 CLOCK_50  " "   -3.000             -33.866 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760710163089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760710163089 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1760710163097 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1760710163112 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1760710163413 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1760710163458 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1760710163460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.798 " "Worst-case setup slack is -0.798" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760710163460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760710163460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.798             -12.215 CLOCK_50  " "   -0.798             -12.215 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760710163460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760710163460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.313 " "Worst-case hold slack is 0.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760710163460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760710163460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 CLOCK_50  " "    0.313               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760710163460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760710163460 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1760710163461 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1760710163461 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760710163462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760710163462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -33.866 CLOCK_50  " "   -3.000             -33.866 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760710163462 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760710163462 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1760710163469 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1760710163564 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.180 " "Worst-case setup slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760710163565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760710163565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 CLOCK_50  " "    0.180               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760710163565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760710163565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.153 " "Worst-case hold slack is 0.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760710163565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760710163565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 CLOCK_50  " "    0.153               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760710163565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760710163565 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1760710163566 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1760710163566 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1760710163567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760710163567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760710163567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -26.158 CLOCK_50  " "   -3.000             -26.158 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760710163567 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760710163567 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1760710164104 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1760710164107 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "664 " "Peak virtual memory: 664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760710164123 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 17 11:09:24 2025 " "Processing ended: Fri Oct 17 11:09:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760710164123 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760710164123 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760710164123 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1760710164123 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1760710165101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760710165101 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 17 11:09:25 2025 " "Processing started: Fri Oct 17 11:09:25 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760710165101 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1760710165101 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off PBL1 -c PBL1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off PBL1 -c PBL1" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1760710165102 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1760710165242 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PBL1.vo /home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/simulation/questa/ simulation " "Generated file PBL1.vo in folder \"/home/aluno/Imagens/ula_project-main-antigo/ula_project-main-16-10/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1760710165306 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "583 " "Peak virtual memory: 583 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760710165317 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 17 11:09:25 2025 " "Processing ended: Fri Oct 17 11:09:25 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760710165317 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760710165317 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760710165317 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1760710165317 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 51 s " "Quartus Prime Full Compilation was successful. 0 errors, 51 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1760710165948 ""}
