INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/calccontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CalcController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/controlsign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlSignalGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/hardware_line_layout.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HardwiredController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/interrupt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-311] analyzing module Interrupter
INFO: [VRFC 10-311] analyzing module PriorityEncoder
INFO: [VRFC 10-311] analyzing module Scheduler
INFO: [VRFC 10-311] analyzing module InterrEn
INFO: [VRFC 10-311] analyzing module EPC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/leftshifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeftShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/mux2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/mux4x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/mux8x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8x3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/number_sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NumberSignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/number_zero_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NumberZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Data/project/hustcs-hardware-training-teamwork/cpu-fpga/single.srcs/sim_1/new/main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleCPU_tb
