**************************************************
Timing Summary for the benchmarks/getTanh example
The clk period constraint applied during synthesis is 4ns
The slack is -4.435ns
The actual clk period (CP) is 8.435ns
The cycles count from simulation is 2009
The total execution time is 16945.915ns
 
**************************************************
Area Summary for the benchmarks/getTanh example
The LUTs count is  18994 
The FFs count is  4058 
The DSPs count is  9 
