#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Oct 19 21:52:41 2021
# Process ID: 3508
# Current directory: D:/Verilog_FPGA_Design/Signal_Processing_Project/Detect_rising_edge_Frequency/Detect_rising_edge_Frequency.runs/synth_1
# Command line: vivado.exe -log Frequency.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Frequency.tcl
# Log file: D:/Verilog_FPGA_Design/Signal_Processing_Project/Detect_rising_edge_Frequency/Detect_rising_edge_Frequency.runs/synth_1/Frequency.vds
# Journal file: D:/Verilog_FPGA_Design/Signal_Processing_Project/Detect_rising_edge_Frequency/Detect_rising_edge_Frequency.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Frequency.tcl -notrace
