Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Rian/Documents/MICROELETRONICA/LAB5_N - Copia/controle_garagem/porta_garagem_tb_isim_beh.exe -prj C:/Users/Rian/Documents/MICROELETRONICA/LAB5_N - Copia/controle_garagem/porta_garagem_tb_beh.prj work.porta_garagem_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Rian/Documents/MICROELETRONICA/LAB5_N - Copia/controle_garagem/temporizador.vhd" into library work
Parsing VHDL file "C:/Users/Rian/Documents/MICROELETRONICA/LAB5_N - Copia/controle_garagem/debounce.vhd" into library work
Parsing VHDL file "C:/Users/Rian/Documents/MICROELETRONICA/LAB5_N - Copia/controle_garagem/porta_garagem.vhd" into library work
Parsing VHDL file "C:/Users/Rian/Documents/MICROELETRONICA/LAB5_N - Copia/controle_garagem/porta_garagem_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity debounce [\debounce(1,1)\]
Compiling architecture behavioral of entity temporizador [temporizador_default]
Compiling architecture behavioral of entity porta_garagem [porta_garagem_default]
Compiling architecture behavior of entity porta_garagem_tb
Time Resolution for simulation is 1ps.
Compiled 9 VHDL Units
Built simulation executable C:/Users/Rian/Documents/MICROELETRONICA/LAB5_N - Copia/controle_garagem/porta_garagem_tb_isim_beh.exe
Fuse Memory Usage: 30384 KB
Fuse CPU Usage: 406 ms
