<?xml version="1.0" encoding="UTF-8"?>

<rootTag>
  <Award>
    <AwardTitle>XPS: FULL: Emerging Nonvolatile Memory for Analog-iterative Numerical Methods</AwardTitle>
    <AwardEffectiveDate>09/01/2016</AwardEffectiveDate>
    <AwardExpirationDate>08/31/2020</AwardExpirationDate>
    <AwardAmount>825000</AwardAmount>
    <AwardInstrument>
      <Value>Standard Grant</Value>
    </AwardInstrument>
    <Organization>
      <Code>05010000</Code>
      <Directorate>
        <LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
      </Directorate>
      <Division>
        <LongName>Division of Computing and Communication Foundations</LongName>
      </Division>
    </Organization>
    <ProgramOfficer>
      <SignBlockName>Yan Solihin</SignBlockName>
    </ProgramOfficer>
    <AbstractNarration>A new type of computer memory - crosspoint resistive memory - has&lt;br/&gt;emerged as a likely candidate to replace current memory technology in&lt;br/&gt;future computing systems. This memory allows for potential computer&lt;br/&gt;designs with high memory capacity and with memory incorporated&lt;br/&gt;directly into processing units. Novel thinking about computational&lt;br/&gt;methods is required to exploit the potential of these novel&lt;br/&gt;systems. This project will explore new, fundamental methods in the&lt;br/&gt;field of numerical optimization that are suited to implementation on&lt;br/&gt;computer systems that incorporate crosspoint resistive memory. The&lt;br/&gt;field of optimization is chosen as a testbed because of its importance&lt;br/&gt;to a wide range of scientific disciplines.&lt;br/&gt;&lt;br/&gt;Crosspoint memory has unprecedented advantages in capacity and access&lt;br/&gt;latency. Substantial innovation is required to fully exploit the&lt;br/&gt;potential benefits of integrating memory into processing units;&lt;br/&gt;current algorithms are unsuitable, because they are constrained by the&lt;br/&gt;von Neumann bottleneck. The PIs will design the Gigascale Analog Iterative&lt;br/&gt;Network Solver (GAINS), a system architecture to enable efficient&lt;br/&gt;in-situ data processing. GAINS alters the application-, architecture-,&lt;br/&gt;and logic/circuit-level abstractions that enable designers and&lt;br/&gt;developers at each layer to work independently. (i) It promotes&lt;br/&gt;matrices to a first-class data type. (ii) It integrates computataion&lt;br/&gt;and memory, avoiding pitfalls of conventional memory&lt;br/&gt;hierarchies. (iii) It exploits multi-valued representations in storage&lt;br/&gt;and computation. (iv) It replaces binary logic circuits with&lt;br/&gt;multi-valued analog circuits, reducing area overhead and power&lt;br/&gt;consumption. The PIs will investigate the effects of this changed paradigm&lt;br/&gt;on the design of algorithms in numerical optimization and machine&lt;br/&gt;learning.</AbstractNarration>
    <MinAmdLetterDate>08/22/2016</MinAmdLetterDate>
    <MaxAmdLetterDate>08/22/2016</MaxAmdLetterDate>
    <ARRAAmount/>
    <AwardID>1628384</AwardID>
    <Investigator>
      <FirstName>Stephen</FirstName>
      <LastName>Wright</LastName>
      <EmailAddress>swright@cs.wisc.edu</EmailAddress>
      <StartDate>08/22/2016</StartDate>
      <EndDate/>
      <RoleCode>Co-Principal Investigator</RoleCode>
    </Investigator>
    <Investigator>
      <FirstName>Jing (Jane)</FirstName>
      <LastName>Li</LastName>
      <EmailAddress>jli587@wisc.edu</EmailAddress>
      <StartDate>08/22/2016</StartDate>
      <EndDate/>
      <RoleCode>Principal Investigator</RoleCode>
    </Investigator>
    <Investigator>
      <FirstName>Mikko</FirstName>
      <LastName>Lipasti</LastName>
      <EmailAddress>mikko@engr.wisc.edu</EmailAddress>
      <StartDate>08/22/2016</StartDate>
      <EndDate/>
      <RoleCode>Co-Principal Investigator</RoleCode>
    </Investigator>
    <Institution>
      <Name>University of Wisconsin-Madison</Name>
      <CityName>MADISON</CityName>
      <ZipCode>537151218</ZipCode>
      <PhoneNumber>6082623822</PhoneNumber>
      <StreetAddress>21 North Park Street</StreetAddress>
      <CountryName>United States</CountryName>
      <StateName>Wisconsin</StateName>
      <StateCode>WI</StateCode>
    </Institution>
    <ProgramElement>
      <Code>8283</Code>
      <Text>Exploiting Parallel&amp;Scalabilty</Text>
    </ProgramElement>
  </Award>
</rootTag>
