// Seed: 2979389346
module module_0 (
    output tri1 id_0,
    input  tri0 id_1
);
endmodule
module module_1 (
    output supply0 id_0,
    output supply0 id_1,
    input wand id_2,
    input uwire id_3,
    input supply1 id_4,
    output wand id_5,
    output tri id_6,
    input tri id_7,
    input uwire id_8,
    input uwire id_9,
    output wand id_10,
    output tri id_11,
    input supply0 id_12,
    output tri0 id_13,
    output tri0 id_14,
    output wor id_15
);
  assign id_0 = 1;
  module_0(
      id_6, id_9
  );
  wire id_17;
endmodule
