; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_silu_25(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, i32 %6, i32 %7) local_unnamed_addr !dbg !7 {
  %9 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #4, !dbg !10
  %10 = shl i32 %9, 8, !dbg !11
  %11 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %12 = lshr i32 %11, 2, !dbg !12
  %13 = and i32 %12, 63, !dbg !12
  %14 = or disjoint i32 %13, 64, !dbg !12
  %15 = or disjoint i32 %13, 128, !dbg !12
  %16 = or disjoint i32 %13, 192, !dbg !12
  %17 = shl i32 %11, 2, !dbg !12
  %18 = and i32 %17, 12, !dbg !12
  %19 = or disjoint i32 %10, %13, !dbg !13
  %20 = or disjoint i32 %10, %14, !dbg !13
  %21 = or disjoint i32 %10, %15, !dbg !13
  %22 = or disjoint i32 %10, %16, !dbg !13
  %23 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #4, !dbg !14
  %24 = shl i32 %23, 4, !dbg !15
  %25 = or disjoint i32 %24, %18, !dbg !16
  %26 = icmp slt i32 %25, 128, !dbg !17
  %27 = shl i32 %19, 7, !dbg !18
  %28 = shl i32 %20, 7, !dbg !18
  %29 = shl i32 %21, 7, !dbg !18
  %30 = shl i32 %22, 7, !dbg !18
  %31 = add i32 %25, %27, !dbg !19
  %32 = add i32 %25, %28, !dbg !19
  %33 = add i32 %25, %29, !dbg !19
  %34 = add i32 %25, %30, !dbg !19
  %35 = sext i32 %31 to i64, !dbg !20
  %36 = getelementptr float, ptr addrspace(1) %0, i64 %35, !dbg !20
  %37 = sext i32 %32 to i64, !dbg !20
  %38 = getelementptr float, ptr addrspace(1) %0, i64 %37, !dbg !20
  %39 = sext i32 %33 to i64, !dbg !20
  %40 = getelementptr float, ptr addrspace(1) %0, i64 %39, !dbg !20
  %41 = sext i32 %34 to i64, !dbg !20
  %42 = getelementptr float, ptr addrspace(1) %0, i64 %41, !dbg !20
  %43 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %36, i1 %26) #4, !dbg !21
  %44 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %38, i1 %26) #4, !dbg !21
  %45 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %40, i1 %26) #4, !dbg !21
  %46 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %42, i1 %26) #4, !dbg !21
  %47 = sext i32 %25 to i64, !dbg !22
  %48 = getelementptr float, ptr addrspace(1) %1, i64 %47, !dbg !22
  %49 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %48, i1 %26) #4, !dbg !23
  %50 = getelementptr float, ptr addrspace(1) %2, i64 %47, !dbg !24
  %51 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %50, i1 %26) #4, !dbg !25
  %52 = extractvalue { i32, i32, i32, i32 } %51, 0, !dbg !25
  %53 = extractvalue { i32, i32, i32, i32 } %51, 1, !dbg !25
  %54 = extractvalue { i32, i32, i32, i32 } %51, 2, !dbg !25
  %55 = extractvalue { i32, i32, i32, i32 } %51, 3, !dbg !25
  %56 = bitcast i32 %52 to float, !dbg !25
  %57 = bitcast i32 %53 to float, !dbg !25
  %58 = bitcast i32 %54 to float, !dbg !25
  %59 = bitcast i32 %55 to float, !dbg !25
  %60 = getelementptr float, ptr addrspace(1) %3, i64 %47, !dbg !26
  %61 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %60, i1 %26) #4, !dbg !27
  %62 = getelementptr float, ptr addrspace(1) %4, i64 %47, !dbg !28
  %63 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %62, i1 %26) #4, !dbg !29
  %64 = fadd float %56, 0x3F50624DE0000000, !dbg !30
  %65 = fadd float %57, 0x3F50624DE0000000, !dbg !30
  %66 = fadd float %58, 0x3F50624DE0000000, !dbg !30
  %67 = fadd float %59, 0x3F50624DE0000000, !dbg !30
  %68 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !31
  %.not.i = icmp eq i32 %68, 0, !dbg !31
  %69 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !31
  %.not1.i = icmp eq i32 %69, 0, !dbg !31
  br i1 %.not.i, label %75, label %70, !dbg !31

70:                                               ; preds = %8
  br i1 %.not1.i, label %73, label %71, !dbg !31

71:                                               ; preds = %70
  %72 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %64) #4, !dbg !31
  br label %__nv_sqrtf.exit, !dbg !31

73:                                               ; preds = %70
  %74 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %64) #4, !dbg !31
  br label %__nv_sqrtf.exit, !dbg !31

75:                                               ; preds = %8
  br i1 %.not1.i, label %78, label %76, !dbg !31

76:                                               ; preds = %75
  %77 = tail call float @llvm.nvvm.sqrt.rn.f(float %64) #4, !dbg !31
  br label %__nv_sqrtf.exit, !dbg !31

78:                                               ; preds = %75
  %79 = tail call float @llvm.nvvm.sqrt.approx.f(float %64) #4, !dbg !31
  br label %__nv_sqrtf.exit, !dbg !31

__nv_sqrtf.exit:                                  ; preds = %71, %73, %76, %78
  %.0.i = phi float [ %72, %71 ], [ %74, %73 ], [ %77, %76 ], [ %79, %78 ], !dbg !31
  %80 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !31
  %.not.i33 = icmp eq i32 %80, 0, !dbg !31
  %81 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !31
  %.not1.i36 = icmp eq i32 %81, 0, !dbg !31
  br i1 %.not.i33, label %87, label %82, !dbg !31

82:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i36, label %85, label %83, !dbg !31

83:                                               ; preds = %82
  %84 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %65) #4, !dbg !31
  br label %__nv_sqrtf.exit37, !dbg !31

85:                                               ; preds = %82
  %86 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %65) #4, !dbg !31
  br label %__nv_sqrtf.exit37, !dbg !31

87:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i36, label %90, label %88, !dbg !31

88:                                               ; preds = %87
  %89 = tail call float @llvm.nvvm.sqrt.rn.f(float %65) #4, !dbg !31
  br label %__nv_sqrtf.exit37, !dbg !31

90:                                               ; preds = %87
  %91 = tail call float @llvm.nvvm.sqrt.approx.f(float %65) #4, !dbg !31
  br label %__nv_sqrtf.exit37, !dbg !31

__nv_sqrtf.exit37:                                ; preds = %83, %85, %88, %90
  %.0.i35 = phi float [ %84, %83 ], [ %86, %85 ], [ %89, %88 ], [ %91, %90 ], !dbg !31
  %92 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !31
  %.not.i38 = icmp eq i32 %92, 0, !dbg !31
  %93 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !31
  %.not1.i41 = icmp eq i32 %93, 0, !dbg !31
  br i1 %.not.i38, label %99, label %94, !dbg !31

94:                                               ; preds = %__nv_sqrtf.exit37
  br i1 %.not1.i41, label %97, label %95, !dbg !31

95:                                               ; preds = %94
  %96 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %66) #4, !dbg !31
  br label %__nv_sqrtf.exit42, !dbg !31

97:                                               ; preds = %94
  %98 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %66) #4, !dbg !31
  br label %__nv_sqrtf.exit42, !dbg !31

99:                                               ; preds = %__nv_sqrtf.exit37
  br i1 %.not1.i41, label %102, label %100, !dbg !31

100:                                              ; preds = %99
  %101 = tail call float @llvm.nvvm.sqrt.rn.f(float %66) #4, !dbg !31
  br label %__nv_sqrtf.exit42, !dbg !31

102:                                              ; preds = %99
  %103 = tail call float @llvm.nvvm.sqrt.approx.f(float %66) #4, !dbg !31
  br label %__nv_sqrtf.exit42, !dbg !31

__nv_sqrtf.exit42:                                ; preds = %95, %97, %100, %102
  %.0.i40 = phi float [ %96, %95 ], [ %98, %97 ], [ %101, %100 ], [ %103, %102 ], !dbg !31
  %104 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !31
  %.not.i43 = icmp eq i32 %104, 0, !dbg !31
  %105 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !31
  %.not1.i46 = icmp eq i32 %105, 0, !dbg !31
  br i1 %.not.i43, label %111, label %106, !dbg !31

106:                                              ; preds = %__nv_sqrtf.exit42
  br i1 %.not1.i46, label %109, label %107, !dbg !31

107:                                              ; preds = %106
  %108 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %67) #4, !dbg !31
  br label %__nv_sqrtf.exit47, !dbg !31

109:                                              ; preds = %106
  %110 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %67) #4, !dbg !31
  br label %__nv_sqrtf.exit47, !dbg !31

111:                                              ; preds = %__nv_sqrtf.exit42
  br i1 %.not1.i46, label %114, label %112, !dbg !31

112:                                              ; preds = %111
  %113 = tail call float @llvm.nvvm.sqrt.rn.f(float %67) #4, !dbg !31
  br label %__nv_sqrtf.exit47, !dbg !31

114:                                              ; preds = %111
  %115 = tail call float @llvm.nvvm.sqrt.approx.f(float %67) #4, !dbg !31
  br label %__nv_sqrtf.exit47, !dbg !31

__nv_sqrtf.exit47:                                ; preds = %107, %109, %112, %114
  %.0.i45 = phi float [ %108, %107 ], [ %110, %109 ], [ %113, %112 ], [ %115, %114 ], !dbg !31
  %116 = extractvalue { i32, i32, i32, i32 } %46, 3, !dbg !21
  %117 = bitcast i32 %116 to float, !dbg !21
  %118 = extractvalue { i32, i32, i32, i32 } %49, 3, !dbg !23
  %119 = bitcast i32 %118 to float, !dbg !23
  %120 = fsub float %117, %119, !dbg !32
  %121 = extractvalue { i32, i32, i32, i32 } %46, 2, !dbg !21
  %122 = bitcast i32 %121 to float, !dbg !21
  %123 = extractvalue { i32, i32, i32, i32 } %49, 2, !dbg !23
  %124 = bitcast i32 %123 to float, !dbg !23
  %125 = fsub float %122, %124, !dbg !32
  %126 = extractvalue { i32, i32, i32, i32 } %46, 1, !dbg !21
  %127 = bitcast i32 %126 to float, !dbg !21
  %128 = extractvalue { i32, i32, i32, i32 } %49, 1, !dbg !23
  %129 = bitcast i32 %128 to float, !dbg !23
  %130 = fsub float %127, %129, !dbg !32
  %131 = extractvalue { i32, i32, i32, i32 } %46, 0, !dbg !21
  %132 = bitcast i32 %131 to float, !dbg !21
  %133 = extractvalue { i32, i32, i32, i32 } %49, 0, !dbg !23
  %134 = bitcast i32 %133 to float, !dbg !23
  %135 = fsub float %132, %134, !dbg !32
  %136 = extractvalue { i32, i32, i32, i32 } %45, 3, !dbg !21
  %137 = bitcast i32 %136 to float, !dbg !21
  %138 = fsub float %137, %119, !dbg !32
  %139 = extractvalue { i32, i32, i32, i32 } %45, 2, !dbg !21
  %140 = bitcast i32 %139 to float, !dbg !21
  %141 = fsub float %140, %124, !dbg !32
  %142 = extractvalue { i32, i32, i32, i32 } %45, 1, !dbg !21
  %143 = bitcast i32 %142 to float, !dbg !21
  %144 = fsub float %143, %129, !dbg !32
  %145 = extractvalue { i32, i32, i32, i32 } %45, 0, !dbg !21
  %146 = bitcast i32 %145 to float, !dbg !21
  %147 = fsub float %146, %134, !dbg !32
  %148 = extractvalue { i32, i32, i32, i32 } %44, 3, !dbg !21
  %149 = bitcast i32 %148 to float, !dbg !21
  %150 = fsub float %149, %119, !dbg !32
  %151 = extractvalue { i32, i32, i32, i32 } %44, 2, !dbg !21
  %152 = bitcast i32 %151 to float, !dbg !21
  %153 = fsub float %152, %124, !dbg !32
  %154 = extractvalue { i32, i32, i32, i32 } %44, 1, !dbg !21
  %155 = bitcast i32 %154 to float, !dbg !21
  %156 = fsub float %155, %129, !dbg !32
  %157 = extractvalue { i32, i32, i32, i32 } %44, 0, !dbg !21
  %158 = bitcast i32 %157 to float, !dbg !21
  %159 = fsub float %158, %134, !dbg !32
  %160 = extractvalue { i32, i32, i32, i32 } %43, 3, !dbg !21
  %161 = bitcast i32 %160 to float, !dbg !21
  %162 = fsub float %161, %119, !dbg !32
  %163 = extractvalue { i32, i32, i32, i32 } %43, 2, !dbg !21
  %164 = bitcast i32 %163 to float, !dbg !21
  %165 = fsub float %164, %124, !dbg !32
  %166 = extractvalue { i32, i32, i32, i32 } %43, 1, !dbg !21
  %167 = bitcast i32 %166 to float, !dbg !21
  %168 = fsub float %167, %129, !dbg !32
  %169 = extractvalue { i32, i32, i32, i32 } %43, 0, !dbg !21
  %170 = bitcast i32 %169 to float, !dbg !21
  %171 = fsub float %170, %134, !dbg !32
  %172 = extractvalue { i32, i32, i32, i32 } %63, 3, !dbg !29
  %173 = bitcast i32 %172 to float, !dbg !29
  %174 = extractvalue { i32, i32, i32, i32 } %63, 2, !dbg !29
  %175 = bitcast i32 %174 to float, !dbg !29
  %176 = extractvalue { i32, i32, i32, i32 } %63, 1, !dbg !29
  %177 = bitcast i32 %176 to float, !dbg !29
  %178 = extractvalue { i32, i32, i32, i32 } %63, 0, !dbg !29
  %179 = bitcast i32 %178 to float, !dbg !29
  %180 = extractvalue { i32, i32, i32, i32 } %61, 3, !dbg !27
  %181 = bitcast i32 %180 to float, !dbg !27
  %182 = extractvalue { i32, i32, i32, i32 } %61, 2, !dbg !27
  %183 = bitcast i32 %182 to float, !dbg !27
  %184 = extractvalue { i32, i32, i32, i32 } %61, 1, !dbg !27
  %185 = bitcast i32 %184 to float, !dbg !27
  %186 = extractvalue { i32, i32, i32, i32 } %61, 0, !dbg !27
  %187 = bitcast i32 %186 to float, !dbg !27
  %188 = and i32 %17, 252, !dbg !12
  %189 = or disjoint i32 %10, %188, !dbg !13
  %.frozen = freeze i32 %189, !dbg !33
  %190 = sdiv i32 %.frozen, 256, !dbg !33
  %191 = mul i32 %190, 256, !dbg !34
  %.decomposed = sub i32 %.frozen, %191, !dbg !34
  %.lobit12 = lshr i32 %11, 6, !dbg !35
  %192 = and i32 %.lobit12, 3, !dbg !35
  %193 = or disjoint i32 %192, %24, !dbg !16
  %194 = or disjoint i32 %193, 12, !dbg !16
  %195 = icmp slt i32 %194, 128, !dbg !17
  %196 = or disjoint i32 %193, 8, !dbg !16
  %197 = icmp slt i32 %196, 128, !dbg !17
  %198 = or disjoint i32 %193, 4, !dbg !16
  %199 = icmp slt i32 %198, 128, !dbg !17
  %200 = icmp slt i32 %193, 128, !dbg !17
  %201 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #4, !dbg !36
  %202 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i35) #4, !dbg !36
  %203 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i40) #4, !dbg !36
  %204 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i45) #4, !dbg !36
  %205 = fmul float %171, %201, !dbg !37
  %206 = fmul float %168, %202, !dbg !37
  %207 = fmul float %165, %203, !dbg !37
  %208 = fmul float %162, %204, !dbg !37
  %209 = fmul float %159, %201, !dbg !37
  %210 = fmul float %156, %202, !dbg !37
  %211 = fmul float %153, %203, !dbg !37
  %212 = fmul float %150, %204, !dbg !37
  %213 = fmul float %147, %201, !dbg !37
  %214 = fmul float %144, %202, !dbg !37
  %215 = fmul float %141, %203, !dbg !37
  %216 = fmul float %138, %204, !dbg !37
  %217 = fmul float %135, %201, !dbg !37
  %218 = fmul float %130, %202, !dbg !37
  %219 = fmul float %125, %203, !dbg !37
  %220 = fmul float %120, %204, !dbg !37
  %221 = fmul float %205, %187, !dbg !38
  %222 = fmul float %206, %185, !dbg !38
  %223 = fmul float %207, %183, !dbg !38
  %224 = fmul float %208, %181, !dbg !38
  %225 = fmul float %209, %187, !dbg !38
  %226 = fmul float %210, %185, !dbg !38
  %227 = fmul float %211, %183, !dbg !38
  %228 = fmul float %212, %181, !dbg !38
  %229 = fmul float %213, %187, !dbg !38
  %230 = fmul float %214, %185, !dbg !38
  %231 = fmul float %215, %183, !dbg !38
  %232 = fmul float %216, %181, !dbg !38
  %233 = fmul float %217, %187, !dbg !38
  %234 = fmul float %218, %185, !dbg !38
  %235 = fmul float %219, %183, !dbg !38
  %236 = fmul float %220, %181, !dbg !38
  %237 = fadd float %221, %179, !dbg !39
  %238 = fadd float %222, %177, !dbg !39
  %239 = fadd float %223, %175, !dbg !39
  %240 = fadd float %224, %173, !dbg !39
  %241 = fadd float %225, %179, !dbg !39
  %242 = fadd float %226, %177, !dbg !39
  %243 = fadd float %227, %175, !dbg !39
  %244 = fadd float %228, %173, !dbg !39
  %245 = fadd float %229, %179, !dbg !39
  %246 = fadd float %230, %177, !dbg !39
  %247 = fadd float %231, %175, !dbg !39
  %248 = fadd float %232, %173, !dbg !39
  %249 = fadd float %233, %179, !dbg !39
  %250 = fadd float %234, %177, !dbg !39
  %251 = fadd float %235, %175, !dbg !39
  %252 = fadd float %236, %173, !dbg !39
  %253 = fsub float 0.000000e+00, %237, !dbg !40
  %254 = fsub float 0.000000e+00, %238, !dbg !40
  %255 = fsub float 0.000000e+00, %239, !dbg !40
  %256 = fsub float 0.000000e+00, %240, !dbg !40
  %257 = fsub float 0.000000e+00, %241, !dbg !40
  %258 = fsub float 0.000000e+00, %242, !dbg !40
  %259 = fsub float 0.000000e+00, %243, !dbg !40
  %260 = fsub float 0.000000e+00, %244, !dbg !40
  %261 = fsub float 0.000000e+00, %245, !dbg !40
  %262 = fsub float 0.000000e+00, %246, !dbg !40
  %263 = fsub float 0.000000e+00, %247, !dbg !40
  %264 = fsub float 0.000000e+00, %248, !dbg !40
  %265 = fsub float 0.000000e+00, %249, !dbg !40
  %266 = fsub float 0.000000e+00, %250, !dbg !40
  %267 = fsub float 0.000000e+00, %251, !dbg !40
  %268 = fsub float 0.000000e+00, %252, !dbg !40
  %269 = fmul float %253, 0x3FF7154760000000, !dbg !44
  %270 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %269) #4, !dbg !44
  %271 = fmul float %254, 0x3FF7154760000000, !dbg !44
  %272 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %271) #4, !dbg !44
  %273 = fmul float %255, 0x3FF7154760000000, !dbg !44
  %274 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %273) #4, !dbg !44
  %275 = fmul float %256, 0x3FF7154760000000, !dbg !44
  %276 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %275) #4, !dbg !44
  %277 = fmul float %257, 0x3FF7154760000000, !dbg !44
  %278 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %277) #4, !dbg !44
  %279 = fmul float %258, 0x3FF7154760000000, !dbg !44
  %280 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %279) #4, !dbg !44
  %281 = fmul float %259, 0x3FF7154760000000, !dbg !44
  %282 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %281) #4, !dbg !44
  %283 = fmul float %260, 0x3FF7154760000000, !dbg !44
  %284 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %283) #4, !dbg !44
  %285 = fmul float %261, 0x3FF7154760000000, !dbg !44
  %286 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %285) #4, !dbg !44
  %287 = fmul float %262, 0x3FF7154760000000, !dbg !44
  %288 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %287) #4, !dbg !44
  %289 = fmul float %263, 0x3FF7154760000000, !dbg !44
  %290 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %289) #4, !dbg !44
  %291 = fmul float %264, 0x3FF7154760000000, !dbg !44
  %292 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %291) #4, !dbg !44
  %293 = fmul float %265, 0x3FF7154760000000, !dbg !44
  %294 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %293) #4, !dbg !44
  %295 = fmul float %266, 0x3FF7154760000000, !dbg !44
  %296 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %295) #4, !dbg !44
  %297 = fmul float %267, 0x3FF7154760000000, !dbg !44
  %298 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %297) #4, !dbg !44
  %299 = fmul float %268, 0x3FF7154760000000, !dbg !44
  %300 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %299) #4, !dbg !44
  %301 = fadd float %270, 1.000000e+00, !dbg !45
  %302 = fadd float %272, 1.000000e+00, !dbg !45
  %303 = fadd float %274, 1.000000e+00, !dbg !45
  %304 = fadd float %276, 1.000000e+00, !dbg !45
  %305 = fadd float %278, 1.000000e+00, !dbg !45
  %306 = fadd float %280, 1.000000e+00, !dbg !45
  %307 = fadd float %282, 1.000000e+00, !dbg !45
  %308 = fadd float %284, 1.000000e+00, !dbg !45
  %309 = fadd float %286, 1.000000e+00, !dbg !45
  %310 = fadd float %288, 1.000000e+00, !dbg !45
  %311 = fadd float %290, 1.000000e+00, !dbg !45
  %312 = fadd float %292, 1.000000e+00, !dbg !45
  %313 = fadd float %294, 1.000000e+00, !dbg !45
  %314 = fadd float %296, 1.000000e+00, !dbg !45
  %315 = fadd float %298, 1.000000e+00, !dbg !45
  %316 = fadd float %300, 1.000000e+00, !dbg !45
  %317 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %301) #4, !dbg !46
  %318 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %302) #4, !dbg !46
  %319 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %303) #4, !dbg !46
  %320 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %304) #4, !dbg !46
  %321 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %305) #4, !dbg !46
  %322 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %306) #4, !dbg !46
  %323 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %307) #4, !dbg !46
  %324 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %308) #4, !dbg !46
  %325 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %309) #4, !dbg !46
  %326 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %310) #4, !dbg !46
  %327 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %311) #4, !dbg !46
  %328 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %312) #4, !dbg !46
  %329 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %313) #4, !dbg !46
  %330 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %314) #4, !dbg !46
  %331 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %315) #4, !dbg !46
  %332 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %316) #4, !dbg !46
  %333 = fmul float %237, %317, !dbg !47
  %334 = fmul float %238, %318, !dbg !47
  %335 = fmul float %239, %319, !dbg !47
  %336 = fmul float %240, %320, !dbg !47
  %337 = fmul float %241, %321, !dbg !47
  %338 = fmul float %242, %322, !dbg !47
  %339 = fmul float %243, %323, !dbg !47
  %340 = fmul float %244, %324, !dbg !47
  %341 = fmul float %245, %325, !dbg !47
  %342 = fmul float %246, %326, !dbg !47
  %343 = fmul float %247, %327, !dbg !47
  %344 = fmul float %248, %328, !dbg !47
  %345 = fmul float %249, %329, !dbg !47
  %346 = fmul float %250, %330, !dbg !47
  %347 = fmul float %251, %331, !dbg !47
  %348 = fmul float %252, %332, !dbg !47
  %349 = shl i32 %193, 8, !dbg !48
  %350 = shl i32 %198, 8, !dbg !48
  %351 = shl i32 %196, 8, !dbg !48
  %352 = shl i32 %194, 8, !dbg !48
  %353 = shl i32 %190, 15, !dbg !49
  %354 = add i32 %353, %.decomposed, !dbg !50
  %355 = add i32 %354, %349, !dbg !51
  %356 = add i32 %354, %350, !dbg !51
  %357 = add i32 %354, %351, !dbg !51
  %358 = add i32 %354, %352, !dbg !51
  %359 = sext i32 %355 to i64, !dbg !52
  %360 = getelementptr float, ptr addrspace(1) %5, i64 %359, !dbg !52
  %361 = sext i32 %356 to i64, !dbg !52
  %362 = getelementptr float, ptr addrspace(1) %5, i64 %361, !dbg !52
  %363 = sext i32 %357 to i64, !dbg !52
  %364 = getelementptr float, ptr addrspace(1) %5, i64 %363, !dbg !52
  %365 = sext i32 %358 to i64, !dbg !52
  %366 = getelementptr float, ptr addrspace(1) %5, i64 %365, !dbg !52
  %367 = shl i32 %11, 10, !dbg !53
  %368 = and i32 %367, 3072, !dbg !53
  %369 = or disjoint i32 %368, %13, !dbg !53
  %370 = and i32 %17, 1020, !dbg !53
  %371 = lshr exact i32 %368, 4, !dbg !53
  %372 = getelementptr i8, ptr addrspace(3) @global_smem, i32 %371, !dbg !53
  %373 = getelementptr float, ptr addrspace(3) %372, i32 %369, !dbg !53
  %374 = bitcast float %333 to <1 x i32>, !dbg !53
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %373, <1 x i32> %374, i1 true) #4, !dbg !53
  %375 = or disjoint i32 %369, 256, !dbg !53
  %376 = lshr i32 %375, 6, !dbg !53
  %377 = getelementptr float, ptr addrspace(3) @global_smem, i32 %376, !dbg !53
  %378 = getelementptr float, ptr addrspace(3) %377, i32 %375, !dbg !53
  %379 = bitcast float %334 to <1 x i32>, !dbg !53
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %378, <1 x i32> %379, i1 true) #4, !dbg !53
  %380 = or disjoint i32 %369, 512, !dbg !53
  %381 = lshr i32 %380, 6, !dbg !53
  %382 = getelementptr float, ptr addrspace(3) @global_smem, i32 %381, !dbg !53
  %383 = getelementptr float, ptr addrspace(3) %382, i32 %380, !dbg !53
  %384 = bitcast float %335 to <1 x i32>, !dbg !53
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %383, <1 x i32> %384, i1 true) #4, !dbg !53
  %385 = or disjoint i32 %369, 768, !dbg !53
  %386 = lshr i32 %385, 6, !dbg !53
  %387 = getelementptr float, ptr addrspace(3) @global_smem, i32 %386, !dbg !53
  %388 = getelementptr float, ptr addrspace(3) %387, i32 %385, !dbg !53
  %389 = bitcast float %336 to <1 x i32>, !dbg !53
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %388, <1 x i32> %389, i1 true) #4, !dbg !53
  %390 = or disjoint i32 %369, 64, !dbg !53
  %391 = getelementptr float, ptr addrspace(3) %372, i32 %390, !dbg !53
  %392 = bitcast float %337 to <1 x i32>, !dbg !53
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %391, <1 x i32> %392, i1 true) #4, !dbg !53
  %393 = or disjoint i32 %369, 320, !dbg !53
  %394 = lshr i32 %393, 6, !dbg !53
  %395 = and i32 %394, 52, !dbg !53
  %396 = getelementptr float, ptr addrspace(3) @global_smem, i32 %395, !dbg !53
  %397 = getelementptr float, ptr addrspace(3) %396, i32 %393, !dbg !53
  %398 = bitcast float %338 to <1 x i32>, !dbg !53
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %397, <1 x i32> %398, i1 true) #4, !dbg !53
  %399 = or disjoint i32 %369, 576, !dbg !53
  %400 = lshr i32 %399, 6, !dbg !53
  %401 = and i32 %400, 56, !dbg !53
  %402 = getelementptr float, ptr addrspace(3) @global_smem, i32 %401, !dbg !53
  %403 = getelementptr float, ptr addrspace(3) %402, i32 %399, !dbg !53
  %404 = bitcast float %339 to <1 x i32>, !dbg !53
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %403, <1 x i32> %404, i1 true) #4, !dbg !53
  %405 = or disjoint i32 %369, 832, !dbg !53
  %406 = lshr i32 %405, 6, !dbg !53
  %407 = and i32 %406, 60, !dbg !53
  %408 = getelementptr float, ptr addrspace(3) @global_smem, i32 %407, !dbg !53
  %409 = getelementptr float, ptr addrspace(3) %408, i32 %405, !dbg !53
  %410 = bitcast float %340 to <1 x i32>, !dbg !53
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %409, <1 x i32> %410, i1 true) #4, !dbg !53
  %411 = or disjoint i32 %369, 128, !dbg !53
  %412 = getelementptr float, ptr addrspace(3) %372, i32 %411, !dbg !53
  %413 = bitcast float %341 to <1 x i32>, !dbg !53
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %412, <1 x i32> %413, i1 true) #4, !dbg !53
  %414 = or disjoint i32 %369, 384, !dbg !53
  %415 = lshr i32 %414, 6, !dbg !53
  %416 = and i32 %415, 52, !dbg !53
  %417 = getelementptr float, ptr addrspace(3) @global_smem, i32 %416, !dbg !53
  %418 = getelementptr float, ptr addrspace(3) %417, i32 %414, !dbg !53
  %419 = bitcast float %342 to <1 x i32>, !dbg !53
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %418, <1 x i32> %419, i1 true) #4, !dbg !53
  %420 = or disjoint i32 %369, 640, !dbg !53
  %421 = lshr i32 %420, 6, !dbg !53
  %422 = and i32 %421, 56, !dbg !53
  %423 = getelementptr float, ptr addrspace(3) @global_smem, i32 %422, !dbg !53
  %424 = getelementptr float, ptr addrspace(3) %423, i32 %420, !dbg !53
  %425 = bitcast float %343 to <1 x i32>, !dbg !53
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %424, <1 x i32> %425, i1 true) #4, !dbg !53
  %426 = or disjoint i32 %369, 896, !dbg !53
  %427 = lshr i32 %426, 6, !dbg !53
  %428 = and i32 %427, 60, !dbg !53
  %429 = getelementptr float, ptr addrspace(3) @global_smem, i32 %428, !dbg !53
  %430 = getelementptr float, ptr addrspace(3) %429, i32 %426, !dbg !53
  %431 = bitcast float %344 to <1 x i32>, !dbg !53
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %430, <1 x i32> %431, i1 true) #4, !dbg !53
  %432 = or disjoint i32 %369, 192, !dbg !53
  %433 = getelementptr float, ptr addrspace(3) %372, i32 %432, !dbg !53
  %434 = bitcast float %345 to <1 x i32>, !dbg !53
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %433, <1 x i32> %434, i1 true) #4, !dbg !53
  %435 = or disjoint i32 %369, 448, !dbg !53
  %436 = lshr i32 %435, 6, !dbg !53
  %437 = and i32 %436, 52, !dbg !53
  %438 = getelementptr float, ptr addrspace(3) @global_smem, i32 %437, !dbg !53
  %439 = getelementptr float, ptr addrspace(3) %438, i32 %435, !dbg !53
  %440 = bitcast float %346 to <1 x i32>, !dbg !53
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %439, <1 x i32> %440, i1 true) #4, !dbg !53
  %441 = or disjoint i32 %369, 704, !dbg !53
  %442 = lshr i32 %441, 6, !dbg !53
  %443 = and i32 %442, 56, !dbg !53
  %444 = getelementptr float, ptr addrspace(3) @global_smem, i32 %443, !dbg !53
  %445 = getelementptr float, ptr addrspace(3) %444, i32 %441, !dbg !53
  %446 = bitcast float %347 to <1 x i32>, !dbg !53
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %445, <1 x i32> %446, i1 true) #4, !dbg !53
  %447 = or disjoint i32 %369, 960, !dbg !53
  %448 = lshr i32 %447, 6, !dbg !53
  %449 = and i32 %448, 60, !dbg !53
  %450 = getelementptr float, ptr addrspace(3) @global_smem, i32 %449, !dbg !53
  %451 = getelementptr float, ptr addrspace(3) %450, i32 %447, !dbg !53
  %452 = bitcast float %348 to <1 x i32>, !dbg !53
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %451, <1 x i32> %452, i1 true) #4, !dbg !53
  tail call void @llvm.nvvm.barrier0(), !dbg !53
  %453 = lshr i32 %17, 6, !dbg !53
  %454 = and i32 %453, 12, !dbg !53
  %455 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %454, !dbg !53
  %456 = getelementptr inbounds float, ptr addrspace(3) %455, i32 %370, !dbg !53
  %457 = or disjoint i32 %370, 1024, !dbg !53
  %458 = lshr i32 %457, 6, !dbg !53
  %459 = and i32 %458, 28, !dbg !53
  %460 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %459, !dbg !53
  %461 = getelementptr inbounds float, ptr addrspace(3) %460, i32 %457, !dbg !53
  %462 = load <4 x i32>, ptr addrspace(3) %461, align 16, !dbg !53
  %463 = or disjoint i32 %370, 2048, !dbg !53
  %464 = lshr i32 %463, 6, !dbg !53
  %465 = and i32 %464, 44, !dbg !53
  %466 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %465, !dbg !53
  %467 = getelementptr inbounds float, ptr addrspace(3) %466, i32 %463, !dbg !53
  %468 = load <4 x i32>, ptr addrspace(3) %467, align 16, !dbg !53
  %469 = or disjoint i32 %370, 3072, !dbg !53
  %470 = lshr i32 %469, 6, !dbg !53
  %471 = and i32 %470, 60, !dbg !53
  %472 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %471, !dbg !53
  %473 = getelementptr inbounds float, ptr addrspace(3) %472, i32 %469, !dbg !53
  %474 = load <4 x i32>, ptr addrspace(3) %473, align 16, !dbg !53
  %.extract = load i32, ptr addrspace(3) %456, align 16, !dbg !53
  %475 = getelementptr inbounds i8, ptr addrspace(3) %456, i32 4, !dbg !53
  %.extract18 = load i32, ptr addrspace(3) %475, align 4, !dbg !53
  %476 = getelementptr inbounds i8, ptr addrspace(3) %456, i32 8, !dbg !53
  %.extract19 = load i32, ptr addrspace(3) %476, align 8, !dbg !53
  %477 = getelementptr inbounds i8, ptr addrspace(3) %456, i32 12, !dbg !53
  %.extract20 = load i32, ptr addrspace(3) %477, align 4, !dbg !53
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract, i32 %.extract18, i32 %.extract19, i32 %.extract20, ptr addrspace(1) %360, i1 %200) #4, !dbg !53
  %.extract21 = extractelement <4 x i32> %462, i64 0, !dbg !53
  %.extract22 = extractelement <4 x i32> %462, i64 1, !dbg !53
  %.extract23 = extractelement <4 x i32> %462, i64 2, !dbg !53
  %.extract24 = extractelement <4 x i32> %462, i64 3, !dbg !53
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract21, i32 %.extract22, i32 %.extract23, i32 %.extract24, ptr addrspace(1) %362, i1 %199) #4, !dbg !53
  %.extract25 = extractelement <4 x i32> %468, i64 0, !dbg !53
  %.extract26 = extractelement <4 x i32> %468, i64 1, !dbg !53
  %.extract27 = extractelement <4 x i32> %468, i64 2, !dbg !53
  %.extract28 = extractelement <4 x i32> %468, i64 3, !dbg !53
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract25, i32 %.extract26, i32 %.extract27, i32 %.extract28, ptr addrspace(1) %364, i1 %197) #4, !dbg !53
  %.extract29 = extractelement <4 x i32> %474, i64 0, !dbg !53
  %.extract30 = extractelement <4 x i32> %474, i64 1, !dbg !53
  %.extract31 = extractelement <4 x i32> %474, i64 2, !dbg !53
  %.extract32 = extractelement <4 x i32> %474, i64 3, !dbg !53
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract29, i32 %.extract30, i32 %.extract31, i32 %.extract32, ptr addrspace(1) %366, i1 %195) #4, !dbg !53
  ret void, !dbg !54
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #3

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #4 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "ce3h7h6hxpwwlkiuntfdqgpu5s5yfwjrsxqzrqar6himi5zonz7a.py", directory: "inductor_cache/e3")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_silu_25, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_silu_25, !"reqntidx", i32 256}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_silu_25", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_silu_25", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 28, scope: !7)
!15 = !DILocation(line: 25, column: 33, scope: !7)
!16 = !DILocation(line: 26, column: 23, scope: !7)
!17 = !DILocation(line: 27, column: 21, scope: !7)
!18 = !DILocation(line: 32, column: 39, scope: !7)
!19 = !DILocation(line: 32, column: 35, scope: !7)
!20 = !DILocation(line: 32, column: 30, scope: !7)
!21 = !DILocation(line: 32, column: 44, scope: !7)
!22 = !DILocation(line: 33, column: 30, scope: !7)
!23 = !DILocation(line: 33, column: 35, scope: !7)
!24 = !DILocation(line: 34, column: 30, scope: !7)
!25 = !DILocation(line: 34, column: 35, scope: !7)
!26 = !DILocation(line: 35, column: 31, scope: !7)
!27 = !DILocation(line: 35, column: 36, scope: !7)
!28 = !DILocation(line: 36, column: 31, scope: !7)
!29 = !DILocation(line: 36, column: 36, scope: !7)
!30 = !DILocation(line: 39, column: 18, scope: !7)
!31 = !DILocation(line: 40, column: 26, scope: !7)
!32 = !DILocation(line: 37, column: 18, scope: !7)
!33 = !DILocation(line: 31, column: 19, scope: !7)
!34 = !DILocation(line: 30, column: 19, scope: !7)
!35 = !DILocation(line: 26, column: 44, scope: !7)
!36 = !DILocation(line: 42, column: 18, scope: !7)
!37 = !DILocation(line: 45, column: 19, scope: !7)
!38 = !DILocation(line: 46, column: 20, scope: !7)
!39 = !DILocation(line: 47, column: 20, scope: !7)
!40 = !DILocation(line: 47, column: 30, scope: !41, inlinedAt: !43)
!41 = distinct !DILexicalBlockFile(scope: !7, file: !42, discriminator: 0)
!42 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!43 = !DILocation(line: 48, column: 23, scope: !7)
!44 = !DILocation(line: 47, column: 29, scope: !41, inlinedAt: !43)
!45 = !DILocation(line: 47, column: 20, scope: !41, inlinedAt: !43)
!46 = !DILocation(line: 47, column: 16, scope: !41, inlinedAt: !43)
!47 = !DILocation(line: 49, column: 20, scope: !7)
!48 = !DILocation(line: 50, column: 34, scope: !7)
!49 = !DILocation(line: 50, column: 45, scope: !7)
!50 = !DILocation(line: 50, column: 30, scope: !7)
!51 = !DILocation(line: 50, column: 39, scope: !7)
!52 = !DILocation(line: 50, column: 25, scope: !7)
!53 = !DILocation(line: 50, column: 57, scope: !7)
!54 = !DILocation(line: 50, column: 4, scope: !7)
