// Seed: 3623093146
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output tri id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  generate
    assign id_4 = ("" == id_5);
  endgenerate
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    input wand id_2,
    input wor id_3
);
  wire id_5;
  ;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  assign id_5 = -1;
  wire [-1 : ""] id_6;
  parameter id_7 = -1;
  logic id_8;
  assign id_6 = 1;
endmodule
