// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module design_1_v_frmbuf_rd_0_0_Bytes2MultiPixStream (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        bytePlanes_dout,
        bytePlanes_num_data_valid,
        bytePlanes_fifo_cap,
        bytePlanes_empty_n,
        bytePlanes_read,
        img_din,
        img_num_data_valid,
        img_fifo_cap,
        img_full_n,
        img_write,
        Height_dout,
        Height_num_data_valid,
        Height_fifo_cap,
        Height_empty_n,
        Height_read,
        WidthInBytes_dout,
        WidthInBytes_num_data_valid,
        WidthInBytes_fifo_cap,
        WidthInBytes_empty_n,
        WidthInBytes_read,
        VideoFormat_dout,
        VideoFormat_num_data_valid,
        VideoFormat_fifo_cap,
        VideoFormat_empty_n,
        VideoFormat_read,
        height_c_din,
        height_c_num_data_valid,
        height_c_fifo_cap,
        height_c_full_n,
        height_c_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [63:0] bytePlanes_dout;
input  [10:0] bytePlanes_num_data_valid;
input  [10:0] bytePlanes_fifo_cap;
input   bytePlanes_empty_n;
output   bytePlanes_read;
output  [23:0] img_din;
input  [1:0] img_num_data_valid;
input  [1:0] img_fifo_cap;
input   img_full_n;
output   img_write;
input  [11:0] Height_dout;
input  [1:0] Height_num_data_valid;
input  [1:0] Height_fifo_cap;
input   Height_empty_n;
output   Height_read;
input  [14:0] WidthInBytes_dout;
input  [1:0] WidthInBytes_num_data_valid;
input  [1:0] WidthInBytes_fifo_cap;
input   WidthInBytes_empty_n;
output   WidthInBytes_read;
input  [5:0] VideoFormat_dout;
input  [2:0] VideoFormat_num_data_valid;
input  [2:0] VideoFormat_fifo_cap;
input   VideoFormat_empty_n;
output   VideoFormat_read;
output  [11:0] height_c_din;
input  [1:0] height_c_num_data_valid;
input  [1:0] height_c_fifo_cap;
input   height_c_full_n;
output   height_c_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg bytePlanes_read;
reg img_write;
reg Height_read;
reg WidthInBytes_read;
reg VideoFormat_read;
reg height_c_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    Height_blk_n;
reg    WidthInBytes_blk_n;
reg    VideoFormat_blk_n;
reg    height_c_blk_n;
reg   [14:0] widthInPix_reg_319;
reg    ap_block_state1;
wire   [5:0] VideoFormat_read_read_fu_156_p2;
reg   [5:0] VideoFormat_read_reg_325;
reg   [11:0] Height_read_reg_329;
wire   [12:0] trunc_ln1249_1_fu_205_p4;
reg   [12:0] trunc_ln1249_1_reg_341;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln1252_fu_219_p2;
reg   [0:0] icmp_ln1252_reg_346;
wire   [12:0] sub121_fu_233_p2;
reg   [12:0] sub121_reg_351;
wire   [0:0] icmp_fu_249_p2;
reg   [0:0] icmp_reg_356;
wire   [0:0] cmp125_2_fu_255_p2;
reg   [0:0] cmp125_2_reg_361;
wire   [0:0] icmp12_fu_271_p2;
reg   [0:0] icmp12_reg_366;
wire   [0:0] cmp125_4_fu_277_p2;
reg   [0:0] cmp125_4_reg_371;
wire   [0:0] cmp125_5_fu_283_p2;
reg   [0:0] cmp125_5_reg_376;
wire   [0:0] cmp125_6_fu_289_p2;
reg   [0:0] cmp125_6_reg_381;
wire    grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_176_ap_start;
wire    grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_176_ap_done;
wire    grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_176_ap_idle;
wire    grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_176_ap_ready;
wire   [23:0] grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_176_img_din;
wire    grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_176_img_write;
wire    grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_176_bytePlanes_read;
reg    grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_176_ap_start_reg;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln1255_fu_303_p2;
wire    ap_CS_fsm_state4;
reg   [11:0] y_fu_146;
wire   [11:0] y_2_fu_308_p2;
wire   [15:0] zext_ln1249_fu_196_p1;
wire   [15:0] add_ln1249_fu_199_p2;
wire   [2:0] remainPix_fu_193_p1;
wire   [3:0] zext_ln1251_fu_215_p1;
wire   [3:0] remainPix_1_fu_225_p3;
wire   [2:0] tmp_fu_239_p4;
wire   [1:0] tmp_1_fu_261_p4;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 widthInPix_reg_319 = 15'd0;
#0 VideoFormat_read_reg_325 = 6'd0;
#0 Height_read_reg_329 = 12'd0;
#0 trunc_ln1249_1_reg_341 = 13'd0;
#0 icmp_ln1252_reg_346 = 1'd0;
#0 sub121_reg_351 = 13'd0;
#0 icmp_reg_356 = 1'd0;
#0 cmp125_2_reg_361 = 1'd0;
#0 icmp12_reg_366 = 1'd0;
#0 cmp125_4_reg_371 = 1'd0;
#0 cmp125_5_reg_376 = 1'd0;
#0 cmp125_6_reg_381 = 1'd0;
#0 grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_176_ap_start_reg = 1'b0;
#0 y_fu_146 = 12'd0;
end

design_1_v_frmbuf_rd_0_0_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1 grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_176(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_176_ap_start),
    .ap_done(grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_176_ap_done),
    .ap_idle(grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_176_ap_idle),
    .ap_ready(grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_176_ap_ready),
    .img_din(grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_176_img_din),
    .img_num_data_valid(2'd0),
    .img_fifo_cap(2'd0),
    .img_full_n(img_full_n),
    .img_write(grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_176_img_write),
    .trunc_ln1249_1(trunc_ln1249_1_reg_341),
    .icmp_ln1252(icmp_ln1252_reg_346),
    .cmp125_6(cmp125_6_reg_381),
    .cmp125_5(cmp125_5_reg_376),
    .cmp125_4(cmp125_4_reg_371),
    .cmp125_3(icmp12_reg_366),
    .cmp125_2(cmp125_2_reg_361),
    .bytePlanes_dout(bytePlanes_dout),
    .bytePlanes_num_data_valid(11'd0),
    .bytePlanes_fifo_cap(11'd0),
    .bytePlanes_empty_n(bytePlanes_empty_n),
    .bytePlanes_read(grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_176_bytePlanes_read),
    .sub121_cast3(sub121_reg_351),
    .cmp125_1(icmp_reg_356)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        Height_read_reg_329 <= 12'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (height_c_full_n == 1'b0) | (1'b0 == VideoFormat_empty_n) | (1'b0 == WidthInBytes_empty_n) | (1'b0 == Height_empty_n) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            Height_read_reg_329 <= Height_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        VideoFormat_read_reg_325 <= 6'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (height_c_full_n == 1'b0) | (1'b0 == VideoFormat_empty_n) | (1'b0 == WidthInBytes_empty_n) | (1'b0 == Height_empty_n) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            VideoFormat_read_reg_325 <= VideoFormat_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state3) & (~(6'd24 == VideoFormat_read_reg_325) | (icmp_ln1255_fu_303_p2 == 1'd1)))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        cmp125_2_reg_361 <= 1'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            cmp125_2_reg_361 <= cmp125_2_fu_255_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        cmp125_4_reg_371 <= 1'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            cmp125_4_reg_371 <= cmp125_4_fu_277_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        cmp125_5_reg_376 <= 1'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            cmp125_5_reg_376 <= cmp125_5_fu_283_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        cmp125_6_reg_381 <= 1'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            cmp125_6_reg_381 <= cmp125_6_fu_289_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_176_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln1255_fu_303_p2 == 1'd0) & (6'd24 == VideoFormat_read_reg_325))) begin
            grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_176_ap_start_reg <= 1'b1;
        end else if ((grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_176_ap_ready == 1'b1)) begin
            grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_176_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        icmp12_reg_366 <= 1'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            icmp12_reg_366 <= icmp12_fu_271_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        icmp_ln1252_reg_346 <= 1'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            icmp_ln1252_reg_346 <= icmp_ln1252_fu_219_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        icmp_reg_356 <= 1'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            icmp_reg_356 <= icmp_fu_249_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sub121_reg_351 <= 13'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            sub121_reg_351 <= sub121_fu_233_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        trunc_ln1249_1_reg_341 <= 13'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            trunc_ln1249_1_reg_341 <= {{add_ln1249_fu_199_p2[15:3]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        widthInPix_reg_319 <= 15'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (height_c_full_n == 1'b0) | (1'b0 == VideoFormat_empty_n) | (1'b0 == WidthInBytes_empty_n) | (1'b0 == Height_empty_n) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            widthInPix_reg_319 <= WidthInBytes_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        y_fu_146 <= 12'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            y_fu_146 <= 12'd0;
        end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln1255_fu_303_p2 == 1'd0) & (6'd24 == VideoFormat_read_reg_325))) begin
            y_fu_146 <= y_2_fu_308_p2;
        end
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        Height_blk_n = Height_empty_n;
    end else begin
        Height_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (height_c_full_n == 1'b0) | (1'b0 == VideoFormat_empty_n) | (1'b0 == WidthInBytes_empty_n) | (1'b0 == Height_empty_n) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        Height_read = 1'b1;
    end else begin
        Height_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        VideoFormat_blk_n = VideoFormat_empty_n;
    end else begin
        VideoFormat_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (height_c_full_n == 1'b0) | (1'b0 == VideoFormat_empty_n) | (1'b0 == WidthInBytes_empty_n) | (1'b0 == Height_empty_n) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        VideoFormat_read = 1'b1;
    end else begin
        VideoFormat_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        WidthInBytes_blk_n = WidthInBytes_empty_n;
    end else begin
        WidthInBytes_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (height_c_full_n == 1'b0) | (1'b0 == VideoFormat_empty_n) | (1'b0 == WidthInBytes_empty_n) | (1'b0 == Height_empty_n) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        WidthInBytes_read = 1'b1;
    end else begin
        WidthInBytes_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) | (height_c_full_n == 1'b0) | (1'b0 == VideoFormat_empty_n) | (1'b0 == WidthInBytes_empty_n) | (1'b0 == Height_empty_n) | (ap_done_reg == 1'b1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_176_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (~(6'd24 == VideoFormat_read_reg_325) | (icmp_ln1255_fu_303_p2 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (~(6'd24 == VideoFormat_read_reg_325) | (icmp_ln1255_fu_303_p2 == 1'd1)))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        bytePlanes_read = grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_176_bytePlanes_read;
    end else begin
        bytePlanes_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        height_c_blk_n = height_c_full_n;
    end else begin
        height_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (height_c_full_n == 1'b0) | (1'b0 == VideoFormat_empty_n) | (1'b0 == WidthInBytes_empty_n) | (1'b0 == Height_empty_n) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        height_c_write = 1'b1;
    end else begin
        height_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        img_write = grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_176_img_write;
    end else begin
        img_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (height_c_full_n == 1'b0) | (1'b0 == VideoFormat_empty_n) | (1'b0 == WidthInBytes_empty_n) | (1'b0 == Height_empty_n) | (ap_done_reg == 1'b1)) & ~(6'd24 == VideoFormat_read_read_fu_156_p2) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if ((~((ap_start == 1'b0) | (height_c_full_n == 1'b0) | (1'b0 == VideoFormat_empty_n) | (1'b0 == WidthInBytes_empty_n) | (1'b0 == Height_empty_n) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1) & (6'd24 == VideoFormat_read_read_fu_156_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (~(6'd24 == VideoFormat_read_reg_325) | (icmp_ln1255_fu_303_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_176_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign VideoFormat_read_read_fu_156_p2 = VideoFormat_dout;

assign add_ln1249_fu_199_p2 = (zext_ln1249_fu_196_p1 + 16'd7);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (height_c_full_n == 1'b0) | (1'b0 == VideoFormat_empty_n) | (1'b0 == WidthInBytes_empty_n) | (1'b0 == Height_empty_n) | (ap_done_reg == 1'b1));
end

assign cmp125_2_fu_255_p2 = ((remainPix_1_fu_225_p3 > 4'd2) ? 1'b1 : 1'b0);

assign cmp125_4_fu_277_p2 = ((remainPix_1_fu_225_p3 > 4'd4) ? 1'b1 : 1'b0);

assign cmp125_5_fu_283_p2 = ((remainPix_1_fu_225_p3 > 4'd5) ? 1'b1 : 1'b0);

assign cmp125_6_fu_289_p2 = ((remainPix_1_fu_225_p3 > 4'd6) ? 1'b1 : 1'b0);

assign grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_176_ap_start = grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_176_ap_start_reg;

assign height_c_din = Height_dout;

assign icmp12_fu_271_p2 = ((tmp_1_fu_261_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_fu_249_p2 = ((tmp_fu_239_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln1252_fu_219_p2 = ((remainPix_fu_193_p1 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln1255_fu_303_p2 = ((y_fu_146 == Height_read_reg_329) ? 1'b1 : 1'b0);

assign img_din = grp_Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1_fu_176_img_din;

assign remainPix_1_fu_225_p3 = ((icmp_ln1252_fu_219_p2[0:0] == 1'b1) ? 4'd8 : zext_ln1251_fu_215_p1);

assign remainPix_fu_193_p1 = widthInPix_reg_319[2:0];

assign sub121_fu_233_p2 = ($signed(trunc_ln1249_1_fu_205_p4) + $signed(13'd8191));

assign tmp_1_fu_261_p4 = {{remainPix_1_fu_225_p3[3:2]}};

assign tmp_fu_239_p4 = {{remainPix_1_fu_225_p3[3:1]}};

assign trunc_ln1249_1_fu_205_p4 = {{add_ln1249_fu_199_p2[15:3]}};

assign y_2_fu_308_p2 = (y_fu_146 + 12'd1);

assign zext_ln1249_fu_196_p1 = widthInPix_reg_319;

assign zext_ln1251_fu_215_p1 = remainPix_fu_193_p1;

endmodule //design_1_v_frmbuf_rd_0_0_Bytes2MultiPixStream
