==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -ldflags -LD:/opencv/build/install/x64/mingw/bin  -lopencv_core440  -lopencv_highgui440  -lopencv_imgproc440  -lopencv_imgcodecs440 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 98.993 seconds; current allocated memory: 0.895 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.391 seconds; current allocated memory: 104.316 MB.
INFO: [HLS 200-10] Analyzing design file './accel.cpp' ... 
WARNING: [HLS 207-5539] 'factor' in '#pragma HLS array_reshape' is ignored (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_video_mem.hpp:759:47)
WARNING: [HLS 207-5292] unused parameter 'src' (D:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:517:30)
WARNING: [HLS 207-5292] unused parameter '_data' (D:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:528:30)
WARNING: [HLS 207-5292] unused parameter 'index' (D:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:541:14)
WARNING: [HLS 207-5292] unused parameter 'index' (D:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:552:20)
WARNING: [HLS 207-5292] unused parameter 'stride' (D:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1036:41)
WARNING: [HLS 207-5292] unused parameter 'index' (D:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1224:102)
WARNING: [HLS 207-5292] unused parameter 'index' (D:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1530:34)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 22.786 seconds; current allocated memory: 111.414 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 700 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,311 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,923 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,930 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,263 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 66,288 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 36,773 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 36,773 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 36,175 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 36,207 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 36,199 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 36,187 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 36,187 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30,043 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30,056 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30,046 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 128, 128, 1, 0>::init(int, int, bool)' into 'xf::cv::Mat<0, 128, 128, 1, 0>::Mat(int, int)' (D:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:675:2)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 128, 128, 1, 0>::Mat(int, int)' into 'convex_hull_accel' (./accel.cpp:29:84)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 128, 128, 1, 0>::Mat(int, int)' into 'convex_hull_accel' (./accel.cpp:30:87)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_121_14' is marked as complete unroll implied by the pipeline pragma (./accel.cpp:121:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_107_12' is marked as complete unroll implied by the pipeline pragma (./accel.cpp:107:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_90_10' is marked as complete unroll implied by the pipeline pragma (./accel.cpp:90:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_121_14' (./accel.cpp:121:21) in function 'convex_hull_accel' completely with a factor of 64 (./accel.cpp:18:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_12' (./accel.cpp:107:21) in function 'convex_hull_accel' completely with a factor of 64 (./accel.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<0, 128, 128, 1, 0>::write<0, (void*)0>(int, ap_uint<8>)' into 'convex_hull_accel' (./accel.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<8> xf::cv::Mat<0, 128, 128, 1, 0>::read<0, (void*)0>(int)' into 'convex_hull_accel' (./accel.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'pts.x': Cyclic partitioning with factor 4 on dimension 1. (./accel.cpp:44:16)
INFO: [HLS 214-248] Applying array_partition to 'pts.y': Cyclic partitioning with factor 4 on dimension 1. (./accel.cpp:44:16)
INFO: [HLS 214-248] Applying array_partition to 'hull.x': Cyclic partitioning with factor 4 on dimension 1. (./accel.cpp:99:16)
INFO: [HLS 214-248] Applying array_partition to 'hull.y': Cyclic partitioning with factor 4 on dimension 1. (./accel.cpp:99:16)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_34_1'(./accel.cpp:34:22) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (./accel.cpp:34:22)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_73_7'(./accel.cpp:73:26) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (./accel.cpp:73:26)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_154_18'(./accel.cpp:154:24) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (./accel.cpp:154:24)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 38 seconds. CPU system time: 0 seconds. Elapsed time: 228.922 seconds; current allocated memory: 131.691 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 131.691 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 8.226 seconds; current allocated memory: 184.207 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.187 seconds; current allocated memory: 194.938 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_85_9' (./accel.cpp:85) in function 'convex_hull_accel' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 2 for loop 'VITIS_LOOP_85_9' (./accel.cpp:87:9) in function 'convex_hull_accel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_104_11' (./accel.cpp:106:9) in function 'convex_hull_accel'.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_90_10' (./accel.cpp:90) in function 'convex_hull_accel' completely: variable loop bound.
WARNING: [HLS 200-805] An internal stream 'in_img.data' (./accel.cpp:29) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'out_img.data' (./accel.cpp:30) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 42 seconds. CPU system time: 1 seconds. Elapsed time: 47.098 seconds; current allocated memory: 291.137 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_47_3'(./accel.cpp:47:22) and 'VITIS_LOOP_49_4'(./accel.cpp:49:19) in function 'convex_hull_accel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_34_1' (./accel.cpp:34:22) in function 'convex_hull_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_3' (./accel.cpp:47:22) in function 'convex_hull_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_5' (./accel.cpp:63:26) in function 'convex_hull_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_7' (./accel.cpp:73:26) in function 'convex_hull_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_134_15' (./accel.cpp:134:24) in function 'convex_hull_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_154_18' (./accel.cpp:154:24) in function 'convex_hull_accel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 61 seconds. CPU system time: 0 seconds. Elapsed time: 64.877 seconds; current allocated memory: 454.305 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convex_hull_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'cross' to 'cross_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1_VITIS_LOOP_36_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_34_1_VITIS_LOOP_36_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 339 seconds. CPU system time: 1 seconds. Elapsed time: 382.474 seconds; current allocated memory: 466.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 467.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_y_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_x_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_y'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_x'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_y_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_x_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_y_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_x_2'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_3_VITIS_LOOP_49_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_47_3_VITIS_LOOP_49_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 10.4 seconds; current allocated memory: 478.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 478.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cross_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'cross'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 4, function 'cross'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 478.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 478.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convex_hull_accel_Pipeline_VITIS_LOOP_104_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_y_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_x_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_y'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_x'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_y_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_x_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_y_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_x_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_y_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_y_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_y_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_y'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_x_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_x_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_x_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_x'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_11'.
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_104_11' (loop 'VITIS_LOOP_104_11'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:113) and 'trunc' operation 2 bit ('trunc_ln104', ./accel.cpp:104).
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_104_11' (loop 'VITIS_LOOP_104_11'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:113) and 'trunc' operation 2 bit ('trunc_ln104', ./accel.cpp:104).
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_104_11' (loop 'VITIS_LOOP_104_11'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:113) and 'trunc' operation 2 bit ('trunc_ln104', ./accel.cpp:104).
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_104_11' (loop 'VITIS_LOOP_104_11'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:113) and 'trunc' operation 2 bit ('trunc_ln104', ./accel.cpp:104).
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_104_11' (loop 'VITIS_LOOP_104_11'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:113) and 'trunc' operation 2 bit ('trunc_ln104', ./accel.cpp:104).
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_104_11' (loop 'VITIS_LOOP_104_11'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:113) and 'trunc' operation 2 bit ('trunc_ln104', ./accel.cpp:104).
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_104_11' (loop 'VITIS_LOOP_104_11'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:113) and 'trunc' operation 2 bit ('trunc_ln104', ./accel.cpp:104).
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_104_11' (loop 'VITIS_LOOP_104_11'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:113) and 'trunc' operation 2 bit ('trunc_ln104', ./accel.cpp:104).
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_104_11' (loop 'VITIS_LOOP_104_11'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:113) and 'trunc' operation 2 bit ('trunc_ln104', ./accel.cpp:104).
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_104_11' (loop 'VITIS_LOOP_104_11'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:113) and 'trunc' operation 2 bit ('trunc_ln104', ./accel.cpp:104).
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_104_11' (loop 'VITIS_LOOP_104_11'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:113) and 'trunc' operation 2 bit ('trunc_ln104', ./accel.cpp:104).
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_104_11' (loop 'VITIS_LOOP_104_11'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:113) and 'trunc' operation 2 bit ('trunc_ln104', ./accel.cpp:104).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_104_11': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 531 seconds. CPU system time: 14 seconds. Elapsed time: 717.399 seconds; current allocated memory: 1.398 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 20 seconds. CPU system time: 1 seconds. Elapsed time: 30.798 seconds; current allocated memory: 1.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convex_hull_accel_Pipeline_VITIS_LOOP_118_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_y_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_x_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_y'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_x'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_y_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_x_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_y_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_x_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_y_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_y_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_y_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_y'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_x_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_x_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_x_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_x'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_118_13'.
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_118_13' (loop 'VITIS_LOOP_118_13'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:127) and 'trunc' operation 2 bit ('trunc_ln118', ./accel.cpp:118).
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_118_13' (loop 'VITIS_LOOP_118_13'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:127) and 'trunc' operation 2 bit ('trunc_ln118', ./accel.cpp:118).
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_118_13' (loop 'VITIS_LOOP_118_13'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:127) and 'trunc' operation 2 bit ('trunc_ln118', ./accel.cpp:118).
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_118_13' (loop 'VITIS_LOOP_118_13'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:127) and 'trunc' operation 2 bit ('trunc_ln118', ./accel.cpp:118).
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_118_13' (loop 'VITIS_LOOP_118_13'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:127) and 'trunc' operation 2 bit ('trunc_ln118', ./accel.cpp:118).
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_118_13' (loop 'VITIS_LOOP_118_13'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:127) and 'trunc' operation 2 bit ('trunc_ln118', ./accel.cpp:118).
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_118_13' (loop 'VITIS_LOOP_118_13'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:127) and 'trunc' operation 2 bit ('trunc_ln118', ./accel.cpp:118).
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_118_13' (loop 'VITIS_LOOP_118_13'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:127) and 'trunc' operation 2 bit ('trunc_ln118', ./accel.cpp:118).
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_118_13' (loop 'VITIS_LOOP_118_13'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:127) and 'trunc' operation 2 bit ('trunc_ln118', ./accel.cpp:118).
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_118_13' (loop 'VITIS_LOOP_118_13'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:127) and 'trunc' operation 2 bit ('trunc_ln118', ./accel.cpp:118).
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_118_13' (loop 'VITIS_LOOP_118_13'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:127) and 'trunc' operation 2 bit ('trunc_ln118', ./accel.cpp:118).
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_118_13' (loop 'VITIS_LOOP_118_13'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:127) and 'trunc' operation 2 bit ('trunc_ln118', ./accel.cpp:118).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_118_13': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 394 seconds. CPU system time: 5 seconds. Elapsed time: 638.06 seconds; current allocated memory: 1.439 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 16 seconds. CPU system time: 1 seconds. Elapsed time: 30.857 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_134_15_VITIS_LOOP_136_16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_134_15_VITIS_LOOP_136_16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 8.909 seconds; current allocated memory: 1.439 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convex_hull_accel_Pipeline_VITIS_LOOP_143_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_y_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_y_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_y_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_y'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_x_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_x_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_x_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_x'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_143_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_143_17'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.203 seconds; current allocated memory: 1.439 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_154_18_VITIS_LOOP_156_19'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_154_18_VITIS_LOOP_156_19'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 1.439 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_5_VITIS_LOOP_65_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_63_5_VITIS_LOOP_65_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1.439 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_7_VITIS_LOOP_75_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_73_7_VITIS_LOOP_75_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.439 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convex_hull_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_y'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_x'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_y_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_x_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_y_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_x_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_y_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_x_2'. Use bind_storage pragma to override this type.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_85_9': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.816 seconds; current allocated memory: 1.439 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.452 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2' pipeline 'VITIS_LOOP_34_1_VITIS_LOOP_36_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4' pipeline 'VITIS_LOOP_47_3_VITIS_LOOP_49_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cross_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_0': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cross_r'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.583 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convex_hull_accel_Pipeline_VITIS_LOOP_104_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convex_hull_accel_Pipeline_VITIS_LOOP_104_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 35 seconds. CPU system time: 0 seconds. Elapsed time: 58.368 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convex_hull_accel_Pipeline_VITIS_LOOP_118_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convex_hull_accel_Pipeline_VITIS_LOOP_118_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 42 seconds. CPU system time: 5 seconds. Elapsed time: 77.237 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16' pipeline 'VITIS_LOOP_134_15_VITIS_LOOP_136_16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8 seconds. CPU system time: 4 seconds. Elapsed time: 19.561 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convex_hull_accel_Pipeline_VITIS_LOOP_143_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convex_hull_accel_Pipeline_VITIS_LOOP_143_17' pipeline 'VITIS_LOOP_143_17' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convex_hull_accel_Pipeline_VITIS_LOOP_143_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19' pipeline 'VITIS_LOOP_154_18_VITIS_LOOP_156_19' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19/m_axi_gmem1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.839 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6' pipeline 'VITIS_LOOP_63_5_VITIS_LOOP_65_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8' pipeline 'VITIS_LOOP_73_7_VITIS_LOOP_75_8' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8/m_axi_gmem1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.954 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convex_hull_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'convex_hull_accel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convex_hull_accel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convex_hull_accel/in_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convex_hull_accel/out_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convex_hull_accel/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convex_hull_accel/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convex_hull_accel/hull_size' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convex_hull_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'rows', 'cols', 'hull_size' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'in_data' and 'out_data' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'mul_15s_15s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convex_hull_accel'.
INFO: [RTMG 210-278] Implementing memory 'convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_img_data_U(convex_hull_accel_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_img_data_U(convex_hull_accel_fifo_w8_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.427 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.113 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 12 seconds. CPU system time: 0 seconds. Elapsed time: 20.198 seconds; current allocated memory: 1.439 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for convex_hull_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for convex_hull_accel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 134.91 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1574 seconds. CPU system time: 36 seconds. Elapsed time: 2387.84 seconds; current allocated memory: 1.338 GB.
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file convex_hull.prj/sol1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 32 seconds. CPU system time: 2 seconds. Elapsed time: 2427.39 seconds; current allocated memory: 0.000 MB.
