// Seed: 2585716805
`timescale 1 ps / 1 ps
module module_0 (
    input logic id_0,
    input logic id_1
);
  type_8(
      1 && id_0, id_0
  );
  assign #id_2 id_2 = id_1;
  generate
    assign id_2 = id_2;
    logic id_3 = id_3;
    defparam id_4.id_5 = id_5 & id_5;
  endgenerate
endmodule
