<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>plibsys: pmacroscpu.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">plibsys<span id="projectnumber">&#160;0.0.5</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',false);
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_3a0b7d3a3e79d1c4236c98884ce82128.html">plibsys</a></li><li class="navelem"><a class="el" href="dir_23d65ea3503364d4c78c4aec4f946d15.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">pmacroscpu.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>CPU detection macros.  
<a href="#details">More...</a></p>

<p><a href="pmacroscpu_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a2e99ba8d40780d789ac822c220322c57" id="r_a2e99ba8d40780d789ac822c220322c57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2e99ba8d40780d789ac822c220322c57">P_CPU_ALPHA</a></td></tr>
<tr class="memdesc:a2e99ba8d40780d789ac822c220322c57"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEC Alpha architecture.  <br /></td></tr>
<tr class="separator:a2e99ba8d40780d789ac822c220322c57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a850783a13aa2f58846e7e25263dcc855" id="r_a850783a13aa2f58846e7e25263dcc855"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a850783a13aa2f58846e7e25263dcc855">P_CPU_ARM</a></td></tr>
<tr class="memdesc:a850783a13aa2f58846e7e25263dcc855"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM architecture.  <br /></td></tr>
<tr class="separator:a850783a13aa2f58846e7e25263dcc855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e698e042aa2530852baf7c7a202509f" id="r_a3e698e042aa2530852baf7c7a202509f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3e698e042aa2530852baf7c7a202509f">P_CPU_ARM_32</a></td></tr>
<tr class="memdesc:a3e698e042aa2530852baf7c7a202509f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM 32-bit architecture.  <br /></td></tr>
<tr class="separator:a3e698e042aa2530852baf7c7a202509f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8405a0787e8afeb81a4c9ff1d6914ca6" id="r_a8405a0787e8afeb81a4c9ff1d6914ca6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8405a0787e8afeb81a4c9ff1d6914ca6">P_CPU_ARM_64</a></td></tr>
<tr class="memdesc:a8405a0787e8afeb81a4c9ff1d6914ca6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM 64-bit architecture.  <br /></td></tr>
<tr class="separator:a8405a0787e8afeb81a4c9ff1d6914ca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa43e7c5588447acec13d024bae71bc1e" id="r_aa43e7c5588447acec13d024bae71bc1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa43e7c5588447acec13d024bae71bc1e">P_CPU_ARM_V2</a></td></tr>
<tr class="memdesc:aa43e7c5588447acec13d024bae71bc1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARMv2 architecture revision.  <br /></td></tr>
<tr class="separator:aa43e7c5588447acec13d024bae71bc1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f67adaaa78e9fe3788407f844808a85" id="r_a6f67adaaa78e9fe3788407f844808a85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6f67adaaa78e9fe3788407f844808a85">P_CPU_ARM_V3</a></td></tr>
<tr class="memdesc:a6f67adaaa78e9fe3788407f844808a85"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARMv3 architecture revision.  <br /></td></tr>
<tr class="separator:a6f67adaaa78e9fe3788407f844808a85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85cf37dd474953e35cc27f74e6b1c13b" id="r_a85cf37dd474953e35cc27f74e6b1c13b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a85cf37dd474953e35cc27f74e6b1c13b">P_CPU_ARM_V4</a></td></tr>
<tr class="memdesc:a85cf37dd474953e35cc27f74e6b1c13b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARMv4 architecture revision.  <br /></td></tr>
<tr class="separator:a85cf37dd474953e35cc27f74e6b1c13b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad35cf0693f5739fab71440606c91016d" id="r_ad35cf0693f5739fab71440606c91016d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad35cf0693f5739fab71440606c91016d">P_CPU_ARM_V5</a></td></tr>
<tr class="memdesc:ad35cf0693f5739fab71440606c91016d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARMv5 architecture revision.  <br /></td></tr>
<tr class="separator:ad35cf0693f5739fab71440606c91016d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab33dcb72589bbcea2156ddbb1f60e9ff" id="r_ab33dcb72589bbcea2156ddbb1f60e9ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab33dcb72589bbcea2156ddbb1f60e9ff">P_CPU_ARM_V6</a></td></tr>
<tr class="memdesc:ab33dcb72589bbcea2156ddbb1f60e9ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARMv6 architecture revision.  <br /></td></tr>
<tr class="separator:ab33dcb72589bbcea2156ddbb1f60e9ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a008c45e7294ee354c9a7f8fcb39e379b" id="r_a008c45e7294ee354c9a7f8fcb39e379b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a008c45e7294ee354c9a7f8fcb39e379b">P_CPU_ARM_V7</a></td></tr>
<tr class="memdesc:a008c45e7294ee354c9a7f8fcb39e379b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARMv7 architecture revision.  <br /></td></tr>
<tr class="separator:a008c45e7294ee354c9a7f8fcb39e379b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8979858adaec718c630430da12e384cf" id="r_a8979858adaec718c630430da12e384cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8979858adaec718c630430da12e384cf">P_CPU_ARM_V8</a></td></tr>
<tr class="memdesc:a8979858adaec718c630430da12e384cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARMv8 architecture revision.  <br /></td></tr>
<tr class="separator:a8979858adaec718c630430da12e384cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03c029a8237c74785753b6da6cc61f02" id="r_a03c029a8237c74785753b6da6cc61f02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a03c029a8237c74785753b6da6cc61f02">P_CPU_ARM_V9</a></td></tr>
<tr class="memdesc:a03c029a8237c74785753b6da6cc61f02"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARMv9 architecture revision.  <br /></td></tr>
<tr class="separator:a03c029a8237c74785753b6da6cc61f02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d3916911a31c407aede17009aa06e9f" id="r_a4d3916911a31c407aede17009aa06e9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4d3916911a31c407aede17009aa06e9f">P_CPU_X86</a></td></tr>
<tr class="memdesc:a4d3916911a31c407aede17009aa06e9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel x86 architecture.  <br /></td></tr>
<tr class="separator:a4d3916911a31c407aede17009aa06e9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c0a0802bf39b7c9301f482e6dfb5f6d" id="r_a1c0a0802bf39b7c9301f482e6dfb5f6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1c0a0802bf39b7c9301f482e6dfb5f6d">P_CPU_X86_32</a></td></tr>
<tr class="memdesc:a1c0a0802bf39b7c9301f482e6dfb5f6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel x86 32-bit architecture.  <br /></td></tr>
<tr class="separator:a1c0a0802bf39b7c9301f482e6dfb5f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19b877b5f071d10ee18a6fdc2871f47d" id="r_a19b877b5f071d10ee18a6fdc2871f47d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a19b877b5f071d10ee18a6fdc2871f47d">P_CPU_X86_64</a></td></tr>
<tr class="memdesc:a19b877b5f071d10ee18a6fdc2871f47d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel x86 64-bit architecture.  <br /></td></tr>
<tr class="separator:a19b877b5f071d10ee18a6fdc2871f47d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75327a10ecf7efc23e3a48ee7eca4cdf" id="r_a75327a10ecf7efc23e3a48ee7eca4cdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a75327a10ecf7efc23e3a48ee7eca4cdf">P_CPU_IA64</a></td></tr>
<tr class="memdesc:a75327a10ecf7efc23e3a48ee7eca4cdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intel Itanium (IA-64) architecture.  <br /></td></tr>
<tr class="separator:a75327a10ecf7efc23e3a48ee7eca4cdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a547f1a44407507552d270e61a16b08c3" id="r_a547f1a44407507552d270e61a16b08c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a547f1a44407507552d270e61a16b08c3">P_CPU_MIPS</a></td></tr>
<tr class="memdesc:a547f1a44407507552d270e61a16b08c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">MIPS architecture.  <br /></td></tr>
<tr class="separator:a547f1a44407507552d270e61a16b08c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8809400ca610b1f3902511b01d6b585" id="r_aa8809400ca610b1f3902511b01d6b585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa8809400ca610b1f3902511b01d6b585">P_CPU_MIPS_I</a></td></tr>
<tr class="memdesc:aa8809400ca610b1f3902511b01d6b585"><td class="mdescLeft">&#160;</td><td class="mdescRight">MIPS I ISA.  <br /></td></tr>
<tr class="separator:aa8809400ca610b1f3902511b01d6b585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace3d78b361449cec16465ef3aecb18d4" id="r_ace3d78b361449cec16465ef3aecb18d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ace3d78b361449cec16465ef3aecb18d4">P_CPU_MIPS_II</a></td></tr>
<tr class="memdesc:ace3d78b361449cec16465ef3aecb18d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">MIPS II ISA.  <br /></td></tr>
<tr class="separator:ace3d78b361449cec16465ef3aecb18d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09cd69f388256b2c5fa65eb6137159dd" id="r_a09cd69f388256b2c5fa65eb6137159dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a09cd69f388256b2c5fa65eb6137159dd">P_CPU_MIPS_III</a></td></tr>
<tr class="memdesc:a09cd69f388256b2c5fa65eb6137159dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">MIPS III ISA.  <br /></td></tr>
<tr class="separator:a09cd69f388256b2c5fa65eb6137159dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63881e9e4c8f65d6a0ba67d0404bb441" id="r_a63881e9e4c8f65d6a0ba67d0404bb441"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a63881e9e4c8f65d6a0ba67d0404bb441">P_CPU_MIPS_IV</a></td></tr>
<tr class="memdesc:a63881e9e4c8f65d6a0ba67d0404bb441"><td class="mdescLeft">&#160;</td><td class="mdescRight">MIPS IV ISA.  <br /></td></tr>
<tr class="separator:a63881e9e4c8f65d6a0ba67d0404bb441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfdd50be0755a00c308d2b96b4f1abcf" id="r_acfdd50be0755a00c308d2b96b4f1abcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acfdd50be0755a00c308d2b96b4f1abcf">P_CPU_MIPS_V</a></td></tr>
<tr class="memdesc:acfdd50be0755a00c308d2b96b4f1abcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">MIPS V ISA.  <br /></td></tr>
<tr class="separator:acfdd50be0755a00c308d2b96b4f1abcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa870fff5855c4af1ba18a9ba4caff00f" id="r_aa870fff5855c4af1ba18a9ba4caff00f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa870fff5855c4af1ba18a9ba4caff00f">P_CPU_MIPS_32</a></td></tr>
<tr class="memdesc:aa870fff5855c4af1ba18a9ba4caff00f"><td class="mdescLeft">&#160;</td><td class="mdescRight">MIPS32 ISA.  <br /></td></tr>
<tr class="separator:aa870fff5855c4af1ba18a9ba4caff00f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07fbf7fb715d4aef3876f322335254bb" id="r_a07fbf7fb715d4aef3876f322335254bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a07fbf7fb715d4aef3876f322335254bb">P_CPU_MIPS_64</a></td></tr>
<tr class="memdesc:a07fbf7fb715d4aef3876f322335254bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">MIPS64 ISA.  <br /></td></tr>
<tr class="separator:a07fbf7fb715d4aef3876f322335254bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e7c1c876076148adb440439f8a43c00" id="r_a7e7c1c876076148adb440439f8a43c00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7e7c1c876076148adb440439f8a43c00">P_CPU_POWER</a></td></tr>
<tr class="memdesc:a7e7c1c876076148adb440439f8a43c00"><td class="mdescLeft">&#160;</td><td class="mdescRight">PowerPC architecture.  <br /></td></tr>
<tr class="separator:a7e7c1c876076148adb440439f8a43c00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9adb33e6df610d42feb314a0671aafdd" id="r_a9adb33e6df610d42feb314a0671aafdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9adb33e6df610d42feb314a0671aafdd">P_CPU_POWER_32</a></td></tr>
<tr class="memdesc:a9adb33e6df610d42feb314a0671aafdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">PowerPC 32-bit architecture.  <br /></td></tr>
<tr class="separator:a9adb33e6df610d42feb314a0671aafdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a052e12d9ab94f0f2326a3f26834f1229" id="r_a052e12d9ab94f0f2326a3f26834f1229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a052e12d9ab94f0f2326a3f26834f1229">P_CPU_POWER_64</a></td></tr>
<tr class="memdesc:a052e12d9ab94f0f2326a3f26834f1229"><td class="mdescLeft">&#160;</td><td class="mdescRight">PowerPC 64-bit architecture.  <br /></td></tr>
<tr class="separator:a052e12d9ab94f0f2326a3f26834f1229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9158191518eea33a73269423306cba92" id="r_a9158191518eea33a73269423306cba92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9158191518eea33a73269423306cba92">P_CPU_SPARC</a></td></tr>
<tr class="memdesc:a9158191518eea33a73269423306cba92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sun SPARC architecture.  <br /></td></tr>
<tr class="separator:a9158191518eea33a73269423306cba92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1659853534411b73d7349c4cc28050e" id="r_ab1659853534411b73d7349c4cc28050e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab1659853534411b73d7349c4cc28050e">P_CPU_SPARC_V8</a></td></tr>
<tr class="memdesc:ab1659853534411b73d7349c4cc28050e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sun SPARC V8 architecture.  <br /></td></tr>
<tr class="separator:ab1659853534411b73d7349c4cc28050e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07ffdad87d2a0e491ab34901fab96323" id="r_a07ffdad87d2a0e491ab34901fab96323"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a07ffdad87d2a0e491ab34901fab96323">P_CPU_SPARC_V9</a></td></tr>
<tr class="memdesc:a07ffdad87d2a0e491ab34901fab96323"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sun SPARC V9 architecture.  <br /></td></tr>
<tr class="separator:a07ffdad87d2a0e491ab34901fab96323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18c38eb7c255728192fd2f028809916b" id="r_a18c38eb7c255728192fd2f028809916b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a18c38eb7c255728192fd2f028809916b">P_CPU_HPPA</a></td></tr>
<tr class="memdesc:a18c38eb7c255728192fd2f028809916b"><td class="mdescLeft">&#160;</td><td class="mdescRight">HP PA-RISC architecture.  <br /></td></tr>
<tr class="separator:a18c38eb7c255728192fd2f028809916b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a105a43bc18e6c566697a3815f3219778" id="r_a105a43bc18e6c566697a3815f3219778"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a105a43bc18e6c566697a3815f3219778">P_CPU_HPPA_32</a></td></tr>
<tr class="memdesc:a105a43bc18e6c566697a3815f3219778"><td class="mdescLeft">&#160;</td><td class="mdescRight">HP PA-RISC 32-bit (1.0, 1.1) architecture.  <br /></td></tr>
<tr class="separator:a105a43bc18e6c566697a3815f3219778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d3ab60d973e340f8f007a901a0e5cf9" id="r_a1d3ab60d973e340f8f007a901a0e5cf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1d3ab60d973e340f8f007a901a0e5cf9">P_CPU_HPPA_64</a></td></tr>
<tr class="memdesc:a1d3ab60d973e340f8f007a901a0e5cf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">HP PA-RISC 64-bit (2.0) architecture.  <br /></td></tr>
<tr class="separator:a1d3ab60d973e340f8f007a901a0e5cf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f2514149b8dc1ca3a15c74a722517bd" id="r_a2f2514149b8dc1ca3a15c74a722517bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2f2514149b8dc1ca3a15c74a722517bd">P_CPU_S390</a></td></tr>
<tr class="memdesc:a2f2514149b8dc1ca3a15c74a722517bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">IBM S/390 architecture.  <br /></td></tr>
<tr class="separator:a2f2514149b8dc1ca3a15c74a722517bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d70287e965b66e6612158a801b2bfcb" id="r_a7d70287e965b66e6612158a801b2bfcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7d70287e965b66e6612158a801b2bfcb">P_CPU_S390X</a></td></tr>
<tr class="memdesc:a7d70287e965b66e6612158a801b2bfcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">IBM S/390x architecture.  <br /></td></tr>
<tr class="separator:a7d70287e965b66e6612158a801b2bfcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d9df13ee99f272cdfe2de8b1114ad35" id="r_a9d9df13ee99f272cdfe2de8b1114ad35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9d9df13ee99f272cdfe2de8b1114ad35">P_CPU_RISCV</a></td></tr>
<tr class="memdesc:a9d9df13ee99f272cdfe2de8b1114ad35"><td class="mdescLeft">&#160;</td><td class="mdescRight">RISC-V architecture.  <br /></td></tr>
<tr class="separator:a9d9df13ee99f272cdfe2de8b1114ad35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26b45275f3bc06909470f5d59737bdf3" id="r_a26b45275f3bc06909470f5d59737bdf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a26b45275f3bc06909470f5d59737bdf3">P_CPU_RISCV_32</a></td></tr>
<tr class="memdesc:a26b45275f3bc06909470f5d59737bdf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">RISC-V 32-bit architecture.  <br /></td></tr>
<tr class="separator:a26b45275f3bc06909470f5d59737bdf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a058d318a800cff75b8e0eb2befc95c16" id="r_a058d318a800cff75b8e0eb2befc95c16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a058d318a800cff75b8e0eb2befc95c16">P_CPU_RISCV_64</a></td></tr>
<tr class="memdesc:a058d318a800cff75b8e0eb2befc95c16"><td class="mdescLeft">&#160;</td><td class="mdescRight">RISC-V 64-bit architecture.  <br /></td></tr>
<tr class="separator:a058d318a800cff75b8e0eb2befc95c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58d4c209c1252882f65c2035e7e707d6" id="r_a58d4c209c1252882f65c2035e7e707d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a58d4c209c1252882f65c2035e7e707d6">P_CPU_LOONGARCH</a></td></tr>
<tr class="memdesc:a58d4c209c1252882f65c2035e7e707d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">LoongArch architecture.  <br /></td></tr>
<tr class="separator:a58d4c209c1252882f65c2035e7e707d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b5a5570cb4d34de1bd40b4cde271a37" id="r_a0b5a5570cb4d34de1bd40b4cde271a37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0b5a5570cb4d34de1bd40b4cde271a37">P_CPU_LOONGARCH_32</a></td></tr>
<tr class="memdesc:a0b5a5570cb4d34de1bd40b4cde271a37"><td class="mdescLeft">&#160;</td><td class="mdescRight">LoongArch 32-bit architecture.  <br /></td></tr>
<tr class="separator:a0b5a5570cb4d34de1bd40b4cde271a37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef9acc85ef7e087d4c35bc43719e74d3" id="r_aef9acc85ef7e087d4c35bc43719e74d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aef9acc85ef7e087d4c35bc43719e74d3">P_CPU_LOONGARCH_64</a></td></tr>
<tr class="memdesc:aef9acc85ef7e087d4c35bc43719e74d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">LoongArch 64-bit architecture.  <br /></td></tr>
<tr class="separator:aef9acc85ef7e087d4c35bc43719e74d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39d162d7f2e80687679b54f55e26c30d" id="r_a39d162d7f2e80687679b54f55e26c30d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a39d162d7f2e80687679b54f55e26c30d">P_CPU_E2K</a></td></tr>
<tr class="memdesc:a39d162d7f2e80687679b54f55e26c30d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Elbrus 2000 architecture.  <br /></td></tr>
<tr class="separator:a39d162d7f2e80687679b54f55e26c30d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>CPU detection macros. </p>
<dl class="section author"><dt>Author</dt><dd>Alexander Saprykin</dd></dl>
<p>All the macros are completely independent of any other platform-specific headers, thus gurantee to work with any compiler under any operating system in the same way as they are used within the library.</p>
<p>This family of macros provides CPU detection and defines one or several of P_CPU_x macros. </p>

<p class="definition">Definition in file <a class="el" href="pmacroscpu_8h_source.html">pmacroscpu.h</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a2e99ba8d40780d789ac822c220322c57" name="a2e99ba8d40780d789ac822c220322c57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e99ba8d40780d789ac822c220322c57">&#9670;&#160;</a></span>P_CPU_ALPHA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_CPU_ALPHA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEC Alpha architecture. </p>
<dl class="section since"><dt>Since</dt><dd>0.0.3 </dd></dl>

<p class="definition">Definition at line <a class="el" href="pmacroscpu_8h_source.html#l00674">674</a> of file <a class="el" href="pmacroscpu_8h_source.html">pmacroscpu.h</a>.</p>

</div>
</div>
<a id="a850783a13aa2f58846e7e25263dcc855" name="a850783a13aa2f58846e7e25263dcc855"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a850783a13aa2f58846e7e25263dcc855">&#9670;&#160;</a></span>P_CPU_ARM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_CPU_ARM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ARM architecture. </p>
<dl class="section since"><dt>Since</dt><dd>0.0.3</dd></dl>
<p>This macro is defined for any ARM target. It contains an architecture revision number. One of the revision specific macros (P_CPU_ARM_Vx) is also defined, as well as <a class="el" href="#a3e698e042aa2530852baf7c7a202509f" title="ARM 32-bit architecture.">P_CPU_ARM_32</a> or <a class="el" href="#a8405a0787e8afeb81a4c9ff1d6914ca6" title="ARM 64-bit architecture.">P_CPU_ARM_64</a>. </p>

<p class="definition">Definition at line <a class="el" href="pmacroscpu_8h_source.html#l00677">677</a> of file <a class="el" href="pmacroscpu_8h_source.html">pmacroscpu.h</a>.</p>

</div>
</div>
<a id="a3e698e042aa2530852baf7c7a202509f" name="a3e698e042aa2530852baf7c7a202509f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e698e042aa2530852baf7c7a202509f">&#9670;&#160;</a></span>P_CPU_ARM_32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_CPU_ARM_32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ARM 32-bit architecture. </p>
<dl class="section since"><dt>Since</dt><dd>0.0.3</dd></dl>
<p>This macro is defined for ARM 32-bit target. One of the revision specific macros (P_CPU_ARM_Vx) is also defined, as well as <a class="el" href="#a850783a13aa2f58846e7e25263dcc855" title="ARM architecture.">P_CPU_ARM</a>. </p>

<p class="definition">Definition at line <a class="el" href="pmacroscpu_8h_source.html#l00680">680</a> of file <a class="el" href="pmacroscpu_8h_source.html">pmacroscpu.h</a>.</p>

</div>
</div>
<a id="a8405a0787e8afeb81a4c9ff1d6914ca6" name="a8405a0787e8afeb81a4c9ff1d6914ca6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8405a0787e8afeb81a4c9ff1d6914ca6">&#9670;&#160;</a></span>P_CPU_ARM_64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_CPU_ARM_64</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ARM 64-bit architecture. </p>
<dl class="section since"><dt>Since</dt><dd>0.0.3</dd></dl>
<p>This macro is defined for ARM 64-bit target. One of the revision specific macros (P_CPU_ARM_Vx) is also defined, as well as <a class="el" href="#a850783a13aa2f58846e7e25263dcc855" title="ARM architecture.">P_CPU_ARM</a>. </p>

<p class="definition">Definition at line <a class="el" href="pmacroscpu_8h_source.html#l00683">683</a> of file <a class="el" href="pmacroscpu_8h_source.html">pmacroscpu.h</a>.</p>

</div>
</div>
<a id="aa43e7c5588447acec13d024bae71bc1e" name="aa43e7c5588447acec13d024bae71bc1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa43e7c5588447acec13d024bae71bc1e">&#9670;&#160;</a></span>P_CPU_ARM_V2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_CPU_ARM_V2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ARMv2 architecture revision. </p>
<dl class="section since"><dt>Since</dt><dd>0.0.3</dd></dl>
<p>This macro is defined for ARMv2 target. <a class="el" href="#a3e698e042aa2530852baf7c7a202509f" title="ARM 32-bit architecture.">P_CPU_ARM_32</a> and <a class="el" href="#a850783a13aa2f58846e7e25263dcc855" title="ARM architecture.">P_CPU_ARM</a> macros are also defined. </p>

<p class="definition">Definition at line <a class="el" href="pmacroscpu_8h_source.html#l00686">686</a> of file <a class="el" href="pmacroscpu_8h_source.html">pmacroscpu.h</a>.</p>

</div>
</div>
<a id="a6f67adaaa78e9fe3788407f844808a85" name="a6f67adaaa78e9fe3788407f844808a85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f67adaaa78e9fe3788407f844808a85">&#9670;&#160;</a></span>P_CPU_ARM_V3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_CPU_ARM_V3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ARMv3 architecture revision. </p>
<dl class="section since"><dt>Since</dt><dd>0.0.3</dd></dl>
<p>This macro is defined for ARMv3 target. <a class="el" href="#a3e698e042aa2530852baf7c7a202509f" title="ARM 32-bit architecture.">P_CPU_ARM_32</a> and <a class="el" href="#a850783a13aa2f58846e7e25263dcc855" title="ARM architecture.">P_CPU_ARM</a> macros are also defined. </p>

<p class="definition">Definition at line <a class="el" href="pmacroscpu_8h_source.html#l00689">689</a> of file <a class="el" href="pmacroscpu_8h_source.html">pmacroscpu.h</a>.</p>

</div>
</div>
<a id="a85cf37dd474953e35cc27f74e6b1c13b" name="a85cf37dd474953e35cc27f74e6b1c13b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85cf37dd474953e35cc27f74e6b1c13b">&#9670;&#160;</a></span>P_CPU_ARM_V4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_CPU_ARM_V4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ARMv4 architecture revision. </p>
<dl class="section since"><dt>Since</dt><dd>0.0.3</dd></dl>
<p>This macro is defined for ARMv4 target. <a class="el" href="#a3e698e042aa2530852baf7c7a202509f" title="ARM 32-bit architecture.">P_CPU_ARM_32</a> and <a class="el" href="#a850783a13aa2f58846e7e25263dcc855" title="ARM architecture.">P_CPU_ARM</a> macros are also defined. </p>

<p class="definition">Definition at line <a class="el" href="pmacroscpu_8h_source.html#l00692">692</a> of file <a class="el" href="pmacroscpu_8h_source.html">pmacroscpu.h</a>.</p>

</div>
</div>
<a id="ad35cf0693f5739fab71440606c91016d" name="ad35cf0693f5739fab71440606c91016d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad35cf0693f5739fab71440606c91016d">&#9670;&#160;</a></span>P_CPU_ARM_V5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_CPU_ARM_V5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ARMv5 architecture revision. </p>
<dl class="section since"><dt>Since</dt><dd>0.0.3</dd></dl>
<p>This macro is defined for ARMv5 target. <a class="el" href="#a3e698e042aa2530852baf7c7a202509f" title="ARM 32-bit architecture.">P_CPU_ARM_32</a> and <a class="el" href="#a850783a13aa2f58846e7e25263dcc855" title="ARM architecture.">P_CPU_ARM</a> macros are also defined. </p>

<p class="definition">Definition at line <a class="el" href="pmacroscpu_8h_source.html#l00695">695</a> of file <a class="el" href="pmacroscpu_8h_source.html">pmacroscpu.h</a>.</p>

</div>
</div>
<a id="ab33dcb72589bbcea2156ddbb1f60e9ff" name="ab33dcb72589bbcea2156ddbb1f60e9ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab33dcb72589bbcea2156ddbb1f60e9ff">&#9670;&#160;</a></span>P_CPU_ARM_V6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_CPU_ARM_V6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ARMv6 architecture revision. </p>
<dl class="section since"><dt>Since</dt><dd>0.0.3</dd></dl>
<p>This macro is defined for ARMv6 target. <a class="el" href="#a3e698e042aa2530852baf7c7a202509f" title="ARM 32-bit architecture.">P_CPU_ARM_32</a> and <a class="el" href="#a850783a13aa2f58846e7e25263dcc855" title="ARM architecture.">P_CPU_ARM</a> macros are also defined. </p>

<p class="definition">Definition at line <a class="el" href="pmacroscpu_8h_source.html#l00698">698</a> of file <a class="el" href="pmacroscpu_8h_source.html">pmacroscpu.h</a>.</p>

</div>
</div>
<a id="a008c45e7294ee354c9a7f8fcb39e379b" name="a008c45e7294ee354c9a7f8fcb39e379b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a008c45e7294ee354c9a7f8fcb39e379b">&#9670;&#160;</a></span>P_CPU_ARM_V7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_CPU_ARM_V7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ARMv7 architecture revision. </p>
<dl class="section since"><dt>Since</dt><dd>0.0.3</dd></dl>
<p>This macro is defined for ARMv7 target. <a class="el" href="#a3e698e042aa2530852baf7c7a202509f" title="ARM 32-bit architecture.">P_CPU_ARM_32</a> and <a class="el" href="#a850783a13aa2f58846e7e25263dcc855" title="ARM architecture.">P_CPU_ARM</a> macros are also defined. </p>

<p class="definition">Definition at line <a class="el" href="pmacroscpu_8h_source.html#l00701">701</a> of file <a class="el" href="pmacroscpu_8h_source.html">pmacroscpu.h</a>.</p>

</div>
</div>
<a id="a8979858adaec718c630430da12e384cf" name="a8979858adaec718c630430da12e384cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8979858adaec718c630430da12e384cf">&#9670;&#160;</a></span>P_CPU_ARM_V8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_CPU_ARM_V8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ARMv8 architecture revision. </p>
<dl class="section since"><dt>Since</dt><dd>0.0.3</dd></dl>
<p>This macro is defined for ARMv8 target. <a class="el" href="#a3e698e042aa2530852baf7c7a202509f" title="ARM 32-bit architecture.">P_CPU_ARM_32</a> or <a class="el" href="#a8405a0787e8afeb81a4c9ff1d6914ca6" title="ARM 64-bit architecture.">P_CPU_ARM_64</a> macro is defined, as well as <a class="el" href="#a850783a13aa2f58846e7e25263dcc855" title="ARM architecture.">P_CPU_ARM</a>. </p>

<p class="definition">Definition at line <a class="el" href="pmacroscpu_8h_source.html#l00704">704</a> of file <a class="el" href="pmacroscpu_8h_source.html">pmacroscpu.h</a>.</p>

</div>
</div>
<a id="a03c029a8237c74785753b6da6cc61f02" name="a03c029a8237c74785753b6da6cc61f02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03c029a8237c74785753b6da6cc61f02">&#9670;&#160;</a></span>P_CPU_ARM_V9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_CPU_ARM_V9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ARMv9 architecture revision. </p>
<dl class="section since"><dt>Since</dt><dd>0.0.5</dd></dl>
<p>This macro is defined for ARMv9 target. <a class="el" href="#a8405a0787e8afeb81a4c9ff1d6914ca6" title="ARM 64-bit architecture.">P_CPU_ARM_64</a> and <a class="el" href="#a850783a13aa2f58846e7e25263dcc855" title="ARM architecture.">P_CPU_ARM</a> macros are defined, as well. </p>

<p class="definition">Definition at line <a class="el" href="pmacroscpu_8h_source.html#l00707">707</a> of file <a class="el" href="pmacroscpu_8h_source.html">pmacroscpu.h</a>.</p>

</div>
</div>
<a id="a39d162d7f2e80687679b54f55e26c30d" name="a39d162d7f2e80687679b54f55e26c30d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39d162d7f2e80687679b54f55e26c30d">&#9670;&#160;</a></span>P_CPU_E2K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_CPU_E2K</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Elbrus 2000 architecture. </p>
<dl class="section since"><dt>Since</dt><dd>0.0.5</dd></dl>
<p>This macro is defined for Elbrus 2000 target. </p>

<p class="definition">Definition at line <a class="el" href="pmacroscpu_8h_source.html#l00797">797</a> of file <a class="el" href="pmacroscpu_8h_source.html">pmacroscpu.h</a>.</p>

</div>
</div>
<a id="a18c38eb7c255728192fd2f028809916b" name="a18c38eb7c255728192fd2f028809916b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18c38eb7c255728192fd2f028809916b">&#9670;&#160;</a></span>P_CPU_HPPA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_CPU_HPPA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HP PA-RISC architecture. </p>
<dl class="section since"><dt>Since</dt><dd>0.0.3</dd></dl>
<p>This macro is defined for any PA-RISC target. One of the architecture specific macros (P_CPU_HPPA_xx) is also defined. </p>

<p class="definition">Definition at line <a class="el" href="pmacroscpu_8h_source.html#l00764">764</a> of file <a class="el" href="pmacroscpu_8h_source.html">pmacroscpu.h</a>.</p>

</div>
</div>
<a id="a105a43bc18e6c566697a3815f3219778" name="a105a43bc18e6c566697a3815f3219778"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a105a43bc18e6c566697a3815f3219778">&#9670;&#160;</a></span>P_CPU_HPPA_32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_CPU_HPPA_32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HP PA-RISC 32-bit (1.0, 1.1) architecture. </p>
<dl class="section since"><dt>Since</dt><dd>0.0.3</dd></dl>
<p>This macro is defined for PA-RISC 32-bit target. <a class="el" href="#a18c38eb7c255728192fd2f028809916b" title="HP PA-RISC architecture.">P_CPU_HPPA</a> macro is also defined. </p>

<p class="definition">Definition at line <a class="el" href="pmacroscpu_8h_source.html#l00767">767</a> of file <a class="el" href="pmacroscpu_8h_source.html">pmacroscpu.h</a>.</p>

</div>
</div>
<a id="a1d3ab60d973e340f8f007a901a0e5cf9" name="a1d3ab60d973e340f8f007a901a0e5cf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d3ab60d973e340f8f007a901a0e5cf9">&#9670;&#160;</a></span>P_CPU_HPPA_64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_CPU_HPPA_64</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HP PA-RISC 64-bit (2.0) architecture. </p>
<dl class="section since"><dt>Since</dt><dd>0.0.3</dd></dl>
<p>This macro is defined for PA-RISC 64-bit target. <a class="el" href="#a18c38eb7c255728192fd2f028809916b" title="HP PA-RISC architecture.">P_CPU_HPPA</a> macro is also defined. </p>

<p class="definition">Definition at line <a class="el" href="pmacroscpu_8h_source.html#l00770">770</a> of file <a class="el" href="pmacroscpu_8h_source.html">pmacroscpu.h</a>.</p>

</div>
</div>
<a id="a75327a10ecf7efc23e3a48ee7eca4cdf" name="a75327a10ecf7efc23e3a48ee7eca4cdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75327a10ecf7efc23e3a48ee7eca4cdf">&#9670;&#160;</a></span>P_CPU_IA64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_CPU_IA64</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Intel Itanium (IA-64) architecture. </p>
<dl class="section since"><dt>Since</dt><dd>0.0.3</dd></dl>
<p>This macro is defined for Intel Itanium (IA-64) target. </p>

<p class="definition">Definition at line <a class="el" href="pmacroscpu_8h_source.html#l00719">719</a> of file <a class="el" href="pmacroscpu_8h_source.html">pmacroscpu.h</a>.</p>

</div>
</div>
<a id="a58d4c209c1252882f65c2035e7e707d6" name="a58d4c209c1252882f65c2035e7e707d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58d4c209c1252882f65c2035e7e707d6">&#9670;&#160;</a></span>P_CPU_LOONGARCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_CPU_LOONGARCH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LoongArch architecture. </p>
<dl class="section since"><dt>Since</dt><dd>0.0.5</dd></dl>
<p>This macro is defined for any LoongArch target. One of the architecture specific macros (P_CPU_LOONGARCH_xx) is also defined. </p>

<p class="definition">Definition at line <a class="el" href="pmacroscpu_8h_source.html#l00788">788</a> of file <a class="el" href="pmacroscpu_8h_source.html">pmacroscpu.h</a>.</p>

</div>
</div>
<a id="a0b5a5570cb4d34de1bd40b4cde271a37" name="a0b5a5570cb4d34de1bd40b4cde271a37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b5a5570cb4d34de1bd40b4cde271a37">&#9670;&#160;</a></span>P_CPU_LOONGARCH_32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_CPU_LOONGARCH_32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LoongArch 32-bit architecture. </p>
<dl class="section since"><dt>Since</dt><dd>0.0.5</dd></dl>
<p>This macro is defined for LoongArch 32-bit target. <a class="el" href="#a58d4c209c1252882f65c2035e7e707d6" title="LoongArch architecture.">P_CPU_LOONGARCH</a> macro is also defined. </p>

<p class="definition">Definition at line <a class="el" href="pmacroscpu_8h_source.html#l00791">791</a> of file <a class="el" href="pmacroscpu_8h_source.html">pmacroscpu.h</a>.</p>

</div>
</div>
<a id="aef9acc85ef7e087d4c35bc43719e74d3" name="aef9acc85ef7e087d4c35bc43719e74d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef9acc85ef7e087d4c35bc43719e74d3">&#9670;&#160;</a></span>P_CPU_LOONGARCH_64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_CPU_LOONGARCH_64</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LoongArch 64-bit architecture. </p>
<dl class="section since"><dt>Since</dt><dd>0.0.5</dd></dl>
<p>This macro is defined for LoongArch 64-bit target. <a class="el" href="#a58d4c209c1252882f65c2035e7e707d6" title="LoongArch architecture.">P_CPU_LOONGARCH</a> macro is also defined. </p>

<p class="definition">Definition at line <a class="el" href="pmacroscpu_8h_source.html#l00794">794</a> of file <a class="el" href="pmacroscpu_8h_source.html">pmacroscpu.h</a>.</p>

</div>
</div>
<a id="a547f1a44407507552d270e61a16b08c3" name="a547f1a44407507552d270e61a16b08c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a547f1a44407507552d270e61a16b08c3">&#9670;&#160;</a></span>P_CPU_MIPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_CPU_MIPS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MIPS architecture. </p>
<dl class="section since"><dt>Since</dt><dd>0.0.3</dd></dl>
<p>This macro is defined for any MIPS target. Some other specific macros (P_CPU_MIPS_xx) for different MIPS ISAs may be defined. </p>

<p class="definition">Definition at line <a class="el" href="pmacroscpu_8h_source.html#l00722">722</a> of file <a class="el" href="pmacroscpu_8h_source.html">pmacroscpu.h</a>.</p>

</div>
</div>
<a id="aa870fff5855c4af1ba18a9ba4caff00f" name="aa870fff5855c4af1ba18a9ba4caff00f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa870fff5855c4af1ba18a9ba4caff00f">&#9670;&#160;</a></span>P_CPU_MIPS_32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_CPU_MIPS_32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MIPS32 ISA. </p>
<dl class="section since"><dt>Since</dt><dd>0.0.3</dd></dl>
<p>This macro is defined for MIPS32 target. <a class="el" href="#a547f1a44407507552d270e61a16b08c3" title="MIPS architecture.">P_CPU_MIPS</a>, <a class="el" href="#aa8809400ca610b1f3902511b01d6b585" title="MIPS I ISA.">P_CPU_MIPS_I</a> and <a class="el" href="#ace3d78b361449cec16465ef3aecb18d4" title="MIPS II ISA.">P_CPU_MIPS_II</a>. </p>

<p class="definition">Definition at line <a class="el" href="pmacroscpu_8h_source.html#l00740">740</a> of file <a class="el" href="pmacroscpu_8h_source.html">pmacroscpu.h</a>.</p>

</div>
</div>
<a id="a07fbf7fb715d4aef3876f322335254bb" name="a07fbf7fb715d4aef3876f322335254bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07fbf7fb715d4aef3876f322335254bb">&#9670;&#160;</a></span>P_CPU_MIPS_64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_CPU_MIPS_64</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MIPS64 ISA. </p>
<dl class="section since"><dt>Since</dt><dd>0.0.3</dd></dl>
<p>This macro is defined for MIPS64 target. <a class="el" href="#a547f1a44407507552d270e61a16b08c3" title="MIPS architecture.">P_CPU_MIPS</a>, <a class="el" href="#aa8809400ca610b1f3902511b01d6b585" title="MIPS I ISA.">P_CPU_MIPS_I</a>, <a class="el" href="#ace3d78b361449cec16465ef3aecb18d4" title="MIPS II ISA.">P_CPU_MIPS_II</a>, <a class="el" href="#a09cd69f388256b2c5fa65eb6137159dd" title="MIPS III ISA.">P_CPU_MIPS_III</a>, <a class="el" href="#a63881e9e4c8f65d6a0ba67d0404bb441" title="MIPS IV ISA.">P_CPU_MIPS_IV</a> and are also defined. </p>

<p class="definition">Definition at line <a class="el" href="pmacroscpu_8h_source.html#l00743">743</a> of file <a class="el" href="pmacroscpu_8h_source.html">pmacroscpu.h</a>.</p>

</div>
</div>
<a id="aa8809400ca610b1f3902511b01d6b585" name="aa8809400ca610b1f3902511b01d6b585"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8809400ca610b1f3902511b01d6b585">&#9670;&#160;</a></span>P_CPU_MIPS_I</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_CPU_MIPS_I</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MIPS I ISA. </p>
<dl class="section since"><dt>Since</dt><dd>0.0.3</dd></dl>
<p>This macro is defined for MIPS I target. <a class="el" href="#a547f1a44407507552d270e61a16b08c3" title="MIPS architecture.">P_CPU_MIPS</a> is also defined, as well as probably some other ISA macros (P_CPU_MIPS_xx). </p>

<p class="definition">Definition at line <a class="el" href="pmacroscpu_8h_source.html#l00725">725</a> of file <a class="el" href="pmacroscpu_8h_source.html">pmacroscpu.h</a>.</p>

</div>
</div>
<a id="ace3d78b361449cec16465ef3aecb18d4" name="ace3d78b361449cec16465ef3aecb18d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace3d78b361449cec16465ef3aecb18d4">&#9670;&#160;</a></span>P_CPU_MIPS_II</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_CPU_MIPS_II</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MIPS II ISA. </p>
<dl class="section since"><dt>Since</dt><dd>0.0.3</dd></dl>
<p>This macro is defined for MIPS II target. <a class="el" href="#a547f1a44407507552d270e61a16b08c3" title="MIPS architecture.">P_CPU_MIPS</a> and <a class="el" href="#aa8809400ca610b1f3902511b01d6b585" title="MIPS I ISA.">P_CPU_MIPS_I</a> are also defined, as well as probably some other ISA macros (P_CPU_MIPS_xx). </p>

<p class="definition">Definition at line <a class="el" href="pmacroscpu_8h_source.html#l00728">728</a> of file <a class="el" href="pmacroscpu_8h_source.html">pmacroscpu.h</a>.</p>

</div>
</div>
<a id="a09cd69f388256b2c5fa65eb6137159dd" name="a09cd69f388256b2c5fa65eb6137159dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09cd69f388256b2c5fa65eb6137159dd">&#9670;&#160;</a></span>P_CPU_MIPS_III</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_CPU_MIPS_III</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MIPS III ISA. </p>
<dl class="section since"><dt>Since</dt><dd>0.0.3</dd></dl>
<p>This macro is defined for MIPS III target. <a class="el" href="#a547f1a44407507552d270e61a16b08c3" title="MIPS architecture.">P_CPU_MIPS</a>, <a class="el" href="#aa8809400ca610b1f3902511b01d6b585" title="MIPS I ISA.">P_CPU_MIPS_I</a> and <a class="el" href="#ace3d78b361449cec16465ef3aecb18d4" title="MIPS II ISA.">P_CPU_MIPS_II</a> are also defined, as well as probably some other ISA macros (P_CPU_MIPS_xx). </p>

<p class="definition">Definition at line <a class="el" href="pmacroscpu_8h_source.html#l00731">731</a> of file <a class="el" href="pmacroscpu_8h_source.html">pmacroscpu.h</a>.</p>

</div>
</div>
<a id="a63881e9e4c8f65d6a0ba67d0404bb441" name="a63881e9e4c8f65d6a0ba67d0404bb441"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63881e9e4c8f65d6a0ba67d0404bb441">&#9670;&#160;</a></span>P_CPU_MIPS_IV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_CPU_MIPS_IV</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MIPS IV ISA. </p>
<dl class="section since"><dt>Since</dt><dd>0.0.3</dd></dl>
<p>This macro is defined for MIPS IV target. <a class="el" href="#a547f1a44407507552d270e61a16b08c3" title="MIPS architecture.">P_CPU_MIPS</a>, <a class="el" href="#aa8809400ca610b1f3902511b01d6b585" title="MIPS I ISA.">P_CPU_MIPS_I</a>, <a class="el" href="#ace3d78b361449cec16465ef3aecb18d4" title="MIPS II ISA.">P_CPU_MIPS_II</a> and <a class="el" href="#a09cd69f388256b2c5fa65eb6137159dd" title="MIPS III ISA.">P_CPU_MIPS_III</a> are also defined, as well as probably some other ISA macros (P_CPU_MIPS_xx). </p>

<p class="definition">Definition at line <a class="el" href="pmacroscpu_8h_source.html#l00734">734</a> of file <a class="el" href="pmacroscpu_8h_source.html">pmacroscpu.h</a>.</p>

</div>
</div>
<a id="acfdd50be0755a00c308d2b96b4f1abcf" name="acfdd50be0755a00c308d2b96b4f1abcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfdd50be0755a00c308d2b96b4f1abcf">&#9670;&#160;</a></span>P_CPU_MIPS_V</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_CPU_MIPS_V</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MIPS V ISA. </p>
<dl class="section since"><dt>Since</dt><dd>0.0.5</dd></dl>
<p>This macro is defined for MIPS V target. <a class="el" href="#a547f1a44407507552d270e61a16b08c3" title="MIPS architecture.">P_CPU_MIPS</a>, <a class="el" href="#aa8809400ca610b1f3902511b01d6b585" title="MIPS I ISA.">P_CPU_MIPS_I</a>, <a class="el" href="#ace3d78b361449cec16465ef3aecb18d4" title="MIPS II ISA.">P_CPU_MIPS_II</a>, <a class="el" href="#a09cd69f388256b2c5fa65eb6137159dd" title="MIPS III ISA.">P_CPU_MIPS_III</a> and <a class="el" href="#a63881e9e4c8f65d6a0ba67d0404bb441" title="MIPS IV ISA.">P_CPU_MIPS_IV</a> are also defined, as well as probably some other ISA macros (P_CPU_MIPS_xx). </p>

<p class="definition">Definition at line <a class="el" href="pmacroscpu_8h_source.html#l00737">737</a> of file <a class="el" href="pmacroscpu_8h_source.html">pmacroscpu.h</a>.</p>

</div>
</div>
<a id="a7e7c1c876076148adb440439f8a43c00" name="a7e7c1c876076148adb440439f8a43c00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e7c1c876076148adb440439f8a43c00">&#9670;&#160;</a></span>P_CPU_POWER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_CPU_POWER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PowerPC architecture. </p>
<dl class="section since"><dt>Since</dt><dd>0.0.3</dd></dl>
<p>This macro is defined for any PowerPC target. One of the architecture specific macros (P_CPU_POWER_xx) is also defined. </p>

<p class="definition">Definition at line <a class="el" href="pmacroscpu_8h_source.html#l00746">746</a> of file <a class="el" href="pmacroscpu_8h_source.html">pmacroscpu.h</a>.</p>

</div>
</div>
<a id="a9adb33e6df610d42feb314a0671aafdd" name="a9adb33e6df610d42feb314a0671aafdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9adb33e6df610d42feb314a0671aafdd">&#9670;&#160;</a></span>P_CPU_POWER_32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_CPU_POWER_32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PowerPC 32-bit architecture. </p>
<dl class="section since"><dt>Since</dt><dd>0.0.3</dd></dl>
<p>This macro is defined for PowerPC 32-bit target. <a class="el" href="#a7e7c1c876076148adb440439f8a43c00" title="PowerPC architecture.">P_CPU_POWER</a> macro is also defined. </p>

<p class="definition">Definition at line <a class="el" href="pmacroscpu_8h_source.html#l00749">749</a> of file <a class="el" href="pmacroscpu_8h_source.html">pmacroscpu.h</a>.</p>

</div>
</div>
<a id="a052e12d9ab94f0f2326a3f26834f1229" name="a052e12d9ab94f0f2326a3f26834f1229"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a052e12d9ab94f0f2326a3f26834f1229">&#9670;&#160;</a></span>P_CPU_POWER_64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_CPU_POWER_64</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PowerPC 64-bit architecture. </p>
<dl class="section since"><dt>Since</dt><dd>0.0.3</dd></dl>
<p>This macro is defined for PowerPC 64-bit target. <a class="el" href="#a7e7c1c876076148adb440439f8a43c00" title="PowerPC architecture.">P_CPU_POWER</a> macro is also defined. </p>

<p class="definition">Definition at line <a class="el" href="pmacroscpu_8h_source.html#l00752">752</a> of file <a class="el" href="pmacroscpu_8h_source.html">pmacroscpu.h</a>.</p>

</div>
</div>
<a id="a9d9df13ee99f272cdfe2de8b1114ad35" name="a9d9df13ee99f272cdfe2de8b1114ad35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d9df13ee99f272cdfe2de8b1114ad35">&#9670;&#160;</a></span>P_CPU_RISCV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_CPU_RISCV</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RISC-V architecture. </p>
<dl class="section since"><dt>Since</dt><dd>0.0.5</dd></dl>
<p>This macro is defined for any RISC-V target. One of the architecture specific macros (P_CPU_RISCV_xx) is also defined. </p>

<p class="definition">Definition at line <a class="el" href="pmacroscpu_8h_source.html#l00779">779</a> of file <a class="el" href="pmacroscpu_8h_source.html">pmacroscpu.h</a>.</p>

</div>
</div>
<a id="a26b45275f3bc06909470f5d59737bdf3" name="a26b45275f3bc06909470f5d59737bdf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26b45275f3bc06909470f5d59737bdf3">&#9670;&#160;</a></span>P_CPU_RISCV_32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_CPU_RISCV_32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RISC-V 32-bit architecture. </p>
<dl class="section since"><dt>Since</dt><dd>0.0.5</dd></dl>
<p>This macro is defined for RISC-V 32-bit target. <a class="el" href="#a9d9df13ee99f272cdfe2de8b1114ad35" title="RISC-V architecture.">P_CPU_RISCV</a> macro is also defined. </p>

<p class="definition">Definition at line <a class="el" href="pmacroscpu_8h_source.html#l00782">782</a> of file <a class="el" href="pmacroscpu_8h_source.html">pmacroscpu.h</a>.</p>

</div>
</div>
<a id="a058d318a800cff75b8e0eb2befc95c16" name="a058d318a800cff75b8e0eb2befc95c16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a058d318a800cff75b8e0eb2befc95c16">&#9670;&#160;</a></span>P_CPU_RISCV_64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_CPU_RISCV_64</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RISC-V 64-bit architecture. </p>
<dl class="section since"><dt>Since</dt><dd>0.0.5</dd></dl>
<p>This macro is defined for RISC-V 64-bit target. <a class="el" href="#a9d9df13ee99f272cdfe2de8b1114ad35" title="RISC-V architecture.">P_CPU_RISCV</a> macro is also defined. </p>

<p class="definition">Definition at line <a class="el" href="pmacroscpu_8h_source.html#l00785">785</a> of file <a class="el" href="pmacroscpu_8h_source.html">pmacroscpu.h</a>.</p>

</div>
</div>
<a id="a2f2514149b8dc1ca3a15c74a722517bd" name="a2f2514149b8dc1ca3a15c74a722517bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f2514149b8dc1ca3a15c74a722517bd">&#9670;&#160;</a></span>P_CPU_S390</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_CPU_S390</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IBM S/390 architecture. </p>
<dl class="section since"><dt>Since</dt><dd>0.0.5</dd></dl>
<p>This macro is defined for IBM S/390 32-bit target. </p>

<p class="definition">Definition at line <a class="el" href="pmacroscpu_8h_source.html#l00773">773</a> of file <a class="el" href="pmacroscpu_8h_source.html">pmacroscpu.h</a>.</p>

</div>
</div>
<a id="a7d70287e965b66e6612158a801b2bfcb" name="a7d70287e965b66e6612158a801b2bfcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d70287e965b66e6612158a801b2bfcb">&#9670;&#160;</a></span>P_CPU_S390X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_CPU_S390X</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IBM S/390x architecture. </p>
<dl class="section since"><dt>Since</dt><dd>0.0.5</dd></dl>
<p>This macro is defined for IBM S/390x 64-bit target. <a class="el" href="#a2f2514149b8dc1ca3a15c74a722517bd" title="IBM S/390 architecture.">P_CPU_S390</a> macro is also defined. </p>

<p class="definition">Definition at line <a class="el" href="pmacroscpu_8h_source.html#l00776">776</a> of file <a class="el" href="pmacroscpu_8h_source.html">pmacroscpu.h</a>.</p>

</div>
</div>
<a id="a9158191518eea33a73269423306cba92" name="a9158191518eea33a73269423306cba92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9158191518eea33a73269423306cba92">&#9670;&#160;</a></span>P_CPU_SPARC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_CPU_SPARC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sun SPARC architecture. </p>
<dl class="section since"><dt>Since</dt><dd>0.0.3</dd></dl>
<p>This macro is defined for any SPARC target. One of the architecture specific macros (P_CPU_SPARC_xx) is also may be defined. </p>

<p class="definition">Definition at line <a class="el" href="pmacroscpu_8h_source.html#l00755">755</a> of file <a class="el" href="pmacroscpu_8h_source.html">pmacroscpu.h</a>.</p>

</div>
</div>
<a id="ab1659853534411b73d7349c4cc28050e" name="ab1659853534411b73d7349c4cc28050e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1659853534411b73d7349c4cc28050e">&#9670;&#160;</a></span>P_CPU_SPARC_V8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_CPU_SPARC_V8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sun SPARC V8 architecture. </p>
<dl class="section since"><dt>Since</dt><dd>0.0.3</dd></dl>
<p>This macro is defined for SPARC V8 target. <a class="el" href="#a9158191518eea33a73269423306cba92" title="Sun SPARC architecture.">P_CPU_SPARC</a> macro is also defined. </p>

<p class="definition">Definition at line <a class="el" href="pmacroscpu_8h_source.html#l00758">758</a> of file <a class="el" href="pmacroscpu_8h_source.html">pmacroscpu.h</a>.</p>

</div>
</div>
<a id="a07ffdad87d2a0e491ab34901fab96323" name="a07ffdad87d2a0e491ab34901fab96323"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07ffdad87d2a0e491ab34901fab96323">&#9670;&#160;</a></span>P_CPU_SPARC_V9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_CPU_SPARC_V9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sun SPARC V9 architecture. </p>
<dl class="section since"><dt>Since</dt><dd>0.0.3</dd></dl>
<p>This macro is defined for SPARC V9 target. <a class="el" href="#a9158191518eea33a73269423306cba92" title="Sun SPARC architecture.">P_CPU_SPARC</a> macro is also defined. </p>

<p class="definition">Definition at line <a class="el" href="pmacroscpu_8h_source.html#l00761">761</a> of file <a class="el" href="pmacroscpu_8h_source.html">pmacroscpu.h</a>.</p>

</div>
</div>
<a id="a4d3916911a31c407aede17009aa06e9f" name="a4d3916911a31c407aede17009aa06e9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d3916911a31c407aede17009aa06e9f">&#9670;&#160;</a></span>P_CPU_X86</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_CPU_X86</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Intel x86 architecture. </p>
<dl class="section since"><dt>Since</dt><dd>0.0.3</dd></dl>
<p>This macro is defined for any x86 target. It contains an architecture revision number (3 for i386 and lower, 4 for i486, 5 for i586, 6 for i686 and better). One of the architecture specific macros (P_CPU_X86_xx) is also defined. </p>

<p class="definition">Definition at line <a class="el" href="pmacroscpu_8h_source.html#l00710">710</a> of file <a class="el" href="pmacroscpu_8h_source.html">pmacroscpu.h</a>.</p>

</div>
</div>
<a id="a1c0a0802bf39b7c9301f482e6dfb5f6d" name="a1c0a0802bf39b7c9301f482e6dfb5f6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c0a0802bf39b7c9301f482e6dfb5f6d">&#9670;&#160;</a></span>P_CPU_X86_32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_CPU_X86_32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Intel x86 32-bit architecture. </p>
<dl class="section since"><dt>Since</dt><dd>0.0.3</dd></dl>
<p>This macro is defined for x86 32-bit target. <a class="el" href="#a4d3916911a31c407aede17009aa06e9f" title="Intel x86 architecture.">P_CPU_X86</a> macro is also defined. </p>

<p class="definition">Definition at line <a class="el" href="pmacroscpu_8h_source.html#l00713">713</a> of file <a class="el" href="pmacroscpu_8h_source.html">pmacroscpu.h</a>.</p>

</div>
</div>
<a id="a19b877b5f071d10ee18a6fdc2871f47d" name="a19b877b5f071d10ee18a6fdc2871f47d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19b877b5f071d10ee18a6fdc2871f47d">&#9670;&#160;</a></span>P_CPU_X86_64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_CPU_X86_64</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Intel x86 64-bit architecture. </p>
<dl class="section since"><dt>Since</dt><dd>0.0.3</dd></dl>
<p>This macro is defined for x86 64-bit target. <a class="el" href="#a4d3916911a31c407aede17009aa06e9f" title="Intel x86 architecture.">P_CPU_X86</a> macro is also defined. </p>

<p class="definition">Definition at line <a class="el" href="pmacroscpu_8h_source.html#l00716">716</a> of file <a class="el" href="pmacroscpu_8h_source.html">pmacroscpu.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
