

================================================================
== Vitis HLS Report for 'pu_comp'
================================================================
* Date:           Mon Sep  1 15:55:17 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.322 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_130_1  |        ?|        ?|         7|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|       79|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|      143|       78|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       74|    -|
|Register             |        -|     -|      151|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     4|      294|      231|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+----+-----+----+-----+
    |              Instance             |             Module            | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------------------+-------------------------------+---------+----+-----+----+-----+
    |fmul_32ns_32ns_32_4_max_dsp_1_U36  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+----+-----+
    |Total                              |                               |        0|   3|  143|  78|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+----+-----+

    * DSP: 
    +----------------------------+------------------------+-----------+
    |          Instance          |         Module         | Expression|
    +----------------------------+------------------------+-----------+
    |mul_mul_16s_16s_16_4_1_U37  |mul_mul_16s_16s_16_4_1  |    i0 * i1|
    +----------------------------+------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln130_fu_109_p2   |         +|   0|  0|  37|          30|           1|
    |add_ln132_fu_119_p2   |         +|   0|  0|  23|          16|          16|
    |icmp_ln130_fu_104_p2  |      icmp|   0|  0|  19|          30|          30|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  79|          76|          47|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  65|         12|    1|         12|
    |i_fu_36    |   9|          2|   30|         60|
    +-----------+----+-----------+-----+-----------+
    |Total      |  74|         14|   31|         72|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |Dbuf_load_reg_185   |  32|   0|   32|          0|
    |ap_CS_fsm           |  11|   0|   11|          0|
    |i_fu_36             |  30|   0|   30|          0|
    |mul1_reg_190        |  32|   0|   32|          0|
    |mul_reg_167         |  16|   0|   16|          0|
    |zext_ln130_reg_172  |  30|   0|   64|         34|
    +--------------------+----+----+-----+-----------+
    |Total               | 151|   0|  185|         34|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|       pu_comp|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|       pu_comp|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|       pu_comp|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|       pu_comp|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|       pu_comp|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|       pu_comp|  return value|
|res_address0   |  out|   16|   ap_memory|           res|         array|
|res_ce0        |  out|    1|   ap_memory|           res|         array|
|res_we0        |  out|    1|   ap_memory|           res|         array|
|res_d0         |  out|   32|   ap_memory|           res|         array|
|a_value        |   in|   32|     ap_none|       a_value|        scalar|
|a_y            |   in|   16|     ap_none|           a_y|        scalar|
|Dbuf_address0  |  out|   16|   ap_memory|          Dbuf|         array|
|Dbuf_ce0       |  out|    1|   ap_memory|          Dbuf|         array|
|Dbuf_q0        |   in|   32|   ap_memory|          Dbuf|         array|
|K              |   in|   30|     ap_none|             K|        scalar|
+---------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.53>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%K_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %K"   --->   Operation 13 'read' 'K_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%a_y_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %a_y"   --->   Operation 14 'read' 'a_y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = trunc i30 %K_read"   --->   Operation 15 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul = mul i16 %empty, i16 %a_y_read"   --->   Operation 16 'mul' 'mul' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln130 = store i30 0, i30 %i" [src/spmm_device_fpga.cpp:130]   --->   Operation 17 'store' 'store_ln130' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.53>
ST_2 : Operation 18 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul = mul i16 %empty, i16 %a_y_read"   --->   Operation 18 'mul' 'mul' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.53>
ST_3 : Operation 19 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul = mul i16 %empty, i16 %a_y_read"   --->   Operation 19 'mul' 'mul' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%a_value_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_value"   --->   Operation 20 'read' 'a_value_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dbuf, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul = mul i16 %empty, i16 %a_y_read"   --->   Operation 22 'mul' 'mul' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln130 = br void %for.inc" [src/spmm_device_fpga.cpp:130]   --->   Operation 23 'br' 'br_ln130' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.03>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%i_10 = load i30 %i" [src/spmm_device_fpga.cpp:132]   --->   Operation 24 'load' 'i_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i30 %i_10" [src/spmm_device_fpga.cpp:130]   --->   Operation 25 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.83ns)   --->   "%icmp_ln130 = icmp_eq  i30 %i_10, i30 %K_read" [src/spmm_device_fpga.cpp:130]   --->   Operation 26 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 27 [1/1] (0.86ns)   --->   "%add_ln130 = add i30 %i_10, i30 1" [src/spmm_device_fpga.cpp:130]   --->   Operation 27 'add' 'add_ln130' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln130 = br i1 %icmp_ln130, void %for.inc.split, void %for.end.loopexit" [src/spmm_device_fpga.cpp:130]   --->   Operation 28 'br' 'br_ln130' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln132 = trunc i30 %i_10" [src/spmm_device_fpga.cpp:132]   --->   Operation 29 'trunc' 'trunc_ln132' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.78ns)   --->   "%add_ln132 = add i16 %trunc_ln132, i16 %mul" [src/spmm_device_fpga.cpp:132]   --->   Operation 30 'add' 'add_ln132' <Predicate = (!icmp_ln130)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i16 %add_ln132" [src/spmm_device_fpga.cpp:132]   --->   Operation 31 'zext' 'zext_ln132' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%Dbuf_addr = getelementptr i32 %Dbuf, i64 0, i64 %zext_ln132" [src/spmm_device_fpga.cpp:132]   --->   Operation 32 'getelementptr' 'Dbuf_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_5 : Operation 33 [2/2] (1.24ns)   --->   "%Dbuf_load = load i16 %Dbuf_addr" [src/spmm_device_fpga.cpp:132]   --->   Operation 33 'load' 'Dbuf_load' <Predicate = (!icmp_ln130)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>
ST_5 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln130 = store i30 %add_ln130, i30 %i" [src/spmm_device_fpga.cpp:130]   --->   Operation 34 'store' 'store_ln130' <Predicate = (!icmp_ln130)> <Delay = 0.38>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln134 = ret" [src/spmm_device_fpga.cpp:134]   --->   Operation 35 'ret' 'ret_ln134' <Predicate = (icmp_ln130)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.24>
ST_6 : Operation 36 [1/2] (1.24ns)   --->   "%Dbuf_load = load i16 %Dbuf_addr" [src/spmm_device_fpga.cpp:132]   --->   Operation 36 'load' 'Dbuf_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 37 [4/4] (2.32ns)   --->   "%mul1 = fmul i32 %Dbuf_load, i32 %a_value_read" [src/spmm_device_fpga.cpp:132]   --->   Operation 37 'fmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 38 [3/4] (2.32ns)   --->   "%mul1 = fmul i32 %Dbuf_load, i32 %a_value_read" [src/spmm_device_fpga.cpp:132]   --->   Operation 38 'fmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 39 [2/4] (2.32ns)   --->   "%mul1 = fmul i32 %Dbuf_load, i32 %a_value_read" [src/spmm_device_fpga.cpp:132]   --->   Operation 39 'fmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 40 [1/4] (2.32ns)   --->   "%mul1 = fmul i32 %Dbuf_load, i32 %a_value_read" [src/spmm_device_fpga.cpp:132]   --->   Operation 40 'fmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.24>
ST_11 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [src/spmm_device_fpga.cpp:130]   --->   Operation 41 'specloopname' 'specloopname_ln130' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 42 [1/1] (0.00ns)   --->   "%res_addr = getelementptr i32 %res, i64 0, i64 %zext_ln130" [src/spmm_device_fpga.cpp:132]   --->   Operation 42 'getelementptr' 'res_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 43 [1/1] (1.24ns)   --->   "%store_ln132 = store i32 %mul1, i16 %res_addr" [src/spmm_device_fpga.cpp:132]   --->   Operation 43 'store' 'store_ln132' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>
ST_11 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln130 = br void %for.inc" [src/spmm_device_fpga.cpp:130]   --->   Operation 44 'br' 'br_ln130' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ a_value]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Dbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ K]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca       ) [ 011111111111]
K_read             (read         ) [ 001111111111]
a_y_read           (read         ) [ 001110000000]
empty              (trunc        ) [ 001110000000]
store_ln130        (store        ) [ 000000000000]
a_value_read       (read         ) [ 000001111111]
specmemcore_ln0    (specmemcore  ) [ 000000000000]
mul                (mul          ) [ 000001111111]
br_ln130           (br           ) [ 000000000000]
i_10               (load         ) [ 000000000000]
zext_ln130         (zext         ) [ 000000111111]
icmp_ln130         (icmp         ) [ 000001111111]
add_ln130          (add          ) [ 000000000000]
br_ln130           (br           ) [ 000000000000]
trunc_ln132        (trunc        ) [ 000000000000]
add_ln132          (add          ) [ 000000000000]
zext_ln132         (zext         ) [ 000000000000]
Dbuf_addr          (getelementptr) [ 000000100000]
store_ln130        (store        ) [ 000000000000]
ret_ln134          (ret          ) [ 000000000000]
Dbuf_load          (load         ) [ 000000011110]
mul1               (fmul         ) [ 000000000001]
specloopname_ln130 (specloopname ) [ 000000000000]
res_addr           (getelementptr) [ 000000000000]
store_ln132        (store        ) [ 000000000000]
br_ln130           (br           ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="res">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_value">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_value"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a_y">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_y"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Dbuf">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Dbuf"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="K">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="i_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="K_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="30" slack="0"/>
<pin id="42" dir="0" index="1" bw="30" slack="0"/>
<pin id="43" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="a_y_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="16" slack="0"/>
<pin id="48" dir="0" index="1" bw="16" slack="0"/>
<pin id="49" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_y_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="a_value_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_value_read/4 "/>
</bind>
</comp>

<comp id="58" class="1004" name="Dbuf_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="16" slack="0"/>
<pin id="62" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Dbuf_addr/5 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="16" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Dbuf_load/5 "/>
</bind>
</comp>

<comp id="71" class="1004" name="res_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="30" slack="6"/>
<pin id="75" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/11 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln132_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="1"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln132/11 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="1"/>
<pin id="86" dir="0" index="1" bw="32" slack="3"/>
<pin id="87" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1/7 "/>
</bind>
</comp>

<comp id="88" class="1004" name="empty_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="30" slack="0"/>
<pin id="90" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln130_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="30" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln130/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="i_10_load_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="30" slack="4"/>
<pin id="99" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_10/5 "/>
</bind>
</comp>

<comp id="100" class="1004" name="zext_ln130_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="30" slack="0"/>
<pin id="102" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/5 "/>
</bind>
</comp>

<comp id="104" class="1004" name="icmp_ln130_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="30" slack="0"/>
<pin id="106" dir="0" index="1" bw="30" slack="4"/>
<pin id="107" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130/5 "/>
</bind>
</comp>

<comp id="109" class="1004" name="add_ln130_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="30" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/5 "/>
</bind>
</comp>

<comp id="115" class="1004" name="trunc_ln132_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="30" slack="0"/>
<pin id="117" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln132/5 "/>
</bind>
</comp>

<comp id="119" class="1004" name="add_ln132_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="16" slack="0"/>
<pin id="121" dir="0" index="1" bw="16" slack="1"/>
<pin id="122" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln132/5 "/>
</bind>
</comp>

<comp id="124" class="1004" name="zext_ln132_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln132/5 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln130_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="30" slack="0"/>
<pin id="131" dir="0" index="1" bw="30" slack="4"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln130/5 "/>
</bind>
</comp>

<comp id="134" class="1007" name="grp_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="0"/>
<pin id="137" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/1 "/>
</bind>
</comp>

<comp id="140" class="1005" name="i_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="30" slack="0"/>
<pin id="142" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="147" class="1005" name="K_read_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="30" slack="4"/>
<pin id="149" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opset="K_read "/>
</bind>
</comp>

<comp id="152" class="1005" name="a_y_read_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="1"/>
<pin id="154" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="a_y_read "/>
</bind>
</comp>

<comp id="157" class="1005" name="empty_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="1"/>
<pin id="159" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="162" class="1005" name="a_value_read_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="3"/>
<pin id="164" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="a_value_read "/>
</bind>
</comp>

<comp id="167" class="1005" name="mul_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="16" slack="1"/>
<pin id="169" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="172" class="1005" name="zext_ln130_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="6"/>
<pin id="174" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln130 "/>
</bind>
</comp>

<comp id="180" class="1005" name="Dbuf_addr_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="1"/>
<pin id="182" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Dbuf_addr "/>
</bind>
</comp>

<comp id="185" class="1005" name="Dbuf_load_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Dbuf_load "/>
</bind>
</comp>

<comp id="190" class="1005" name="mul1_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="10" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="44"><net_src comp="12" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="8" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="14" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="18" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="30" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="30" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="91"><net_src comp="40" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="97" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="97" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="97" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="28" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="118"><net_src comp="97" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="123"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="119" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="133"><net_src comp="109" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="88" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="46" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="143"><net_src comp="36" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="145"><net_src comp="140" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="146"><net_src comp="140" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="150"><net_src comp="40" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="155"><net_src comp="46" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="160"><net_src comp="88" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="165"><net_src comp="52" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="170"><net_src comp="134" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="175"><net_src comp="100" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="183"><net_src comp="58" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="188"><net_src comp="65" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="193"><net_src comp="84" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="78" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {11 }
	Port: Dbuf | {}
 - Input state : 
	Port: pu_comp : a_value | {4 }
	Port: pu_comp : a_y | {1 }
	Port: pu_comp : Dbuf | {5 6 }
	Port: pu_comp : K | {1 }
  - Chain level:
	State 1
		mul : 1
		store_ln130 : 1
	State 2
	State 3
	State 4
	State 5
		zext_ln130 : 1
		icmp_ln130 : 1
		add_ln130 : 1
		br_ln130 : 2
		trunc_ln132 : 1
		add_ln132 : 2
		zext_ln132 : 3
		Dbuf_addr : 4
		Dbuf_load : 5
		store_ln130 : 2
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		store_ln132 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   fmul   |        grp_fu_84        |    3    |   143   |    78   |
|----------|-------------------------|---------|---------|---------|
|    add   |     add_ln130_fu_109    |    0    |    0    |    37   |
|          |     add_ln132_fu_119    |    0    |    0    |    23   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |    icmp_ln130_fu_104    |    0    |    0    |    19   |
|----------|-------------------------|---------|---------|---------|
|    mul   |        grp_fu_134       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    K_read_read_fu_40    |    0    |    0    |    0    |
|   read   |   a_y_read_read_fu_46   |    0    |    0    |    0    |
|          | a_value_read_read_fu_52 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |       empty_fu_88       |    0    |    0    |    0    |
|          |    trunc_ln132_fu_115   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   zext   |    zext_ln130_fu_100    |    0    |    0    |    0    |
|          |    zext_ln132_fu_124    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    4    |   143   |   157   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  Dbuf_addr_reg_180 |   16   |
|  Dbuf_load_reg_185 |   32   |
|   K_read_reg_147   |   30   |
|a_value_read_reg_162|   32   |
|  a_y_read_reg_152  |   16   |
|    empty_reg_157   |   16   |
|      i_reg_140     |   30   |
|    mul1_reg_190    |   32   |
|     mul_reg_167    |   16   |
| zext_ln130_reg_172 |   64   |
+--------------------+--------+
|        Total       |   284  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_65 |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_134    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_134    |  p1  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   96   ||  1.161  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   143  |   157  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   284  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    1   |   427  |   184  |
+-----------+--------+--------+--------+--------+
