$date
	Fri Dec 29 12:29:08 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dff $end
$var wire 1 ! clk $end
$var wire 1 " io_d $end
$var wire 1 # io_q $end
$var wire 1 $ reset $end
$var reg 1 % reg_ $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
1$
x#
0"
0!
$end
#5000
0#
0%
1!
#10000
0!
#15000
1"
1!
0$
#20000
0!
#25000
0"
1#
1%
1!
#30000
0!
#35000
1"
0#
0%
1!
#40000
0!
#45000
0"
1#
1%
1!
#50000
0!
#55000
1"
0#
0%
1!
#60000
0!
#65000
0"
1#
1%
1!
#70000
0!
#75000
1"
0#
0%
1!
#80000
0!
#85000
0"
1#
1%
1!
#90000
0!
#95000
1"
0#
0%
1!
#100000
0!
#105000
1#
1%
1!
#110000
0!
#115000
1!
#115001
