-- generated by newgenasym Mon Jan 12 11:24:35 2004

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity SN74LVC2G00 is
    port (    
	\1a\:      IN     STD_LOGIC;    
	\1b\:      IN     STD_LOGIC;    
	\1y*\:     OUT    STD_LOGIC;    
	\2a\:      IN     STD_LOGIC;    
	\2b\:      IN     STD_LOGIC;    
	\2y*\:     OUT    STD_LOGIC);
end SN74LVC2G00;
