<!DOCTYPE html><html lang="en" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no"><title>CSC3050 Computer Architecture | Jiaqi's Blog</title><meta name="author" content="Jiaqi Shao"><meta name="copyright" content="Jiaqi Shao"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="Project 1: MIPS: assembler, simulator. Assembler: translate MIPS code to machine code.  Simulator: execute machine code.  Generic method Read .asm data and put data into static data segment Read .asm">
<meta property="og:type" content="article">
<meta property="og:title" content="CSC3050 Computer Architecture">
<meta property="og:url" content="https://luuvy757.github.io/2022/03/22/CSC3050-Computer-Architecture/index.html">
<meta property="og:site_name" content="Jiaqi&#39;s Blog">
<meta property="og:description" content="Project 1: MIPS: assembler, simulator. Assembler: translate MIPS code to machine code.  Simulator: execute machine code.  Generic method Read .asm data and put data into static data segment Read .asm">
<meta property="og:locale" content="en_US">
<meta property="og:image" content="https://luuvy757.github.io/img/covers/5f3660b7820dc1597399223474.png">
<meta property="article:published_time" content="2022-03-22T05:59:55.000Z">
<meta property="article:modified_time" content="2022-03-27T07:07:53.600Z">
<meta property="article:author" content="Jiaqi Shao">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://luuvy757.github.io/img/covers/5f3660b7820dc1597399223474.png"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="https://luuvy757.github.io/2022/03/22/CSC3050-Computer-Architecture/"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = { 
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false},
  copy: {
    success: 'Copy successfully',
    error: 'Copy error',
    noSupport: 'The browser does not support'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  date_suffix: {
    just: 'Just',
    min: 'minutes ago',
    hour: 'hours ago',
    day: 'days ago',
    month: 'months ago'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  source: {
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery@2/dist/fjGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery@2/dist/fjGallery.min.css'
    }
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'CSC3050 Computer Architecture',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2022-03-27 15:07:53'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          if (t === 'dark') activateDarkMode()
          else if (t === 'light') activateLightMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
    const detectApple = () => {
      if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
    })(window)</script><!-- hexo injector head_end start -->
<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.12.0/dist/katex.min.css">

<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/hexo-math@4.0.0/dist/style.css">
<!-- hexo injector head_end end --><meta name="generator" content="Hexo 5.4.0"><link rel="alternate" href="/atom.xml" title="Jiaqi's Blog" type="application/atom+xml">
</head><body><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/img/avatar.png" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="site-data is-center"><div class="data-item"><a href="/archives/"><div class="headline">Articles</div><div class="length-num">7</div></a></div><div class="data-item"><a href="/tags/"><div class="headline">Tags</div><div class="length-num">3</div></a></div><div class="data-item"><a href="/categories/"><div class="headline">Categories</div><div class="length-num">2</div></a></div></div><hr/></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('/img/covers/5f3660b7820dc1597399223474.png')"><nav id="nav"><span id="blog_name"><a id="site-name" href="/">Jiaqi's Blog</a></span><div id="menus"><div id="toggle-menu"><a class="site-page"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">CSC3050 Computer Architecture</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">Created</span><time class="post-meta-date-created" datetime="2022-03-22T05:59:55.000Z" title="Created 2022-03-22 13:59:55">2022-03-22</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">Updated</span><time class="post-meta-date-updated" datetime="2022-03-27T07:07:53.600Z" title="Updated 2022-03-27 15:07:53">2022-03-27</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/course/">course</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="CSC3050 Computer Architecture"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">Post View:</span><span id="busuanzi_value_page_pv"></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1 id="Project-1-MIPS-assembler-simulator"><a href="#Project-1-MIPS-assembler-simulator" class="headerlink" title="Project 1: MIPS: assembler, simulator."></a>Project 1: MIPS: assembler, simulator.</h1><blockquote>
<p>Assembler: translate MIPS code to machine code. </p>
<p>Simulator: execute machine code.</p>
</blockquote>
<h2 id="Generic-method"><a href="#Generic-method" class="headerlink" title="Generic method"></a>Generic method</h2><ol>
<li>Read .asm data and put data into static data segment</li>
<li>Read .asm text and use assembler to translate them into machine code, then put them into text segment</li>
<li>Initialize <code>pc = 0x40000000</code>, fetch instructions in text segment which incrementing <code>pc</code>.</li>
</ol>
<h2 id="Problem"><a href="#Problem" class="headerlink" title="Problem:"></a>Problem:</h2><ol>
<li>How to put data/text into memory?<br> A: map virtual memory to real memory. </li>
<li>How to put data with different data type (char, byte, word, half)?<br> A: mapMem -&gt; <em>char, cast `</em>char <code>into</code><em>uint_16_t (half) </em>uint_32_t(word)`. </li>
<li>How to map <code>labels</code>?<br> A: when reading <code>.asm</code> file, using map data structure to map <code>label</code> and corresponding relative address.</li>
<li>Jump/Branch?<br>A: Jump <code>j label/address</code>, if label, label-&gt;relative address &gt;&gt; 2, then PC || address||00;<br>Branch <code>bne $s1 $s0 label/offset</code>, label -&gt; relative address =  pc+offset*4 + 4 =&gt; offset; then branch to PC + offset*4 + 4;</li>
</ol>
<h1 id="Project-2-ALU-Verilog"><a href="#Project-2-ALU-Verilog" class="headerlink" title="Project 2: ALU Verilog"></a>Project 2: ALU Verilog</h1><blockquote>
<p>ALU(regA, regB, instruction\control, result, flag(Z,O,N))</p>
</blockquote>
<h2 id="Generic-method-1"><a href="#Generic-method-1" class="headerlink" title="Generic method"></a>Generic method</h2><ul>
<li>Instruction decode =&gt; op code (R type always 0), func code</li>
<li>ALU module (<strong>always block</strong> with sensitive list)</li>
<li>Test bench (<strong>initial block</strong> for simulation purpose, delay 10ns for propagation delay)</li>
<li><code>always block</code> and <code>initial block</code> are independent processes </li>
</ul>
<img src="/2022/03/22/CSC3050-Computer-Architecture/verilog_initial_block.png" class="">
<h1 id="Project-3-Pipelined-CPU-with-Verilog"><a href="#Project-3-Pipelined-CPU-with-Verilog" class="headerlink" title="Project 3: Pipelined CPU with Verilog"></a>Project 3: Pipelined CPU with Verilog</h1><h2 id="Overview"><a href="#Overview" class="headerlink" title="Overview"></a>Overview</h2><img src="/2022/03/22/CSC3050-Computer-Architecture/datapath_diagram.jpg" class="">
<img src="/2022/03/22/CSC3050-Computer-Architecture/mainController.jpg" class="">
<h2 id="Generic-method-2"><a href="#Generic-method-2" class="headerlink" title="Generic method"></a>Generic method</h2><h3 id="Data-Path"><a href="#Data-Path" class="headerlink" title="Data Path"></a>Data Path</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/*</span></span><br><span class="line"><span class="comment">PipelinednDatapath</span></span><br><span class="line"><span class="comment">IF -&gt; ID -&gt; EXE -&gt; MEM -&gt; WB</span></span><br><span class="line"><span class="comment">*/</span></span><br><span class="line"><span class="keyword">module</span> datapath#(</span><br><span class="line">	<span class="keyword">parameter</span> DATA_WIDTH = <span class="number">32</span>,</span><br><span class="line">	<span class="keyword">parameter</span> ADDR_WIDTH = <span class="number">5</span></span><br><span class="line">)(</span><br><span class="line">	<span class="keyword">input</span> clk,</span><br><span class="line">	<span class="keyword">input</span> rst,</span><br><span class="line">	<span class="keyword">input</span> en_n</span><br><span class="line">);</span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h3 id="Main-Controller"><a href="#Main-Controller" class="headerlink" title="Main Controller"></a>Main Controller</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> controlUnit (</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">5</span>:<span class="number">0</span>] op,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">5</span>:<span class="number">0</span>] funct,</span><br><span class="line">    <span class="keyword">output</span>  Jump,</span><br><span class="line">    <span class="keyword">output</span>  RegWrite,  <span class="comment">// control register file -- 1 for write;</span></span><br><span class="line">    <span class="keyword">output</span>  MemtoReg,  <span class="comment">// 1 for data from mem, 0 for data from ALU output</span></span><br><span class="line">    <span class="keyword">output</span>  MemRead,  <span class="comment">// control data memory</span></span><br><span class="line">    <span class="comment">// output  MemWrite,  // control data memory</span></span><br><span class="line">    <span class="keyword">output</span>  BranchBNE,  <span class="comment">// for bne and beq;</span></span><br><span class="line">    <span class="keyword">output</span>  BranchBEQ,</span><br><span class="line">    <span class="keyword">output</span>  ALUSrc, <span class="comment">// 0 for regInput, 1 for immediate input</span></span><br><span class="line">    <span class="keyword">output</span>  [<span class="number">1</span>:<span class="number">0</span>] RegDst,  <span class="comment">// 0 for rt, 1 for rd (R type), 2 for reg31 (jal)</span></span><br><span class="line">    <span class="keyword">output</span>  isSigned,</span><br><span class="line">    <span class="keyword">output</span>  JumpRegID,  <span class="comment">// for jr: jump to address stored in a register</span></span><br><span class="line">    <span class="keyword">output</span>  RegWriteSrc, <span class="comment">// 0: data from DMEM; 1: PC + 4;</span></span><br><span class="line">    <span class="keyword">output</span>  [<span class="number">2</span>:<span class="number">0</span>] ALUop  <span class="comment">// input to ALU control unit</span></span><br><span class="line"></span><br><span class="line">);</span><br></pre></td></tr></table></figure>
<h3 id="ALU-controller"><a href="#ALU-controller" class="headerlink" title="ALU controller"></a>ALU controller</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> ALUcontrol (</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">2</span>:<span class="number">0</span>] ALUop,  <span class="comment">// from the main controller</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">5</span>:<span class="number">0</span>] funct,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] control,</span><br><span class="line">	<span class="keyword">output</span> jump_signal</span><br><span class="line">);</span><br></pre></td></tr></table></figure>
<h3 id="ALU"><a href="#ALU" class="headerlink" title="ALU"></a>ALU</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> alu #(</span><br><span class="line">    <span class="keyword">parameter</span> DELAY = <span class="number">0</span></span><br><span class="line">)(</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> rst,</span><br><span class="line">    <span class="keyword">input</span> enable,  <span class="comment">// for delay enable, active high</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] control,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] A,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] B,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] shamt,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>: <span class="number">0</span>] result,</span><br><span class="line">    <span class="keyword">output</span> Zero,</span><br><span class="line">    <span class="keyword">output</span> Overflow,</span><br><span class="line">    <span class="keyword">output</span> Signbit,</span><br><span class="line">    <span class="keyword">output</span> Carrybit</span><br><span class="line">);</span><br></pre></td></tr></table></figure>
<h3 id="Register-File"><a href="#Register-File" class="headerlink" title="Register File"></a>Register File</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> RegisterFile (</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> rst,</span><br><span class="line">    <span class="keyword">input</span> RegWrite,  <span class="comment">// register write signal</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] readReg1,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] readReg2,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] writeReg,   <span class="comment">// indicating which the register to write to.</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] writeData,  </span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] readData1,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] readData2</span><br><span class="line">);</span><br></pre></td></tr></table></figure>
<h3 id="Data-Memory"><a href="#Data-Memory" class="headerlink" title="Data Memory"></a>Data Memory</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> MainMemory</span><br><span class="line">    ( <span class="comment">// Inputs</span></span><br><span class="line">      <span class="keyword">input</span>  CLOCK <span class="comment">// clock</span></span><br><span class="line">    , <span class="keyword">input</span>  RESET <span class="comment">// reset</span></span><br><span class="line">    , <span class="keyword">input</span>  MEMWRITE <span class="comment">// write signal</span></span><br><span class="line">    , <span class="keyword">input</span>  MEMREAD <span class="comment">// read signal</span></span><br><span class="line">    , <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] ADDRESS</span><br><span class="line">    , <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] WRITE_DATA <span class="comment">// write data</span></span><br><span class="line"></span><br><span class="line">      <span class="comment">// Outputs</span></span><br><span class="line">    , <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] READDATA  <span class="comment">// output readData</span></span><br><span class="line">    );</span><br></pre></td></tr></table></figure>
<h3 id="sign-extender"><a href="#sign-extender" class="headerlink" title="sign extender"></a>sign extender</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> signextender #(</span><br><span class="line">	<span class="keyword">parameter</span> DELAY = <span class="number">0</span></span><br><span class="line">)(</span><br><span class="line">	<span class="keyword">input</span> [<span class="number">15</span>:<span class="number">0</span>] dataIn,</span><br><span class="line">	<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] dataOut,</span><br><span class="line">	<span class="keyword">input</span> isSigned,  <span class="comment">// extend 1 or 0;</span></span><br><span class="line">	</span><br><span class="line">	<span class="comment">// Delay Inputs</span></span><br><span class="line">	<span class="keyword">input</span> clk,</span><br><span class="line">	<span class="keyword">input</span> rst,</span><br><span class="line">	<span class="keyword">input</span> en</span><br><span class="line">);</span><br></pre></td></tr></table></figure>
<h3 id="mux"><a href="#mux" class="headerlink" title="mux"></a>mux</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/** ---MUX---- **/</span></span><br><span class="line"><span class="comment">// n inputs to 1 output</span></span><br><span class="line"><span class="comment">// the inputs is depended on the select signal</span></span><br><span class="line"><span class="keyword">module</span> MUX #(</span><br><span class="line">	<span class="keyword">parameter</span> DATA_INPUT_WIDTH = <span class="number">5</span>,  <span class="comment">// the input data width</span></span><br><span class="line">	<span class="keyword">parameter</span> DATA_INPUT_NUM= <span class="number">2</span>,  <span class="comment">// the number of input data</span></span><br><span class="line">	<span class="keyword">parameter</span> SEL_BIT_WIDTH = <span class="number">1</span>  <span class="comment">// the input signal data width, if there is n input datas, the select input data width is log2(n) bits.</span></span><br><span class="line">)(</span><br><span class="line">	<span class="keyword">input</span> [DATA_INPUT_WIDTH*DATA_INPUT_NUM- <span class="number">1</span>:<span class="number">0</span>] dataIn,  <span class="comment">// n inputs packed into an array</span></span><br><span class="line">	<span class="keyword">input</span> [SEL_BIT_WIDTH - <span class="number">1</span>:<span class="number">0</span>] sel,  </span><br><span class="line">	<span class="keyword">output</span> [DATA_INPUT_WIDTH - <span class="number">1</span>:<span class="number">0</span>] dataOut</span><br><span class="line">);</span><br></pre></td></tr></table></figure>
<h3 id="pipe-register"><a href="#pipe-register" class="headerlink" title="pipe register"></a>pipe register</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/* delay</span></span><br><span class="line"><span class="comment"> * This creates an array or vector registers of generic bitwidth, array width, and pipeline depth. </span></span><br><span class="line"><span class="comment"> *  Pipe shifts makes delay</span></span><br><span class="line"><span class="comment"> */</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> delay #(</span><br><span class="line">	<span class="keyword">parameter</span> BIT_WIDTH = <span class="number">32</span>,</span><br><span class="line">	<span class="keyword">parameter</span> DEPTH = <span class="number">2</span>,  <span class="comment">// the number of input/output data</span></span><br><span class="line">	<span class="keyword">parameter</span> DELAY = <span class="number">4</span>  <span class="comment">// pipeline depth </span></span><br><span class="line">)(</span><br><span class="line">	<span class="keyword">input</span> clk,</span><br><span class="line">	<span class="keyword">input</span> rst, <span class="comment">// synchronous reset, active high</span></span><br><span class="line">	<span class="keyword">input</span> en,  </span><br><span class="line">	<span class="keyword">input</span> [BIT_WIDTH*DEPTH - <span class="number">1</span>:<span class="number">0</span>] dataIn,  <span class="comment">//input data that packed into one array </span></span><br><span class="line">	<span class="keyword">output</span> [BIT_WIDTH*DEPTH - <span class="number">1</span>:<span class="number">0</span>] dataOut  <span class="comment">// output data that packed into one array.</span></span><br><span class="line"> </span><br><span class="line">);</span><br></pre></td></tr></table></figure>
<h3 id="Hazard-Detection-Unit"><a href="#Hazard-Detection-Unit" class="headerlink" title="Hazard Detection Unit"></a>Hazard Detection Unit</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/*</span></span><br><span class="line"><span class="comment">USAGE: </span></span><br><span class="line"><span class="comment">1. lw data hazard; </span></span><br><span class="line"><span class="comment">2. Branch Data Hazard</span></span><br><span class="line"><span class="comment">3. Branch Hazard (j, jr, jal, bne, beq),</span></span><br><span class="line"><span class="comment">*/</span></span><br><span class="line"><span class="keyword">module</span> hazardDetectionUnit (</span><br><span class="line">	<span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] IF_ID_Instruction,</span><br><span class="line">	<span class="keyword">input</span> ID_EX_MemRead,</span><br><span class="line">	<span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] ID_EX_Rt,</span><br><span class="line">	<span class="keyword">input</span> equal,</span><br><span class="line">	<span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] ID_EX_Rd,</span><br><span class="line">	<span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] EX_MEM_Rd,</span><br><span class="line">	<span class="keyword">input</span> ID_EX_RegWrite,</span><br><span class="line">	<span class="keyword">input</span> EX_MEM_RegWrite,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> PCWrite,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> ID_EX_Flush,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> IF_Flush,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> IF_ID_Hold</span><br><span class="line">);</span><br></pre></td></tr></table></figure>
<h2 id="Hazard"><a href="#Hazard" class="headerlink" title="Hazard"></a>Hazard</h2><h3 id="Structural-Memory-hazard"><a href="#Structural-Memory-hazard" class="headerlink" title="Structural(Memory) hazard:"></a><strong>Structural(Memory) hazard</strong>:</h3><p>separate Instruction Memory and Data Memory</p>
<h3 id="Data-Hazard-only-RAW-can-happen-in-MIPS"><a href="#Data-Hazard-only-RAW-can-happen-in-MIPS" class="headerlink" title="Data Hazard: only RAW can happen in MIPS"></a><strong>Data Hazard</strong>: only RAW can happen in MIPS</h3><h4 id="insert-nops-software"><a href="#insert-nops-software" class="headerlink" title="insert nops (software);"></a>insert nops (software);</h4><h4 id="Forwarding-R-type-hardware"><a href="#Forwarding-R-type-hardware" class="headerlink" title="Forwarding (R_type, hardware);"></a>Forwarding (R_type, hardware);</h4><img src="/2022/03/22/CSC3050-Computer-Architecture/forwarding.png" class="">
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/*</span></span><br><span class="line"><span class="comment">Forwarding Unit</span></span><br><span class="line"><span class="comment">Mux control 	| Source | Explanation</span></span><br><span class="line"><span class="comment">ForwardA = 00   | ID/EX  | The first ALU operand comes from the register file</span></span><br><span class="line"><span class="comment">ForwardA = 10   | EX/MEM | The first ALU operand is forwarded from the prior ALU result</span></span><br><span class="line"><span class="comment">ForwardA = 01   | MEM/WB | The first ALU operand is forwarded from data memory or an earlier ALU result</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">ForwardB = 00   | ID/EX  | The second ALU operand comes from the register file</span></span><br><span class="line"><span class="comment">ForwardB = 01   | EX/MEM | The second ALU operand is forwarded from the prior ALU result</span></span><br><span class="line"><span class="comment">ForwardB = 10   | MEM/WB | The second ALU operand is forwarded from data memory or an earlier ALU result</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">Two optimizations</span></span><br><span class="line"><span class="comment">– Do not forward if instruction does not write register</span></span><br><span class="line"><span class="comment">=&gt; check if RegWrite is asserted</span></span><br><span class="line"><span class="comment">– Do not forward if destination register is $0</span></span><br><span class="line"><span class="comment">=&gt; check if RegisterRd = 0</span></span><br><span class="line"><span class="comment">*/</span></span><br><span class="line"><span class="keyword">module</span> forwardingUnit(</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] ID_EX_Rs,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] ID_EX_Rt,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] EX_MEM_Rd,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] MEM_WB_Rd,</span><br><span class="line">    <span class="keyword">input</span> EX_MEM_RegWrite,</span><br><span class="line">    <span class="keyword">input</span> MEM_WB_RegWrite,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">1</span>:<span class="number">0</span>] ForwardA,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">1</span>:<span class="number">0</span>] ForwardB</span><br><span class="line">);</span><br></pre></td></tr></table></figure>
<img src="/2022/03/22/CSC3050-Computer-Architecture/detect_data_hazard.png" class="">
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> hazardDetectionUnit (</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] IF_ID_Instruction,</span><br><span class="line">    <span class="keyword">input</span> ID_EX_MemRead,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] ID_EX_Rt,</span><br><span class="line">    <span class="keyword">input</span> equal,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] ID_EX_Rd,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] EX_MEM_Rd,</span><br><span class="line">    <span class="keyword">input</span> ID_EX_RegWrite,</span><br><span class="line">    <span class="keyword">input</span> EX_MEM_RegWrite,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> PCWrite,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> ID_EX_Flush,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> IF_Flush,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> IF_ID_Hold</span><br><span class="line">);</span><br></pre></td></tr></table></figure>
<h4 id="stalls-load-use-hardware"><a href="#stalls-load-use-hardware" class="headerlink" title="stalls (load-use, hardware)"></a>stalls (load-use, hardware)</h4><img src="/2022/03/22/CSC3050-Computer-Architecture/stalling.png" class="">
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">if (ID/EX.MemRead and ((ID/EX.RegisterRt = IF/ID.RegisterRs) or</span><br><span class="line">        (ID/EX.RegisterRt = IF/ID.registerRt)) )  stall the pipeline for one cycle</span><br><span class="line">/* ID/EX.MemRead=1 indicates a load instruction */ </span><br></pre></td></tr></table></figure>
<ul>
<li><p>How to stall?</p>
<p> – Stall instruction in IF and ID: not change PC and IF/ID<br> =&gt; the stages re-execute the instructions<br> – What to move into EX: insert an NOP by changing EX, MEM, WB control fields of ID/EX pipeline register to 0<br> • All control signals to EX, MEM, WB are deasserted and no registers or memories<br> are written</p>
</li>
</ul>
<h3 id="Branch-hazard"><a href="#Branch-hazard" class="headerlink" title="Branch hazard:"></a>Branch hazard:</h3><img src="/2022/03/22/CSC3050-Computer-Architecture/branch_hazard.png" class="">    
<p>Assume branch not taken<br>– Need to add hardware for flushing instruction if wrong<br>– Branch decision made at MEM =&gt; need to flush instruction in IF/ID, ID/EX by changing control values to 0</p>
<p>The <code>mainController</code> output the <code>BranchBEQ</code> and <code>BranchBNE</code> signals. The<br><code>hazardDetectionUnit</code> is used to handle <strong>BRANCH Hazard</strong> and <strong>BRANCH DATA Hazard</strong>.</p>
<h2 id="How-register-file-simultaneously-writes-and-reads"><a href="#How-register-file-simultaneously-writes-and-reads" class="headerlink" title="How register file simultaneously writes and reads?"></a>How register file simultaneously writes and reads?</h2><p>The <code>RegisterFile</code> has a sensitive input clk, that is triggered by falling edge. The<br>reason is:<br>Read request of value written in the same cycle occurs in all kind of designs, and is<br>usually handled with bypass logic, whereby the written value is forwarded directly to<br>the read output, without going through the registers. Such bypass is done in a single<br>clock design.</p>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta">Author: </span><span class="post-copyright-info"><a href="mailto:undefined">Jiaqi Shao</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta">Link: </span><span class="post-copyright-info"><a href="https://luuvy757.github.io/2022/03/22/CSC3050-Computer-Architecture/">https://luuvy757.github.io/2022/03/22/CSC3050-Computer-Architecture/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta">Copyright Notice: </span><span class="post-copyright-info">All articles in this blog are licensed under <a target="_blank" rel="noopener" href="https://creativecommons.org/licenses/by-nc-sa/4.0/">CC BY-NC-SA 4.0</a> unless stating additionally.</span></div></div><div class="tag_share"><div class="post-meta__tag-list"></div><div class="post_share"><div class="social-share" data-image="/img/covers/5f3660b7820dc1597399223474.png" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/social-share.js/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/social-share.js/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2022/03/25/CSC3150-Operating-System/"><img class="prev-cover" src="/img/covers/5f3660b7820dc1597399223474.png" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">Previous Post</div><div class="prev_info">CSC3150 Operating System</div></div></a></div><div class="next-post pull-right"><a href="/2022/03/09/FL-Algorithms/"><img class="next-cover" src="/img/covers/202203102320.png" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">Next Post</div><div class="next_info">FL Algorithms</div></div></a></div></nav></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="/img/avatar.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">Jiaqi Shao</div><div class="author-info__description">description</div></div><div class="card-info-data is-center"><div class="card-info-data-item"><a href="/archives/"><div class="headline">Articles</div><div class="length-num">7</div></a></div><div class="card-info-data-item"><a href="/tags/"><div class="headline">Tags</div><div class="length-num">3</div></a></div><div class="card-info-data-item"><a href="/categories/"><div class="headline">Categories</div><div class="length-num">2</div></a></div></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/luuvy757"><i class="fab fa-github"></i><span>Follow Me</span></a></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>Catalog</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#Project-1-MIPS-assembler-simulator"><span class="toc-number">1.</span> <span class="toc-text">Project 1: MIPS: assembler, simulator.</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#Generic-method"><span class="toc-number">1.1.</span> <span class="toc-text">Generic method</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Problem"><span class="toc-number">1.2.</span> <span class="toc-text">Problem:</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#Project-2-ALU-Verilog"><span class="toc-number">2.</span> <span class="toc-text">Project 2: ALU Verilog</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#Generic-method-1"><span class="toc-number">2.1.</span> <span class="toc-text">Generic method</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#Project-3-Pipelined-CPU-with-Verilog"><span class="toc-number">3.</span> <span class="toc-text">Project 3: Pipelined CPU with Verilog</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#Overview"><span class="toc-number">3.1.</span> <span class="toc-text">Overview</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Generic-method-2"><span class="toc-number">3.2.</span> <span class="toc-text">Generic method</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Data-Path"><span class="toc-number">3.2.1.</span> <span class="toc-text">Data Path</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Main-Controller"><span class="toc-number">3.2.2.</span> <span class="toc-text">Main Controller</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#ALU-controller"><span class="toc-number">3.2.3.</span> <span class="toc-text">ALU controller</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#ALU"><span class="toc-number">3.2.4.</span> <span class="toc-text">ALU</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Register-File"><span class="toc-number">3.2.5.</span> <span class="toc-text">Register File</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Data-Memory"><span class="toc-number">3.2.6.</span> <span class="toc-text">Data Memory</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#sign-extender"><span class="toc-number">3.2.7.</span> <span class="toc-text">sign extender</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#mux"><span class="toc-number">3.2.8.</span> <span class="toc-text">mux</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#pipe-register"><span class="toc-number">3.2.9.</span> <span class="toc-text">pipe register</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Hazard-Detection-Unit"><span class="toc-number">3.2.10.</span> <span class="toc-text">Hazard Detection Unit</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Hazard"><span class="toc-number">3.3.</span> <span class="toc-text">Hazard</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Structural-Memory-hazard"><span class="toc-number">3.3.1.</span> <span class="toc-text">Structural(Memory) hazard:</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Data-Hazard-only-RAW-can-happen-in-MIPS"><span class="toc-number">3.3.2.</span> <span class="toc-text">Data Hazard: only RAW can happen in MIPS</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#insert-nops-software"><span class="toc-number">3.3.2.1.</span> <span class="toc-text">insert nops (software);</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Forwarding-R-type-hardware"><span class="toc-number">3.3.2.2.</span> <span class="toc-text">Forwarding (R_type, hardware);</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#stalls-load-use-hardware"><span class="toc-number">3.3.2.3.</span> <span class="toc-text">stalls (load-use, hardware)</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Branch-hazard"><span class="toc-number">3.3.3.</span> <span class="toc-text">Branch hazard:</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#How-register-file-simultaneously-writes-and-reads"><span class="toc-number">3.4.</span> <span class="toc-text">How register file simultaneously writes and reads?</span></a></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>Recent Post</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2022/07/08/07-08-2022/" title="07.08.2022"><img src="/img/covers/DP1.png" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="07.08.2022"/></a><div class="content"><a class="title" href="/2022/07/08/07-08-2022/" title="07.08.2022">07.08.2022</a><time datetime="2022-07-08T13:27:29.000Z" title="Created 2022-07-08 21:27:29">2022-07-08</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/07/08/06-23-2022/" title="06.23.2022"><img src="/img/covers/FL1.png" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="06.23.2022"/></a><div class="content"><a class="title" href="/2022/07/08/06-23-2022/" title="06.23.2022">06.23.2022</a><time datetime="2022-07-08T13:15:54.000Z" title="Created 2022-07-08 21:15:54">2022-07-08</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/03/28/CSC4005-Parallel-Computing/" title="CSC4005 Parallel Computing"><img src="/img/covers/20220310232424.png" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="CSC4005 Parallel Computing"/></a><div class="content"><a class="title" href="/2022/03/28/CSC4005-Parallel-Computing/" title="CSC4005 Parallel Computing">CSC4005 Parallel Computing</a><time datetime="2022-03-28T09:13:55.000Z" title="Created 2022-03-28 17:13:55">2022-03-28</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/03/25/CSC3150-Operating-System/" title="CSC3150 Operating System"><img src="/img/covers/5f3660b7820dc1597399223474.png" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="CSC3150 Operating System"/></a><div class="content"><a class="title" href="/2022/03/25/CSC3150-Operating-System/" title="CSC3150 Operating System">CSC3150 Operating System</a><time datetime="2022-03-24T16:24:13.000Z" title="Created 2022-03-25 00:24:13">2022-03-25</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/03/22/CSC3050-Computer-Architecture/" title="CSC3050 Computer Architecture"><img src="/img/covers/5f3660b7820dc1597399223474.png" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="CSC3050 Computer Architecture"/></a><div class="content"><a class="title" href="/2022/03/22/CSC3050-Computer-Architecture/" title="CSC3050 Computer Architecture">CSC3050 Computer Architecture</a><time datetime="2022-03-22T05:59:55.000Z" title="Created 2022-03-22 13:59:55">2022-03-22</time></div></div></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2020 - 2022 By Jiaqi Shao</div><div class="framework-info"><span>Framework </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>Theme </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="Read Mode"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="Switch Between Light And Dark Mode"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="Toggle between single-column and double-column"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="Setting"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="Table Of Contents"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="Back To Top"><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.umd.js"></script><div class="js-pjax"><script>if (!window.MathJax) {
  window.MathJax = {
    tex: {
      inlineMath: [ ['$','$'], ["\\(","\\)"]],
      tags: 'ams'
    },
    chtml: {
      scale: 1.2
    },
    options: {
      renderActions: {
        findScript: [10, doc => {
          for (const node of document.querySelectorAll('script[type^="math/tex"]')) {
            const display = !!node.type.match(/; *mode=display/)
            const math = new doc.options.MathItem(node.textContent, doc.inputJax[0], display)
            const text = document.createTextNode('')
            node.parentNode.replaceChild(text, node)
            math.start = {node: text, delim: '', n: 0}
            math.end = {node: text, delim: '', n: 0}
            doc.math.push(math)
          }
        }, ''],
        insertScript: [200, () => {
          document.querySelectorAll('mjx-container:not\([display]\)').forEach(node => {
            const target = node.parentNode
            if (target.nodeName.toLowerCase() === 'li') {
              target.parentNode.classList.add('has-jax')
            } else {
              target.classList.add('has-jax')
            }
          });
        }, '', false]
      }
    }
  }
  
  const script = document.createElement('script')
  script.src = 'https://cdn.jsdelivr.net/npm/mathjax@3/es5/tex-mml-chtml.js'
  script.id = 'MathJax-script'
  script.async = true
  document.head.appendChild(script)
} else {
  MathJax.startup.document.state(0)
  MathJax.texReset()
  MathJax.typeset()
}</script></div><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div><script src="https://cdn.jsdelivr.net/npm/live2d-widget@^3.1.3/lib/L2Dwidget.min.js"></script><script>L2Dwidget.init({"pluginRootPath":"live2dw/","pluginJsPath":"lib/","pluginModelPath":"assets/","tagMode":false,"debug":false,"model":{"scale":1,"hHeadPos":0.5,"vHeadPos":0.618,"jsonPath":"/live2dw/assets/tororo.model.json"},"display":{"superSample":2,"width":200,"height":200,"position":"right","hOffset":30,"vOffset":-20},"mobile":{"show":true},"react":{"opacityDefault":1,"opacityOnHover":0.2},"log":false});</script></body></html>