 Test 2, Subtest 0  PASSED.
 Check Actual vs Official configuration            
  Result Received :  True
  Result Expected :  True

 Test 502, Subtest -1  PASSED.
 Get_result_nolog result
  Low Limit       : -infinity
  Result Received : 0  Decimal
  High Limit      : infinity

 Test 3831, Subtest -1, Module 3, Slot 2b  PASSED.
 Get_result_nolog result
  Low Limit       : -infinity
  Result Received : 1  Decimal
  High Limit      : infinity

 Test 3831, Subtest -1, Module 3, Slot 2b  PASSED.
 Get_result_nolog result
  Low Limit       : -infinity
  Result Received : 0  Decimal
  High Limit      : infinity

 Test 3831, Subtest -1, Module 3, Slot 2b  FAILED.
 Get_result_nolog result
  Low Limit       : -infinity
  Result Received : 0  Decimal
  High Limit      : infinity

 Test 3831, Subtest -1, Module 3, Slot 2b  PASSED.
 Get_result_nolog result
  Low Limit       : -infinity
  Result Received : 0  Decimal
  High Limit      : infinity

 Test 3831, Subtest -1, Module 3, Slot 2b  PASSED.
 Get_result_nolog result
  Low Limit       : -infinity
  Result Received : 4031  Decimal
  High Limit      : infinity

 Test 3831, Subtest -1, Module 3, Slot 2b  PASSED.
 Get_result_nolog result
  Low Limit       : -infinity
  Result Received : 4031  Decimal
  High Limit      : infinity

 Test 3831, Subtest -1, Module 3, Slot 2b  PASSED.
 Get_result_nolog result
  Low Limit       : -infinity
  Result Received : 3903  Decimal
  High Limit      : infinity

                     Pin Verification Fixture location
                      -------------------------------
                      |2             |0             |
                      |              |              |
                      |              |              |
                      -------------------------------
                      |3             |1             |
                      |              |              |
                      |       *      |              |
                      -------------------------------
                             * = fixture found


 Test 502, Subtest 0  PASSED.
 Fixture is required but not present               
  Result Received :  True
  Result Expected :  True

 Test 5, Subtest 0, Module 3, Slot 1  PASSED.
 Temperature difference from last autoadjust       
  Low Limit       : -5.00000000E+00
  Result Received : -1.00000000E-01  Degrees
  High Limit      :  5.00000000E+00

 Test 3111, Subtest 0, Module 3, Slot 2a  PASSED.
 pfc_vctr_prd_23                                   
  Result Received = 0000000000011100  Binary
  Result Expected : 00000000xxxxxx00  Binary

 Test 3111, Subtest 1, Module 3, Slot 2a  PASSED.
 pfc_vctr_prd_01                                   
  Result Received = 0000000000011100  Binary
  Result Expected : 00000000xxxxxx00  Binary

 Test 3111, Subtest 2, Module 3, Slot 2a  PASSED.
 pfc_vctr_prd_67                                   
  Result Received = 0000000000011100  Binary
  Result Expected : 00000000xxxxxx00  Binary

 Test 3111, Subtest 3, Module 3, Slot 2a  PASSED.
 pfc_vctr_prd_45                                   
  Result Received = 0000000000011100  Binary
  Result Expected : 00000000xxxxxx00  Binary

 Test 3111, Subtest 4, Module 3, Slot 2a  PASSED.
 pfc_drv_cntl_2                                    
  Result Received = 0000000000000000  Binary
  Result Expected : 00000000xx000000  Binary

 Test 3111, Subtest 5, Module 3, Slot 2a  PASSED.
 pfc_drv_cntl_0                                    
  Result Received = 0000000000000000  Binary
  Result Expected : 00000000xx000000  Binary

 Test 3111, Subtest 6, Module 3, Slot 2a  PASSED.
 pfc_drv_cntl_3                                    
  Result Received = 0000000000000000  Binary
  Result Expected : 00000000xx000000  Binary

 Test 3111, Subtest 7, Module 3, Slot 2a  PASSED.
 pfc_drv_cntl_1                                    
  Result Received = 0000000000000000  Binary
  Result Expected : 00000000xx000000  Binary

 Test 3111, Subtest 8, Module 3, Slot 2a  PASSED.
 pfc_drv_cntl_6                                    
  Result Received = 0000000000000000  Binary
  Result Expected : 00000000xx000000  Binary

 Test 3111, Subtest 9, Module 3, Slot 2a  PASSED.
 pfc_drv_cntl_4                                    
  Result Received = 0000000000000000  Binary
  Result Expected : 00000000xx000000  Binary

 Test 3111, Subtest 10, Module 3, Slot 2a  PASSED.
 pfc_drv_cntl_7                                    
  Result Received = 0000000000000000  Binary
  Result Expected : 00000000xx000000  Binary

 Test 3111, Subtest 11, Module 3, Slot 2a  PASSED.
 pfc_drv_cntl_5                                    
  Result Received = 0000000000000000  Binary
  Result Expected : 00000000xx000000  Binary

 Test 3111, Subtest 12, Module 3, Slot 2a  PASSED.
 pfc_rcv_cntl_2                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 13, Module 3, Slot 2a  PASSED.
 pfc_rcv_cntl_0                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 14, Module 3, Slot 2a  PASSED.
 pfc_rcv_cntl_3                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 15, Module 3, Slot 2a  PASSED.
 pfc_rcv_cntl_1                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 16, Module 3, Slot 2a  PASSED.
 pfc_rcv_cntl_6                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 17, Module 3, Slot 2a  PASSED.
 pfc_rcv_cntl_4                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 18, Module 3, Slot 2a  PASSED.
 pfc_rcv_cntl_7                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 19, Module 3, Slot 2a  PASSED.
 pfc_rcv_cntl_5                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 20, Module 3, Slot 2a  PASSED.
 pfc_fail_log_2                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 21, Module 3, Slot 2a  PASSED.
 pfc_fail_log_0                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 22, Module 3, Slot 2a  PASSED.
 pfc_fail_log_3                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 23, Module 3, Slot 2a  PASSED.
 pfc_fail_log_1                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 24, Module 3, Slot 2a  PASSED.
 pfc_fail_log_6                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 25, Module 3, Slot 2a  PASSED.
 pfc_fail_log_4                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 26, Module 3, Slot 2a  PASSED.
 pfc_fail_log_7                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 27, Module 3, Slot 2a  PASSED.
 pfc_fail_log_5                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 28, Module 3, Slot 2a  PASSED.
 pfc_crc_lo_23                                     
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 29, Module 3, Slot 2a  PASSED.
 pfc_crc_lo_01                                     
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 30, Module 3, Slot 2a  PASSED.
 pfc_crc_hi_23                                     
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 31, Module 3, Slot 2a  PASSED.
 pfc_crc_hi_01                                     
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 32, Module 3, Slot 2a  PASSED.
 pfc_crc_lo_67                                     
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 33, Module 3, Slot 2a  PASSED.
 pfc_crc_lo_45                                     
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 34, Module 3, Slot 2a  PASSED.
 pfc_crc_hi_67                                     
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 35, Module 3, Slot 2a  PASSED.
 pfc_crc_hi_45                                     
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 36, Module 3, Slot 2a  PASSED.
 pfc_hold_reg_23                                   
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 37, Module 3, Slot 2a  PASSED.
 pfc_hold_reg_01                                   
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 38, Module 3, Slot 2a  PASSED.
 pfc_hold_reg_67                                   
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 39, Module 3, Slot 2a  PASSED.
 pfc_hold_reg_45                                   
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 40, Module 3, Slot 2a  PASSED.
 pfc_sc_ram_ptr_23                                 
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 41, Module 3, Slot 2a  PASSED.
 pfc_sc_ram_ptr_01                                 
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 42, Module 3, Slot 2a  PASSED.
 pfc_sc_ram_ptr_67                                 
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 43, Module 3, Slot 2a  PASSED.
 pfc_sc_ram_ptr_45                                 
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 44, Module 3, Slot 2a  PASSED.
 pfc_drv_dly_clk_23                                
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 45, Module 3, Slot 2a  PASSED.
 pfc_drv_dly_clk_01                                
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 46, Module 3, Slot 2a  PASSED.
 pfc_rcv_dly_clk_23                                
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 47, Module 3, Slot 2a  PASSED.
 pfc_rcv_dly_clk_01                                
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 48, Module 3, Slot 2a  PASSED.
 pfc_drv_dly_clk_67                                
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 49, Module 3, Slot 2a  PASSED.
 pfc_drv_dly_clk_45                                
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 50, Module 3, Slot 2a  PASSED.
 pfc_rcv_dly_clk_67                                
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 51, Module 3, Slot 2a  PASSED.
 pfc_rcv_dly_clk_45                                
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 52, Module 3, Slot 2a  PASSED.
 pfc_asym_23                                       
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 53, Module 3, Slot 2a  PASSED.
 pfc_asym_01                                       
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 54, Module 3, Slot 2a  PASSED.
 pfc_asym_67                                       
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 55, Module 3, Slot 2a  PASSED.
 pfc_asym_45                                       
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 56, Module 3, Slot 2a  PASSED.
 pfc_rst_23                                        
  Result Received = 0000000000011111  Binary
  Result Expected : 00000000xxx11111  Binary

 Test 3111, Subtest 57, Module 3, Slot 2a  PASSED.
 pfc_rst_01                                        
  Result Received = 0000000000011111  Binary
  Result Expected : 00000000xxx11111  Binary

 Test 3111, Subtest 58, Module 3, Slot 2a  PASSED.
 pfc_rst_67                                        
  Result Received = 0000000000011111  Binary
  Result Expected : 00000000xxx11111  Binary

 Test 3111, Subtest 59, Module 3, Slot 2a  PASSED.
 pfc_rst_45                                        
  Result Received = 0000000000011111  Binary
  Result Expected : 00000000xxx11111  Binary

 Test 3111, Subtest 60, Module 3, Slot 2a  PASSED.
 povr_pwr_and_crrnt                                
  Result Received = 1111111111111111  Binary
  Result Expected : 1111111111111111  Binary

 Test 3111, Subtest 61, Module 3, Slot 2a  PASSED.
 pin status                                        
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3111, Subtest 62, Module 3, Slot 2a  PASSED.
 prly_1a                                           
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 63, Module 3, Slot 2a  PASSED.
 prly_1b                                           
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 64, Module 3, Slot 2a  PASSED.
 prly_2a                                           
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 65, Module 3, Slot 2a  PASSED.
 prly_2b                                           
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 66, Module 3, Slot 2a  PASSED.
 prly_3a                                           
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 67, Module 3, Slot 2a  PASSED.
 prly_3b                                           
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 68, Module 3, Slot 2a  PASSED.
 prly_4a                                           
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 69, Module 3, Slot 2a  PASSED.
 prly_4b                                           
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 70, Module 3, Slot 2a  PASSED.
 prly_5a                                           
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 71, Module 3, Slot 2a  PASSED.
 prly_5b                                           
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 72, Module 3, Slot 2a  PASSED.
 prly_6a                                           
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 73, Module 3, Slot 2a  PASSED.
 prly_6b                                           
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 74, Module 3, Slot 2a  PASSED.
 pfc_drv_dly_clk_23                                
  Result received : 136  Decimal
  Result expected : 136

 Test 3111, Subtest 75, Module 3, Slot 2a  PASSED.
 pfc_drv_dly_clk_01                                
  Result received : 136  Decimal
  Result expected : 136

 Test 3111, Subtest 76, Module 3, Slot 2a  PASSED.
 pfc_rcv_dly_clk_23                                
  Result received : 221  Decimal
  Result expected : 221

 Test 3111, Subtest 77, Module 3, Slot 2a  PASSED.
 pfc_rcv_dly_clk_01                                
  Result received : 221  Decimal
  Result expected : 221

 Test 3111, Subtest 78, Module 3, Slot 2a  PASSED.
 pfc_drv_dly_clk_67                                
  Result received : 136  Decimal
  Result expected : 136

 Test 3111, Subtest 79, Module 3, Slot 2a  PASSED.
 pfc_drv_dly_clk_45                                
  Result received : 136  Decimal
  Result expected : 136

 Test 3111, Subtest 80, Module 3, Slot 2a  PASSED.
 pfc_rcv_dly_clk_67                                
  Result received : 221  Decimal
  Result expected : 221

 Test 3111, Subtest 81, Module 3, Slot 2a  PASSED.
 pfc_rcv_dly_clk_45                                
  Result received : 221  Decimal
  Result expected : 221

 Test 3111, Subtest 82, Module 3, Slot 2a  PASSED.
 pfc_vctr_prd_23                                   
  Result Received = 0000000010011100  Binary
  Result Expected : 00000000xxxxxx00  Binary

 Test 3111, Subtest 83, Module 3, Slot 2a  PASSED.
 pfc_vctr_prd_01                                   
  Result Received = 0000000010011100  Binary
  Result Expected : 00000000xxxxxx00  Binary

 Test 3111, Subtest 84, Module 3, Slot 2a  PASSED.
 pfc_vctr_prd_67                                   
  Result Received = 0000000010011100  Binary
  Result Expected : 00000000xxxxxx00  Binary

 Test 3111, Subtest 85, Module 3, Slot 2a  PASSED.
 pfc_vctr_prd_45                                   
  Result Received = 0000000010011100  Binary
  Result Expected : 00000000xxxxxx00  Binary

 Test 3111, Subtest 86, Module 3, Slot 2a  PASSED.
 pfc_drv_cntl_2                                    
  Result Received = 0000000000111011  Binary
  Result Expected : 00000000xx111011  Binary

 Test 3111, Subtest 87, Module 3, Slot 2a  PASSED.
 pfc_drv_cntl_0                                    
  Result Received = 0000000000111011  Binary
  Result Expected : 00000000xx111011  Binary

 Test 3111, Subtest 88, Module 3, Slot 2a  PASSED.
 pfc_drv_cntl_3                                    
  Result Received = 0000000000111011  Binary
  Result Expected : 00000000xx111011  Binary

 Test 3111, Subtest 89, Module 3, Slot 2a  PASSED.
 pfc_drv_cntl_1                                    
  Result Received = 0000000000111011  Binary
  Result Expected : 00000000xx111011  Binary

 Test 3111, Subtest 90, Module 3, Slot 2a  PASSED.
 pfc_drv_cntl_6                                    
  Result Received = 0000000000111011  Binary
  Result Expected : 00000000xx111011  Binary

 Test 3111, Subtest 91, Module 3, Slot 2a  PASSED.
 pfc_drv_cntl_4                                    
  Result Received = 0000000000111011  Binary
  Result Expected : 00000000xx111011  Binary

 Test 3111, Subtest 92, Module 3, Slot 2a  PASSED.
 pfc_drv_cntl_7                                    
  Result Received = 0000000000111011  Binary
  Result Expected : 00000000xx111011  Binary

 Test 3111, Subtest 93, Module 3, Slot 2a  PASSED.
 pfc_drv_cntl_5                                    
  Result Received = 0000000000111011  Binary
  Result Expected : 00000000xx111011  Binary

 Test 3111, Subtest 94, Module 3, Slot 2a  PASSED.
 pfc_rcv_cntl_2                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 95, Module 3, Slot 2a  PASSED.
 pfc_rcv_cntl_0                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 96, Module 3, Slot 2a  PASSED.
 pfc_rcv_cntl_3                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 97, Module 3, Slot 2a  PASSED.
 pfc_rcv_cntl_1                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 98, Module 3, Slot 2a  PASSED.
 pfc_rcv_cntl_6                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 99, Module 3, Slot 2a  PASSED.
 pfc_rcv_cntl_4                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 100, Module 3, Slot 2a  PASSED.
 pfc_rcv_cntl_7                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 101, Module 3, Slot 2a  PASSED.
 pfc_rcv_cntl_5                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 102, Module 3, Slot 2a  PASSED.
 vger_ram_0(rhi)                                   
  Result received : 2607  Decimal
  Result expected : 2607

 Test 3111, Subtest 103, Module 3, Slot 2a  PASSED.
 vger_ram_1(rhi)                                   
  Result received : 2607  Decimal
  Result expected : 2607

 Test 3111, Subtest 104, Module 3, Slot 2a  PASSED.
 vger_ram_2(rhi)                                   
  Result received : 2607  Decimal
  Result expected : 2607

 Test 3111, Subtest 105, Module 3, Slot 2a  PASSED.
 vger_ram_3(rhi)                                   
  Result received : 2607  Decimal
  Result expected : 2607

 Test 3111, Subtest 106, Module 3, Slot 2a  PASSED.
 vger_ram_4(rhi)                                   
  Result received : 2607  Decimal
  Result expected : 2607

 Test 3111, Subtest 107, Module 3, Slot 2a  PASSED.
 vger_ram_5(rhi)                                   
  Result received : 2607  Decimal
  Result expected : 2607

 Test 3111, Subtest 108, Module 3, Slot 2a  PASSED.
 vger_ram_6(rhi)                                   
  Result received : 2607  Decimal
  Result expected : 2607

 Test 3111, Subtest 109, Module 3, Slot 2a  PASSED.
 vger_ram_7(rhi)                                   
  Result received : 2607  Decimal
  Result expected : 2607

 Test 3111, Subtest 110, Module 3, Slot 2a  PASSED.
 vger_ram_8(rlo)                                   
  Result received : 2063  Decimal
  Result expected : 2063

 Test 3111, Subtest 111, Module 3, Slot 2a  PASSED.
 vger_ram_9(rlo)                                   
  Result received : 2063  Decimal
  Result expected : 2063

 Test 3111, Subtest 112, Module 3, Slot 2a  PASSED.
 vger_ram_10(rlo)                                  
  Result received : 2063  Decimal
  Result expected : 2063

 Test 3111, Subtest 113, Module 3, Slot 2a  PASSED.
 vger_ram_11(rlo)                                  
  Result received : 2063  Decimal
  Result expected : 2063

 Test 3111, Subtest 114, Module 3, Slot 2a  PASSED.
 vger_ram_12(rlo)                                  
  Result received : 2063  Decimal
  Result expected : 2063

 Test 3111, Subtest 115, Module 3, Slot 2a  PASSED.
 vger_ram_13(rlo)                                  
  Result received : 2063  Decimal
  Result expected : 2063

 Test 3111, Subtest 116, Module 3, Slot 2a  PASSED.
 vger_ram_14(rlo)                                  
  Result received : 2063  Decimal
  Result expected : 2063

 Test 3111, Subtest 117, Module 3, Slot 2a  PASSED.
 vger_ram_15(rlo)                                  
  Result received : 2063  Decimal
  Result expected : 2063

 Test 3111, Subtest 118, Module 3, Slot 2a  PASSED.
 vger_ram_16(dhi)                                  
  Result received : 3287  Decimal
  Result expected : 3287

 Test 3111, Subtest 119, Module 3, Slot 2a  PASSED.
 vger_ram_17(dhi)                                  
  Result received : 3287  Decimal
  Result expected : 3287

 Test 3111, Subtest 120, Module 3, Slot 2a  PASSED.
 vger_ram_18(dhi)                                  
  Result received : 3287  Decimal
  Result expected : 3287

 Test 3111, Subtest 121, Module 3, Slot 2a  PASSED.
 vger_ram_19(dhi)                                  
  Result received : 3287  Decimal
  Result expected : 3287

 Test 3111, Subtest 122, Module 3, Slot 2a  PASSED.
 vger_ram_20(dhi)                                  
  Result received : 3287  Decimal
  Result expected : 3287

 Test 3111, Subtest 123, Module 3, Slot 2a  PASSED.
 vger_ram_21(dhi)                                  
  Result received : 3287  Decimal
  Result expected : 3287

 Test 3111, Subtest 124, Module 3, Slot 2a  PASSED.
 vger_ram_22(dhi)                                  
  Result received : 3287  Decimal
  Result expected : 3287

 Test 3111, Subtest 125, Module 3, Slot 2a  PASSED.
 vger_ram_23(dhi)                                  
  Result received : 3287  Decimal
  Result expected : 3287

 Test 3111, Subtest 126, Module 3, Slot 2a  PASSED.
 vger_ram_24(dlo)                                  
  Result received : 1791  Decimal
  Result expected : 1791

 Test 3111, Subtest 127, Module 3, Slot 2a  PASSED.
 vger_ram_25(dlo)                                  
  Result received : 1791  Decimal
  Result expected : 1791

 Test 3111, Subtest 128, Module 3, Slot 2a  PASSED.
 vger_ram_26(dlo)                                  
  Result received : 1791  Decimal
  Result expected : 1791

 Test 3111, Subtest 129, Module 3, Slot 2a  PASSED.
 vger_ram_27(dlo)                                  
  Result received : 1791  Decimal
  Result expected : 1791

 Test 3111, Subtest 130, Module 3, Slot 2a  PASSED.
 vger_ram_28(dlo)                                  
  Result received : 1791  Decimal
  Result expected : 1791

 Test 3111, Subtest 131, Module 3, Slot 2a  PASSED.
 vger_ram_29(dlo)                                  
  Result received : 1791  Decimal
  Result expected : 1791

 Test 3111, Subtest 132, Module 3, Slot 2a  PASSED.
 vger_ram_30(dlo)                                  
  Result received : 1791  Decimal
  Result expected : 1791

 Test 3111, Subtest 133, Module 3, Slot 2a  PASSED.
 vger_ram_31(dlo)                                  
  Result received : 1791  Decimal
  Result expected : 1791

 Test 3111, Subtest 134, Module 3, Slot 2a  PASSED.
 vger_ram_40(current limit)                        
  Low Limit       : 2047
  Result Received : 2979  Decimal
  High Limit      : 3270

 Test 3111, Subtest 135, Module 3, Slot 2a  PASSED.
 vger_ram_41(current limit)                        
  Low Limit       : 2047
  Result Received : 2979  Decimal
  High Limit      : 3270

 Test 3111, Subtest 136, Module 3, Slot 2a  PASSED.
 vger_ram_42(current limit)                        
  Low Limit       : 2047
  Result Received : 2979  Decimal
  High Limit      : 3270

 Test 3111, Subtest 137, Module 3, Slot 2a  PASSED.
 vger_ram_43(current limit)                        
  Low Limit       : 2047
  Result Received : 2979  Decimal
  High Limit      : 3270

 Test 3111, Subtest 138, Module 3, Slot 2a  PASSED.
 vger_ram_44(current limit)                        
  Low Limit       : 2047
  Result Received : 2979  Decimal
  High Limit      : 3270

 Test 3111, Subtest 139, Module 3, Slot 2a  PASSED.
 vger_ram_45(current limit)                        
  Low Limit       : 2047
  Result Received : 2979  Decimal
  High Limit      : 3270

 Test 3111, Subtest 140, Module 3, Slot 2a  PASSED.
 vger_ram_46(current limit)                        
  Low Limit       : 2047
  Result Received : 2979  Decimal
  High Limit      : 3270

 Test 3111, Subtest 141, Module 3, Slot 2a  PASSED.
 vger_ram_47(current limit)                        
  Low Limit       : 2047
  Result Received : 2979  Decimal
  High Limit      : 3270

 Test 3111, Subtest 142, Module 3, Slot 2a  PASSED.
 vger_ram_32(slew rate)                            
  Low Limit       : 0
  Result Received : 1839  Decimal
  High Limit      : 4095

 Test 3111, Subtest 143, Module 3, Slot 2a  PASSED.
 vger_ram_33(slew rate)                            
  Low Limit       : 0
  Result Received : 1838  Decimal
  High Limit      : 4095

 Test 3111, Subtest 144, Module 3, Slot 2a  PASSED.
 vger_ram_34(slew rate)                            
  Low Limit       : 0
  Result Received : 1843  Decimal
  High Limit      : 4095

 Test 3111, Subtest 145, Module 3, Slot 2a  PASSED.
 vger_ram_35(slew rate)                            
  Low Limit       : 0
  Result Received : 1852  Decimal
  High Limit      : 4095

 Test 3111, Subtest 146, Module 3, Slot 2a  PASSED.
 vger_ram_36(slew rate)                            
  Low Limit       : 0
  Result Received : 1838  Decimal
  High Limit      : 4095

 Test 3111, Subtest 147, Module 3, Slot 2a  PASSED.
 vger_ram_37(slew rate)                            
  Low Limit       : 0
  Result Received : 1842  Decimal
  High Limit      : 4095

 Test 3111, Subtest 148, Module 3, Slot 2a  PASSED.
 vger_ram_38(slew rate)                            
  Low Limit       : 0
  Result Received : 1830  Decimal
  High Limit      : 4095

 Test 3111, Subtest 149, Module 3, Slot 2a  PASSED.
 vger_ram_39(slew rate)                            
  Low Limit       : 0
  Result Received : 1828  Decimal
  High Limit      : 4095

 Test 3111, Subtest 150, Module 3, Slot 2a  PASSED.
 pfc_fail_log_2                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 151, Module 3, Slot 2a  PASSED.
 pfc_fail_log_0                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 152, Module 3, Slot 2a  PASSED.
 pfc_fail_log_3                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 153, Module 3, Slot 2a  PASSED.
 pfc_fail_log_1                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 154, Module 3, Slot 2a  PASSED.
 pfc_fail_log_6                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 155, Module 3, Slot 2a  PASSED.
 pfc_fail_log_4                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 156, Module 3, Slot 2a  PASSED.
 pfc_fail_log_7                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 157, Module 3, Slot 2a  PASSED.
 pfc_fail_log_5                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 158, Module 3, Slot 2a  PASSED.
 driver delay A(ch_0)                              
  Low Limit       : -5.00000000E-09
  Result Received : -1.85000000E-09  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 159, Module 3, Slot 2a  PASSED.
 driver delay B(ch_0)                              
  Low Limit       : -5.00000000E-09
  Result Received : -1.78000000E-09  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 160, Module 3, Slot 2a  PASSED.
 driver delay A(ch_1)                              
  Low Limit       : -5.00000000E-09
  Result Received : -1.53000000E-09  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 161, Module 3, Slot 2a  PASSED.
 driver delay B(ch_1)                              
  Low Limit       : -5.00000000E-09
  Result Received :  1.65000000E-09  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 162, Module 3, Slot 2a  PASSED.
 driver delay A(ch_2)                              
  Low Limit       : -5.00000000E-09
  Result Received : -1.04000000E-09  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 163, Module 3, Slot 2a  PASSED.
 driver delay B(ch_2)                              
  Low Limit       : -5.00000000E-09
  Result Received : -1.64000000E-09  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 164, Module 3, Slot 2a  PASSED.
 driver delay A(ch_3)                              
  Low Limit       : -5.00000000E-09
  Result Received : -3.00000000E-11  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 165, Module 3, Slot 2a  PASSED.
 driver delay B(ch_3)                              
  Low Limit       : -5.00000000E-09
  Result Received : -8.80000000E-10  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 166, Module 3, Slot 2a  PASSED.
 driver delay A(ch_4)                              
  Low Limit       : -5.00000000E-09
  Result Received :  1.14000000E-09  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 167, Module 3, Slot 2a  PASSED.
 driver delay B(ch_4)                              
  Low Limit       : -5.00000000E-09
  Result Received :  5.40000000E-10  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 168, Module 3, Slot 2a  PASSED.
 driver delay A(ch_5)                              
  Low Limit       : -5.00000000E-09
  Result Received :  1.52000000E-09  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 169, Module 3, Slot 2a  PASSED.
 driver delay B(ch_5)                              
  Low Limit       : -5.00000000E-09
  Result Received :  8.00000000E-10  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 170, Module 3, Slot 2a  PASSED.
 driver delay A(ch_6)                              
  Low Limit       : -5.00000000E-09
  Result Received :  4.90000000E-10  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 171, Module 3, Slot 2a  PASSED.
 driver delay B(ch_6)                              
  Low Limit       : -5.00000000E-09
  Result Received : -2.70000000E-10  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 172, Module 3, Slot 2a  PASSED.
 driver delay A(ch_7)                              
  Low Limit       : -5.00000000E-09
  Result Received : -1.11000000E-09  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 173, Module 3, Slot 2a  PASSED.
 driver delay B(ch_7)                              
  Low Limit       : -5.00000000E-09
  Result Received :  1.04000000E-09  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 174, Module 3, Slot 2a  PASSED.
 receiver delay A(ch_0)                            
  Low Limit       : -5.00000000E-09
  Result Received :  8.40000000E-10  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 175, Module 3, Slot 2a  PASSED.
 receiver delay B(ch_0)                            
  Low Limit       : -5.00000000E-09
  Result Received : -2.00000000E-10  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 176, Module 3, Slot 2a  PASSED.
 receiver delay A(ch_1)                            
  Low Limit       : -5.00000000E-09
  Result Received :  1.71000000E-09  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 177, Module 3, Slot 2a  PASSED.
 receiver delay B(ch_1)                            
  Low Limit       : -5.00000000E-09
  Result Received : -1.10000000E-10  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 178, Module 3, Slot 2a  PASSED.
 receiver delay A(ch_2)                            
  Low Limit       : -5.00000000E-09
  Result Received :  1.00000000E-11  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 179, Module 3, Slot 2a  PASSED.
 receiver delay B(ch_2)                            
  Low Limit       : -5.00000000E-09
  Result Received : -1.38000000E-09  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 180, Module 3, Slot 2a  PASSED.
 receiver delay A(ch_3)                            
  Low Limit       : -5.00000000E-09
  Result Received : -7.40000000E-10  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 181, Module 3, Slot 2a  PASSED.
 receiver delay B(ch_3)                            
  Low Limit       : -5.00000000E-09
  Result Received :  4.30000000E-10  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 182, Module 3, Slot 2a  PASSED.
 receiver delay A(ch_4)                            
  Low Limit       : -5.00000000E-09
  Result Received : -9.00000000E-11  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 183, Module 3, Slot 2a  PASSED.
 receiver delay B(ch_4)                            
  Low Limit       : -5.00000000E-09
  Result Received : -1.46000000E-09  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 184, Module 3, Slot 2a  PASSED.
 receiver delay A(ch_5)                            
  Low Limit       : -5.00000000E-09
  Result Received :  1.39000000E-09  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 185, Module 3, Slot 2a  PASSED.
 receiver delay B(ch_5)                            
  Low Limit       : -5.00000000E-09
  Result Received : -2.60000000E-10  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 186, Module 3, Slot 2a  PASSED.
 receiver delay A(ch_6)                            
  Low Limit       : -5.00000000E-09
  Result Received : -1.81000000E-09  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 187, Module 3, Slot 2a  PASSED.
 receiver delay B(ch_6)                            
  Low Limit       : -5.00000000E-09
  Result Received : -1.07000000E-09  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 188, Module 3, Slot 2a  PASSED.
 receiver delay A(ch_7)                            
  Low Limit       : -5.00000000E-09
  Result Received :  6.80000000E-10  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 189, Module 3, Slot 2a  PASSED.
 receiver delay B(ch_7)                            
  Low Limit       : -5.00000000E-09
  Result Received :  1.75000000E-09  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 190, Module 3, Slot 2a  PASSED.
 pfc_asym_23                                       
  Low Limit       : 0
  Result Received : 17  Decimal
  High Limit      : 255

 Test 3111, Subtest 191, Module 3, Slot 2a  PASSED.
 pfc_asym_01                                       
  Low Limit       : 0
  Result Received : 17  Decimal
  High Limit      : 255

 Test 3111, Subtest 192, Module 3, Slot 2a  PASSED.
 pfc_asym_67                                       
  Low Limit       : 0
  Result Received : 17  Decimal
  High Limit      : 255

 Test 3111, Subtest 193, Module 3, Slot 2a  PASSED.
 pfc_asym_45                                       
  Low Limit       : 0
  Result Received : 17  Decimal
  High Limit      : 255

 Test 3111, Subtest 0, Module 3, Slot 2b  PASSED.
 pfc_vctr_prd_23                                   
  Result Received = 0000000000011100  Binary
  Result Expected : 00000000xxxxxx00  Binary

 Test 3111, Subtest 1, Module 3, Slot 2b  PASSED.
 pfc_vctr_prd_01                                   
  Result Received = 0000000000011100  Binary
  Result Expected : 00000000xxxxxx00  Binary

 Test 3111, Subtest 2, Module 3, Slot 2b  PASSED.
 pfc_vctr_prd_67                                   
  Result Received = 0000000000011100  Binary
  Result Expected : 00000000xxxxxx00  Binary

 Test 3111, Subtest 3, Module 3, Slot 2b  PASSED.
 pfc_vctr_prd_45                                   
  Result Received = 0000000000011100  Binary
  Result Expected : 00000000xxxxxx00  Binary

 Test 3111, Subtest 4, Module 3, Slot 2b  PASSED.
 pfc_drv_cntl_2                                    
  Result Received = 0000000000000000  Binary
  Result Expected : 00000000xx000000  Binary

 Test 3111, Subtest 5, Module 3, Slot 2b  PASSED.
 pfc_drv_cntl_0                                    
  Result Received = 0000000000000000  Binary
  Result Expected : 00000000xx000000  Binary

 Test 3111, Subtest 6, Module 3, Slot 2b  PASSED.
 pfc_drv_cntl_3                                    
  Result Received = 0000000000000000  Binary
  Result Expected : 00000000xx000000  Binary

 Test 3111, Subtest 7, Module 3, Slot 2b  PASSED.
 pfc_drv_cntl_1                                    
  Result Received = 0000000000000000  Binary
  Result Expected : 00000000xx000000  Binary

 Test 3111, Subtest 8, Module 3, Slot 2b  PASSED.
 pfc_drv_cntl_6                                    
  Result Received = 0000000000000000  Binary
  Result Expected : 00000000xx000000  Binary

 Test 3111, Subtest 9, Module 3, Slot 2b  PASSED.
 pfc_drv_cntl_4                                    
  Result Received = 0000000000000000  Binary
  Result Expected : 00000000xx000000  Binary

 Test 3111, Subtest 10, Module 3, Slot 2b  PASSED.
 pfc_drv_cntl_7                                    
  Result Received = 0000000000000000  Binary
  Result Expected : 00000000xx000000  Binary

 Test 3111, Subtest 11, Module 3, Slot 2b  PASSED.
 pfc_drv_cntl_5                                    
  Result Received = 0000000000000000  Binary
  Result Expected : 00000000xx000000  Binary

 Test 3111, Subtest 12, Module 3, Slot 2b  PASSED.
 pfc_rcv_cntl_2                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 13, Module 3, Slot 2b  PASSED.
 pfc_rcv_cntl_0                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 14, Module 3, Slot 2b  PASSED.
 pfc_rcv_cntl_3                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 15, Module 3, Slot 2b  PASSED.
 pfc_rcv_cntl_1                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 16, Module 3, Slot 2b  PASSED.
 pfc_rcv_cntl_6                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 17, Module 3, Slot 2b  PASSED.
 pfc_rcv_cntl_4                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 18, Module 3, Slot 2b  PASSED.
 pfc_rcv_cntl_7                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 19, Module 3, Slot 2b  PASSED.
 pfc_rcv_cntl_5                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 20, Module 3, Slot 2b  PASSED.
 pfc_fail_log_2                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 21, Module 3, Slot 2b  PASSED.
 pfc_fail_log_0                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 22, Module 3, Slot 2b  PASSED.
 pfc_fail_log_3                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 23, Module 3, Slot 2b  PASSED.
 pfc_fail_log_1                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 24, Module 3, Slot 2b  PASSED.
 pfc_fail_log_6                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 25, Module 3, Slot 2b  PASSED.
 pfc_fail_log_4                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 26, Module 3, Slot 2b  PASSED.
 pfc_fail_log_7                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 27, Module 3, Slot 2b  PASSED.
 pfc_fail_log_5                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 28, Module 3, Slot 2b  PASSED.
 pfc_crc_lo_23                                     
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 29, Module 3, Slot 2b  PASSED.
 pfc_crc_lo_01                                     
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 30, Module 3, Slot 2b  PASSED.
 pfc_crc_hi_23                                     
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 31, Module 3, Slot 2b  PASSED.
 pfc_crc_hi_01                                     
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 32, Module 3, Slot 2b  PASSED.
 pfc_crc_lo_67                                     
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 33, Module 3, Slot 2b  PASSED.
 pfc_crc_lo_45                                     
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 34, Module 3, Slot 2b  PASSED.
 pfc_crc_hi_67                                     
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 35, Module 3, Slot 2b  PASSED.
 pfc_crc_hi_45                                     
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 36, Module 3, Slot 2b  PASSED.
 pfc_hold_reg_23                                   
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 37, Module 3, Slot 2b  PASSED.
 pfc_hold_reg_01                                   
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 38, Module 3, Slot 2b  PASSED.
 pfc_hold_reg_67                                   
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 39, Module 3, Slot 2b  PASSED.
 pfc_hold_reg_45                                   
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 40, Module 3, Slot 2b  PASSED.
 pfc_sc_ram_ptr_23                                 
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 41, Module 3, Slot 2b  PASSED.
 pfc_sc_ram_ptr_01                                 
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 42, Module 3, Slot 2b  PASSED.
 pfc_sc_ram_ptr_67                                 
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 43, Module 3, Slot 2b  PASSED.
 pfc_sc_ram_ptr_45                                 
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 44, Module 3, Slot 2b  PASSED.
 pfc_drv_dly_clk_23                                
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 45, Module 3, Slot 2b  PASSED.
 pfc_drv_dly_clk_01                                
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 46, Module 3, Slot 2b  PASSED.
 pfc_rcv_dly_clk_23                                
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 47, Module 3, Slot 2b  PASSED.
 pfc_rcv_dly_clk_01                                
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 48, Module 3, Slot 2b  PASSED.
 pfc_drv_dly_clk_67                                
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 49, Module 3, Slot 2b  PASSED.
 pfc_drv_dly_clk_45                                
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 50, Module 3, Slot 2b  PASSED.
 pfc_rcv_dly_clk_67                                
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 51, Module 3, Slot 2b  PASSED.
 pfc_rcv_dly_clk_45                                
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 52, Module 3, Slot 2b  PASSED.
 pfc_asym_23                                       
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 53, Module 3, Slot 2b  PASSED.
 pfc_asym_01                                       
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 54, Module 3, Slot 2b  PASSED.
 pfc_asym_67                                       
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 55, Module 3, Slot 2b  PASSED.
 pfc_asym_45                                       
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 56, Module 3, Slot 2b  PASSED.
 pfc_rst_23                                        
  Result Received = 0000000000011111  Binary
  Result Expected : 00000000xxx11111  Binary

 Test 3111, Subtest 57, Module 3, Slot 2b  PASSED.
 pfc_rst_01                                        
  Result Received = 0000000000011111  Binary
  Result Expected : 00000000xxx11111  Binary

 Test 3111, Subtest 58, Module 3, Slot 2b  PASSED.
 pfc_rst_67                                        
  Result Received = 0000000000011111  Binary
  Result Expected : 00000000xxx11111  Binary

 Test 3111, Subtest 59, Module 3, Slot 2b  PASSED.
 pfc_rst_45                                        
  Result Received = 0000000000011111  Binary
  Result Expected : 00000000xxx11111  Binary

 Test 3111, Subtest 60, Module 3, Slot 2b  PASSED.
 povr_pwr_and_crrnt                                
  Result Received = 1111111111111111  Binary
  Result Expected : 1111111111111111  Binary

 Test 3111, Subtest 61, Module 3, Slot 2b  PASSED.
 pin status                                        
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3111, Subtest 62, Module 3, Slot 2b  PASSED.
 prly_1a                                           
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 63, Module 3, Slot 2b  PASSED.
 prly_1b                                           
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 64, Module 3, Slot 2b  PASSED.
 prly_2a                                           
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 65, Module 3, Slot 2b  PASSED.
 prly_2b                                           
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 66, Module 3, Slot 2b  PASSED.
 prly_3a                                           
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 67, Module 3, Slot 2b  PASSED.
 prly_3b                                           
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 68, Module 3, Slot 2b  PASSED.
 prly_4a                                           
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 69, Module 3, Slot 2b  PASSED.
 prly_4b                                           
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 70, Module 3, Slot 2b  PASSED.
 prly_5a                                           
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 71, Module 3, Slot 2b  PASSED.
 prly_5b                                           
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 72, Module 3, Slot 2b  PASSED.
 prly_6a                                           
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 73, Module 3, Slot 2b  PASSED.
 prly_6b                                           
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 74, Module 3, Slot 2b  PASSED.
 pfc_drv_dly_clk_23                                
  Result received : 136  Decimal
  Result expected : 136

 Test 3111, Subtest 75, Module 3, Slot 2b  PASSED.
 pfc_drv_dly_clk_01                                
  Result received : 136  Decimal
  Result expected : 136

 Test 3111, Subtest 76, Module 3, Slot 2b  PASSED.
 pfc_rcv_dly_clk_23                                
  Result received : 221  Decimal
  Result expected : 221

 Test 3111, Subtest 77, Module 3, Slot 2b  PASSED.
 pfc_rcv_dly_clk_01                                
  Result received : 221  Decimal
  Result expected : 221

 Test 3111, Subtest 78, Module 3, Slot 2b  PASSED.
 pfc_drv_dly_clk_67                                
  Result received : 136  Decimal
  Result expected : 136

 Test 3111, Subtest 79, Module 3, Slot 2b  PASSED.
 pfc_drv_dly_clk_45                                
  Result received : 136  Decimal
  Result expected : 136

 Test 3111, Subtest 80, Module 3, Slot 2b  PASSED.
 pfc_rcv_dly_clk_67                                
  Result received : 221  Decimal
  Result expected : 221

 Test 3111, Subtest 81, Module 3, Slot 2b  PASSED.
 pfc_rcv_dly_clk_45                                
  Result received : 221  Decimal
  Result expected : 221

 Test 3111, Subtest 82, Module 3, Slot 2b  PASSED.
 pfc_vctr_prd_23                                   
  Result Received = 0000000010011100  Binary
  Result Expected : 00000000xxxxxx00  Binary

 Test 3111, Subtest 83, Module 3, Slot 2b  PASSED.
 pfc_vctr_prd_01                                   
  Result Received = 0000000010011100  Binary
  Result Expected : 00000000xxxxxx00  Binary

 Test 3111, Subtest 84, Module 3, Slot 2b  PASSED.
 pfc_vctr_prd_67                                   
  Result Received = 0000000010011100  Binary
  Result Expected : 00000000xxxxxx00  Binary

 Test 3111, Subtest 85, Module 3, Slot 2b  PASSED.
 pfc_vctr_prd_45                                   
  Result Received = 0000000010011100  Binary
  Result Expected : 00000000xxxxxx00  Binary

 Test 3111, Subtest 86, Module 3, Slot 2b  PASSED.
 pfc_drv_cntl_2                                    
  Result Received = 0000000000111011  Binary
  Result Expected : 00000000xx111011  Binary

 Test 3111, Subtest 87, Module 3, Slot 2b  PASSED.
 pfc_drv_cntl_0                                    
  Result Received = 0000000000111011  Binary
  Result Expected : 00000000xx111011  Binary

 Test 3111, Subtest 88, Module 3, Slot 2b  PASSED.
 pfc_drv_cntl_3                                    
  Result Received = 0000000000111011  Binary
  Result Expected : 00000000xx111011  Binary

 Test 3111, Subtest 89, Module 3, Slot 2b  PASSED.
 pfc_drv_cntl_1                                    
  Result Received = 0000000000111011  Binary
  Result Expected : 00000000xx111011  Binary

 Test 3111, Subtest 90, Module 3, Slot 2b  PASSED.
 pfc_drv_cntl_6                                    
  Result Received = 0000000000111011  Binary
  Result Expected : 00000000xx111011  Binary

 Test 3111, Subtest 91, Module 3, Slot 2b  PASSED.
 pfc_drv_cntl_4                                    
  Result Received = 0000000000111011  Binary
  Result Expected : 00000000xx111011  Binary

 Test 3111, Subtest 92, Module 3, Slot 2b  PASSED.
 pfc_drv_cntl_7                                    
  Result Received = 0000000000111011  Binary
  Result Expected : 00000000xx111011  Binary

 Test 3111, Subtest 93, Module 3, Slot 2b  PASSED.
 pfc_drv_cntl_5                                    
  Result Received = 0000000000111011  Binary
  Result Expected : 00000000xx111011  Binary

 Test 3111, Subtest 94, Module 3, Slot 2b  PASSED.
 pfc_rcv_cntl_2                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 95, Module 3, Slot 2b  PASSED.
 pfc_rcv_cntl_0                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 96, Module 3, Slot 2b  PASSED.
 pfc_rcv_cntl_3                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 97, Module 3, Slot 2b  PASSED.
 pfc_rcv_cntl_1                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 98, Module 3, Slot 2b  PASSED.
 pfc_rcv_cntl_6                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 99, Module 3, Slot 2b  PASSED.
 pfc_rcv_cntl_4                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 100, Module 3, Slot 2b  PASSED.
 pfc_rcv_cntl_7                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 101, Module 3, Slot 2b  PASSED.
 pfc_rcv_cntl_5                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 102, Module 3, Slot 2b  PASSED.
 vger_ram_0(rhi)                                   
  Result received : 2607  Decimal
  Result expected : 2607

 Test 3111, Subtest 103, Module 3, Slot 2b  PASSED.
 vger_ram_1(rhi)                                   
  Result received : 2607  Decimal
  Result expected : 2607

 Test 3111, Subtest 104, Module 3, Slot 2b  PASSED.
 vger_ram_2(rhi)                                   
  Result received : 2607  Decimal
  Result expected : 2607

 Test 3111, Subtest 105, Module 3, Slot 2b  PASSED.
 vger_ram_3(rhi)                                   
  Result received : 2607  Decimal
  Result expected : 2607

 Test 3111, Subtest 106, Module 3, Slot 2b  PASSED.
 vger_ram_4(rhi)                                   
  Result received : 2607  Decimal
  Result expected : 2607

 Test 3111, Subtest 107, Module 3, Slot 2b  PASSED.
 vger_ram_5(rhi)                                   
  Result received : 2607  Decimal
  Result expected : 2607

 Test 3111, Subtest 108, Module 3, Slot 2b  PASSED.
 vger_ram_6(rhi)                                   
  Result received : 2607  Decimal
  Result expected : 2607

 Test 3111, Subtest 109, Module 3, Slot 2b  PASSED.
 vger_ram_7(rhi)                                   
  Result received : 2607  Decimal
  Result expected : 2607

 Test 3111, Subtest 110, Module 3, Slot 2b  PASSED.
 vger_ram_8(rlo)                                   
  Result received : 2063  Decimal
  Result expected : 2063

 Test 3111, Subtest 111, Module 3, Slot 2b  PASSED.
 vger_ram_9(rlo)                                   
  Result received : 2063  Decimal
  Result expected : 2063

 Test 3111, Subtest 112, Module 3, Slot 2b  PASSED.
 vger_ram_10(rlo)                                  
  Result received : 2063  Decimal
  Result expected : 2063

 Test 3111, Subtest 113, Module 3, Slot 2b  PASSED.
 vger_ram_11(rlo)                                  
  Result received : 2063  Decimal
  Result expected : 2063

 Test 3111, Subtest 114, Module 3, Slot 2b  PASSED.
 vger_ram_12(rlo)                                  
  Result received : 2063  Decimal
  Result expected : 2063

 Test 3111, Subtest 115, Module 3, Slot 2b  PASSED.
 vger_ram_13(rlo)                                  
  Result received : 2063  Decimal
  Result expected : 2063

 Test 3111, Subtest 116, Module 3, Slot 2b  PASSED.
 vger_ram_14(rlo)                                  
  Result received : 2063  Decimal
  Result expected : 2063

 Test 3111, Subtest 117, Module 3, Slot 2b  PASSED.
 vger_ram_15(rlo)                                  
  Result received : 2063  Decimal
  Result expected : 2063

 Test 3111, Subtest 118, Module 3, Slot 2b  PASSED.
 vger_ram_16(dhi)                                  
  Result received : 3287  Decimal
  Result expected : 3287

 Test 3111, Subtest 119, Module 3, Slot 2b  PASSED.
 vger_ram_17(dhi)                                  
  Result received : 3287  Decimal
  Result expected : 3287

 Test 3111, Subtest 120, Module 3, Slot 2b  PASSED.
 vger_ram_18(dhi)                                  
  Result received : 3287  Decimal
  Result expected : 3287

 Test 3111, Subtest 121, Module 3, Slot 2b  PASSED.
 vger_ram_19(dhi)                                  
  Result received : 3287  Decimal
  Result expected : 3287

 Test 3111, Subtest 122, Module 3, Slot 2b  PASSED.
 vger_ram_20(dhi)                                  
  Result received : 3287  Decimal
  Result expected : 3287

 Test 3111, Subtest 123, Module 3, Slot 2b  PASSED.
 vger_ram_21(dhi)                                  
  Result received : 3287  Decimal
  Result expected : 3287

 Test 3111, Subtest 124, Module 3, Slot 2b  PASSED.
 vger_ram_22(dhi)                                  
  Result received : 3287  Decimal
  Result expected : 3287

 Test 3111, Subtest 125, Module 3, Slot 2b  PASSED.
 vger_ram_23(dhi)                                  
  Result received : 3287  Decimal
  Result expected : 3287

 Test 3111, Subtest 126, Module 3, Slot 2b  PASSED.
 vger_ram_24(dlo)                                  
  Result received : 1791  Decimal
  Result expected : 1791

 Test 3111, Subtest 127, Module 3, Slot 2b  PASSED.
 vger_ram_25(dlo)                                  
  Result received : 1791  Decimal
  Result expected : 1791

 Test 3111, Subtest 128, Module 3, Slot 2b  PASSED.
 vger_ram_26(dlo)                                  
  Result received : 1791  Decimal
  Result expected : 1791

 Test 3111, Subtest 129, Module 3, Slot 2b  PASSED.
 vger_ram_27(dlo)                                  
  Result received : 1791  Decimal
  Result expected : 1791

 Test 3111, Subtest 130, Module 3, Slot 2b  PASSED.
 vger_ram_28(dlo)                                  
  Result received : 1791  Decimal
  Result expected : 1791

 Test 3111, Subtest 131, Module 3, Slot 2b  PASSED.
 vger_ram_29(dlo)                                  
  Result received : 1791  Decimal
  Result expected : 1791

 Test 3111, Subtest 132, Module 3, Slot 2b  PASSED.
 vger_ram_30(dlo)                                  
  Result received : 1791  Decimal
  Result expected : 1791

 Test 3111, Subtest 133, Module 3, Slot 2b  PASSED.
 vger_ram_31(dlo)                                  
  Result received : 1791  Decimal
  Result expected : 1791

 Test 3111, Subtest 134, Module 3, Slot 2b  PASSED.
 vger_ram_40(current limit)                        
  Low Limit       : 2047
  Result Received : 2979  Decimal
  High Limit      : 3270

 Test 3111, Subtest 135, Module 3, Slot 2b  PASSED.
 vger_ram_41(current limit)                        
  Low Limit       : 2047
  Result Received : 2979  Decimal
  High Limit      : 3270

 Test 3111, Subtest 136, Module 3, Slot 2b  PASSED.
 vger_ram_42(current limit)                        
  Low Limit       : 2047
  Result Received : 2979  Decimal
  High Limit      : 3270

 Test 3111, Subtest 137, Module 3, Slot 2b  PASSED.
 vger_ram_43(current limit)                        
  Low Limit       : 2047
  Result Received : 2979  Decimal
  High Limit      : 3270

 Test 3111, Subtest 138, Module 3, Slot 2b  PASSED.
 vger_ram_44(current limit)                        
  Low Limit       : 2047
  Result Received : 2979  Decimal
  High Limit      : 3270

 Test 3111, Subtest 139, Module 3, Slot 2b  PASSED.
 vger_ram_45(current limit)                        
  Low Limit       : 2047
  Result Received : 2979  Decimal
  High Limit      : 3270

 Test 3111, Subtest 140, Module 3, Slot 2b  PASSED.
 vger_ram_46(current limit)                        
  Low Limit       : 2047
  Result Received : 2979  Decimal
  High Limit      : 3270

 Test 3111, Subtest 141, Module 3, Slot 2b  PASSED.
 vger_ram_47(current limit)                        
  Low Limit       : 2047
  Result Received : 2979  Decimal
  High Limit      : 3270

 Test 3111, Subtest 142, Module 3, Slot 2b  PASSED.
 vger_ram_32(slew rate)                            
  Low Limit       : 0
  Result Received : 1829  Decimal
  High Limit      : 4095

 Test 3111, Subtest 143, Module 3, Slot 2b  PASSED.
 vger_ram_33(slew rate)                            
  Low Limit       : 0
  Result Received : 1830  Decimal
  High Limit      : 4095

 Test 3111, Subtest 144, Module 3, Slot 2b  PASSED.
 vger_ram_34(slew rate)                            
  Low Limit       : 0
  Result Received : 1828  Decimal
  High Limit      : 4095

 Test 3111, Subtest 145, Module 3, Slot 2b  PASSED.
 vger_ram_35(slew rate)                            
  Low Limit       : 0
  Result Received : 1826  Decimal
  High Limit      : 4095

 Test 3111, Subtest 146, Module 3, Slot 2b  PASSED.
 vger_ram_36(slew rate)                            
  Low Limit       : 0
  Result Received : 1833  Decimal
  High Limit      : 4095

 Test 3111, Subtest 147, Module 3, Slot 2b  PASSED.
 vger_ram_37(slew rate)                            
  Low Limit       : 0
  Result Received : 1834  Decimal
  High Limit      : 4095

 Test 3111, Subtest 148, Module 3, Slot 2b  PASSED.
 vger_ram_38(slew rate)                            
  Low Limit       : 0
  Result Received : 1824  Decimal
  High Limit      : 4095

 Test 3111, Subtest 149, Module 3, Slot 2b  PASSED.
 vger_ram_39(slew rate)                            
  Low Limit       : 0
  Result Received : 1826  Decimal
  High Limit      : 4095

 Test 3111, Subtest 150, Module 3, Slot 2b  PASSED.
 pfc_fail_log_2                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 151, Module 3, Slot 2b  PASSED.
 pfc_fail_log_0                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 152, Module 3, Slot 2b  PASSED.
 pfc_fail_log_3                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 153, Module 3, Slot 2b  PASSED.
 pfc_fail_log_1                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 154, Module 3, Slot 2b  PASSED.
 pfc_fail_log_6                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 155, Module 3, Slot 2b  PASSED.
 pfc_fail_log_4                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 156, Module 3, Slot 2b  PASSED.
 pfc_fail_log_7                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 157, Module 3, Slot 2b  PASSED.
 pfc_fail_log_5                                    
  Result Received =        0  Hex
  Result Expected :        0  Hex

 Test 3111, Subtest 158, Module 3, Slot 2b  PASSED.
 driver delay A(ch_0)                              
  Low Limit       : -5.00000000E-09
  Result Received : -1.54000000E-09  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 159, Module 3, Slot 2b  PASSED.
 driver delay B(ch_0)                              
  Low Limit       : -5.00000000E-09
  Result Received :  1.35000000E-09  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 160, Module 3, Slot 2b  PASSED.
 driver delay A(ch_1)                              
  Low Limit       : -5.00000000E-09
  Result Received : -1.80000000E-10  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 161, Module 3, Slot 2b  PASSED.
 driver delay B(ch_1)                              
  Low Limit       : -5.00000000E-09
  Result Received : -1.51000000E-09  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 162, Module 3, Slot 2b  PASSED.
 driver delay A(ch_2)                              
  Low Limit       : -5.00000000E-09
  Result Received : -1.23000000E-09  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 163, Module 3, Slot 2b  PASSED.
 driver delay B(ch_2)                              
  Low Limit       : -5.00000000E-09
  Result Received : -1.82000000E-09  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 164, Module 3, Slot 2b  PASSED.
 driver delay A(ch_3)                              
  Low Limit       : -5.00000000E-09
  Result Received : -7.40000000E-10  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 165, Module 3, Slot 2b  PASSED.
 driver delay B(ch_3)                              
  Low Limit       : -5.00000000E-09
  Result Received :  1.33000000E-09  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 166, Module 3, Slot 2b  PASSED.
 driver delay A(ch_4)                              
  Low Limit       : -5.00000000E-09
  Result Received :  1.28000000E-09  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 167, Module 3, Slot 2b  PASSED.
 driver delay B(ch_4)                              
  Low Limit       : -5.00000000E-09
  Result Received :  1.72000000E-09  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 168, Module 3, Slot 2b  PASSED.
 driver delay A(ch_5)                              
  Low Limit       : -5.00000000E-09
  Result Received : -1.57000000E-09  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 169, Module 3, Slot 2b  PASSED.
 driver delay B(ch_5)                              
  Low Limit       : -5.00000000E-09
  Result Received :  1.11000000E-09  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 170, Module 3, Slot 2b  PASSED.
 driver delay A(ch_6)                              
  Low Limit       : -5.00000000E-09
  Result Received : -1.44000000E-09  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 171, Module 3, Slot 2b  PASSED.
 driver delay B(ch_6)                              
  Low Limit       : -5.00000000E-09
  Result Received : -1.62000000E-09  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 172, Module 3, Slot 2b  PASSED.
 driver delay A(ch_7)                              
  Low Limit       : -5.00000000E-09
  Result Received :  1.24000000E-09  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 173, Module 3, Slot 2b  PASSED.
 driver delay B(ch_7)                              
  Low Limit       : -5.00000000E-09
  Result Received : -3.00000000E-11  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 174, Module 3, Slot 2b  PASSED.
 receiver delay A(ch_0)                            
  Low Limit       : -5.00000000E-09
  Result Received :  4.00000000E-11  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 175, Module 3, Slot 2b  PASSED.
 receiver delay B(ch_0)                            
  Low Limit       : -5.00000000E-09
  Result Received :  9.10000000E-10  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 176, Module 3, Slot 2b  PASSED.
 receiver delay A(ch_1)                            
  Low Limit       : -5.00000000E-09
  Result Received : -1.14000000E-09  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 177, Module 3, Slot 2b  PASSED.
 receiver delay B(ch_1)                            
  Low Limit       : -5.00000000E-09
  Result Received :  2.70000000E-10  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 178, Module 3, Slot 2b  PASSED.
 receiver delay A(ch_2)                            
  Low Limit       : -5.00000000E-09
  Result Received : -1.25000000E-09  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 179, Module 3, Slot 2b  PASSED.
 receiver delay B(ch_2)                            
  Low Limit       : -5.00000000E-09
  Result Received :  8.40000000E-10  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 180, Module 3, Slot 2b  PASSED.
 receiver delay A(ch_3)                            
  Low Limit       : -5.00000000E-09
  Result Received : -8.60000000E-10  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 181, Module 3, Slot 2b  PASSED.
 receiver delay B(ch_3)                            
  Low Limit       : -5.00000000E-09
  Result Received :  6.80000000E-10  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 182, Module 3, Slot 2b  PASSED.
 receiver delay A(ch_4)                            
  Low Limit       : -5.00000000E-09
  Result Received :  1.08000000E-09  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 183, Module 3, Slot 2b  PASSED.
 receiver delay B(ch_4)                            
  Low Limit       : -5.00000000E-09
  Result Received : -3.10000000E-10  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 184, Module 3, Slot 2b  PASSED.
 receiver delay A(ch_5)                            
  Low Limit       : -5.00000000E-09
  Result Received :  1.69000000E-09  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 185, Module 3, Slot 2b  PASSED.
 receiver delay B(ch_5)                            
  Low Limit       : -5.00000000E-09
  Result Received : -2.90000000E-10  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 186, Module 3, Slot 2b  PASSED.
 receiver delay A(ch_6)                            
  Low Limit       : -5.00000000E-09
  Result Received :  1.10000000E-10  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 187, Module 3, Slot 2b  PASSED.
 receiver delay B(ch_6)                            
  Low Limit       : -5.00000000E-09
  Result Received :  8.40000000E-10  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 188, Module 3, Slot 2b  PASSED.
 receiver delay A(ch_7)                            
  Low Limit       : -5.00000000E-09
  Result Received : -1.13000000E-09  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 189, Module 3, Slot 2b  PASSED.
 receiver delay B(ch_7)                            
  Low Limit       : -5.00000000E-09
  Result Received :  4.20000000E-10  Seconds
  High Limit      :  5.00000000E-09

 Test 3111, Subtest 190, Module 3, Slot 2b  PASSED.
 pfc_asym_23                                       
  Low Limit       : 0
  Result Received : 17  Decimal
  High Limit      : 255

 Test 3111, Subtest 191, Module 3, Slot 2b  PASSED.
 pfc_asym_01                                       
  Low Limit       : 0
  Result Received : 17  Decimal
  High Limit      : 255

 Test 3111, Subtest 192, Module 3, Slot 2b  PASSED.
 pfc_asym_67                                       
  Low Limit       : 0
  Result Received : 17  Decimal
  High Limit      : 255

 Test 3111, Subtest 193, Module 3, Slot 2b  PASSED.
 pfc_asym_45                                       
  Low Limit       : 0
  Result Received : 17  Decimal
  High Limit      : 255

 Test 3140, Subtest 0, Module 3, Slot 2a  PASSED.
 pfc_rst_23(walking 1"s test)                      
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 1, Module 3, Slot 2a  PASSED.
 pfc_rst_01(walking 1"s test)                      
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 2, Module 3, Slot 2a  PASSED.
 pfc_rst_67(walking 1"s test)                      
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 3, Module 3, Slot 2a  PASSED.
 pfc_rst_45(walking 1"s test)                      
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 4, Module 3, Slot 2a  PASSED.
 prly_1a(walking 1"s test)                         
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 5, Module 3, Slot 2a  PASSED.
 prly_1b(walking 1"s test)                         
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 6, Module 3, Slot 2a  PASSED.
 prly_2a(walking 1"s test)                         
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 7, Module 3, Slot 2a  PASSED.
 prly_2b(walking 1"s test)                         
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 8, Module 3, Slot 2a  PASSED.
 prly_3a(walking 1"s test)                         
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 9, Module 3, Slot 2a  PASSED.
 prly_3b(walking 1"s test)                         
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 10, Module 3, Slot 2a  PASSED.
 prly_4a(walking 1"s test)                         
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 11, Module 3, Slot 2a  PASSED.
 prly_4b(walking 1"s test)                         
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 12, Module 3, Slot 2a  PASSED.
 prly_5a(walking 1"s test)                         
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 13, Module 3, Slot 2a  PASSED.
 prly_5b(walking 1"s test)                         
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 14, Module 3, Slot 2a  PASSED.
 prly_6a(walking 1"s test)                         
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 15, Module 3, Slot 2a  PASSED.
 prly_6b(walking 1"s test)                         
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 16, Module 3, Slot 2a  PASSED.
 pfc_asym_23(walking 1"s test)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 17, Module 3, Slot 2a  PASSED.
 pfc_asym_01(walking 1"s test)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 18, Module 3, Slot 2a  PASSED.
 pfc_asym_67(walking 1"s test)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 19, Module 3, Slot 2a  PASSED.
 pfc_asym_45(walking 1"s test)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 20, Module 3, Slot 2a  PASSED.
 pfc_drv_dly_2_a(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 21, Module 3, Slot 2a  PASSED.
 pfc_drv_dly_0_a(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 22, Module 3, Slot 2a  PASSED.
 pfc_drv_dly_6_a(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 23, Module 3, Slot 2a  PASSED.
 pfc_drv_dly_4_a(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 24, Module 3, Slot 2a  PASSED.
 pfc_drv_dly_2_b(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 25, Module 3, Slot 2a  PASSED.
 pfc_drv_dly_0_b(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 26, Module 3, Slot 2a  PASSED.
 pfc_drv_dly_6_b(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 27, Module 3, Slot 2a  PASSED.
 pfc_drv_dly_4_b(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 28, Module 3, Slot 2a  PASSED.
 pfc_drv_dly_3_a(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 29, Module 3, Slot 2a  PASSED.
 pfc_drv_dly_1_a(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 30, Module 3, Slot 2a  PASSED.
 pfc_drv_dly_7_a(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 31, Module 3, Slot 2a  PASSED.
 pfc_drv_dly_5_a(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 32, Module 3, Slot 2a  PASSED.
 pfc_drv_dly_3_b(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 33, Module 3, Slot 2a  PASSED.
 pfc_drv_dly_1_b(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 34, Module 3, Slot 2a  PASSED.
 pfc_drv_dly_7_b(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 35, Module 3, Slot 2a  PASSED.
 pfc_drv_dly_5_b(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 36, Module 3, Slot 2a  PASSED.
 pfc_rcv_dly_2_a(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 37, Module 3, Slot 2a  PASSED.
 pfc_rcv_dly_0_a(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 38, Module 3, Slot 2a  PASSED.
 pfc_rcv_dly_6_a(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 39, Module 3, Slot 2a  PASSED.
 pfc_rcv_dly_4_a(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 40, Module 3, Slot 2a  PASSED.
 pfc_rcv_dly_2_b(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 41, Module 3, Slot 2a  PASSED.
 pfc_rcv_dly_0_b(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 42, Module 3, Slot 2a  PASSED.
 pfc_rcv_dly_6_b(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 43, Module 3, Slot 2a  PASSED.
 pfc_rcv_dly_4_b(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 44, Module 3, Slot 2a  PASSED.
 pfc_rcv_dly_3_a(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 45, Module 3, Slot 2a  PASSED.
 pfc_rcv_dly_1_a(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 46, Module 3, Slot 2a  PASSED.
 pfc_rcv_dly_7_a(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 47, Module 3, Slot 2a  PASSED.
 pfc_rcv_dly_5_a(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 48, Module 3, Slot 2a  PASSED.
 pfc_rcv_dly_3_b(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 49, Module 3, Slot 2a  PASSED.
 pfc_rcv_dly_1_b(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 50, Module 3, Slot 2a  PASSED.
 pfc_rcv_dly_7_b(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 51, Module 3, Slot 2a  PASSED.
 pfc_rcv_dly_5_b(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 52, Module 3, Slot 2a  PASSED.
 pfc_drv_dly_clk_23(walking 1"s test)              
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 53, Module 3, Slot 2a  PASSED.
 pfc_drv_dly_clk_01(walking 1"s test)              
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 54, Module 3, Slot 2a  PASSED.
 pfc_rcv_dly_clk_23(walking 1"s test)              
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 55, Module 3, Slot 2a  PASSED.
 pfc_rcv_dly_clk_01(walking 1"s test)              
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 56, Module 3, Slot 2a  PASSED.
 pfc_drv_dly_clk_67(walking 1"s test)              
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 57, Module 3, Slot 2a  PASSED.
 pfc_drv_dly_clk_45(walking 1"s test)              
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 58, Module 3, Slot 2a  PASSED.
 pfc_rcv_dly_clk_67(walking 1"s test)              
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 59, Module 3, Slot 2a  PASSED.
 pfc_rcv_dly_clk_45(walking 1"s test)              
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 60, Module 3, Slot 2a  PASSED.
 pfc_vctr_prd_23(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 61, Module 3, Slot 2a  PASSED.
 pfc_vctr_prd_01(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 62, Module 3, Slot 2a  PASSED.
 pfc_vctr_prd_67(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 63, Module 3, Slot 2a  PASSED.
 pfc_vctr_prd_45(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 64, Module 3, Slot 2a  PASSED.
 pfc_drv_cntl_2(walking 1"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 65, Module 3, Slot 2a  PASSED.
 pfc_drv_cntl_0(walking 1"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 66, Module 3, Slot 2a  PASSED.
 pfc_drv_cntl_3(walking 1"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 67, Module 3, Slot 2a  PASSED.
 pfc_drv_cntl_1(walking 1"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 68, Module 3, Slot 2a  PASSED.
 pfc_drv_cntl_6(walking 1"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 69, Module 3, Slot 2a  PASSED.
 pfc_drv_cntl_4(walking 1"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 70, Module 3, Slot 2a  PASSED.
 pfc_drv_cntl_7(walking 1"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 71, Module 3, Slot 2a  PASSED.
 pfc_drv_cntl_5(walking 1"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 72, Module 3, Slot 2a  PASSED.
 pfc_rcv_cntl_2(walking 1"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 73, Module 3, Slot 2a  PASSED.
 pfc_rcv_cntl_0(walking 1"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 74, Module 3, Slot 2a  PASSED.
 pfc_rcv_cntl_3(walking 1"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 75, Module 3, Slot 2a  PASSED.
 pfc_rcv_cntl_1(walking 1"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 76, Module 3, Slot 2a  PASSED.
 pfc_rcv_cntl_6(walking 1"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 77, Module 3, Slot 2a  PASSED.
 pfc_rcv_cntl_4(walking 1"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 78, Module 3, Slot 2a  PASSED.
 pfc_rcv_cntl_7(walking 1"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 79, Module 3, Slot 2a  PASSED.
 pfc_rcv_cntl_5(walking 1"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 0, Module 3, Slot 2b  PASSED.
 pfc_rst_23(walking 1"s test)                      
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 1, Module 3, Slot 2b  PASSED.
 pfc_rst_01(walking 1"s test)                      
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 2, Module 3, Slot 2b  PASSED.
 pfc_rst_67(walking 1"s test)                      
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 3, Module 3, Slot 2b  PASSED.
 pfc_rst_45(walking 1"s test)                      
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 4, Module 3, Slot 2b  PASSED.
 prly_1a(walking 1"s test)                         
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 5, Module 3, Slot 2b  PASSED.
 prly_1b(walking 1"s test)                         
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 6, Module 3, Slot 2b  PASSED.
 prly_2a(walking 1"s test)                         
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 7, Module 3, Slot 2b  PASSED.
 prly_2b(walking 1"s test)                         
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 8, Module 3, Slot 2b  PASSED.
 prly_3a(walking 1"s test)                         
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 9, Module 3, Slot 2b  PASSED.
 prly_3b(walking 1"s test)                         
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 10, Module 3, Slot 2b  PASSED.
 prly_4a(walking 1"s test)                         
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 11, Module 3, Slot 2b  PASSED.
 prly_4b(walking 1"s test)                         
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 12, Module 3, Slot 2b  PASSED.
 prly_5a(walking 1"s test)                         
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 13, Module 3, Slot 2b  PASSED.
 prly_5b(walking 1"s test)                         
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 14, Module 3, Slot 2b  PASSED.
 prly_6a(walking 1"s test)                         
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 15, Module 3, Slot 2b  PASSED.
 prly_6b(walking 1"s test)                         
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 16, Module 3, Slot 2b  PASSED.
 pfc_asym_23(walking 1"s test)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 17, Module 3, Slot 2b  PASSED.
 pfc_asym_01(walking 1"s test)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 18, Module 3, Slot 2b  PASSED.
 pfc_asym_67(walking 1"s test)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 19, Module 3, Slot 2b  PASSED.
 pfc_asym_45(walking 1"s test)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 20, Module 3, Slot 2b  PASSED.
 pfc_drv_dly_2_a(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 21, Module 3, Slot 2b  PASSED.
 pfc_drv_dly_0_a(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 22, Module 3, Slot 2b  PASSED.
 pfc_drv_dly_6_a(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 23, Module 3, Slot 2b  PASSED.
 pfc_drv_dly_4_a(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 24, Module 3, Slot 2b  PASSED.
 pfc_drv_dly_2_b(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 25, Module 3, Slot 2b  PASSED.
 pfc_drv_dly_0_b(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 26, Module 3, Slot 2b  PASSED.
 pfc_drv_dly_6_b(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 27, Module 3, Slot 2b  PASSED.
 pfc_drv_dly_4_b(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 28, Module 3, Slot 2b  PASSED.
 pfc_drv_dly_3_a(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 29, Module 3, Slot 2b  PASSED.
 pfc_drv_dly_1_a(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 30, Module 3, Slot 2b  PASSED.
 pfc_drv_dly_7_a(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 31, Module 3, Slot 2b  PASSED.
 pfc_drv_dly_5_a(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 32, Module 3, Slot 2b  PASSED.
 pfc_drv_dly_3_b(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 33, Module 3, Slot 2b  PASSED.
 pfc_drv_dly_1_b(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 34, Module 3, Slot 2b  PASSED.
 pfc_drv_dly_7_b(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 35, Module 3, Slot 2b  PASSED.
 pfc_drv_dly_5_b(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 36, Module 3, Slot 2b  PASSED.
 pfc_rcv_dly_2_a(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 37, Module 3, Slot 2b  PASSED.
 pfc_rcv_dly_0_a(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 38, Module 3, Slot 2b  PASSED.
 pfc_rcv_dly_6_a(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 39, Module 3, Slot 2b  PASSED.
 pfc_rcv_dly_4_a(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 40, Module 3, Slot 2b  PASSED.
 pfc_rcv_dly_2_b(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 41, Module 3, Slot 2b  PASSED.
 pfc_rcv_dly_0_b(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 42, Module 3, Slot 2b  PASSED.
 pfc_rcv_dly_6_b(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 43, Module 3, Slot 2b  PASSED.
 pfc_rcv_dly_4_b(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 44, Module 3, Slot 2b  PASSED.
 pfc_rcv_dly_3_a(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 45, Module 3, Slot 2b  PASSED.
 pfc_rcv_dly_1_a(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 46, Module 3, Slot 2b  PASSED.
 pfc_rcv_dly_7_a(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 47, Module 3, Slot 2b  PASSED.
 pfc_rcv_dly_5_a(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 48, Module 3, Slot 2b  PASSED.
 pfc_rcv_dly_3_b(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 49, Module 3, Slot 2b  PASSED.
 pfc_rcv_dly_1_b(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 50, Module 3, Slot 2b  PASSED.
 pfc_rcv_dly_7_b(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 51, Module 3, Slot 2b  PASSED.
 pfc_rcv_dly_5_b(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 52, Module 3, Slot 2b  PASSED.
 pfc_drv_dly_clk_23(walking 1"s test)              
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 53, Module 3, Slot 2b  PASSED.
 pfc_drv_dly_clk_01(walking 1"s test)              
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 54, Module 3, Slot 2b  PASSED.
 pfc_rcv_dly_clk_23(walking 1"s test)              
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 55, Module 3, Slot 2b  PASSED.
 pfc_rcv_dly_clk_01(walking 1"s test)              
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 56, Module 3, Slot 2b  PASSED.
 pfc_drv_dly_clk_67(walking 1"s test)              
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 57, Module 3, Slot 2b  PASSED.
 pfc_drv_dly_clk_45(walking 1"s test)              
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 58, Module 3, Slot 2b  PASSED.
 pfc_rcv_dly_clk_67(walking 1"s test)              
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 59, Module 3, Slot 2b  PASSED.
 pfc_rcv_dly_clk_45(walking 1"s test)              
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 60, Module 3, Slot 2b  PASSED.
 pfc_vctr_prd_23(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 61, Module 3, Slot 2b  PASSED.
 pfc_vctr_prd_01(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 62, Module 3, Slot 2b  PASSED.
 pfc_vctr_prd_67(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 63, Module 3, Slot 2b  PASSED.
 pfc_vctr_prd_45(walking 1"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 64, Module 3, Slot 2b  PASSED.
 pfc_drv_cntl_2(walking 1"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 65, Module 3, Slot 2b  PASSED.
 pfc_drv_cntl_0(walking 1"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 66, Module 3, Slot 2b  PASSED.
 pfc_drv_cntl_3(walking 1"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 67, Module 3, Slot 2b  PASSED.
 pfc_drv_cntl_1(walking 1"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 68, Module 3, Slot 2b  PASSED.
 pfc_drv_cntl_6(walking 1"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 69, Module 3, Slot 2b  PASSED.
 pfc_drv_cntl_4(walking 1"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 70, Module 3, Slot 2b  PASSED.
 pfc_drv_cntl_7(walking 1"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 71, Module 3, Slot 2b  PASSED.
 pfc_drv_cntl_5(walking 1"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 72, Module 3, Slot 2b  PASSED.
 pfc_rcv_cntl_2(walking 1"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 73, Module 3, Slot 2b  PASSED.
 pfc_rcv_cntl_0(walking 1"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 74, Module 3, Slot 2b  PASSED.
 pfc_rcv_cntl_3(walking 1"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 75, Module 3, Slot 2b  PASSED.
 pfc_rcv_cntl_1(walking 1"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 76, Module 3, Slot 2b  PASSED.
 pfc_rcv_cntl_6(walking 1"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 77, Module 3, Slot 2b  PASSED.
 pfc_rcv_cntl_4(walking 1"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 78, Module 3, Slot 2b  PASSED.
 pfc_rcv_cntl_7(walking 1"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3140, Subtest 79, Module 3, Slot 2b  PASSED.
 pfc_rcv_cntl_5(walking 1"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 0, Module 3, Slot 2a  PASSED.
 pfc_rst_23(walking 0"s test)                      
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 1, Module 3, Slot 2a  PASSED.
 pfc_rst_01(walking 0"s test)                      
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 2, Module 3, Slot 2a  PASSED.
 pfc_rst_67(walking 0"s test)                      
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 3, Module 3, Slot 2a  PASSED.
 pfc_rst_45(walking 0"s test)                      
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 4, Module 3, Slot 2a  PASSED.
 prly_1a(walking 0"s test)                         
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 5, Module 3, Slot 2a  PASSED.
 prly_1b(walking 0"s test)                         
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 6, Module 3, Slot 2a  PASSED.
 prly_2a(walking 0"s test)                         
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 7, Module 3, Slot 2a  PASSED.
 prly_2b(walking 0"s test)                         
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 8, Module 3, Slot 2a  PASSED.
 prly_3a(walking 0"s test)                         
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 9, Module 3, Slot 2a  PASSED.
 prly_3b(walking 0"s test)                         
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 10, Module 3, Slot 2a  PASSED.
 prly_4a(walking 0"s test)                         
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 11, Module 3, Slot 2a  PASSED.
 prly_4b(walking 0"s test)                         
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 12, Module 3, Slot 2a  PASSED.
 prly_5a(walking 0"s test)                         
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 13, Module 3, Slot 2a  PASSED.
 prly_5b(walking 0"s test)                         
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 14, Module 3, Slot 2a  PASSED.
 prly_6a(walking 0"s test)                         
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 15, Module 3, Slot 2a  PASSED.
 prly_6b(walking 0"s test)                         
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 16, Module 3, Slot 2a  PASSED.
 pfc_asym_23(walking 0"s test)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 17, Module 3, Slot 2a  PASSED.
 pfc_asym_01(walking 0"s test)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 18, Module 3, Slot 2a  PASSED.
 pfc_asym_67(walking 0"s test)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 19, Module 3, Slot 2a  PASSED.
 pfc_asym_45(walking 0"s test)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 20, Module 3, Slot 2a  PASSED.
 pfc_drv_dly_2_a(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 21, Module 3, Slot 2a  PASSED.
 pfc_drv_dly_0_a(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 22, Module 3, Slot 2a  PASSED.
 pfc_drv_dly_6_a(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 23, Module 3, Slot 2a  PASSED.
 pfc_drv_dly_4_a(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 24, Module 3, Slot 2a  PASSED.
 pfc_drv_dly_2_b(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 25, Module 3, Slot 2a  PASSED.
 pfc_drv_dly_0_b(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 26, Module 3, Slot 2a  PASSED.
 pfc_drv_dly_6_b(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 27, Module 3, Slot 2a  PASSED.
 pfc_drv_dly_4_b(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 28, Module 3, Slot 2a  PASSED.
 pfc_drv_dly_3_a(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 29, Module 3, Slot 2a  PASSED.
 pfc_drv_dly_1_a(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 30, Module 3, Slot 2a  PASSED.
 pfc_drv_dly_7_a(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 31, Module 3, Slot 2a  PASSED.
 pfc_drv_dly_5_a(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 32, Module 3, Slot 2a  PASSED.
 pfc_drv_dly_3_b(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 33, Module 3, Slot 2a  PASSED.
 pfc_drv_dly_1_b(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 34, Module 3, Slot 2a  PASSED.
 pfc_drv_dly_7_b(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 35, Module 3, Slot 2a  PASSED.
 pfc_drv_dly_5_b(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 36, Module 3, Slot 2a  PASSED.
 pfc_rcv_dly_2_a(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 37, Module 3, Slot 2a  PASSED.
 pfc_rcv_dly_0_a(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 38, Module 3, Slot 2a  PASSED.
 pfc_rcv_dly_6_a(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 39, Module 3, Slot 2a  PASSED.
 pfc_rcv_dly_4_a(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 40, Module 3, Slot 2a  PASSED.
 pfc_rcv_dly_2_b(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 41, Module 3, Slot 2a  PASSED.
 pfc_rcv_dly_0_b(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 42, Module 3, Slot 2a  PASSED.
 pfc_rcv_dly_6_b(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 43, Module 3, Slot 2a  PASSED.
 pfc_rcv_dly_4_b(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 44, Module 3, Slot 2a  PASSED.
 pfc_rcv_dly_3_a(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 45, Module 3, Slot 2a  PASSED.
 pfc_rcv_dly_1_a(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 46, Module 3, Slot 2a  PASSED.
 pfc_rcv_dly_7_a(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 47, Module 3, Slot 2a  PASSED.
 pfc_rcv_dly_5_a(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 48, Module 3, Slot 2a  PASSED.
 pfc_rcv_dly_3_b(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 49, Module 3, Slot 2a  PASSED.
 pfc_rcv_dly_1_b(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 50, Module 3, Slot 2a  PASSED.
 pfc_rcv_dly_7_b(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 51, Module 3, Slot 2a  PASSED.
 pfc_rcv_dly_5_b(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 52, Module 3, Slot 2a  PASSED.
 pfc_drv_dly_clk_23(walking 0"s test)              
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 53, Module 3, Slot 2a  PASSED.
 pfc_drv_dly_clk_01(walking 0"s test)              
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 54, Module 3, Slot 2a  PASSED.
 pfc_rcv_dly_clk_23(walking 0"s test)              
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 55, Module 3, Slot 2a  PASSED.
 pfc_rcv_dly_clk_01(walking 0"s test)              
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 56, Module 3, Slot 2a  PASSED.
 pfc_drv_dly_clk_67(walking 0"s test)              
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 57, Module 3, Slot 2a  PASSED.
 pfc_drv_dly_clk_45(walking 0"s test)              
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 58, Module 3, Slot 2a  PASSED.
 pfc_rcv_dly_clk_67(walking 0"s test)              
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 59, Module 3, Slot 2a  PASSED.
 pfc_rcv_dly_clk_45(walking 0"s test)              
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 60, Module 3, Slot 2a  PASSED.
 pfc_vctr_prd_23(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 61, Module 3, Slot 2a  PASSED.
 pfc_vctr_prd_01(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 62, Module 3, Slot 2a  PASSED.
 pfc_vctr_prd_67(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 63, Module 3, Slot 2a  PASSED.
 pfc_vctr_prd_45(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 64, Module 3, Slot 2a  PASSED.
 pfc_drv_cntl_2(walking 0"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 65, Module 3, Slot 2a  PASSED.
 pfc_drv_cntl_0(walking 0"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 66, Module 3, Slot 2a  PASSED.
 pfc_drv_cntl_3(walking 0"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 67, Module 3, Slot 2a  PASSED.
 pfc_drv_cntl_1(walking 0"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 68, Module 3, Slot 2a  PASSED.
 pfc_drv_cntl_6(walking 0"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 69, Module 3, Slot 2a  PASSED.
 pfc_drv_cntl_4(walking 0"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 70, Module 3, Slot 2a  PASSED.
 pfc_drv_cntl_7(walking 0"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 71, Module 3, Slot 2a  PASSED.
 pfc_drv_cntl_5(walking 0"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 72, Module 3, Slot 2a  PASSED.
 pfc_rcv_cntl_2(walking 0"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 73, Module 3, Slot 2a  PASSED.
 pfc_rcv_cntl_0(walking 0"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 74, Module 3, Slot 2a  PASSED.
 pfc_rcv_cntl_3(walking 0"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 75, Module 3, Slot 2a  PASSED.
 pfc_rcv_cntl_1(walking 0"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 76, Module 3, Slot 2a  PASSED.
 pfc_rcv_cntl_6(walking 0"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 77, Module 3, Slot 2a  PASSED.
 pfc_rcv_cntl_4(walking 0"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 78, Module 3, Slot 2a  PASSED.
 pfc_rcv_cntl_7(walking 0"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 79, Module 3, Slot 2a  PASSED.
 pfc_rcv_cntl_5(walking 0"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 0, Module 3, Slot 2b  PASSED.
 pfc_rst_23(walking 0"s test)                      
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 1, Module 3, Slot 2b  PASSED.
 pfc_rst_01(walking 0"s test)                      
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 2, Module 3, Slot 2b  PASSED.
 pfc_rst_67(walking 0"s test)                      
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 3, Module 3, Slot 2b  PASSED.
 pfc_rst_45(walking 0"s test)                      
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 4, Module 3, Slot 2b  PASSED.
 prly_1a(walking 0"s test)                         
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 5, Module 3, Slot 2b  PASSED.
 prly_1b(walking 0"s test)                         
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 6, Module 3, Slot 2b  PASSED.
 prly_2a(walking 0"s test)                         
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 7, Module 3, Slot 2b  PASSED.
 prly_2b(walking 0"s test)                         
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 8, Module 3, Slot 2b  PASSED.
 prly_3a(walking 0"s test)                         
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 9, Module 3, Slot 2b  PASSED.
 prly_3b(walking 0"s test)                         
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 10, Module 3, Slot 2b  PASSED.
 prly_4a(walking 0"s test)                         
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 11, Module 3, Slot 2b  PASSED.
 prly_4b(walking 0"s test)                         
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 12, Module 3, Slot 2b  PASSED.
 prly_5a(walking 0"s test)                         
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 13, Module 3, Slot 2b  PASSED.
 prly_5b(walking 0"s test)                         
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 14, Module 3, Slot 2b  PASSED.
 prly_6a(walking 0"s test)                         
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 15, Module 3, Slot 2b  PASSED.
 prly_6b(walking 0"s test)                         
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 16, Module 3, Slot 2b  PASSED.
 pfc_asym_23(walking 0"s test)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 17, Module 3, Slot 2b  PASSED.
 pfc_asym_01(walking 0"s test)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 18, Module 3, Slot 2b  PASSED.
 pfc_asym_67(walking 0"s test)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 19, Module 3, Slot 2b  PASSED.
 pfc_asym_45(walking 0"s test)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 20, Module 3, Slot 2b  PASSED.
 pfc_drv_dly_2_a(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 21, Module 3, Slot 2b  PASSED.
 pfc_drv_dly_0_a(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 22, Module 3, Slot 2b  PASSED.
 pfc_drv_dly_6_a(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 23, Module 3, Slot 2b  PASSED.
 pfc_drv_dly_4_a(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 24, Module 3, Slot 2b  PASSED.
 pfc_drv_dly_2_b(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 25, Module 3, Slot 2b  PASSED.
 pfc_drv_dly_0_b(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 26, Module 3, Slot 2b  PASSED.
 pfc_drv_dly_6_b(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 27, Module 3, Slot 2b  PASSED.
 pfc_drv_dly_4_b(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 28, Module 3, Slot 2b  PASSED.
 pfc_drv_dly_3_a(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 29, Module 3, Slot 2b  PASSED.
 pfc_drv_dly_1_a(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 30, Module 3, Slot 2b  PASSED.
 pfc_drv_dly_7_a(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 31, Module 3, Slot 2b  PASSED.
 pfc_drv_dly_5_a(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 32, Module 3, Slot 2b  PASSED.
 pfc_drv_dly_3_b(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 33, Module 3, Slot 2b  PASSED.
 pfc_drv_dly_1_b(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 34, Module 3, Slot 2b  PASSED.
 pfc_drv_dly_7_b(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 35, Module 3, Slot 2b  PASSED.
 pfc_drv_dly_5_b(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 36, Module 3, Slot 2b  PASSED.
 pfc_rcv_dly_2_a(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 37, Module 3, Slot 2b  PASSED.
 pfc_rcv_dly_0_a(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 38, Module 3, Slot 2b  PASSED.
 pfc_rcv_dly_6_a(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 39, Module 3, Slot 2b  PASSED.
 pfc_rcv_dly_4_a(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 40, Module 3, Slot 2b  PASSED.
 pfc_rcv_dly_2_b(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 41, Module 3, Slot 2b  PASSED.
 pfc_rcv_dly_0_b(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 42, Module 3, Slot 2b  PASSED.
 pfc_rcv_dly_6_b(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 43, Module 3, Slot 2b  PASSED.
 pfc_rcv_dly_4_b(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 44, Module 3, Slot 2b  PASSED.
 pfc_rcv_dly_3_a(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 45, Module 3, Slot 2b  PASSED.
 pfc_rcv_dly_1_a(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 46, Module 3, Slot 2b  PASSED.
 pfc_rcv_dly_7_a(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 47, Module 3, Slot 2b  PASSED.
 pfc_rcv_dly_5_a(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 48, Module 3, Slot 2b  PASSED.
 pfc_rcv_dly_3_b(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 49, Module 3, Slot 2b  PASSED.
 pfc_rcv_dly_1_b(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 50, Module 3, Slot 2b  PASSED.
 pfc_rcv_dly_7_b(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 51, Module 3, Slot 2b  PASSED.
 pfc_rcv_dly_5_b(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 52, Module 3, Slot 2b  PASSED.
 pfc_drv_dly_clk_23(walking 0"s test)              
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 53, Module 3, Slot 2b  PASSED.
 pfc_drv_dly_clk_01(walking 0"s test)              
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 54, Module 3, Slot 2b  PASSED.
 pfc_rcv_dly_clk_23(walking 0"s test)              
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 55, Module 3, Slot 2b  PASSED.
 pfc_rcv_dly_clk_01(walking 0"s test)              
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 56, Module 3, Slot 2b  PASSED.
 pfc_drv_dly_clk_67(walking 0"s test)              
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 57, Module 3, Slot 2b  PASSED.
 pfc_drv_dly_clk_45(walking 0"s test)              
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 58, Module 3, Slot 2b  PASSED.
 pfc_rcv_dly_clk_67(walking 0"s test)              
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 59, Module 3, Slot 2b  PASSED.
 pfc_rcv_dly_clk_45(walking 0"s test)              
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 60, Module 3, Slot 2b  PASSED.
 pfc_vctr_prd_23(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 61, Module 3, Slot 2b  PASSED.
 pfc_vctr_prd_01(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 62, Module 3, Slot 2b  PASSED.
 pfc_vctr_prd_67(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 63, Module 3, Slot 2b  PASSED.
 pfc_vctr_prd_45(walking 0"s test)                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 64, Module 3, Slot 2b  PASSED.
 pfc_drv_cntl_2(walking 0"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 65, Module 3, Slot 2b  PASSED.
 pfc_drv_cntl_0(walking 0"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 66, Module 3, Slot 2b  PASSED.
 pfc_drv_cntl_3(walking 0"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 67, Module 3, Slot 2b  PASSED.
 pfc_drv_cntl_1(walking 0"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 68, Module 3, Slot 2b  PASSED.
 pfc_drv_cntl_6(walking 0"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 69, Module 3, Slot 2b  PASSED.
 pfc_drv_cntl_4(walking 0"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 70, Module 3, Slot 2b  PASSED.
 pfc_drv_cntl_7(walking 0"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 71, Module 3, Slot 2b  PASSED.
 pfc_drv_cntl_5(walking 0"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 72, Module 3, Slot 2b  PASSED.
 pfc_rcv_cntl_2(walking 0"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 73, Module 3, Slot 2b  PASSED.
 pfc_rcv_cntl_0(walking 0"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 74, Module 3, Slot 2b  PASSED.
 pfc_rcv_cntl_3(walking 0"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 75, Module 3, Slot 2b  PASSED.
 pfc_rcv_cntl_1(walking 0"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 76, Module 3, Slot 2b  PASSED.
 pfc_rcv_cntl_6(walking 0"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 77, Module 3, Slot 2b  PASSED.
 pfc_rcv_cntl_4(walking 0"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 78, Module 3, Slot 2b  PASSED.
 pfc_rcv_cntl_7(walking 0"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3150, Subtest 79, Module 3, Slot 2b  PASSED.
 pfc_rcv_cntl_5(walking 0"s test)                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3160, Subtest 0, Module 3, Slot 2a  PASSED.
 banka_ram(walking 1"s test)                       
  Result received : 1  Decimal
  Result expected : 1

 Test 3160, Subtest 1, Module 3, Slot 2a  PASSED.
 bankb_ram(walking 1"s test)                       
  Result received : 1  Decimal
  Result expected : 1

 Test 3160, Subtest 2, Module 3, Slot 2a  PASSED.
 bankc_ram(walking 1"s test)                       
  Result received : 1  Decimal
  Result expected : 1

 Test 3160, Subtest 3, Module 3, Slot 2a  PASSED.
 vger_ram(walking 1"s test)                        
  Result received : 1  Decimal
  Result expected : 1

 Test 3160, Subtest 4, Module 3, Slot 2a  PASSED.
 sc_ram(walking 1"s test)                          
  Result received : 15  Decimal
  Result expected : 15

 Test 3160, Subtest 0, Module 3, Slot 2b  PASSED.
 banka_ram(walking 1"s test)                       
  Result received : 1  Decimal
  Result expected : 1

 Test 3160, Subtest 1, Module 3, Slot 2b  PASSED.
 bankb_ram(walking 1"s test)                       
  Result received : 1  Decimal
  Result expected : 1

 Test 3160, Subtest 2, Module 3, Slot 2b  PASSED.
 bankc_ram(walking 1"s test)                       
  Result received : 1  Decimal
  Result expected : 1

 Test 3160, Subtest 3, Module 3, Slot 2b  PASSED.
 vger_ram(walking 1"s test)                        
  Result received : 1  Decimal
  Result expected : 1

 Test 3160, Subtest 4, Module 3, Slot 2b  PASSED.
 sc_ram(walking 1"s test)                          
  Result received : 15  Decimal
  Result expected : 15

 Test 3161, Subtest 0, Module 3, Slot 2a  PASSED.
 vector address bits 14 and 15                     
  Result Received = 1111111100000000  Binary
  Result Expected : xxxxxxxx00xxxxxx  Binary

 Test 3161, Subtest 1, Module 3, Slot 2a  PASSED.
 vector address bits 14 and 15                     
  Result Received = 1111111111000000  Binary
  Result Expected : xxxxxxxx11xxxxxx  Binary

 Test 3161, Subtest 2, Module 3, Slot 2a  PASSED.
 vector address bits 14 and 15                     
  Result Received = 1111111100000000  Binary
  Result Expected : xxxxxxxx00xxxxxx  Binary

 Test 3161, Subtest 3, Module 3, Slot 2a  PASSED.
 vector address bits 14 and 15                     
  Result received : 3  Decimal
  Result expected : 3

 Test 3161, Subtest 4, Module 3, Slot 2a  PASSED.
 vector address bits 14 and 15                     
  Result received : 3  Decimal
  Result expected : 3

 Test 3161, Subtest 5, Module 3, Slot 2a  PASSED.
 vector address bits 14 and 15                     
  Result received : 3  Decimal
  Result expected : 3

 Test 3161, Subtest 6, Module 3, Slot 2a  PASSED.
 vector address bits 14 and 15                     
  Result received : 3  Decimal
  Result expected : 3

 Test 3161, Subtest 7, Module 3, Slot 2a  PASSED.
 vector address bits 14 and 15                     
  Result received : 3  Decimal
  Result expected : 3

 Test 3161, Subtest 8, Module 3, Slot 2a  PASSED.
 vector address bits 14 and 15                     
  Result received : 3  Decimal
  Result expected : 3

 Test 3161, Subtest 0, Module 3, Slot 2b  PASSED.
 vector address bits 14 and 15                     
  Result Received = 1111111100000000  Binary
  Result Expected : xxxxxxxx00xxxxxx  Binary

 Test 3161, Subtest 1, Module 3, Slot 2b  PASSED.
 vector address bits 14 and 15                     
  Result Received = 1111111111000000  Binary
  Result Expected : xxxxxxxx11xxxxxx  Binary

 Test 3161, Subtest 2, Module 3, Slot 2b  PASSED.
 vector address bits 14 and 15                     
  Result Received = 1111111100000000  Binary
  Result Expected : xxxxxxxx00xxxxxx  Binary

 Test 3161, Subtest 3, Module 3, Slot 2b  PASSED.
 vector address bits 14 and 15                     
  Result received : 3  Decimal
  Result expected : 3

 Test 3161, Subtest 4, Module 3, Slot 2b  PASSED.
 vector address bits 14 and 15                     
  Result received : 3  Decimal
  Result expected : 3

 Test 3161, Subtest 5, Module 3, Slot 2b  PASSED.
 vector address bits 14 and 15                     
  Result received : 3  Decimal
  Result expected : 3

 Test 3161, Subtest 6, Module 3, Slot 2b  PASSED.
 vector address bits 14 and 15                     
  Result received : 3  Decimal
  Result expected : 3

 Test 3161, Subtest 7, Module 3, Slot 2b  PASSED.
 vector address bits 14 and 15                     
  Result received : 3  Decimal
  Result expected : 3

 Test 3161, Subtest 8, Module 3, Slot 2b  PASSED.
 vector address bits 14 and 15                     
  Result received : 3  Decimal
  Result expected : 3

 Test 3170, Subtest 0, Module 3, Slot 2a  PASSED.
 Asymmetry Control Register on Format chip 1       
  Result received : 48  Decimal
  Result expected : 48

 Test 3170, Subtest 1, Module 3, Slot 2a  PASSED.
 Driver Strobe 0A Delay Register on Format chip 1  
  Result received : 67  Decimal
  Result expected : 67

 Test 3170, Subtest 2, Module 3, Slot 2a  PASSED.
 Driver Strobe 0B Delay Register on Format chip 1  
  Result received : 70  Decimal
  Result expected : 70

 Test 3170, Subtest 3, Module 3, Slot 2a  PASSED.
 Driver Strobe 1A Delay Register on Format chip 1  
  Result received : 76  Decimal
  Result expected : 76

 Test 3170, Subtest 4, Module 3, Slot 2a  PASSED.
 Driver Strobe 1B Delay Register on Format chip 1  
  Result received : 88  Decimal
  Result expected : 88

 Test 3170, Subtest 5, Module 3, Slot 2a  PASSED.
 Receiver Strobe 0A Delay Register on Format chip 1
  Result received : 112  Decimal
  Result expected : 112

 Test 3170, Subtest 6, Module 3, Slot 2a  PASSED.
 Receiver Strobe 0B Delay Register on Format chip 1
  Result received : 96  Decimal
  Result expected : 96

 Test 3170, Subtest 7, Module 3, Slot 2a  PASSED.
 Receiver Strobe 1A Delay Register on Format chip 1
  Result received : 66  Decimal
  Result expected : 66

 Test 3170, Subtest 8, Module 3, Slot 2a  PASSED.
 Receiver Strobe 1B Delay Register on Format chip 1
  Result received : 124  Decimal
  Result expected : 124

 Test 3170, Subtest 9, Module 3, Slot 2a  PASSED.
 Driver Delay Line Clock Register on Format chip 1 
  Result received : 192  Decimal
  Result expected : 192

 Test 3170, Subtest 10, Module 3, Slot 2a  PASSED.
 Receiver Delay Line Clock Register on Format chip1
  Result received : 255  Decimal
  Result expected : 255

 Test 3170, Subtest 11, Module 3, Slot 2a  PASSED.
 Vector Period Select Register on Format chip 1    
  Result Received = 0000000011011101  Binary
  Result Expected : xxxxxxxxxxxxxx01  Binary

 Test 3170, Subtest 12, Module 3, Slot 2a  PASSED.
 Driver Output 0 Control Register on Format chip 1 
  Result received : 7  Decimal
  Result expected : 7

 Test 3170, Subtest 13, Module 3, Slot 2a  PASSED.
 Driver Output 1 Control Register on Format chip 1 
  Result received : 56  Decimal
  Result expected : 56

 Test 3170, Subtest 14, Module 3, Slot 2a  PASSED.
 Receiver Output 0 Control Register on Format chip1
  Result received : 3  Decimal
  Result expected : 3

 Test 3170, Subtest 15, Module 3, Slot 2a  PASSED.
 Receiver Output 1 Control Register on Format chip1
  Result received : 12  Decimal
  Result expected : 12

 Test 3170, Subtest 16, Module 3, Slot 2a  PASSED.
 Asymmetry Control Register on Format chip 1       
  Result received : 48  Decimal
  Result expected : 48

 Test 3170, Subtest 17, Module 3, Slot 2a  PASSED.
 Driver Strobe 0A Delay Register on Format chip 1  
  Result received : 67  Decimal
  Result expected : 67

 Test 3170, Subtest 18, Module 3, Slot 2a  PASSED.
 Driver Strobe 0B Delay Register on Format chip 1  
  Result received : 70  Decimal
  Result expected : 70

 Test 3170, Subtest 19, Module 3, Slot 2a  PASSED.
 Driver Strobe 1A Delay Register on Format chip 1  
  Result received : 76  Decimal
  Result expected : 76

 Test 3170, Subtest 20, Module 3, Slot 2a  PASSED.
 Driver Strobe 1B Delay Register on Format chip 1  
  Result received : 88  Decimal
  Result expected : 88

 Test 3170, Subtest 21, Module 3, Slot 2a  PASSED.
 Receiver Strobe 0A Delay Register on Format chip 1
  Result received : 112  Decimal
  Result expected : 112

 Test 3170, Subtest 22, Module 3, Slot 2a  PASSED.
 Receiver Strobe 0B Delay Register on Format chip 1
  Result received : 96  Decimal
  Result expected : 96

 Test 3170, Subtest 23, Module 3, Slot 2a  PASSED.
 Receiver Strobe 1A Delay Register on Format chip 1
  Result received : 66  Decimal
  Result expected : 66

 Test 3170, Subtest 24, Module 3, Slot 2a  PASSED.
 Receiver Strobe 1B Delay Register on Format chip 1
  Result received : 124  Decimal
  Result expected : 124

 Test 3170, Subtest 25, Module 3, Slot 2a  PASSED.
 Driver Delay Line Clock Register on Format chip 1 
  Result received : 192  Decimal
  Result expected : 192

 Test 3170, Subtest 26, Module 3, Slot 2a  PASSED.
 Receiver Delay Line Clock Register on Format chip1
  Result received : 255  Decimal
  Result expected : 255

 Test 3170, Subtest 27, Module 3, Slot 2a  PASSED.
 Vector Period Select Register on Format chip 1    
  Result Received = 0000000011011101  Binary
  Result Expected : xxxxxxxxxxxxxx01  Binary

 Test 3170, Subtest 28, Module 3, Slot 2a  PASSED.
 Driver Output 0 Control Register on Format chip 1 
  Result received : 7  Decimal
  Result expected : 7

 Test 3170, Subtest 29, Module 3, Slot 2a  PASSED.
 Driver Output 1 Control Register on Format chip 1 
  Result received : 56  Decimal
  Result expected : 56

 Test 3170, Subtest 30, Module 3, Slot 2a  PASSED.
 Receiver Output 0 Control Register on Format chip1
  Result received : 3  Decimal
  Result expected : 3

 Test 3170, Subtest 31, Module 3, Slot 2a  PASSED.
 Receiver Output 1 Control Register on Format chip1
  Result received : 12  Decimal
  Result expected : 12

 Test 3170, Subtest 32, Module 3, Slot 2a  PASSED.
 Asymmetry Control Register on Format chip 2       
  Result received : 48  Decimal
  Result expected : 48

 Test 3170, Subtest 33, Module 3, Slot 2a  PASSED.
 Driver Strobe 0A Delay Register on Format chip 2  
  Result received : 67  Decimal
  Result expected : 67

 Test 3170, Subtest 34, Module 3, Slot 2a  PASSED.
 Driver Strobe 0B Delay Register on Format chip 2  
  Result received : 70  Decimal
  Result expected : 70

 Test 3170, Subtest 35, Module 3, Slot 2a  PASSED.
 Driver Strobe 1A Delay Register on Format chip 2  
  Result received : 76  Decimal
  Result expected : 76

 Test 3170, Subtest 36, Module 3, Slot 2a  PASSED.
 Driver Strobe 1B Delay Register on Format chip 2  
  Result received : 88  Decimal
  Result expected : 88

 Test 3170, Subtest 37, Module 3, Slot 2a  PASSED.
 Receiver Strobe 0A Delay Register on Format chip 2
  Result received : 112  Decimal
  Result expected : 112

 Test 3170, Subtest 38, Module 3, Slot 2a  PASSED.
 Receiver Strobe 0B Delay Register on Format chip 2
  Result received : 96  Decimal
  Result expected : 96

 Test 3170, Subtest 39, Module 3, Slot 2a  PASSED.
 Receiver Strobe 1A Delay Register on Format chip 2
  Result received : 66  Decimal
  Result expected : 66

 Test 3170, Subtest 40, Module 3, Slot 2a  PASSED.
 Receiver Strobe 1B Delay Register on Format chip 2
  Result received : 124  Decimal
  Result expected : 124

 Test 3170, Subtest 41, Module 3, Slot 2a  PASSED.
 Driver Delay Line Clock Register on Format chip 2 
  Result received : 192  Decimal
  Result expected : 192

 Test 3170, Subtest 42, Module 3, Slot 2a  PASSED.
 Receiver Delay Line Clock Register on Format chip2
  Result received : 255  Decimal
  Result expected : 255

 Test 3170, Subtest 43, Module 3, Slot 2a  PASSED.
 Vector Period Select Register on Format chip 2    
  Result Received = 0000000011011101  Binary
  Result Expected : xxxxxxxxxxxxxx01  Binary

 Test 3170, Subtest 44, Module 3, Slot 2a  PASSED.
 Driver Output 0 Control Register on Format chip 2 
  Result received : 7  Decimal
  Result expected : 7

 Test 3170, Subtest 45, Module 3, Slot 2a  PASSED.
 Driver Output 1 Control Register on Format chip 2 
  Result received : 56  Decimal
  Result expected : 56

 Test 3170, Subtest 46, Module 3, Slot 2a  PASSED.
 Receiver Output 0 Control Register on Format chip2
  Result received : 3  Decimal
  Result expected : 3

 Test 3170, Subtest 47, Module 3, Slot 2a  PASSED.
 Receiver Output 1 Control Register on Format chip2
  Result received : 12  Decimal
  Result expected : 12

 Test 3170, Subtest 48, Module 3, Slot 2a  PASSED.
 Asymmetry Control Register on Format chip 2       
  Result received : 48  Decimal
  Result expected : 48

 Test 3170, Subtest 49, Module 3, Slot 2a  PASSED.
 Driver Strobe 0A Delay Register on Format chip 2  
  Result received : 67  Decimal
  Result expected : 67

 Test 3170, Subtest 50, Module 3, Slot 2a  PASSED.
 Driver Strobe 0B Delay Register on Format chip 2  
  Result received : 70  Decimal
  Result expected : 70

 Test 3170, Subtest 51, Module 3, Slot 2a  PASSED.
 Driver Strobe 1A Delay Register on Format chip 2  
  Result received : 76  Decimal
  Result expected : 76

 Test 3170, Subtest 52, Module 3, Slot 2a  PASSED.
 Driver Strobe 1B Delay Register on Format chip 2  
  Result received : 88  Decimal
  Result expected : 88

 Test 3170, Subtest 53, Module 3, Slot 2a  PASSED.
 Receiver Strobe 0A Delay Register on Format chip 2
  Result received : 112  Decimal
  Result expected : 112

 Test 3170, Subtest 54, Module 3, Slot 2a  PASSED.
 Receiver Strobe 0B Delay Register on Format chip 2
  Result received : 96  Decimal
  Result expected : 96

 Test 3170, Subtest 55, Module 3, Slot 2a  PASSED.
 Receiver Strobe 1A Delay Register on Format chip 2
  Result received : 66  Decimal
  Result expected : 66

 Test 3170, Subtest 56, Module 3, Slot 2a  PASSED.
 Receiver Strobe 1B Delay Register on Format chip 2
  Result received : 124  Decimal
  Result expected : 124

 Test 3170, Subtest 57, Module 3, Slot 2a  PASSED.
 Driver Delay Line Clock Register on Format chip 2 
  Result received : 192  Decimal
  Result expected : 192

 Test 3170, Subtest 58, Module 3, Slot 2a  PASSED.
 Receiver Delay Line Clock Register on Format chip2
  Result received : 255  Decimal
  Result expected : 255

 Test 3170, Subtest 59, Module 3, Slot 2a  PASSED.
 Vector Period Select Register on Format chip 2    
  Result Received = 0000000011011101  Binary
  Result Expected : xxxxxxxxxxxxxx01  Binary

 Test 3170, Subtest 60, Module 3, Slot 2a  PASSED.
 Driver Output 0 Control Register on Format chip 2 
  Result received : 7  Decimal
  Result expected : 7

 Test 3170, Subtest 61, Module 3, Slot 2a  PASSED.
 Driver Output 1 Control Register on Format chip 2 
  Result received : 56  Decimal
  Result expected : 56

 Test 3170, Subtest 62, Module 3, Slot 2a  PASSED.
 Receiver Output 0 Control Register on Format chip2
  Result received : 3  Decimal
  Result expected : 3

 Test 3170, Subtest 63, Module 3, Slot 2a  PASSED.
 Receiver Output 1 Control Register on Format chip2
  Result received : 12  Decimal
  Result expected : 12

 Test 3170, Subtest 64, Module 3, Slot 2a  PASSED.
 Asymmetry Control Register on Format chip 3       
  Result received : 48  Decimal
  Result expected : 48

 Test 3170, Subtest 65, Module 3, Slot 2a  PASSED.
 Driver Strobe 0A Delay Register on Format chip 3  
  Result received : 67  Decimal
  Result expected : 67

 Test 3170, Subtest 66, Module 3, Slot 2a  PASSED.
 Driver Strobe 0B Delay Register on Format chip 3  
  Result received : 70  Decimal
  Result expected : 70

 Test 3170, Subtest 67, Module 3, Slot 2a  PASSED.
 Driver Strobe 1A Delay Register on Format chip 3  
  Result received : 76  Decimal
  Result expected : 76

 Test 3170, Subtest 68, Module 3, Slot 2a  PASSED.
 Driver Strobe 1B Delay Register on Format chip 3  
  Result received : 88  Decimal
  Result expected : 88

 Test 3170, Subtest 69, Module 3, Slot 2a  PASSED.
 Receiver Strobe 0A Delay Register on Format chip 3
  Result received : 112  Decimal
  Result expected : 112

 Test 3170, Subtest 70, Module 3, Slot 2a  PASSED.
 Receiver Strobe 0B Delay Register on Format chip 3
  Result received : 96  Decimal
  Result expected : 96

 Test 3170, Subtest 71, Module 3, Slot 2a  PASSED.
 Receiver Strobe 1A Delay Register on Format chip 3
  Result received : 66  Decimal
  Result expected : 66

 Test 3170, Subtest 72, Module 3, Slot 2a  PASSED.
 Receiver Strobe 1B Delay Register on Format chip 3
  Result received : 124  Decimal
  Result expected : 124

 Test 3170, Subtest 73, Module 3, Slot 2a  PASSED.
 Driver Delay Line Clock Register on Format chip 3 
  Result received : 192  Decimal
  Result expected : 192

 Test 3170, Subtest 74, Module 3, Slot 2a  PASSED.
 Receiver Delay Line Clock Register on Format chip3
  Result received : 255  Decimal
  Result expected : 255

 Test 3170, Subtest 75, Module 3, Slot 2a  PASSED.
 Vector Period Select Register on Format chip 3    
  Result Received = 0000000011011101  Binary
  Result Expected : xxxxxxxxxxxxxx01  Binary

 Test 3170, Subtest 76, Module 3, Slot 2a  PASSED.
 Driver Output 0 Control Register on Format chip 3 
  Result received : 7  Decimal
  Result expected : 7

 Test 3170, Subtest 77, Module 3, Slot 2a  PASSED.
 Driver Output 1 Control Register on Format chip 3 
  Result received : 56  Decimal
  Result expected : 56

 Test 3170, Subtest 78, Module 3, Slot 2a  PASSED.
 Receiver Output 0 Control Register on Format chip3
  Result received : 3  Decimal
  Result expected : 3

 Test 3170, Subtest 79, Module 3, Slot 2a  PASSED.
 Receiver Output 1 Control Register on Format chip3
  Result received : 12  Decimal
  Result expected : 12

 Test 3170, Subtest 80, Module 3, Slot 2a  PASSED.
 Asymmetry Control Register on Format chip 3       
  Result received : 48  Decimal
  Result expected : 48

 Test 3170, Subtest 81, Module 3, Slot 2a  PASSED.
 Driver Strobe 0A Delay Register on Format chip 3  
  Result received : 67  Decimal
  Result expected : 67

 Test 3170, Subtest 82, Module 3, Slot 2a  PASSED.
 Driver Strobe 0B Delay Register on Format chip 3  
  Result received : 70  Decimal
  Result expected : 70

 Test 3170, Subtest 83, Module 3, Slot 2a  PASSED.
 Driver Strobe 1A Delay Register on Format chip 3  
  Result received : 76  Decimal
  Result expected : 76

 Test 3170, Subtest 84, Module 3, Slot 2a  PASSED.
 Driver Strobe 1B Delay Register on Format chip 3  
  Result received : 88  Decimal
  Result expected : 88

 Test 3170, Subtest 85, Module 3, Slot 2a  PASSED.
 Receiver Strobe 0A Delay Register on Format chip 3
  Result received : 112  Decimal
  Result expected : 112

 Test 3170, Subtest 86, Module 3, Slot 2a  PASSED.
 Receiver Strobe 0B Delay Register on Format chip 3
  Result received : 96  Decimal
  Result expected : 96

 Test 3170, Subtest 87, Module 3, Slot 2a  PASSED.
 Receiver Strobe 1A Delay Register on Format chip 3
  Result received : 66  Decimal
  Result expected : 66

 Test 3170, Subtest 88, Module 3, Slot 2a  PASSED.
 Receiver Strobe 1B Delay Register on Format chip 3
  Result received : 124  Decimal
  Result expected : 124

 Test 3170, Subtest 89, Module 3, Slot 2a  PASSED.
 Driver Delay Line Clock Register on Format chip 3 
  Result received : 192  Decimal
  Result expected : 192

 Test 3170, Subtest 90, Module 3, Slot 2a  PASSED.
 Receiver Delay Line Clock Register on Format chip3
  Result received : 255  Decimal
  Result expected : 255

 Test 3170, Subtest 91, Module 3, Slot 2a  PASSED.
 Vector Period Select Register on Format chip 3    
  Result Received = 0000000011011101  Binary
  Result Expected : xxxxxxxxxxxxxx01  Binary

 Test 3170, Subtest 92, Module 3, Slot 2a  PASSED.
 Driver Output 0 Control Register on Format chip 3 
  Result received : 7  Decimal
  Result expected : 7

 Test 3170, Subtest 93, Module 3, Slot 2a  PASSED.
 Driver Output 1 Control Register on Format chip 3 
  Result received : 56  Decimal
  Result expected : 56

 Test 3170, Subtest 94, Module 3, Slot 2a  PASSED.
 Receiver Output 0 Control Register on Format chip3
  Result received : 3  Decimal
  Result expected : 3

 Test 3170, Subtest 95, Module 3, Slot 2a  PASSED.
 Receiver Output 1 Control Register on Format chip3
  Result received : 12  Decimal
  Result expected : 12

 Test 3170, Subtest 96, Module 3, Slot 2a  PASSED.
 Asymmetry Control Register on Format chip 4       
  Result received : 48  Decimal
  Result expected : 48

 Test 3170, Subtest 97, Module 3, Slot 2a  PASSED.
 Driver Strobe 0A Delay Register on Format chip 4  
  Result received : 67  Decimal
  Result expected : 67

 Test 3170, Subtest 98, Module 3, Slot 2a  PASSED.
 Driver Strobe 0B Delay Register on Format chip 4  
  Result received : 70  Decimal
  Result expected : 70

 Test 3170, Subtest 99, Module 3, Slot 2a  PASSED.
 Driver Strobe 1A Delay Register on Format chip 4  
  Result received : 76  Decimal
  Result expected : 76

 Test 3170, Subtest 100, Module 3, Slot 2a  PASSED.
 Driver Strobe 1B Delay Register on Format chip 4  
  Result received : 88  Decimal
  Result expected : 88

 Test 3170, Subtest 101, Module 3, Slot 2a  PASSED.
 Receiver Strobe 0A Delay Register on Format chip 4
  Result received : 112  Decimal
  Result expected : 112

 Test 3170, Subtest 102, Module 3, Slot 2a  PASSED.
 Receiver Strobe 0B Delay Register on Format chip 4
  Result received : 96  Decimal
  Result expected : 96

 Test 3170, Subtest 103, Module 3, Slot 2a  PASSED.
 Receiver Strobe 1A Delay Register on Format chip 4
  Result received : 66  Decimal
  Result expected : 66

 Test 3170, Subtest 104, Module 3, Slot 2a  PASSED.
 Receiver Strobe 1B Delay Register on Format chip 4
  Result received : 124  Decimal
  Result expected : 124

 Test 3170, Subtest 105, Module 3, Slot 2a  PASSED.
 Driver Delay Line Clock Register on Format chip 4 
  Result received : 192  Decimal
  Result expected : 192

 Test 3170, Subtest 106, Module 3, Slot 2a  PASSED.
 Receiver Delay Line Clock Register on Format chip4
  Result received : 255  Decimal
  Result expected : 255

 Test 3170, Subtest 107, Module 3, Slot 2a  PASSED.
 Vector Period Select Register on Format chip 4    
  Result Received = 0000000011011101  Binary
  Result Expected : xxxxxxxxxxxxxx01  Binary

 Test 3170, Subtest 108, Module 3, Slot 2a  PASSED.
 Driver Output 0 Control Register on Format chip 4 
  Result received : 7  Decimal
  Result expected : 7

 Test 3170, Subtest 109, Module 3, Slot 2a  PASSED.
 Driver Output 1 Control Register on Format chip 4 
  Result received : 56  Decimal
  Result expected : 56

 Test 3170, Subtest 110, Module 3, Slot 2a  PASSED.
 Receiver Output 0 Control Register on Format chip4
  Result received : 3  Decimal
  Result expected : 3

 Test 3170, Subtest 111, Module 3, Slot 2a  PASSED.
 Receiver Output 1 Control Register on Format chip4
  Result received : 12  Decimal
  Result expected : 12

 Test 3170, Subtest 112, Module 3, Slot 2a  PASSED.
 Asymmetry Control Register on Format chip 4       
  Result received : 48  Decimal
  Result expected : 48

 Test 3170, Subtest 113, Module 3, Slot 2a  PASSED.
 Driver Strobe 0A Delay Register on Format chip 4  
  Result received : 67  Decimal
  Result expected : 67

 Test 3170, Subtest 114, Module 3, Slot 2a  PASSED.
 Driver Strobe 0B Delay Register on Format chip 4  
  Result received : 70  Decimal
  Result expected : 70

 Test 3170, Subtest 115, Module 3, Slot 2a  PASSED.
 Driver Strobe 1A Delay Register on Format chip 4  
  Result received : 76  Decimal
  Result expected : 76

 Test 3170, Subtest 116, Module 3, Slot 2a  PASSED.
 Driver Strobe 1B Delay Register on Format chip 4  
  Result received : 88  Decimal
  Result expected : 88

 Test 3170, Subtest 117, Module 3, Slot 2a  PASSED.
 Receiver Strobe 0A Delay Register on Format chip 4
  Result received : 112  Decimal
  Result expected : 112

 Test 3170, Subtest 118, Module 3, Slot 2a  PASSED.
 Receiver Strobe 0B Delay Register on Format chip 4
  Result received : 96  Decimal
  Result expected : 96

 Test 3170, Subtest 119, Module 3, Slot 2a  PASSED.
 Receiver Strobe 1A Delay Register on Format chip 4
  Result received : 66  Decimal
  Result expected : 66

 Test 3170, Subtest 120, Module 3, Slot 2a  PASSED.
 Receiver Strobe 1B Delay Register on Format chip 4
  Result received : 124  Decimal
  Result expected : 124

 Test 3170, Subtest 121, Module 3, Slot 2a  PASSED.
 Driver Delay Line Clock Register on Format chip 4 
  Result received : 192  Decimal
  Result expected : 192

 Test 3170, Subtest 122, Module 3, Slot 2a  PASSED.
 Receiver Delay Line Clock Register on Format chip4
  Result received : 255  Decimal
  Result expected : 255

 Test 3170, Subtest 123, Module 3, Slot 2a  PASSED.
 Vector Period Select Register on Format chip 4    
  Result Received = 0000000011011101  Binary
  Result Expected : xxxxxxxxxxxxxx01  Binary

 Test 3170, Subtest 124, Module 3, Slot 2a  PASSED.
 Driver Output 0 Control Register on Format chip 4 
  Result received : 7  Decimal
  Result expected : 7

 Test 3170, Subtest 125, Module 3, Slot 2a  PASSED.
 Driver Output 1 Control Register on Format chip 4 
  Result received : 56  Decimal
  Result expected : 56

 Test 3170, Subtest 126, Module 3, Slot 2a  PASSED.
 Receiver Output 0 Control Register on Format chip4
  Result received : 3  Decimal
  Result expected : 3

 Test 3170, Subtest 127, Module 3, Slot 2a  PASSED.
 Receiver Output 1 Control Register on Format chip4
  Result received : 12  Decimal
  Result expected : 12

 Test 3170, Subtest 0, Module 3, Slot 2b  PASSED.
 Asymmetry Control Register on Format chip 1       
  Result received : 48  Decimal
  Result expected : 48

 Test 3170, Subtest 1, Module 3, Slot 2b  PASSED.
 Driver Strobe 0A Delay Register on Format chip 1  
  Result received : 67  Decimal
  Result expected : 67

 Test 3170, Subtest 2, Module 3, Slot 2b  PASSED.
 Driver Strobe 0B Delay Register on Format chip 1  
  Result received : 70  Decimal
  Result expected : 70

 Test 3170, Subtest 3, Module 3, Slot 2b  PASSED.
 Driver Strobe 1A Delay Register on Format chip 1  
  Result received : 76  Decimal
  Result expected : 76

 Test 3170, Subtest 4, Module 3, Slot 2b  PASSED.
 Driver Strobe 1B Delay Register on Format chip 1  
  Result received : 88  Decimal
  Result expected : 88

 Test 3170, Subtest 5, Module 3, Slot 2b  PASSED.
 Receiver Strobe 0A Delay Register on Format chip 1
  Result received : 112  Decimal
  Result expected : 112

 Test 3170, Subtest 6, Module 3, Slot 2b  PASSED.
 Receiver Strobe 0B Delay Register on Format chip 1
  Result received : 96  Decimal
  Result expected : 96

 Test 3170, Subtest 7, Module 3, Slot 2b  PASSED.
 Receiver Strobe 1A Delay Register on Format chip 1
  Result received : 66  Decimal
  Result expected : 66

 Test 3170, Subtest 8, Module 3, Slot 2b  PASSED.
 Receiver Strobe 1B Delay Register on Format chip 1
  Result received : 124  Decimal
  Result expected : 124

 Test 3170, Subtest 9, Module 3, Slot 2b  PASSED.
 Driver Delay Line Clock Register on Format chip 1 
  Result received : 192  Decimal
  Result expected : 192

 Test 3170, Subtest 10, Module 3, Slot 2b  PASSED.
 Receiver Delay Line Clock Register on Format chip1
  Result received : 255  Decimal
  Result expected : 255

 Test 3170, Subtest 11, Module 3, Slot 2b  PASSED.
 Vector Period Select Register on Format chip 1    
  Result Received = 0000000011011101  Binary
  Result Expected : xxxxxxxxxxxxxx01  Binary

 Test 3170, Subtest 12, Module 3, Slot 2b  PASSED.
 Driver Output 0 Control Register on Format chip 1 
  Result received : 7  Decimal
  Result expected : 7

 Test 3170, Subtest 13, Module 3, Slot 2b  PASSED.
 Driver Output 1 Control Register on Format chip 1 
  Result received : 56  Decimal
  Result expected : 56

 Test 3170, Subtest 14, Module 3, Slot 2b  PASSED.
 Receiver Output 0 Control Register on Format chip1
  Result received : 3  Decimal
  Result expected : 3

 Test 3170, Subtest 15, Module 3, Slot 2b  PASSED.
 Receiver Output 1 Control Register on Format chip1
  Result received : 12  Decimal
  Result expected : 12

 Test 3170, Subtest 16, Module 3, Slot 2b  PASSED.
 Asymmetry Control Register on Format chip 1       
  Result received : 48  Decimal
  Result expected : 48

 Test 3170, Subtest 17, Module 3, Slot 2b  PASSED.
 Driver Strobe 0A Delay Register on Format chip 1  
  Result received : 67  Decimal
  Result expected : 67

 Test 3170, Subtest 18, Module 3, Slot 2b  PASSED.
 Driver Strobe 0B Delay Register on Format chip 1  
  Result received : 70  Decimal
  Result expected : 70

 Test 3170, Subtest 19, Module 3, Slot 2b  PASSED.
 Driver Strobe 1A Delay Register on Format chip 1  
  Result received : 76  Decimal
  Result expected : 76

 Test 3170, Subtest 20, Module 3, Slot 2b  PASSED.
 Driver Strobe 1B Delay Register on Format chip 1  
  Result received : 88  Decimal
  Result expected : 88

 Test 3170, Subtest 21, Module 3, Slot 2b  PASSED.
 Receiver Strobe 0A Delay Register on Format chip 1
  Result received : 112  Decimal
  Result expected : 112

 Test 3170, Subtest 22, Module 3, Slot 2b  PASSED.
 Receiver Strobe 0B Delay Register on Format chip 1
  Result received : 96  Decimal
  Result expected : 96

 Test 3170, Subtest 23, Module 3, Slot 2b  PASSED.
 Receiver Strobe 1A Delay Register on Format chip 1
  Result received : 66  Decimal
  Result expected : 66

 Test 3170, Subtest 24, Module 3, Slot 2b  PASSED.
 Receiver Strobe 1B Delay Register on Format chip 1
  Result received : 124  Decimal
  Result expected : 124

 Test 3170, Subtest 25, Module 3, Slot 2b  PASSED.
 Driver Delay Line Clock Register on Format chip 1 
  Result received : 192  Decimal
  Result expected : 192

 Test 3170, Subtest 26, Module 3, Slot 2b  PASSED.
 Receiver Delay Line Clock Register on Format chip1
  Result received : 255  Decimal
  Result expected : 255

 Test 3170, Subtest 27, Module 3, Slot 2b  PASSED.
 Vector Period Select Register on Format chip 1    
  Result Received = 0000000011011101  Binary
  Result Expected : xxxxxxxxxxxxxx01  Binary

 Test 3170, Subtest 28, Module 3, Slot 2b  PASSED.
 Driver Output 0 Control Register on Format chip 1 
  Result received : 7  Decimal
  Result expected : 7

 Test 3170, Subtest 29, Module 3, Slot 2b  PASSED.
 Driver Output 1 Control Register on Format chip 1 
  Result received : 56  Decimal
  Result expected : 56

 Test 3170, Subtest 30, Module 3, Slot 2b  PASSED.
 Receiver Output 0 Control Register on Format chip1
  Result received : 3  Decimal
  Result expected : 3

 Test 3170, Subtest 31, Module 3, Slot 2b  PASSED.
 Receiver Output 1 Control Register on Format chip1
  Result received : 12  Decimal
  Result expected : 12

 Test 3170, Subtest 32, Module 3, Slot 2b  PASSED.
 Asymmetry Control Register on Format chip 2       
  Result received : 48  Decimal
  Result expected : 48

 Test 3170, Subtest 33, Module 3, Slot 2b  PASSED.
 Driver Strobe 0A Delay Register on Format chip 2  
  Result received : 67  Decimal
  Result expected : 67

 Test 3170, Subtest 34, Module 3, Slot 2b  PASSED.
 Driver Strobe 0B Delay Register on Format chip 2  
  Result received : 70  Decimal
  Result expected : 70

 Test 3170, Subtest 35, Module 3, Slot 2b  PASSED.
 Driver Strobe 1A Delay Register on Format chip 2  
  Result received : 76  Decimal
  Result expected : 76

 Test 3170, Subtest 36, Module 3, Slot 2b  PASSED.
 Driver Strobe 1B Delay Register on Format chip 2  
  Result received : 88  Decimal
  Result expected : 88

 Test 3170, Subtest 37, Module 3, Slot 2b  PASSED.
 Receiver Strobe 0A Delay Register on Format chip 2
  Result received : 112  Decimal
  Result expected : 112

 Test 3170, Subtest 38, Module 3, Slot 2b  PASSED.
 Receiver Strobe 0B Delay Register on Format chip 2
  Result received : 96  Decimal
  Result expected : 96

 Test 3170, Subtest 39, Module 3, Slot 2b  PASSED.
 Receiver Strobe 1A Delay Register on Format chip 2
  Result received : 66  Decimal
  Result expected : 66

 Test 3170, Subtest 40, Module 3, Slot 2b  PASSED.
 Receiver Strobe 1B Delay Register on Format chip 2
  Result received : 124  Decimal
  Result expected : 124

 Test 3170, Subtest 41, Module 3, Slot 2b  PASSED.
 Driver Delay Line Clock Register on Format chip 2 
  Result received : 192  Decimal
  Result expected : 192

 Test 3170, Subtest 42, Module 3, Slot 2b  PASSED.
 Receiver Delay Line Clock Register on Format chip2
  Result received : 255  Decimal
  Result expected : 255

 Test 3170, Subtest 43, Module 3, Slot 2b  PASSED.
 Vector Period Select Register on Format chip 2    
  Result Received = 0000000011011101  Binary
  Result Expected : xxxxxxxxxxxxxx01  Binary

 Test 3170, Subtest 44, Module 3, Slot 2b  PASSED.
 Driver Output 0 Control Register on Format chip 2 
  Result received : 7  Decimal
  Result expected : 7

 Test 3170, Subtest 45, Module 3, Slot 2b  PASSED.
 Driver Output 1 Control Register on Format chip 2 
  Result received : 56  Decimal
  Result expected : 56

 Test 3170, Subtest 46, Module 3, Slot 2b  PASSED.
 Receiver Output 0 Control Register on Format chip2
  Result received : 3  Decimal
  Result expected : 3

 Test 3170, Subtest 47, Module 3, Slot 2b  PASSED.
 Receiver Output 1 Control Register on Format chip2
  Result received : 12  Decimal
  Result expected : 12

 Test 3170, Subtest 48, Module 3, Slot 2b  PASSED.
 Asymmetry Control Register on Format chip 2       
  Result received : 48  Decimal
  Result expected : 48

 Test 3170, Subtest 49, Module 3, Slot 2b  PASSED.
 Driver Strobe 0A Delay Register on Format chip 2  
  Result received : 67  Decimal
  Result expected : 67

 Test 3170, Subtest 50, Module 3, Slot 2b  PASSED.
 Driver Strobe 0B Delay Register on Format chip 2  
  Result received : 70  Decimal
  Result expected : 70

 Test 3170, Subtest 51, Module 3, Slot 2b  PASSED.
 Driver Strobe 1A Delay Register on Format chip 2  
  Result received : 76  Decimal
  Result expected : 76

 Test 3170, Subtest 52, Module 3, Slot 2b  PASSED.
 Driver Strobe 1B Delay Register on Format chip 2  
  Result received : 88  Decimal
  Result expected : 88

 Test 3170, Subtest 53, Module 3, Slot 2b  PASSED.
 Receiver Strobe 0A Delay Register on Format chip 2
  Result received : 112  Decimal
  Result expected : 112

 Test 3170, Subtest 54, Module 3, Slot 2b  PASSED.
 Receiver Strobe 0B Delay Register on Format chip 2
  Result received : 96  Decimal
  Result expected : 96

 Test 3170, Subtest 55, Module 3, Slot 2b  PASSED.
 Receiver Strobe 1A Delay Register on Format chip 2
  Result received : 66  Decimal
  Result expected : 66

 Test 3170, Subtest 56, Module 3, Slot 2b  PASSED.
 Receiver Strobe 1B Delay Register on Format chip 2
  Result received : 124  Decimal
  Result expected : 124

 Test 3170, Subtest 57, Module 3, Slot 2b  PASSED.
 Driver Delay Line Clock Register on Format chip 2 
  Result received : 192  Decimal
  Result expected : 192

 Test 3170, Subtest 58, Module 3, Slot 2b  PASSED.
 Receiver Delay Line Clock Register on Format chip2
  Result received : 255  Decimal
  Result expected : 255

 Test 3170, Subtest 59, Module 3, Slot 2b  PASSED.
 Vector Period Select Register on Format chip 2    
  Result Received = 0000000011011101  Binary
  Result Expected : xxxxxxxxxxxxxx01  Binary

 Test 3170, Subtest 60, Module 3, Slot 2b  PASSED.
 Driver Output 0 Control Register on Format chip 2 
  Result received : 7  Decimal
  Result expected : 7

 Test 3170, Subtest 61, Module 3, Slot 2b  PASSED.
 Driver Output 1 Control Register on Format chip 2 
  Result received : 56  Decimal
  Result expected : 56

 Test 3170, Subtest 62, Module 3, Slot 2b  PASSED.
 Receiver Output 0 Control Register on Format chip2
  Result received : 3  Decimal
  Result expected : 3

 Test 3170, Subtest 63, Module 3, Slot 2b  PASSED.
 Receiver Output 1 Control Register on Format chip2
  Result received : 12  Decimal
  Result expected : 12

 Test 3170, Subtest 64, Module 3, Slot 2b  PASSED.
 Asymmetry Control Register on Format chip 3       
  Result received : 48  Decimal
  Result expected : 48

 Test 3170, Subtest 65, Module 3, Slot 2b  PASSED.
 Driver Strobe 0A Delay Register on Format chip 3  
  Result received : 67  Decimal
  Result expected : 67

 Test 3170, Subtest 66, Module 3, Slot 2b  PASSED.
 Driver Strobe 0B Delay Register on Format chip 3  
  Result received : 70  Decimal
  Result expected : 70

 Test 3170, Subtest 67, Module 3, Slot 2b  PASSED.
 Driver Strobe 1A Delay Register on Format chip 3  
  Result received : 76  Decimal
  Result expected : 76

 Test 3170, Subtest 68, Module 3, Slot 2b  PASSED.
 Driver Strobe 1B Delay Register on Format chip 3  
  Result received : 88  Decimal
  Result expected : 88

 Test 3170, Subtest 69, Module 3, Slot 2b  PASSED.
 Receiver Strobe 0A Delay Register on Format chip 3
  Result received : 112  Decimal
  Result expected : 112

 Test 3170, Subtest 70, Module 3, Slot 2b  PASSED.
 Receiver Strobe 0B Delay Register on Format chip 3
  Result received : 96  Decimal
  Result expected : 96

 Test 3170, Subtest 71, Module 3, Slot 2b  PASSED.
 Receiver Strobe 1A Delay Register on Format chip 3
  Result received : 66  Decimal
  Result expected : 66

 Test 3170, Subtest 72, Module 3, Slot 2b  PASSED.
 Receiver Strobe 1B Delay Register on Format chip 3
  Result received : 124  Decimal
  Result expected : 124

 Test 3170, Subtest 73, Module 3, Slot 2b  PASSED.
 Driver Delay Line Clock Register on Format chip 3 
  Result received : 192  Decimal
  Result expected : 192

 Test 3170, Subtest 74, Module 3, Slot 2b  PASSED.
 Receiver Delay Line Clock Register on Format chip3
  Result received : 255  Decimal
  Result expected : 255

 Test 3170, Subtest 75, Module 3, Slot 2b  PASSED.
 Vector Period Select Register on Format chip 3    
  Result Received = 0000000011011101  Binary
  Result Expected : xxxxxxxxxxxxxx01  Binary

 Test 3170, Subtest 76, Module 3, Slot 2b  PASSED.
 Driver Output 0 Control Register on Format chip 3 
  Result received : 7  Decimal
  Result expected : 7

 Test 3170, Subtest 77, Module 3, Slot 2b  PASSED.
 Driver Output 1 Control Register on Format chip 3 
  Result received : 56  Decimal
  Result expected : 56

 Test 3170, Subtest 78, Module 3, Slot 2b  PASSED.
 Receiver Output 0 Control Register on Format chip3
  Result received : 3  Decimal
  Result expected : 3

 Test 3170, Subtest 79, Module 3, Slot 2b  PASSED.
 Receiver Output 1 Control Register on Format chip3
  Result received : 12  Decimal
  Result expected : 12

 Test 3170, Subtest 80, Module 3, Slot 2b  PASSED.
 Asymmetry Control Register on Format chip 3       
  Result received : 48  Decimal
  Result expected : 48

 Test 3170, Subtest 81, Module 3, Slot 2b  PASSED.
 Driver Strobe 0A Delay Register on Format chip 3  
  Result received : 67  Decimal
  Result expected : 67

 Test 3170, Subtest 82, Module 3, Slot 2b  PASSED.
 Driver Strobe 0B Delay Register on Format chip 3  
  Result received : 70  Decimal
  Result expected : 70

 Test 3170, Subtest 83, Module 3, Slot 2b  PASSED.
 Driver Strobe 1A Delay Register on Format chip 3  
  Result received : 76  Decimal
  Result expected : 76

 Test 3170, Subtest 84, Module 3, Slot 2b  PASSED.
 Driver Strobe 1B Delay Register on Format chip 3  
  Result received : 88  Decimal
  Result expected : 88

 Test 3170, Subtest 85, Module 3, Slot 2b  PASSED.
 Receiver Strobe 0A Delay Register on Format chip 3
  Result received : 112  Decimal
  Result expected : 112

 Test 3170, Subtest 86, Module 3, Slot 2b  PASSED.
 Receiver Strobe 0B Delay Register on Format chip 3
  Result received : 96  Decimal
  Result expected : 96

 Test 3170, Subtest 87, Module 3, Slot 2b  PASSED.
 Receiver Strobe 1A Delay Register on Format chip 3
  Result received : 66  Decimal
  Result expected : 66

 Test 3170, Subtest 88, Module 3, Slot 2b  PASSED.
 Receiver Strobe 1B Delay Register on Format chip 3
  Result received : 124  Decimal
  Result expected : 124

 Test 3170, Subtest 89, Module 3, Slot 2b  PASSED.
 Driver Delay Line Clock Register on Format chip 3 
  Result received : 192  Decimal
  Result expected : 192

 Test 3170, Subtest 90, Module 3, Slot 2b  PASSED.
 Receiver Delay Line Clock Register on Format chip3
  Result received : 255  Decimal
  Result expected : 255

 Test 3170, Subtest 91, Module 3, Slot 2b  PASSED.
 Vector Period Select Register on Format chip 3    
  Result Received = 0000000011011101  Binary
  Result Expected : xxxxxxxxxxxxxx01  Binary

 Test 3170, Subtest 92, Module 3, Slot 2b  PASSED.
 Driver Output 0 Control Register on Format chip 3 
  Result received : 7  Decimal
  Result expected : 7

 Test 3170, Subtest 93, Module 3, Slot 2b  PASSED.
 Driver Output 1 Control Register on Format chip 3 
  Result received : 56  Decimal
  Result expected : 56

 Test 3170, Subtest 94, Module 3, Slot 2b  PASSED.
 Receiver Output 0 Control Register on Format chip3
  Result received : 3  Decimal
  Result expected : 3

 Test 3170, Subtest 95, Module 3, Slot 2b  PASSED.
 Receiver Output 1 Control Register on Format chip3
  Result received : 12  Decimal
  Result expected : 12

 Test 3170, Subtest 96, Module 3, Slot 2b  PASSED.
 Asymmetry Control Register on Format chip 4       
  Result received : 48  Decimal
  Result expected : 48

 Test 3170, Subtest 97, Module 3, Slot 2b  PASSED.
 Driver Strobe 0A Delay Register on Format chip 4  
  Result received : 67  Decimal
  Result expected : 67

 Test 3170, Subtest 98, Module 3, Slot 2b  PASSED.
 Driver Strobe 0B Delay Register on Format chip 4  
  Result received : 70  Decimal
  Result expected : 70

 Test 3170, Subtest 99, Module 3, Slot 2b  PASSED.
 Driver Strobe 1A Delay Register on Format chip 4  
  Result received : 76  Decimal
  Result expected : 76

 Test 3170, Subtest 100, Module 3, Slot 2b  PASSED.
 Driver Strobe 1B Delay Register on Format chip 4  
  Result received : 88  Decimal
  Result expected : 88

 Test 3170, Subtest 101, Module 3, Slot 2b  PASSED.
 Receiver Strobe 0A Delay Register on Format chip 4
  Result received : 112  Decimal
  Result expected : 112

 Test 3170, Subtest 102, Module 3, Slot 2b  PASSED.
 Receiver Strobe 0B Delay Register on Format chip 4
  Result received : 96  Decimal
  Result expected : 96

 Test 3170, Subtest 103, Module 3, Slot 2b  PASSED.
 Receiver Strobe 1A Delay Register on Format chip 4
  Result received : 66  Decimal
  Result expected : 66

 Test 3170, Subtest 104, Module 3, Slot 2b  PASSED.
 Receiver Strobe 1B Delay Register on Format chip 4
  Result received : 124  Decimal
  Result expected : 124

 Test 3170, Subtest 105, Module 3, Slot 2b  PASSED.
 Driver Delay Line Clock Register on Format chip 4 
  Result received : 192  Decimal
  Result expected : 192

 Test 3170, Subtest 106, Module 3, Slot 2b  PASSED.
 Receiver Delay Line Clock Register on Format chip4
  Result received : 255  Decimal
  Result expected : 255

 Test 3170, Subtest 107, Module 3, Slot 2b  PASSED.
 Vector Period Select Register on Format chip 4    
  Result Received = 0000000011011101  Binary
  Result Expected : xxxxxxxxxxxxxx01  Binary

 Test 3170, Subtest 108, Module 3, Slot 2b  PASSED.
 Driver Output 0 Control Register on Format chip 4 
  Result received : 7  Decimal
  Result expected : 7

 Test 3170, Subtest 109, Module 3, Slot 2b  PASSED.
 Driver Output 1 Control Register on Format chip 4 
  Result received : 56  Decimal
  Result expected : 56

 Test 3170, Subtest 110, Module 3, Slot 2b  PASSED.
 Receiver Output 0 Control Register on Format chip4
  Result received : 3  Decimal
  Result expected : 3

 Test 3170, Subtest 111, Module 3, Slot 2b  PASSED.
 Receiver Output 1 Control Register on Format chip4
  Result received : 12  Decimal
  Result expected : 12

 Test 3170, Subtest 112, Module 3, Slot 2b  PASSED.
 Asymmetry Control Register on Format chip 4       
  Result received : 48  Decimal
  Result expected : 48

 Test 3170, Subtest 113, Module 3, Slot 2b  PASSED.
 Driver Strobe 0A Delay Register on Format chip 4  
  Result received : 67  Decimal
  Result expected : 67

 Test 3170, Subtest 114, Module 3, Slot 2b  PASSED.
 Driver Strobe 0B Delay Register on Format chip 4  
  Result received : 70  Decimal
  Result expected : 70

 Test 3170, Subtest 115, Module 3, Slot 2b  PASSED.
 Driver Strobe 1A Delay Register on Format chip 4  
  Result received : 76  Decimal
  Result expected : 76

 Test 3170, Subtest 116, Module 3, Slot 2b  PASSED.
 Driver Strobe 1B Delay Register on Format chip 4  
  Result received : 88  Decimal
  Result expected : 88

 Test 3170, Subtest 117, Module 3, Slot 2b  PASSED.
 Receiver Strobe 0A Delay Register on Format chip 4
  Result received : 112  Decimal
  Result expected : 112

 Test 3170, Subtest 118, Module 3, Slot 2b  PASSED.
 Receiver Strobe 0B Delay Register on Format chip 4
  Result received : 96  Decimal
  Result expected : 96

 Test 3170, Subtest 119, Module 3, Slot 2b  PASSED.
 Receiver Strobe 1A Delay Register on Format chip 4
  Result received : 66  Decimal
  Result expected : 66

 Test 3170, Subtest 120, Module 3, Slot 2b  PASSED.
 Receiver Strobe 1B Delay Register on Format chip 4
  Result received : 124  Decimal
  Result expected : 124

 Test 3170, Subtest 121, Module 3, Slot 2b  PASSED.
 Driver Delay Line Clock Register on Format chip 4 
  Result received : 192  Decimal
  Result expected : 192

 Test 3170, Subtest 122, Module 3, Slot 2b  PASSED.
 Receiver Delay Line Clock Register on Format chip4
  Result received : 255  Decimal
  Result expected : 255

 Test 3170, Subtest 123, Module 3, Slot 2b  PASSED.
 Vector Period Select Register on Format chip 4    
  Result Received = 0000000011011101  Binary
  Result Expected : xxxxxxxxxxxxxx01  Binary

 Test 3170, Subtest 124, Module 3, Slot 2b  PASSED.
 Driver Output 0 Control Register on Format chip 4 
  Result received : 7  Decimal
  Result expected : 7

 Test 3170, Subtest 125, Module 3, Slot 2b  PASSED.
 Driver Output 1 Control Register on Format chip 4 
  Result received : 56  Decimal
  Result expected : 56

 Test 3170, Subtest 126, Module 3, Slot 2b  PASSED.
 Receiver Output 0 Control Register on Format chip4
  Result received : 3  Decimal
  Result expected : 3

 Test 3170, Subtest 127, Module 3, Slot 2b  PASSED.
 Receiver Output 1 Control Register on Format chip4
  Result received : 12  Decimal
  Result expected : 12

 Test 3230, Subtest 0, Module 3, Slot 2a  PASSED.
 KDCG close relay test                             
  Low Limit       :  1.1755360E+00
  Result Received :  1.7497504E+00  Ohms
  High Limit      :  5.6060260E+00

 Test 3230, Subtest 1, Module 3, Slot 2a  PASSED.
 KDCL close relay test                             
  Low Limit       :  1.2939890E+00
  Result Received :  1.8789228E+00  Ohms
  High Limit      :  5.8997600E+00

 Test 3230, Subtest 0, Module 3, Slot 2b  PASSED.
 KDCG close relay test                             
  Low Limit       :  1.1755360E+00
  Result Received :  1.6724300E+00  Ohms
  High Limit      :  5.6060260E+00

 Test 3230, Subtest 1, Module 3, Slot 2b  PASSED.
 KDCL close relay test                             
  Low Limit       :  1.2939890E+00
  Result Received :  1.8022321E+00  Ohms
  High Limit      :  5.8997600E+00

 Test 3272, Subtest 0, Module 3, Slot 2a  PASSED.
 KAC0 closed relay test                           
  Low Limit       :  0.0000000E+00
  Result Received :  1.7983395E+00  Ohms
  High Limit      :  1.0000000E+01

 Test 3272, Subtest 1, Module 3, Slot 2a  PASSED.
 KAC1 closed relay test                           
  Low Limit       :  0.0000000E+00
  Result Received :  1.8917294E+00  Ohms
  High Limit      :  1.0000000E+01

 Test 3272, Subtest 2, Module 3, Slot 2a  PASSED.
 KAC2 closed relay test                           
  Low Limit       :  0.0000000E+00
  Result Received :  1.8128829E+00  Ohms
  High Limit      :  1.0000000E+01

 Test 3272, Subtest 3, Module 3, Slot 2a  PASSED.
 KAC3 closed relay test                           
  Low Limit       :  0.0000000E+00
  Result Received :  1.8368794E+00  Ohms
  High Limit      :  1.0000000E+01

 Test 3272, Subtest 4, Module 3, Slot 2a  PASSED.
 KAC4 closed relay test                           
  Low Limit       :  0.0000000E+00
  Result Received :  1.7966765E+00  Ohms
  High Limit      :  1.0000000E+01

 Test 3272, Subtest 5, Module 3, Slot 2a  PASSED.
 KAC5 closed relay test                           
  Low Limit       :  0.0000000E+00
  Result Received :  1.8357223E+00  Ohms
  High Limit      :  1.0000000E+01

 Test 3272, Subtest 6, Module 3, Slot 2a  PASSED.
 KAC6 closed relay test                           
  Low Limit       :  0.0000000E+00
  Result Received :  1.7497504E+00  Ohms
  High Limit      :  1.0000000E+01

 Test 3272, Subtest 7, Module 3, Slot 2a  PASSED.
 KAC7 closed relay test                           
  Low Limit       :  0.0000000E+00
  Result Received :  1.8461889E+00  Ohms
  High Limit      :  1.0000000E+01

 Test 3272, Subtest 0, Module 3, Slot 2b  PASSED.
 KAC0 closed relay test                           
  Low Limit       :  0.0000000E+00
  Result Received :  1.7677945E+00  Ohms
  High Limit      :  1.0000000E+01

 Test 3272, Subtest 1, Module 3, Slot 2b  PASSED.
 KAC1 closed relay test                           
  Low Limit       :  0.0000000E+00
  Result Received :  1.8526441E+00  Ohms
  High Limit      :  1.0000000E+01

 Test 3272, Subtest 2, Module 3, Slot 2b  PASSED.
 KAC2 closed relay test                           
  Low Limit       :  0.0000000E+00
  Result Received :  1.7710175E+00  Ohms
  High Limit      :  1.0000000E+01

 Test 3272, Subtest 3, Module 3, Slot 2b  PASSED.
 KAC3 closed relay test                           
  Low Limit       :  0.0000000E+00
  Result Received :  1.7218371E+00  Ohms
  High Limit      :  1.0000000E+01

 Test 3272, Subtest 4, Module 3, Slot 2b  PASSED.
 KAC4 closed relay test                           
  Low Limit       :  0.0000000E+00
  Result Received :  1.7351648E+00  Ohms
  High Limit      :  1.0000000E+01

 Test 3272, Subtest 5, Module 3, Slot 2b  PASSED.
 KAC5 closed relay test                           
  Low Limit       :  0.0000000E+00
  Result Received :  1.7529078E+00  Ohms
  High Limit      :  1.0000000E+01

 Test 3272, Subtest 6, Module 3, Slot 2b  PASSED.
 KAC6 closed relay test                           
  Low Limit       :  0.0000000E+00
  Result Received :  1.7377515E+00  Ohms
  High Limit      :  1.0000000E+01

 Test 3272, Subtest 7, Module 3, Slot 2b  PASSED.
 KAC7 closed relay test                           
  Low Limit       :  0.0000000E+00
  Result Received :  1.7635154E+00  Ohms
  High Limit      :  1.0000000E+01

 Test 3274, Subtest 0, Module 3, Slot 2a  PASSED.
 KAX09 closed relay test                           
  Low Limit       :  0.0000000E+00
  Result Received :  2.2503545E+00  Ohms
  High Limit      :  1.0000000E+01

 Test 3274, Subtest 1, Module 3, Slot 2a  PASSED.
 KAX19 closed relay test                           
  Low Limit       :  0.0000000E+00
  Result Received :  2.3183843E+00  Ohms
  High Limit      :  1.0000000E+01

 Test 3274, Subtest 2, Module 3, Slot 2a  PASSED.
 KAX29 closed relay test                           
  Low Limit       :  0.0000000E+00
  Result Received :  2.2634634E+00  Ohms
  High Limit      :  1.0000000E+01

 Test 3274, Subtest 3, Module 3, Slot 2a  PASSED.
 KAX39 closed relay test                           
  Low Limit       :  0.0000000E+00
  Result Received :  2.2652228E+00  Ohms
  High Limit      :  1.0000000E+01

 Test 3274, Subtest 4, Module 3, Slot 2a  PASSED.
 KAX49 closed relay test                           
  Low Limit       :  0.0000000E+00
  Result Received :  2.2331104E+00  Ohms
  High Limit      :  1.0000000E+01

 Test 3274, Subtest 5, Module 3, Slot 2a  PASSED.
 KAX59 closed relay test                           
  Low Limit       :  0.0000000E+00
  Result Received :  2.2529641E+00  Ohms
  High Limit      :  1.0000000E+01

 Test 3274, Subtest 6, Module 3, Slot 2a  PASSED.
 KAX69 closed relay test                           
  Low Limit       :  0.0000000E+00
  Result Received :  2.2010643E+00  Ohms
  High Limit      :  1.0000000E+01

 Test 3274, Subtest 7, Module 3, Slot 2a  PASSED.
 KAX79 closed relay test                           
  Low Limit       :  0.0000000E+00
  Result Received :  2.2520936E+00  Ohms
  High Limit      :  1.0000000E+01

 Test 3274, Subtest 0, Module 3, Slot 2b  PASSED.
 KAX09 closed relay test                           
  Low Limit       :  0.0000000E+00
  Result Received :  2.1723512E+00  Ohms
  High Limit      :  1.0000000E+01

 Test 3274, Subtest 1, Module 3, Slot 2b  PASSED.
 KAX19 closed relay test                           
  Low Limit       :  0.0000000E+00
  Result Received :  2.2178152E+00  Ohms
  High Limit      :  1.0000000E+01

 Test 3274, Subtest 2, Module 3, Slot 2b  PASSED.
 KAX29 closed relay test                           
  Low Limit       :  0.0000000E+00
  Result Received :  2.1650885E+00  Ohms
  High Limit      :  1.0000000E+01

 Test 3274, Subtest 3, Module 3, Slot 2b  PASSED.
 KAX39 closed relay test                           
  Low Limit       :  0.0000000E+00
  Result Received :  2.1388691E+00  Ohms
  High Limit      :  1.0000000E+01

 Test 3274, Subtest 4, Module 3, Slot 2b  PASSED.
 KAX49 closed relay test                           
  Low Limit       :  0.0000000E+00
  Result Received :  2.1428008E+00  Ohms
  High Limit      :  1.0000000E+01

 Test 3274, Subtest 5, Module 3, Slot 2b  PASSED.
 KAX59 closed relay test                           
  Low Limit       :  0.0000000E+00
  Result Received :  2.1125112E+00  Ohms
  High Limit      :  1.0000000E+01

 Test 3274, Subtest 6, Module 3, Slot 2b  PASSED.
 KAX69 closed relay test                           
  Low Limit       :  0.0000000E+00
  Result Received :  2.1475381E+00  Ohms
  High Limit      :  1.0000000E+01

 Test 3274, Subtest 7, Module 3, Slot 2b  PASSED.
 KAX79 closed relay test                           
  Low Limit       :  0.0000000E+00
  Result Received :  2.1357341E+00  Ohms
  High Limit      :  1.0000000E+01

 Test 3276, Subtest 0, Module 3, Slot 2a  PASSED.
 KAS31 closed relay test                           
  Low Limit       :  0.0000000E+00
  Result Received :  1.7476517E+00  Ohms
  High Limit      :  1.0000000E+01

 Test 3276, Subtest 1, Module 3, Slot 2a  PASSED.
 KAS42 closed relay test                           
  Low Limit       :  0.0000000E+00
  Result Received :  1.8089443E+00  Ohms
  High Limit      :  1.0000000E+01

 Test 3276, Subtest 2, Module 3, Slot 2a  PASSED.
 KAS53 closed relay test                           
  Low Limit       :  0.0000000E+00
  Result Received :  1.8248023E+00  Ohms
  High Limit      :  1.0000000E+01

 Test 3276, Subtest 3, Module 3, Slot 2a  PASSED.
 KAS64 closed relay test                           
  Low Limit       :  0.0000000E+00
  Result Received :  1.8479450E+00  Ohms
  High Limit      :  1.0000000E+01

 Test 3276, Subtest 4, Module 3, Slot 2a  PASSED.
 KAS75 closed relay test                           
  Low Limit       :  0.0000000E+00
  Result Received :  1.8716822E+00  Ohms
  High Limit      :  1.0000000E+01

 Test 3276, Subtest 5, Module 3, Slot 2a  PASSED.
 KAS86 closed relay test                           
  Low Limit       :  0.0000000E+00
  Result Received :  1.9003647E+00  Ohms
  High Limit      :  1.0000000E+01

 Test 3276, Subtest 6, Module 3, Slot 2a  PASSED.
 KAS17 closed relay test                           
  Low Limit       :  0.0000000E+00
  Result Received :  1.6181062E+00  Ohms
  High Limit      :  1.0000000E+01

 Test 3276, Subtest 7, Module 3, Slot 2a  PASSED.
 KAS28 closed relay test                           
  Low Limit       :  0.0000000E+00
  Result Received :  1.7233644E+00  Ohms
  High Limit      :  1.0000000E+01

 Test 3276, Subtest 0, Module 3, Slot 2b  PASSED.
 KAS31 closed relay test                           
  Low Limit       :  0.0000000E+00
  Result Received :  1.7895052E+00  Ohms
  High Limit      :  1.0000000E+01

 Test 3276, Subtest 1, Module 3, Slot 2b  PASSED.
 KAS42 closed relay test                           
  Low Limit       :  0.0000000E+00
  Result Received :  1.8485311E+00  Ohms
  High Limit      :  1.0000000E+01

 Test 3276, Subtest 2, Module 3, Slot 2b  PASSED.
 KAS53 closed relay test                           
  Low Limit       :  0.0000000E+00
  Result Received :  1.8253738E+00  Ohms
  High Limit      :  1.0000000E+01

 Test 3276, Subtest 3, Module 3, Slot 2b  PASSED.
 KAS64 closed relay test                           
  Low Limit       :  0.0000000E+00
  Result Received :  1.8514671E+00  Ohms
  High Limit      :  1.0000000E+01

 Test 3276, Subtest 4, Module 3, Slot 2b  PASSED.
 KAS75 closed relay test                           
  Low Limit       :  0.0000000E+00
  Result Received :  1.8668861E+00  Ohms
  High Limit      :  1.0000000E+01

 Test 3276, Subtest 5, Module 3, Slot 2b  PASSED.
 KAS86 closed relay test                           
  Low Limit       :  0.0000000E+00
  Result Received :  1.8603314E+00  Ohms
  High Limit      :  1.0000000E+01

 Test 3276, Subtest 6, Module 3, Slot 2b  PASSED.
 KAS17 closed relay test                           
  Low Limit       :  0.0000000E+00
  Result Received :  1.5756741E+00  Ohms
  High Limit      :  1.0000000E+01

 Test 3276, Subtest 7, Module 3, Slot 2b  PASSED.
 KAS28 closed relay test                           
  Low Limit       :  0.0000000E+00
  Result Received :  1.7182838E+00  Ohms
  High Limit      :  1.0000000E+01

 Test 3278, Subtest 0, Module 3, Slot 2b  PASSED.
 KBV11 closed relay test                           
  Low Limit       : -1.00000000E-01
  Result Received :  1.69548824E-02  Volts
  High Limit      :  1.00000000E-01

 Test 3278, Subtest 1, Module 3, Slot 2b  PASSED.
 KBV12 closed relay test                           
  Low Limit       : -1.00000000E-01
  Result Received :  1.69548824E-02  Volts
  High Limit      :  1.00000000E-01

 Test 3278, Subtest 2, Module 3, Slot 2b  PASSED.
 KBV13 closed relay test                           
  Low Limit       : -1.00000000E-01
  Result Received :  1.66088644E-02  Volts
  High Limit      :  1.00000000E-01

 Test 3278, Subtest 3, Module 3, Slot 2b  PASSED.
 KBV14 closed relay test                           
  Low Limit       : -1.00000000E-01
  Result Received :  1.62628464E-02  Volts
  High Limit      :  1.00000000E-01

 Test 3278, Subtest 4, Module 3, Slot 2b  PASSED.
 KBV15 closed relay test                           
  Low Limit       : -1.00000000E-01
  Result Received :  1.62628464E-02  Volts
  High Limit      :  1.00000000E-01

 Test 3278, Subtest 5, Module 3, Slot 2b  PASSED.
 KBV16 closed relay test                           
  Low Limit       : -1.00000000E-01
  Result Received :  1.62628464E-02  Volts
  High Limit      :  1.00000000E-01

 Test 3278, Subtest 6, Module 3, Slot 2b  PASSED.
 KBV17 closed relay test                           
  Low Limit       : -1.00000000E-01
  Result Received :  1.62628464E-02  Volts
  High Limit      :  1.00000000E-01

 Test 3278, Subtest 7, Module 3, Slot 2b  PASSED.
 KBV18 closed relay test                           
  Low Limit       : -1.00000000E-01
  Result Received :  1.69548824E-02  Volts
  High Limit      :  1.00000000E-01

 Test 3278, Subtest 8, Module 3, Slot 2b  PASSED.
 KBV19 closed relay test                           
  Low Limit       : -1.00000000E-01
  Result Received :  1.66088644E-02  Volts
  High Limit      :  1.00000000E-01

 Test 3278, Subtest 9, Module 3, Slot 2b  PASSED.
 KBV31 closed relay test                           
  Low Limit       : -1.00000000E-01
  Result Received :  1.66088644E-02  Volts
  High Limit      :  1.00000000E-01

 Test 3278, Subtest 10, Module 3, Slot 2b  PASSED.
 KBV32 closed relay test                           
  Low Limit       : -1.00000000E-01
  Result Received :  1.66088644E-02  Volts
  High Limit      :  1.00000000E-01

 Test 3278, Subtest 11, Module 3, Slot 2b  PASSED.
 KBV33 closed relay test                           
  Low Limit       : -1.00000000E-01
  Result Received :  1.62628464E-02  Volts
  High Limit      :  1.00000000E-01

 Test 3278, Subtest 12, Module 3, Slot 2b  PASSED.
 KBV34 closed relay test                           
  Low Limit       : -1.00000000E-01
  Result Received :  1.66088644E-02  Volts
  High Limit      :  1.00000000E-01

 Test 3278, Subtest 13, Module 3, Slot 2b  PASSED.
 KBV35 closed relay test                           
  Low Limit       : -1.00000000E-01
  Result Received :  1.62628464E-02  Volts
  High Limit      :  1.00000000E-01

 Test 3278, Subtest 14, Module 3, Slot 2b  PASSED.
 KBV36 closed relay test                           
  Low Limit       : -1.00000000E-01
  Result Received :  1.62628464E-02  Volts
  High Limit      :  1.00000000E-01

 Test 3278, Subtest 15, Module 3, Slot 2b  PASSED.
 KBV37 closed relay test                           
  Low Limit       : -1.00000000E-01
  Result Received :  1.62628464E-02  Volts
  High Limit      :  1.00000000E-01

 Test 3278, Subtest 16, Module 3, Slot 2b  PASSED.
 KBV38 closed relay test                           
  Low Limit       : -1.00000000E-01
  Result Received :  1.62628464E-02  Volts
  High Limit      :  1.00000000E-01

 Test 3278, Subtest 17, Module 3, Slot 2b  PASSED.
 KBV39 closed relay test                           
  Low Limit       : -1.00000000E-01
  Result Received :  1.62628464E-02  Volts
  High Limit      :  1.00000000E-01

 Test 3278, Subtest 18, Module 3, Slot 2b  PASSED.
 KBV41 closed relay test                           
  Low Limit       : -1.00000000E-01
  Result Received :  1.59168284E-02  Volts
  High Limit      :  1.00000000E-01

 Test 3278, Subtest 19, Module 3, Slot 2b  PASSED.
 KBV42 closed relay test                           
  Low Limit       : -1.00000000E-01
  Result Received :  1.66088644E-02  Volts
  High Limit      :  1.00000000E-01

 Test 3278, Subtest 20, Module 3, Slot 2b  PASSED.
 KBV43 closed relay test                           
  Low Limit       : -1.00000000E-01
  Result Received :  1.59168284E-02  Volts
  High Limit      :  1.00000000E-01

 Test 3278, Subtest 21, Module 3, Slot 2b  PASSED.
 KBV44 closed relay test                           
  Low Limit       : -1.00000000E-01
  Result Received :  1.62628464E-02  Volts
  High Limit      :  1.00000000E-01

 Test 3278, Subtest 22, Module 3, Slot 2b  PASSED.
 KBV45 closed relay test                           
  Low Limit       : -1.00000000E-01
  Result Received :  1.59168284E-02  Volts
  High Limit      :  1.00000000E-01

 Test 3278, Subtest 23, Module 3, Slot 2b  PASSED.
 KBV46 closed relay test                           
  Low Limit       : -1.00000000E-01
  Result Received :  1.59168284E-02  Volts
  High Limit      :  1.00000000E-01

 Test 3278, Subtest 24, Module 3, Slot 2b  PASSED.
 KBV47 closed relay test                           
  Low Limit       : -1.00000000E-01
  Result Received :  1.62628464E-02  Volts
  High Limit      :  1.00000000E-01

 Test 3278, Subtest 25, Module 3, Slot 2b  PASSED.
 KBV48 closed relay test                           
  Low Limit       : -1.00000000E-01
  Result Received :  1.66088644E-02  Volts
  High Limit      :  1.00000000E-01

 Test 3278, Subtest 26, Module 3, Slot 2b  PASSED.
 KBV49 closed relay test                           
  Low Limit       : -1.00000000E-01
  Result Received :  1.66088644E-02  Volts
  High Limit      :  1.00000000E-01

 Test 3278, Subtest 27, Module 3, Slot 2b  PASSED.
 KBV61 closed relay test                           
  Low Limit       : -1.00000000E-01
  Result Received :  1.66088644E-02  Volts
  High Limit      :  1.00000000E-01

 Test 3278, Subtest 28, Module 3, Slot 2b  PASSED.
 KBV62 closed relay test                           
  Low Limit       : -1.00000000E-01
  Result Received :  1.62628464E-02  Volts
  High Limit      :  1.00000000E-01

 Test 3278, Subtest 29, Module 3, Slot 2b  PASSED.
 KBV63 closed relay test                           
  Low Limit       : -1.00000000E-01
  Result Received :  1.62628464E-02  Volts
  High Limit      :  1.00000000E-01

 Test 3278, Subtest 30, Module 3, Slot 2b  PASSED.
 KBV64 closed relay test                           
  Low Limit       : -1.00000000E-01
  Result Received :  1.59168284E-02  Volts
  High Limit      :  1.00000000E-01

 Test 3278, Subtest 31, Module 3, Slot 2b  PASSED.
 KBV65 closed relay test                           
  Low Limit       : -1.00000000E-01
  Result Received :  1.59168284E-02  Volts
  High Limit      :  1.00000000E-01

 Test 3278, Subtest 32, Module 3, Slot 2b  PASSED.
 KBV66 closed relay test                           
  Low Limit       : -1.00000000E-01
  Result Received :  1.59168284E-02  Volts
  High Limit      :  1.00000000E-01

 Test 3278, Subtest 33, Module 3, Slot 2b  PASSED.
 KBV67 closed relay test                           
  Low Limit       : -1.00000000E-01
  Result Received :  1.66088644E-02  Volts
  High Limit      :  1.00000000E-01

 Test 3278, Subtest 34, Module 3, Slot 2b  PASSED.
 KBV68 closed relay test                           
  Low Limit       : -1.00000000E-01
  Result Received :  1.62628464E-02  Volts
  High Limit      :  1.00000000E-01

 Test 3278, Subtest 35, Module 3, Slot 2b  PASSED.
 KBV69 closed relay test                           
  Low Limit       : -1.00000000E-01
  Result Received :  1.66088644E-02  Volts
  High Limit      :  1.00000000E-01

 Test 3340, Subtest 0, Module 3, Slot 2a  PASSED.
 KDCG open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3340, Subtest 1, Module 3, Slot 2a  PASSED.
 KDCL open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.3003403E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3340, Subtest 0, Module 3, Slot 2b  PASSED.
 KDCG open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3340, Subtest 1, Module 3, Slot 2b  PASSED.
 KDCL open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3370, Subtest 0, Module 3, Slot 2a  PASSED.
 KRA open relay test                               
  Low Limit       : -1.00779800E-01
  Result Received : -3.46018008E-04  Volts
  High Limit      :  1.00820200E-01

 Test 3370, Subtest 1, Module 3, Slot 2a  PASSED.
 KRB open relay test                               
  Low Limit       : -1.00779800E-01
  Result Received : -3.46018008E-04  Volts
  High Limit      :  1.00820200E-01

 Test 3370, Subtest 2, Module 3, Slot 2a  PASSED.
 KRC open relay test                               
  Low Limit       : -1.00779800E-01
  Result Received : -3.46018008E-04  Volts
  High Limit      :  1.00820200E-01

 Test 3370, Subtest 3, Module 3, Slot 2a  PASSED.
 KRD open relay test                               
  Low Limit       : -1.00779800E-01
  Result Received : -6.92036016E-04  Volts
  High Limit      :  1.00820200E-01

 Test 3370, Subtest 4, Module 3, Slot 2a  PASSED.
 KRE open relay test                               
  Low Limit       : -1.00779800E-01
  Result Received : -6.92036016E-04  Volts
  High Limit      :  1.00820200E-01

 Test 3370, Subtest 5, Module 3, Slot 2a  PASSED.
 KRF open relay test                               
  Low Limit       : -1.00779800E-01
  Result Received : -6.92036016E-04  Volts
  High Limit      :  1.00820200E-01

 Test 3370, Subtest 6, Module 3, Slot 2a  PASSED.
 KRG open relay test                               
  Low Limit       : -1.00779800E-01
  Result Received : -1.03805402E-03  Volts
  High Limit      :  1.00820200E-01

 Test 3370, Subtest 7, Module 3, Slot 2a  PASSED.
 KRH open relay test                               
  Low Limit       : -1.00779800E-01
  Result Received : -1.03805402E-03  Volts
  High Limit      :  1.00820200E-01

 Test 3370, Subtest 0, Module 3, Slot 2b  PASSED.
 KRA open relay test                               
  Low Limit       : -1.00779800E-01
  Result Received : -3.46018008E-04  Volts
  High Limit      :  1.00820200E-01

 Test 3370, Subtest 1, Module 3, Slot 2b  PASSED.
 KRB open relay test                               
  Low Limit       : -1.00779800E-01
  Result Received :  0.00000000E+00  Volts
  High Limit      :  1.00820200E-01

 Test 3370, Subtest 2, Module 3, Slot 2b  PASSED.
 KRC open relay test                               
  Low Limit       : -1.00779800E-01
  Result Received :  3.46018008E-04  Volts
  High Limit      :  1.00820200E-01

 Test 3370, Subtest 3, Module 3, Slot 2b  PASSED.
 KRD open relay test                               
  Low Limit       : -1.00779800E-01
  Result Received :  0.00000000E+00  Volts
  High Limit      :  1.00820200E-01

 Test 3370, Subtest 4, Module 3, Slot 2b  PASSED.
 KRE open relay test                               
  Low Limit       : -1.00779800E-01
  Result Received : -6.92036016E-04  Volts
  High Limit      :  1.00820200E-01

 Test 3370, Subtest 5, Module 3, Slot 2b  PASSED.
 KRF open relay test                               
  Low Limit       : -1.00779800E-01
  Result Received : -6.92036016E-04  Volts
  High Limit      :  1.00820200E-01

 Test 3370, Subtest 6, Module 3, Slot 2b  PASSED.
 KRG open relay test                               
  Low Limit       : -1.00779800E-01
  Result Received : -6.92036016E-04  Volts
  High Limit      :  1.00820200E-01

 Test 3370, Subtest 7, Module 3, Slot 2b  PASSED.
 KRH open relay test                               
  Low Limit       : -1.00779800E-01
  Result Received : -1.03805402E-03  Volts
  High Limit      :  1.00820200E-01

 Test 3372, Subtest 0, Module 3, Slot 2a  PASSED.
 KAC0 open relay test                             
  Low Limit       :  1.0000000E+03
  Result Received :  3.5202411E+03  Ohms
  High Limit      :  1.0000000E+30

 Test 3372, Subtest 1, Module 3, Slot 2a  PASSED.
 KAC1 open relay test                             
  Low Limit       :  1.0000000E+03
  Result Received :  3.1621634E+03  Ohms
  High Limit      :  1.0000000E+30

 Test 3372, Subtest 2, Module 3, Slot 2a  PASSED.
 KAC2 open relay test                             
  Low Limit       :  1.0000000E+03
  Result Received :  5.4882650E+03  Ohms
  High Limit      :  1.0000000E+30

 Test 3372, Subtest 3, Module 3, Slot 2a  PASSED.
 KAC3 open relay test                             
  Low Limit       :  1.0000000E+03
  Result Received :  5.6546484E+03  Ohms
  High Limit      :  1.0000000E+30

 Test 3372, Subtest 4, Module 3, Slot 2a  PASSED.
 KAC4 open relay test                             
  Low Limit       :  1.0000000E+03
  Result Received :  6.0196333E+03  Ohms
  High Limit      :  1.0000000E+30

 Test 3372, Subtest 5, Module 3, Slot 2a  PASSED.
 KAC5 open relay test                             
  Low Limit       :  1.0000000E+03
  Result Received :  6.0196333E+03  Ohms
  High Limit      :  1.0000000E+30

 Test 3372, Subtest 6, Module 3, Slot 2a  PASSED.
 KAC6 open relay test                             
  Low Limit       :  1.0000000E+03
  Result Received :  6.4349858E+03  Ohms
  High Limit      :  1.0000000E+30

 Test 3372, Subtest 7, Module 3, Slot 2a  PASSED.
 KAC7 open relay test                             
  Low Limit       :  1.0000000E+03
  Result Received :  5.4882650E+03  Ohms
  High Limit      :  1.0000000E+30

 Test 3372, Subtest 0, Module 3, Slot 2b  PASSED.
 KAC0 open relay test                             
  Low Limit       :  1.0000000E+03
  Result Received :  5.6546484E+03  Ohms
  High Limit      :  1.0000000E+30

 Test 3372, Subtest 1, Module 3, Slot 2b  PASSED.
 KAC1 open relay test                             
  Low Limit       :  1.0000000E+03
  Result Received :  5.1832398E+03  Ohms
  High Limit      :  1.0000000E+30

 Test 3372, Subtest 2, Module 3, Slot 2b  PASSED.
 KAC2 open relay test                             
  Low Limit       :  1.0000000E+03
  Result Received :  5.6546484E+03  Ohms
  High Limit      :  1.0000000E+30

 Test 3372, Subtest 3, Module 3, Slot 2b  PASSED.
 KAC3 open relay test                             
  Low Limit       :  1.0000000E+03
  Result Received :  5.6546484E+03  Ohms
  High Limit      :  1.0000000E+30

 Test 3372, Subtest 4, Module 3, Slot 2b  PASSED.
 KAC4 open relay test                             
  Low Limit       :  1.0000000E+03
  Result Received :  5.6546484E+03  Ohms
  High Limit      :  1.0000000E+30

 Test 3372, Subtest 5, Module 3, Slot 2b  PASSED.
 KAC5 open relay test                             
  Low Limit       :  1.0000000E+03
  Result Received :  5.6546484E+03  Ohms
  High Limit      :  1.0000000E+30

 Test 3372, Subtest 6, Module 3, Slot 2b  PASSED.
 KAC6 open relay test                             
  Low Limit       :  1.0000000E+03
  Result Received :  5.8314354E+03  Ohms
  High Limit      :  1.0000000E+30

 Test 3372, Subtest 7, Module 3, Slot 2b  PASSED.
 KAC7 open relay test                             
  Low Limit       :  1.0000000E+03
  Result Received :  5.6546484E+03  Ohms
  High Limit      :  1.0000000E+30

 Test 3374, Subtest 0, Module 3, Slot 2a  PASSED.
 KAX09 open relay test                             
  Low Limit       :  1.0000000E+03
  Result Received :  5.8310329E+03  Ohms
  High Limit      :  1.0000000E+30

 Test 3374, Subtest 1, Module 3, Slot 2a  PASSED.
 KAX19 open relay test                             
  Low Limit       :  1.0000000E+03
  Result Received :  1.3003403E+07  Ohms
  High Limit      :  1.0000000E+30

 Test 3374, Subtest 2, Module 3, Slot 2a  PASSED.
 KAX29 open relay test                             
  Low Limit       :  1.0000000E+03
  Result Received :  5.8310329E+03  Ohms
  High Limit      :  1.0000000E+30

 Test 3374, Subtest 3, Module 3, Slot 2a  PASSED.
 KAX39 open relay test                             
  Low Limit       :  1.0000000E+03
  Result Received :  1.3003403E+07  Ohms
  High Limit      :  1.0000000E+30

 Test 3374, Subtest 4, Module 3, Slot 2a  PASSED.
 KAX49 open relay test                             
  Low Limit       :  1.0000000E+03
  Result Received :  5.8310329E+03  Ohms
  High Limit      :  1.0000000E+30

 Test 3374, Subtest 5, Module 3, Slot 2a  PASSED.
 KAX59 open relay test                             
  Low Limit       :  1.0000000E+03
  Result Received :  5.8310329E+03  Ohms
  High Limit      :  1.0000000E+30

 Test 3374, Subtest 6, Module 3, Slot 2a  PASSED.
 KAX69 open relay test                             
  Low Limit       :  1.0000000E+03
  Result Received :  1.3003403E+07  Ohms
  High Limit      :  1.0000000E+30

 Test 3374, Subtest 7, Module 3, Slot 2a  PASSED.
 KAX79 open relay test                             
  Low Limit       :  1.0000000E+03
  Result Received :  5.8310329E+03  Ohms
  High Limit      :  1.0000000E+30

 Test 3374, Subtest 0, Module 3, Slot 2b  PASSED.
 KAX09 open relay test                             
  Low Limit       :  1.0000000E+03
  Result Received :  1.3003403E+07  Ohms
  High Limit      :  1.0000000E+30

 Test 3374, Subtest 1, Module 3, Slot 2b  PASSED.
 KAX19 open relay test                             
  Low Limit       :  1.0000000E+03
  Result Received :  1.3003403E+07  Ohms
  High Limit      :  1.0000000E+30

 Test 3374, Subtest 2, Module 3, Slot 2b  PASSED.
 KAX29 open relay test                             
  Low Limit       :  1.0000000E+03
  Result Received :  5.8310329E+03  Ohms
  High Limit      :  1.0000000E+30

 Test 3374, Subtest 3, Module 3, Slot 2b  PASSED.
 KAX39 open relay test                             
  Low Limit       :  1.0000000E+03
  Result Received :  5.8310329E+03  Ohms
  High Limit      :  1.0000000E+30

 Test 3374, Subtest 4, Module 3, Slot 2b  PASSED.
 KAX49 open relay test                             
  Low Limit       :  1.0000000E+03
  Result Received :  1.3003403E+07  Ohms
  High Limit      :  1.0000000E+30

 Test 3374, Subtest 5, Module 3, Slot 2b  PASSED.
 KAX59 open relay test                             
  Low Limit       :  1.0000000E+03
  Result Received :  5.8310329E+03  Ohms
  High Limit      :  1.0000000E+30

 Test 3374, Subtest 6, Module 3, Slot 2b  PASSED.
 KAX69 open relay test                             
  Low Limit       :  1.0000000E+03
  Result Received :  1.3003403E+07  Ohms
  High Limit      :  1.0000000E+30

 Test 3374, Subtest 7, Module 3, Slot 2b  PASSED.
 KAX79 open relay test                             
  Low Limit       :  1.0000000E+03
  Result Received :  1.3003403E+07  Ohms
  High Limit      :  1.0000000E+30

 Test 3376, Subtest 0, Module 3, Slot 2a  PASSED.
 KAS31 open relay test                             
  Low Limit       :  1.0000000E+03
  Result Received :  5.8310329E+03  Ohms
  High Limit      :  1.0000000E+30

 Test 3376, Subtest 1, Module 3, Slot 2a  PASSED.
 KAS42 open relay test                             
  Low Limit       :  1.0000000E+03
  Result Received :  5.8310329E+03  Ohms
  High Limit      :  1.0000000E+30

 Test 3376, Subtest 2, Module 3, Slot 2a  PASSED.
 KAS53 open relay test                             
  Low Limit       :  1.0000000E+03
  Result Received :  5.8310329E+03  Ohms
  High Limit      :  1.0000000E+30

 Test 3376, Subtest 3, Module 3, Slot 2a  PASSED.
 KAS64 open relay test                             
  Low Limit       :  1.0000000E+03
  Result Received :  5.8310329E+03  Ohms
  High Limit      :  1.0000000E+30

 Test 3376, Subtest 4, Module 3, Slot 2a  PASSED.
 KAS75 open relay test                             
  Low Limit       :  1.0000000E+03
  Result Received :  1.3003403E+07  Ohms
  High Limit      :  1.0000000E+30

 Test 3376, Subtest 5, Module 3, Slot 2a  PASSED.
 KAS86 open relay test                             
  Low Limit       :  1.0000000E+03
  Result Received :  1.3003403E+07  Ohms
  High Limit      :  1.0000000E+30

 Test 3376, Subtest 6, Module 3, Slot 2a  PASSED.
 KAS17 open relay test                             
  Low Limit       :  1.0000000E+03
  Result Received :  1.3003403E+07  Ohms
  High Limit      :  1.0000000E+30

 Test 3376, Subtest 7, Module 3, Slot 2a  PASSED.
 KAS28 open relay test                             
  Low Limit       :  1.0000000E+03
  Result Received :  5.8310329E+03  Ohms
  High Limit      :  1.0000000E+30

 Test 3376, Subtest 0, Module 3, Slot 2b  PASSED.
 KAS31 open relay test                             
  Low Limit       :  1.0000000E+03
  Result Received :  5.8310329E+03  Ohms
  High Limit      :  1.0000000E+30

 Test 3376, Subtest 1, Module 3, Slot 2b  PASSED.
 KAS42 open relay test                             
  Low Limit       :  1.0000000E+03
  Result Received :  1.3003403E+07  Ohms
  High Limit      :  1.0000000E+30

 Test 3376, Subtest 2, Module 3, Slot 2b  PASSED.
 KAS53 open relay test                             
  Low Limit       :  1.0000000E+03
  Result Received :  1.3003403E+07  Ohms
  High Limit      :  1.0000000E+30

 Test 3376, Subtest 3, Module 3, Slot 2b  PASSED.
 KAS64 open relay test                             
  Low Limit       :  1.0000000E+03
  Result Received :  1.3003403E+07  Ohms
  High Limit      :  1.0000000E+30

 Test 3376, Subtest 4, Module 3, Slot 2b  PASSED.
 KAS75 open relay test                             
  Low Limit       :  1.0000000E+03
  Result Received :  1.3003403E+07  Ohms
  High Limit      :  1.0000000E+30

 Test 3376, Subtest 5, Module 3, Slot 2b  PASSED.
 KAS86 open relay test                             
  Low Limit       :  1.0000000E+03
  Result Received :  1.3003403E+07  Ohms
  High Limit      :  1.0000000E+30

 Test 3376, Subtest 6, Module 3, Slot 2b  PASSED.
 KAS17 open relay test                             
  Low Limit       :  1.0000000E+03
  Result Received :  1.3003403E+07  Ohms
  High Limit      :  1.0000000E+30

 Test 3376, Subtest 7, Module 3, Slot 2b  PASSED.
 KAS28 open relay test                             
  Low Limit       :  1.0000000E+03
  Result Received :  1.3003403E+07  Ohms
  High Limit      :  1.0000000E+30

 Test 3378, Subtest 0, Module 3, Slot 2b  PASSED.
 KBV11 open relay test                             
  Low Limit       :  4.9000000E+00
  Result Received :  4.9999602E+00  Volts
  High Limit      :  5.1000000E+00

 Test 3378, Subtest 1, Module 3, Slot 2b  PASSED.
 KBV12 open relay test                             
  Low Limit       :  4.9000000E+00
  Result Received :  4.9996142E+00  Volts
  High Limit      :  5.1000000E+00

 Test 3378, Subtest 2, Module 3, Slot 2b  PASSED.
 KBV13 open relay test                             
  Low Limit       :  4.9000000E+00
  Result Received :  4.9996142E+00  Volts
  High Limit      :  5.1000000E+00

 Test 3378, Subtest 3, Module 3, Slot 2b  PASSED.
 KBV14 open relay test                             
  Low Limit       :  4.9000000E+00
  Result Received :  4.9999602E+00  Volts
  High Limit      :  5.1000000E+00

 Test 3378, Subtest 4, Module 3, Slot 2b  PASSED.
 KBV15 open relay test                             
  Low Limit       :  4.9000000E+00
  Result Received :  4.9999602E+00  Volts
  High Limit      :  5.1000000E+00

 Test 3378, Subtest 5, Module 3, Slot 2b  PASSED.
 KBV16 open relay test                             
  Low Limit       :  4.9000000E+00
  Result Received :  4.9999602E+00  Volts
  High Limit      :  5.1000000E+00

 Test 3378, Subtest 6, Module 3, Slot 2b  PASSED.
 KBV17 open relay test                             
  Low Limit       :  4.9000000E+00
  Result Received :  4.9999602E+00  Volts
  High Limit      :  5.1000000E+00

 Test 3378, Subtest 7, Module 3, Slot 2b  PASSED.
 KBV18 open relay test                             
  Low Limit       :  4.9000000E+00
  Result Received :  4.9999602E+00  Volts
  High Limit      :  5.1000000E+00

 Test 3378, Subtest 8, Module 3, Slot 2b  PASSED.
 KBV19 open relay test                             
  Low Limit       :  4.9000000E+00
  Result Received :  4.9996142E+00  Volts
  High Limit      :  5.1000000E+00

 Test 3378, Subtest 9, Module 3, Slot 2b  PASSED.
 KBV31 open relay test                             
  Low Limit       :  4.9000000E+00
  Result Received :  4.9999602E+00  Volts
  High Limit      :  5.1000000E+00

 Test 3378, Subtest 10, Module 3, Slot 2b  PASSED.
 KBV32 open relay test                             
  Low Limit       :  4.9000000E+00
  Result Received :  4.9999602E+00  Volts
  High Limit      :  5.1000000E+00

 Test 3378, Subtest 11, Module 3, Slot 2b  PASSED.
 KBV33 open relay test                             
  Low Limit       :  4.9000000E+00
  Result Received :  4.9999602E+00  Volts
  High Limit      :  5.1000000E+00

 Test 3378, Subtest 12, Module 3, Slot 2b  PASSED.
 KBV34 open relay test                             
  Low Limit       :  4.9000000E+00
  Result Received :  4.9999602E+00  Volts
  High Limit      :  5.1000000E+00

 Test 3378, Subtest 13, Module 3, Slot 2b  PASSED.
 KBV35 open relay test                             
  Low Limit       :  4.9000000E+00
  Result Received :  5.0003062E+00  Volts
  High Limit      :  5.1000000E+00

 Test 3378, Subtest 14, Module 3, Slot 2b  PASSED.
 KBV36 open relay test                             
  Low Limit       :  4.9000000E+00
  Result Received :  4.9999602E+00  Volts
  High Limit      :  5.1000000E+00

 Test 3378, Subtest 15, Module 3, Slot 2b  PASSED.
 KBV37 open relay test                             
  Low Limit       :  4.9000000E+00
  Result Received :  4.9999602E+00  Volts
  High Limit      :  5.1000000E+00

 Test 3378, Subtest 16, Module 3, Slot 2b  PASSED.
 KBV38 open relay test                             
  Low Limit       :  4.9000000E+00
  Result Received :  4.9999602E+00  Volts
  High Limit      :  5.1000000E+00

 Test 3378, Subtest 17, Module 3, Slot 2b  PASSED.
 KBV39 open relay test                             
  Low Limit       :  4.9000000E+00
  Result Received :  4.9999602E+00  Volts
  High Limit      :  5.1000000E+00

 Test 3378, Subtest 18, Module 3, Slot 2b  PASSED.
 KBV41 open relay test                             
  Low Limit       :  4.9000000E+00
  Result Received :  4.9999602E+00  Volts
  High Limit      :  5.1000000E+00

 Test 3378, Subtest 19, Module 3, Slot 2b  PASSED.
 KBV42 open relay test                             
  Low Limit       :  4.9000000E+00
  Result Received :  4.9999602E+00  Volts
  High Limit      :  5.1000000E+00

 Test 3378, Subtest 20, Module 3, Slot 2b  PASSED.
 KBV43 open relay test                             
  Low Limit       :  4.9000000E+00
  Result Received :  4.9999602E+00  Volts
  High Limit      :  5.1000000E+00

 Test 3378, Subtest 21, Module 3, Slot 2b  PASSED.
 KBV44 open relay test                             
  Low Limit       :  4.9000000E+00
  Result Received :  4.9999602E+00  Volts
  High Limit      :  5.1000000E+00

 Test 3378, Subtest 22, Module 3, Slot 2b  PASSED.
 KBV45 open relay test                             
  Low Limit       :  4.9000000E+00
  Result Received :  4.9999602E+00  Volts
  High Limit      :  5.1000000E+00

 Test 3378, Subtest 23, Module 3, Slot 2b  PASSED.
 KBV46 open relay test                             
  Low Limit       :  4.9000000E+00
  Result Received :  4.9999602E+00  Volts
  High Limit      :  5.1000000E+00

 Test 3378, Subtest 24, Module 3, Slot 2b  PASSED.
 KBV47 open relay test                             
  Low Limit       :  4.9000000E+00
  Result Received :  4.9999602E+00  Volts
  High Limit      :  5.1000000E+00

 Test 3378, Subtest 25, Module 3, Slot 2b  PASSED.
 KBV48 open relay test                             
  Low Limit       :  4.9000000E+00
  Result Received :  4.9999602E+00  Volts
  High Limit      :  5.1000000E+00

 Test 3378, Subtest 26, Module 3, Slot 2b  PASSED.
 KBV49 open relay test                             
  Low Limit       :  4.9000000E+00
  Result Received :  4.9999602E+00  Volts
  High Limit      :  5.1000000E+00

 Test 3378, Subtest 27, Module 3, Slot 2b  PASSED.
 KBV61 open relay test                             
  Low Limit       :  4.9000000E+00
  Result Received :  4.9999602E+00  Volts
  High Limit      :  5.1000000E+00

 Test 3378, Subtest 28, Module 3, Slot 2b  PASSED.
 KBV62 open relay test                             
  Low Limit       :  4.9000000E+00
  Result Received :  4.9999602E+00  Volts
  High Limit      :  5.1000000E+00

 Test 3378, Subtest 29, Module 3, Slot 2b  PASSED.
 KBV63 open relay test                             
  Low Limit       :  4.9000000E+00
  Result Received :  4.9999602E+00  Volts
  High Limit      :  5.1000000E+00

 Test 3378, Subtest 30, Module 3, Slot 2b  PASSED.
 KBV64 open relay test                             
  Low Limit       :  4.9000000E+00
  Result Received :  4.9999602E+00  Volts
  High Limit      :  5.1000000E+00

 Test 3378, Subtest 31, Module 3, Slot 2b  PASSED.
 KBV65 open relay test                             
  Low Limit       :  4.9000000E+00
  Result Received :  4.9999602E+00  Volts
  High Limit      :  5.1000000E+00

 Test 3378, Subtest 32, Module 3, Slot 2b  PASSED.
 KBV66 open relay test                             
  Low Limit       :  4.9000000E+00
  Result Received :  4.9999602E+00  Volts
  High Limit      :  5.1000000E+00

 Test 3378, Subtest 33, Module 3, Slot 2b  PASSED.
 KBV67 open relay test                             
  Low Limit       :  4.9000000E+00
  Result Received :  4.9999602E+00  Volts
  High Limit      :  5.1000000E+00

 Test 3378, Subtest 34, Module 3, Slot 2b  PASSED.
 KBV68 open relay test                             
  Low Limit       :  4.9000000E+00
  Result Received :  4.9999602E+00  Volts
  High Limit      :  5.1000000E+00

 Test 3378, Subtest 35, Module 3, Slot 2b  PASSED.
 KBV69 open relay test                             
  Low Limit       :  4.9000000E+00
  Result Received :  4.9999602E+00  Volts
  High Limit      :  5.1000000E+00

 Test 3380, Subtest 0, Module 3, Slot 2a  PASSED.
 KDA open relay test                               
  Low Limit       : -1.00779800E-01
  Result Received : -3.46018008E-04  Volts
  High Limit      :  1.00820200E-01

 Test 3380, Subtest 1, Module 3, Slot 2a  PASSED.
 KDB open relay test                               
  Low Limit       : -1.00779800E-01
  Result Received : -3.46018008E-04  Volts
  High Limit      :  1.00820200E-01

 Test 3380, Subtest 2, Module 3, Slot 2a  PASSED.
 KDC open relay test                               
  Low Limit       : -1.00779800E-01
  Result Received : -3.46018008E-04  Volts
  High Limit      :  1.00820200E-01

 Test 3380, Subtest 3, Module 3, Slot 2a  PASSED.
 KDD open relay test                               
  Low Limit       : -1.00779800E-01
  Result Received : -3.46018008E-04  Volts
  High Limit      :  1.00820200E-01

 Test 3380, Subtest 4, Module 3, Slot 2a  PASSED.
 KDE open relay test                               
  Low Limit       : -1.00779800E-01
  Result Received : -6.92036016E-04  Volts
  High Limit      :  1.00820200E-01

 Test 3380, Subtest 5, Module 3, Slot 2a  PASSED.
 KDF open relay test                               
  Low Limit       : -1.00779800E-01
  Result Received : -6.92036016E-04  Volts
  High Limit      :  1.00820200E-01

 Test 3380, Subtest 6, Module 3, Slot 2a  PASSED.
 KDG open relay test                               
  Low Limit       : -1.00779800E-01
  Result Received : -1.03805402E-03  Volts
  High Limit      :  1.00820200E-01

 Test 3380, Subtest 7, Module 3, Slot 2a  PASSED.
 KDH open relay test                               
  Low Limit       : -1.00779800E-01
  Result Received : -1.03805402E-03  Volts
  High Limit      :  1.00820200E-01

 Test 3380, Subtest 0, Module 3, Slot 2b  PASSED.
 KDA open relay test                               
  Low Limit       : -1.00779800E-01
  Result Received : -3.46018008E-04  Volts
  High Limit      :  1.00820200E-01

 Test 3380, Subtest 1, Module 3, Slot 2b  PASSED.
 KDB open relay test                               
  Low Limit       : -1.00779800E-01
  Result Received : -3.46018008E-04  Volts
  High Limit      :  1.00820200E-01

 Test 3380, Subtest 2, Module 3, Slot 2b  PASSED.
 KDC open relay test                               
  Low Limit       : -1.00779800E-01
  Result Received :  0.00000000E+00  Volts
  High Limit      :  1.00820200E-01

 Test 3380, Subtest 3, Module 3, Slot 2b  PASSED.
 KDD open relay test                               
  Low Limit       : -1.00779800E-01
  Result Received :  0.00000000E+00  Volts
  High Limit      :  1.00820200E-01

 Test 3380, Subtest 4, Module 3, Slot 2b  PASSED.
 KDE open relay test                               
  Low Limit       : -1.00779800E-01
  Result Received : -3.46018008E-04  Volts
  High Limit      :  1.00820200E-01

 Test 3380, Subtest 5, Module 3, Slot 2b  PASSED.
 KDF open relay test                               
  Low Limit       : -1.00779800E-01
  Result Received : -3.46018008E-04  Volts
  High Limit      :  1.00820200E-01

 Test 3380, Subtest 6, Module 3, Slot 2b  PASSED.
 KDG open relay test                               
  Low Limit       : -1.00779800E-01
  Result Received : -3.46018008E-04  Volts
  High Limit      :  1.00820200E-01

 Test 3380, Subtest 7, Module 3, Slot 2b  PASSED.
 KDH open relay test                               
  Low Limit       : -1.00779800E-01
  Result Received : -6.92036016E-04  Volts
  High Limit      :  1.00820200E-01

 Test 3410, Subtest 0, Module 3, Slot 2a  PASSED.
 GTH data 1 (ADRV0 ch0)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 1, Module 3, Slot 2a  PASSED.
 GTL data 1 (ADRV0 ch0)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 2, Module 3, Slot 2a  PASSED.
 GTH data 0 (ADRV0 ch0)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 3, Module 3, Slot 2a  PASSED.
 GTL data 0 (ADRV0 ch0)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 4, Module 3, Slot 2a  PASSED.
 GTH data 1 (ADRV1 ch0)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 5, Module 3, Slot 2a  PASSED.
 GTL data 1 (ADRV1 ch0)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 6, Module 3, Slot 2a  PASSED.
 GTH data 0 (ADRV1 ch0)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 7, Module 3, Slot 2a  PASSED.
 GTL data 0 (ADRV1 ch0)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 8, Module 3, Slot 2a  PASSED.
 GTH data 1 (FF1 ch0)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 9, Module 3, Slot 2a  PASSED.
 GTL data 1 (FF1 ch0)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 10, Module 3, Slot 2a  PASSED.
 GTH data 0 (FF1 ch0)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 11, Module 3, Slot 2a  PASSED.
 GTL data 0 (FF1 ch0)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 12, Module 3, Slot 2a  PASSED.
 GTH data 1 (FF2 ch0)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 13, Module 3, Slot 2a  PASSED.
 GTL data 1 (FF2 ch0)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 14, Module 3, Slot 2a  PASSED.
 GTH data 0 (FF2 ch0)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 15, Module 3, Slot 2a  PASSED.
 GTL data 0 (FF2 ch0)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 16, Module 3, Slot 2a  PASSED.
 GTH data 1 (ADRV0 ch1)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 17, Module 3, Slot 2a  PASSED.
 GTL data 1 (ADRV0 ch1)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 18, Module 3, Slot 2a  PASSED.
 GTH data 0 (ADRV0 ch1)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 19, Module 3, Slot 2a  PASSED.
 GTL data 0 (ADRV0 ch1)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 20, Module 3, Slot 2a  PASSED.
 GTH data 1 (ADRV1 ch1)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 21, Module 3, Slot 2a  PASSED.
 GTL data 1 (ADRV1 ch1)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 22, Module 3, Slot 2a  PASSED.
 GTH data 0 (ADRV1 ch1)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 23, Module 3, Slot 2a  PASSED.
 GTL data 0 (ADRV1 ch1)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 24, Module 3, Slot 2a  PASSED.
 GTH data 1 (FF1 ch1)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 25, Module 3, Slot 2a  PASSED.
 GTL data 1 (FF1 ch1)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 26, Module 3, Slot 2a  PASSED.
 GTH data 0 (FF1 ch1)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 27, Module 3, Slot 2a  PASSED.
 GTL data 0 (FF1 ch1)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 28, Module 3, Slot 2a  PASSED.
 GTH data 1 (FF2 ch1)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 29, Module 3, Slot 2a  PASSED.
 GTL data 1 (FF2 ch1)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 30, Module 3, Slot 2a  PASSED.
 GTH data 0 (FF2 ch1)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 31, Module 3, Slot 2a  PASSED.
 GTL data 0 (FF2 ch1)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 32, Module 3, Slot 2a  PASSED.
 GTH data 1 (ADRV0 ch2)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 33, Module 3, Slot 2a  PASSED.
 GTL data 1 (ADRV0 ch2)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 34, Module 3, Slot 2a  PASSED.
 GTH data 0 (ADRV0 ch2)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 35, Module 3, Slot 2a  PASSED.
 GTL data 0 (ADRV0 ch2)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 36, Module 3, Slot 2a  PASSED.
 GTH data 1 (ADRV1 ch2)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 37, Module 3, Slot 2a  PASSED.
 GTL data 1 (ADRV1 ch2)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 38, Module 3, Slot 2a  PASSED.
 GTH data 0 (ADRV1 ch2)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 39, Module 3, Slot 2a  PASSED.
 GTL data 0 (ADRV1 ch2)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 40, Module 3, Slot 2a  PASSED.
 GTH data 1 (FF1 ch2)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 41, Module 3, Slot 2a  PASSED.
 GTL data 1 (FF1 ch2)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 42, Module 3, Slot 2a  PASSED.
 GTH data 0 (FF1 ch2)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 43, Module 3, Slot 2a  PASSED.
 GTL data 0 (FF1 ch2)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 44, Module 3, Slot 2a  PASSED.
 GTH data 1 (FF2 ch2)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 45, Module 3, Slot 2a  PASSED.
 GTL data 1 (FF2 ch2)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 46, Module 3, Slot 2a  PASSED.
 GTH data 0 (FF2 ch2)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 47, Module 3, Slot 2a  PASSED.
 GTL data 0 (FF2 ch2)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 48, Module 3, Slot 2a  PASSED.
 GTH data 1 (ADRV0 ch3)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 49, Module 3, Slot 2a  PASSED.
 GTL data 1 (ADRV0 ch3)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 50, Module 3, Slot 2a  PASSED.
 GTH data 0 (ADRV0 ch3)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 51, Module 3, Slot 2a  PASSED.
 GTL data 0 (ADRV0 ch3)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 52, Module 3, Slot 2a  PASSED.
 GTH data 1 (ADRV1 ch3)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 53, Module 3, Slot 2a  PASSED.
 GTL data 1 (ADRV1 ch3)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 54, Module 3, Slot 2a  PASSED.
 GTH data 0 (ADRV1 ch3)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 55, Module 3, Slot 2a  PASSED.
 GTL data 0 (ADRV1 ch3)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 56, Module 3, Slot 2a  PASSED.
 GTH data 1 (FF1 ch3)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 57, Module 3, Slot 2a  PASSED.
 GTL data 1 (FF1 ch3)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 58, Module 3, Slot 2a  PASSED.
 GTH data 0 (FF1 ch3)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 59, Module 3, Slot 2a  PASSED.
 GTL data 0 (FF1 ch3)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 60, Module 3, Slot 2a  PASSED.
 GTH data 1 (FF2 ch3)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 61, Module 3, Slot 2a  PASSED.
 GTL data 1 (FF2 ch3)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 62, Module 3, Slot 2a  PASSED.
 GTH data 0 (FF2 ch3)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 63, Module 3, Slot 2a  PASSED.
 GTL data 0 (FF2 ch3)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 64, Module 3, Slot 2a  PASSED.
 GTH data 1 (ADRV0 ch4)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 65, Module 3, Slot 2a  PASSED.
 GTL data 1 (ADRV0 ch4)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 66, Module 3, Slot 2a  PASSED.
 GTH data 0 (ADRV0 ch4)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 67, Module 3, Slot 2a  PASSED.
 GTL data 0 (ADRV0 ch4)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 68, Module 3, Slot 2a  PASSED.
 GTH data 1 (ADRV1 ch4)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 69, Module 3, Slot 2a  PASSED.
 GTL data 1 (ADRV1 ch4)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 70, Module 3, Slot 2a  PASSED.
 GTH data 0 (ADRV1 ch4)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 71, Module 3, Slot 2a  PASSED.
 GTL data 0 (ADRV1 ch4)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 72, Module 3, Slot 2a  PASSED.
 GTH data 1 (FF1 ch4)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 73, Module 3, Slot 2a  PASSED.
 GTL data 1 (FF1 ch4)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 74, Module 3, Slot 2a  PASSED.
 GTH data 0 (FF1 ch4)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 75, Module 3, Slot 2a  PASSED.
 GTL data 0 (FF1 ch4)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 76, Module 3, Slot 2a  PASSED.
 GTH data 1 (FF2 ch4)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 77, Module 3, Slot 2a  PASSED.
 GTL data 1 (FF2 ch4)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 78, Module 3, Slot 2a  PASSED.
 GTH data 0 (FF2 ch4)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 79, Module 3, Slot 2a  PASSED.
 GTL data 0 (FF2 ch4)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 80, Module 3, Slot 2a  PASSED.
 GTH data 1 (ADRV0 ch5)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 81, Module 3, Slot 2a  PASSED.
 GTL data 1 (ADRV0 ch5)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 82, Module 3, Slot 2a  PASSED.
 GTH data 0 (ADRV0 ch5)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 83, Module 3, Slot 2a  PASSED.
 GTL data 0 (ADRV0 ch5)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 84, Module 3, Slot 2a  PASSED.
 GTH data 1 (ADRV1 ch5)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 85, Module 3, Slot 2a  PASSED.
 GTL data 1 (ADRV1 ch5)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 86, Module 3, Slot 2a  PASSED.
 GTH data 0 (ADRV1 ch5)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 87, Module 3, Slot 2a  PASSED.
 GTL data 0 (ADRV1 ch5)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 88, Module 3, Slot 2a  PASSED.
 GTH data 1 (FF1 ch5)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 89, Module 3, Slot 2a  PASSED.
 GTL data 1 (FF1 ch5)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 90, Module 3, Slot 2a  PASSED.
 GTH data 0 (FF1 ch5)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 91, Module 3, Slot 2a  PASSED.
 GTL data 0 (FF1 ch5)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 92, Module 3, Slot 2a  PASSED.
 GTH data 1 (FF2 ch5)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 93, Module 3, Slot 2a  PASSED.
 GTL data 1 (FF2 ch5)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 94, Module 3, Slot 2a  PASSED.
 GTH data 0 (FF2 ch5)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 95, Module 3, Slot 2a  PASSED.
 GTL data 0 (FF2 ch5)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 96, Module 3, Slot 2a  PASSED.
 GTH data 1 (ADRV0 ch6)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 97, Module 3, Slot 2a  PASSED.
 GTL data 1 (ADRV0 ch6)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 98, Module 3, Slot 2a  PASSED.
 GTH data 0 (ADRV0 ch6)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 99, Module 3, Slot 2a  PASSED.
 GTL data 0 (ADRV0 ch6)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 100, Module 3, Slot 2a  PASSED.
 GTH data 1 (ADRV1 ch6)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 101, Module 3, Slot 2a  PASSED.
 GTL data 1 (ADRV1 ch6)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 102, Module 3, Slot 2a  PASSED.
 GTH data 0 (ADRV1 ch6)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 103, Module 3, Slot 2a  PASSED.
 GTL data 0 (ADRV1 ch6)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 104, Module 3, Slot 2a  PASSED.
 GTH data 1 (FF1 ch6)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 105, Module 3, Slot 2a  PASSED.
 GTL data 1 (FF1 ch6)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 106, Module 3, Slot 2a  PASSED.
 GTH data 0 (FF1 ch6)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 107, Module 3, Slot 2a  PASSED.
 GTL data 0 (FF1 ch6)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 108, Module 3, Slot 2a  PASSED.
 GTH data 1 (FF2 ch6)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 109, Module 3, Slot 2a  PASSED.
 GTL data 1 (FF2 ch6)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 110, Module 3, Slot 2a  PASSED.
 GTH data 0 (FF2 ch6)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 111, Module 3, Slot 2a  PASSED.
 GTL data 0 (FF2 ch6)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 112, Module 3, Slot 2a  PASSED.
 GTH data 1 (ADRV0 ch7)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 113, Module 3, Slot 2a  PASSED.
 GTL data 1 (ADRV0 ch7)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 114, Module 3, Slot 2a  PASSED.
 GTH data 0 (ADRV0 ch7)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 115, Module 3, Slot 2a  PASSED.
 GTL data 0 (ADRV0 ch7)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 116, Module 3, Slot 2a  PASSED.
 GTH data 1 (ADRV1 ch7)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 117, Module 3, Slot 2a  PASSED.
 GTL data 1 (ADRV1 ch7)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 118, Module 3, Slot 2a  PASSED.
 GTH data 0 (ADRV1 ch7)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 119, Module 3, Slot 2a  PASSED.
 GTL data 0 (ADRV1 ch7)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 120, Module 3, Slot 2a  PASSED.
 GTH data 1 (FF1 ch7)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 121, Module 3, Slot 2a  PASSED.
 GTL data 1 (FF1 ch7)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 122, Module 3, Slot 2a  PASSED.
 GTH data 0 (FF1 ch7)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 123, Module 3, Slot 2a  PASSED.
 GTL data 0 (FF1 ch7)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 124, Module 3, Slot 2a  PASSED.
 GTH data 1 (FF2 ch7)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 125, Module 3, Slot 2a  PASSED.
 GTL data 1 (FF2 ch7)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 126, Module 3, Slot 2a  PASSED.
 GTH data 0 (FF2 ch7)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 127, Module 3, Slot 2a  PASSED.
 GTL data 0 (FF2 ch7)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 0, Module 3, Slot 2b  PASSED.
 GTH data 1 (ADRV0 ch0)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 1, Module 3, Slot 2b  PASSED.
 GTL data 1 (ADRV0 ch0)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 2, Module 3, Slot 2b  PASSED.
 GTH data 0 (ADRV0 ch0)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 3, Module 3, Slot 2b  PASSED.
 GTL data 0 (ADRV0 ch0)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 4, Module 3, Slot 2b  PASSED.
 GTH data 1 (ADRV1 ch0)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 5, Module 3, Slot 2b  PASSED.
 GTL data 1 (ADRV1 ch0)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 6, Module 3, Slot 2b  PASSED.
 GTH data 0 (ADRV1 ch0)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 7, Module 3, Slot 2b  PASSED.
 GTL data 0 (ADRV1 ch0)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 8, Module 3, Slot 2b  PASSED.
 GTH data 1 (FF1 ch0)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 9, Module 3, Slot 2b  PASSED.
 GTL data 1 (FF1 ch0)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 10, Module 3, Slot 2b  PASSED.
 GTH data 0 (FF1 ch0)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 11, Module 3, Slot 2b  PASSED.
 GTL data 0 (FF1 ch0)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 12, Module 3, Slot 2b  PASSED.
 GTH data 1 (FF2 ch0)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 13, Module 3, Slot 2b  PASSED.
 GTL data 1 (FF2 ch0)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 14, Module 3, Slot 2b  PASSED.
 GTH data 0 (FF2 ch0)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 15, Module 3, Slot 2b  PASSED.
 GTL data 0 (FF2 ch0)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 16, Module 3, Slot 2b  PASSED.
 GTH data 1 (ADRV0 ch1)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 17, Module 3, Slot 2b  PASSED.
 GTL data 1 (ADRV0 ch1)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 18, Module 3, Slot 2b  PASSED.
 GTH data 0 (ADRV0 ch1)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 19, Module 3, Slot 2b  PASSED.
 GTL data 0 (ADRV0 ch1)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 20, Module 3, Slot 2b  PASSED.
 GTH data 1 (ADRV1 ch1)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 21, Module 3, Slot 2b  PASSED.
 GTL data 1 (ADRV1 ch1)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 22, Module 3, Slot 2b  PASSED.
 GTH data 0 (ADRV1 ch1)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 23, Module 3, Slot 2b  PASSED.
 GTL data 0 (ADRV1 ch1)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 24, Module 3, Slot 2b  PASSED.
 GTH data 1 (FF1 ch1)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 25, Module 3, Slot 2b  PASSED.
 GTL data 1 (FF1 ch1)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 26, Module 3, Slot 2b  PASSED.
 GTH data 0 (FF1 ch1)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 27, Module 3, Slot 2b  PASSED.
 GTL data 0 (FF1 ch1)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 28, Module 3, Slot 2b  PASSED.
 GTH data 1 (FF2 ch1)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 29, Module 3, Slot 2b  PASSED.
 GTL data 1 (FF2 ch1)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 30, Module 3, Slot 2b  PASSED.
 GTH data 0 (FF2 ch1)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 31, Module 3, Slot 2b  PASSED.
 GTL data 0 (FF2 ch1)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 32, Module 3, Slot 2b  PASSED.
 GTH data 1 (ADRV0 ch2)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 33, Module 3, Slot 2b  PASSED.
 GTL data 1 (ADRV0 ch2)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 34, Module 3, Slot 2b  PASSED.
 GTH data 0 (ADRV0 ch2)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 35, Module 3, Slot 2b  PASSED.
 GTL data 0 (ADRV0 ch2)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 36, Module 3, Slot 2b  PASSED.
 GTH data 1 (ADRV1 ch2)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 37, Module 3, Slot 2b  PASSED.
 GTL data 1 (ADRV1 ch2)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 38, Module 3, Slot 2b  PASSED.
 GTH data 0 (ADRV1 ch2)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 39, Module 3, Slot 2b  PASSED.
 GTL data 0 (ADRV1 ch2)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 40, Module 3, Slot 2b  PASSED.
 GTH data 1 (FF1 ch2)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 41, Module 3, Slot 2b  PASSED.
 GTL data 1 (FF1 ch2)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 42, Module 3, Slot 2b  PASSED.
 GTH data 0 (FF1 ch2)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 43, Module 3, Slot 2b  PASSED.
 GTL data 0 (FF1 ch2)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 44, Module 3, Slot 2b  PASSED.
 GTH data 1 (FF2 ch2)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 45, Module 3, Slot 2b  PASSED.
 GTL data 1 (FF2 ch2)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 46, Module 3, Slot 2b  PASSED.
 GTH data 0 (FF2 ch2)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 47, Module 3, Slot 2b  PASSED.
 GTL data 0 (FF2 ch2)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 48, Module 3, Slot 2b  PASSED.
 GTH data 1 (ADRV0 ch3)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 49, Module 3, Slot 2b  PASSED.
 GTL data 1 (ADRV0 ch3)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 50, Module 3, Slot 2b  PASSED.
 GTH data 0 (ADRV0 ch3)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 51, Module 3, Slot 2b  PASSED.
 GTL data 0 (ADRV0 ch3)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 52, Module 3, Slot 2b  PASSED.
 GTH data 1 (ADRV1 ch3)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 53, Module 3, Slot 2b  PASSED.
 GTL data 1 (ADRV1 ch3)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 54, Module 3, Slot 2b  PASSED.
 GTH data 0 (ADRV1 ch3)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 55, Module 3, Slot 2b  PASSED.
 GTL data 0 (ADRV1 ch3)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 56, Module 3, Slot 2b  PASSED.
 GTH data 1 (FF1 ch3)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 57, Module 3, Slot 2b  PASSED.
 GTL data 1 (FF1 ch3)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 58, Module 3, Slot 2b  PASSED.
 GTH data 0 (FF1 ch3)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 59, Module 3, Slot 2b  PASSED.
 GTL data 0 (FF1 ch3)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 60, Module 3, Slot 2b  PASSED.
 GTH data 1 (FF2 ch3)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 61, Module 3, Slot 2b  PASSED.
 GTL data 1 (FF2 ch3)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 62, Module 3, Slot 2b  PASSED.
 GTH data 0 (FF2 ch3)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 63, Module 3, Slot 2b  PASSED.
 GTL data 0 (FF2 ch3)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 64, Module 3, Slot 2b  PASSED.
 GTH data 1 (ADRV0 ch4)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 65, Module 3, Slot 2b  PASSED.
 GTL data 1 (ADRV0 ch4)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 66, Module 3, Slot 2b  PASSED.
 GTH data 0 (ADRV0 ch4)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 67, Module 3, Slot 2b  PASSED.
 GTL data 0 (ADRV0 ch4)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 68, Module 3, Slot 2b  PASSED.
 GTH data 1 (ADRV1 ch4)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 69, Module 3, Slot 2b  PASSED.
 GTL data 1 (ADRV1 ch4)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 70, Module 3, Slot 2b  PASSED.
 GTH data 0 (ADRV1 ch4)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 71, Module 3, Slot 2b  PASSED.
 GTL data 0 (ADRV1 ch4)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 72, Module 3, Slot 2b  PASSED.
 GTH data 1 (FF1 ch4)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 73, Module 3, Slot 2b  PASSED.
 GTL data 1 (FF1 ch4)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 74, Module 3, Slot 2b  PASSED.
 GTH data 0 (FF1 ch4)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 75, Module 3, Slot 2b  PASSED.
 GTL data 0 (FF1 ch4)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 76, Module 3, Slot 2b  PASSED.
 GTH data 1 (FF2 ch4)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 77, Module 3, Slot 2b  PASSED.
 GTL data 1 (FF2 ch4)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 78, Module 3, Slot 2b  PASSED.
 GTH data 0 (FF2 ch4)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 79, Module 3, Slot 2b  PASSED.
 GTL data 0 (FF2 ch4)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 80, Module 3, Slot 2b  PASSED.
 GTH data 1 (ADRV0 ch5)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 81, Module 3, Slot 2b  PASSED.
 GTL data 1 (ADRV0 ch5)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 82, Module 3, Slot 2b  PASSED.
 GTH data 0 (ADRV0 ch5)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 83, Module 3, Slot 2b  PASSED.
 GTL data 0 (ADRV0 ch5)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 84, Module 3, Slot 2b  PASSED.
 GTH data 1 (ADRV1 ch5)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 85, Module 3, Slot 2b  PASSED.
 GTL data 1 (ADRV1 ch5)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 86, Module 3, Slot 2b  PASSED.
 GTH data 0 (ADRV1 ch5)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 87, Module 3, Slot 2b  PASSED.
 GTL data 0 (ADRV1 ch5)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 88, Module 3, Slot 2b  PASSED.
 GTH data 1 (FF1 ch5)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 89, Module 3, Slot 2b  PASSED.
 GTL data 1 (FF1 ch5)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 90, Module 3, Slot 2b  PASSED.
 GTH data 0 (FF1 ch5)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 91, Module 3, Slot 2b  PASSED.
 GTL data 0 (FF1 ch5)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 92, Module 3, Slot 2b  PASSED.
 GTH data 1 (FF2 ch5)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 93, Module 3, Slot 2b  PASSED.
 GTL data 1 (FF2 ch5)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 94, Module 3, Slot 2b  PASSED.
 GTH data 0 (FF2 ch5)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 95, Module 3, Slot 2b  PASSED.
 GTL data 0 (FF2 ch5)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 96, Module 3, Slot 2b  PASSED.
 GTH data 1 (ADRV0 ch6)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 97, Module 3, Slot 2b  PASSED.
 GTL data 1 (ADRV0 ch6)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 98, Module 3, Slot 2b  PASSED.
 GTH data 0 (ADRV0 ch6)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 99, Module 3, Slot 2b  PASSED.
 GTL data 0 (ADRV0 ch6)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 100, Module 3, Slot 2b  PASSED.
 GTH data 1 (ADRV1 ch6)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 101, Module 3, Slot 2b  PASSED.
 GTL data 1 (ADRV1 ch6)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 102, Module 3, Slot 2b  PASSED.
 GTH data 0 (ADRV1 ch6)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 103, Module 3, Slot 2b  PASSED.
 GTL data 0 (ADRV1 ch6)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 104, Module 3, Slot 2b  PASSED.
 GTH data 1 (FF1 ch6)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 105, Module 3, Slot 2b  PASSED.
 GTL data 1 (FF1 ch6)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 106, Module 3, Slot 2b  PASSED.
 GTH data 0 (FF1 ch6)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 107, Module 3, Slot 2b  PASSED.
 GTL data 0 (FF1 ch6)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 108, Module 3, Slot 2b  PASSED.
 GTH data 1 (FF2 ch6)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 109, Module 3, Slot 2b  PASSED.
 GTL data 1 (FF2 ch6)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 110, Module 3, Slot 2b  PASSED.
 GTH data 0 (FF2 ch6)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 111, Module 3, Slot 2b  PASSED.
 GTL data 0 (FF2 ch6)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 112, Module 3, Slot 2b  PASSED.
 GTH data 1 (ADRV0 ch7)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 113, Module 3, Slot 2b  PASSED.
 GTL data 1 (ADRV0 ch7)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 114, Module 3, Slot 2b  PASSED.
 GTH data 0 (ADRV0 ch7)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 115, Module 3, Slot 2b  PASSED.
 GTL data 0 (ADRV0 ch7)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 116, Module 3, Slot 2b  PASSED.
 GTH data 1 (ADRV1 ch7)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 117, Module 3, Slot 2b  PASSED.
 GTL data 1 (ADRV1 ch7)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 118, Module 3, Slot 2b  PASSED.
 GTH data 0 (ADRV1 ch7)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 119, Module 3, Slot 2b  PASSED.
 GTL data 0 (ADRV1 ch7)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 120, Module 3, Slot 2b  PASSED.
 GTH data 1 (FF1 ch7)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 121, Module 3, Slot 2b  PASSED.
 GTL data 1 (FF1 ch7)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 122, Module 3, Slot 2b  PASSED.
 GTH data 0 (FF1 ch7)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 123, Module 3, Slot 2b  PASSED.
 GTL data 0 (FF1 ch7)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 124, Module 3, Slot 2b  PASSED.
 GTH data 1 (FF2 ch7)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 125, Module 3, Slot 2b  PASSED.
 GTL data 1 (FF2 ch7)                              
  Result received : 1  Decimal
  Result expected : 1

 Test 3410, Subtest 126, Module 3, Slot 2b  PASSED.
 GTH data 0 (FF2 ch7)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3410, Subtest 127, Module 3, Slot 2b  PASSED.
 GTL data 0 (FF2 ch7)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 0, Module 3, Slot 2a  PASSED.
 GTL data 0 (ADRV0 ch0)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 1, Module 3, Slot 2a  PASSED.
 GTH data 0 (ADRV0 ch0)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 2, Module 3, Slot 2a  PASSED.
 GTL data 0 (ADRV1 ch0)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 3, Module 3, Slot 2a  PASSED.
 GTH data 0 (ADRV1 ch0)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 4, Module 3, Slot 2a  PASSED.
 GTL data 0 (FF1 ch0)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 5, Module 3, Slot 2a  PASSED.
 GTH data 0 (FF1 ch0)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 6, Module 3, Slot 2a  PASSED.
 GTL data 0 (FF2 ch0)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 7, Module 3, Slot 2a  PASSED.
 GTH data 0 (FF2 ch0)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 8, Module 3, Slot 2a  PASSED.
 GTL data 0 (MTSP ch0)                             
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 9, Module 3, Slot 2a  PASSED.
 GTH data 0 (MTSP ch0)                             
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 10, Module 3, Slot 2a  PASSED.
 GTL data 0 (ADRV0 ch1)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 11, Module 3, Slot 2a  PASSED.
 GTH data 0 (ADRV0 ch1)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 12, Module 3, Slot 2a  PASSED.
 GTL data 0 (ADRV1 ch1)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 13, Module 3, Slot 2a  PASSED.
 GTH data 0 (ADRV1 ch1)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 14, Module 3, Slot 2a  PASSED.
 GTL data 0 (FF1 ch1)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 15, Module 3, Slot 2a  PASSED.
 GTH data 0 (FF1 ch1)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 16, Module 3, Slot 2a  PASSED.
 GTL data 0 (FF2 ch1)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 17, Module 3, Slot 2a  PASSED.
 GTH data 0 (FF2 ch1)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 18, Module 3, Slot 2a  PASSED.
 GTL data 0 (MTSP ch1)                             
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 19, Module 3, Slot 2a  PASSED.
 GTH data 0 (MTSP ch1)                             
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 20, Module 3, Slot 2a  PASSED.
 GTL data 0 (ADRV0 ch2)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 21, Module 3, Slot 2a  PASSED.
 GTH data 0 (ADRV0 ch2)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 22, Module 3, Slot 2a  PASSED.
 GTL data 0 (ADRV1 ch2)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 23, Module 3, Slot 2a  PASSED.
 GTH data 0 (ADRV1 ch2)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 24, Module 3, Slot 2a  PASSED.
 GTL data 0 (FF1 ch2)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 25, Module 3, Slot 2a  PASSED.
 GTH data 0 (FF1 ch2)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 26, Module 3, Slot 2a  PASSED.
 GTL data 0 (FF2 ch2)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 27, Module 3, Slot 2a  PASSED.
 GTH data 0 (FF2 ch2)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 28, Module 3, Slot 2a  PASSED.
 GTL data 0 (MTSP ch2)                             
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 29, Module 3, Slot 2a  PASSED.
 GTH data 0 (MTSP ch2)                             
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 30, Module 3, Slot 2a  PASSED.
 GTL data 0 (ADRV0 ch3)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 31, Module 3, Slot 2a  PASSED.
 GTH data 0 (ADRV0 ch3)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 32, Module 3, Slot 2a  PASSED.
 GTL data 0 (ADRV1 ch3)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 33, Module 3, Slot 2a  PASSED.
 GTH data 0 (ADRV1 ch3)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 34, Module 3, Slot 2a  PASSED.
 GTL data 0 (FF1 ch3)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 35, Module 3, Slot 2a  PASSED.
 GTH data 0 (FF1 ch3)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 36, Module 3, Slot 2a  PASSED.
 GTL data 0 (FF2 ch3)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 37, Module 3, Slot 2a  PASSED.
 GTH data 0 (FF2 ch3)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 38, Module 3, Slot 2a  PASSED.
 GTL data 0 (MTSP ch3)                             
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 39, Module 3, Slot 2a  PASSED.
 GTH data 0 (MTSP ch3)                             
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 40, Module 3, Slot 2a  PASSED.
 GTL data 0 (ADRV0 ch4)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 41, Module 3, Slot 2a  PASSED.
 GTH data 0 (ADRV0 ch4)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 42, Module 3, Slot 2a  PASSED.
 GTL data 0 (ADRV1 ch4)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 43, Module 3, Slot 2a  PASSED.
 GTH data 0 (ADRV1 ch4)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 44, Module 3, Slot 2a  PASSED.
 GTL data 0 (FF1 ch4)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 45, Module 3, Slot 2a  PASSED.
 GTH data 0 (FF1 ch4)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 46, Module 3, Slot 2a  PASSED.
 GTL data 0 (FF2 ch4)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 47, Module 3, Slot 2a  PASSED.
 GTH data 0 (FF2 ch4)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 48, Module 3, Slot 2a  PASSED.
 GTL data 0 (MTSP ch4)                             
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 49, Module 3, Slot 2a  PASSED.
 GTH data 0 (MTSP ch4)                             
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 50, Module 3, Slot 2a  PASSED.
 GTL data 0 (ADRV0 ch5)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 51, Module 3, Slot 2a  PASSED.
 GTH data 0 (ADRV0 ch5)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 52, Module 3, Slot 2a  PASSED.
 GTL data 0 (ADRV1 ch5)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 53, Module 3, Slot 2a  PASSED.
 GTH data 0 (ADRV1 ch5)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 54, Module 3, Slot 2a  PASSED.
 GTL data 0 (FF1 ch5)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 55, Module 3, Slot 2a  PASSED.
 GTH data 0 (FF1 ch5)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 56, Module 3, Slot 2a  PASSED.
 GTL data 0 (FF2 ch5)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 57, Module 3, Slot 2a  PASSED.
 GTH data 0 (FF2 ch5)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 58, Module 3, Slot 2a  PASSED.
 GTL data 0 (MTSP ch5)                             
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 59, Module 3, Slot 2a  PASSED.
 GTH data 0 (MTSP ch5)                             
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 60, Module 3, Slot 2a  PASSED.
 GTL data 0 (ADRV0 ch6)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 61, Module 3, Slot 2a  PASSED.
 GTH data 0 (ADRV0 ch6)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 62, Module 3, Slot 2a  PASSED.
 GTL data 0 (ADRV1 ch6)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 63, Module 3, Slot 2a  PASSED.
 GTH data 0 (ADRV1 ch6)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 64, Module 3, Slot 2a  PASSED.
 GTL data 0 (FF1 ch6)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 65, Module 3, Slot 2a  PASSED.
 GTH data 0 (FF1 ch6)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 66, Module 3, Slot 2a  PASSED.
 GTL data 0 (FF2 ch6)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 67, Module 3, Slot 2a  PASSED.
 GTH data 0 (FF2 ch6)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 68, Module 3, Slot 2a  PASSED.
 GTL data 0 (MTSP ch6)                             
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 69, Module 3, Slot 2a  PASSED.
 GTH data 0 (MTSP ch6)                             
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 70, Module 3, Slot 2a  PASSED.
 GTL data 0 (ADRV0 ch7)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 71, Module 3, Slot 2a  PASSED.
 GTH data 0 (ADRV0 ch7)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 72, Module 3, Slot 2a  PASSED.
 GTL data 0 (ADRV1 ch7)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 73, Module 3, Slot 2a  PASSED.
 GTH data 0 (ADRV1 ch7)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 74, Module 3, Slot 2a  PASSED.
 GTL data 0 (FF1 ch7)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 75, Module 3, Slot 2a  PASSED.
 GTH data 0 (FF1 ch7)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 76, Module 3, Slot 2a  PASSED.
 GTL data 0 (FF2 ch7)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 77, Module 3, Slot 2a  PASSED.
 GTH data 0 (FF2 ch7)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 78, Module 3, Slot 2a  PASSED.
 GTL data 0 (MTSP ch7)                             
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 79, Module 3, Slot 2a  PASSED.
 GTH data 0 (MTSP ch7)                             
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 0, Module 3, Slot 2b  PASSED.
 GTL data 0 (ADRV0 ch0)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 1, Module 3, Slot 2b  PASSED.
 GTH data 0 (ADRV0 ch0)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 2, Module 3, Slot 2b  PASSED.
 GTL data 0 (ADRV1 ch0)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 3, Module 3, Slot 2b  PASSED.
 GTH data 0 (ADRV1 ch0)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 4, Module 3, Slot 2b  PASSED.
 GTL data 0 (FF1 ch0)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 5, Module 3, Slot 2b  PASSED.
 GTH data 0 (FF1 ch0)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 6, Module 3, Slot 2b  PASSED.
 GTL data 0 (FF2 ch0)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 7, Module 3, Slot 2b  PASSED.
 GTH data 0 (FF2 ch0)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 8, Module 3, Slot 2b  PASSED.
 GTL data 0 (MTSP ch0)                             
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 9, Module 3, Slot 2b  PASSED.
 GTH data 0 (MTSP ch0)                             
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 10, Module 3, Slot 2b  PASSED.
 GTL data 0 (ADRV0 ch1)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 11, Module 3, Slot 2b  PASSED.
 GTH data 0 (ADRV0 ch1)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 12, Module 3, Slot 2b  PASSED.
 GTL data 0 (ADRV1 ch1)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 13, Module 3, Slot 2b  PASSED.
 GTH data 0 (ADRV1 ch1)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 14, Module 3, Slot 2b  PASSED.
 GTL data 0 (FF1 ch1)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 15, Module 3, Slot 2b  PASSED.
 GTH data 0 (FF1 ch1)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 16, Module 3, Slot 2b  PASSED.
 GTL data 0 (FF2 ch1)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 17, Module 3, Slot 2b  PASSED.
 GTH data 0 (FF2 ch1)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 18, Module 3, Slot 2b  PASSED.
 GTL data 0 (MTSP ch1)                             
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 19, Module 3, Slot 2b  PASSED.
 GTH data 0 (MTSP ch1)                             
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 20, Module 3, Slot 2b  PASSED.
 GTL data 0 (ADRV0 ch2)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 21, Module 3, Slot 2b  PASSED.
 GTH data 0 (ADRV0 ch2)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 22, Module 3, Slot 2b  PASSED.
 GTL data 0 (ADRV1 ch2)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 23, Module 3, Slot 2b  PASSED.
 GTH data 0 (ADRV1 ch2)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 24, Module 3, Slot 2b  PASSED.
 GTL data 0 (FF1 ch2)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 25, Module 3, Slot 2b  PASSED.
 GTH data 0 (FF1 ch2)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 26, Module 3, Slot 2b  PASSED.
 GTL data 0 (FF2 ch2)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 27, Module 3, Slot 2b  PASSED.
 GTH data 0 (FF2 ch2)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 28, Module 3, Slot 2b  PASSED.
 GTL data 0 (MTSP ch2)                             
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 29, Module 3, Slot 2b  PASSED.
 GTH data 0 (MTSP ch2)                             
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 30, Module 3, Slot 2b  PASSED.
 GTL data 0 (ADRV0 ch3)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 31, Module 3, Slot 2b  PASSED.
 GTH data 0 (ADRV0 ch3)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 32, Module 3, Slot 2b  PASSED.
 GTL data 0 (ADRV1 ch3)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 33, Module 3, Slot 2b  PASSED.
 GTH data 0 (ADRV1 ch3)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 34, Module 3, Slot 2b  PASSED.
 GTL data 0 (FF1 ch3)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 35, Module 3, Slot 2b  PASSED.
 GTH data 0 (FF1 ch3)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 36, Module 3, Slot 2b  PASSED.
 GTL data 0 (FF2 ch3)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 37, Module 3, Slot 2b  PASSED.
 GTH data 0 (FF2 ch3)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 38, Module 3, Slot 2b  PASSED.
 GTL data 0 (MTSP ch3)                             
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 39, Module 3, Slot 2b  PASSED.
 GTH data 0 (MTSP ch3)                             
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 40, Module 3, Slot 2b  PASSED.
 GTL data 0 (ADRV0 ch4)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 41, Module 3, Slot 2b  PASSED.
 GTH data 0 (ADRV0 ch4)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 42, Module 3, Slot 2b  PASSED.
 GTL data 0 (ADRV1 ch4)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 43, Module 3, Slot 2b  PASSED.
 GTH data 0 (ADRV1 ch4)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 44, Module 3, Slot 2b  PASSED.
 GTL data 0 (FF1 ch4)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 45, Module 3, Slot 2b  PASSED.
 GTH data 0 (FF1 ch4)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 46, Module 3, Slot 2b  PASSED.
 GTL data 0 (FF2 ch4)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 47, Module 3, Slot 2b  PASSED.
 GTH data 0 (FF2 ch4)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 48, Module 3, Slot 2b  PASSED.
 GTL data 0 (MTSP ch4)                             
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 49, Module 3, Slot 2b  PASSED.
 GTH data 0 (MTSP ch4)                             
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 50, Module 3, Slot 2b  PASSED.
 GTL data 0 (ADRV0 ch5)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 51, Module 3, Slot 2b  PASSED.
 GTH data 0 (ADRV0 ch5)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 52, Module 3, Slot 2b  PASSED.
 GTL data 0 (ADRV1 ch5)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 53, Module 3, Slot 2b  PASSED.
 GTH data 0 (ADRV1 ch5)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 54, Module 3, Slot 2b  PASSED.
 GTL data 0 (FF1 ch5)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 55, Module 3, Slot 2b  PASSED.
 GTH data 0 (FF1 ch5)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 56, Module 3, Slot 2b  PASSED.
 GTL data 0 (FF2 ch5)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 57, Module 3, Slot 2b  PASSED.
 GTH data 0 (FF2 ch5)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 58, Module 3, Slot 2b  PASSED.
 GTL data 0 (MTSP ch5)                             
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 59, Module 3, Slot 2b  PASSED.
 GTH data 0 (MTSP ch5)                             
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 60, Module 3, Slot 2b  PASSED.
 GTL data 0 (ADRV0 ch6)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 61, Module 3, Slot 2b  PASSED.
 GTH data 0 (ADRV0 ch6)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 62, Module 3, Slot 2b  PASSED.
 GTL data 0 (ADRV1 ch6)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 63, Module 3, Slot 2b  PASSED.
 GTH data 0 (ADRV1 ch6)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 64, Module 3, Slot 2b  PASSED.
 GTL data 0 (FF1 ch6)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 65, Module 3, Slot 2b  PASSED.
 GTH data 0 (FF1 ch6)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 66, Module 3, Slot 2b  PASSED.
 GTL data 0 (FF2 ch6)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 67, Module 3, Slot 2b  PASSED.
 GTH data 0 (FF2 ch6)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 68, Module 3, Slot 2b  PASSED.
 GTL data 0 (MTSP ch6)                             
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 69, Module 3, Slot 2b  PASSED.
 GTH data 0 (MTSP ch6)                             
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 70, Module 3, Slot 2b  PASSED.
 GTL data 0 (ADRV0 ch7)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 71, Module 3, Slot 2b  PASSED.
 GTH data 0 (ADRV0 ch7)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 72, Module 3, Slot 2b  PASSED.
 GTL data 0 (ADRV1 ch7)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 73, Module 3, Slot 2b  PASSED.
 GTH data 0 (ADRV1 ch7)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 74, Module 3, Slot 2b  PASSED.
 GTL data 0 (FF1 ch7)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 75, Module 3, Slot 2b  PASSED.
 GTH data 0 (FF1 ch7)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 76, Module 3, Slot 2b  PASSED.
 GTL data 0 (FF2 ch7)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 77, Module 3, Slot 2b  PASSED.
 GTH data 0 (FF2 ch7)                              
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 78, Module 3, Slot 2b  PASSED.
 GTL data 0 (MTSP ch7)                             
  Result received : 0  Decimal
  Result expected : 0

 Test 3411, Subtest 79, Module 3, Slot 2b  PASSED.
 GTH data 0 (MTSP ch7)                             
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 0, Module 3, Slot 2a  PASSED.
 GTH data 1 (ARCV0 ch0)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 1, Module 3, Slot 2a  PASSED.
 GTL data 1 (ARCV0 ch0)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 2, Module 3, Slot 2a  PASSED.
 GTH data 0 (ARCV0 ch0)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 3, Module 3, Slot 2a  PASSED.
 GTL data 0 (ARCV0 ch0)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 4, Module 3, Slot 2a  PASSED.
 GTH data 1 (ARCV1 ch0)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 5, Module 3, Slot 2a  PASSED.
 GTL data 1 (ARCV1 ch0)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 6, Module 3, Slot 2a  PASSED.
 GTH data 0 (ARCV1 ch0)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 7, Module 3, Slot 2a  PASSED.
 GTL data 0 (ARCV1 ch0)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 8, Module 3, Slot 2a  PASSED.
 GTH data 1 (ARCV0 ch1)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 9, Module 3, Slot 2a  PASSED.
 GTL data 1 (ARCV0 ch1)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 10, Module 3, Slot 2a  PASSED.
 GTH data 0 (ARCV0 ch1)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 11, Module 3, Slot 2a  PASSED.
 GTL data 0 (ARCV0 ch1)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 12, Module 3, Slot 2a  PASSED.
 GTH data 1 (ARCV1 ch1)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 13, Module 3, Slot 2a  PASSED.
 GTL data 1 (ARCV1 ch1)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 14, Module 3, Slot 2a  PASSED.
 GTH data 0 (ARCV1 ch1)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 15, Module 3, Slot 2a  PASSED.
 GTL data 0 (ARCV1 ch1)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 16, Module 3, Slot 2a  PASSED.
 GTH data 1 (ARCV0 ch2)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 17, Module 3, Slot 2a  PASSED.
 GTL data 1 (ARCV0 ch2)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 18, Module 3, Slot 2a  PASSED.
 GTH data 0 (ARCV0 ch2)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 19, Module 3, Slot 2a  PASSED.
 GTL data 0 (ARCV0 ch2)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 20, Module 3, Slot 2a  PASSED.
 GTH data 1 (ARCV1 ch2)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 21, Module 3, Slot 2a  PASSED.
 GTL data 1 (ARCV1 ch2)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 22, Module 3, Slot 2a  PASSED.
 GTH data 0 (ARCV1 ch2)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 23, Module 3, Slot 2a  PASSED.
 GTL data 0 (ARCV1 ch2)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 24, Module 3, Slot 2a  PASSED.
 GTH data 1 (ARCV0 ch3)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 25, Module 3, Slot 2a  PASSED.
 GTL data 1 (ARCV0 ch3)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 26, Module 3, Slot 2a  PASSED.
 GTH data 0 (ARCV0 ch3)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 27, Module 3, Slot 2a  PASSED.
 GTL data 0 (ARCV0 ch3)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 28, Module 3, Slot 2a  PASSED.
 GTH data 1 (ARCV1 ch3)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 29, Module 3, Slot 2a  PASSED.
 GTL data 1 (ARCV1 ch3)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 30, Module 3, Slot 2a  PASSED.
 GTH data 0 (ARCV1 ch3)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 31, Module 3, Slot 2a  PASSED.
 GTL data 0 (ARCV1 ch3)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 32, Module 3, Slot 2a  PASSED.
 GTH data 1 (ARCV0 ch4)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 33, Module 3, Slot 2a  PASSED.
 GTL data 1 (ARCV0 ch4)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 34, Module 3, Slot 2a  PASSED.
 GTH data 0 (ARCV0 ch4)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 35, Module 3, Slot 2a  PASSED.
 GTL data 0 (ARCV0 ch4)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 36, Module 3, Slot 2a  PASSED.
 GTH data 1 (ARCV1 ch4)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 37, Module 3, Slot 2a  PASSED.
 GTL data 1 (ARCV1 ch4)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 38, Module 3, Slot 2a  PASSED.
 GTH data 0 (ARCV1 ch4)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 39, Module 3, Slot 2a  PASSED.
 GTL data 0 (ARCV1 ch4)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 40, Module 3, Slot 2a  PASSED.
 GTH data 1 (ARCV0 ch5)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 41, Module 3, Slot 2a  PASSED.
 GTL data 1 (ARCV0 ch5)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 42, Module 3, Slot 2a  PASSED.
 GTH data 0 (ARCV0 ch5)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 43, Module 3, Slot 2a  PASSED.
 GTL data 0 (ARCV0 ch5)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 44, Module 3, Slot 2a  PASSED.
 GTH data 1 (ARCV1 ch5)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 45, Module 3, Slot 2a  PASSED.
 GTL data 1 (ARCV1 ch5)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 46, Module 3, Slot 2a  PASSED.
 GTH data 0 (ARCV1 ch5)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 47, Module 3, Slot 2a  PASSED.
 GTL data 0 (ARCV1 ch5)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 48, Module 3, Slot 2a  PASSED.
 GTH data 1 (ARCV0 ch6)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 49, Module 3, Slot 2a  PASSED.
 GTL data 1 (ARCV0 ch6)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 50, Module 3, Slot 2a  PASSED.
 GTH data 0 (ARCV0 ch6)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 51, Module 3, Slot 2a  PASSED.
 GTL data 0 (ARCV0 ch6)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 52, Module 3, Slot 2a  PASSED.
 GTH data 1 (ARCV1 ch6)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 53, Module 3, Slot 2a  PASSED.
 GTL data 1 (ARCV1 ch6)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 54, Module 3, Slot 2a  PASSED.
 GTH data 0 (ARCV1 ch6)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 55, Module 3, Slot 2a  PASSED.
 GTL data 0 (ARCV1 ch6)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 56, Module 3, Slot 2a  PASSED.
 GTH data 1 (ARCV0 ch7)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 57, Module 3, Slot 2a  PASSED.
 GTL data 1 (ARCV0 ch7)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 58, Module 3, Slot 2a  PASSED.
 GTH data 0 (ARCV0 ch7)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 59, Module 3, Slot 2a  PASSED.
 GTL data 0 (ARCV0 ch7)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 60, Module 3, Slot 2a  PASSED.
 GTH data 1 (ARCV1 ch7)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 61, Module 3, Slot 2a  PASSED.
 GTL data 1 (ARCV1 ch7)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 62, Module 3, Slot 2a  PASSED.
 GTH data 0 (ARCV1 ch7)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 63, Module 3, Slot 2a  PASSED.
 GTL data 0 (ARCV1 ch7)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 0, Module 3, Slot 2b  PASSED.
 GTH data 1 (ARCV0 ch0)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 1, Module 3, Slot 2b  PASSED.
 GTL data 1 (ARCV0 ch0)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 2, Module 3, Slot 2b  PASSED.
 GTH data 0 (ARCV0 ch0)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 3, Module 3, Slot 2b  PASSED.
 GTL data 0 (ARCV0 ch0)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 4, Module 3, Slot 2b  PASSED.
 GTH data 1 (ARCV1 ch0)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 5, Module 3, Slot 2b  PASSED.
 GTL data 1 (ARCV1 ch0)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 6, Module 3, Slot 2b  PASSED.
 GTH data 0 (ARCV1 ch0)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 7, Module 3, Slot 2b  PASSED.
 GTL data 0 (ARCV1 ch0)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 8, Module 3, Slot 2b  PASSED.
 GTH data 1 (ARCV0 ch1)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 9, Module 3, Slot 2b  PASSED.
 GTL data 1 (ARCV0 ch1)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 10, Module 3, Slot 2b  PASSED.
 GTH data 0 (ARCV0 ch1)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 11, Module 3, Slot 2b  PASSED.
 GTL data 0 (ARCV0 ch1)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 12, Module 3, Slot 2b  PASSED.
 GTH data 1 (ARCV1 ch1)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 13, Module 3, Slot 2b  PASSED.
 GTL data 1 (ARCV1 ch1)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 14, Module 3, Slot 2b  PASSED.
 GTH data 0 (ARCV1 ch1)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 15, Module 3, Slot 2b  PASSED.
 GTL data 0 (ARCV1 ch1)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 16, Module 3, Slot 2b  PASSED.
 GTH data 1 (ARCV0 ch2)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 17, Module 3, Slot 2b  PASSED.
 GTL data 1 (ARCV0 ch2)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 18, Module 3, Slot 2b  PASSED.
 GTH data 0 (ARCV0 ch2)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 19, Module 3, Slot 2b  PASSED.
 GTL data 0 (ARCV0 ch2)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 20, Module 3, Slot 2b  PASSED.
 GTH data 1 (ARCV1 ch2)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 21, Module 3, Slot 2b  PASSED.
 GTL data 1 (ARCV1 ch2)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 22, Module 3, Slot 2b  PASSED.
 GTH data 0 (ARCV1 ch2)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 23, Module 3, Slot 2b  PASSED.
 GTL data 0 (ARCV1 ch2)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 24, Module 3, Slot 2b  PASSED.
 GTH data 1 (ARCV0 ch3)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 25, Module 3, Slot 2b  PASSED.
 GTL data 1 (ARCV0 ch3)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 26, Module 3, Slot 2b  PASSED.
 GTH data 0 (ARCV0 ch3)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 27, Module 3, Slot 2b  PASSED.
 GTL data 0 (ARCV0 ch3)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 28, Module 3, Slot 2b  PASSED.
 GTH data 1 (ARCV1 ch3)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 29, Module 3, Slot 2b  PASSED.
 GTL data 1 (ARCV1 ch3)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 30, Module 3, Slot 2b  PASSED.
 GTH data 0 (ARCV1 ch3)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 31, Module 3, Slot 2b  PASSED.
 GTL data 0 (ARCV1 ch3)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 32, Module 3, Slot 2b  PASSED.
 GTH data 1 (ARCV0 ch4)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 33, Module 3, Slot 2b  PASSED.
 GTL data 1 (ARCV0 ch4)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 34, Module 3, Slot 2b  PASSED.
 GTH data 0 (ARCV0 ch4)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 35, Module 3, Slot 2b  PASSED.
 GTL data 0 (ARCV0 ch4)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 36, Module 3, Slot 2b  PASSED.
 GTH data 1 (ARCV1 ch4)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 37, Module 3, Slot 2b  PASSED.
 GTL data 1 (ARCV1 ch4)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 38, Module 3, Slot 2b  PASSED.
 GTH data 0 (ARCV1 ch4)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 39, Module 3, Slot 2b  PASSED.
 GTL data 0 (ARCV1 ch4)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 40, Module 3, Slot 2b  PASSED.
 GTH data 1 (ARCV0 ch5)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 41, Module 3, Slot 2b  PASSED.
 GTL data 1 (ARCV0 ch5)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 42, Module 3, Slot 2b  PASSED.
 GTH data 0 (ARCV0 ch5)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 43, Module 3, Slot 2b  PASSED.
 GTL data 0 (ARCV0 ch5)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 44, Module 3, Slot 2b  PASSED.
 GTH data 1 (ARCV1 ch5)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 45, Module 3, Slot 2b  PASSED.
 GTL data 1 (ARCV1 ch5)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 46, Module 3, Slot 2b  PASSED.
 GTH data 0 (ARCV1 ch5)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 47, Module 3, Slot 2b  PASSED.
 GTL data 0 (ARCV1 ch5)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 48, Module 3, Slot 2b  PASSED.
 GTH data 1 (ARCV0 ch6)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 49, Module 3, Slot 2b  PASSED.
 GTL data 1 (ARCV0 ch6)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 50, Module 3, Slot 2b  PASSED.
 GTH data 0 (ARCV0 ch6)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 51, Module 3, Slot 2b  PASSED.
 GTL data 0 (ARCV0 ch6)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 52, Module 3, Slot 2b  PASSED.
 GTH data 1 (ARCV1 ch6)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 53, Module 3, Slot 2b  PASSED.
 GTL data 1 (ARCV1 ch6)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 54, Module 3, Slot 2b  PASSED.
 GTH data 0 (ARCV1 ch6)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 55, Module 3, Slot 2b  PASSED.
 GTL data 0 (ARCV1 ch6)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 56, Module 3, Slot 2b  PASSED.
 GTH data 1 (ARCV0 ch7)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 57, Module 3, Slot 2b  PASSED.
 GTL data 1 (ARCV0 ch7)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 58, Module 3, Slot 2b  PASSED.
 GTH data 0 (ARCV0 ch7)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 59, Module 3, Slot 2b  PASSED.
 GTL data 0 (ARCV0 ch7)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 60, Module 3, Slot 2b  PASSED.
 GTH data 1 (ARCV1 ch7)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 61, Module 3, Slot 2b  PASSED.
 GTL data 1 (ARCV1 ch7)                            
  Result received : 1  Decimal
  Result expected : 1

 Test 3412, Subtest 62, Module 3, Slot 2b  PASSED.
 GTH data 0 (ARCV1 ch7)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3412, Subtest 63, Module 3, Slot 2b  PASSED.
 GTL data 0 (ARCV1 ch7)                            
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 0, Module 3, Slot 2a  PASSED.
 GTH rcv_lo_drv_lo (ARCV0 ch0)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 1, Module 3, Slot 2a  PASSED.
 GTL rcv_lo_drv_lo (ARCV0 ch0)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 2, Module 3, Slot 2a  PASSED.
 GTH rcv_lo_drv_mi (ARCV0 ch0)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 3, Module 3, Slot 2a  PASSED.
 GTL rcv_lo_drv_mi (ARCV0 ch0)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 4, Module 3, Slot 2a  PASSED.
 GTH rcv_lo_drv_hi (ARCV0 ch0)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 5, Module 3, Slot 2a  PASSED.
 GTL rcv_lo_drv_hi (ARCV0 ch0)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 6, Module 3, Slot 2a  PASSED.
 GTH rcv_hi_drv_lo (ARCV0 ch0)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 7, Module 3, Slot 2a  PASSED.
 GTL rcv_hi_drv_lo (ARCV0 ch0)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 8, Module 3, Slot 2a  PASSED.
 GTH rcv_hi_drv_mi (ARCV0 ch0)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 9, Module 3, Slot 2a  PASSED.
 GTL rcv_hi_drv_mi (ARCV0 ch0)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 10, Module 3, Slot 2a  PASSED.
 GTH rcv_hi_drv_hi (ARCV0 ch0)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 11, Module 3, Slot 2a  PASSED.
 GTL rcv_hi_drv_hi (ARCV0 ch0)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 12, Module 3, Slot 2a  PASSED.
 GTH rcv_lo_drv_lo (ARCV1 ch0)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 13, Module 3, Slot 2a  PASSED.
 GTL rcv_lo_drv_lo (ARCV1 ch0)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 14, Module 3, Slot 2a  PASSED.
 GTH rcv_lo_drv_mi (ARCV1 ch0)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 15, Module 3, Slot 2a  PASSED.
 GTL rcv_lo_drv_mi (ARCV1 ch0)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 16, Module 3, Slot 2a  PASSED.
 GTH rcv_lo_drv_hi (ARCV1 ch0)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 17, Module 3, Slot 2a  PASSED.
 GTL rcv_lo_drv_hi (ARCV1 ch0)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 18, Module 3, Slot 2a  PASSED.
 GTH rcv_hi_drv_lo (ARCV1 ch0)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 19, Module 3, Slot 2a  PASSED.
 GTL rcv_hi_drv_lo (ARCV1 ch0)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 20, Module 3, Slot 2a  PASSED.
 GTH rcv_hi_drv_mi (ARCV1 ch0)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 21, Module 3, Slot 2a  PASSED.
 GTL rcv_hi_drv_mi (ARCV1 ch0)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 22, Module 3, Slot 2a  PASSED.
 GTH rcv_hi_drv_hi (ARCV1 ch0)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 23, Module 3, Slot 2a  PASSED.
 GTL rcv_hi_drv_hi (ARCV1 ch0)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 24, Module 3, Slot 2a  PASSED.
 GTH rcv_lo_drv_lo (ARCV0 ch1)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 25, Module 3, Slot 2a  PASSED.
 GTL rcv_lo_drv_lo (ARCV0 ch1)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 26, Module 3, Slot 2a  PASSED.
 GTH rcv_lo_drv_mi (ARCV0 ch1)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 27, Module 3, Slot 2a  PASSED.
 GTL rcv_lo_drv_mi (ARCV0 ch1)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 28, Module 3, Slot 2a  PASSED.
 GTH rcv_lo_drv_hi (ARCV0 ch1)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 29, Module 3, Slot 2a  PASSED.
 GTL rcv_lo_drv_hi (ARCV0 ch1)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 30, Module 3, Slot 2a  PASSED.
 GTH rcv_hi_drv_lo (ARCV0 ch1)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 31, Module 3, Slot 2a  PASSED.
 GTL rcv_hi_drv_lo (ARCV0 ch1)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 32, Module 3, Slot 2a  PASSED.
 GTH rcv_hi_drv_mi (ARCV0 ch1)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 33, Module 3, Slot 2a  PASSED.
 GTL rcv_hi_drv_mi (ARCV0 ch1)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 34, Module 3, Slot 2a  PASSED.
 GTH rcv_hi_drv_hi (ARCV0 ch1)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 35, Module 3, Slot 2a  PASSED.
 GTL rcv_hi_drv_hi (ARCV0 ch1)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 36, Module 3, Slot 2a  PASSED.
 GTH rcv_lo_drv_lo (ARCV1 ch1)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 37, Module 3, Slot 2a  PASSED.
 GTL rcv_lo_drv_lo (ARCV1 ch1)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 38, Module 3, Slot 2a  PASSED.
 GTH rcv_lo_drv_mi (ARCV1 ch1)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 39, Module 3, Slot 2a  PASSED.
 GTL rcv_lo_drv_mi (ARCV1 ch1)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 40, Module 3, Slot 2a  PASSED.
 GTH rcv_lo_drv_hi (ARCV1 ch1)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 41, Module 3, Slot 2a  PASSED.
 GTL rcv_lo_drv_hi (ARCV1 ch1)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 42, Module 3, Slot 2a  PASSED.
 GTH rcv_hi_drv_lo (ARCV1 ch1)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 43, Module 3, Slot 2a  PASSED.
 GTL rcv_hi_drv_lo (ARCV1 ch1)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 44, Module 3, Slot 2a  PASSED.
 GTH rcv_hi_drv_mi (ARCV1 ch1)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 45, Module 3, Slot 2a  PASSED.
 GTL rcv_hi_drv_mi (ARCV1 ch1)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 46, Module 3, Slot 2a  PASSED.
 GTH rcv_hi_drv_hi (ARCV1 ch1)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 47, Module 3, Slot 2a  PASSED.
 GTL rcv_hi_drv_hi (ARCV1 ch1)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 48, Module 3, Slot 2a  PASSED.
 GTH rcv_lo_drv_lo (ARCV0 ch2)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 49, Module 3, Slot 2a  PASSED.
 GTL rcv_lo_drv_lo (ARCV0 ch2)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 50, Module 3, Slot 2a  PASSED.
 GTH rcv_lo_drv_mi (ARCV0 ch2)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 51, Module 3, Slot 2a  PASSED.
 GTL rcv_lo_drv_mi (ARCV0 ch2)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 52, Module 3, Slot 2a  PASSED.
 GTH rcv_lo_drv_hi (ARCV0 ch2)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 53, Module 3, Slot 2a  PASSED.
 GTL rcv_lo_drv_hi (ARCV0 ch2)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 54, Module 3, Slot 2a  PASSED.
 GTH rcv_hi_drv_lo (ARCV0 ch2)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 55, Module 3, Slot 2a  PASSED.
 GTL rcv_hi_drv_lo (ARCV0 ch2)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 56, Module 3, Slot 2a  PASSED.
 GTH rcv_hi_drv_mi (ARCV0 ch2)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 57, Module 3, Slot 2a  PASSED.
 GTL rcv_hi_drv_mi (ARCV0 ch2)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 58, Module 3, Slot 2a  PASSED.
 GTH rcv_hi_drv_hi (ARCV0 ch2)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 59, Module 3, Slot 2a  PASSED.
 GTL rcv_hi_drv_hi (ARCV0 ch2)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 60, Module 3, Slot 2a  PASSED.
 GTH rcv_lo_drv_lo (ARCV1 ch2)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 61, Module 3, Slot 2a  PASSED.
 GTL rcv_lo_drv_lo (ARCV1 ch2)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 62, Module 3, Slot 2a  PASSED.
 GTH rcv_lo_drv_mi (ARCV1 ch2)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 63, Module 3, Slot 2a  PASSED.
 GTL rcv_lo_drv_mi (ARCV1 ch2)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 64, Module 3, Slot 2a  PASSED.
 GTH rcv_lo_drv_hi (ARCV1 ch2)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 65, Module 3, Slot 2a  PASSED.
 GTL rcv_lo_drv_hi (ARCV1 ch2)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 66, Module 3, Slot 2a  PASSED.
 GTH rcv_hi_drv_lo (ARCV1 ch2)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 67, Module 3, Slot 2a  PASSED.
 GTL rcv_hi_drv_lo (ARCV1 ch2)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 68, Module 3, Slot 2a  PASSED.
 GTH rcv_hi_drv_mi (ARCV1 ch2)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 69, Module 3, Slot 2a  PASSED.
 GTL rcv_hi_drv_mi (ARCV1 ch2)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 70, Module 3, Slot 2a  PASSED.
 GTH rcv_hi_drv_hi (ARCV1 ch2)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 71, Module 3, Slot 2a  PASSED.
 GTL rcv_hi_drv_hi (ARCV1 ch2)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 72, Module 3, Slot 2a  PASSED.
 GTH rcv_lo_drv_lo (ARCV0 ch3)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 73, Module 3, Slot 2a  PASSED.
 GTL rcv_lo_drv_lo (ARCV0 ch3)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 74, Module 3, Slot 2a  PASSED.
 GTH rcv_lo_drv_mi (ARCV0 ch3)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 75, Module 3, Slot 2a  PASSED.
 GTL rcv_lo_drv_mi (ARCV0 ch3)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 76, Module 3, Slot 2a  PASSED.
 GTH rcv_lo_drv_hi (ARCV0 ch3)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 77, Module 3, Slot 2a  PASSED.
 GTL rcv_lo_drv_hi (ARCV0 ch3)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 78, Module 3, Slot 2a  PASSED.
 GTH rcv_hi_drv_lo (ARCV0 ch3)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 79, Module 3, Slot 2a  PASSED.
 GTL rcv_hi_drv_lo (ARCV0 ch3)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 80, Module 3, Slot 2a  PASSED.
 GTH rcv_hi_drv_mi (ARCV0 ch3)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 81, Module 3, Slot 2a  PASSED.
 GTL rcv_hi_drv_mi (ARCV0 ch3)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 82, Module 3, Slot 2a  PASSED.
 GTH rcv_hi_drv_hi (ARCV0 ch3)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 83, Module 3, Slot 2a  PASSED.
 GTL rcv_hi_drv_hi (ARCV0 ch3)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 84, Module 3, Slot 2a  PASSED.
 GTH rcv_lo_drv_lo (ARCV1 ch3)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 85, Module 3, Slot 2a  PASSED.
 GTL rcv_lo_drv_lo (ARCV1 ch3)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 86, Module 3, Slot 2a  PASSED.
 GTH rcv_lo_drv_mi (ARCV1 ch3)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 87, Module 3, Slot 2a  PASSED.
 GTL rcv_lo_drv_mi (ARCV1 ch3)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 88, Module 3, Slot 2a  PASSED.
 GTH rcv_lo_drv_hi (ARCV1 ch3)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 89, Module 3, Slot 2a  PASSED.
 GTL rcv_lo_drv_hi (ARCV1 ch3)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 90, Module 3, Slot 2a  PASSED.
 GTH rcv_hi_drv_lo (ARCV1 ch3)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 91, Module 3, Slot 2a  PASSED.
 GTL rcv_hi_drv_lo (ARCV1 ch3)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 92, Module 3, Slot 2a  PASSED.
 GTH rcv_hi_drv_mi (ARCV1 ch3)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 93, Module 3, Slot 2a  PASSED.
 GTL rcv_hi_drv_mi (ARCV1 ch3)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 94, Module 3, Slot 2a  PASSED.
 GTH rcv_hi_drv_hi (ARCV1 ch3)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 95, Module 3, Slot 2a  PASSED.
 GTL rcv_hi_drv_hi (ARCV1 ch3)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 96, Module 3, Slot 2a  PASSED.
 GTH rcv_lo_drv_lo (ARCV0 ch4)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 97, Module 3, Slot 2a  PASSED.
 GTL rcv_lo_drv_lo (ARCV0 ch4)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 98, Module 3, Slot 2a  PASSED.
 GTH rcv_lo_drv_mi (ARCV0 ch4)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 99, Module 3, Slot 2a  PASSED.
 GTL rcv_lo_drv_mi (ARCV0 ch4)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 100, Module 3, Slot 2a  PASSED.
 GTH rcv_lo_drv_hi (ARCV0 ch4)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 101, Module 3, Slot 2a  PASSED.
 GTL rcv_lo_drv_hi (ARCV0 ch4)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 102, Module 3, Slot 2a  PASSED.
 GTH rcv_hi_drv_lo (ARCV0 ch4)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 103, Module 3, Slot 2a  PASSED.
 GTL rcv_hi_drv_lo (ARCV0 ch4)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 104, Module 3, Slot 2a  PASSED.
 GTH rcv_hi_drv_mi (ARCV0 ch4)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 105, Module 3, Slot 2a  PASSED.
 GTL rcv_hi_drv_mi (ARCV0 ch4)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 106, Module 3, Slot 2a  PASSED.
 GTH rcv_hi_drv_hi (ARCV0 ch4)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 107, Module 3, Slot 2a  PASSED.
 GTL rcv_hi_drv_hi (ARCV0 ch4)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 108, Module 3, Slot 2a  PASSED.
 GTH rcv_lo_drv_lo (ARCV1 ch4)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 109, Module 3, Slot 2a  PASSED.
 GTL rcv_lo_drv_lo (ARCV1 ch4)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 110, Module 3, Slot 2a  PASSED.
 GTH rcv_lo_drv_mi (ARCV1 ch4)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 111, Module 3, Slot 2a  PASSED.
 GTL rcv_lo_drv_mi (ARCV1 ch4)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 112, Module 3, Slot 2a  PASSED.
 GTH rcv_lo_drv_hi (ARCV1 ch4)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 113, Module 3, Slot 2a  PASSED.
 GTL rcv_lo_drv_hi (ARCV1 ch4)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 114, Module 3, Slot 2a  PASSED.
 GTH rcv_hi_drv_lo (ARCV1 ch4)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 115, Module 3, Slot 2a  PASSED.
 GTL rcv_hi_drv_lo (ARCV1 ch4)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 116, Module 3, Slot 2a  PASSED.
 GTH rcv_hi_drv_mi (ARCV1 ch4)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 117, Module 3, Slot 2a  PASSED.
 GTL rcv_hi_drv_mi (ARCV1 ch4)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 118, Module 3, Slot 2a  PASSED.
 GTH rcv_hi_drv_hi (ARCV1 ch4)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 119, Module 3, Slot 2a  PASSED.
 GTL rcv_hi_drv_hi (ARCV1 ch4)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 120, Module 3, Slot 2a  PASSED.
 GTH rcv_lo_drv_lo (ARCV0 ch5)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 121, Module 3, Slot 2a  PASSED.
 GTL rcv_lo_drv_lo (ARCV0 ch5)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 122, Module 3, Slot 2a  PASSED.
 GTH rcv_lo_drv_mi (ARCV0 ch5)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 123, Module 3, Slot 2a  PASSED.
 GTL rcv_lo_drv_mi (ARCV0 ch5)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 124, Module 3, Slot 2a  PASSED.
 GTH rcv_lo_drv_hi (ARCV0 ch5)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 125, Module 3, Slot 2a  PASSED.
 GTL rcv_lo_drv_hi (ARCV0 ch5)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 126, Module 3, Slot 2a  PASSED.
 GTH rcv_hi_drv_lo (ARCV0 ch5)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 127, Module 3, Slot 2a  PASSED.
 GTL rcv_hi_drv_lo (ARCV0 ch5)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 128, Module 3, Slot 2a  PASSED.
 GTH rcv_hi_drv_mi (ARCV0 ch5)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 129, Module 3, Slot 2a  PASSED.
 GTL rcv_hi_drv_mi (ARCV0 ch5)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 130, Module 3, Slot 2a  PASSED.
 GTH rcv_hi_drv_hi (ARCV0 ch5)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 131, Module 3, Slot 2a  PASSED.
 GTL rcv_hi_drv_hi (ARCV0 ch5)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 132, Module 3, Slot 2a  PASSED.
 GTH rcv_lo_drv_lo (ARCV1 ch5)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 133, Module 3, Slot 2a  PASSED.
 GTL rcv_lo_drv_lo (ARCV1 ch5)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 134, Module 3, Slot 2a  PASSED.
 GTH rcv_lo_drv_mi (ARCV1 ch5)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 135, Module 3, Slot 2a  PASSED.
 GTL rcv_lo_drv_mi (ARCV1 ch5)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 136, Module 3, Slot 2a  PASSED.
 GTH rcv_lo_drv_hi (ARCV1 ch5)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 137, Module 3, Slot 2a  PASSED.
 GTL rcv_lo_drv_hi (ARCV1 ch5)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 138, Module 3, Slot 2a  PASSED.
 GTH rcv_hi_drv_lo (ARCV1 ch5)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 139, Module 3, Slot 2a  PASSED.
 GTL rcv_hi_drv_lo (ARCV1 ch5)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 140, Module 3, Slot 2a  PASSED.
 GTH rcv_hi_drv_mi (ARCV1 ch5)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 141, Module 3, Slot 2a  PASSED.
 GTL rcv_hi_drv_mi (ARCV1 ch5)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 142, Module 3, Slot 2a  PASSED.
 GTH rcv_hi_drv_hi (ARCV1 ch5)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 143, Module 3, Slot 2a  PASSED.
 GTL rcv_hi_drv_hi (ARCV1 ch5)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 144, Module 3, Slot 2a  PASSED.
 GTH rcv_lo_drv_lo (ARCV0 ch6)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 145, Module 3, Slot 2a  PASSED.
 GTL rcv_lo_drv_lo (ARCV0 ch6)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 146, Module 3, Slot 2a  PASSED.
 GTH rcv_lo_drv_mi (ARCV0 ch6)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 147, Module 3, Slot 2a  PASSED.
 GTL rcv_lo_drv_mi (ARCV0 ch6)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 148, Module 3, Slot 2a  PASSED.
 GTH rcv_lo_drv_hi (ARCV0 ch6)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 149, Module 3, Slot 2a  PASSED.
 GTL rcv_lo_drv_hi (ARCV0 ch6)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 150, Module 3, Slot 2a  PASSED.
 GTH rcv_hi_drv_lo (ARCV0 ch6)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 151, Module 3, Slot 2a  PASSED.
 GTL rcv_hi_drv_lo (ARCV0 ch6)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 152, Module 3, Slot 2a  PASSED.
 GTH rcv_hi_drv_mi (ARCV0 ch6)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 153, Module 3, Slot 2a  PASSED.
 GTL rcv_hi_drv_mi (ARCV0 ch6)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 154, Module 3, Slot 2a  PASSED.
 GTH rcv_hi_drv_hi (ARCV0 ch6)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 155, Module 3, Slot 2a  PASSED.
 GTL rcv_hi_drv_hi (ARCV0 ch6)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 156, Module 3, Slot 2a  PASSED.
 GTH rcv_lo_drv_lo (ARCV1 ch6)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 157, Module 3, Slot 2a  PASSED.
 GTL rcv_lo_drv_lo (ARCV1 ch6)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 158, Module 3, Slot 2a  PASSED.
 GTH rcv_lo_drv_mi (ARCV1 ch6)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 159, Module 3, Slot 2a  PASSED.
 GTL rcv_lo_drv_mi (ARCV1 ch6)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 160, Module 3, Slot 2a  PASSED.
 GTH rcv_lo_drv_hi (ARCV1 ch6)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 161, Module 3, Slot 2a  PASSED.
 GTL rcv_lo_drv_hi (ARCV1 ch6)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 162, Module 3, Slot 2a  PASSED.
 GTH rcv_hi_drv_lo (ARCV1 ch6)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 163, Module 3, Slot 2a  PASSED.
 GTL rcv_hi_drv_lo (ARCV1 ch6)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 164, Module 3, Slot 2a  PASSED.
 GTH rcv_hi_drv_mi (ARCV1 ch6)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 165, Module 3, Slot 2a  PASSED.
 GTL rcv_hi_drv_mi (ARCV1 ch6)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 166, Module 3, Slot 2a  PASSED.
 GTH rcv_hi_drv_hi (ARCV1 ch6)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 167, Module 3, Slot 2a  PASSED.
 GTL rcv_hi_drv_hi (ARCV1 ch6)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 168, Module 3, Slot 2a  PASSED.
 GTH rcv_lo_drv_lo (ARCV0 ch7)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 169, Module 3, Slot 2a  PASSED.
 GTL rcv_lo_drv_lo (ARCV0 ch7)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 170, Module 3, Slot 2a  PASSED.
 GTH rcv_lo_drv_mi (ARCV0 ch7)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 171, Module 3, Slot 2a  PASSED.
 GTL rcv_lo_drv_mi (ARCV0 ch7)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 172, Module 3, Slot 2a  PASSED.
 GTH rcv_lo_drv_hi (ARCV0 ch7)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 173, Module 3, Slot 2a  PASSED.
 GTL rcv_lo_drv_hi (ARCV0 ch7)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 174, Module 3, Slot 2a  PASSED.
 GTH rcv_hi_drv_lo (ARCV0 ch7)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 175, Module 3, Slot 2a  PASSED.
 GTL rcv_hi_drv_lo (ARCV0 ch7)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 176, Module 3, Slot 2a  PASSED.
 GTH rcv_hi_drv_mi (ARCV0 ch7)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 177, Module 3, Slot 2a  PASSED.
 GTL rcv_hi_drv_mi (ARCV0 ch7)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 178, Module 3, Slot 2a  PASSED.
 GTH rcv_hi_drv_hi (ARCV0 ch7)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 179, Module 3, Slot 2a  PASSED.
 GTL rcv_hi_drv_hi (ARCV0 ch7)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 180, Module 3, Slot 2a  PASSED.
 GTH rcv_lo_drv_lo (ARCV1 ch7)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 181, Module 3, Slot 2a  PASSED.
 GTL rcv_lo_drv_lo (ARCV1 ch7)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 182, Module 3, Slot 2a  PASSED.
 GTH rcv_lo_drv_mi (ARCV1 ch7)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 183, Module 3, Slot 2a  PASSED.
 GTL rcv_lo_drv_mi (ARCV1 ch7)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 184, Module 3, Slot 2a  PASSED.
 GTH rcv_lo_drv_hi (ARCV1 ch7)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 185, Module 3, Slot 2a  PASSED.
 GTL rcv_lo_drv_hi (ARCV1 ch7)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 186, Module 3, Slot 2a  PASSED.
 GTH rcv_hi_drv_lo (ARCV1 ch7)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 187, Module 3, Slot 2a  PASSED.
 GTL rcv_hi_drv_lo (ARCV1 ch7)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 188, Module 3, Slot 2a  PASSED.
 GTH rcv_hi_drv_mi (ARCV1 ch7)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 189, Module 3, Slot 2a  PASSED.
 GTL rcv_hi_drv_mi (ARCV1 ch7)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 190, Module 3, Slot 2a  PASSED.
 GTH rcv_hi_drv_hi (ARCV1 ch7)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 191, Module 3, Slot 2a  PASSED.
 GTL rcv_hi_drv_hi (ARCV1 ch7)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 0, Module 3, Slot 2b  PASSED.
 GTH rcv_lo_drv_lo (ARCV0 ch0)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 1, Module 3, Slot 2b  PASSED.
 GTL rcv_lo_drv_lo (ARCV0 ch0)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 2, Module 3, Slot 2b  PASSED.
 GTH rcv_lo_drv_mi (ARCV0 ch0)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 3, Module 3, Slot 2b  PASSED.
 GTL rcv_lo_drv_mi (ARCV0 ch0)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 4, Module 3, Slot 2b  PASSED.
 GTH rcv_lo_drv_hi (ARCV0 ch0)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 5, Module 3, Slot 2b  PASSED.
 GTL rcv_lo_drv_hi (ARCV0 ch0)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 6, Module 3, Slot 2b  PASSED.
 GTH rcv_hi_drv_lo (ARCV0 ch0)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 7, Module 3, Slot 2b  PASSED.
 GTL rcv_hi_drv_lo (ARCV0 ch0)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 8, Module 3, Slot 2b  PASSED.
 GTH rcv_hi_drv_mi (ARCV0 ch0)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 9, Module 3, Slot 2b  PASSED.
 GTL rcv_hi_drv_mi (ARCV0 ch0)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 10, Module 3, Slot 2b  PASSED.
 GTH rcv_hi_drv_hi (ARCV0 ch0)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 11, Module 3, Slot 2b  PASSED.
 GTL rcv_hi_drv_hi (ARCV0 ch0)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 12, Module 3, Slot 2b  PASSED.
 GTH rcv_lo_drv_lo (ARCV1 ch0)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 13, Module 3, Slot 2b  PASSED.
 GTL rcv_lo_drv_lo (ARCV1 ch0)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 14, Module 3, Slot 2b  PASSED.
 GTH rcv_lo_drv_mi (ARCV1 ch0)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 15, Module 3, Slot 2b  PASSED.
 GTL rcv_lo_drv_mi (ARCV1 ch0)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 16, Module 3, Slot 2b  PASSED.
 GTH rcv_lo_drv_hi (ARCV1 ch0)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 17, Module 3, Slot 2b  PASSED.
 GTL rcv_lo_drv_hi (ARCV1 ch0)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 18, Module 3, Slot 2b  PASSED.
 GTH rcv_hi_drv_lo (ARCV1 ch0)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 19, Module 3, Slot 2b  PASSED.
 GTL rcv_hi_drv_lo (ARCV1 ch0)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 20, Module 3, Slot 2b  PASSED.
 GTH rcv_hi_drv_mi (ARCV1 ch0)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 21, Module 3, Slot 2b  PASSED.
 GTL rcv_hi_drv_mi (ARCV1 ch0)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 22, Module 3, Slot 2b  PASSED.
 GTH rcv_hi_drv_hi (ARCV1 ch0)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 23, Module 3, Slot 2b  PASSED.
 GTL rcv_hi_drv_hi (ARCV1 ch0)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 24, Module 3, Slot 2b  PASSED.
 GTH rcv_lo_drv_lo (ARCV0 ch1)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 25, Module 3, Slot 2b  PASSED.
 GTL rcv_lo_drv_lo (ARCV0 ch1)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 26, Module 3, Slot 2b  PASSED.
 GTH rcv_lo_drv_mi (ARCV0 ch1)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 27, Module 3, Slot 2b  PASSED.
 GTL rcv_lo_drv_mi (ARCV0 ch1)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 28, Module 3, Slot 2b  PASSED.
 GTH rcv_lo_drv_hi (ARCV0 ch1)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 29, Module 3, Slot 2b  PASSED.
 GTL rcv_lo_drv_hi (ARCV0 ch1)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 30, Module 3, Slot 2b  PASSED.
 GTH rcv_hi_drv_lo (ARCV0 ch1)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 31, Module 3, Slot 2b  PASSED.
 GTL rcv_hi_drv_lo (ARCV0 ch1)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 32, Module 3, Slot 2b  PASSED.
 GTH rcv_hi_drv_mi (ARCV0 ch1)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 33, Module 3, Slot 2b  PASSED.
 GTL rcv_hi_drv_mi (ARCV0 ch1)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 34, Module 3, Slot 2b  PASSED.
 GTH rcv_hi_drv_hi (ARCV0 ch1)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 35, Module 3, Slot 2b  PASSED.
 GTL rcv_hi_drv_hi (ARCV0 ch1)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 36, Module 3, Slot 2b  PASSED.
 GTH rcv_lo_drv_lo (ARCV1 ch1)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 37, Module 3, Slot 2b  PASSED.
 GTL rcv_lo_drv_lo (ARCV1 ch1)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 38, Module 3, Slot 2b  PASSED.
 GTH rcv_lo_drv_mi (ARCV1 ch1)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 39, Module 3, Slot 2b  PASSED.
 GTL rcv_lo_drv_mi (ARCV1 ch1)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 40, Module 3, Slot 2b  PASSED.
 GTH rcv_lo_drv_hi (ARCV1 ch1)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 41, Module 3, Slot 2b  PASSED.
 GTL rcv_lo_drv_hi (ARCV1 ch1)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 42, Module 3, Slot 2b  PASSED.
 GTH rcv_hi_drv_lo (ARCV1 ch1)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 43, Module 3, Slot 2b  PASSED.
 GTL rcv_hi_drv_lo (ARCV1 ch1)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 44, Module 3, Slot 2b  PASSED.
 GTH rcv_hi_drv_mi (ARCV1 ch1)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 45, Module 3, Slot 2b  PASSED.
 GTL rcv_hi_drv_mi (ARCV1 ch1)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 46, Module 3, Slot 2b  PASSED.
 GTH rcv_hi_drv_hi (ARCV1 ch1)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 47, Module 3, Slot 2b  PASSED.
 GTL rcv_hi_drv_hi (ARCV1 ch1)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 48, Module 3, Slot 2b  PASSED.
 GTH rcv_lo_drv_lo (ARCV0 ch2)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 49, Module 3, Slot 2b  PASSED.
 GTL rcv_lo_drv_lo (ARCV0 ch2)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 50, Module 3, Slot 2b  PASSED.
 GTH rcv_lo_drv_mi (ARCV0 ch2)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 51, Module 3, Slot 2b  PASSED.
 GTL rcv_lo_drv_mi (ARCV0 ch2)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 52, Module 3, Slot 2b  PASSED.
 GTH rcv_lo_drv_hi (ARCV0 ch2)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 53, Module 3, Slot 2b  PASSED.
 GTL rcv_lo_drv_hi (ARCV0 ch2)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 54, Module 3, Slot 2b  PASSED.
 GTH rcv_hi_drv_lo (ARCV0 ch2)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 55, Module 3, Slot 2b  PASSED.
 GTL rcv_hi_drv_lo (ARCV0 ch2)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 56, Module 3, Slot 2b  PASSED.
 GTH rcv_hi_drv_mi (ARCV0 ch2)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 57, Module 3, Slot 2b  PASSED.
 GTL rcv_hi_drv_mi (ARCV0 ch2)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 58, Module 3, Slot 2b  PASSED.
 GTH rcv_hi_drv_hi (ARCV0 ch2)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 59, Module 3, Slot 2b  PASSED.
 GTL rcv_hi_drv_hi (ARCV0 ch2)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 60, Module 3, Slot 2b  PASSED.
 GTH rcv_lo_drv_lo (ARCV1 ch2)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 61, Module 3, Slot 2b  PASSED.
 GTL rcv_lo_drv_lo (ARCV1 ch2)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 62, Module 3, Slot 2b  PASSED.
 GTH rcv_lo_drv_mi (ARCV1 ch2)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 63, Module 3, Slot 2b  PASSED.
 GTL rcv_lo_drv_mi (ARCV1 ch2)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 64, Module 3, Slot 2b  PASSED.
 GTH rcv_lo_drv_hi (ARCV1 ch2)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 65, Module 3, Slot 2b  PASSED.
 GTL rcv_lo_drv_hi (ARCV1 ch2)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 66, Module 3, Slot 2b  PASSED.
 GTH rcv_hi_drv_lo (ARCV1 ch2)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 67, Module 3, Slot 2b  PASSED.
 GTL rcv_hi_drv_lo (ARCV1 ch2)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 68, Module 3, Slot 2b  PASSED.
 GTH rcv_hi_drv_mi (ARCV1 ch2)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 69, Module 3, Slot 2b  PASSED.
 GTL rcv_hi_drv_mi (ARCV1 ch2)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 70, Module 3, Slot 2b  PASSED.
 GTH rcv_hi_drv_hi (ARCV1 ch2)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 71, Module 3, Slot 2b  PASSED.
 GTL rcv_hi_drv_hi (ARCV1 ch2)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 72, Module 3, Slot 2b  PASSED.
 GTH rcv_lo_drv_lo (ARCV0 ch3)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 73, Module 3, Slot 2b  PASSED.
 GTL rcv_lo_drv_lo (ARCV0 ch3)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 74, Module 3, Slot 2b  PASSED.
 GTH rcv_lo_drv_mi (ARCV0 ch3)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 75, Module 3, Slot 2b  PASSED.
 GTL rcv_lo_drv_mi (ARCV0 ch3)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 76, Module 3, Slot 2b  PASSED.
 GTH rcv_lo_drv_hi (ARCV0 ch3)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 77, Module 3, Slot 2b  PASSED.
 GTL rcv_lo_drv_hi (ARCV0 ch3)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 78, Module 3, Slot 2b  PASSED.
 GTH rcv_hi_drv_lo (ARCV0 ch3)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 79, Module 3, Slot 2b  PASSED.
 GTL rcv_hi_drv_lo (ARCV0 ch3)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 80, Module 3, Slot 2b  PASSED.
 GTH rcv_hi_drv_mi (ARCV0 ch3)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 81, Module 3, Slot 2b  PASSED.
 GTL rcv_hi_drv_mi (ARCV0 ch3)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 82, Module 3, Slot 2b  PASSED.
 GTH rcv_hi_drv_hi (ARCV0 ch3)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 83, Module 3, Slot 2b  PASSED.
 GTL rcv_hi_drv_hi (ARCV0 ch3)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 84, Module 3, Slot 2b  PASSED.
 GTH rcv_lo_drv_lo (ARCV1 ch3)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 85, Module 3, Slot 2b  PASSED.
 GTL rcv_lo_drv_lo (ARCV1 ch3)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 86, Module 3, Slot 2b  PASSED.
 GTH rcv_lo_drv_mi (ARCV1 ch3)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 87, Module 3, Slot 2b  PASSED.
 GTL rcv_lo_drv_mi (ARCV1 ch3)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 88, Module 3, Slot 2b  PASSED.
 GTH rcv_lo_drv_hi (ARCV1 ch3)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 89, Module 3, Slot 2b  PASSED.
 GTL rcv_lo_drv_hi (ARCV1 ch3)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 90, Module 3, Slot 2b  PASSED.
 GTH rcv_hi_drv_lo (ARCV1 ch3)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 91, Module 3, Slot 2b  PASSED.
 GTL rcv_hi_drv_lo (ARCV1 ch3)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 92, Module 3, Slot 2b  PASSED.
 GTH rcv_hi_drv_mi (ARCV1 ch3)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 93, Module 3, Slot 2b  PASSED.
 GTL rcv_hi_drv_mi (ARCV1 ch3)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 94, Module 3, Slot 2b  PASSED.
 GTH rcv_hi_drv_hi (ARCV1 ch3)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 95, Module 3, Slot 2b  PASSED.
 GTL rcv_hi_drv_hi (ARCV1 ch3)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 96, Module 3, Slot 2b  PASSED.
 GTH rcv_lo_drv_lo (ARCV0 ch4)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 97, Module 3, Slot 2b  PASSED.
 GTL rcv_lo_drv_lo (ARCV0 ch4)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 98, Module 3, Slot 2b  PASSED.
 GTH rcv_lo_drv_mi (ARCV0 ch4)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 99, Module 3, Slot 2b  PASSED.
 GTL rcv_lo_drv_mi (ARCV0 ch4)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 100, Module 3, Slot 2b  PASSED.
 GTH rcv_lo_drv_hi (ARCV0 ch4)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 101, Module 3, Slot 2b  PASSED.
 GTL rcv_lo_drv_hi (ARCV0 ch4)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 102, Module 3, Slot 2b  PASSED.
 GTH rcv_hi_drv_lo (ARCV0 ch4)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 103, Module 3, Slot 2b  PASSED.
 GTL rcv_hi_drv_lo (ARCV0 ch4)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 104, Module 3, Slot 2b  PASSED.
 GTH rcv_hi_drv_mi (ARCV0 ch4)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 105, Module 3, Slot 2b  PASSED.
 GTL rcv_hi_drv_mi (ARCV0 ch4)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 106, Module 3, Slot 2b  PASSED.
 GTH rcv_hi_drv_hi (ARCV0 ch4)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 107, Module 3, Slot 2b  PASSED.
 GTL rcv_hi_drv_hi (ARCV0 ch4)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 108, Module 3, Slot 2b  PASSED.
 GTH rcv_lo_drv_lo (ARCV1 ch4)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 109, Module 3, Slot 2b  PASSED.
 GTL rcv_lo_drv_lo (ARCV1 ch4)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 110, Module 3, Slot 2b  PASSED.
 GTH rcv_lo_drv_mi (ARCV1 ch4)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 111, Module 3, Slot 2b  PASSED.
 GTL rcv_lo_drv_mi (ARCV1 ch4)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 112, Module 3, Slot 2b  PASSED.
 GTH rcv_lo_drv_hi (ARCV1 ch4)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 113, Module 3, Slot 2b  PASSED.
 GTL rcv_lo_drv_hi (ARCV1 ch4)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 114, Module 3, Slot 2b  PASSED.
 GTH rcv_hi_drv_lo (ARCV1 ch4)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 115, Module 3, Slot 2b  PASSED.
 GTL rcv_hi_drv_lo (ARCV1 ch4)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 116, Module 3, Slot 2b  PASSED.
 GTH rcv_hi_drv_mi (ARCV1 ch4)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 117, Module 3, Slot 2b  PASSED.
 GTL rcv_hi_drv_mi (ARCV1 ch4)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 118, Module 3, Slot 2b  PASSED.
 GTH rcv_hi_drv_hi (ARCV1 ch4)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 119, Module 3, Slot 2b  PASSED.
 GTL rcv_hi_drv_hi (ARCV1 ch4)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 120, Module 3, Slot 2b  PASSED.
 GTH rcv_lo_drv_lo (ARCV0 ch5)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 121, Module 3, Slot 2b  PASSED.
 GTL rcv_lo_drv_lo (ARCV0 ch5)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 122, Module 3, Slot 2b  PASSED.
 GTH rcv_lo_drv_mi (ARCV0 ch5)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 123, Module 3, Slot 2b  PASSED.
 GTL rcv_lo_drv_mi (ARCV0 ch5)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 124, Module 3, Slot 2b  PASSED.
 GTH rcv_lo_drv_hi (ARCV0 ch5)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 125, Module 3, Slot 2b  PASSED.
 GTL rcv_lo_drv_hi (ARCV0 ch5)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 126, Module 3, Slot 2b  PASSED.
 GTH rcv_hi_drv_lo (ARCV0 ch5)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 127, Module 3, Slot 2b  PASSED.
 GTL rcv_hi_drv_lo (ARCV0 ch5)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 128, Module 3, Slot 2b  PASSED.
 GTH rcv_hi_drv_mi (ARCV0 ch5)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 129, Module 3, Slot 2b  PASSED.
 GTL rcv_hi_drv_mi (ARCV0 ch5)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 130, Module 3, Slot 2b  PASSED.
 GTH rcv_hi_drv_hi (ARCV0 ch5)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 131, Module 3, Slot 2b  PASSED.
 GTL rcv_hi_drv_hi (ARCV0 ch5)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 132, Module 3, Slot 2b  PASSED.
 GTH rcv_lo_drv_lo (ARCV1 ch5)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 133, Module 3, Slot 2b  PASSED.
 GTL rcv_lo_drv_lo (ARCV1 ch5)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 134, Module 3, Slot 2b  PASSED.
 GTH rcv_lo_drv_mi (ARCV1 ch5)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 135, Module 3, Slot 2b  PASSED.
 GTL rcv_lo_drv_mi (ARCV1 ch5)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 136, Module 3, Slot 2b  PASSED.
 GTH rcv_lo_drv_hi (ARCV1 ch5)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 137, Module 3, Slot 2b  PASSED.
 GTL rcv_lo_drv_hi (ARCV1 ch5)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 138, Module 3, Slot 2b  PASSED.
 GTH rcv_hi_drv_lo (ARCV1 ch5)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 139, Module 3, Slot 2b  PASSED.
 GTL rcv_hi_drv_lo (ARCV1 ch5)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 140, Module 3, Slot 2b  PASSED.
 GTH rcv_hi_drv_mi (ARCV1 ch5)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 141, Module 3, Slot 2b  PASSED.
 GTL rcv_hi_drv_mi (ARCV1 ch5)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 142, Module 3, Slot 2b  PASSED.
 GTH rcv_hi_drv_hi (ARCV1 ch5)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 143, Module 3, Slot 2b  PASSED.
 GTL rcv_hi_drv_hi (ARCV1 ch5)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 144, Module 3, Slot 2b  PASSED.
 GTH rcv_lo_drv_lo (ARCV0 ch6)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 145, Module 3, Slot 2b  PASSED.
 GTL rcv_lo_drv_lo (ARCV0 ch6)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 146, Module 3, Slot 2b  PASSED.
 GTH rcv_lo_drv_mi (ARCV0 ch6)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 147, Module 3, Slot 2b  PASSED.
 GTL rcv_lo_drv_mi (ARCV0 ch6)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 148, Module 3, Slot 2b  PASSED.
 GTH rcv_lo_drv_hi (ARCV0 ch6)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 149, Module 3, Slot 2b  PASSED.
 GTL rcv_lo_drv_hi (ARCV0 ch6)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 150, Module 3, Slot 2b  PASSED.
 GTH rcv_hi_drv_lo (ARCV0 ch6)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 151, Module 3, Slot 2b  PASSED.
 GTL rcv_hi_drv_lo (ARCV0 ch6)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 152, Module 3, Slot 2b  PASSED.
 GTH rcv_hi_drv_mi (ARCV0 ch6)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 153, Module 3, Slot 2b  PASSED.
 GTL rcv_hi_drv_mi (ARCV0 ch6)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 154, Module 3, Slot 2b  PASSED.
 GTH rcv_hi_drv_hi (ARCV0 ch6)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 155, Module 3, Slot 2b  PASSED.
 GTL rcv_hi_drv_hi (ARCV0 ch6)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 156, Module 3, Slot 2b  PASSED.
 GTH rcv_lo_drv_lo (ARCV1 ch6)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 157, Module 3, Slot 2b  PASSED.
 GTL rcv_lo_drv_lo (ARCV1 ch6)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 158, Module 3, Slot 2b  PASSED.
 GTH rcv_lo_drv_mi (ARCV1 ch6)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 159, Module 3, Slot 2b  PASSED.
 GTL rcv_lo_drv_mi (ARCV1 ch6)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 160, Module 3, Slot 2b  PASSED.
 GTH rcv_lo_drv_hi (ARCV1 ch6)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 161, Module 3, Slot 2b  PASSED.
 GTL rcv_lo_drv_hi (ARCV1 ch6)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 162, Module 3, Slot 2b  PASSED.
 GTH rcv_hi_drv_lo (ARCV1 ch6)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 163, Module 3, Slot 2b  PASSED.
 GTL rcv_hi_drv_lo (ARCV1 ch6)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 164, Module 3, Slot 2b  PASSED.
 GTH rcv_hi_drv_mi (ARCV1 ch6)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 165, Module 3, Slot 2b  PASSED.
 GTL rcv_hi_drv_mi (ARCV1 ch6)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 166, Module 3, Slot 2b  PASSED.
 GTH rcv_hi_drv_hi (ARCV1 ch6)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 167, Module 3, Slot 2b  PASSED.
 GTL rcv_hi_drv_hi (ARCV1 ch6)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 168, Module 3, Slot 2b  PASSED.
 GTH rcv_lo_drv_lo (ARCV0 ch7)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 169, Module 3, Slot 2b  PASSED.
 GTL rcv_lo_drv_lo (ARCV0 ch7)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 170, Module 3, Slot 2b  PASSED.
 GTH rcv_lo_drv_mi (ARCV0 ch7)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 171, Module 3, Slot 2b  PASSED.
 GTL rcv_lo_drv_mi (ARCV0 ch7)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 172, Module 3, Slot 2b  PASSED.
 GTH rcv_lo_drv_hi (ARCV0 ch7)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 173, Module 3, Slot 2b  PASSED.
 GTL rcv_lo_drv_hi (ARCV0 ch7)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 174, Module 3, Slot 2b  PASSED.
 GTH rcv_hi_drv_lo (ARCV0 ch7)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 175, Module 3, Slot 2b  PASSED.
 GTL rcv_hi_drv_lo (ARCV0 ch7)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 176, Module 3, Slot 2b  PASSED.
 GTH rcv_hi_drv_mi (ARCV0 ch7)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 177, Module 3, Slot 2b  PASSED.
 GTL rcv_hi_drv_mi (ARCV0 ch7)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 178, Module 3, Slot 2b  PASSED.
 GTH rcv_hi_drv_hi (ARCV0 ch7)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 179, Module 3, Slot 2b  PASSED.
 GTL rcv_hi_drv_hi (ARCV0 ch7)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 180, Module 3, Slot 2b  PASSED.
 GTH rcv_lo_drv_lo (ARCV1 ch7)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 181, Module 3, Slot 2b  PASSED.
 GTL rcv_lo_drv_lo (ARCV1 ch7)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 182, Module 3, Slot 2b  PASSED.
 GTH rcv_lo_drv_mi (ARCV1 ch7)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 183, Module 3, Slot 2b  PASSED.
 GTL rcv_lo_drv_mi (ARCV1 ch7)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 184, Module 3, Slot 2b  PASSED.
 GTH rcv_lo_drv_hi (ARCV1 ch7)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 185, Module 3, Slot 2b  PASSED.
 GTL rcv_lo_drv_hi (ARCV1 ch7)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 186, Module 3, Slot 2b  PASSED.
 GTH rcv_hi_drv_lo (ARCV1 ch7)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 187, Module 3, Slot 2b  PASSED.
 GTL rcv_hi_drv_lo (ARCV1 ch7)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 188, Module 3, Slot 2b  PASSED.
 GTH rcv_hi_drv_mi (ARCV1 ch7)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3413, Subtest 189, Module 3, Slot 2b  PASSED.
 GTL rcv_hi_drv_mi (ARCV1 ch7)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 190, Module 3, Slot 2b  PASSED.
 GTH rcv_hi_drv_hi (ARCV1 ch7)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3413, Subtest 191, Module 3, Slot 2b  PASSED.
 GTL rcv_hi_drv_hi (ARCV1 ch7)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3414, Subtest 0, Module 3, Slot 2a  PASSED.
 pass1(sequencer status)                           
  Result received : 51  Decimal
  Result expected : 51

 Test 3414, Subtest 1, Module 3, Slot 2a  PASSED.
 pass1(fail_log_0)                                 
  Result received : 0  Decimal
  Result expected : 0

 Test 3414, Subtest 2, Module 3, Slot 2a  PASSED.
 pass1(fail_log_1)                                 
  Result received : 0  Decimal
  Result expected : 0

 Test 3414, Subtest 3, Module 3, Slot 2a  PASSED.
 pass1(fail_log_2)                                 
  Result received : 0  Decimal
  Result expected : 0

 Test 3414, Subtest 4, Module 3, Slot 2a  PASSED.
 pass1(fail_log_3)                                 
  Result received : 0  Decimal
  Result expected : 0

 Test 3414, Subtest 5, Module 3, Slot 2a  PASSED.
 pass1(fail_log_4)                                 
  Result received : 0  Decimal
  Result expected : 0

 Test 3414, Subtest 6, Module 3, Slot 2a  PASSED.
 pass1(fail_log_5)                                 
  Result received : 0  Decimal
  Result expected : 0

 Test 3414, Subtest 7, Module 3, Slot 2a  PASSED.
 pass1(fail_log_6)                                 
  Result received : 0  Decimal
  Result expected : 0

 Test 3414, Subtest 8, Module 3, Slot 2a  PASSED.
 pass1(fail_log_7)                                 
  Result received : 0  Decimal
  Result expected : 0

 Test 3414, Subtest 9, Module 3, Slot 2a  PASSED.
 fail_1(sequencer status)                          
  Result received : 0  Decimal
  Result expected : 0

 Test 3414, Subtest 10, Module 3, Slot 2a  PASSED.
 fail_1(fail_log_0)                                
  Result received : 8  Decimal
  Result expected : 8

 Test 3414, Subtest 11, Module 3, Slot 2a  PASSED.
 fail_1(fail_log_1)                                
  Result received : 8  Decimal
  Result expected : 8

 Test 3414, Subtest 12, Module 3, Slot 2a  PASSED.
 fail_1(fail_log_2)                                
  Result received : 8  Decimal
  Result expected : 8

 Test 3414, Subtest 13, Module 3, Slot 2a  PASSED.
 fail_1(fail_log_3)                                
  Result received : 8  Decimal
  Result expected : 8

 Test 3414, Subtest 14, Module 3, Slot 2a  PASSED.
 fail_1(fail_log_4)                                
  Result received : 8  Decimal
  Result expected : 8

 Test 3414, Subtest 15, Module 3, Slot 2a  PASSED.
 fail_1(fail_log_5)                                
  Result received : 8  Decimal
  Result expected : 8

 Test 3414, Subtest 16, Module 3, Slot 2a  PASSED.
 fail_1(fail_log_6)                                
  Result received : 8  Decimal
  Result expected : 8

 Test 3414, Subtest 17, Module 3, Slot 2a  PASSED.
 fail_1(fail_log_7)                                
  Result received : 8  Decimal
  Result expected : 8

 Test 3414, Subtest 18, Module 3, Slot 2a  PASSED.
 pass2(sequencer status)                           
  Result received : 51  Decimal
  Result expected : 51

 Test 3414, Subtest 19, Module 3, Slot 2a  PASSED.
 pass2(fail_log_0)                                 
  Result received : 0  Decimal
  Result expected : 0

 Test 3414, Subtest 20, Module 3, Slot 2a  PASSED.
 pass2(fail_log_1)                                 
  Result received : 0  Decimal
  Result expected : 0

 Test 3414, Subtest 21, Module 3, Slot 2a  PASSED.
 pass2(fail_log_2)                                 
  Result received : 0  Decimal
  Result expected : 0

 Test 3414, Subtest 22, Module 3, Slot 2a  PASSED.
 pass2(fail_log_3)                                 
  Result received : 0  Decimal
  Result expected : 0

 Test 3414, Subtest 23, Module 3, Slot 2a  PASSED.
 pass2(fail_log_4)                                 
  Result received : 0  Decimal
  Result expected : 0

 Test 3414, Subtest 24, Module 3, Slot 2a  PASSED.
 pass2(fail_log_5)                                 
  Result received : 0  Decimal
  Result expected : 0

 Test 3414, Subtest 25, Module 3, Slot 2a  PASSED.
 pass2(fail_log_6)                                 
  Result received : 0  Decimal
  Result expected : 0

 Test 3414, Subtest 26, Module 3, Slot 2a  PASSED.
 pass2(fail_log_7)                                 
  Result received : 0  Decimal
  Result expected : 0

 Test 3414, Subtest 0, Module 3, Slot 2b  PASSED.
 pass1(sequencer status)                           
  Result received : 51  Decimal
  Result expected : 51

 Test 3414, Subtest 1, Module 3, Slot 2b  PASSED.
 pass1(fail_log_0)                                 
  Result received : 0  Decimal
  Result expected : 0

 Test 3414, Subtest 2, Module 3, Slot 2b  PASSED.
 pass1(fail_log_1)                                 
  Result received : 0  Decimal
  Result expected : 0

 Test 3414, Subtest 3, Module 3, Slot 2b  PASSED.
 pass1(fail_log_2)                                 
  Result received : 0  Decimal
  Result expected : 0

 Test 3414, Subtest 4, Module 3, Slot 2b  PASSED.
 pass1(fail_log_3)                                 
  Result received : 0  Decimal
  Result expected : 0

 Test 3414, Subtest 5, Module 3, Slot 2b  PASSED.
 pass1(fail_log_4)                                 
  Result received : 0  Decimal
  Result expected : 0

 Test 3414, Subtest 6, Module 3, Slot 2b  PASSED.
 pass1(fail_log_5)                                 
  Result received : 0  Decimal
  Result expected : 0

 Test 3414, Subtest 7, Module 3, Slot 2b  PASSED.
 pass1(fail_log_6)                                 
  Result received : 0  Decimal
  Result expected : 0

 Test 3414, Subtest 8, Module 3, Slot 2b  PASSED.
 pass1(fail_log_7)                                 
  Result received : 0  Decimal
  Result expected : 0

 Test 3414, Subtest 9, Module 3, Slot 2b  PASSED.
 fail_1(sequencer status)                          
  Result received : 0  Decimal
  Result expected : 0

 Test 3414, Subtest 10, Module 3, Slot 2b  PASSED.
 fail_1(fail_log_0)                                
  Result received : 8  Decimal
  Result expected : 8

 Test 3414, Subtest 11, Module 3, Slot 2b  PASSED.
 fail_1(fail_log_1)                                
  Result received : 8  Decimal
  Result expected : 8

 Test 3414, Subtest 12, Module 3, Slot 2b  PASSED.
 fail_1(fail_log_2)                                
  Result received : 8  Decimal
  Result expected : 8

 Test 3414, Subtest 13, Module 3, Slot 2b  PASSED.
 fail_1(fail_log_3)                                
  Result received : 8  Decimal
  Result expected : 8

 Test 3414, Subtest 14, Module 3, Slot 2b  PASSED.
 fail_1(fail_log_4)                                
  Result received : 8  Decimal
  Result expected : 8

 Test 3414, Subtest 15, Module 3, Slot 2b  PASSED.
 fail_1(fail_log_5)                                
  Result received : 8  Decimal
  Result expected : 8

 Test 3414, Subtest 16, Module 3, Slot 2b  PASSED.
 fail_1(fail_log_6)                                
  Result received : 8  Decimal
  Result expected : 8

 Test 3414, Subtest 17, Module 3, Slot 2b  PASSED.
 fail_1(fail_log_7)                                
  Result received : 8  Decimal
  Result expected : 8

 Test 3414, Subtest 18, Module 3, Slot 2b  PASSED.
 pass2(sequencer status)                           
  Result received : 51  Decimal
  Result expected : 51

 Test 3414, Subtest 19, Module 3, Slot 2b  PASSED.
 pass2(fail_log_0)                                 
  Result received : 0  Decimal
  Result expected : 0

 Test 3414, Subtest 20, Module 3, Slot 2b  PASSED.
 pass2(fail_log_1)                                 
  Result received : 0  Decimal
  Result expected : 0

 Test 3414, Subtest 21, Module 3, Slot 2b  PASSED.
 pass2(fail_log_2)                                 
  Result received : 0  Decimal
  Result expected : 0

 Test 3414, Subtest 22, Module 3, Slot 2b  PASSED.
 pass2(fail_log_3)                                 
  Result received : 0  Decimal
  Result expected : 0

 Test 3414, Subtest 23, Module 3, Slot 2b  PASSED.
 pass2(fail_log_4)                                 
  Result received : 0  Decimal
  Result expected : 0

 Test 3414, Subtest 24, Module 3, Slot 2b  PASSED.
 pass2(fail_log_5)                                 
  Result received : 0  Decimal
  Result expected : 0

 Test 3414, Subtest 25, Module 3, Slot 2b  PASSED.
 pass2(fail_log_6)                                 
  Result received : 0  Decimal
  Result expected : 0

 Test 3414, Subtest 26, Module 3, Slot 2b  PASSED.
 pass2(fail_log_7)                                 
  Result received : 0  Decimal
  Result expected : 0

 Test 3415, Subtest 0, Module 3, Slot 2a  PASSED.
 duty cycle test(ch0)                              
  Low Limit       :  4.9535630E-01
  Result expected :  5.0000000E-01
  High Limit      :  5.0464370E-01
  Result Received :  5.0003369E-01  Decimal

 Test 3415, Subtest 1, Module 3, Slot 2a  PASSED.
 duty cycle test(ch1)                              
  Low Limit       :  4.9535630E-01
  Result expected :  5.0000000E-01
  High Limit      :  5.0464370E-01
  Result Received :  5.0040344E-01  Decimal

 Test 3415, Subtest 2, Module 3, Slot 2a  PASSED.
 duty cycle test(ch2)                              
  Low Limit       :  4.9535630E-01
  Result expected :  5.0000000E-01
  High Limit      :  5.0464370E-01
  Result Received :  4.9998638E-01  Decimal

 Test 3415, Subtest 3, Module 3, Slot 2a  PASSED.
 duty cycle test(ch3)                              
  Low Limit       :  4.9535630E-01
  Result expected :  5.0000000E-01
  High Limit      :  5.0464370E-01
  Result Received :  5.0002816E-01  Decimal

 Test 3415, Subtest 4, Module 3, Slot 2a  PASSED.
 duty cycle test(ch4)                              
  Low Limit       :  4.9535630E-01
  Result expected :  5.0000000E-01
  High Limit      :  5.0464370E-01
  Result Received :  4.9990321E-01  Decimal

 Test 3415, Subtest 5, Module 3, Slot 2a  PASSED.
 duty cycle test(ch5)                              
  Low Limit       :  4.9535630E-01
  Result expected :  5.0000000E-01
  High Limit      :  5.0464370E-01
  Result Received :  4.9990574E-01  Decimal

 Test 3415, Subtest 6, Module 3, Slot 2a  PASSED.
 duty cycle test(ch6)                              
  Low Limit       :  4.9535630E-01
  Result expected :  5.0000000E-01
  High Limit      :  5.0464370E-01
  Result Received :  4.9993802E-01  Decimal

 Test 3415, Subtest 7, Module 3, Slot 2a  PASSED.
 duty cycle test(ch7)                              
  Low Limit       :  4.9535630E-01
  Result expected :  5.0000000E-01
  High Limit      :  5.0464370E-01
  Result Received :  5.0033834E-01  Decimal

 Test 3415, Subtest 0, Module 3, Slot 2b  PASSED.
 duty cycle test(ch0)                              
  Low Limit       :  4.9535630E-01
  Result expected :  5.0000000E-01
  High Limit      :  5.0464370E-01
  Result Received :  5.0052199E-01  Decimal

 Test 3415, Subtest 1, Module 3, Slot 2b  PASSED.
 duty cycle test(ch1)                              
  Low Limit       :  4.9535630E-01
  Result expected :  5.0000000E-01
  High Limit      :  5.0464370E-01
  Result Received :  4.9981697E-01  Decimal

 Test 3415, Subtest 2, Module 3, Slot 2b  PASSED.
 duty cycle test(ch2)                              
  Low Limit       :  4.9535630E-01
  Result expected :  5.0000000E-01
  High Limit      :  5.0464370E-01
  Result Received :  4.9992362E-01  Decimal

 Test 3415, Subtest 3, Module 3, Slot 2b  PASSED.
 duty cycle test(ch3)                              
  Low Limit       :  4.9535630E-01
  Result expected :  5.0000000E-01
  High Limit      :  5.0464370E-01
  Result Received :  5.0033172E-01  Decimal

 Test 3415, Subtest 4, Module 3, Slot 2b  PASSED.
 duty cycle test(ch4)                              
  Low Limit       :  4.9535630E-01
  Result expected :  5.0000000E-01
  High Limit      :  5.0464370E-01
  Result Received :  5.0010287E-01  Decimal

 Test 3415, Subtest 5, Module 3, Slot 2b  PASSED.
 duty cycle test(ch5)                              
  Low Limit       :  4.9535630E-01
  Result expected :  5.0000000E-01
  High Limit      :  5.0464370E-01
  Result Received :  5.0041992E-01  Decimal

 Test 3415, Subtest 6, Module 3, Slot 2b  PASSED.
 duty cycle test(ch6)                              
  Low Limit       :  4.9535630E-01
  Result expected :  5.0000000E-01
  High Limit      :  5.0464370E-01
  Result Received :  5.0004326E-01  Decimal

 Test 3415, Subtest 7, Module 3, Slot 2b  PASSED.
 duty cycle test(ch7)                              
  Low Limit       :  4.9535630E-01
  Result expected :  5.0000000E-01
  High Limit      :  5.0464370E-01
  Result Received :  4.9982903E-01  Decimal

 Test 3417, Subtest 0, Module 3, Slot 2a  PASSED.
 failing chan 0(sequencer status)                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3417, Subtest 1, Module 3, Slot 2a  PASSED.
 failing chan 1(sequencer status)                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3417, Subtest 2, Module 3, Slot 2a  PASSED.
 failing chan 2(sequencer status)                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3417, Subtest 3, Module 3, Slot 2a  PASSED.
 failing chan 3(sequencer status)                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3417, Subtest 4, Module 3, Slot 2a  PASSED.
 failing chan 4(sequencer status)                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3417, Subtest 5, Module 3, Slot 2a  PASSED.
 failing chan 5(sequencer status)                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3417, Subtest 6, Module 3, Slot 2a  PASSED.
 failing chan 6(sequencer status)                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3417, Subtest 7, Module 3, Slot 2a  PASSED.
 failing chan 7(sequencer status)                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3417, Subtest 0, Module 3, Slot 2b  PASSED.
 failing chan 0(sequencer status)                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3417, Subtest 1, Module 3, Slot 2b  PASSED.
 failing chan 1(sequencer status)                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3417, Subtest 2, Module 3, Slot 2b  PASSED.
 failing chan 2(sequencer status)                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3417, Subtest 3, Module 3, Slot 2b  PASSED.
 failing chan 3(sequencer status)                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3417, Subtest 4, Module 3, Slot 2b  PASSED.
 failing chan 4(sequencer status)                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3417, Subtest 5, Module 3, Slot 2b  PASSED.
 failing chan 5(sequencer status)                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3417, Subtest 6, Module 3, Slot 2b  PASSED.
 failing chan 6(sequencer status)                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3417, Subtest 7, Module 3, Slot 2b  PASSED.
 failing chan 7(sequencer status)                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3419, Subtest 0, Module 3, Slot 2a  PASSED.
 ARCV0 data(RRESP0)                                
  Result received : 1  Decimal
  Result expected : 1

 Test 3419, Subtest 1, Module 3, Slot 2a  PASSED.
 ARCV1 data(RRESP1)                                
  Result received : 1  Decimal
  Result expected : 1

 Test 3419, Subtest 2, Module 3, Slot 2a  PASSED.
 ARCV0 data(RRESP0)                                
  Result received : 0  Decimal
  Result expected : 0

 Test 3419, Subtest 3, Module 3, Slot 2a  PASSED.
 ARCV1 data(RRESP1)                                
  Result received : 0  Decimal
  Result expected : 0

 Test 3419, Subtest 4, Module 3, Slot 2a  PASSED.
 ARCV0 data(ER0)                                   
  Result received : 1  Decimal
  Result expected : 1

 Test 3419, Subtest 5, Module 3, Slot 2a  PASSED.
 ARCV1 data(ER1)                                   
  Result received : 1  Decimal
  Result expected : 1

 Test 3419, Subtest 6, Module 3, Slot 2a  PASSED.
 ARCV0 data(ER0)                                   
  Result received : 0  Decimal
  Result expected : 0

 Test 3419, Subtest 7, Module 3, Slot 2a  PASSED.
 ARCV1 data(ER1)                                   
  Result received : 0  Decimal
  Result expected : 0

 Test 3419, Subtest 8, Module 3, Slot 2a  PASSED.
 ARCV0 data(WEER0)                                 
  Result received : 0  Decimal
  Result expected : 0

 Test 3419, Subtest 9, Module 3, Slot 2a  PASSED.
 ARCV1 data(WEER1)                                 
  Result received : 0  Decimal
  Result expected : 0

 Test 3419, Subtest 10, Module 3, Slot 2a  PASSED.
 ARCV0 data(WEER0)                                 
  Result received : 0  Decimal
  Result expected : 0

 Test 3419, Subtest 11, Module 3, Slot 2a  PASSED.
 ARCV1 data(WEER1)                                 
  Result received : 0  Decimal
  Result expected : 0

 Test 3419, Subtest 12, Module 3, Slot 2a  PASSED.
 ARCV0 data(WEER0)                                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3419, Subtest 13, Module 3, Slot 2a  PASSED.
 ARCV1 data(WEER1)                                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3419, Subtest 14, Module 3, Slot 2a  PASSED.
 ARCV0 data(REN0)                                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3419, Subtest 15, Module 3, Slot 2a  PASSED.
 ARCV1 data(REN1)                                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3419, Subtest 16, Module 3, Slot 2a  PASSED.
 ARCV0 data(REN0)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3419, Subtest 17, Module 3, Slot 2a  PASSED.
 ARCV1 data(REN1)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3419, Subtest 0, Module 3, Slot 2b  PASSED.
 ARCV0 data(RRESP0)                                
  Result received : 1  Decimal
  Result expected : 1

 Test 3419, Subtest 1, Module 3, Slot 2b  PASSED.
 ARCV1 data(RRESP1)                                
  Result received : 1  Decimal
  Result expected : 1

 Test 3419, Subtest 2, Module 3, Slot 2b  PASSED.
 ARCV0 data(RRESP0)                                
  Result received : 0  Decimal
  Result expected : 0

 Test 3419, Subtest 3, Module 3, Slot 2b  PASSED.
 ARCV1 data(RRESP1)                                
  Result received : 0  Decimal
  Result expected : 0

 Test 3419, Subtest 4, Module 3, Slot 2b  PASSED.
 ARCV0 data(ER0)                                   
  Result received : 1  Decimal
  Result expected : 1

 Test 3419, Subtest 5, Module 3, Slot 2b  PASSED.
 ARCV1 data(ER1)                                   
  Result received : 1  Decimal
  Result expected : 1

 Test 3419, Subtest 6, Module 3, Slot 2b  PASSED.
 ARCV0 data(ER0)                                   
  Result received : 0  Decimal
  Result expected : 0

 Test 3419, Subtest 7, Module 3, Slot 2b  PASSED.
 ARCV1 data(ER1)                                   
  Result received : 0  Decimal
  Result expected : 0

 Test 3419, Subtest 8, Module 3, Slot 2b  PASSED.
 ARCV0 data(WEER0)                                 
  Result received : 0  Decimal
  Result expected : 0

 Test 3419, Subtest 9, Module 3, Slot 2b  PASSED.
 ARCV1 data(WEER1)                                 
  Result received : 0  Decimal
  Result expected : 0

 Test 3419, Subtest 10, Module 3, Slot 2b  PASSED.
 ARCV0 data(WEER0)                                 
  Result received : 0  Decimal
  Result expected : 0

 Test 3419, Subtest 11, Module 3, Slot 2b  PASSED.
 ARCV1 data(WEER1)                                 
  Result received : 0  Decimal
  Result expected : 0

 Test 3419, Subtest 12, Module 3, Slot 2b  PASSED.
 ARCV0 data(WEER0)                                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3419, Subtest 13, Module 3, Slot 2b  PASSED.
 ARCV1 data(WEER1)                                 
  Result received : 1  Decimal
  Result expected : 1

 Test 3419, Subtest 14, Module 3, Slot 2b  PASSED.
 ARCV0 data(REN0)                                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3419, Subtest 15, Module 3, Slot 2b  PASSED.
 ARCV1 data(REN1)                                  
  Result received : 1  Decimal
  Result expected : 1

 Test 3419, Subtest 16, Module 3, Slot 2b  PASSED.
 ARCV0 data(REN0)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3419, Subtest 17, Module 3, Slot 2b  PASSED.
 ARCV1 data(REN1)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3420, Subtest 0, Module 3, Slot 2a  PASSED.
 driver delay A (ch0_tau101)                       
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.7276599E-07  Seconds

 Test 3420, Subtest 1, Module 3, Slot 2a  PASSED.
 driver delay A (ch0_tau45)                        
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6461446E-07  Seconds

 Test 3420, Subtest 2, Module 3, Slot 2a  PASSED.
 driver delay A (ch0_tau28)                        
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0318070E-07  Seconds

 Test 3420, Subtest 3, Module 3, Slot 2a  PASSED.
 driver delay A (ch0_tau14)                        
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.1860470E-08  Seconds

 Test 3420, Subtest 4, Module 3, Slot 2a  PASSED.
 driver delay A (ch0_tau7)                         
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.6137904E-08  Seconds

 Test 3420, Subtest 5, Module 3, Slot 2a  PASSED.
 driver delay A (ch0_tau4)                         
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5255175E-08  Seconds

 Test 3420, Subtest 6, Module 3, Slot 2a  PASSED.
 driver delay A (ch0_tau2)                         
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.8948022E-09  Seconds

 Test 3420, Subtest 7, Module 3, Slot 2a  PASSED.
 driver delay A (ch0_tau1)                         
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.8224709E-09  Seconds

 Test 3420, Subtest 8, Module 3, Slot 2a  PASSED.
 driver delay B (ch0_tau101)                       
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.7078119E-07  Seconds

 Test 3420, Subtest 9, Module 3, Slot 2a  PASSED.
 driver delay B (ch0_tau45)                        
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6351494E-07  Seconds

 Test 3420, Subtest 10, Module 3, Slot 2a  PASSED.
 driver delay B (ch0_tau28)                        
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0276989E-07  Seconds

 Test 3420, Subtest 11, Module 3, Slot 2a  PASSED.
 driver delay B (ch0_tau14)                        
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.1745367E-08  Seconds

 Test 3420, Subtest 12, Module 3, Slot 2a  PASSED.
 driver delay B (ch0_tau7)                         
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.6045006E-08  Seconds

 Test 3420, Subtest 13, Module 3, Slot 2a  PASSED.
 driver delay B (ch0_tau4)                         
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5152561E-08  Seconds

 Test 3420, Subtest 14, Module 3, Slot 2a  PASSED.
 driver delay B (ch0_tau2)                         
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.7752322E-09  Seconds

 Test 3420, Subtest 15, Module 3, Slot 2a  PASSED.
 driver delay B (ch0_tau1)                         
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.7781963E-09  Seconds

 Test 3420, Subtest 16, Module 3, Slot 2a  PASSED.
 driver delay A (ch1_tau101)                       
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.7538390E-07  Seconds

 Test 3420, Subtest 17, Module 3, Slot 2a  PASSED.
 driver delay A (ch1_tau45)                        
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6580538E-07  Seconds

 Test 3420, Subtest 18, Module 3, Slot 2a  PASSED.
 driver delay A (ch1_tau28)                        
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0404505E-07  Seconds

 Test 3420, Subtest 19, Module 3, Slot 2a  PASSED.
 driver delay A (ch1_tau14)                        
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.2160857E-08  Seconds

 Test 3420, Subtest 20, Module 3, Slot 2a  PASSED.
 driver delay A (ch1_tau7)                         
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.6445922E-08  Seconds

 Test 3420, Subtest 21, Module 3, Slot 2a  PASSED.
 driver delay A (ch1_tau4)                         
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5430955E-08  Seconds

 Test 3420, Subtest 22, Module 3, Slot 2a  PASSED.
 driver delay A (ch1_tau2)                         
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.7057477E-09  Seconds

 Test 3420, Subtest 23, Module 3, Slot 2a  PASSED.
 driver delay A (ch1_tau1)                         
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.7899943E-09  Seconds

 Test 3420, Subtest 24, Module 3, Slot 2a  PASSED.
 driver delay B (ch1_tau101)                       
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.6974577E-07  Seconds

 Test 3420, Subtest 25, Module 3, Slot 2a  PASSED.
 driver delay B (ch1_tau45)                        
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6333152E-07  Seconds

 Test 3420, Subtest 26, Module 3, Slot 2a  PASSED.
 driver delay B (ch1_tau28)                        
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0214208E-07  Seconds

 Test 3420, Subtest 27, Module 3, Slot 2a  PASSED.
 driver delay B (ch1_tau14)                        
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.1326371E-08  Seconds

 Test 3420, Subtest 28, Module 3, Slot 2a  PASSED.
 driver delay B (ch1_tau7)                         
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.6151900E-08  Seconds

 Test 3420, Subtest 29, Module 3, Slot 2a  PASSED.
 driver delay B (ch1_tau4)                         
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5291540E-08  Seconds

 Test 3420, Subtest 30, Module 3, Slot 2a  PASSED.
 driver delay B (ch1_tau2)                         
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.7458728E-09  Seconds

 Test 3420, Subtest 31, Module 3, Slot 2a  PASSED.
 driver delay B (ch1_tau1)                         
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.7564834E-09  Seconds

 Test 3420, Subtest 32, Module 3, Slot 2a  PASSED.
 driver delay A (ch2_tau101)                       
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.6791636E-07  Seconds

 Test 3420, Subtest 33, Module 3, Slot 2a  PASSED.
 driver delay A (ch2_tau45)                        
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6301206E-07  Seconds

 Test 3420, Subtest 34, Module 3, Slot 2a  PASSED.
 driver delay A (ch2_tau28)                        
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0178386E-07  Seconds

 Test 3420, Subtest 35, Module 3, Slot 2a  PASSED.
 driver delay A (ch2_tau14)                        
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.1049378E-08  Seconds

 Test 3420, Subtest 36, Module 3, Slot 2a  PASSED.
 driver delay A (ch2_tau7)                         
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.5774501E-08  Seconds

 Test 3420, Subtest 37, Module 3, Slot 2a  PASSED.
 driver delay A (ch2_tau4)                         
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.4924562E-08  Seconds

 Test 3420, Subtest 38, Module 3, Slot 2a  PASSED.
 driver delay A (ch2_tau2)                         
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.6095729E-09  Seconds

 Test 3420, Subtest 39, Module 3, Slot 2a  PASSED.
 driver delay A (ch2_tau1)                         
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.7624293E-09  Seconds

 Test 3420, Subtest 40, Module 3, Slot 2a  PASSED.
 driver delay B (ch2_tau101)                       
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.6427513E-07  Seconds

 Test 3420, Subtest 41, Module 3, Slot 2a  PASSED.
 driver delay B (ch2_tau45)                        
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6168705E-07  Seconds

 Test 3420, Subtest 42, Module 3, Slot 2a  PASSED.
 driver delay B (ch2_tau28)                        
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0070267E-07  Seconds

 Test 3420, Subtest 43, Module 3, Slot 2a  PASSED.
 driver delay B (ch2_tau14)                        
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.0595539E-08  Seconds

 Test 3420, Subtest 44, Module 3, Slot 2a  PASSED.
 driver delay B (ch2_tau7)                         
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.5339017E-08  Seconds

 Test 3420, Subtest 45, Module 3, Slot 2a  PASSED.
 driver delay B (ch2_tau4)                         
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.4732923E-08  Seconds

 Test 3420, Subtest 46, Module 3, Slot 2a  PASSED.
 driver delay B (ch2_tau2)                         
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.5330145E-09  Seconds

 Test 3420, Subtest 47, Module 3, Slot 2a  PASSED.
 driver delay B (ch2_tau1)                         
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.6849045E-09  Seconds

 Test 3420, Subtest 48, Module 3, Slot 2a  PASSED.
 driver delay A (ch3_tau101)                       
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.7133003E-07  Seconds

 Test 3420, Subtest 49, Module 3, Slot 2a  PASSED.
 driver delay A (ch3_tau45)                        
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6462812E-07  Seconds

 Test 3420, Subtest 50, Module 3, Slot 2a  PASSED.
 driver delay A (ch3_tau28)                        
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0284113E-07  Seconds

 Test 3420, Subtest 51, Module 3, Slot 2a  PASSED.
 driver delay A (ch3_tau14)                        
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.1503286E-08  Seconds

 Test 3420, Subtest 52, Module 3, Slot 2a  PASSED.
 driver delay A (ch3_tau7)                         
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.6004151E-08  Seconds

 Test 3420, Subtest 53, Module 3, Slot 2a  PASSED.
 driver delay A (ch3_tau4)                         
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5062476E-08  Seconds

 Test 3420, Subtest 54, Module 3, Slot 2a  PASSED.
 driver delay A (ch3_tau2)                         
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.5857803E-09  Seconds

 Test 3420, Subtest 55, Module 3, Slot 2a  PASSED.
 driver delay A (ch3_tau1)                         
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.7050822E-09  Seconds

 Test 3420, Subtest 56, Module 3, Slot 2a  PASSED.
 driver delay B (ch3_tau101)                       
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.6643275E-07  Seconds

 Test 3420, Subtest 57, Module 3, Slot 2a  PASSED.
 driver delay B (ch3_tau45)                        
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6241216E-07  Seconds

 Test 3420, Subtest 58, Module 3, Slot 2a  PASSED.
 driver delay B (ch3_tau28)                        
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0150870E-07  Seconds

 Test 3420, Subtest 59, Module 3, Slot 2a  PASSED.
 driver delay B (ch3_tau14)                        
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.0823530E-08  Seconds

 Test 3420, Subtest 60, Module 3, Slot 2a  PASSED.
 driver delay B (ch3_tau7)                         
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.5666878E-08  Seconds

 Test 3420, Subtest 61, Module 3, Slot 2a  PASSED.
 driver delay B (ch3_tau4)                         
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.4943819E-08  Seconds

 Test 3420, Subtest 62, Module 3, Slot 2a  PASSED.
 driver delay B (ch3_tau2)                         
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.4954073E-09  Seconds

 Test 3420, Subtest 63, Module 3, Slot 2a  PASSED.
 driver delay B (ch3_tau1)                         
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.5822569E-09  Seconds

 Test 3420, Subtest 64, Module 3, Slot 2a  PASSED.
 driver delay A (ch4_tau101)                       
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.7192744E-07  Seconds

 Test 3420, Subtest 65, Module 3, Slot 2a  PASSED.
 driver delay A (ch4_tau45)                        
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6591029E-07  Seconds

 Test 3420, Subtest 66, Module 3, Slot 2a  PASSED.
 driver delay A (ch4_tau28)                        
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0153436E-07  Seconds

 Test 3420, Subtest 67, Module 3, Slot 2a  PASSED.
 driver delay A (ch4_tau14)                        
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.1300003E-08  Seconds

 Test 3420, Subtest 68, Module 3, Slot 2a  PASSED.
 driver delay A (ch4_tau7)                         
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.6216616E-08  Seconds

 Test 3420, Subtest 69, Module 3, Slot 2a  PASSED.
 driver delay A (ch4_tau4)                         
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5263185E-08  Seconds

 Test 3420, Subtest 70, Module 3, Slot 2a  PASSED.
 driver delay A (ch4_tau2)                         
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.8250350E-09  Seconds

 Test 3420, Subtest 71, Module 3, Slot 2a  PASSED.
 driver delay A (ch4_tau1)                         
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.8779531E-09  Seconds

 Test 3420, Subtest 72, Module 3, Slot 2a  PASSED.
 driver delay B (ch4_tau101)                       
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.6769762E-07  Seconds

 Test 3420, Subtest 73, Module 3, Slot 2a  PASSED.
 driver delay B (ch4_tau45)                        
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6386071E-07  Seconds

 Test 3420, Subtest 74, Module 3, Slot 2a  PASSED.
 driver delay B (ch4_tau28)                        
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0059557E-07  Seconds

 Test 3420, Subtest 75, Module 3, Slot 2a  PASSED.
 driver delay B (ch4_tau14)                        
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.0740143E-08  Seconds

 Test 3420, Subtest 76, Module 3, Slot 2a  PASSED.
 driver delay B (ch4_tau7)                         
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.6000397E-08  Seconds

 Test 3420, Subtest 77, Module 3, Slot 2a  PASSED.
 driver delay B (ch4_tau4)                         
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.4994818E-08  Seconds

 Test 3420, Subtest 78, Module 3, Slot 2a  PASSED.
 driver delay B (ch4_tau2)                         
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.7154871E-09  Seconds

 Test 3420, Subtest 79, Module 3, Slot 2a  PASSED.
 driver delay B (ch4_tau1)                         
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.7904979E-09  Seconds

 Test 3420, Subtest 80, Module 3, Slot 2a  PASSED.
 driver delay A (ch5_tau101)                       
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.7292713E-07  Seconds

 Test 3420, Subtest 81, Module 3, Slot 2a  PASSED.
 driver delay A (ch5_tau45)                        
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6628375E-07  Seconds

 Test 3420, Subtest 82, Module 3, Slot 2a  PASSED.
 driver delay A (ch5_tau28)                        
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0193946E-07  Seconds

 Test 3420, Subtest 83, Module 3, Slot 2a  PASSED.
 driver delay A (ch5_tau14)                        
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.1662735E-08  Seconds

 Test 3420, Subtest 84, Module 3, Slot 2a  PASSED.
 driver delay A (ch5_tau7)                         
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.6299697E-08  Seconds

 Test 3420, Subtest 85, Module 3, Slot 2a  PASSED.
 driver delay A (ch5_tau4)                         
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5301322E-08  Seconds

 Test 3420, Subtest 86, Module 3, Slot 2a  PASSED.
 driver delay A (ch5_tau2)                         
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.6739312E-09  Seconds

 Test 3420, Subtest 87, Module 3, Slot 2a  PASSED.
 driver delay A (ch5_tau1)                         
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.7662256E-09  Seconds

 Test 3420, Subtest 88, Module 3, Slot 2a  PASSED.
 driver delay B (ch5_tau101)                       
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.6740491E-07  Seconds

 Test 3420, Subtest 89, Module 3, Slot 2a  PASSED.
 driver delay B (ch5_tau45)                        
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6370013E-07  Seconds

 Test 3420, Subtest 90, Module 3, Slot 2a  PASSED.
 driver delay B (ch5_tau28)                        
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0024310E-07  Seconds

 Test 3420, Subtest 91, Module 3, Slot 2a  PASSED.
 driver delay B (ch5_tau14)                        
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.0883549E-08  Seconds

 Test 3420, Subtest 92, Module 3, Slot 2a  PASSED.
 driver delay B (ch5_tau7)                         
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.5945443E-08  Seconds

 Test 3420, Subtest 93, Module 3, Slot 2a  PASSED.
 driver delay B (ch5_tau4)                         
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5272871E-08  Seconds

 Test 3420, Subtest 94, Module 3, Slot 2a  PASSED.
 driver delay B (ch5_tau2)                         
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.5874683E-09  Seconds

 Test 3420, Subtest 95, Module 3, Slot 2a  PASSED.
 driver delay B (ch5_tau1)                         
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.7723471E-09  Seconds

 Test 3420, Subtest 96, Module 3, Slot 2a  PASSED.
 driver delay A (ch6_tau101)                       
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.6735637E-07  Seconds

 Test 3420, Subtest 97, Module 3, Slot 2a  PASSED.
 driver delay A (ch6_tau45)                        
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6189531E-07  Seconds

 Test 3420, Subtest 98, Module 3, Slot 2a  PASSED.
 driver delay A (ch6_tau28)                        
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0157514E-07  Seconds

 Test 3420, Subtest 99, Module 3, Slot 2a  PASSED.
 driver delay A (ch6_tau14)                        
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.1260292E-08  Seconds

 Test 3420, Subtest 100, Module 3, Slot 2a  PASSED.
 driver delay A (ch6_tau7)                         
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.5939324E-08  Seconds

 Test 3420, Subtest 101, Module 3, Slot 2a  PASSED.
 driver delay A (ch6_tau4)                         
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5148624E-08  Seconds

 Test 3420, Subtest 102, Module 3, Slot 2a  PASSED.
 driver delay A (ch6_tau2)                         
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.7306710E-09  Seconds

 Test 3420, Subtest 103, Module 3, Slot 2a  PASSED.
 driver delay A (ch6_tau1)                         
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.8070103E-09  Seconds

 Test 3420, Subtest 104, Module 3, Slot 2a  PASSED.
 driver delay B (ch6_tau101)                       
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.6378540E-07  Seconds

 Test 3420, Subtest 105, Module 3, Slot 2a  PASSED.
 driver delay B (ch6_tau45)                        
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6056625E-07  Seconds

 Test 3420, Subtest 106, Module 3, Slot 2a  PASSED.
 driver delay B (ch6_tau28)                        
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0084543E-07  Seconds

 Test 3420, Subtest 107, Module 3, Slot 2a  PASSED.
 driver delay B (ch6_tau14)                        
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.0643006E-08  Seconds

 Test 3420, Subtest 108, Module 3, Slot 2a  PASSED.
 driver delay B (ch6_tau7)                         
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.5518162E-08  Seconds

 Test 3420, Subtest 109, Module 3, Slot 2a  PASSED.
 driver delay B (ch6_tau4)                         
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.4870538E-08  Seconds

 Test 3420, Subtest 110, Module 3, Slot 2a  PASSED.
 driver delay B (ch6_tau2)                         
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.5717440E-09  Seconds

 Test 3420, Subtest 111, Module 3, Slot 2a  PASSED.
 driver delay B (ch6_tau1)                         
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.7702741E-09  Seconds

 Test 3420, Subtest 112, Module 3, Slot 2a  PASSED.
 driver delay A (ch7_tau101)                       
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.7606956E-07  Seconds

 Test 3420, Subtest 113, Module 3, Slot 2a  PASSED.
 driver delay A (ch7_tau45)                        
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6612961E-07  Seconds

 Test 3420, Subtest 114, Module 3, Slot 2a  PASSED.
 driver delay A (ch7_tau28)                        
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0398266E-07  Seconds

 Test 3420, Subtest 115, Module 3, Slot 2a  PASSED.
 driver delay A (ch7_tau14)                        
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.2535979E-08  Seconds

 Test 3420, Subtest 116, Module 3, Slot 2a  PASSED.
 driver delay A (ch7_tau7)                         
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.6485560E-08  Seconds

 Test 3420, Subtest 117, Module 3, Slot 2a  PASSED.
 driver delay A (ch7_tau4)                         
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5466181E-08  Seconds

 Test 3420, Subtest 118, Module 3, Slot 2a  PASSED.
 driver delay A (ch7_tau2)                         
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.7358448E-09  Seconds

 Test 3420, Subtest 119, Module 3, Slot 2a  PASSED.
 driver delay A (ch7_tau1)                         
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.7337279E-09  Seconds

 Test 3420, Subtest 120, Module 3, Slot 2a  PASSED.
 driver delay B (ch7_tau101)                       
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.6870611E-07  Seconds

 Test 3420, Subtest 121, Module 3, Slot 2a  PASSED.
 driver delay B (ch7_tau45)                        
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6281350E-07  Seconds

 Test 3420, Subtest 122, Module 3, Slot 2a  PASSED.
 driver delay B (ch7_tau28)                        
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0214585E-07  Seconds

 Test 3420, Subtest 123, Module 3, Slot 2a  PASSED.
 driver delay B (ch7_tau14)                        
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.1338829E-08  Seconds

 Test 3420, Subtest 124, Module 3, Slot 2a  PASSED.
 driver delay B (ch7_tau7)                         
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.5890758E-08  Seconds

 Test 3420, Subtest 125, Module 3, Slot 2a  PASSED.
 driver delay B (ch7_tau4)                         
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5157517E-08  Seconds

 Test 3420, Subtest 126, Module 3, Slot 2a  PASSED.
 driver delay B (ch7_tau2)                         
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.5872737E-09  Seconds

 Test 3420, Subtest 127, Module 3, Slot 2a  PASSED.
 driver delay B (ch7_tau1)                         
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.7723778E-09  Seconds

 Test 3420, Subtest 0, Module 3, Slot 2b  PASSED.
 driver delay A (ch0_tau101)                       
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.6738510E-07  Seconds

 Test 3420, Subtest 1, Module 3, Slot 2b  PASSED.
 driver delay A (ch0_tau45)                        
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6206225E-07  Seconds

 Test 3420, Subtest 2, Module 3, Slot 2b  PASSED.
 driver delay A (ch0_tau28)                        
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0150999E-07  Seconds

 Test 3420, Subtest 3, Module 3, Slot 2b  PASSED.
 driver delay A (ch0_tau14)                        
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.1264154E-08  Seconds

 Test 3420, Subtest 4, Module 3, Slot 2b  PASSED.
 driver delay A (ch0_tau7)                         
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.5971004E-08  Seconds

 Test 3420, Subtest 5, Module 3, Slot 2b  PASSED.
 driver delay A (ch0_tau4)                         
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5020579E-08  Seconds

 Test 3420, Subtest 6, Module 3, Slot 2b  PASSED.
 driver delay A (ch0_tau2)                         
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.7237692E-09  Seconds

 Test 3420, Subtest 7, Module 3, Slot 2b  PASSED.
 driver delay A (ch0_tau1)                         
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.8333506E-09  Seconds

 Test 3420, Subtest 8, Module 3, Slot 2b  PASSED.
 driver delay B (ch0_tau101)                       
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.6272346E-07  Seconds

 Test 3420, Subtest 9, Module 3, Slot 2b  PASSED.
 driver delay B (ch0_tau45)                        
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6024705E-07  Seconds

 Test 3420, Subtest 10, Module 3, Slot 2b  PASSED.
 driver delay B (ch0_tau28)                        
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0035950E-07  Seconds

 Test 3420, Subtest 11, Module 3, Slot 2b  PASSED.
 driver delay B (ch0_tau14)                        
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.0454309E-08  Seconds

 Test 3420, Subtest 12, Module 3, Slot 2b  PASSED.
 driver delay B (ch0_tau7)                         
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.5621052E-08  Seconds

 Test 3420, Subtest 13, Module 3, Slot 2b  PASSED.
 driver delay B (ch0_tau4)                         
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.4780306E-08  Seconds

 Test 3420, Subtest 14, Module 3, Slot 2b  PASSED.
 driver delay B (ch0_tau2)                         
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.6109051E-09  Seconds

 Test 3420, Subtest 15, Module 3, Slot 2b  PASSED.
 driver delay B (ch0_tau1)                         
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.6503321E-09  Seconds

 Test 3420, Subtest 16, Module 3, Slot 2b  PASSED.
 driver delay A (ch1_tau101)                       
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.7534721E-07  Seconds

 Test 3420, Subtest 17, Module 3, Slot 2b  PASSED.
 driver delay A (ch1_tau45)                        
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6601674E-07  Seconds

 Test 3420, Subtest 18, Module 3, Slot 2b  PASSED.
 driver delay A (ch1_tau28)                        
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0387026E-07  Seconds

 Test 3420, Subtest 19, Module 3, Slot 2b  PASSED.
 driver delay A (ch1_tau14)                        
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.2195999E-08  Seconds

 Test 3420, Subtest 20, Module 3, Slot 2b  PASSED.
 driver delay A (ch1_tau7)                         
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.6265889E-08  Seconds

 Test 3420, Subtest 21, Module 3, Slot 2b  PASSED.
 driver delay A (ch1_tau4)                         
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5438881E-08  Seconds

 Test 3420, Subtest 22, Module 3, Slot 2b  PASSED.
 driver delay A (ch1_tau2)                         
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.7847000E-09  Seconds

 Test 3420, Subtest 23, Module 3, Slot 2b  PASSED.
 driver delay A (ch1_tau1)                         
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.7747419E-09  Seconds

 Test 3420, Subtest 24, Module 3, Slot 2b  PASSED.
 driver delay B (ch1_tau101)                       
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.6811022E-07  Seconds

 Test 3420, Subtest 25, Module 3, Slot 2b  PASSED.
 driver delay B (ch1_tau45)                        
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6268648E-07  Seconds

 Test 3420, Subtest 26, Module 3, Slot 2b  PASSED.
 driver delay B (ch1_tau28)                        
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0200812E-07  Seconds

 Test 3420, Subtest 27, Module 3, Slot 2b  PASSED.
 driver delay B (ch1_tau14)                        
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.1057527E-08  Seconds

 Test 3420, Subtest 28, Module 3, Slot 2b  PASSED.
 driver delay B (ch1_tau7)                         
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.5956652E-08  Seconds

 Test 3420, Subtest 29, Module 3, Slot 2b  PASSED.
 driver delay B (ch1_tau4)                         
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5134441E-08  Seconds

 Test 3420, Subtest 30, Module 3, Slot 2b  PASSED.
 driver delay B (ch1_tau2)                         
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.6216391E-09  Seconds

 Test 3420, Subtest 31, Module 3, Slot 2b  PASSED.
 driver delay B (ch1_tau1)                         
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.6453659E-09  Seconds

 Test 3420, Subtest 32, Module 3, Slot 2b  PASSED.
 driver delay A (ch2_tau101)                       
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.7588226E-07  Seconds

 Test 3420, Subtest 33, Module 3, Slot 2b  PASSED.
 driver delay A (ch2_tau45)                        
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6791378E-07  Seconds

 Test 3420, Subtest 34, Module 3, Slot 2b  PASSED.
 driver delay A (ch2_tau28)                        
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0342794E-07  Seconds

 Test 3420, Subtest 35, Module 3, Slot 2b  PASSED.
 driver delay A (ch2_tau14)                        
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.1734397E-08  Seconds

 Test 3420, Subtest 36, Module 3, Slot 2b  PASSED.
 driver delay A (ch2_tau7)                         
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.6147043E-08  Seconds

 Test 3420, Subtest 37, Module 3, Slot 2b  PASSED.
 driver delay A (ch2_tau4)                         
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5073121E-08  Seconds

 Test 3420, Subtest 38, Module 3, Slot 2b  PASSED.
 driver delay A (ch2_tau2)                         
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.7627828E-09  Seconds

 Test 3420, Subtest 39, Module 3, Slot 2b  PASSED.
 driver delay A (ch2_tau1)                         
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.8231932E-09  Seconds

 Test 3420, Subtest 40, Module 3, Slot 2b  PASSED.
 driver delay B (ch2_tau101)                       
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.7197510E-07  Seconds

 Test 3420, Subtest 41, Module 3, Slot 2b  PASSED.
 driver delay B (ch2_tau45)                        
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6613470E-07  Seconds

 Test 3420, Subtest 42, Module 3, Slot 2b  PASSED.
 driver delay B (ch2_tau28)                        
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0266472E-07  Seconds

 Test 3420, Subtest 43, Module 3, Slot 2b  PASSED.
 driver delay B (ch2_tau14)                        
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.1180499E-08  Seconds

 Test 3420, Subtest 44, Module 3, Slot 2b  PASSED.
 driver delay B (ch2_tau7)                         
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.5715722E-08  Seconds

 Test 3420, Subtest 45, Module 3, Slot 2b  PASSED.
 driver delay B (ch2_tau4)                         
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.4869188E-08  Seconds

 Test 3420, Subtest 46, Module 3, Slot 2b  PASSED.
 driver delay B (ch2_tau2)                         
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.7489472E-09  Seconds

 Test 3420, Subtest 47, Module 3, Slot 2b  PASSED.
 driver delay B (ch2_tau1)                         
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.6613258E-09  Seconds

 Test 3420, Subtest 48, Module 3, Slot 2b  PASSED.
 driver delay A (ch3_tau101)                       
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.7782211E-07  Seconds

 Test 3420, Subtest 49, Module 3, Slot 2b  PASSED.
 driver delay A (ch3_tau45)                        
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6880037E-07  Seconds

 Test 3420, Subtest 50, Module 3, Slot 2b  PASSED.
 driver delay A (ch3_tau28)                        
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0405945E-07  Seconds

 Test 3420, Subtest 51, Module 3, Slot 2b  PASSED.
 driver delay A (ch3_tau14)                        
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.1953816E-08  Seconds

 Test 3420, Subtest 52, Module 3, Slot 2b  PASSED.
 driver delay A (ch3_tau7)                         
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.6260986E-08  Seconds

 Test 3420, Subtest 53, Module 3, Slot 2b  PASSED.
 driver delay A (ch3_tau4)                         
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5264749E-08  Seconds

 Test 3420, Subtest 54, Module 3, Slot 2b  PASSED.
 driver delay A (ch3_tau2)                         
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.6903235E-09  Seconds

 Test 3420, Subtest 55, Module 3, Slot 2b  PASSED.
 driver delay A (ch3_tau1)                         
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.7924109E-09  Seconds

 Test 3420, Subtest 56, Module 3, Slot 2b  PASSED.
 driver delay B (ch3_tau101)                       
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.7003582E-07  Seconds

 Test 3420, Subtest 57, Module 3, Slot 2b  PASSED.
 driver delay B (ch3_tau45)                        
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6540470E-07  Seconds

 Test 3420, Subtest 58, Module 3, Slot 2b  PASSED.
 driver delay B (ch3_tau28)                        
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0193394E-07  Seconds

 Test 3420, Subtest 59, Module 3, Slot 2b  PASSED.
 driver delay B (ch3_tau14)                        
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.0806903E-08  Seconds

 Test 3420, Subtest 60, Module 3, Slot 2b  PASSED.
 driver delay B (ch3_tau7)                         
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.5672580E-08  Seconds

 Test 3420, Subtest 61, Module 3, Slot 2b  PASSED.
 driver delay B (ch3_tau4)                         
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.4990540E-08  Seconds

 Test 3420, Subtest 62, Module 3, Slot 2b  PASSED.
 driver delay B (ch3_tau2)                         
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.5210733E-09  Seconds

 Test 3420, Subtest 63, Module 3, Slot 2b  PASSED.
 driver delay B (ch3_tau1)                         
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.7060809E-09  Seconds

 Test 3420, Subtest 64, Module 3, Slot 2b  PASSED.
 driver delay A (ch4_tau101)                       
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.7285887E-07  Seconds

 Test 3420, Subtest 65, Module 3, Slot 2b  PASSED.
 driver delay A (ch4_tau45)                        
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6506130E-07  Seconds

 Test 3420, Subtest 66, Module 3, Slot 2b  PASSED.
 driver delay A (ch4_tau28)                        
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0292907E-07  Seconds

 Test 3420, Subtest 67, Module 3, Slot 2b  PASSED.
 driver delay A (ch4_tau14)                        
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.1685236E-08  Seconds

 Test 3420, Subtest 68, Module 3, Slot 2b  PASSED.
 driver delay A (ch4_tau7)                         
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.6221788E-08  Seconds

 Test 3420, Subtest 69, Module 3, Slot 2b  PASSED.
 driver delay A (ch4_tau4)                         
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5283459E-08  Seconds

 Test 3420, Subtest 70, Module 3, Slot 2b  PASSED.
 driver delay A (ch4_tau2)                         
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.8493685E-09  Seconds

 Test 3420, Subtest 71, Module 3, Slot 2b  PASSED.
 driver delay A (ch4_tau1)                         
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.8286394E-09  Seconds

 Test 3420, Subtest 72, Module 3, Slot 2b  PASSED.
 driver delay B (ch4_tau101)                       
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.7130555E-07  Seconds

 Test 3420, Subtest 73, Module 3, Slot 2b  PASSED.
 driver delay B (ch4_tau45)                        
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6428454E-07  Seconds

 Test 3420, Subtest 74, Module 3, Slot 2b  PASSED.
 driver delay B (ch4_tau28)                        
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0250477E-07  Seconds

 Test 3420, Subtest 75, Module 3, Slot 2b  PASSED.
 driver delay B (ch4_tau14)                        
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.1695480E-08  Seconds

 Test 3420, Subtest 76, Module 3, Slot 2b  PASSED.
 driver delay B (ch4_tau7)                         
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.6156375E-08  Seconds

 Test 3420, Subtest 77, Module 3, Slot 2b  PASSED.
 driver delay B (ch4_tau4)                         
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5199513E-08  Seconds

 Test 3420, Subtest 78, Module 3, Slot 2b  PASSED.
 driver delay B (ch4_tau2)                         
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.6331253E-09  Seconds

 Test 3420, Subtest 79, Module 3, Slot 2b  PASSED.
 driver delay B (ch4_tau1)                         
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.8317364E-09  Seconds

 Test 3420, Subtest 80, Module 3, Slot 2b  PASSED.
 driver delay A (ch5_tau101)                       
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.7661334E-07  Seconds

 Test 3420, Subtest 81, Module 3, Slot 2b  PASSED.
 driver delay A (ch5_tau45)                        
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6678134E-07  Seconds

 Test 3420, Subtest 82, Module 3, Slot 2b  PASSED.
 driver delay A (ch5_tau28)                        
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0403883E-07  Seconds

 Test 3420, Subtest 83, Module 3, Slot 2b  PASSED.
 driver delay A (ch5_tau14)                        
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.2200938E-08  Seconds

 Test 3420, Subtest 84, Module 3, Slot 2b  PASSED.
 driver delay A (ch5_tau7)                         
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.6554368E-08  Seconds

 Test 3420, Subtest 85, Module 3, Slot 2b  PASSED.
 driver delay A (ch5_tau4)                         
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5487892E-08  Seconds

 Test 3420, Subtest 86, Module 3, Slot 2b  PASSED.
 driver delay A (ch5_tau2)                         
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.7337250E-09  Seconds

 Test 3420, Subtest 87, Module 3, Slot 2b  PASSED.
 driver delay A (ch5_tau1)                         
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.8162349E-09  Seconds

 Test 3420, Subtest 88, Module 3, Slot 2b  PASSED.
 driver delay B (ch5_tau101)                       
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.7040085E-07  Seconds

 Test 3420, Subtest 89, Module 3, Slot 2b  PASSED.
 driver delay B (ch5_tau45)                        
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6402932E-07  Seconds

 Test 3420, Subtest 90, Module 3, Slot 2b  PASSED.
 driver delay B (ch5_tau28)                        
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0229286E-07  Seconds

 Test 3420, Subtest 91, Module 3, Slot 2b  PASSED.
 driver delay B (ch5_tau14)                        
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.1426519E-08  Seconds

 Test 3420, Subtest 92, Module 3, Slot 2b  PASSED.
 driver delay B (ch5_tau7)                         
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.6078030E-08  Seconds

 Test 3420, Subtest 93, Module 3, Slot 2b  PASSED.
 driver delay B (ch5_tau4)                         
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5213917E-08  Seconds

 Test 3420, Subtest 94, Module 3, Slot 2b  PASSED.
 driver delay B (ch5_tau2)                         
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.6113914E-09  Seconds

 Test 3420, Subtest 95, Module 3, Slot 2b  PASSED.
 driver delay B (ch5_tau1)                         
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.7488116E-09  Seconds

 Test 3420, Subtest 96, Module 3, Slot 2b  PASSED.
 driver delay A (ch6_tau101)                       
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.6685916E-07  Seconds

 Test 3420, Subtest 97, Module 3, Slot 2b  PASSED.
 driver delay A (ch6_tau45)                        
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6239694E-07  Seconds

 Test 3420, Subtest 98, Module 3, Slot 2b  PASSED.
 driver delay A (ch6_tau28)                        
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0141263E-07  Seconds

 Test 3420, Subtest 99, Module 3, Slot 2b  PASSED.
 driver delay A (ch6_tau14)                        
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.0869001E-08  Seconds

 Test 3420, Subtest 100, Module 3, Slot 2b  PASSED.
 driver delay A (ch6_tau7)                         
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.5606391E-08  Seconds

 Test 3420, Subtest 101, Module 3, Slot 2b  PASSED.
 driver delay A (ch6_tau4)                         
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5108221E-08  Seconds

 Test 3420, Subtest 102, Module 3, Slot 2b  PASSED.
 driver delay A (ch6_tau2)                         
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.6669684E-09  Seconds

 Test 3420, Subtest 103, Module 3, Slot 2b  PASSED.
 driver delay A (ch6_tau1)                         
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.7990056E-09  Seconds

 Test 3420, Subtest 104, Module 3, Slot 2b  PASSED.
 driver delay B (ch6_tau101)                       
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.6457558E-07  Seconds

 Test 3420, Subtest 105, Module 3, Slot 2b  PASSED.
 driver delay B (ch6_tau45)                        
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6144539E-07  Seconds

 Test 3420, Subtest 106, Module 3, Slot 2b  PASSED.
 driver delay B (ch6_tau28)                        
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0083330E-07  Seconds

 Test 3420, Subtest 107, Module 3, Slot 2b  PASSED.
 driver delay B (ch6_tau14)                        
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.0665667E-08  Seconds

 Test 3420, Subtest 108, Module 3, Slot 2b  PASSED.
 driver delay B (ch6_tau7)                         
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.5536172E-08  Seconds

 Test 3420, Subtest 109, Module 3, Slot 2b  PASSED.
 driver delay B (ch6_tau4)                         
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.4807645E-08  Seconds

 Test 3420, Subtest 110, Module 3, Slot 2b  PASSED.
 driver delay B (ch6_tau2)                         
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.5655545E-09  Seconds

 Test 3420, Subtest 111, Module 3, Slot 2b  PASSED.
 driver delay B (ch6_tau1)                         
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.7218544E-09  Seconds

 Test 3420, Subtest 112, Module 3, Slot 2b  PASSED.
 driver delay A (ch7_tau101)                       
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.7663605E-07  Seconds

 Test 3420, Subtest 113, Module 3, Slot 2b  PASSED.
 driver delay A (ch7_tau45)                        
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6723169E-07  Seconds

 Test 3420, Subtest 114, Module 3, Slot 2b  PASSED.
 driver delay A (ch7_tau28)                        
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0379108E-07  Seconds

 Test 3420, Subtest 115, Module 3, Slot 2b  PASSED.
 driver delay A (ch7_tau14)                        
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.2154070E-08  Seconds

 Test 3420, Subtest 116, Module 3, Slot 2b  FAILED.
 driver delay A (ch7_tau7)                         
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.6429697E-08  Seconds

 Test 3420, Subtest 117, Module 3, Slot 2b  PASSED.
 driver delay A (ch7_tau4)                         
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5504694E-08  Seconds

 Test 3420, Subtest 118, Module 3, Slot 2b  PASSED.
 driver delay A (ch7_tau2)                         
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.7030712E-09  Seconds

 Test 3420, Subtest 119, Module 3, Slot 2b  PASSED.
 driver delay A (ch7_tau1)                         
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.8217548E-09  Seconds

 Test 3420, Subtest 120, Module 3, Slot 2b  PASSED.
 driver delay B (ch7_tau101)                       
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.7004643E-07  Seconds

 Test 3420, Subtest 121, Module 3, Slot 2b  PASSED.
 driver delay B (ch7_tau45)                        
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6420703E-07  Seconds

 Test 3420, Subtest 122, Module 3, Slot 2b  PASSED.
 driver delay B (ch7_tau28)                        
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0198521E-07  Seconds

 Test 3420, Subtest 123, Module 3, Slot 2b  PASSED.
 driver delay B (ch7_tau14)                        
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.1386351E-08  Seconds

 Test 3420, Subtest 124, Module 3, Slot 2b  PASSED.
 driver delay B (ch7_tau7)                         
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.5904293E-08  Seconds

 Test 3420, Subtest 125, Module 3, Slot 2b  PASSED.
 driver delay B (ch7_tau4)                         
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5189009E-08  Seconds

 Test 3420, Subtest 126, Module 3, Slot 2b  PASSED.
 driver delay B (ch7_tau2)                         
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.6366121E-09  Seconds

 Test 3420, Subtest 127, Module 3, Slot 2b  PASSED.
 driver delay B (ch7_tau1)                         
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.7379212E-09  Seconds

 Test 3421, Subtest 0, Module 3, Slot 2a  PASSED.
 receiver delay A (ch0_tau101)                     
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.7510860E-07  Seconds

 Test 3421, Subtest 1, Module 3, Slot 2a  PASSED.
 receiver delay A (ch0_tau45)                      
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6583017E-07  Seconds

 Test 3421, Subtest 2, Module 3, Slot 2a  PASSED.
 receiver delay A (ch0_tau28)                      
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0376428E-07  Seconds

 Test 3421, Subtest 3, Module 3, Slot 2a  PASSED.
 receiver delay A (ch0_tau14)                      
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.2173491E-08  Seconds

 Test 3421, Subtest 4, Module 3, Slot 2a  PASSED.
 receiver delay A (ch0_tau7)                       
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.6257805E-08  Seconds

 Test 3421, Subtest 5, Module 3, Slot 2a  PASSED.
 receiver delay A (ch0_tau4)                       
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5368706E-08  Seconds

 Test 3421, Subtest 6, Module 3, Slot 2a  PASSED.
 receiver delay A (ch0_tau2)                       
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.8322622E-09  Seconds

 Test 3421, Subtest 7, Module 3, Slot 2a  PASSED.
 receiver delay A (ch0_tau1)                       
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.8818803E-09  Seconds

 Test 3421, Subtest 8, Module 3, Slot 2a  PASSED.
 receiver delay A (ch1_tau101)                     
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.7773089E-07  Seconds

 Test 3421, Subtest 9, Module 3, Slot 2a  PASSED.
 receiver delay A (ch1_tau45)                      
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6669588E-07  Seconds

 Test 3421, Subtest 10, Module 3, Slot 2a  PASSED.
 receiver delay A (ch1_tau28)                      
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0430814E-07  Seconds

 Test 3421, Subtest 11, Module 3, Slot 2a  PASSED.
 receiver delay A (ch1_tau14)                      
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.2609301E-08  Seconds

 Test 3421, Subtest 12, Module 3, Slot 2a  PASSED.
 receiver delay A (ch1_tau7)                       
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.6603942E-08  Seconds

 Test 3421, Subtest 13, Module 3, Slot 2a  PASSED.
 receiver delay A (ch1_tau4)                       
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5666408E-08  Seconds

 Test 3421, Subtest 14, Module 3, Slot 2a  PASSED.
 receiver delay A (ch1_tau2)                       
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  8.0033669E-09  Seconds

 Test 3421, Subtest 15, Module 3, Slot 2a  PASSED.
 receiver delay A (ch1_tau1)                       
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.8438462E-09  Seconds

 Test 3421, Subtest 16, Module 3, Slot 2a  PASSED.
 receiver delay A (ch2_tau101)                     
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.7466782E-07  Seconds

 Test 3421, Subtest 17, Module 3, Slot 2a  PASSED.
 receiver delay A (ch2_tau45)                      
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6610806E-07  Seconds

 Test 3421, Subtest 18, Module 3, Slot 2a  PASSED.
 receiver delay A (ch2_tau28)                      
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0380041E-07  Seconds

 Test 3421, Subtest 19, Module 3, Slot 2a  PASSED.
 receiver delay A (ch2_tau14)                      
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.1997563E-08  Seconds

 Test 3421, Subtest 20, Module 3, Slot 2a  PASSED.
 receiver delay A (ch2_tau7)                       
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.6177568E-08  Seconds

 Test 3421, Subtest 21, Module 3, Slot 2a  PASSED.
 receiver delay A (ch2_tau4)                       
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5158155E-08  Seconds

 Test 3421, Subtest 22, Module 3, Slot 2a  PASSED.
 receiver delay A (ch2_tau2)                       
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.6713495E-09  Seconds

 Test 3421, Subtest 23, Module 3, Slot 2a  PASSED.
 receiver delay A (ch2_tau1)                       
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.7547099E-09  Seconds

 Test 3421, Subtest 24, Module 3, Slot 2a  PASSED.
 receiver delay A (ch3_tau101)                     
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.7330899E-07  Seconds

 Test 3421, Subtest 25, Module 3, Slot 2a  PASSED.
 receiver delay A (ch3_tau45)                      
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6565577E-07  Seconds

 Test 3421, Subtest 26, Module 3, Slot 2a  PASSED.
 receiver delay A (ch3_tau28)                      
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0335938E-07  Seconds

 Test 3421, Subtest 27, Module 3, Slot 2a  FAILED.
 receiver delay A (ch3_tau14)                      
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.1755801E-08  Seconds

 Test 3421, Subtest 28, Module 3, Slot 2a  PASSED.
 receiver delay A (ch3_tau7)                       
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.6113514E-08  Seconds

 Test 3421, Subtest 29, Module 3, Slot 2a  PASSED.
 receiver delay A (ch3_tau4)                       
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5004519E-08  Seconds

 Test 3421, Subtest 30, Module 3, Slot 2a  PASSED.
 receiver delay A (ch3_tau2)                       
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.6840037E-09  Seconds

 Test 3421, Subtest 31, Module 3, Slot 2a  PASSED.
 receiver delay A (ch3_tau1)                       
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.7360018E-09  Seconds

 Test 3421, Subtest 32, Module 3, Slot 2a  PASSED.
 receiver delay A (ch4_tau101)                     
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.7373712E-07  Seconds

 Test 3421, Subtest 33, Module 3, Slot 2a  PASSED.
 receiver delay A (ch4_tau45)                      
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6652534E-07  Seconds

 Test 3421, Subtest 34, Module 3, Slot 2a  PASSED.
 receiver delay A (ch4_tau28)                      
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0201740E-07  Seconds

 Test 3421, Subtest 35, Module 3, Slot 2a  PASSED.
 receiver delay A (ch4_tau14)                      
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.1955774E-08  Seconds

 Test 3421, Subtest 36, Module 3, Slot 2a  PASSED.
 receiver delay A (ch4_tau7)                       
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.6287777E-08  Seconds

 Test 3421, Subtest 37, Module 3, Slot 2a  PASSED.
 receiver delay A (ch4_tau4)                       
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5274391E-08  Seconds

 Test 3421, Subtest 38, Module 3, Slot 2a  PASSED.
 receiver delay A (ch4_tau2)                       
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.8014599E-09  Seconds

 Test 3421, Subtest 39, Module 3, Slot 2a  PASSED.
 receiver delay A (ch4_tau1)                       
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.8749801E-09  Seconds

 Test 3421, Subtest 40, Module 3, Slot 2a  PASSED.
 receiver delay A (ch5_tau101)                     
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.7577964E-07  Seconds

 Test 3421, Subtest 41, Module 3, Slot 2a  PASSED.
 receiver delay A (ch5_tau45)                      
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6686431E-07  Seconds

 Test 3421, Subtest 42, Module 3, Slot 2a  PASSED.
 receiver delay A (ch5_tau28)                      
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0332951E-07  Seconds

 Test 3421, Subtest 43, Module 3, Slot 2a  PASSED.
 receiver delay A (ch5_tau14)                      
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.2131427E-08  Seconds

 Test 3421, Subtest 44, Module 3, Slot 2a  PASSED.
 receiver delay A (ch5_tau7)                       
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.6407293E-08  Seconds

 Test 3421, Subtest 45, Module 3, Slot 2a  PASSED.
 receiver delay A (ch5_tau4)                       
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5378374E-08  Seconds

 Test 3421, Subtest 46, Module 3, Slot 2a  PASSED.
 receiver delay A (ch5_tau2)                       
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.8422958E-09  Seconds

 Test 3421, Subtest 47, Module 3, Slot 2a  PASSED.
 receiver delay A (ch5_tau1)                       
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.8264250E-09  Seconds

 Test 3421, Subtest 48, Module 3, Slot 2a  PASSED.
 receiver delay A (ch6_tau101)                     
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.7649186E-07  Seconds

 Test 3421, Subtest 49, Module 3, Slot 2a  PASSED.
 receiver delay A (ch6_tau45)                      
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6606258E-07  Seconds

 Test 3421, Subtest 50, Module 3, Slot 2a  PASSED.
 receiver delay A (ch6_tau28)                      
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0439079E-07  Seconds

 Test 3421, Subtest 51, Module 3, Slot 2a  PASSED.
 receiver delay A (ch6_tau14)                      
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.2533882E-08  Seconds

 Test 3421, Subtest 52, Module 3, Slot 2a  PASSED.
 receiver delay A (ch6_tau7)                       
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.6518229E-08  Seconds

 Test 3421, Subtest 53, Module 3, Slot 2a  PASSED.
 receiver delay A (ch6_tau4)                       
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5297151E-08  Seconds

 Test 3421, Subtest 54, Module 3, Slot 2a  PASSED.
 receiver delay A (ch6_tau2)                       
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.8515086E-09  Seconds

 Test 3421, Subtest 55, Module 3, Slot 2a  PASSED.
 receiver delay A (ch6_tau1)                       
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.8377185E-09  Seconds

 Test 3421, Subtest 56, Module 3, Slot 2a  PASSED.
 receiver delay A (ch7_tau101)                     
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.7321217E-07  Seconds

 Test 3421, Subtest 57, Module 3, Slot 2a  PASSED.
 receiver delay A (ch7_tau45)                      
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6462427E-07  Seconds

 Test 3421, Subtest 58, Module 3, Slot 2a  PASSED.
 receiver delay A (ch7_tau28)                      
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0336705E-07  Seconds

 Test 3421, Subtest 59, Module 3, Slot 2a  PASSED.
 receiver delay A (ch7_tau14)                      
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.1982542E-08  Seconds

 Test 3421, Subtest 60, Module 3, Slot 2a  PASSED.
 receiver delay A (ch7_tau7)                       
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.6261970E-08  Seconds

 Test 3421, Subtest 61, Module 3, Slot 2a  PASSED.
 receiver delay A (ch7_tau4)                       
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5363308E-08  Seconds

 Test 3421, Subtest 62, Module 3, Slot 2a  PASSED.
 receiver delay A (ch7_tau2)                       
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.8510879E-09  Seconds

 Test 3421, Subtest 63, Module 3, Slot 2a  PASSED.
 receiver delay A (ch7_tau1)                       
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.7619448E-09  Seconds

 Test 3421, Subtest 64, Module 3, Slot 2a  PASSED.
 receiver delay B (ch0_tau101)                     
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.7091244E-07  Seconds

 Test 3421, Subtest 65, Module 3, Slot 2a  PASSED.
 receiver delay B (ch0_tau45)                      
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6381349E-07  Seconds

 Test 3421, Subtest 66, Module 3, Slot 2a  PASSED.
 receiver delay B (ch0_tau28)                      
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0243254E-07  Seconds

 Test 3421, Subtest 67, Module 3, Slot 2a  PASSED.
 receiver delay B (ch0_tau14)                      
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.1714503E-08  Seconds

 Test 3421, Subtest 68, Module 3, Slot 2a  PASSED.
 receiver delay B (ch0_tau7)                       
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.6020738E-08  Seconds

 Test 3421, Subtest 69, Module 3, Slot 2a  PASSED.
 receiver delay B (ch0_tau4)                       
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5453788E-08  Seconds

 Test 3421, Subtest 70, Module 3, Slot 2a  PASSED.
 receiver delay B (ch0_tau2)                       
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.8483787E-09  Seconds

 Test 3421, Subtest 71, Module 3, Slot 2a  PASSED.
 receiver delay B (ch0_tau1)                       
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.6289990E-09  Seconds

 Test 3421, Subtest 72, Module 3, Slot 2a  PASSED.
 receiver delay B (ch1_tau101)                     
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.7196960E-07  Seconds

 Test 3421, Subtest 73, Module 3, Slot 2a  PASSED.
 receiver delay B (ch1_tau45)                      
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6406965E-07  Seconds

 Test 3421, Subtest 74, Module 3, Slot 2a  PASSED.
 receiver delay B (ch1_tau28)                      
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0296474E-07  Seconds

 Test 3421, Subtest 75, Module 3, Slot 2a  PASSED.
 receiver delay B (ch1_tau14)                      
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.1742148E-08  Seconds

 Test 3421, Subtest 76, Module 3, Slot 2a  PASSED.
 receiver delay B (ch1_tau7)                       
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.6229033E-08  Seconds

 Test 3421, Subtest 77, Module 3, Slot 2a  PASSED.
 receiver delay B (ch1_tau4)                       
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5408051E-08  Seconds

 Test 3421, Subtest 78, Module 3, Slot 2a  PASSED.
 receiver delay B (ch1_tau2)                       
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.8120255E-09  Seconds

 Test 3421, Subtest 79, Module 3, Slot 2a  PASSED.
 receiver delay B (ch1_tau1)                       
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.7439568E-09  Seconds

 Test 3421, Subtest 80, Module 3, Slot 2a  PASSED.
 receiver delay B (ch2_tau101)                     
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.7009940E-07  Seconds

 Test 3421, Subtest 81, Module 3, Slot 2a  PASSED.
 receiver delay B (ch2_tau45)                      
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6418810E-07  Seconds

 Test 3421, Subtest 82, Module 3, Slot 2a  PASSED.
 receiver delay B (ch2_tau28)                      
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0248285E-07  Seconds

 Test 3421, Subtest 83, Module 3, Slot 2a  PASSED.
 receiver delay B (ch2_tau14)                      
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.1271458E-08  Seconds

 Test 3421, Subtest 84, Module 3, Slot 2a  PASSED.
 receiver delay B (ch2_tau7)                       
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.5795365E-08  Seconds

 Test 3421, Subtest 85, Module 3, Slot 2a  PASSED.
 receiver delay B (ch2_tau4)                       
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5122484E-08  Seconds

 Test 3421, Subtest 86, Module 3, Slot 2a  PASSED.
 receiver delay B (ch2_tau2)                       
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.6754643E-09  Seconds

 Test 3421, Subtest 87, Module 3, Slot 2a  PASSED.
 receiver delay B (ch2_tau1)                       
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.5636836E-09  Seconds

 Test 3421, Subtest 88, Module 3, Slot 2a  PASSED.
 receiver delay B (ch3_tau101)                     
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.6619349E-07  Seconds

 Test 3421, Subtest 89, Module 3, Slot 2a  PASSED.
 receiver delay B (ch3_tau45)                      
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6247482E-07  Seconds

 Test 3421, Subtest 90, Module 3, Slot 2a  PASSED.
 receiver delay B (ch3_tau28)                      
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0139093E-07  Seconds

 Test 3421, Subtest 91, Module 3, Slot 2a  PASSED.
 receiver delay B (ch3_tau14)                      
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.0684535E-08  Seconds

 Test 3421, Subtest 92, Module 3, Slot 2a  PASSED.
 receiver delay B (ch3_tau7)                       
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.5654222E-08  Seconds

 Test 3421, Subtest 93, Module 3, Slot 2a  PASSED.
 receiver delay B (ch3_tau4)                       
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.4812524E-08  Seconds

 Test 3421, Subtest 94, Module 3, Slot 2a  PASSED.
 receiver delay B (ch3_tau2)                       
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.5323090E-09  Seconds

 Test 3421, Subtest 95, Module 3, Slot 2a  PASSED.
 receiver delay B (ch3_tau1)                       
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.6441452E-09  Seconds

 Test 3421, Subtest 96, Module 3, Slot 2a  PASSED.
 receiver delay B (ch4_tau101)                     
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.6901525E-07  Seconds

 Test 3421, Subtest 97, Module 3, Slot 2a  PASSED.
 receiver delay B (ch4_tau45)                      
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6425019E-07  Seconds

 Test 3421, Subtest 98, Module 3, Slot 2a  PASSED.
 receiver delay B (ch4_tau28)                      
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0083281E-07  Seconds

 Test 3421, Subtest 99, Module 3, Slot 2a  PASSED.
 receiver delay B (ch4_tau14)                      
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.1242735E-08  Seconds

 Test 3421, Subtest 100, Module 3, Slot 2a  PASSED.
 receiver delay B (ch4_tau7)                       
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.5871187E-08  Seconds

 Test 3421, Subtest 101, Module 3, Slot 2a  PASSED.
 receiver delay B (ch4_tau4)                       
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5405555E-08  Seconds

 Test 3421, Subtest 102, Module 3, Slot 2a  PASSED.
 receiver delay B (ch4_tau2)                       
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.7038999E-09  Seconds

 Test 3421, Subtest 103, Module 3, Slot 2a  PASSED.
 receiver delay B (ch4_tau1)                       
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.7088799E-09  Seconds

 Test 3421, Subtest 104, Module 3, Slot 2a  PASSED.
 receiver delay B (ch5_tau101)                     
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.7023872E-07  Seconds

 Test 3421, Subtest 105, Module 3, Slot 2a  PASSED.
 receiver delay B (ch5_tau45)                      
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6418805E-07  Seconds

 Test 3421, Subtest 106, Module 3, Slot 2a  PASSED.
 receiver delay B (ch5_tau28)                      
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0204902E-07  Seconds

 Test 3421, Subtest 107, Module 3, Slot 2a  PASSED.
 receiver delay B (ch5_tau14)                      
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.1222326E-08  Seconds

 Test 3421, Subtest 108, Module 3, Slot 2a  PASSED.
 receiver delay B (ch5_tau7)                       
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.6017417E-08  Seconds

 Test 3421, Subtest 109, Module 3, Slot 2a  PASSED.
 receiver delay B (ch5_tau4)                       
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5270642E-08  Seconds

 Test 3421, Subtest 110, Module 3, Slot 2a  PASSED.
 receiver delay B (ch5_tau2)                       
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.8176454E-09  Seconds

 Test 3421, Subtest 111, Module 3, Slot 2a  PASSED.
 receiver delay B (ch5_tau1)                       
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.6736225E-09  Seconds

 Test 3421, Subtest 112, Module 3, Slot 2a  PASSED.
 receiver delay B (ch6_tau101)                     
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.6674403E-07  Seconds

 Test 3421, Subtest 113, Module 3, Slot 2a  PASSED.
 receiver delay B (ch6_tau45)                      
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6183218E-07  Seconds

 Test 3421, Subtest 114, Module 3, Slot 2a  PASSED.
 receiver delay B (ch6_tau28)                      
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0162470E-07  Seconds

 Test 3421, Subtest 115, Module 3, Slot 2a  PASSED.
 receiver delay B (ch6_tau14)                      
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.1110879E-08  Seconds

 Test 3421, Subtest 116, Module 3, Slot 2a  PASSED.
 receiver delay B (ch6_tau7)                       
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.5726423E-08  Seconds

 Test 3421, Subtest 117, Module 3, Slot 2a  PASSED.
 receiver delay B (ch6_tau4)                       
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5220412E-08  Seconds

 Test 3421, Subtest 118, Module 3, Slot 2a  PASSED.
 receiver delay B (ch6_tau2)                       
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.7133040E-09  Seconds

 Test 3421, Subtest 119, Module 3, Slot 2a  PASSED.
 receiver delay B (ch6_tau1)                       
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.5161332E-09  Seconds

 Test 3421, Subtest 120, Module 3, Slot 2a  PASSED.
 receiver delay B (ch7_tau101)                     
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.6586442E-07  Seconds

 Test 3421, Subtest 121, Module 3, Slot 2a  PASSED.
 receiver delay B (ch7_tau45)                      
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6125936E-07  Seconds

 Test 3421, Subtest 122, Module 3, Slot 2a  PASSED.
 receiver delay B (ch7_tau28)                      
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0148271E-07  Seconds

 Test 3421, Subtest 123, Module 3, Slot 2a  PASSED.
 receiver delay B (ch7_tau14)                      
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.0997574E-08  Seconds

 Test 3421, Subtest 124, Module 3, Slot 2a  PASSED.
 receiver delay B (ch7_tau7)                       
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.5858335E-08  Seconds

 Test 3421, Subtest 125, Module 3, Slot 2a  PASSED.
 receiver delay B (ch7_tau4)                       
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.4992780E-08  Seconds

 Test 3421, Subtest 126, Module 3, Slot 2a  PASSED.
 receiver delay B (ch7_tau2)                       
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.6260310E-09  Seconds

 Test 3421, Subtest 127, Module 3, Slot 2a  PASSED.
 receiver delay B (ch7_tau1)                       
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.6476215E-09  Seconds

 Test 3421, Subtest 0, Module 3, Slot 2b  PASSED.
 receiver delay A (ch0_tau101)                     
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.7605245E-07  Seconds

 Test 3421, Subtest 1, Module 3, Slot 2b  PASSED.
 receiver delay A (ch0_tau45)                      
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6641429E-07  Seconds

 Test 3421, Subtest 2, Module 3, Slot 2b  PASSED.
 receiver delay A (ch0_tau28)                      
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0403764E-07  Seconds

 Test 3421, Subtest 3, Module 3, Slot 2b  PASSED.
 receiver delay A (ch0_tau14)                      
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.2306400E-08  Seconds

 Test 3421, Subtest 4, Module 3, Slot 2b  PASSED.
 receiver delay A (ch0_tau7)                       
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.6350053E-08  Seconds

 Test 3421, Subtest 5, Module 3, Slot 2b  PASSED.
 receiver delay A (ch0_tau4)                       
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5298705E-08  Seconds

 Test 3421, Subtest 6, Module 3, Slot 2b  PASSED.
 receiver delay A (ch0_tau2)                       
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.8396170E-09  Seconds

 Test 3421, Subtest 7, Module 3, Slot 2b  PASSED.
 receiver delay A (ch0_tau1)                       
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.8057442E-09  Seconds

 Test 3421, Subtest 8, Module 3, Slot 2b  PASSED.
 receiver delay A (ch1_tau101)                     
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.7343155E-07  Seconds

 Test 3421, Subtest 9, Module 3, Slot 2b  PASSED.
 receiver delay A (ch1_tau45)                      
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6530039E-07  Seconds

 Test 3421, Subtest 10, Module 3, Slot 2b  PASSED.
 receiver delay A (ch1_tau28)                      
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0311087E-07  Seconds

 Test 3421, Subtest 11, Module 3, Slot 2b  PASSED.
 receiver delay A (ch1_tau14)                      
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.1914955E-08  Seconds

 Test 3421, Subtest 12, Module 3, Slot 2b  PASSED.
 receiver delay A (ch1_tau7)                       
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.6243600E-08  Seconds

 Test 3421, Subtest 13, Module 3, Slot 2b  PASSED.
 receiver delay A (ch1_tau4)                       
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5392036E-08  Seconds

 Test 3421, Subtest 14, Module 3, Slot 2b  PASSED.
 receiver delay A (ch1_tau2)                       
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.8007759E-09  Seconds

 Test 3421, Subtest 15, Module 3, Slot 2b  PASSED.
 receiver delay A (ch1_tau1)                       
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.6689154E-09  Seconds

 Test 3421, Subtest 16, Module 3, Slot 2b  PASSED.
 receiver delay A (ch2_tau101)                     
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.7702079E-07  Seconds

 Test 3421, Subtest 17, Module 3, Slot 2b  PASSED.
 receiver delay A (ch2_tau45)                      
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6830961E-07  Seconds

 Test 3421, Subtest 18, Module 3, Slot 2b  PASSED.
 receiver delay A (ch2_tau28)                      
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0396575E-07  Seconds

 Test 3421, Subtest 19, Module 3, Slot 2b  PASSED.
 receiver delay A (ch2_tau14)                      
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.1924016E-08  Seconds

 Test 3421, Subtest 20, Module 3, Slot 2b  PASSED.
 receiver delay A (ch2_tau7)                       
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.6105994E-08  Seconds

 Test 3421, Subtest 21, Module 3, Slot 2b  PASSED.
 receiver delay A (ch2_tau4)                       
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5120324E-08  Seconds

 Test 3421, Subtest 22, Module 3, Slot 2b  PASSED.
 receiver delay A (ch2_tau2)                       
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.8107833E-09  Seconds

 Test 3421, Subtest 23, Module 3, Slot 2b  PASSED.
 receiver delay A (ch2_tau1)                       
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.7843078E-09  Seconds

 Test 3421, Subtest 24, Module 3, Slot 2b  PASSED.
 receiver delay A (ch3_tau101)                     
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.7852092E-07  Seconds

 Test 3421, Subtest 25, Module 3, Slot 2b  PASSED.
 receiver delay A (ch3_tau45)                      
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6919550E-07  Seconds

 Test 3421, Subtest 26, Module 3, Slot 2b  PASSED.
 receiver delay A (ch3_tau28)                      
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0413917E-07  Seconds

 Test 3421, Subtest 27, Module 3, Slot 2b  PASSED.
 receiver delay A (ch3_tau14)                      
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.2187653E-08  Seconds

 Test 3421, Subtest 28, Module 3, Slot 2b  PASSED.
 receiver delay A (ch3_tau7)                       
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.6268481E-08  Seconds

 Test 3421, Subtest 29, Module 3, Slot 2b  PASSED.
 receiver delay A (ch3_tau4)                       
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5219369E-08  Seconds

 Test 3421, Subtest 30, Module 3, Slot 2b  PASSED.
 receiver delay A (ch3_tau2)                       
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.7689374E-09  Seconds

 Test 3421, Subtest 31, Module 3, Slot 2b  PASSED.
 receiver delay A (ch3_tau1)                       
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.7418103E-09  Seconds

 Test 3421, Subtest 32, Module 3, Slot 2b  PASSED.
 receiver delay A (ch4_tau101)                     
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.7587845E-07  Seconds

 Test 3421, Subtest 33, Module 3, Slot 2b  PASSED.
 receiver delay A (ch4_tau45)                      
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6637798E-07  Seconds

 Test 3421, Subtest 34, Module 3, Slot 2b  PASSED.
 receiver delay A (ch4_tau28)                      
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0379136E-07  Seconds

 Test 3421, Subtest 35, Module 3, Slot 2b  PASSED.
 receiver delay A (ch4_tau14)                      
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.2186813E-08  Seconds

 Test 3421, Subtest 36, Module 3, Slot 2b  PASSED.
 receiver delay A (ch4_tau7)                       
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.6441042E-08  Seconds

 Test 3421, Subtest 37, Module 3, Slot 2b  PASSED.
 receiver delay A (ch4_tau4)                       
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5432447E-08  Seconds

 Test 3421, Subtest 38, Module 3, Slot 2b  PASSED.
 receiver delay A (ch4_tau2)                       
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.8576697E-09  Seconds

 Test 3421, Subtest 39, Module 3, Slot 2b  PASSED.
 receiver delay A (ch4_tau1)                       
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.7911384E-09  Seconds

 Test 3421, Subtest 40, Module 3, Slot 2b  PASSED.
 receiver delay A (ch5_tau101)                     
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.7768884E-07  Seconds

 Test 3421, Subtest 41, Module 3, Slot 2b  PASSED.
 receiver delay A (ch5_tau45)                      
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6694460E-07  Seconds

 Test 3421, Subtest 42, Module 3, Slot 2b  PASSED.
 receiver delay A (ch5_tau28)                      
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0434702E-07  Seconds

 Test 3421, Subtest 43, Module 3, Slot 2b  PASSED.
 receiver delay A (ch5_tau14)                      
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.2687489E-08  Seconds

 Test 3421, Subtest 44, Module 3, Slot 2b  PASSED.
 receiver delay A (ch5_tau7)                       
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.6533411E-08  Seconds

 Test 3421, Subtest 45, Module 3, Slot 2b  PASSED.
 receiver delay A (ch5_tau4)                       
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5521647E-08  Seconds

 Test 3421, Subtest 46, Module 3, Slot 2b  PASSED.
 receiver delay A (ch5_tau2)                       
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.8606146E-09  Seconds

 Test 3421, Subtest 47, Module 3, Slot 2b  PASSED.
 receiver delay A (ch5_tau1)                       
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.7940654E-09  Seconds

 Test 3421, Subtest 48, Module 3, Slot 2b  PASSED.
 receiver delay A (ch6_tau101)                     
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.7648823E-07  Seconds

 Test 3421, Subtest 49, Module 3, Slot 2b  PASSED.
 receiver delay A (ch6_tau45)                      
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6685049E-07  Seconds

 Test 3421, Subtest 50, Module 3, Slot 2b  PASSED.
 receiver delay A (ch6_tau28)                      
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0391744E-07  Seconds

 Test 3421, Subtest 51, Module 3, Slot 2b  PASSED.
 receiver delay A (ch6_tau14)                      
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.2354926E-08  Seconds

 Test 3421, Subtest 52, Module 3, Slot 2b  PASSED.
 receiver delay A (ch6_tau7)                       
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.6548760E-08  Seconds

 Test 3421, Subtest 53, Module 3, Slot 2b  PASSED.
 receiver delay A (ch6_tau4)                       
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5179087E-08  Seconds

 Test 3421, Subtest 54, Module 3, Slot 2b  PASSED.
 receiver delay A (ch6_tau2)                       
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.7788009E-09  Seconds

 Test 3421, Subtest 55, Module 3, Slot 2b  PASSED.
 receiver delay A (ch6_tau1)                       
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.8587256E-09  Seconds

 Test 3421, Subtest 56, Module 3, Slot 2b  PASSED.
 receiver delay A (ch7_tau101)                     
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.7252470E-07  Seconds

 Test 3421, Subtest 57, Module 3, Slot 2b  PASSED.
 receiver delay A (ch7_tau45)                      
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6511234E-07  Seconds

 Test 3421, Subtest 58, Module 3, Slot 2b  PASSED.
 receiver delay A (ch7_tau28)                      
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0275664E-07  Seconds

 Test 3421, Subtest 59, Module 3, Slot 2b  PASSED.
 receiver delay A (ch7_tau14)                      
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.1731486E-08  Seconds

 Test 3421, Subtest 60, Module 3, Slot 2b  PASSED.
 receiver delay A (ch7_tau7)                       
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.6098279E-08  Seconds

 Test 3421, Subtest 61, Module 3, Slot 2b  PASSED.
 receiver delay A (ch7_tau4)                       
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5221467E-08  Seconds

 Test 3421, Subtest 62, Module 3, Slot 2b  PASSED.
 receiver delay A (ch7_tau2)                       
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.8637201E-09  Seconds

 Test 3421, Subtest 63, Module 3, Slot 2b  PASSED.
 receiver delay A (ch7_tau1)                       
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.7407577E-09  Seconds

 Test 3421, Subtest 64, Module 3, Slot 2b  PASSED.
 receiver delay B (ch0_tau101)                     
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.6678816E-07  Seconds

 Test 3421, Subtest 65, Module 3, Slot 2b  PASSED.
 receiver delay B (ch0_tau45)                      
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6228479E-07  Seconds

 Test 3421, Subtest 66, Module 3, Slot 2b  PASSED.
 receiver delay B (ch0_tau28)                      
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0139165E-07  Seconds

 Test 3421, Subtest 67, Module 3, Slot 2b  PASSED.
 receiver delay B (ch0_tau14)                      
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.0970181E-08  Seconds

 Test 3421, Subtest 68, Module 3, Slot 2b  PASSED.
 receiver delay B (ch0_tau7)                       
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.5762512E-08  Seconds

 Test 3421, Subtest 69, Module 3, Slot 2b  PASSED.
 receiver delay B (ch0_tau4)                       
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5164269E-08  Seconds

 Test 3421, Subtest 70, Module 3, Slot 2b  PASSED.
 receiver delay B (ch0_tau2)                       
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.6836071E-09  Seconds

 Test 3421, Subtest 71, Module 3, Slot 2b  PASSED.
 receiver delay B (ch0_tau1)                       
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.5311578E-09  Seconds

 Test 3421, Subtest 72, Module 3, Slot 2b  PASSED.
 receiver delay B (ch1_tau101)                     
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.6566796E-07  Seconds

 Test 3421, Subtest 73, Module 3, Slot 2b  PASSED.
 receiver delay B (ch1_tau45)                      
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6164353E-07  Seconds

 Test 3421, Subtest 74, Module 3, Slot 2b  PASSED.
 receiver delay B (ch1_tau28)                      
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0129947E-07  Seconds

 Test 3421, Subtest 75, Module 3, Slot 2b  PASSED.
 receiver delay B (ch1_tau14)                      
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.0859234E-08  Seconds

 Test 3421, Subtest 76, Module 3, Slot 2b  PASSED.
 receiver delay B (ch1_tau7)                       
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.5700515E-08  Seconds

 Test 3421, Subtest 77, Module 3, Slot 2b  PASSED.
 receiver delay B (ch1_tau4)                       
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.4932270E-08  Seconds

 Test 3421, Subtest 78, Module 3, Slot 2b  PASSED.
 receiver delay B (ch1_tau2)                       
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.6298163E-09  Seconds

 Test 3421, Subtest 79, Module 3, Slot 2b  PASSED.
 receiver delay B (ch1_tau1)                       
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.6031276E-09  Seconds

 Test 3421, Subtest 80, Module 3, Slot 2b  PASSED.
 receiver delay B (ch2_tau101)                     
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.7083839E-07  Seconds

 Test 3421, Subtest 81, Module 3, Slot 2b  PASSED.
 receiver delay B (ch2_tau45)                      
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6535377E-07  Seconds

 Test 3421, Subtest 82, Module 3, Slot 2b  PASSED.
 receiver delay B (ch2_tau28)                      
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0216216E-07  Seconds

 Test 3421, Subtest 83, Module 3, Slot 2b  PASSED.
 receiver delay B (ch2_tau14)                      
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.1098941E-08  Seconds

 Test 3421, Subtest 84, Module 3, Slot 2b  PASSED.
 receiver delay B (ch2_tau7)                       
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.5738201E-08  Seconds

 Test 3421, Subtest 85, Module 3, Slot 2b  PASSED.
 receiver delay B (ch2_tau4)                       
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5153572E-08  Seconds

 Test 3421, Subtest 86, Module 3, Slot 2b  PASSED.
 receiver delay B (ch2_tau2)                       
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.7237581E-09  Seconds

 Test 3421, Subtest 87, Module 3, Slot 2b  PASSED.
 receiver delay B (ch2_tau1)                       
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.6079906E-09  Seconds

 Test 3421, Subtest 88, Module 3, Slot 2b  PASSED.
 receiver delay B (ch3_tau101)                     
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.7104760E-07  Seconds

 Test 3421, Subtest 89, Module 3, Slot 2b  PASSED.
 receiver delay B (ch3_tau45)                      
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6533459E-07  Seconds

 Test 3421, Subtest 90, Module 3, Slot 2b  PASSED.
 receiver delay B (ch3_tau28)                      
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0229236E-07  Seconds

 Test 3421, Subtest 91, Module 3, Slot 2b  PASSED.
 receiver delay B (ch3_tau14)                      
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.1135923E-08  Seconds

 Test 3421, Subtest 92, Module 3, Slot 2b  PASSED.
 receiver delay B (ch3_tau7)                       
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.5793929E-08  Seconds

 Test 3421, Subtest 93, Module 3, Slot 2b  PASSED.
 receiver delay B (ch3_tau4)                       
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5190362E-08  Seconds

 Test 3421, Subtest 94, Module 3, Slot 2b  PASSED.
 receiver delay B (ch3_tau2)                       
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.6195689E-09  Seconds

 Test 3421, Subtest 95, Module 3, Slot 2b  PASSED.
 receiver delay B (ch3_tau1)                       
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.6808653E-09  Seconds

 Test 3421, Subtest 96, Module 3, Slot 2b  PASSED.
 receiver delay B (ch4_tau101)                     
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.7110196E-07  Seconds

 Test 3421, Subtest 97, Module 3, Slot 2b  PASSED.
 receiver delay B (ch4_tau45)                      
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6401366E-07  Seconds

 Test 3421, Subtest 98, Module 3, Slot 2b  PASSED.
 receiver delay B (ch4_tau28)                      
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0246489E-07  Seconds

 Test 3421, Subtest 99, Module 3, Slot 2b  PASSED.
 receiver delay B (ch4_tau14)                      
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.1747365E-08  Seconds

 Test 3421, Subtest 100, Module 3, Slot 2b  PASSED.
 receiver delay B (ch4_tau7)                       
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.6100911E-08  Seconds

 Test 3421, Subtest 101, Module 3, Slot 2b  PASSED.
 receiver delay B (ch4_tau4)                       
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5361592E-08  Seconds

 Test 3421, Subtest 102, Module 3, Slot 2b  PASSED.
 receiver delay B (ch4_tau2)                       
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.7687119E-09  Seconds

 Test 3421, Subtest 103, Module 3, Slot 2b  PASSED.
 receiver delay B (ch4_tau1)                       
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.6448259E-09  Seconds

 Test 3421, Subtest 104, Module 3, Slot 2b  PASSED.
 receiver delay B (ch5_tau101)                     
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.7181805E-07  Seconds

 Test 3421, Subtest 105, Module 3, Slot 2b  PASSED.
 receiver delay B (ch5_tau45)                      
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6434332E-07  Seconds

 Test 3421, Subtest 106, Module 3, Slot 2b  PASSED.
 receiver delay B (ch5_tau28)                      
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0278430E-07  Seconds

 Test 3421, Subtest 107, Module 3, Slot 2b  PASSED.
 receiver delay B (ch5_tau14)                      
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.1759268E-08  Seconds

 Test 3421, Subtest 108, Module 3, Slot 2b  PASSED.
 receiver delay B (ch5_tau7)                       
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.6193807E-08  Seconds

 Test 3421, Subtest 109, Module 3, Slot 2b  PASSED.
 receiver delay B (ch5_tau4)                       
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5208977E-08  Seconds

 Test 3421, Subtest 110, Module 3, Slot 2b  PASSED.
 receiver delay B (ch5_tau2)                       
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.8614793E-09  Seconds

 Test 3421, Subtest 111, Module 3, Slot 2b  PASSED.
 receiver delay B (ch5_tau1)                       
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.6668953E-09  Seconds

 Test 3421, Subtest 112, Module 3, Slot 2b  PASSED.
 receiver delay B (ch6_tau101)                     
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.6713640E-07  Seconds

 Test 3421, Subtest 113, Module 3, Slot 2b  PASSED.
 receiver delay B (ch6_tau45)                      
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6269162E-07  Seconds

 Test 3421, Subtest 114, Module 3, Slot 2b  PASSED.
 receiver delay B (ch6_tau28)                      
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0142784E-07  Seconds

 Test 3421, Subtest 115, Module 3, Slot 2b  PASSED.
 receiver delay B (ch6_tau14)                      
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.0889918E-08  Seconds

 Test 3421, Subtest 116, Module 3, Slot 2b  PASSED.
 receiver delay B (ch6_tau7)                       
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.5721977E-08  Seconds

 Test 3421, Subtest 117, Module 3, Slot 2b  PASSED.
 receiver delay B (ch6_tau4)                       
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.5202871E-08  Seconds

 Test 3421, Subtest 118, Module 3, Slot 2b  PASSED.
 receiver delay B (ch6_tau2)                       
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.6464975E-09  Seconds

 Test 3421, Subtest 119, Module 3, Slot 2b  PASSED.
 receiver delay B (ch6_tau1)                       
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.5556731E-09  Seconds

 Test 3421, Subtest 120, Module 3, Slot 2b  PASSED.
 receiver delay B (ch7_tau101)                     
  Low Limit       :  2.7570240E-07
  Result expected :  3.6764000E-07
  High Limit      :  4.5959600E-07
  Result Received :  3.6582642E-07  Seconds

 Test 3421, Subtest 121, Module 3, Slot 2b  PASSED.
 receiver delay B (ch7_tau45)                      
  Low Limit       :  1.2283770E-07
  Result expected :  1.6380000E-07
  High Limit      :  2.0477050E-07
  Result Received :  1.6203765E-07  Seconds

 Test 3421, Subtest 122, Module 3, Slot 2b  PASSED.
 receiver delay B (ch7_tau28)                      
  Low Limit       :  7.6432360E-08
  Result expected :  1.0192000E-07
  High Limit      :  1.2741270E-07
  Result Received :  1.0112234E-07  Seconds

 Test 3421, Subtest 123, Module 3, Slot 2b  PASSED.
 receiver delay B (ch7_tau14)                      
  Low Limit       :  3.8216180E-08
  Result expected :  5.0960000E-08
  High Limit      :  6.3706370E-08
  Result Received :  5.0701418E-08  Seconds

 Test 3421, Subtest 124, Module 3, Slot 2b  PASSED.
 receiver delay B (ch7_tau7)                       
  Low Limit       :  1.9108090E-08
  Result expected :  2.5480000E-08
  High Limit      :  3.1853190E-08
  Result Received :  2.5793071E-08  Seconds

 Test 3421, Subtest 125, Module 3, Slot 2b  PASSED.
 receiver delay B (ch7_tau4)                       
  Low Limit       :  8.9991000E-09
  Result expected :  1.4560000E-08
  High Limit      :  2.1802180E-08
  Result Received :  1.4898609E-08  Seconds

 Test 3421, Subtest 126, Module 3, Slot 2b  PASSED.
 receiver delay B (ch7_tau2)                       
  Low Limit       :  4.4995500E-09
  Result expected :  7.2800000E-09
  High Limit      :  1.0901090E-08
  Result Received :  7.7129325E-09  Seconds

 Test 3421, Subtest 127, Module 3, Slot 2b  PASSED.
 receiver delay B (ch7_tau1)                       
  Low Limit       :  2.2497750E-09
  Result expected :  3.6400000E-09
  High Limit      :  5.4505450E-09
  Result Received :  3.5603969E-09  Seconds

 Test 3423, Subtest 0, Module 3, Slot 2a  PASSED.
 pfc_hold_reg_01                                   
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 1, Module 3, Slot 2a  PASSED.
 pfc_hold_reg_23                                   
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 2, Module 3, Slot 2a  PASSED.
 pfc_hold_reg_45                                   
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 3, Module 3, Slot 2a  PASSED.
 pfc_hold_reg_67                                   
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 4, Module 3, Slot 2a  PASSED.
 pfc_sc_ram_ptr_01                                 
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 5, Module 3, Slot 2a  PASSED.
 pfc_sc_ram_ptr_23                                 
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 6, Module 3, Slot 2a  PASSED.
 pfc_sc_ram_ptr_45                                 
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 7, Module 3, Slot 2a  PASSED.
 pfc_sc_ram_ptr_67                                 
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 8, Module 3, Slot 2a  PASSED.
 pfc_hold_reg_01                                   
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 9, Module 3, Slot 2a  PASSED.
 pfc_hold_reg_23                                   
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 10, Module 3, Slot 2a  PASSED.
 pfc_hold_reg_45                                   
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 11, Module 3, Slot 2a  PASSED.
 pfc_hold_reg_67                                   
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 12, Module 3, Slot 2a  PASSED.
 pfc_sc_ram_ptr_01                                 
  Result received : 64  Decimal
  Result expected : 64

 Test 3423, Subtest 13, Module 3, Slot 2a  PASSED.
 pfc_sc_ram_ptr_23                                 
  Result received : 64  Decimal
  Result expected : 64

 Test 3423, Subtest 14, Module 3, Slot 2a  PASSED.
 pfc_sc_ram_ptr_45                                 
  Result received : 64  Decimal
  Result expected : 64

 Test 3423, Subtest 15, Module 3, Slot 2a  PASSED.
 pfc_sc_ram_ptr_67                                 
  Result received : 64  Decimal
  Result expected : 64

 Test 3423, Subtest 16, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_00H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 17, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_00H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 18, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_00H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 19, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_00H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 20, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_01H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 21, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_01H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 22, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_01H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 23, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_01H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 24, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_02H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 25, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_02H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 26, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_02H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 27, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_02H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 28, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_03H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 29, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_03H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 30, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_03H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 31, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_03H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 32, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_04H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 33, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_04H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 34, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_04H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 35, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_04H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 36, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_05H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 37, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_05H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 38, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_05H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 39, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_05H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 40, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_06H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 41, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_06H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 42, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_06H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 43, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_06H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 44, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_07H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 45, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_07H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 46, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_07H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 47, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_07H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 48, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_08H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 49, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_08H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 50, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_08H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 51, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_08H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 52, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_09H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 53, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_09H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 54, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_09H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 55, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_09H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 56, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_0AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 57, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_0AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 58, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_0AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 59, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_0AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 60, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_0BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 61, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_0BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 62, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_0BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 63, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_0BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 64, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_0CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 65, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_0CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 66, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_0CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 67, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_0CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 68, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_0DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 69, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_0DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 70, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_0DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 71, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_0DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 72, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_0EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 73, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_0EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 74, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_0EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 75, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_0EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 76, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_0FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 77, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_0FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 78, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_0FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 79, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_0FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 80, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_10H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 81, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_10H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 82, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_10H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 83, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_10H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 84, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_11H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 85, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_11H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 86, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_11H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 87, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_11H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 88, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_12H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 89, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_12H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 90, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_12H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 91, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_12H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 92, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_13H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 93, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_13H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 94, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_13H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 95, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_13H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 96, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_14H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 97, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_14H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 98, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_14H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 99, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_14H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 100, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_15H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 101, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_15H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 102, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_15H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 103, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_15H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 104, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_16H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 105, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_16H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 106, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_16H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 107, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_16H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 108, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_17H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 109, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_17H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 110, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_17H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 111, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_17H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 112, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_18H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 113, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_18H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 114, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_18H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 115, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_18H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 116, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_19H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 117, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_19H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 118, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_19H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 119, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_19H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 120, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_1AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 121, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_1AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 122, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_1AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 123, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_1AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 124, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_1BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 125, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_1BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 126, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_1BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 127, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_1BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 128, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_1CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 129, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_1CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 130, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_1CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 131, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_1CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 132, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_1DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 133, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_1DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 134, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_1DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 135, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_1DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 136, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_1EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 137, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_1EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 138, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_1EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 139, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_1EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 140, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_1FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 141, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_1FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 142, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_1FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 143, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_1FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 144, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_20H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 145, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_20H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 146, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_20H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 147, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_20H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 148, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_21H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 149, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_21H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 150, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_21H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 151, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_21H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 152, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_22H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 153, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_22H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 154, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_22H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 155, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_22H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 156, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_23H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 157, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_23H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 158, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_23H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 159, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_23H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 160, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_24H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 161, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_24H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 162, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_24H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 163, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_24H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 164, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_25H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 165, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_25H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 166, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_25H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 167, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_25H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 168, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_26H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 169, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_26H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 170, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_26H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 171, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_26H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 172, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_27H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 173, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_27H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 174, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_27H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 175, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_27H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 176, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_28H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 177, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_28H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 178, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_28H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 179, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_28H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 180, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_29H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 181, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_29H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 182, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_29H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 183, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_29H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 184, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_2AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 185, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_2AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 186, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_2AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 187, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_2AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 188, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_2BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 189, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_2BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 190, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_2BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 191, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_2BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 192, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_2CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 193, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_2CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 194, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_2CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 195, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_2CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 196, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_2DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 197, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_2DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 198, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_2DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 199, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_2DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 200, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_2EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 201, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_2EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 202, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_2EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 203, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_2EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 204, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_2FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 205, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_2FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 206, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_2FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 207, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_2FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 208, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_30H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 209, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_30H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 210, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_30H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 211, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_30H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 212, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_31H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 213, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_31H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 214, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_31H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 215, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_31H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 216, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_32H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 217, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_32H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 218, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_32H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 219, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_32H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 220, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_33H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 221, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_33H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 222, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_33H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 223, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_33H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 224, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_34H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 225, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_34H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 226, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_34H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 227, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_34H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 228, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_35H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 229, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_35H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 230, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_35H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 231, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_35H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 232, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_36H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 233, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_36H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 234, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_36H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 235, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_36H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 236, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_37H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 237, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_37H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 238, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_37H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 239, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_37H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 240, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_38H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 241, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_38H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 242, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_38H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 243, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_38H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 244, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_39H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 245, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_39H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 246, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_39H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 247, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_39H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 248, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_3AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 249, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_3AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 250, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_3AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 251, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_3AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 252, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_3BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 253, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_3BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 254, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_3BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 255, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_3BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 256, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_3CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 257, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_3CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 258, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_3CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 259, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_3CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 260, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_3DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 261, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_3DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 262, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_3DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 263, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_3DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 264, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_3EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 265, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_3EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 266, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_3EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 267, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_3EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 268, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_3FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 269, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_3FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 270, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_3FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 271, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_3FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 272, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_40H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 273, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_40H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 274, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_40H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 275, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_40H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 276, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_41H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 277, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_41H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 278, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_41H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 279, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_41H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 280, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_42H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 281, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_42H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 282, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_42H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 283, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_42H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 284, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_43H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 285, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_43H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 286, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_43H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 287, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_43H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 288, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_44H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 289, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_44H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 290, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_44H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 291, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_44H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 292, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_45H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 293, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_45H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 294, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_45H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 295, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_45H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 296, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_46H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 297, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_46H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 298, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_46H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 299, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_46H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 300, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_47H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 301, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_47H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 302, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_47H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 303, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_47H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 304, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_48H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 305, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_48H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 306, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_48H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 307, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_48H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 308, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_49H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 309, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_49H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 310, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_49H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 311, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_49H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 312, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_4AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 313, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_4AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 314, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_4AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 315, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_4AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 316, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_4BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 317, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_4BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 318, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_4BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 319, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_4BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 320, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_4CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 321, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_4CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 322, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_4CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 323, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_4CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 324, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_4DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 325, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_4DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 326, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_4DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 327, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_4DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 328, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_4EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 329, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_4EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 330, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_4EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 331, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_4EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 332, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_4FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 333, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_4FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 334, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_4FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 335, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_4FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 336, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_50H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 337, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_50H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 338, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_50H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 339, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_50H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 340, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_51H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 341, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_51H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 342, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_51H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 343, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_51H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 344, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_52H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 345, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_52H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 346, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_52H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 347, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_52H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 348, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_53H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 349, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_53H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 350, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_53H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 351, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_53H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 352, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_54H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 353, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_54H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 354, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_54H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 355, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_54H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 356, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_55H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 357, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_55H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 358, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_55H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 359, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_55H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 360, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_56H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 361, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_56H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 362, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_56H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 363, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_56H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 364, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_57H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 365, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_57H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 366, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_57H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 367, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_57H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 368, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_58H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 369, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_58H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 370, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_58H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 371, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_58H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 372, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_59H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 373, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_59H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 374, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_59H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 375, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_59H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 376, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_5AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 377, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_5AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 378, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_5AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 379, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_5AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 380, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_5BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 381, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_5BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 382, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_5BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 383, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_5BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 384, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_5CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 385, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_5CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 386, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_5CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 387, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_5CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 388, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_5DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 389, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_5DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 390, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_5DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 391, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_5DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 392, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_5EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 393, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_5EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 394, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_5EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 395, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_5EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 396, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_5FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 397, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_5FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 398, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_5FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 399, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_5FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 400, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_60H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 401, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_60H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 402, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_60H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 403, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_60H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 404, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_61H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 405, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_61H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 406, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_61H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 407, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_61H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 408, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_62H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 409, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_62H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 410, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_62H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 411, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_62H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 412, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_63H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 413, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_63H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 414, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_63H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 415, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_63H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 416, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_64H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 417, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_64H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 418, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_64H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 419, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_64H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 420, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_65H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 421, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_65H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 422, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_65H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 423, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_65H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 424, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_66H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 425, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_66H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 426, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_66H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 427, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_66H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 428, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_67H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 429, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_67H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 430, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_67H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 431, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_67H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 432, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_68H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 433, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_68H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 434, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_68H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 435, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_68H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 436, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_69H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 437, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_69H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 438, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_69H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 439, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_69H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 440, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_6AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 441, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_6AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 442, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_6AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 443, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_6AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 444, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_6BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 445, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_6BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 446, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_6BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 447, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_6BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 448, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_6CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 449, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_6CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 450, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_6CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 451, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_6CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 452, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_6DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 453, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_6DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 454, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_6DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 455, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_6DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 456, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_6EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 457, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_6EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 458, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_6EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 459, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_6EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 460, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_6FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 461, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_6FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 462, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_6FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 463, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_6FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 464, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_70H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 465, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_70H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 466, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_70H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 467, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_70H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 468, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_71H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 469, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_71H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 470, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_71H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 471, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_71H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 472, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_72H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 473, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_72H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 474, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_72H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 475, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_72H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 476, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_73H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 477, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_73H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 478, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_73H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 479, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_73H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 480, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_74H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 481, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_74H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 482, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_74H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 483, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_74H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 484, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_75H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 485, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_75H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 486, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_75H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 487, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_75H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 488, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_76H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 489, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_76H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 490, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_76H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 491, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_76H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 492, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_77H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 493, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_77H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 494, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_77H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 495, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_77H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 496, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_78H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 497, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_78H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 498, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_78H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 499, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_78H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 500, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_79H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 501, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_79H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 502, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_79H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 503, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_79H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 504, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_7AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 505, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_7AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 506, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_7AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 507, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_7AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 508, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_7BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 509, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_7BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 510, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_7BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 511, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_7BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 512, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_7CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 513, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_7CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 514, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_7CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 515, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_7CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 516, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_7DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 517, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_7DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 518, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_7DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 519, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_7DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 520, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_7EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 521, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_7EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 522, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_7EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 523, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_7EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 524, Module 3, Slot 2a  PASSED.
 sc_ram_01(ch_0_1 Add_7FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 525, Module 3, Slot 2a  PASSED.
 sc_ram_23(ch_2_3 Add_7FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 526, Module 3, Slot 2a  PASSED.
 sc_ram_45(ch_4_5 Add_7FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 527, Module 3, Slot 2a  PASSED.
 sc_ram_67(ch_6_7 Add_7FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 0, Module 3, Slot 2b  PASSED.
 pfc_hold_reg_01                                   
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 1, Module 3, Slot 2b  PASSED.
 pfc_hold_reg_23                                   
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 2, Module 3, Slot 2b  PASSED.
 pfc_hold_reg_45                                   
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 3, Module 3, Slot 2b  PASSED.
 pfc_hold_reg_67                                   
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 4, Module 3, Slot 2b  PASSED.
 pfc_sc_ram_ptr_01                                 
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 5, Module 3, Slot 2b  PASSED.
 pfc_sc_ram_ptr_23                                 
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 6, Module 3, Slot 2b  PASSED.
 pfc_sc_ram_ptr_45                                 
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 7, Module 3, Slot 2b  PASSED.
 pfc_sc_ram_ptr_67                                 
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 8, Module 3, Slot 2b  PASSED.
 pfc_hold_reg_01                                   
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 9, Module 3, Slot 2b  PASSED.
 pfc_hold_reg_23                                   
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 10, Module 3, Slot 2b  PASSED.
 pfc_hold_reg_45                                   
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 11, Module 3, Slot 2b  PASSED.
 pfc_hold_reg_67                                   
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 12, Module 3, Slot 2b  PASSED.
 pfc_sc_ram_ptr_01                                 
  Result received : 64  Decimal
  Result expected : 64

 Test 3423, Subtest 13, Module 3, Slot 2b  PASSED.
 pfc_sc_ram_ptr_23                                 
  Result received : 64  Decimal
  Result expected : 64

 Test 3423, Subtest 14, Module 3, Slot 2b  PASSED.
 pfc_sc_ram_ptr_45                                 
  Result received : 64  Decimal
  Result expected : 64

 Test 3423, Subtest 15, Module 3, Slot 2b  PASSED.
 pfc_sc_ram_ptr_67                                 
  Result received : 64  Decimal
  Result expected : 64

 Test 3423, Subtest 16, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_00H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 17, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_00H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 18, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_00H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 19, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_00H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 20, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_01H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 21, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_01H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 22, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_01H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 23, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_01H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 24, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_02H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 25, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_02H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 26, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_02H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 27, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_02H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 28, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_03H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 29, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_03H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 30, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_03H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 31, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_03H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 32, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_04H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 33, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_04H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 34, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_04H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 35, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_04H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 36, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_05H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 37, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_05H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 38, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_05H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 39, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_05H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 40, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_06H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 41, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_06H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 42, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_06H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 43, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_06H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 44, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_07H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 45, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_07H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 46, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_07H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 47, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_07H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 48, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_08H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 49, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_08H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 50, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_08H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 51, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_08H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 52, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_09H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 53, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_09H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 54, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_09H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 55, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_09H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 56, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_0AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 57, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_0AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 58, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_0AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 59, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_0AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 60, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_0BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 61, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_0BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 62, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_0BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 63, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_0BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 64, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_0CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 65, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_0CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 66, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_0CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 67, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_0CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 68, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_0DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 69, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_0DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 70, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_0DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 71, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_0DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 72, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_0EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 73, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_0EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 74, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_0EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 75, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_0EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 76, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_0FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 77, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_0FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 78, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_0FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 79, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_0FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 80, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_10H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 81, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_10H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 82, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_10H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 83, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_10H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 84, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_11H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 85, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_11H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 86, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_11H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 87, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_11H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 88, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_12H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 89, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_12H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 90, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_12H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 91, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_12H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 92, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_13H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 93, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_13H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 94, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_13H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 95, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_13H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 96, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_14H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 97, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_14H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 98, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_14H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 99, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_14H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 100, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_15H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 101, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_15H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 102, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_15H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 103, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_15H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 104, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_16H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 105, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_16H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 106, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_16H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 107, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_16H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 108, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_17H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 109, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_17H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 110, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_17H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 111, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_17H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 112, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_18H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 113, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_18H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 114, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_18H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 115, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_18H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 116, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_19H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 117, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_19H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 118, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_19H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 119, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_19H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 120, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_1AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 121, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_1AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 122, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_1AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 123, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_1AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 124, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_1BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 125, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_1BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 126, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_1BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 127, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_1BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 128, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_1CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 129, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_1CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 130, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_1CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 131, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_1CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 132, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_1DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 133, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_1DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 134, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_1DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 135, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_1DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 136, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_1EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 137, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_1EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 138, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_1EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 139, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_1EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 140, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_1FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 141, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_1FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 142, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_1FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 143, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_1FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 144, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_20H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 145, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_20H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 146, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_20H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 147, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_20H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 148, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_21H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 149, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_21H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 150, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_21H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 151, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_21H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 152, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_22H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 153, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_22H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 154, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_22H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 155, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_22H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 156, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_23H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 157, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_23H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 158, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_23H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 159, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_23H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 160, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_24H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 161, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_24H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 162, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_24H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 163, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_24H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 164, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_25H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 165, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_25H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 166, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_25H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 167, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_25H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 168, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_26H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 169, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_26H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 170, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_26H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 171, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_26H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 172, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_27H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 173, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_27H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 174, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_27H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 175, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_27H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 176, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_28H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 177, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_28H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 178, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_28H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 179, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_28H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 180, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_29H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 181, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_29H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 182, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_29H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 183, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_29H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 184, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_2AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 185, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_2AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 186, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_2AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 187, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_2AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 188, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_2BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 189, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_2BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 190, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_2BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 191, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_2BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 192, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_2CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 193, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_2CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 194, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_2CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 195, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_2CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 196, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_2DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 197, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_2DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 198, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_2DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 199, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_2DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 200, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_2EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 201, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_2EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 202, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_2EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 203, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_2EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 204, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_2FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 205, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_2FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 206, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_2FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 207, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_2FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 208, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_30H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 209, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_30H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 210, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_30H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 211, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_30H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 212, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_31H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 213, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_31H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 214, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_31H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 215, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_31H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 216, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_32H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 217, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_32H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 218, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_32H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 219, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_32H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 220, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_33H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 221, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_33H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 222, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_33H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 223, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_33H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 224, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_34H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 225, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_34H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 226, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_34H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 227, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_34H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 228, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_35H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 229, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_35H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 230, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_35H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 231, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_35H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 232, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_36H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 233, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_36H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 234, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_36H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 235, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_36H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 236, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_37H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 237, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_37H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 238, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_37H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 239, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_37H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 240, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_38H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 241, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_38H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 242, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_38H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 243, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_38H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 244, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_39H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 245, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_39H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 246, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_39H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 247, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_39H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 248, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_3AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 249, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_3AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 250, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_3AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 251, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_3AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 252, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_3BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 253, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_3BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 254, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_3BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 255, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_3BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 256, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_3CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 257, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_3CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 258, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_3CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 259, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_3CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 260, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_3DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 261, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_3DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 262, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_3DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 263, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_3DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 264, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_3EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 265, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_3EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 266, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_3EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 267, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_3EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 268, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_3FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 269, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_3FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 270, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_3FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 271, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_3FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 272, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_40H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 273, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_40H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 274, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_40H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 275, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_40H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 276, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_41H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 277, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_41H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 278, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_41H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 279, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_41H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 280, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_42H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 281, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_42H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 282, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_42H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 283, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_42H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 284, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_43H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 285, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_43H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 286, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_43H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 287, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_43H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 288, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_44H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 289, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_44H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 290, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_44H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 291, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_44H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 292, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_45H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 293, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_45H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 294, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_45H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 295, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_45H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 296, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_46H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 297, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_46H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 298, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_46H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 299, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_46H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 300, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_47H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 301, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_47H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 302, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_47H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 303, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_47H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 304, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_48H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 305, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_48H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 306, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_48H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 307, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_48H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 308, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_49H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 309, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_49H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 310, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_49H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 311, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_49H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 312, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_4AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 313, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_4AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 314, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_4AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 315, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_4AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 316, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_4BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 317, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_4BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 318, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_4BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 319, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_4BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 320, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_4CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 321, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_4CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 322, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_4CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 323, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_4CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 324, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_4DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 325, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_4DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 326, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_4DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 327, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_4DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 328, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_4EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 329, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_4EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 330, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_4EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 331, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_4EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 332, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_4FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 333, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_4FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 334, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_4FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 335, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_4FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 336, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_50H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 337, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_50H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 338, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_50H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 339, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_50H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 340, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_51H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 341, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_51H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 342, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_51H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 343, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_51H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 344, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_52H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 345, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_52H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 346, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_52H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 347, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_52H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 348, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_53H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 349, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_53H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 350, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_53H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 351, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_53H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 352, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_54H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 353, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_54H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 354, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_54H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 355, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_54H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 356, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_55H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 357, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_55H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 358, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_55H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 359, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_55H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 360, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_56H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 361, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_56H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 362, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_56H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 363, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_56H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 364, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_57H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 365, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_57H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 366, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_57H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 367, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_57H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 368, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_58H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 369, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_58H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 370, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_58H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 371, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_58H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 372, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_59H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 373, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_59H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 374, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_59H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 375, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_59H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 376, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_5AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 377, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_5AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 378, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_5AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 379, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_5AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 380, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_5BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 381, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_5BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 382, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_5BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 383, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_5BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 384, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_5CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 385, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_5CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 386, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_5CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 387, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_5CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 388, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_5DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 389, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_5DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 390, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_5DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 391, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_5DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 392, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_5EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 393, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_5EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 394, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_5EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 395, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_5EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 396, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_5FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 397, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_5FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 398, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_5FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 399, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_5FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 400, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_60H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 401, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_60H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 402, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_60H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 403, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_60H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 404, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_61H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 405, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_61H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 406, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_61H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 407, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_61H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 408, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_62H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 409, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_62H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 410, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_62H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 411, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_62H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 412, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_63H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 413, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_63H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 414, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_63H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 415, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_63H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 416, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_64H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 417, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_64H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 418, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_64H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 419, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_64H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 420, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_65H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 421, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_65H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 422, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_65H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 423, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_65H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 424, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_66H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 425, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_66H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 426, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_66H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 427, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_66H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 428, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_67H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 429, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_67H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 430, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_67H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 431, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_67H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 432, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_68H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 433, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_68H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 434, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_68H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 435, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_68H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 436, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_69H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 437, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_69H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 438, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_69H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 439, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_69H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 440, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_6AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 441, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_6AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 442, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_6AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 443, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_6AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 444, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_6BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 445, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_6BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 446, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_6BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 447, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_6BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 448, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_6CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 449, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_6CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 450, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_6CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 451, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_6CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 452, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_6DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 453, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_6DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 454, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_6DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 455, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_6DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 456, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_6EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 457, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_6EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 458, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_6EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 459, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_6EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 460, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_6FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 461, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_6FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 462, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_6FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 463, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_6FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 464, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_70H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 465, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_70H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 466, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_70H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 467, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_70H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 468, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_71H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 469, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_71H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 470, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_71H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 471, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_71H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 472, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_72H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 473, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_72H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 474, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_72H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 475, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_72H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 476, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_73H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 477, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_73H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 478, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_73H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 479, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_73H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 480, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_74H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 481, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_74H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 482, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_74H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 483, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_74H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 484, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_75H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 485, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_75H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 486, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_75H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 487, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_75H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 488, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_76H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 489, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_76H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 490, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_76H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 491, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_76H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 492, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_77H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 493, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_77H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 494, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_77H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 495, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_77H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 496, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_78H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 497, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_78H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 498, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_78H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 499, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_78H)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 500, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_79H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 501, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_79H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 502, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_79H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 503, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_79H)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 504, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_7AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 505, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_7AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 506, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_7AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 507, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_7AH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 508, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_7BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 509, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_7BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 510, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_7BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 511, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_7BH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 512, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_7CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 513, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_7CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 514, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_7CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 515, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_7CH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 516, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_7DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 517, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_7DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 518, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_7DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 519, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_7DH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 520, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_7EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 521, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_7EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 522, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_7EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 523, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_7EH)                         
  Result received : 95  Decimal
  Result expected : 95

 Test 3423, Subtest 524, Module 3, Slot 2b  PASSED.
 sc_ram_01(ch_0_1 Add_7FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 525, Module 3, Slot 2b  PASSED.
 sc_ram_23(ch_2_3 Add_7FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 526, Module 3, Slot 2b  PASSED.
 sc_ram_45(ch_4_5 Add_7FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3423, Subtest 527, Module 3, Slot 2b  PASSED.
 sc_ram_67(ch_6_7 Add_7FH)                         
  Result received : 0  Decimal
  Result expected : 0

 Test 3424, Subtest 0, Module 3, Slot 2a  PASSED.
 driver 20MHz frequency from DUTCLK(ch0)           
  Low Limit       :  1.9840320E+07
  Result expected :  2.0000000E+07
  High Limit      :  2.0160330E+07
  Result Received :  2.0000103E+07  Hertz

 Test 3424, Subtest 1, Module 3, Slot 2a  PASSED.
 driver 20MHz frequency from DUTCLK(ch1)           
  Low Limit       :  1.9840320E+07
  Result expected :  2.0000000E+07
  High Limit      :  2.0160330E+07
  Result Received :  2.0000341E+07  Hertz

 Test 3424, Subtest 2, Module 3, Slot 2a  PASSED.
 driver 20MHz frequency from DUTCLK(ch2)           
  Low Limit       :  1.9840320E+07
  Result expected :  2.0000000E+07
  High Limit      :  2.0160330E+07
  Result Received :  2.0000068E+07  Hertz

 Test 3424, Subtest 3, Module 3, Slot 2a  PASSED.
 driver 20MHz frequency from DUTCLK(ch3)           
  Low Limit       :  1.9840320E+07
  Result expected :  2.0000000E+07
  High Limit      :  2.0160330E+07
  Result Received :  2.0001162E+07  Hertz

 Test 3424, Subtest 4, Module 3, Slot 2a  PASSED.
 driver 20MHz frequency from DUTCLK(ch4)           
  Low Limit       :  1.9840320E+07
  Result expected :  2.0000000E+07
  High Limit      :  2.0160330E+07
  Result Received :  1.9999863E+07  Hertz

 Test 3424, Subtest 5, Module 3, Slot 2a  PASSED.
 driver 20MHz frequency from DUTCLK(ch5)           
  Low Limit       :  1.9840320E+07
  Result expected :  2.0000000E+07
  High Limit      :  2.0160330E+07
  Result Received :  2.0000888E+07  Hertz

 Test 3424, Subtest 6, Module 3, Slot 2a  PASSED.
 driver 20MHz frequency from DUTCLK(ch6)           
  Low Limit       :  1.9840320E+07
  Result expected :  2.0000000E+07
  High Limit      :  2.0160330E+07
  Result Received :  1.9999726E+07  Hertz

 Test 3424, Subtest 7, Module 3, Slot 2a  PASSED.
 driver 20MHz frequency from DUTCLK(ch7)           
  Low Limit       :  1.9840320E+07
  Result expected :  2.0000000E+07
  High Limit      :  2.0160330E+07
  Result Received :  2.0000273E+07  Hertz

 Test 3424, Subtest 0, Module 3, Slot 2b  PASSED.
 driver 20MHz frequency from DUTCLK(ch0)           
  Low Limit       :  1.9840320E+07
  Result expected :  2.0000000E+07
  High Limit      :  2.0160330E+07
  Result Received :  2.0000136E+07  Hertz

 Test 3424, Subtest 1, Module 3, Slot 2b  PASSED.
 driver 20MHz frequency from DUTCLK(ch1)           
  Low Limit       :  1.9840320E+07
  Result expected :  2.0000000E+07
  High Limit      :  2.0160330E+07
  Result Received :  1.9999556E+07  Hertz

 Test 3424, Subtest 2, Module 3, Slot 2b  PASSED.
 driver 20MHz frequency from DUTCLK(ch2)           
  Low Limit       :  1.9840320E+07
  Result expected :  2.0000000E+07
  High Limit      :  2.0160330E+07
  Result Received :  2.0000582E+07  Hertz

 Test 3424, Subtest 3, Module 3, Slot 2b  PASSED.
 driver 20MHz frequency from DUTCLK(ch3)           
  Low Limit       :  1.9840320E+07
  Result expected :  2.0000000E+07
  High Limit      :  2.0160330E+07
  Result Received :  1.9999079E+07  Hertz

 Test 3424, Subtest 4, Module 3, Slot 2b  PASSED.
 driver 20MHz frequency from DUTCLK(ch4)           
  Low Limit       :  1.9840320E+07
  Result expected :  2.0000000E+07
  High Limit      :  2.0160330E+07
  Result Received :  2.0000788E+07  Hertz

 Test 3424, Subtest 5, Module 3, Slot 2b  PASSED.
 driver 20MHz frequency from DUTCLK(ch5)           
  Low Limit       :  1.9840320E+07
  Result expected :  2.0000000E+07
  High Limit      :  2.0160330E+07
  Result Received :  1.9997844E+07  Hertz

 Test 3424, Subtest 6, Module 3, Slot 2b  PASSED.
 driver 20MHz frequency from DUTCLK(ch6)           
  Low Limit       :  1.9840320E+07
  Result expected :  2.0000000E+07
  High Limit      :  2.0160330E+07
  Result Received :  2.0000000E+07  Hertz

 Test 3424, Subtest 7, Module 3, Slot 2b  PASSED.
 driver 20MHz frequency from DUTCLK(ch7)           
  Low Limit       :  1.9840320E+07
  Result expected :  2.0000000E+07
  High Limit      :  2.0160330E+07
  Result Received :  1.9998633E+07  Hertz

 Test 3439, Subtest 0, Module 3, Slot 2a  PASSED.
 driver hi level(ch0 -2.5)                         
  Low Limit       : -2.65113000E+00
  Result expected : -2.50000000E+00
  High Limit      : -2.34893000E+00
  Result Received : -2.49790400E+00  Volts

 Test 3439, Subtest 1, Module 3, Slot 2a  PASSED.
 driver hi level(ch0 -1.5)                         
  Low Limit       : -1.65093000E+00
  Result expected : -1.50000000E+00
  High Limit      : -1.34913000E+00
  Result Received : -1.50137214E+00  Volts

 Test 3439, Subtest 2, Module 3, Slot 2a  PASSED.
 driver hi level(ch0 -0.5)                         
  Low Limit       : -6.50730100E-01
  Result expected : -5.00000000E-01
  High Limit      : -3.49330100E-01
  Result Received : -5.03456202E-01  Volts

 Test 3439, Subtest 3, Module 3, Slot 2a  PASSED.
 driver hi level(ch0 0.5)                          
  Low Limit       :  3.4933010E-01
  Result expected :  5.0000000E-01
  High Limit      :  6.5073010E-01
  Result Received :  4.9618982E-01  Volts

 Test 3439, Subtest 4, Module 3, Slot 2a  PASSED.
 driver hi level(ch0 1.5)                          
  Low Limit       :  1.3491300E+00
  Result expected :  1.5000000E+00
  High Limit      :  1.6509300E+00
  Result Received :  1.4934137E+00  Volts

 Test 3439, Subtest 5, Module 3, Slot 2a  PASSED.
 driver hi level(ch0 2.5)                          
  Low Limit       :  2.3489300E+00
  Result expected :  2.5000000E+00
  High Limit      :  2.6511300E+00
  Result Received :  2.4906376E+00  Volts

 Test 3439, Subtest 6, Module 3, Slot 2a  PASSED.
 driver hi level(ch0 3.5)                          
  Low Limit       :  3.3487300E+00
  Result expected :  3.5000000E+00
  High Limit      :  3.6513300E+00
  Result Received :  3.4902836E+00  Volts

 Test 3439, Subtest 7, Module 3, Slot 2a  PASSED.
 driver hi level(ch0 0.0)                          
  Low Limit       : -1.50630100E-01
  Result expected :  0.00000000E+00
  High Limit      :  1.50569900E-01
  Result Received : -3.46018008E-03  Volts

 Test 3439, Subtest 8, Module 3, Slot 2a  PASSED.
 driver hi level(ch0 5.0)                          
  Low Limit       :  4.8484300E+00
  Result expected :  5.0000000E+00
  High Limit      :  5.1516300E+00
  Result Received :  4.9864655E+00  Volts

 Test 3439, Subtest 9, Module 3, Slot 2a  PASSED.
 driver lo level(ch0 -3.5)                         
  Low Limit       : -3.65133000E+00
  Result expected : -3.50000000E+00
  High Limit      : -3.34873000E+00
  Result Received : -3.52799961E+00  Volts

 Test 3439, Subtest 10, Module 3, Slot 2a  PASSED.
 driver lo level(ch0 -2.5)                         
  Low Limit       : -2.65113000E+00
  Result expected : -2.50000000E+00
  High Limit      : -2.34893000E+00
  Result Received : -2.52731553E+00  Volts

 Test 3439, Subtest 11, Module 3, Slot 2a  PASSED.
 driver lo level(ch0 -1.5)                         
  Low Limit       : -1.65093000E+00
  Result expected : -1.50000000E+00
  High Limit      : -1.34913000E+00
  Result Received : -1.52974561E+00  Volts

 Test 3439, Subtest 12, Module 3, Slot 2a  PASSED.
 driver lo level(ch0 -0.5)                         
  Low Limit       : -6.50730100E-01
  Result expected : -5.00000000E-01
  High Limit      : -3.49330100E-01
  Result Received : -5.32521715E-01  Volts

 Test 3439, Subtest 13, Module 3, Slot 2a  PASSED.
 driver lo level(ch0 0.5)                          
  Low Limit       :  3.4933010E-01
  Result expected :  5.0000000E-01
  High Limit      :  6.5073010E-01
  Result Received :  4.6781635E-01  Volts

 Test 3439, Subtest 14, Module 3, Slot 2a  PASSED.
 driver lo level(ch0 1.5)                          
  Low Limit       :  1.3491300E+00
  Result expected :  1.5000000E+00
  High Limit      :  1.6509300E+00
  Result Received :  1.4646942E+00  Volts

 Test 3439, Subtest 15, Module 3, Slot 2a  PASSED.
 driver lo level(ch0 2.5)                          
  Low Limit       :  2.3489300E+00
  Result expected :  2.5000000E+00
  High Limit      :  2.6511300E+00
  Result Received :  2.4622641E+00  Volts

 Test 3439, Subtest 16, Module 3, Slot 2a  PASSED.
 driver lo level(ch0 3.5)                          
  Low Limit       :  3.3487300E+00
  Result expected :  3.5000000E+00
  High Limit      :  3.6513300E+00
  Result Received :  3.4615642E+00  Volts

 Test 3439, Subtest 17, Module 3, Slot 2a  PASSED.
 driver lo level(ch0 0.0)                          
  Low Limit       : -1.50630100E-01
  Result expected :  0.00000000E+00
  High Limit      :  1.50569900E-01
  Result Received : -3.32177288E-02  Volts

 Test 3439, Subtest 18, Module 3, Slot 2a  PASSED.
 driver hi level(ch1 -2.5)                         
  Low Limit       : -2.65113000E+00
  Result expected : -2.50000000E+00
  High Limit      : -2.34893000E+00
  Result Received : -2.50136418E+00  Volts

 Test 3439, Subtest 19, Module 3, Slot 2a  PASSED.
 driver hi level(ch1 -1.5)                         
  Low Limit       : -1.65093000E+00
  Result expected : -1.50000000E+00
  High Limit      : -1.34913000E+00
  Result Received : -1.50621639E+00  Volts

 Test 3439, Subtest 20, Module 3, Slot 2a  PASSED.
 driver hi level(ch1 -0.5)                         
  Low Limit       : -6.50730100E-01
  Result expected : -5.00000000E-01
  High Limit      : -3.49330100E-01
  Result Received : -5.11760634E-01  Volts

 Test 3439, Subtest 21, Module 3, Slot 2a  PASSED.
 driver hi level(ch1 0.5)                          
  Low Limit       :  3.4933010E-01
  Result expected :  5.0000000E-01
  High Limit      :  6.5073010E-01
  Result Received :  4.8650132E-01  Volts

 Test 3439, Subtest 22, Module 3, Slot 2a  PASSED.
 driver hi level(ch1 1.5)                          
  Low Limit       :  1.3491300E+00
  Result expected :  1.5000000E+00
  High Limit      :  1.6509300E+00
  Result Received :  1.4809571E+00  Volts

 Test 3439, Subtest 23, Module 3, Slot 2a  PASSED.
 driver hi level(ch1 2.5)                          
  Low Limit       :  2.3489300E+00
  Result expected :  2.5000000E+00
  High Limit      :  2.6511300E+00
  Result Received :  2.4754128E+00  Volts

 Test 3439, Subtest 24, Module 3, Slot 2a  PASSED.
 driver hi level(ch1 3.5)                          
  Low Limit       :  3.3487300E+00
  Result expected :  3.5000000E+00
  High Limit      :  3.6513300E+00
  Result Received :  3.4709066E+00  Volts

 Test 3439, Subtest 25, Module 3, Slot 2a  PASSED.
 driver hi level(ch1 0.0)                          
  Low Limit       : -1.50630100E-01
  Result expected :  0.00000000E+00
  High Limit      :  1.50569900E-01
  Result Received : -1.31486843E-02  Volts

 Test 3439, Subtest 26, Module 3, Slot 2a  PASSED.
 driver hi level(ch1 5.0)                          
  Low Limit       :  4.8484300E+00
  Result expected :  5.0000000E+00
  High Limit      :  5.1516300E+00
  Result Received :  4.9463274E+00  Volts

 Test 3439, Subtest 27, Module 3, Slot 2a  PASSED.
 driver lo level(ch1 -3.5)                         
  Low Limit       : -3.65133000E+00
  Result expected : -3.50000000E+00
  High Limit      : -3.34873000E+00
  Result Received : -3.50447039E+00  Volts

 Test 3439, Subtest 28, Module 3, Slot 2a  PASSED.
 driver lo level(ch1 -2.5)                         
  Low Limit       : -2.65113000E+00
  Result expected : -2.50000000E+00
  High Limit      : -2.34893000E+00
  Result Received : -2.52004915E+00  Volts

 Test 3439, Subtest 29, Module 3, Slot 2a  PASSED.
 driver lo level(ch1 -1.5)                         
  Low Limit       : -1.65093000E+00
  Result expected : -1.50000000E+00
  High Limit      : -1.34913000E+00
  Result Received : -1.52490136E+00  Volts

 Test 3439, Subtest 30, Module 3, Slot 2a  PASSED.
 driver lo level(ch1 -0.5)                         
  Low Limit       : -6.50730100E-01
  Result expected : -5.00000000E-01
  High Limit      : -3.49330100E-01
  Result Received : -5.29407553E-01  Volts

 Test 3439, Subtest 31, Module 3, Slot 2a  PASSED.
 driver lo level(ch1 0.5)                          
  Low Limit       :  3.4933010E-01
  Result expected :  5.0000000E-01
  High Limit      :  6.5073010E-01
  Result Received :  4.6885440E-01  Volts

 Test 3439, Subtest 32, Module 3, Slot 2a  PASSED.
 driver lo level(ch1 1.5)                          
  Low Limit       :  1.3491300E+00
  Result expected :  1.5000000E+00
  High Limit      :  1.6509300E+00
  Result Received :  1.4629641E+00  Volts

 Test 3439, Subtest 33, Module 3, Slot 2a  PASSED.
 driver lo level(ch1 2.5)                          
  Low Limit       :  2.3489300E+00
  Result expected :  2.5000000E+00
  High Limit      :  2.6511300E+00
  Result Received :  2.4577659E+00  Volts

 Test 3439, Subtest 34, Module 3, Slot 2a  PASSED.
 driver lo level(ch1 3.5)                          
  Low Limit       :  3.3487300E+00
  Result expected :  3.5000000E+00
  High Limit      :  3.6513300E+00
  Result Received :  3.4536057E+00  Volts

 Test 3439, Subtest 35, Module 3, Slot 2a  PASSED.
 driver lo level(ch1 0.0)                          
  Low Limit       : -1.50630100E-01
  Result expected :  0.00000000E+00
  High Limit      :  1.50569900E-01
  Result Received : -3.11416207E-02  Volts

 Test 3439, Subtest 36, Module 3, Slot 2a  PASSED.
 driver hi level(ch2 -2.5)                         
  Low Limit       : -2.65113000E+00
  Result expected : -2.50000000E+00
  High Limit      : -2.34893000E+00
  Result Received : -2.49340577E+00  Volts

 Test 3439, Subtest 37, Module 3, Slot 2a  PASSED.
 driver hi level(ch2 -1.5)                         
  Low Limit       : -1.65093000E+00
  Result expected : -1.50000000E+00
  High Limit      : -1.34913000E+00
  Result Received : -1.49618187E+00  Volts

 Test 3439, Subtest 38, Module 3, Slot 2a  PASSED.
 driver hi level(ch2 -0.5)                         
  Low Limit       : -6.50730100E-01
  Result expected : -5.00000000E-01
  High Limit      : -3.49330100E-01
  Result Received : -4.99996022E-01  Volts

 Test 3439, Subtest 39, Module 3, Slot 2a  PASSED.
 driver hi level(ch2 0.5)                          
  Low Limit       :  3.4933010E-01
  Result expected :  5.0000000E-01
  High Limit      :  6.5073010E-01
  Result Received :  4.9930399E-01  Volts

 Test 3439, Subtest 40, Module 3, Slot 2a  PASSED.
 driver hi level(ch2 1.5)                          
  Low Limit       :  1.3491300E+00
  Result expected :  1.5000000E+00
  High Limit      :  1.6509300E+00
  Result Received :  1.4961819E+00  Volts

 Test 3439, Subtest 41, Module 3, Slot 2a  PASSED.
 driver hi level(ch2 2.5)                          
  Low Limit       :  2.3489300E+00
  Result expected :  2.5000000E+00
  High Limit      :  2.6511300E+00
  Result Received :  2.4937518E+00  Volts

 Test 3439, Subtest 42, Module 3, Slot 2a  PASSED.
 driver hi level(ch2 3.5)                          
  Low Limit       :  3.3487300E+00
  Result expected :  3.5000000E+00
  High Limit      :  3.6513300E+00
  Result Received :  3.4927058E+00  Volts

 Test 3439, Subtest 43, Module 3, Slot 2a  PASSED.
 driver hi level(ch2 0.0)                          
  Low Limit       : -1.50630100E-01
  Result expected :  0.00000000E+00
  High Limit      :  1.50569900E-01
  Result Received : -3.46018008E-04  Volts

 Test 3439, Subtest 44, Module 3, Slot 2a  PASSED.
 driver hi level(ch2 5.0)                          
  Low Limit       :  4.8484300E+00
  Result expected :  5.0000000E+00
  High Limit      :  5.1516300E+00
  Result Received :  4.9885416E+00  Volts

 Test 3439, Subtest 45, Module 3, Slot 2a  PASSED.
 driver lo level(ch2 -3.5)                         
  Low Limit       : -3.65133000E+00
  Result expected : -3.50000000E+00
  High Limit      : -3.34873000E+00
  Result Received : -3.50654650E+00  Volts

 Test 3439, Subtest 46, Module 3, Slot 2a  PASSED.
 driver lo level(ch2 -2.5)                         
  Low Limit       : -2.65113000E+00
  Result expected : -2.50000000E+00
  High Limit      : -2.34893000E+00
  Result Received : -2.50759251E+00  Volts

 Test 3439, Subtest 47, Module 3, Slot 2a  PASSED.
 driver lo level(ch2 -1.5)                         
  Low Limit       : -1.65093000E+00
  Result expected : -1.50000000E+00
  High Limit      : -1.34913000E+00
  Result Received : -1.51071462E+00  Volts

 Test 3439, Subtest 48, Module 3, Slot 2a  PASSED.
 driver lo level(ch2 -0.5)                         
  Low Limit       : -6.50730100E-01
  Result expected : -5.00000000E-01
  High Limit      : -3.49330100E-01
  Result Received : -5.13144706E-01  Volts

 Test 3439, Subtest 49, Module 3, Slot 2a  PASSED.
 driver lo level(ch2 0.5)                          
  Low Limit       :  3.4933010E-01
  Result expected :  5.0000000E-01
  High Limit      :  6.5073010E-01
  Result Received :  4.8546327E-01  Volts

 Test 3439, Subtest 50, Module 3, Slot 2a  PASSED.
 driver lo level(ch2 1.5)                          
  Low Limit       :  1.3491300E+00
  Result expected :  1.5000000E+00
  High Limit      :  1.6509300E+00
  Result Received :  1.4833792E+00  Volts

 Test 3439, Subtest 51, Module 3, Slot 2a  PASSED.
 driver lo level(ch2 2.5)                          
  Low Limit       :  2.3489300E+00
  Result expected :  2.5000000E+00
  High Limit      :  2.6511300E+00
  Result Received :  2.4799111E+00  Volts

 Test 3439, Subtest 52, Module 3, Slot 2a  PASSED.
 driver lo level(ch2 3.5)                          
  Low Limit       :  3.3487300E+00
  Result expected :  3.5000000E+00
  High Limit      :  3.6513300E+00
  Result Received :  3.4795571E+00  Volts

 Test 3439, Subtest 53, Module 3, Slot 2a  PASSED.
 driver lo level(ch2 0.0)                          
  Low Limit       : -1.50630100E-01
  Result expected :  0.00000000E+00
  High Limit      :  1.50569900E-01
  Result Received : -1.41867383E-02  Volts

 Test 3439, Subtest 54, Module 3, Slot 2a  PASSED.
 driver hi level(ch3 -2.5)                         
  Low Limit       : -2.65113000E+00
  Result expected : -2.50000000E+00
  High Limit      : -2.34893000E+00
  Result Received : -2.48994559E+00  Volts

 Test 3439, Subtest 55, Module 3, Slot 2a  PASSED.
 driver hi level(ch3 -1.5)                         
  Low Limit       : -1.65093000E+00
  Result expected : -1.50000000E+00
  High Limit      : -1.34913000E+00
  Result Received : -1.49341372E+00  Volts

 Test 3439, Subtest 56, Module 3, Slot 2a  PASSED.
 driver hi level(ch3 -0.5)                         
  Low Limit       : -6.50730100E-01
  Result expected : -5.00000000E-01
  High Limit      : -3.49330100E-01
  Result Received : -4.97573896E-01  Volts

 Test 3439, Subtest 57, Module 3, Slot 2a  PASSED.
 driver hi level(ch3 0.5)                          
  Low Limit       :  3.4933010E-01
  Result expected :  5.0000000E-01
  High Limit      :  6.5073010E-01
  Result Received :  5.0138009E-01  Volts

 Test 3439, Subtest 58, Module 3, Slot 2a  PASSED.
 driver hi level(ch3 1.5)                          
  Low Limit       :  1.3491300E+00
  Result expected :  1.5000000E+00
  High Limit      :  1.6509300E+00
  Result Received :  1.4979120E+00  Volts

 Test 3439, Subtest 59, Module 3, Slot 2a  PASSED.
 driver hi level(ch3 2.5)                          
  Low Limit       :  2.3489300E+00
  Result expected :  2.5000000E+00
  High Limit      :  2.6511300E+00
  Result Received :  2.4947898E+00  Volts

 Test 3439, Subtest 60, Module 3, Slot 2a  PASSED.
 driver hi level(ch3 3.5)                          
  Low Limit       :  3.3487300E+00
  Result expected :  3.5000000E+00
  High Limit      :  3.6513300E+00
  Result Received :  3.4927058E+00  Volts

 Test 3439, Subtest 61, Module 3, Slot 2a  PASSED.
 driver hi level(ch3 0.0)                          
  Low Limit       : -1.50630100E-01
  Result expected :  0.00000000E+00
  High Limit      :  1.50569900E-01
  Result Received :  3.11416207E-03  Volts

 Test 3439, Subtest 62, Module 3, Slot 2a  PASSED.
 driver hi level(ch3 5.0)                          
  Low Limit       :  4.8484300E+00
  Result expected :  5.0000000E+00
  High Limit      :  5.1516300E+00
  Result Received :  4.9868115E+00  Volts

 Test 3439, Subtest 63, Module 3, Slot 2a  PASSED.
 driver lo level(ch3 -3.5)                         
  Low Limit       : -3.65133000E+00
  Result expected : -3.50000000E+00
  High Limit      : -3.34873000E+00
  Result Received : -3.49720401E+00  Volts

 Test 3439, Subtest 64, Module 3, Slot 2a  PASSED.
 driver lo level(ch3 -2.5)                         
  Low Limit       : -2.65113000E+00
  Result expected : -2.50000000E+00
  High Limit      : -2.34893000E+00
  Result Received : -2.49651993E+00  Volts

 Test 3439, Subtest 65, Module 3, Slot 2a  PASSED.
 driver lo level(ch3 -1.5)                         
  Low Limit       : -1.65093000E+00
  Result expected : -1.50000000E+00
  High Limit      : -1.34913000E+00
  Result Received : -1.49964205E+00  Volts

 Test 3439, Subtest 66, Module 3, Slot 2a  PASSED.
 driver lo level(ch3 -0.5)                         
  Low Limit       : -6.50730100E-01
  Result expected : -5.00000000E-01
  High Limit      : -3.49330100E-01
  Result Received : -5.02418148E-01  Volts

 Test 3439, Subtest 67, Module 3, Slot 2a  PASSED.
 driver lo level(ch3 0.5)                          
  Low Limit       :  3.4933010E-01
  Result expected :  5.0000000E-01
  High Limit      :  6.5073010E-01
  Result Received :  4.9653584E-01  Volts

 Test 3439, Subtest 68, Module 3, Slot 2a  PASSED.
 driver lo level(ch3 1.5)                          
  Low Limit       :  1.3491300E+00
  Result expected :  1.5000000E+00
  High Limit      :  1.6509300E+00
  Result Received :  1.4934137E+00  Volts

 Test 3439, Subtest 69, Module 3, Slot 2a  PASSED.
 driver lo level(ch3 2.5)                          
  Low Limit       :  2.3489300E+00
  Result expected :  2.5000000E+00
  High Limit      :  2.6511300E+00
  Result Received :  2.4899456E+00  Volts

 Test 3439, Subtest 70, Module 3, Slot 2a  PASSED.
 driver lo level(ch3 3.5)                          
  Low Limit       :  3.3487300E+00
  Result expected :  3.5000000E+00
  High Limit      :  3.6513300E+00
  Result Received :  3.4888996E+00  Volts

 Test 3439, Subtest 71, Module 3, Slot 2a  PASSED.
 driver lo level(ch3 0.0)                          
  Low Limit       : -1.50630100E-01
  Result expected :  0.00000000E+00
  High Limit      :  1.50569900E-01
  Result Received : -3.11416207E-03  Volts

 Test 3439, Subtest 72, Module 3, Slot 2a  PASSED.
 driver hi level(ch4 -2.5)                         
  Low Limit       : -2.65113000E+00
  Result expected : -2.50000000E+00
  High Limit      : -2.34893000E+00
  Result Received : -2.49582789E+00  Volts

 Test 3439, Subtest 73, Module 3, Slot 2a  PASSED.
 driver hi level(ch4 -1.5)                         
  Low Limit       : -1.65093000E+00
  Result expected : -1.50000000E+00
  High Limit      : -1.34913000E+00
  Result Received : -1.49825798E+00  Volts

 Test 3439, Subtest 74, Module 3, Slot 2a  PASSED.
 driver hi level(ch4 -0.5)                         
  Low Limit       : -6.50730100E-01
  Result expected : -5.00000000E-01
  High Limit      : -3.49330100E-01
  Result Received : -5.02072130E-01  Volts

 Test 3439, Subtest 75, Module 3, Slot 2a  PASSED.
 driver hi level(ch4 0.5)                          
  Low Limit       :  3.4933010E-01
  Result expected :  5.0000000E-01
  High Limit      :  6.5073010E-01
  Result Received :  4.9722788E-01  Volts

 Test 3439, Subtest 76, Module 3, Slot 2a  PASSED.
 driver hi level(ch4 1.5)                          
  Low Limit       :  1.3491300E+00
  Result expected :  1.5000000E+00
  High Limit      :  1.6509300E+00
  Result Received :  1.4923757E+00  Volts

 Test 3439, Subtest 77, Module 3, Slot 2a  PASSED.
 driver hi level(ch4 2.5)                          
  Low Limit       :  2.3489300E+00
  Result expected :  2.5000000E+00
  High Limit      :  2.6511300E+00
  Result Received :  2.4892536E+00  Volts

 Test 3439, Subtest 78, Module 3, Slot 2a  PASSED.
 driver hi level(ch4 3.5)                          
  Low Limit       :  3.3487300E+00
  Result expected :  3.5000000E+00
  High Limit      :  3.6513300E+00
  Result Received :  3.4871695E+00  Volts

 Test 3439, Subtest 79, Module 3, Slot 2a  PASSED.
 driver hi level(ch4 0.0)                          
  Low Limit       : -1.50630100E-01
  Result expected :  0.00000000E+00
  High Limit      :  1.50569900E-01
  Result Received : -3.11416207E-03  Volts

 Test 3439, Subtest 80, Module 3, Slot 2a  PASSED.
 driver hi level(ch4 5.0)                          
  Low Limit       :  4.8484300E+00
  Result expected :  5.0000000E+00
  High Limit      :  5.1516300E+00
  Result Received :  4.9791991E+00  Volts

 Test 3439, Subtest 81, Module 3, Slot 2a  PASSED.
 driver lo level(ch4 -3.5)                         
  Low Limit       : -3.65133000E+00
  Result expected : -3.50000000E+00
  High Limit      : -3.34873000E+00
  Result Received : -3.51658102E+00  Volts

 Test 3439, Subtest 82, Module 3, Slot 2a  PASSED.
 driver lo level(ch4 -2.5)                         
  Low Limit       : -2.65113000E+00
  Result expected : -2.50000000E+00
  High Limit      : -2.34893000E+00
  Result Received : -2.51797305E+00  Volts

 Test 3439, Subtest 83, Module 3, Slot 2a  PASSED.
 driver lo level(ch4 -1.5)                         
  Low Limit       : -1.65093000E+00
  Result expected : -1.50000000E+00
  High Limit      : -1.34913000E+00
  Result Received : -1.51936507E+00  Volts

 Test 3439, Subtest 84, Module 3, Slot 2a  PASSED.
 driver lo level(ch4 -0.5)                         
  Low Limit       : -6.50730100E-01
  Result expected : -5.00000000E-01
  High Limit      : -3.49330100E-01
  Result Received : -5.24217282E-01  Volts

 Test 3439, Subtest 85, Module 3, Slot 2a  PASSED.
 driver lo level(ch4 0.5)                          
  Low Limit       :  3.4933010E-01
  Result expected :  5.0000000E-01
  High Limit      :  6.5073010E-01
  Result Received :  4.7473671E-01  Volts

 Test 3439, Subtest 86, Module 3, Slot 2a  PASSED.
 driver lo level(ch4 1.5)                          
  Low Limit       :  1.3491300E+00
  Result expected :  1.5000000E+00
  High Limit      :  1.6509300E+00
  Result Received :  1.4712686E+00  Volts

 Test 3439, Subtest 87, Module 3, Slot 2a  PASSED.
 driver lo level(ch4 2.5)                          
  Low Limit       :  2.3489300E+00
  Result expected :  2.5000000E+00
  High Limit      :  2.6511300E+00
  Result Received :  2.4664164E+00  Volts

 Test 3439, Subtest 88, Module 3, Slot 2a  PASSED.
 driver lo level(ch4 3.5)                          
  Low Limit       :  3.3487300E+00
  Result expected :  3.5000000E+00
  High Limit      :  3.6513300E+00
  Result Received :  3.4657164E+00  Volts

 Test 3439, Subtest 89, Module 3, Slot 2a  PASSED.
 driver lo level(ch4 0.0)                          
  Low Limit       : -1.50630100E-01
  Result expected :  0.00000000E+00
  High Limit      :  1.50569900E-01
  Result Received : -2.49132966E-02  Volts

 Test 3439, Subtest 90, Module 3, Slot 2a  PASSED.
 driver hi level(ch5 -2.5)                         
  Low Limit       : -2.65113000E+00
  Result expected : -2.50000000E+00
  High Limit      : -2.34893000E+00
  Result Received : -2.48752346E+00  Volts

 Test 3439, Subtest 91, Module 3, Slot 2a  PASSED.
 driver hi level(ch5 -1.5)                         
  Low Limit       : -1.65093000E+00
  Result expected : -1.50000000E+00
  High Limit      : -1.34913000E+00
  Result Received : -1.49099160E+00  Volts

 Test 3439, Subtest 92, Module 3, Slot 2a  PASSED.
 driver hi level(ch5 -0.5)                         
  Low Limit       : -6.50730100E-01
  Result expected : -5.00000000E-01
  High Limit      : -3.49330100E-01
  Result Received : -4.94459734E-01  Volts

 Test 3439, Subtest 93, Module 3, Slot 2a  PASSED.
 driver hi level(ch5 0.5)                          
  Low Limit       :  3.4933010E-01
  Result expected :  5.0000000E-01
  High Limit      :  6.5073010E-01
  Result Received :  5.0553231E-01  Volts

 Test 3439, Subtest 94, Module 3, Slot 2a  PASSED.
 driver hi level(ch5 1.5)                          
  Low Limit       :  1.3491300E+00
  Result expected :  1.5000000E+00
  High Limit      :  1.6509300E+00
  Result Received :  1.5017182E+00  Volts

 Test 3439, Subtest 95, Module 3, Slot 2a  PASSED.
 driver hi level(ch5 2.5)                          
  Low Limit       :  2.3489300E+00
  Result expected :  2.5000000E+00
  High Limit      :  2.6511300E+00
  Result Received :  2.4985960E+00  Volts

 Test 3439, Subtest 96, Module 3, Slot 2a  PASSED.
 driver hi level(ch5 3.5)                          
  Low Limit       :  3.3487300E+00
  Result expected :  3.5000000E+00
  High Limit      :  3.6513300E+00
  Result Received :  3.4978960E+00  Volts

 Test 3439, Subtest 97, Module 3, Slot 2a  PASSED.
 driver hi level(ch5 0.0)                          
  Low Limit       : -1.50630100E-01
  Result expected :  0.00000000E+00
  High Limit      :  1.50569900E-01
  Result Received :  5.88230614E-03  Volts

 Test 3439, Subtest 98, Module 3, Slot 2a  PASSED.
 driver hi level(ch5 5.0)                          
  Low Limit       :  4.8484300E+00
  Result expected :  5.0000000E+00
  High Limit      :  5.1516300E+00
  Result Received :  4.9937319E+00  Volts

 Test 3439, Subtest 99, Module 3, Slot 2a  PASSED.
 driver lo level(ch5 -3.5)                         
  Low Limit       : -3.65133000E+00
  Result expected : -3.50000000E+00
  High Limit      : -3.34873000E+00
  Result Received : -3.51035269E+00  Volts

 Test 3439, Subtest 100, Module 3, Slot 2a  PASSED.
 driver lo level(ch5 -2.5)                         
  Low Limit       : -2.65113000E+00
  Result expected : -2.50000000E+00
  High Limit      : -2.34893000E+00
  Result Received : -2.51105269E+00  Volts

 Test 3439, Subtest 101, Module 3, Slot 2a  PASSED.
 driver lo level(ch5 -1.5)                         
  Low Limit       : -1.65093000E+00
  Result expected : -1.50000000E+00
  High Limit      : -1.34913000E+00
  Result Received : -1.51382879E+00  Volts

 Test 3439, Subtest 102, Module 3, Slot 2a  PASSED.
 driver lo level(ch5 -0.5)                         
  Low Limit       : -6.50730100E-01
  Result expected : -5.00000000E-01
  High Limit      : -3.49330100E-01
  Result Received : -5.16604886E-01  Volts

 Test 3439, Subtest 103, Module 3, Slot 2a  PASSED.
 driver lo level(ch5 0.5)                          
  Low Limit       :  3.4933010E-01
  Result expected :  5.0000000E-01
  High Limit      :  6.5073010E-01
  Result Received :  4.8269512E-01  Volts

 Test 3439, Subtest 104, Module 3, Slot 2a  PASSED.
 driver lo level(ch5 1.5)                          
  Low Limit       :  1.3491300E+00
  Result expected :  1.5000000E+00
  High Limit      :  1.6509300E+00
  Result Received :  1.4795730E+00  Volts

 Test 3439, Subtest 105, Module 3, Slot 2a  PASSED.
 driver lo level(ch5 2.5)                          
  Low Limit       :  2.3489300E+00
  Result expected :  2.5000000E+00
  High Limit      :  2.6511300E+00
  Result Received :  2.4761049E+00  Volts

 Test 3439, Subtest 106, Module 3, Slot 2a  PASSED.
 driver lo level(ch5 3.5)                          
  Low Limit       :  3.3487300E+00
  Result expected :  3.5000000E+00
  High Limit      :  3.6513300E+00
  Result Received :  3.4754049E+00  Volts

 Test 3439, Subtest 107, Module 3, Slot 2a  PASSED.
 driver lo level(ch5 0.0)                          
  Low Limit       : -1.50630100E-01
  Result expected :  0.00000000E+00
  High Limit      :  1.50569900E-01
  Result Received : -1.73009004E-02  Volts

 Test 3439, Subtest 108, Module 3, Slot 2a  PASSED.
 driver hi level(ch6 -2.5)                         
  Low Limit       : -2.65113000E+00
  Result expected : -2.50000000E+00
  High Limit      : -2.34893000E+00
  Result Received : -2.49409780E+00  Volts

 Test 3439, Subtest 109, Module 3, Slot 2a  PASSED.
 driver hi level(ch6 -1.5)                         
  Low Limit       : -1.65093000E+00
  Result expected : -1.50000000E+00
  High Limit      : -1.34913000E+00
  Result Received : -1.49618187E+00  Volts

 Test 3439, Subtest 110, Module 3, Slot 2a  PASSED.
 driver hi level(ch6 -0.5)                         
  Low Limit       : -6.50730100E-01
  Result expected : -5.00000000E-01
  High Limit      : -3.49330100E-01
  Result Received : -4.98265932E-01  Volts

 Test 3439, Subtest 111, Module 3, Slot 2a  PASSED.
 driver hi level(ch6 0.5)                          
  Low Limit       :  3.4933010E-01
  Result expected :  5.0000000E-01
  High Limit      :  6.5073010E-01
  Result Received :  5.0172611E-01  Volts

 Test 3439, Subtest 112, Module 3, Slot 2a  PASSED.
 driver hi level(ch6 1.5)                          
  Low Limit       :  1.3491300E+00
  Result expected :  1.5000000E+00
  High Limit      :  1.6509300E+00
  Result Received :  1.4989500E+00  Volts

 Test 3439, Subtest 113, Module 3, Slot 2a  PASSED.
 driver hi level(ch6 2.5)                          
  Low Limit       :  2.3489300E+00
  Result expected :  2.5000000E+00
  High Limit      :  2.6511300E+00
  Result Received :  2.4968659E+00  Volts

 Test 3439, Subtest 114, Module 3, Slot 2a  PASSED.
 driver hi level(ch6 3.5)                          
  Low Limit       :  3.3487300E+00
  Result expected :  3.5000000E+00
  High Limit      :  3.6513300E+00
  Result Received :  3.4965120E+00  Volts

 Test 3439, Subtest 115, Module 3, Slot 2a  PASSED.
 driver hi level(ch6 0.0)                          
  Low Limit       : -1.50630100E-01
  Result expected :  0.00000000E+00
  High Limit      :  1.50569900E-01
  Result Received :  3.11416207E-03  Volts

 Test 3439, Subtest 116, Module 3, Slot 2a  PASSED.
 driver hi level(ch6 5.0)                          
  Low Limit       :  4.8484300E+00
  Result expected :  5.0000000E+00
  High Limit      :  5.1516300E+00
  Result Received :  4.9933859E+00  Volts

 Test 3439, Subtest 117, Module 3, Slot 2a  PASSED.
 driver lo level(ch6 -3.5)                         
  Low Limit       : -3.65133000E+00
  Result expected : -3.50000000E+00
  High Limit      : -3.34873000E+00
  Result Received : -3.51692704E+00  Volts

 Test 3439, Subtest 118, Module 3, Slot 2a  PASSED.
 driver lo level(ch6 -2.5)                         
  Low Limit       : -2.65113000E+00
  Result expected : -2.50000000E+00
  High Limit      : -2.34893000E+00
  Result Received : -2.51693499E+00  Volts

 Test 3439, Subtest 119, Module 3, Slot 2a  PASSED.
 driver lo level(ch6 -1.5)                         
  Low Limit       : -1.65093000E+00
  Result expected : -1.50000000E+00
  High Limit      : -1.34913000E+00
  Result Received : -1.51901906E+00  Volts

 Test 3439, Subtest 120, Module 3, Slot 2a  PASSED.
 driver lo level(ch6 -0.5)                         
  Low Limit       : -6.50730100E-01
  Result expected : -5.00000000E-01
  High Limit      : -3.49330100E-01
  Result Received : -5.21449138E-01  Volts

 Test 3439, Subtest 121, Module 3, Slot 2a  PASSED.
 driver lo level(ch6 0.5)                          
  Low Limit       :  3.4933010E-01
  Result expected :  5.0000000E-01
  High Limit      :  6.5073010E-01
  Result Received :  4.7923494E-01  Volts

 Test 3439, Subtest 122, Module 3, Slot 2a  PASSED.
 driver lo level(ch6 1.5)                          
  Low Limit       :  1.3491300E+00
  Result expected :  1.5000000E+00
  High Limit      :  1.6509300E+00
  Result Received :  1.4761128E+00  Volts

 Test 3439, Subtest 123, Module 3, Slot 2a  PASSED.
 driver lo level(ch6 2.5)                          
  Low Limit       :  2.3489300E+00
  Result expected :  2.5000000E+00
  High Limit      :  2.6511300E+00
  Result Received :  2.4736827E+00  Volts

 Test 3439, Subtest 124, Module 3, Slot 2a  PASSED.
 driver lo level(ch6 3.5)                          
  Low Limit       :  3.3487300E+00
  Result expected :  3.5000000E+00
  High Limit      :  3.6513300E+00
  Result Received :  3.4736748E+00  Volts

 Test 3439, Subtest 125, Module 3, Slot 2a  PASSED.
 driver lo level(ch6 0.0)                          
  Low Limit       : -1.50630100E-01
  Result expected :  0.00000000E+00
  High Limit      :  1.50569900E-01
  Result Received : -2.17991345E-02  Volts

 Test 3439, Subtest 126, Module 3, Slot 2a  PASSED.
 driver hi level(ch7 -2.5)                         
  Low Limit       : -2.65113000E+00
  Result expected : -2.50000000E+00
  High Limit      : -2.34893000E+00
  Result Received : -2.48613939E+00  Volts

 Test 3439, Subtest 127, Module 3, Slot 2a  PASSED.
 driver hi level(ch7 -1.5)                         
  Low Limit       : -1.65093000E+00
  Result expected : -1.50000000E+00
  High Limit      : -1.34913000E+00
  Result Received : -1.48891549E+00  Volts

 Test 3439, Subtest 128, Module 3, Slot 2a  PASSED.
 driver hi level(ch7 -0.5)                         
  Low Limit       : -6.50730100E-01
  Result expected : -5.00000000E-01
  High Limit      : -3.49330100E-01
  Result Received : -4.91691590E-01  Volts

 Test 3439, Subtest 129, Module 3, Slot 2a  PASSED.
 driver hi level(ch7 0.5)                          
  Low Limit       :  3.4933010E-01
  Result expected :  5.0000000E-01
  High Limit      :  6.5073010E-01
  Result Received :  5.0830045E-01  Volts

 Test 3439, Subtest 130, Module 3, Slot 2a  PASSED.
 driver hi level(ch7 1.5)                          
  Low Limit       :  1.3491300E+00
  Result expected :  1.5000000E+00
  High Limit      :  1.6509300E+00
  Result Received :  1.5058704E+00  Volts

 Test 3439, Subtest 131, Module 3, Slot 2a  PASSED.
 driver hi level(ch7 2.5)                          
  Low Limit       :  2.3489300E+00
  Result expected :  2.5000000E+00
  High Limit      :  2.6511300E+00
  Result Received :  2.5034403E+00  Volts

 Test 3439, Subtest 132, Module 3, Slot 2a  PASSED.
 driver hi level(ch7 3.5)                          
  Low Limit       :  3.3487300E+00
  Result expected :  3.5000000E+00
  High Limit      :  3.6513300E+00
  Result Received :  3.5037784E+00  Volts

 Test 3439, Subtest 133, Module 3, Slot 2a  PASSED.
 driver hi level(ch7 0.0)                          
  Low Limit       : -1.50630100E-01
  Result expected :  0.00000000E+00
  High Limit      :  1.50569900E-01
  Result Received :  8.65045020E-03  Volts

 Test 3439, Subtest 134, Module 3, Slot 2a  PASSED.
 driver hi level(ch7 5.0)                          
  Low Limit       :  4.8484300E+00
  Result expected :  5.0000000E+00
  High Limit      :  5.1516300E+00
  Result Received :  5.0003062E+00  Volts

 Test 3439, Subtest 135, Module 3, Slot 2a  PASSED.
 driver lo level(ch7 -3.5)                         
  Low Limit       : -3.65133000E+00
  Result expected : -3.50000000E+00
  High Limit      : -3.34873000E+00
  Result Received : -3.51658102E+00  Volts

 Test 3439, Subtest 136, Module 3, Slot 2a  PASSED.
 driver lo level(ch7 -2.5)                         
  Low Limit       : -2.65113000E+00
  Result expected : -2.50000000E+00
  High Limit      : -2.34893000E+00
  Result Received : -2.51624296E+00  Volts

 Test 3439, Subtest 137, Module 3, Slot 2a  PASSED.
 driver lo level(ch7 -1.5)                         
  Low Limit       : -1.65093000E+00
  Result expected : -1.50000000E+00
  High Limit      : -1.34913000E+00
  Result Received : -1.51798100E+00  Volts

 Test 3439, Subtest 138, Module 3, Slot 2a  PASSED.
 driver lo level(ch7 -0.5)                         
  Low Limit       : -6.50730100E-01
  Result expected : -5.00000000E-01
  High Limit      : -3.49330100E-01
  Result Received : -5.21103120E-01  Volts

 Test 3439, Subtest 139, Module 3, Slot 2a  PASSED.
 driver lo level(ch7 0.5)                          
  Low Limit       :  3.4933010E-01
  Result expected :  5.0000000E-01
  High Limit      :  6.5073010E-01
  Result Received :  4.7958096E-01  Volts

 Test 3439, Subtest 140, Module 3, Slot 2a  PASSED.
 driver lo level(ch7 1.5)                          
  Low Limit       :  1.3491300E+00
  Result expected :  1.5000000E+00
  High Limit      :  1.6509300E+00
  Result Received :  1.4768049E+00  Volts

 Test 3439, Subtest 141, Module 3, Slot 2a  PASSED.
 driver lo level(ch7 2.5)                          
  Low Limit       :  2.3489300E+00
  Result expected :  2.5000000E+00
  High Limit      :  2.6511300E+00
  Result Received :  2.4743748E+00  Volts

 Test 3439, Subtest 142, Module 3, Slot 2a  PASSED.
 driver lo level(ch7 3.5)                          
  Low Limit       :  3.3487300E+00
  Result expected :  3.5000000E+00
  High Limit      :  3.6513300E+00
  Result Received :  3.4747128E+00  Volts

 Test 3439, Subtest 143, Module 3, Slot 2a  PASSED.
 driver lo level(ch7 0.0)                          
  Low Limit       : -1.50630100E-01
  Result expected :  0.00000000E+00
  High Limit      :  1.50569900E-01
  Result Received : -2.07610805E-02  Volts

 Test 3439, Subtest 0, Module 3, Slot 2b  PASSED.
 driver hi level(ch0 -2.5)                         
  Low Limit       : -2.65113000E+00
  Result expected : -2.50000000E+00
  High Limit      : -2.34893000E+00
  Result Received : -2.47887301E+00  Volts

 Test 3439, Subtest 1, Module 3, Slot 2b  PASSED.
 driver hi level(ch0 -1.5)                         
  Low Limit       : -1.65093000E+00
  Result expected : -1.50000000E+00
  High Limit      : -1.34913000E+00
  Result Received : -1.48199513E+00  Volts

 Test 3439, Subtest 2, Module 3, Slot 2b  PASSED.
 driver hi level(ch0 -0.5)                         
  Low Limit       : -6.50730100E-01
  Result expected : -5.00000000E-01
  High Limit      : -3.49330100E-01
  Result Received : -4.85463266E-01  Volts

 Test 3439, Subtest 3, Module 3, Slot 2b  PASSED.
 driver hi level(ch0 0.5)                          
  Low Limit       :  3.4933010E-01
  Result expected :  5.0000000E-01
  High Limit      :  6.5073010E-01
  Result Received :  5.1349072E-01  Volts

 Test 3439, Subtest 4, Module 3, Slot 2b  PASSED.
 driver hi level(ch0 1.5)                          
  Low Limit       :  1.3491300E+00
  Result expected :  1.5000000E+00
  High Limit      :  1.6509300E+00
  Result Received :  1.5100226E+00  Volts

 Test 3439, Subtest 5, Module 3, Slot 2b  PASSED.
 driver hi level(ch0 2.5)                          
  Low Limit       :  2.3489300E+00
  Result expected :  2.5000000E+00
  High Limit      :  2.6511300E+00
  Result Received :  2.5065545E+00  Volts

 Test 3439, Subtest 6, Module 3, Slot 2b  PASSED.
 driver hi level(ch0 3.5)                          
  Low Limit       :  3.3487300E+00
  Result expected :  3.5000000E+00
  High Limit      :  3.6513300E+00
  Result Received :  3.5048164E+00  Volts

 Test 3439, Subtest 7, Module 3, Slot 2b  PASSED.
 driver hi level(ch0 0.0)                          
  Low Limit       : -1.50630100E-01
  Result expected :  0.00000000E+00
  High Limit      :  1.50569900E-01
  Result Received :  1.41867383E-02  Volts

 Test 3439, Subtest 8, Module 3, Slot 2b  PASSED.
 driver hi level(ch0 5.0)                          
  Low Limit       :  4.8484300E+00
  Result expected :  5.0000000E+00
  High Limit      :  5.1516300E+00
  Result Received :  5.0003062E+00  Volts

 Test 3439, Subtest 9, Module 3, Slot 2b  PASSED.
 driver lo level(ch0 -3.5)                         
  Low Limit       : -3.65133000E+00
  Result expected : -3.50000000E+00
  High Limit      : -3.34873000E+00
  Result Received : -3.50793057E+00  Volts

 Test 3439, Subtest 10, Module 3, Slot 2b  PASSED.
 driver lo level(ch0 -2.5)                         
  Low Limit       : -2.65113000E+00
  Result expected : -2.50000000E+00
  High Limit      : -2.34893000E+00
  Result Received : -2.50828454E+00  Volts

 Test 3439, Subtest 11, Module 3, Slot 2b  PASSED.
 driver lo level(ch0 -1.5)                         
  Low Limit       : -1.65093000E+00
  Result expected : -1.50000000E+00
  High Limit      : -1.34913000E+00
  Result Received : -1.51106064E+00  Volts

 Test 3439, Subtest 12, Module 3, Slot 2b  PASSED.
 driver lo level(ch0 -0.5)                         
  Low Limit       : -6.50730100E-01
  Result expected : -5.00000000E-01
  High Limit      : -3.49330100E-01
  Result Received : -5.14528778E-01  Volts

 Test 3439, Subtest 13, Module 3, Slot 2b  PASSED.
 driver lo level(ch0 0.5)                          
  Low Limit       :  3.4933010E-01
  Result expected :  5.0000000E-01
  High Limit      :  6.5073010E-01
  Result Received :  4.8477123E-01  Volts

 Test 3439, Subtest 14, Module 3, Slot 2b  PASSED.
 driver lo level(ch0 1.5)                          
  Low Limit       :  1.3491300E+00
  Result expected :  1.5000000E+00
  High Limit      :  1.6509300E+00
  Result Received :  1.4813031E+00  Volts

 Test 3439, Subtest 15, Module 3, Slot 2b  PASSED.
 driver lo level(ch0 2.5)                          
  Low Limit       :  2.3489300E+00
  Result expected :  2.5000000E+00
  High Limit      :  2.6511300E+00
  Result Received :  2.4778350E+00  Volts

 Test 3439, Subtest 16, Module 3, Slot 2b  PASSED.
 driver lo level(ch0 3.5)                          
  Low Limit       :  3.3487300E+00
  Result expected :  3.5000000E+00
  High Limit      :  3.6513300E+00
  Result Received :  3.4767889E+00  Volts

 Test 3439, Subtest 17, Module 3, Slot 2b  PASSED.
 driver lo level(ch0 0.0)                          
  Low Limit       : -1.50630100E-01
  Result expected :  0.00000000E+00
  High Limit      :  1.50569900E-01
  Result Received : -1.52247924E-02  Volts

 Test 3439, Subtest 18, Module 3, Slot 2b  PASSED.
 driver hi level(ch1 -2.5)                         
  Low Limit       : -2.65113000E+00
  Result expected : -2.50000000E+00
  High Limit      : -2.34893000E+00
  Result Received : -2.48267921E+00  Volts

 Test 3439, Subtest 19, Module 3, Slot 2b  PASSED.
 driver hi level(ch1 -1.5)                         
  Low Limit       : -1.65093000E+00
  Result expected : -1.50000000E+00
  High Limit      : -1.34913000E+00
  Result Received : -1.48787744E+00  Volts

 Test 3439, Subtest 20, Module 3, Slot 2b  PASSED.
 driver hi level(ch1 -0.5)                         
  Low Limit       : -6.50730100E-01
  Result expected : -5.00000000E-01
  High Limit      : -3.49330100E-01
  Result Received : -4.92729644E-01  Volts

 Test 3439, Subtest 21, Module 3, Slot 2b  PASSED.
 driver hi level(ch1 0.5)                          
  Low Limit       :  3.4933010E-01
  Result expected :  5.0000000E-01
  High Limit      :  6.5073010E-01
  Result Received :  5.0484027E-01  Volts

 Test 3439, Subtest 22, Module 3, Slot 2b  PASSED.
 driver hi level(ch1 1.5)                          
  Low Limit       :  1.3491300E+00
  Result expected :  1.5000000E+00
  High Limit      :  1.6509300E+00
  Result Received :  1.4989500E+00  Volts

 Test 3439, Subtest 23, Module 3, Slot 2b  PASSED.
 driver hi level(ch1 2.5)                          
  Low Limit       :  2.3489300E+00
  Result expected :  2.5000000E+00
  High Limit      :  2.6511300E+00
  Result Received :  2.4930597E+00  Volts

 Test 3439, Subtest 24, Module 3, Slot 2b  PASSED.
 driver hi level(ch1 3.5)                          
  Low Limit       :  3.3487300E+00
  Result expected :  3.5000000E+00
  High Limit      :  3.6513300E+00
  Result Received :  3.4888996E+00  Volts

 Test 3439, Subtest 25, Module 3, Slot 2b  PASSED.
 driver hi level(ch1 0.0)                          
  Low Limit       : -1.50630100E-01
  Result expected :  0.00000000E+00
  High Limit      :  1.50569900E-01
  Result Received :  6.57434216E-03  Volts

 Test 3439, Subtest 26, Module 3, Slot 2b  PASSED.
 driver hi level(ch1 5.0)                          
  Low Limit       :  4.8484300E+00
  Result expected :  5.0000000E+00
  High Limit      :  5.1516300E+00
  Result Received :  4.9764310E+00  Volts

 Test 3439, Subtest 27, Module 3, Slot 2b  PASSED.
 driver lo level(ch1 -3.5)                         
  Low Limit       : -3.65133000E+00
  Result expected : -3.50000000E+00
  High Limit      : -3.34873000E+00
  Result Received : -3.50481641E+00  Volts

 Test 3439, Subtest 28, Module 3, Slot 2b  PASSED.
 driver lo level(ch1 -2.5)                         
  Low Limit       : -2.65113000E+00
  Result expected : -2.50000000E+00
  High Limit      : -2.34893000E+00
  Result Received : -2.50655445E+00  Volts

 Test 3439, Subtest 29, Module 3, Slot 2b  PASSED.
 driver lo level(ch1 -1.5)                         
  Low Limit       : -1.65093000E+00
  Result expected : -1.50000000E+00
  High Limit      : -1.34913000E+00
  Result Received : -1.51071462E+00  Volts

 Test 3439, Subtest 30, Module 3, Slot 2b  PASSED.
 driver lo level(ch1 -0.5)                         
  Low Limit       : -6.50730100E-01
  Result expected : -5.00000000E-01
  High Limit      : -3.49330100E-01
  Result Received : -5.15220814E-01  Volts

 Test 3439, Subtest 31, Module 3, Slot 2b  PASSED.
 driver lo level(ch1 0.5)                          
  Low Limit       :  3.4933010E-01
  Result expected :  5.0000000E-01
  High Limit      :  6.5073010E-01
  Result Received :  4.8269512E-01  Volts

 Test 3439, Subtest 32, Module 3, Slot 2b  PASSED.
 driver lo level(ch1 1.5)                          
  Low Limit       :  1.3491300E+00
  Result expected :  1.5000000E+00
  High Limit      :  1.6509300E+00
  Result Received :  1.4768049E+00  Volts

 Test 3439, Subtest 33, Module 3, Slot 2b  PASSED.
 driver lo level(ch1 2.5)                          
  Low Limit       :  2.3489300E+00
  Result expected :  2.5000000E+00
  High Limit      :  2.6511300E+00
  Result Received :  2.4705686E+00  Volts

 Test 3439, Subtest 34, Module 3, Slot 2b  PASSED.
 driver lo level(ch1 3.5)                          
  Low Limit       :  3.3487300E+00
  Result expected :  3.5000000E+00
  High Limit      :  3.6513300E+00
  Result Received :  3.4664084E+00  Volts

 Test 3439, Subtest 35, Module 3, Slot 2b  PASSED.
 driver lo level(ch1 0.0)                          
  Low Limit       : -1.50630100E-01
  Result expected :  0.00000000E+00
  High Limit      :  1.50569900E-01
  Result Received : -1.66088644E-02  Volts

 Test 3439, Subtest 36, Module 3, Slot 2b  PASSED.
 driver hi level(ch2 -2.5)                         
  Low Limit       : -2.65113000E+00
  Result expected : -2.50000000E+00
  High Limit      : -2.34893000E+00
  Result Received : -2.48683142E+00  Volts

 Test 3439, Subtest 37, Module 3, Slot 2b  PASSED.
 driver hi level(ch2 -1.5)                         
  Low Limit       : -1.65093000E+00
  Result expected : -1.50000000E+00
  High Limit      : -1.34913000E+00
  Result Received : -1.49029956E+00  Volts

 Test 3439, Subtest 38, Module 3, Slot 2b  PASSED.
 driver hi level(ch2 -0.5)                         
  Low Limit       : -6.50730100E-01
  Result expected : -5.00000000E-01
  High Limit      : -3.49330100E-01
  Result Received : -4.94113716E-01  Volts

 Test 3439, Subtest 39, Module 3, Slot 2b  PASSED.
 driver hi level(ch2 0.5)                          
  Low Limit       :  3.4933010E-01
  Result expected :  5.0000000E-01
  High Limit      :  6.5073010E-01
  Result Received :  5.0518629E-01  Volts

 Test 3439, Subtest 40, Module 3, Slot 2b  PASSED.
 driver hi level(ch2 1.5)                          
  Low Limit       :  1.3491300E+00
  Result expected :  1.5000000E+00
  High Limit      :  1.6509300E+00
  Result Received :  1.5017182E+00  Volts

 Test 3439, Subtest 41, Module 3, Slot 2b  PASSED.
 driver hi level(ch2 2.5)                          
  Low Limit       :  2.3489300E+00
  Result expected :  2.5000000E+00
  High Limit      :  2.6511300E+00
  Result Received :  2.4968659E+00  Volts

 Test 3439, Subtest 42, Module 3, Slot 2b  PASSED.
 driver hi level(ch2 3.5)                          
  Low Limit       :  3.3487300E+00
  Result expected :  3.5000000E+00
  High Limit      :  3.6513300E+00
  Result Received :  3.4958199E+00  Volts

 Test 3439, Subtest 43, Module 3, Slot 2b  PASSED.
 driver hi level(ch2 0.0)                          
  Low Limit       : -1.50630100E-01
  Result expected :  0.00000000E+00
  High Limit      :  1.50569900E-01
  Result Received :  5.88230614E-03  Volts

 Test 3439, Subtest 44, Module 3, Slot 2b  PASSED.
 driver hi level(ch2 5.0)                          
  Low Limit       :  4.8484300E+00
  Result expected :  5.0000000E+00
  High Limit      :  5.1516300E+00
  Result Received :  4.9909638E+00  Volts

 Test 3439, Subtest 45, Module 3, Slot 2b  PASSED.
 driver lo level(ch2 -3.5)                         
  Low Limit       : -3.65133000E+00
  Result expected : -3.50000000E+00
  High Limit      : -3.34873000E+00
  Result Received : -3.51381287E+00  Volts

 Test 3439, Subtest 46, Module 3, Slot 2b  PASSED.
 driver lo level(ch2 -2.5)                         
  Low Limit       : -2.65113000E+00
  Result expected : -2.50000000E+00
  High Limit      : -2.34893000E+00
  Result Received : -2.51485888E+00  Volts

 Test 3439, Subtest 47, Module 3, Slot 2b  PASSED.
 driver lo level(ch2 -1.5)                         
  Low Limit       : -1.65093000E+00
  Result expected : -1.50000000E+00
  High Limit      : -1.34913000E+00
  Result Received : -1.51798100E+00  Volts

 Test 3439, Subtest 48, Module 3, Slot 2b  PASSED.
 driver lo level(ch2 -0.5)                         
  Low Limit       : -6.50730100E-01
  Result expected : -5.00000000E-01
  High Limit      : -3.49330100E-01
  Result Received : -5.22141174E-01  Volts

 Test 3439, Subtest 49, Module 3, Slot 2b  PASSED.
 driver lo level(ch2 0.5)                          
  Low Limit       :  3.4933010E-01
  Result expected :  5.0000000E-01
  High Limit      :  6.5073010E-01
  Result Received :  4.7750485E-01  Volts

 Test 3439, Subtest 50, Module 3, Slot 2b  PASSED.
 driver lo level(ch2 1.5)                          
  Low Limit       :  1.3491300E+00
  Result expected :  1.5000000E+00
  High Limit      :  1.6509300E+00
  Result Received :  1.4736907E+00  Volts

 Test 3439, Subtest 51, Module 3, Slot 2b  PASSED.
 driver lo level(ch2 2.5)                          
  Low Limit       :  2.3489300E+00
  Result expected :  2.5000000E+00
  High Limit      :  2.6511300E+00
  Result Received :  2.4691845E+00  Volts

 Test 3439, Subtest 52, Module 3, Slot 2b  PASSED.
 driver lo level(ch2 3.5)                          
  Low Limit       :  3.3487300E+00
  Result expected :  3.5000000E+00
  High Limit      :  3.6513300E+00
  Result Received :  3.4684845E+00  Volts

 Test 3439, Subtest 53, Module 3, Slot 2b  PASSED.
 driver lo level(ch2 0.0)                          
  Low Limit       : -1.50630100E-01
  Result expected :  0.00000000E+00
  High Limit      :  1.50569900E-01
  Result Received : -2.21451525E-02  Volts

 Test 3439, Subtest 54, Module 3, Slot 2b  PASSED.
 driver hi level(ch3 -2.5)                         
  Low Limit       : -2.65113000E+00
  Result expected : -2.50000000E+00
  High Limit      : -2.34893000E+00
  Result Received : -2.48267921E+00  Volts

 Test 3439, Subtest 55, Module 3, Slot 2b  PASSED.
 driver hi level(ch3 -1.5)                         
  Low Limit       : -1.65093000E+00
  Result expected : -1.50000000E+00
  High Limit      : -1.34913000E+00
  Result Received : -1.48649336E+00  Volts

 Test 3439, Subtest 56, Module 3, Slot 2b  PASSED.
 driver hi level(ch3 -0.5)                         
  Low Limit       : -6.50730100E-01
  Result expected : -5.00000000E-01
  High Limit      : -3.49330100E-01
  Result Received : -4.90307518E-01  Volts

 Test 3439, Subtest 57, Module 3, Slot 2b  PASSED.
 driver hi level(ch3 0.5)                          
  Low Limit       :  3.4933010E-01
  Result expected :  5.0000000E-01
  High Limit      :  6.5073010E-01
  Result Received :  5.0933851E-01  Volts

 Test 3439, Subtest 58, Module 3, Slot 2b  PASSED.
 driver hi level(ch3 1.5)                          
  Low Limit       :  1.3491300E+00
  Result expected :  1.5000000E+00
  High Limit      :  1.6509300E+00
  Result Received :  1.5048323E+00  Volts

 Test 3439, Subtest 59, Module 3, Slot 2b  PASSED.
 driver hi level(ch3 2.5)                          
  Low Limit       :  2.3489300E+00
  Result expected :  2.5000000E+00
  High Limit      :  2.6511300E+00
  Result Received :  2.5017102E+00  Volts

 Test 3439, Subtest 60, Module 3, Slot 2b  PASSED.
 driver hi level(ch3 3.5)                          
  Low Limit       :  3.3487300E+00
  Result expected :  3.5000000E+00
  High Limit      :  3.6513300E+00
  Result Received :  3.4999722E+00  Volts

 Test 3439, Subtest 61, Module 3, Slot 2b  PASSED.
 driver hi level(ch3 0.0)                          
  Low Limit       : -1.50630100E-01
  Result expected :  0.00000000E+00
  High Limit      :  1.50569900E-01
  Result Received :  9.68850423E-03  Volts

 Test 3439, Subtest 62, Module 3, Slot 2b  PASSED.
 driver hi level(ch3 5.0)                          
  Low Limit       :  4.8484300E+00
  Result expected :  5.0000000E+00
  High Limit      :  5.1516300E+00
  Result Received :  4.9944239E+00  Volts

 Test 3439, Subtest 63, Module 3, Slot 2b  PASSED.
 driver lo level(ch3 -3.5)                         
  Low Limit       : -3.65133000E+00
  Result expected : -3.50000000E+00
  High Limit      : -3.34873000E+00
  Result Received : -3.50620048E+00  Volts

 Test 3439, Subtest 64, Module 3, Slot 2b  PASSED.
 driver lo level(ch3 -2.5)                         
  Low Limit       : -2.65113000E+00
  Result expected : -2.50000000E+00
  High Limit      : -2.34893000E+00
  Result Received : -2.50724649E+00  Volts

 Test 3439, Subtest 65, Module 3, Slot 2b  PASSED.
 driver lo level(ch3 -1.5)                         
  Low Limit       : -1.65093000E+00
  Result expected : -1.50000000E+00
  High Limit      : -1.34913000E+00
  Result Received : -1.51071462E+00  Volts

 Test 3439, Subtest 66, Module 3, Slot 2b  PASSED.
 driver lo level(ch3 -0.5)                         
  Low Limit       : -6.50730100E-01
  Result expected : -5.00000000E-01
  High Limit      : -3.49330100E-01
  Result Received : -5.13836742E-01  Volts

 Test 3439, Subtest 67, Module 3, Slot 2b  PASSED.
 driver lo level(ch3 0.5)                          
  Low Limit       :  3.4933010E-01
  Result expected :  5.0000000E-01
  High Limit      :  6.5073010E-01
  Result Received :  4.8511725E-01  Volts

 Test 3439, Subtest 68, Module 3, Slot 2b  PASSED.
 driver lo level(ch3 1.5)                          
  Low Limit       :  1.3491300E+00
  Result expected :  1.5000000E+00
  High Limit      :  1.6509300E+00
  Result Received :  1.4813031E+00  Volts

 Test 3439, Subtest 69, Module 3, Slot 2b  PASSED.
 driver lo level(ch3 2.5)                          
  Low Limit       :  2.3489300E+00
  Result expected :  2.5000000E+00
  High Limit      :  2.6511300E+00
  Result Received :  2.4771429E+00  Volts

 Test 3439, Subtest 70, Module 3, Slot 2b  PASSED.
 driver lo level(ch3 3.5)                          
  Low Limit       :  3.3487300E+00
  Result expected :  3.5000000E+00
  High Limit      :  3.6513300E+00
  Result Received :  3.4754049E+00  Volts

 Test 3439, Subtest 71, Module 3, Slot 2b  PASSED.
 driver lo level(ch3 0.0)                          
  Low Limit       : -1.50630100E-01
  Result expected :  0.00000000E+00
  High Limit      :  1.50569900E-01
  Result Received : -1.52247924E-02  Volts

 Test 3439, Subtest 72, Module 3, Slot 2b  PASSED.
 driver hi level(ch4 -2.5)                         
  Low Limit       : -2.65113000E+00
  Result expected : -2.50000000E+00
  High Limit      : -2.34893000E+00
  Result Received : -2.48925355E+00  Volts

 Test 3439, Subtest 73, Module 3, Slot 2b  PASSED.
 driver hi level(ch4 -1.5)                         
  Low Limit       : -1.65093000E+00
  Result expected : -1.50000000E+00
  High Limit      : -1.34913000E+00
  Result Received : -1.49306771E+00  Volts

 Test 3439, Subtest 74, Module 3, Slot 2b  PASSED.
 driver hi level(ch4 -0.5)                         
  Low Limit       : -6.50730100E-01
  Result expected : -5.00000000E-01
  High Limit      : -3.49330100E-01
  Result Received : -4.95843806E-01  Volts

 Test 3439, Subtest 75, Module 3, Slot 2b  PASSED.
 driver hi level(ch4 0.5)                          
  Low Limit       :  3.4933010E-01
  Result expected :  5.0000000E-01
  High Limit      :  6.5073010E-01
  Result Received :  5.0345620E-01  Volts

 Test 3439, Subtest 76, Module 3, Slot 2b  PASSED.
 driver hi level(ch4 1.5)                          
  Low Limit       :  1.3491300E+00
  Result expected :  1.5000000E+00
  High Limit      :  1.6509300E+00
  Result Received :  1.4996420E+00  Volts

 Test 3439, Subtest 77, Module 3, Slot 2b  PASSED.
 driver hi level(ch4 2.5)                          
  Low Limit       :  2.3489300E+00
  Result expected :  2.5000000E+00
  High Limit      :  2.6511300E+00
  Result Received :  2.4958279E+00  Volts

 Test 3439, Subtest 78, Module 3, Slot 2b  PASSED.
 driver hi level(ch4 3.5)                          
  Low Limit       :  3.3487300E+00
  Result expected :  3.5000000E+00
  High Limit      :  3.6513300E+00
  Result Received :  3.4944359E+00  Volts

 Test 3439, Subtest 79, Module 3, Slot 2b  PASSED.
 driver hi level(ch4 0.0)                          
  Low Limit       : -1.50630100E-01
  Result expected :  0.00000000E+00
  High Limit      :  1.50569900E-01
  Result Received :  3.80619809E-03  Volts

 Test 3439, Subtest 80, Module 3, Slot 2b  PASSED.
 driver hi level(ch4 5.0)                          
  Low Limit       :  4.8484300E+00
  Result expected :  5.0000000E+00
  High Limit      :  5.1516300E+00
  Result Received :  4.9895797E+00  Volts

 Test 3439, Subtest 81, Module 3, Slot 2b  PASSED.
 driver lo level(ch4 -3.5)                         
  Low Limit       : -3.65133000E+00
  Result expected : -3.50000000E+00
  High Limit      : -3.34873000E+00
  Result Received : -3.50931464E+00  Volts

 Test 3439, Subtest 82, Module 3, Slot 2b  PASSED.
 driver lo level(ch4 -2.5)                         
  Low Limit       : -2.65113000E+00
  Result expected : -2.50000000E+00
  High Limit      : -2.34893000E+00
  Result Received : -2.51001463E+00  Volts

 Test 3439, Subtest 83, Module 3, Slot 2b  PASSED.
 driver lo level(ch4 -1.5)                         
  Low Limit       : -1.65093000E+00
  Result expected : -1.50000000E+00
  High Limit      : -1.34913000E+00
  Result Received : -1.51279073E+00  Volts

 Test 3439, Subtest 84, Module 3, Slot 2b  PASSED.
 driver lo level(ch4 -0.5)                         
  Low Limit       : -6.50730100E-01
  Result expected : -5.00000000E-01
  High Limit      : -3.49330100E-01
  Result Received : -5.16604886E-01  Volts

 Test 3439, Subtest 85, Module 3, Slot 2b  PASSED.
 driver lo level(ch4 0.5)                          
  Low Limit       :  3.4933010E-01
  Result expected :  5.0000000E-01
  High Limit      :  6.5073010E-01
  Result Received :  4.8269512E-01  Volts

 Test 3439, Subtest 86, Module 3, Slot 2b  PASSED.
 driver lo level(ch4 1.5)                          
  Low Limit       :  1.3491300E+00
  Result expected :  1.5000000E+00
  High Limit      :  1.6509300E+00
  Result Received :  1.4788810E+00  Volts

 Test 3439, Subtest 87, Module 3, Slot 2b  PASSED.
 driver lo level(ch4 2.5)                          
  Low Limit       :  2.3489300E+00
  Result expected :  2.5000000E+00
  High Limit      :  2.6511300E+00
  Result Received :  2.4757588E+00  Volts

 Test 3439, Subtest 88, Module 3, Slot 2b  PASSED.
 driver lo level(ch4 3.5)                          
  Low Limit       :  3.3487300E+00
  Result expected :  3.5000000E+00
  High Limit      :  3.6513300E+00
  Result Received :  3.4740208E+00  Volts

 Test 3439, Subtest 89, Module 3, Slot 2b  PASSED.
 driver lo level(ch4 0.0)                          
  Low Limit       : -1.50630100E-01
  Result expected :  0.00000000E+00
  High Limit      :  1.50569900E-01
  Result Received : -1.76469184E-02  Volts

 Test 3439, Subtest 90, Module 3, Slot 2b  PASSED.
 driver hi level(ch5 -2.5)                         
  Low Limit       : -2.65113000E+00
  Result expected : -2.50000000E+00
  High Limit      : -2.34893000E+00
  Result Received : -2.48648541E+00  Volts

 Test 3439, Subtest 91, Module 3, Slot 2b  PASSED.
 driver hi level(ch5 -1.5)                         
  Low Limit       : -1.65093000E+00
  Result expected : -1.50000000E+00
  High Limit      : -1.34913000E+00
  Result Received : -1.48960753E+00  Volts

 Test 3439, Subtest 92, Module 3, Slot 2b  PASSED.
 driver hi level(ch5 -0.5)                         
  Low Limit       : -6.50730100E-01
  Result expected : -5.00000000E-01
  High Limit      : -3.49330100E-01
  Result Received : -4.93767698E-01  Volts

 Test 3439, Subtest 93, Module 3, Slot 2b  PASSED.
 driver hi level(ch5 0.5)                          
  Low Limit       :  3.4933010E-01
  Result expected :  5.0000000E-01
  High Limit      :  6.5073010E-01
  Result Received :  5.0449426E-01  Volts

 Test 3439, Subtest 94, Module 3, Slot 2b  PASSED.
 driver hi level(ch5 1.5)                          
  Low Limit       :  1.3491300E+00
  Result expected :  1.5000000E+00
  High Limit      :  1.6509300E+00
  Result Received :  1.5006801E+00  Volts

 Test 3439, Subtest 95, Module 3, Slot 2b  PASSED.
 driver hi level(ch5 2.5)                          
  Low Limit       :  2.3489300E+00
  Result expected :  2.5000000E+00
  High Limit      :  2.6511300E+00
  Result Received :  2.4961739E+00  Volts

 Test 3439, Subtest 96, Module 3, Slot 2b  PASSED.
 driver hi level(ch5 3.5)                          
  Low Limit       :  3.3487300E+00
  Result expected :  3.5000000E+00
  High Limit      :  3.6513300E+00
  Result Received :  3.4951279E+00  Volts

 Test 3439, Subtest 97, Module 3, Slot 2b  PASSED.
 driver hi level(ch5 0.0)                          
  Low Limit       : -1.50630100E-01
  Result expected :  0.00000000E+00
  High Limit      :  1.50569900E-01
  Result Received :  5.88230614E-03  Volts

 Test 3439, Subtest 98, Module 3, Slot 2b  PASSED.
 driver hi level(ch5 5.0)                          
  Low Limit       :  4.8484300E+00
  Result expected :  5.0000000E+00
  High Limit      :  5.1516300E+00
  Result Received :  4.9878496E+00  Volts

 Test 3439, Subtest 99, Module 3, Slot 2b  PASSED.
 driver lo level(ch5 -3.5)                         
  Low Limit       : -3.65133000E+00
  Result expected : -3.50000000E+00
  High Limit      : -3.34873000E+00
  Result Received : -3.50689251E+00  Volts

 Test 3439, Subtest 100, Module 3, Slot 2b  PASSED.
 driver lo level(ch5 -2.5)                         
  Low Limit       : -2.65113000E+00
  Result expected : -2.50000000E+00
  High Limit      : -2.34893000E+00
  Result Received : -2.50828454E+00  Volts

 Test 3439, Subtest 101, Module 3, Slot 2b  PASSED.
 driver lo level(ch5 -1.5)                         
  Low Limit       : -1.65093000E+00
  Result expected : -1.50000000E+00
  High Limit      : -1.34913000E+00
  Result Received : -1.51140666E+00  Volts

 Test 3439, Subtest 102, Module 3, Slot 2b  PASSED.
 driver lo level(ch5 -0.5)                         
  Low Limit       : -6.50730100E-01
  Result expected : -5.00000000E-01
  High Limit      : -3.49330100E-01
  Result Received : -5.15220814E-01  Volts

 Test 3439, Subtest 103, Module 3, Slot 2b  PASSED.
 driver lo level(ch5 0.5)                          
  Low Limit       :  3.4933010E-01
  Result expected :  5.0000000E-01
  High Limit      :  6.5073010E-01
  Result Received :  4.8338716E-01  Volts

 Test 3439, Subtest 104, Module 3, Slot 2b  PASSED.
 driver lo level(ch5 1.5)                          
  Low Limit       :  1.3491300E+00
  Result expected :  1.5000000E+00
  High Limit      :  1.6509300E+00
  Result Received :  1.4792270E+00  Volts

 Test 3439, Subtest 105, Module 3, Slot 2b  PASSED.
 driver lo level(ch5 2.5)                          
  Low Limit       :  2.3489300E+00
  Result expected :  2.5000000E+00
  High Limit      :  2.6511300E+00
  Result Received :  2.4743748E+00  Volts

 Test 3439, Subtest 106, Module 3, Slot 2b  PASSED.
 driver lo level(ch5 3.5)                          
  Low Limit       :  3.3487300E+00
  Result expected :  3.5000000E+00
  High Limit      :  3.6513300E+00
  Result Received :  3.4726367E+00  Volts

 Test 3439, Subtest 107, Module 3, Slot 2b  PASSED.
 driver lo level(ch5 0.0)                          
  Low Limit       : -1.50630100E-01
  Result expected :  0.00000000E+00
  High Limit      :  1.50569900E-01
  Result Received : -1.66088644E-02  Volts

 Test 3439, Subtest 108, Module 3, Slot 2b  PASSED.
 driver hi level(ch6 -2.5)                         
  Low Limit       : -2.65113000E+00
  Result expected : -2.50000000E+00
  High Limit      : -2.34893000E+00
  Result Received : -2.48959957E+00  Volts

 Test 3439, Subtest 109, Module 3, Slot 2b  PASSED.
 driver hi level(ch6 -1.5)                         
  Low Limit       : -1.65093000E+00
  Result expected : -1.50000000E+00
  High Limit      : -1.34913000E+00
  Result Received : -1.49202965E+00  Volts

 Test 3439, Subtest 110, Module 3, Slot 2b  PASSED.
 driver hi level(ch6 -0.5)                         
  Low Limit       : -6.50730100E-01
  Result expected : -5.00000000E-01
  High Limit      : -3.49330100E-01
  Result Received : -4.94805752E-01  Volts

 Test 3439, Subtest 111, Module 3, Slot 2b  PASSED.
 driver hi level(ch6 0.5)                          
  Low Limit       :  3.4933010E-01
  Result expected :  5.0000000E-01
  High Limit      :  6.5073010E-01
  Result Received :  5.0449426E-01  Volts

 Test 3439, Subtest 112, Module 3, Slot 2b  PASSED.
 driver hi level(ch6 1.5)                          
  Low Limit       :  1.3491300E+00
  Result expected :  1.5000000E+00
  High Limit      :  1.6509300E+00
  Result Received :  1.5013721E+00  Volts

 Test 3439, Subtest 113, Module 3, Slot 2b  PASSED.
 driver hi level(ch6 2.5)                          
  Low Limit       :  2.3489300E+00
  Result expected :  2.5000000E+00
  High Limit      :  2.6511300E+00
  Result Received :  2.4985960E+00  Volts

 Test 3439, Subtest 114, Module 3, Slot 2b  PASSED.
 driver hi level(ch6 3.5)                          
  Low Limit       :  3.3487300E+00
  Result expected :  3.5000000E+00
  High Limit      :  3.6513300E+00
  Result Received :  3.4975500E+00  Volts

 Test 3439, Subtest 115, Module 3, Slot 2b  PASSED.
 driver hi level(ch6 0.0)                          
  Low Limit       : -1.50630100E-01
  Result expected :  0.00000000E+00
  High Limit      :  1.50569900E-01
  Result Received :  5.19027012E-03  Volts

 Test 3439, Subtest 116, Module 3, Slot 2b  PASSED.
 driver hi level(ch6 5.0)                          
  Low Limit       :  4.8484300E+00
  Result expected :  5.0000000E+00
  High Limit      :  5.1516300E+00
  Result Received :  4.9933859E+00  Volts

 Test 3439, Subtest 117, Module 3, Slot 2b  PASSED.
 driver lo level(ch6 -3.5)                         
  Low Limit       : -3.65133000E+00
  Result expected : -3.50000000E+00
  High Limit      : -3.34873000E+00
  Result Received : -3.51519695E+00  Volts

 Test 3439, Subtest 118, Module 3, Slot 2b  PASSED.
 driver lo level(ch6 -2.5)                         
  Low Limit       : -2.65113000E+00
  Result expected : -2.50000000E+00
  High Limit      : -2.34893000E+00
  Result Received : -2.51485888E+00  Volts

 Test 3439, Subtest 119, Module 3, Slot 2b  PASSED.
 driver lo level(ch6 -1.5)                         
  Low Limit       : -1.65093000E+00
  Result expected : -1.50000000E+00
  High Limit      : -1.34913000E+00
  Result Received : -1.51728897E+00  Volts

 Test 3439, Subtest 120, Module 3, Slot 2b  PASSED.
 driver lo level(ch6 -0.5)                         
  Low Limit       : -6.50730100E-01
  Result expected : -5.00000000E-01
  High Limit      : -3.49330100E-01
  Result Received : -5.20411084E-01  Volts

 Test 3439, Subtest 121, Module 3, Slot 2b  PASSED.
 driver lo level(ch6 0.5)                          
  Low Limit       :  3.4933010E-01
  Result expected :  5.0000000E-01
  High Limit      :  6.5073010E-01
  Result Received :  4.7958096E-01  Volts

 Test 3439, Subtest 122, Module 3, Slot 2b  PASSED.
 driver lo level(ch6 1.5)                          
  Low Limit       :  1.3491300E+00
  Result expected :  1.5000000E+00
  High Limit      :  1.6509300E+00
  Result Received :  1.4768049E+00  Volts

 Test 3439, Subtest 123, Module 3, Slot 2b  PASSED.
 driver lo level(ch6 2.5)                          
  Low Limit       :  2.3489300E+00
  Result expected :  2.5000000E+00
  High Limit      :  2.6511300E+00
  Result Received :  2.4733367E+00  Volts

 Test 3439, Subtest 124, Module 3, Slot 2b  PASSED.
 driver lo level(ch6 3.5)                          
  Low Limit       :  3.3487300E+00
  Result expected :  3.5000000E+00
  High Limit      :  3.6513300E+00
  Result Received :  3.4726367E+00  Volts

 Test 3439, Subtest 125, Module 3, Slot 2b  PASSED.
 driver lo level(ch6 0.0)                          
  Low Limit       : -1.50630100E-01
  Result expected :  0.00000000E+00
  High Limit      :  1.50569900E-01
  Result Received : -2.07610805E-02  Volts

 Test 3439, Subtest 126, Module 3, Slot 2b  PASSED.
 driver hi level(ch7 -2.5)                         
  Low Limit       : -2.65113000E+00
  Result expected : -2.50000000E+00
  High Limit      : -2.34893000E+00
  Result Received : -2.48959957E+00  Volts

 Test 3439, Subtest 127, Module 3, Slot 2b  PASSED.
 driver hi level(ch7 -1.5)                         
  Low Limit       : -1.65093000E+00
  Result expected : -1.50000000E+00
  High Limit      : -1.34913000E+00
  Result Received : -1.49237567E+00  Volts

 Test 3439, Subtest 128, Module 3, Slot 2b  PASSED.
 driver hi level(ch7 -0.5)                         
  Low Limit       : -6.50730100E-01
  Result expected : -5.00000000E-01
  High Limit      : -3.49330100E-01
  Result Received : -4.95843806E-01  Volts

 Test 3439, Subtest 129, Module 3, Slot 2b  PASSED.
 driver hi level(ch7 0.5)                          
  Low Limit       :  3.4933010E-01
  Result expected :  5.0000000E-01
  High Limit      :  6.5073010E-01
  Result Received :  5.0380222E-01  Volts

 Test 3439, Subtest 130, Module 3, Slot 2b  PASSED.
 driver hi level(ch7 1.5)                          
  Low Limit       :  1.3491300E+00
  Result expected :  1.5000000E+00
  High Limit      :  1.6509300E+00
  Result Received :  1.5006801E+00  Volts

 Test 3439, Subtest 131, Module 3, Slot 2b  PASSED.
 driver hi level(ch7 2.5)                          
  Low Limit       :  2.3489300E+00
  Result expected :  2.5000000E+00
  High Limit      :  2.6511300E+00
  Result Received :  2.4975580E+00  Volts

 Test 3439, Subtest 132, Module 3, Slot 2b  PASSED.
 driver hi level(ch7 3.5)                          
  Low Limit       :  3.3487300E+00
  Result expected :  3.5000000E+00
  High Limit      :  3.6513300E+00
  Result Received :  3.4965120E+00  Volts

 Test 3439, Subtest 133, Module 3, Slot 2b  PASSED.
 driver hi level(ch7 0.0)                          
  Low Limit       : -1.50630100E-01
  Result expected :  0.00000000E+00
  High Limit      :  1.50569900E-01
  Result Received :  4.84425211E-03  Volts

 Test 3439, Subtest 134, Module 3, Slot 2b  PASSED.
 driver hi level(ch7 5.0)                          
  Low Limit       :  4.8484300E+00
  Result expected :  5.0000000E+00
  High Limit      :  5.1516300E+00
  Result Received :  4.9923478E+00  Volts

 Test 3439, Subtest 135, Module 3, Slot 2b  PASSED.
 driver lo level(ch7 -3.5)                         
  Low Limit       : -3.65133000E+00
  Result expected : -3.50000000E+00
  High Limit      : -3.34873000E+00
  Result Received : -3.51519695E+00  Volts

 Test 3439, Subtest 136, Module 3, Slot 2b  PASSED.
 driver lo level(ch7 -2.5)                         
  Low Limit       : -2.65113000E+00
  Result expected : -2.50000000E+00
  High Limit      : -2.34893000E+00
  Result Received : -2.51520490E+00  Volts

 Test 3439, Subtest 137, Module 3, Slot 2b  PASSED.
 driver lo level(ch7 -1.5)                         
  Low Limit       : -1.65093000E+00
  Result expected : -1.50000000E+00
  High Limit      : -1.34913000E+00
  Result Received : -1.51763498E+00  Volts

 Test 3439, Subtest 138, Module 3, Slot 2b  PASSED.
 driver lo level(ch7 -0.5)                         
  Low Limit       : -6.50730100E-01
  Result expected : -5.00000000E-01
  High Limit      : -3.49330100E-01
  Result Received : -5.20411084E-01  Volts

 Test 3439, Subtest 139, Module 3, Slot 2b  PASSED.
 driver lo level(ch7 0.5)                          
  Low Limit       :  3.4933010E-01
  Result expected :  5.0000000E-01
  High Limit      :  6.5073010E-01
  Result Received :  4.7923494E-01  Volts

 Test 3439, Subtest 140, Module 3, Slot 2b  PASSED.
 driver lo level(ch7 1.5)                          
  Low Limit       :  1.3491300E+00
  Result expected :  1.5000000E+00
  High Limit      :  1.6509300E+00
  Result Received :  1.4764588E+00  Volts

 Test 3439, Subtest 141, Module 3, Slot 2b  PASSED.
 driver lo level(ch7 2.5)                          
  Low Limit       :  2.3489300E+00
  Result expected :  2.5000000E+00
  High Limit      :  2.6511300E+00
  Result Received :  2.4733367E+00  Volts

 Test 3439, Subtest 142, Module 3, Slot 2b  PASSED.
 driver lo level(ch7 3.5)                          
  Low Limit       :  3.3487300E+00
  Result expected :  3.5000000E+00
  High Limit      :  3.6513300E+00
  Result Received :  3.4726367E+00  Volts

 Test 3439, Subtest 143, Module 3, Slot 2b  PASSED.
 driver lo level(ch7 0.0)                          
  Low Limit       : -1.50630100E-01
  Result expected :  0.00000000E+00
  High Limit      :  1.50569900E-01
  Result Received : -2.07610805E-02  Volts

 Test 3519, Subtest 0, Module 3, Slot 2a  PASSED.
 driver timing(ch0A)                               
  Low Limit       :  1.5000000E-07
  Result Received :  1.5738286E-07  Seconds
  High Limit      :  1.7000000E-07

 Test 3519, Subtest 1, Module 3, Slot 2a  PASSED.
 driver delay (ch0A_delay = -30[nsec])             
  Low Limit       : -4.25037500E-08
  Result expected : -3.00000000E-08
  High Limit      : -1.74977500E-08
  Result Received : -2.98839435E-08  Seconds

 Test 3519, Subtest 2, Module 3, Slot 2a  PASSED.
 driver delay (ch0A_delay = -10[nsec])             
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -7.95246993E-09  Seconds

 Test 3519, Subtest 3, Module 3, Slot 2a  PASSED.
 driver delay (ch0A_delay = 10[nsec])              
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  1.1447893E-08  Seconds

 Test 3519, Subtest 4, Module 3, Slot 2a  PASSED.
 driver delay (ch0A_delay = 30[nsec])              
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  3.2657935E-08  Seconds

 Test 3519, Subtest 5, Module 3, Slot 2a  PASSED.
 driver delay (ch0A_delay = 50[nsec])              
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  5.1550843E-08  Seconds

 Test 3519, Subtest 6, Module 3, Slot 2a  PASSED.
 driver delay (ch0A_delay = 70[nsec])              
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  7.3323886E-08  Seconds

 Test 3519, Subtest 7, Module 3, Slot 2a  PASSED.
 driver delay (ch0A_delay = 100[nsec])             
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  1.0119879E-07  Seconds

 Test 3519, Subtest 8, Module 3, Slot 2a  PASSED.
 driver timing(ch0B)                               
  Low Limit       :  1.5000000E-07
  Result Received :  1.5719443E-07  Seconds
  High Limit      :  1.7000000E-07

 Test 3519, Subtest 9, Module 3, Slot 2a  PASSED.
 driver delay (ch0B_delay = -30[nsec])             
  Low Limit       : -4.25037500E-08
  Result expected : -3.00000000E-08
  High Limit      : -1.74977500E-08
  Result Received : -2.98532514E-08  Seconds

 Test 3519, Subtest 10, Module 3, Slot 2a  PASSED.
 driver delay (ch0B_delay = -10[nsec])             
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -7.79034072E-09  Seconds

 Test 3519, Subtest 11, Module 3, Slot 2a  PASSED.
 driver delay (ch0B_delay = 10[nsec])              
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  1.1376324E-08  Seconds

 Test 3519, Subtest 12, Module 3, Slot 2a  PASSED.
 driver delay (ch0B_delay = 30[nsec])              
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  3.2463916E-08  Seconds

 Test 3519, Subtest 13, Module 3, Slot 2a  PASSED.
 driver delay (ch0B_delay = 50[nsec])              
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  5.1178622E-08  Seconds

 Test 3519, Subtest 14, Module 3, Slot 2a  PASSED.
 driver delay (ch0B_delay = 70[nsec])              
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  7.2989417E-08  Seconds

 Test 3519, Subtest 15, Module 3, Slot 2a  PASSED.
 driver delay (ch0B_delay = 100[nsec])             
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  1.0038600E-07  Seconds

 Test 3519, Subtest 16, Module 3, Slot 2a  PASSED.
 driver timing(ch1A)                               
  Low Limit       :  1.5000000E-07
  Result Received :  1.5804788E-07  Seconds
  High Limit      :  1.7000000E-07

 Test 3519, Subtest 17, Module 3, Slot 2a  PASSED.
 driver delay (ch1A_delay = -30[nsec])             
  Low Limit       : -4.25037500E-08
  Result expected : -3.00000000E-08
  High Limit      : -1.74977500E-08
  Result Received : -3.01366282E-08  Seconds

 Test 3519, Subtest 18, Module 3, Slot 2a  PASSED.
 driver delay (ch1A_delay = -10[nsec])             
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -7.88163550E-09  Seconds

 Test 3519, Subtest 19, Module 3, Slot 2a  PASSED.
 driver delay (ch1A_delay = 10[nsec])              
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  1.1354257E-08  Seconds

 Test 3519, Subtest 20, Module 3, Slot 2a  PASSED.
 driver delay (ch1A_delay = 30[nsec])              
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  3.2722835E-08  Seconds

 Test 3519, Subtest 21, Module 3, Slot 2a  PASSED.
 driver delay (ch1A_delay = 50[nsec])              
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  5.1823837E-08  Seconds

 Test 3519, Subtest 22, Module 3, Slot 2a  PASSED.
 driver delay (ch1A_delay = 70[nsec])              
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  6.9828294E-08  Seconds

 Test 3519, Subtest 23, Module 3, Slot 2a  PASSED.
 driver delay (ch1A_delay = 100[nsec])             
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  1.0236611E-07  Seconds

 Test 3519, Subtest 24, Module 3, Slot 2a  PASSED.
 driver timing(ch1B)                               
  Low Limit       :  1.5000000E-07
  Result Received :  1.6049454E-07  Seconds
  High Limit      :  1.7000000E-07

 Test 3519, Subtest 25, Module 3, Slot 2a  PASSED.
 driver delay (ch1B_delay = -30[nsec])             
  Low Limit       : -4.25037500E-08
  Result expected : -3.00000000E-08
  High Limit      : -1.74977500E-08
  Result Received : -2.93125973E-08  Seconds

 Test 3519, Subtest 26, Module 3, Slot 2a  PASSED.
 driver delay (ch1B_delay = -10[nsec])             
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -1.13183515E-08  Seconds

 Test 3519, Subtest 27, Module 3, Slot 2a  PASSED.
 driver delay (ch1B_delay = 10[nsec])              
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  7.9070007E-09  Seconds

 Test 3519, Subtest 28, Module 3, Slot 2a  PASSED.
 driver delay (ch1B_delay = 30[nsec])              
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  2.8504927E-08  Seconds

 Test 3519, Subtest 29, Module 3, Slot 2a  PASSED.
 driver delay (ch1B_delay = 50[nsec])              
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  4.7375542E-08  Seconds

 Test 3519, Subtest 30, Module 3, Slot 2a  PASSED.
 driver delay (ch1B_delay = 70[nsec])              
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  6.9004914E-08  Seconds

 Test 3519, Subtest 31, Module 3, Slot 2a  PASSED.
 driver delay (ch1B_delay = 100[nsec])             
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  1.0055557E-07  Seconds

 Test 3519, Subtest 32, Module 3, Slot 2a  PASSED.
 driver timing(ch2A)                               
  Low Limit       :  1.5000000E-07
  Result Received :  1.5780381E-07  Seconds
  High Limit      :  1.7000000E-07

 Test 3519, Subtest 33, Module 3, Slot 2a  PASSED.
 driver delay (ch2A_delay = -30[nsec])             
  Low Limit       : -4.25037500E-08
  Result expected : -3.00000000E-08
  High Limit      : -1.74977500E-08
  Result Received : -2.91588471E-08  Seconds

 Test 3519, Subtest 34, Module 3, Slot 2a  PASSED.
 driver delay (ch2A_delay = -10[nsec])             
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -7.26256381E-09  Seconds

 Test 3519, Subtest 35, Module 3, Slot 2a  PASSED.
 driver delay (ch2A_delay = 10[nsec])              
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  1.0141182E-08  Seconds

 Test 3519, Subtest 36, Module 3, Slot 2a  PASSED.
 driver delay (ch2A_delay = 30[nsec])              
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  3.2567907E-08  Seconds

 Test 3519, Subtest 37, Module 3, Slot 2a  PASSED.
 driver delay (ch2A_delay = 50[nsec])              
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  5.0763227E-08  Seconds

 Test 3519, Subtest 38, Module 3, Slot 2a  PASSED.
 driver delay (ch2A_delay = 70[nsec])              
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  7.2565274E-08  Seconds

 Test 3519, Subtest 39, Module 3, Slot 2a  PASSED.
 driver delay (ch2A_delay = 100[nsec])             
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  1.0095632E-07  Seconds

 Test 3519, Subtest 40, Module 3, Slot 2a  PASSED.
 driver timing(ch2B)                               
  Low Limit       :  1.5000000E-07
  Result Received :  1.5681214E-07  Seconds
  High Limit      :  1.7000000E-07

 Test 3519, Subtest 41, Module 3, Slot 2a  PASSED.
 driver delay (ch2B_delay = -30[nsec])             
  Low Limit       : -4.25037500E-08
  Result expected : -3.00000000E-08
  High Limit      : -1.74977500E-08
  Result Received : -2.86832580E-08  Seconds

 Test 3519, Subtest 42, Module 3, Slot 2a  PASSED.
 driver delay (ch2B_delay = -10[nsec])             
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -7.15047680E-09  Seconds

 Test 3519, Subtest 43, Module 3, Slot 2a  PASSED.
 driver delay (ch2B_delay = 10[nsec])              
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  1.0372378E-08  Seconds

 Test 3519, Subtest 44, Module 3, Slot 2a  PASSED.
 driver delay (ch2B_delay = 30[nsec])              
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  3.2505084E-08  Seconds

 Test 3519, Subtest 45, Module 3, Slot 2a  PASSED.
 driver delay (ch2B_delay = 50[nsec])              
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  5.0342946E-08  Seconds

 Test 3519, Subtest 46, Module 3, Slot 2a  PASSED.
 driver delay (ch2B_delay = 70[nsec])              
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  7.1263190E-08  Seconds

 Test 3519, Subtest 47, Module 3, Slot 2a  PASSED.
 driver delay (ch2B_delay = 100[nsec])             
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  1.0415931E-07  Seconds

 Test 3519, Subtest 48, Module 3, Slot 2a  PASSED.
 driver timing(ch3A)                               
  Low Limit       :  1.5000000E-07
  Result Received :  1.5871064E-07  Seconds
  High Limit      :  1.7000000E-07

 Test 3519, Subtest 49, Module 3, Slot 2a  PASSED.
 driver delay (ch3A_delay = -30[nsec])             
  Low Limit       : -4.25037500E-08
  Result expected : -3.00000000E-08
  High Limit      : -1.74977500E-08
  Result Received : -2.95649071E-08  Seconds

 Test 3519, Subtest 50, Module 3, Slot 2a  PASSED.
 driver delay (ch3A_delay = -10[nsec])             
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -1.12921379E-08  Seconds

 Test 3519, Subtest 51, Module 3, Slot 2a  PASSED.
 driver delay (ch3A_delay = 10[nsec])              
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  1.1309538E-08  Seconds

 Test 3519, Subtest 52, Module 3, Slot 2a  PASSED.
 driver delay (ch3A_delay = 30[nsec])              
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  2.9025008E-08  Seconds

 Test 3519, Subtest 53, Module 3, Slot 2a  PASSED.
 driver delay (ch3A_delay = 50[nsec])              
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  5.1299494E-08  Seconds

 Test 3519, Subtest 54, Module 3, Slot 2a  PASSED.
 driver delay (ch3A_delay = 70[nsec])              
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  6.9623588E-08  Seconds

 Test 3519, Subtest 55, Module 3, Slot 2a  PASSED.
 driver delay (ch3A_delay = 100[nsec])             
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  1.0184132E-07  Seconds

 Test 3519, Subtest 56, Module 3, Slot 2a  PASSED.
 driver timing(ch3B)                               
  Low Limit       :  1.5000000E-07
  Result Received :  1.5774066E-07  Seconds
  High Limit      :  1.7000000E-07

 Test 3519, Subtest 57, Module 3, Slot 2a  PASSED.
 driver delay (ch3B_delay = -30[nsec])             
  Low Limit       : -4.25037500E-08
  Result expected : -3.00000000E-08
  High Limit      : -1.74977500E-08
  Result Received : -2.91594978E-08  Seconds

 Test 3519, Subtest 58, Module 3, Slot 2a  PASSED.
 driver delay (ch3B_delay = -10[nsec])             
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -7.21955353E-09  Seconds

 Test 3519, Subtest 59, Module 3, Slot 2a  PASSED.
 driver delay (ch3B_delay = 10[nsec])              
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  1.0332460E-08  Seconds

 Test 3519, Subtest 60, Module 3, Slot 2a  PASSED.
 driver delay (ch3B_delay = 30[nsec])              
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  3.2638725E-08  Seconds

 Test 3519, Subtest 61, Module 3, Slot 2a  PASSED.
 driver delay (ch3B_delay = 50[nsec])              
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  5.0740182E-08  Seconds

 Test 3519, Subtest 62, Module 3, Slot 2a  PASSED.
 driver delay (ch3B_delay = 70[nsec])              
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  7.1172235E-08  Seconds

 Test 3519, Subtest 63, Module 3, Slot 2a  PASSED.
 driver delay (ch3B_delay = 100[nsec])             
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  1.0045511E-07  Seconds

 Test 3519, Subtest 64, Module 3, Slot 2a  PASSED.
 driver timing(ch4A)                               
  Low Limit       :  1.5000000E-07
  Result Received :  1.6052033E-07  Seconds
  High Limit      :  1.7000000E-07

 Test 3519, Subtest 65, Module 3, Slot 2a  PASSED.
 driver delay (ch4A_delay = -30[nsec])             
  Low Limit       : -4.25037500E-08
  Result expected : -3.00000000E-08
  High Limit      : -1.74977500E-08
  Result Received : -2.99863373E-08  Seconds

 Test 3519, Subtest 66, Module 3, Slot 2a  PASSED.
 driver delay (ch4A_delay = -10[nsec])             
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -1.12867825E-08  Seconds

 Test 3519, Subtest 67, Module 3, Slot 2a  PASSED.
 driver delay (ch4A_delay = 10[nsec])              
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  8.9053524E-09  Seconds

 Test 3519, Subtest 68, Module 3, Slot 2a  PASSED.
 driver delay (ch4A_delay = 30[nsec])              
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  2.8033771E-08  Seconds

 Test 3519, Subtest 69, Module 3, Slot 2a  PASSED.
 driver delay (ch4A_delay = 50[nsec])              
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  5.0282476E-08  Seconds

 Test 3519, Subtest 70, Module 3, Slot 2a  PASSED.
 driver delay (ch4A_delay = 70[nsec])              
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  6.7964433E-08  Seconds

 Test 3519, Subtest 71, Module 3, Slot 2a  PASSED.
 driver delay (ch4A_delay = 100[nsec])             
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  9.9458426E-08  Seconds

 Test 3519, Subtest 72, Module 3, Slot 2a  PASSED.
 driver timing(ch4B)                               
  Low Limit       :  1.5000000E-07
  Result Received :  1.5955002E-07  Seconds
  High Limit      :  1.7000000E-07

 Test 3519, Subtest 73, Module 3, Slot 2a  PASSED.
 driver delay (ch4B_delay = -30[nsec])             
  Low Limit       : -4.25037500E-08
  Result expected : -3.00000000E-08
  High Limit      : -1.74977500E-08
  Result Received : -2.96336468E-08  Seconds

 Test 3519, Subtest 74, Module 3, Slot 2a  PASSED.
 driver delay (ch4B_delay = -10[nsec])             
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -1.09951161E-08  Seconds

 Test 3519, Subtest 75, Module 3, Slot 2a  PASSED.
 driver delay (ch4B_delay = 10[nsec])              
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  8.8510162E-09  Seconds

 Test 3519, Subtest 76, Module 3, Slot 2a  PASSED.
 driver delay (ch4B_delay = 30[nsec])              
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  2.7753477E-08  Seconds

 Test 3519, Subtest 77, Module 3, Slot 2a  PASSED.
 driver delay (ch4B_delay = 50[nsec])              
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  4.9782224E-08  Seconds

 Test 3519, Subtest 78, Module 3, Slot 2a  PASSED.
 driver delay (ch4B_delay = 70[nsec])              
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  6.8443544E-08  Seconds

 Test 3519, Subtest 79, Module 3, Slot 2a  PASSED.
 driver delay (ch4B_delay = 100[nsec])             
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  9.8201284E-08  Seconds

 Test 3519, Subtest 80, Module 3, Slot 2a  PASSED.
 driver timing(ch5A)                               
  Low Limit       :  1.5000000E-07
  Result Received :  1.6067770E-07  Seconds
  High Limit      :  1.7000000E-07

 Test 3519, Subtest 81, Module 3, Slot 2a  PASSED.
 driver delay (ch5A_delay = -30[nsec])             
  Low Limit       : -4.25037500E-08
  Result expected : -3.00000000E-08
  High Limit      : -1.74977500E-08
  Result Received : -2.98969227E-08  Seconds

 Test 3519, Subtest 82, Module 3, Slot 2a  PASSED.
 driver delay (ch5A_delay = -10[nsec])             
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -1.11574141E-08  Seconds

 Test 3519, Subtest 83, Module 3, Slot 2a  PASSED.
 driver delay (ch5A_delay = 10[nsec])              
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  8.9394262E-09  Seconds

 Test 3519, Subtest 84, Module 3, Slot 2a  PASSED.
 driver delay (ch5A_delay = 30[nsec])              
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  2.8095723E-08  Seconds

 Test 3519, Subtest 85, Module 3, Slot 2a  PASSED.
 driver delay (ch5A_delay = 50[nsec])              
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  5.0251931E-08  Seconds

 Test 3519, Subtest 86, Module 3, Slot 2a  PASSED.
 driver delay (ch5A_delay = 70[nsec])              
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  6.8419219E-08  Seconds

 Test 3519, Subtest 87, Module 3, Slot 2a  PASSED.
 driver delay (ch5A_delay = 100[nsec])             
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  9.9515617E-08  Seconds

 Test 3519, Subtest 88, Module 3, Slot 2a  PASSED.
 driver timing(ch5B)                               
  Low Limit       :  1.5000000E-07
  Result Received :  1.5980394E-07  Seconds
  High Limit      :  1.7000000E-07

 Test 3519, Subtest 89, Module 3, Slot 2a  PASSED.
 driver delay (ch5B_delay = -30[nsec])             
  Low Limit       : -4.25037500E-08
  Result expected : -3.00000000E-08
  High Limit      : -1.74977500E-08
  Result Received : -2.96240503E-08  Seconds

 Test 3519, Subtest 90, Module 3, Slot 2a  PASSED.
 driver delay (ch5B_delay = -10[nsec])             
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -1.11018200E-08  Seconds

 Test 3519, Subtest 91, Module 3, Slot 2a  PASSED.
 driver delay (ch5B_delay = 10[nsec])              
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  8.3536644E-09  Seconds

 Test 3519, Subtest 92, Module 3, Slot 2a  PASSED.
 driver delay (ch5B_delay = 30[nsec])              
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  3.1044006E-08  Seconds

 Test 3519, Subtest 93, Module 3, Slot 2a  PASSED.
 driver delay (ch5B_delay = 50[nsec])              
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  4.9330903E-08  Seconds

 Test 3519, Subtest 94, Module 3, Slot 2a  PASSED.
 driver delay (ch5B_delay = 70[nsec])              
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  6.8044684E-08  Seconds

 Test 3519, Subtest 95, Module 3, Slot 2a  PASSED.
 driver delay (ch5B_delay = 100[nsec])             
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  1.0162818E-07  Seconds

 Test 3519, Subtest 96, Module 3, Slot 2a  PASSED.
 driver timing(ch6A)                               
  Low Limit       :  1.5000000E-07
  Result Received :  1.5977515E-07  Seconds
  High Limit      :  1.7000000E-07

 Test 3519, Subtest 97, Module 3, Slot 2a  PASSED.
 driver delay (ch6A_delay = -30[nsec])             
  Low Limit       : -4.25037500E-08
  Result expected : -3.00000000E-08
  High Limit      : -1.74977500E-08
  Result Received : -2.97202307E-08  Seconds

 Test 3519, Subtest 98, Module 3, Slot 2a  PASSED.
 driver delay (ch6A_delay = -10[nsec])             
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -1.11835480E-08  Seconds

 Test 3519, Subtest 99, Module 3, Slot 2a  PASSED.
 driver delay (ch6A_delay = 10[nsec])              
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  9.4074761E-09  Seconds

 Test 3519, Subtest 100, Module 3, Slot 2a  PASSED.
 driver delay (ch6A_delay = 30[nsec])              
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  2.8460748E-08  Seconds

 Test 3519, Subtest 101, Module 3, Slot 2a  PASSED.
 driver delay (ch6A_delay = 50[nsec])              
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  5.0395175E-08  Seconds

 Test 3519, Subtest 102, Module 3, Slot 2a  PASSED.
 driver delay (ch6A_delay = 70[nsec])              
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  6.9725597E-08  Seconds

 Test 3519, Subtest 103, Module 3, Slot 2a  PASSED.
 driver delay (ch6A_delay = 100[nsec])             
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  9.9543784E-08  Seconds

 Test 3519, Subtest 104, Module 3, Slot 2a  PASSED.
 driver timing(ch6B)                               
  Low Limit       :  1.5000000E-07
  Result Received :  1.5868453E-07  Seconds
  High Limit      :  1.7000000E-07

 Test 3519, Subtest 105, Module 3, Slot 2a  PASSED.
 driver delay (ch6B_delay = -30[nsec])             
  Low Limit       : -4.25037500E-08
  Result expected : -3.00000000E-08
  High Limit      : -1.74977500E-08
  Result Received : -2.92172066E-08  Seconds

 Test 3519, Subtest 106, Module 3, Slot 2a  PASSED.
 driver delay (ch6B_delay = -10[nsec])             
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -1.08429918E-08  Seconds

 Test 3519, Subtest 107, Module 3, Slot 2a  PASSED.
 driver delay (ch6B_delay = 10[nsec])              
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  9.9009902E-09  Seconds

 Test 3519, Subtest 108, Module 3, Slot 2a  PASSED.
 driver delay (ch6B_delay = 30[nsec])              
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  2.8634519E-08  Seconds

 Test 3519, Subtest 109, Module 3, Slot 2a  PASSED.
 driver delay (ch6B_delay = 50[nsec])              
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  5.0273209E-08  Seconds

 Test 3519, Subtest 110, Module 3, Slot 2a  PASSED.
 driver delay (ch6B_delay = 70[nsec])              
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  6.9793972E-08  Seconds

 Test 3519, Subtest 111, Module 3, Slot 2a  PASSED.
 driver delay (ch6B_delay = 100[nsec])             
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  9.9222524E-08  Seconds

 Test 3519, Subtest 112, Module 3, Slot 2a  PASSED.
 driver timing(ch7A)                               
  Low Limit       :  1.5000000E-07
  Result Received :  1.5828222E-07  Seconds
  High Limit      :  1.7000000E-07

 Test 3519, Subtest 113, Module 3, Slot 2a  PASSED.
 driver delay (ch7A_delay = -30[nsec])             
  Low Limit       : -4.25037500E-08
  Result expected : -3.00000000E-08
  High Limit      : -1.74977500E-08
  Result Received : -3.02371593E-08  Seconds

 Test 3519, Subtest 114, Module 3, Slot 2a  PASSED.
 driver delay (ch7A_delay = -10[nsec])             
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -7.47010001E-09  Seconds

 Test 3519, Subtest 115, Module 3, Slot 2a  PASSED.
 driver delay (ch7A_delay = 10[nsec])              
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  9.7025822E-09  Seconds

 Test 3519, Subtest 116, Module 3, Slot 2a  PASSED.
 driver delay (ch7A_delay = 30[nsec])              
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  3.2771490E-08  Seconds

 Test 3519, Subtest 117, Module 3, Slot 2a  PASSED.
 driver delay (ch7A_delay = 50[nsec])              
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  5.1517634E-08  Seconds

 Test 3519, Subtest 118, Module 3, Slot 2a  PASSED.
 driver delay (ch7A_delay = 70[nsec])              
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  7.0040915E-08  Seconds

 Test 3519, Subtest 119, Module 3, Slot 2a  PASSED.
 driver delay (ch7A_delay = 100[nsec])             
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  1.0212319E-07  Seconds

 Test 3519, Subtest 120, Module 3, Slot 2a  PASSED.
 driver timing(ch7B)                               
  Low Limit       :  1.5000000E-07
  Result Received :  1.6014356E-07  Seconds
  High Limit      :  1.7000000E-07

 Test 3519, Subtest 121, Module 3, Slot 2a  PASSED.
 driver delay (ch7B_delay = -30[nsec])             
  Low Limit       : -4.25037500E-08
  Result expected : -3.00000000E-08
  High Limit      : -1.74977500E-08
  Result Received : -2.95591099E-08  Seconds

 Test 3519, Subtest 122, Module 3, Slot 2a  PASSED.
 driver delay (ch7B_delay = -10[nsec])             
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -1.10682614E-08  Seconds

 Test 3519, Subtest 123, Module 3, Slot 2a  PASSED.
 driver delay (ch7B_delay = 10[nsec])              
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  1.0003629E-08  Seconds

 Test 3519, Subtest 124, Module 3, Slot 2a  PASSED.
 driver delay (ch7B_delay = 30[nsec])              
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  2.8911416E-08  Seconds

 Test 3519, Subtest 125, Module 3, Slot 2a  PASSED.
 driver delay (ch7B_delay = 50[nsec])              
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  5.0876427E-08  Seconds

 Test 3519, Subtest 126, Module 3, Slot 2a  PASSED.
 driver delay (ch7B_delay = 70[nsec])              
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  7.0668239E-08  Seconds

 Test 3519, Subtest 127, Module 3, Slot 2a  PASSED.
 driver delay (ch7B_delay = 100[nsec])             
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  1.0046727E-07  Seconds

 Test 3519, Subtest 0, Module 3, Slot 2b  PASSED.
 driver timing(ch0A)                               
  Low Limit       :  1.5000000E-07
  Result Received :  1.5725627E-07  Seconds
  High Limit      :  1.7000000E-07

 Test 3519, Subtest 1, Module 3, Slot 2b  PASSED.
 driver delay (ch0A_delay = -30[nsec])             
  Low Limit       : -4.25037500E-08
  Result expected : -3.00000000E-08
  High Limit      : -1.74977500E-08
  Result Received : -2.93160459E-08  Seconds

 Test 3519, Subtest 2, Module 3, Slot 2b  PASSED.
 driver delay (ch0A_delay = -10[nsec])             
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -7.20876963E-09  Seconds

 Test 3519, Subtest 3, Module 3, Slot 2b  PASSED.
 driver delay (ch0A_delay = 10[nsec])              
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  1.3087642E-08  Seconds

 Test 3519, Subtest 4, Module 3, Slot 2b  PASSED.
 driver delay (ch0A_delay = 30[nsec])              
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  3.2014265E-08  Seconds

 Test 3519, Subtest 5, Module 3, Slot 2b  PASSED.
 driver delay (ch0A_delay = 50[nsec])              
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  5.0242734E-08  Seconds

 Test 3519, Subtest 6, Module 3, Slot 2b  PASSED.
 driver delay (ch0A_delay = 70[nsec])              
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  7.3715449E-08  Seconds

 Test 3519, Subtest 7, Module 3, Slot 2b  PASSED.
 driver delay (ch0A_delay = 100[nsec])             
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  1.0368784E-07  Seconds

 Test 3519, Subtest 8, Module 3, Slot 2b  PASSED.
 driver timing(ch0B)                               
  Low Limit       :  1.5000000E-07
  Result Received :  1.5964452E-07  Seconds
  High Limit      :  1.7000000E-07

 Test 3519, Subtest 9, Module 3, Slot 2b  PASSED.
 driver delay (ch0B_delay = -30[nsec])             
  Low Limit       : -4.25037500E-08
  Result expected : -3.00000000E-08
  High Limit      : -1.74977500E-08
  Result Received : -3.25199195E-08  Seconds

 Test 3519, Subtest 10, Module 3, Slot 2b  PASSED.
 driver delay (ch0B_delay = -10[nsec])             
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -1.08170557E-08  Seconds

 Test 3519, Subtest 11, Module 3, Slot 2b  PASSED.
 driver delay (ch0B_delay = 10[nsec])              
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  9.6311461E-09  Seconds

 Test 3519, Subtest 12, Module 3, Slot 2b  PASSED.
 driver delay (ch0B_delay = 30[nsec])              
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  2.8338128E-08  Seconds

 Test 3519, Subtest 13, Module 3, Slot 2b  PASSED.
 driver delay (ch0B_delay = 50[nsec])              
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  4.9911375E-08  Seconds

 Test 3519, Subtest 14, Module 3, Slot 2b  PASSED.
 driver delay (ch0B_delay = 70[nsec])              
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  6.9607311E-08  Seconds

 Test 3519, Subtest 15, Module 3, Slot 2b  PASSED.
 driver delay (ch0B_delay = 100[nsec])             
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  9.9071187E-08  Seconds

 Test 3519, Subtest 16, Module 3, Slot 2b  PASSED.
 driver timing(ch1A)                               
  Low Limit       :  1.5000000E-07
  Result Received :  1.5867440E-07  Seconds
  High Limit      :  1.7000000E-07

 Test 3519, Subtest 17, Module 3, Slot 2b  PASSED.
 driver delay (ch1A_delay = -30[nsec])             
  Low Limit       : -4.25037500E-08
  Result expected : -3.00000000E-08
  High Limit      : -1.74977500E-08
  Result Received : -2.98472267E-08  Seconds

 Test 3519, Subtest 18, Module 3, Slot 2b  PASSED.
 driver delay (ch1A_delay = -10[nsec])             
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -7.30552907E-09  Seconds

 Test 3519, Subtest 19, Module 3, Slot 2b  PASSED.
 driver delay (ch1A_delay = 10[nsec])              
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  1.0300827E-08  Seconds

 Test 3519, Subtest 20, Module 3, Slot 2b  PASSED.
 driver delay (ch1A_delay = 30[nsec])              
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  2.9341679E-08  Seconds

 Test 3519, Subtest 21, Module 3, Slot 2b  PASSED.
 driver delay (ch1A_delay = 50[nsec])              
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  5.1857085E-08  Seconds

 Test 3519, Subtest 22, Module 3, Slot 2b  PASSED.
 driver delay (ch1A_delay = 70[nsec])              
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  7.0283426E-08  Seconds

 Test 3519, Subtest 23, Module 3, Slot 2b  PASSED.
 driver delay (ch1A_delay = 100[nsec])             
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  1.0249267E-07  Seconds

 Test 3519, Subtest 24, Module 3, Slot 2b  PASSED.
 driver timing(ch1B)                               
  Low Limit       :  1.5000000E-07
  Result Received :  1.5727954E-07  Seconds
  High Limit      :  1.7000000E-07

 Test 3519, Subtest 25, Module 3, Slot 2b  PASSED.
 driver delay (ch1B_delay = -30[nsec])             
  Low Limit       : -4.25037500E-08
  Result expected : -3.00000000E-08
  High Limit      : -1.74977500E-08
  Result Received : -2.93881574E-08  Seconds

 Test 3519, Subtest 26, Module 3, Slot 2b  PASSED.
 driver delay (ch1B_delay = -10[nsec])             
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -7.32613386E-09  Seconds

 Test 3519, Subtest 27, Module 3, Slot 2b  PASSED.
 driver delay (ch1B_delay = 10[nsec])              
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  9.9654261E-09  Seconds

 Test 3519, Subtest 28, Module 3, Slot 2b  PASSED.
 driver delay (ch1B_delay = 30[nsec])              
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  3.2602121E-08  Seconds

 Test 3519, Subtest 29, Module 3, Slot 2b  PASSED.
 driver delay (ch1B_delay = 50[nsec])              
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  5.0884081E-08  Seconds

 Test 3519, Subtest 30, Module 3, Slot 2b  PASSED.
 driver delay (ch1B_delay = 70[nsec])              
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  7.0631702E-08  Seconds

 Test 3519, Subtest 31, Module 3, Slot 2b  PASSED.
 driver delay (ch1B_delay = 100[nsec])             
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  1.0028065E-07  Seconds

 Test 3519, Subtest 32, Module 3, Slot 2b  PASSED.
 driver timing(ch2A)                               
  Low Limit       :  1.5000000E-07
  Result Received :  1.5792932E-07  Seconds
  High Limit      :  1.7000000E-07

 Test 3519, Subtest 33, Module 3, Slot 2b  PASSED.
 driver delay (ch2A_delay = -30[nsec])             
  Low Limit       : -4.25037500E-08
  Result expected : -3.00000000E-08
  High Limit      : -1.74977500E-08
  Result Received : -2.94208776E-08  Seconds

 Test 3519, Subtest 34, Module 3, Slot 2b  PASSED.
 driver delay (ch2A_delay = -10[nsec])             
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -7.17361840E-09  Seconds

 Test 3519, Subtest 35, Module 3, Slot 2b  PASSED.
 driver delay (ch2A_delay = 10[nsec])              
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  1.0614832E-08  Seconds

 Test 3519, Subtest 36, Module 3, Slot 2b  PASSED.
 driver delay (ch2A_delay = 30[nsec])              
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  2.9457830E-08  Seconds

 Test 3519, Subtest 37, Module 3, Slot 2b  PASSED.
 driver delay (ch2A_delay = 50[nsec])              
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  5.1707123E-08  Seconds

 Test 3519, Subtest 38, Module 3, Slot 2b  PASSED.
 driver delay (ch2A_delay = 70[nsec])              
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  7.0128344E-08  Seconds

 Test 3519, Subtest 39, Module 3, Slot 2b  PASSED.
 driver delay (ch2A_delay = 100[nsec])             
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  1.0119845E-07  Seconds

 Test 3519, Subtest 40, Module 3, Slot 2b  PASSED.
 driver timing(ch2B)                               
  Low Limit       :  1.5000000E-07
  Result Received :  1.5707221E-07  Seconds
  High Limit      :  1.7000000E-07

 Test 3519, Subtest 41, Module 3, Slot 2b  PASSED.
 driver delay (ch2B_delay = -30[nsec])             
  Low Limit       : -4.25037500E-08
  Result expected : -3.00000000E-08
  High Limit      : -1.74977500E-08
  Result Received : -2.91076287E-08  Seconds

 Test 3519, Subtest 42, Module 3, Slot 2b  PASSED.
 driver delay (ch2B_delay = -10[nsec])             
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -7.17685517E-09  Seconds

 Test 3519, Subtest 43, Module 3, Slot 2b  PASSED.
 driver delay (ch2B_delay = 10[nsec])              
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  1.1085046E-08  Seconds

 Test 3519, Subtest 44, Module 3, Slot 2b  PASSED.
 driver delay (ch2B_delay = 30[nsec])              
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  3.3574978E-08  Seconds

 Test 3519, Subtest 45, Module 3, Slot 2b  PASSED.
 driver delay (ch2B_delay = 50[nsec])              
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  5.1536366E-08  Seconds

 Test 3519, Subtest 46, Module 3, Slot 2b  PASSED.
 driver delay (ch2B_delay = 70[nsec])              
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  7.3629076E-08  Seconds

 Test 3519, Subtest 47, Module 3, Slot 2b  PASSED.
 driver delay (ch2B_delay = 100[nsec])             
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  1.0019955E-07  Seconds

 Test 3519, Subtest 48, Module 3, Slot 2b  PASSED.
 driver timing(ch3A)                               
  Low Limit       :  1.5000000E-07
  Result Received :  1.5834379E-07  Seconds
  High Limit      :  1.7000000E-07

 Test 3519, Subtest 49, Module 3, Slot 2b  PASSED.
 driver delay (ch3A_delay = -30[nsec])             
  Low Limit       : -4.25037500E-08
  Result expected : -3.00000000E-08
  High Limit      : -1.74977500E-08
  Result Received : -2.97764919E-08  Seconds

 Test 3519, Subtest 50, Module 3, Slot 2b  PASSED.
 driver delay (ch3A_delay = -10[nsec])             
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -7.26504707E-09  Seconds

 Test 3519, Subtest 51, Module 3, Slot 2b  PASSED.
 driver delay (ch3A_delay = 10[nsec])              
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  1.0771402E-08  Seconds

 Test 3519, Subtest 52, Module 3, Slot 2b  PASSED.
 driver delay (ch3A_delay = 30[nsec])              
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  2.9667765E-08  Seconds

 Test 3519, Subtest 53, Module 3, Slot 2b  PASSED.
 driver delay (ch3A_delay = 50[nsec])              
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  5.2099471E-08  Seconds

 Test 3519, Subtest 54, Module 3, Slot 2b  PASSED.
 driver delay (ch3A_delay = 70[nsec])              
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  7.0608743E-08  Seconds

 Test 3519, Subtest 55, Module 3, Slot 2b  PASSED.
 driver delay (ch3A_delay = 100[nsec])             
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  1.0219270E-07  Seconds

 Test 3519, Subtest 56, Module 3, Slot 2b  PASSED.
 driver timing(ch3B)                               
  Low Limit       :  1.5000000E-07
  Result Received :  1.6024542E-07  Seconds
  High Limit      :  1.7000000E-07

 Test 3519, Subtest 57, Module 3, Slot 2b  PASSED.
 driver delay (ch3B_delay = -30[nsec])             
  Low Limit       : -4.25037500E-08
  Result expected : -3.00000000E-08
  High Limit      : -1.74977500E-08
  Result Received : -3.28132340E-08  Seconds

 Test 3519, Subtest 58, Module 3, Slot 2b  PASSED.
 driver delay (ch3B_delay = -10[nsec])             
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -1.09551090E-08  Seconds

 Test 3519, Subtest 59, Module 3, Slot 2b  PASSED.
 driver delay (ch3B_delay = 10[nsec])              
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  1.0661136E-08  Seconds

 Test 3519, Subtest 60, Module 3, Slot 2b  PASSED.
 driver delay (ch3B_delay = 30[nsec])              
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  2.9282907E-08  Seconds

 Test 3519, Subtest 61, Module 3, Slot 2b  PASSED.
 driver delay (ch3B_delay = 50[nsec])              
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  4.7407176E-08  Seconds

 Test 3519, Subtest 62, Module 3, Slot 2b  PASSED.
 driver delay (ch3B_delay = 70[nsec])              
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  6.9117829E-08  Seconds

 Test 3519, Subtest 63, Module 3, Slot 2b  PASSED.
 driver delay (ch3B_delay = 100[nsec])             
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  9.9810668E-08  Seconds

 Test 3519, Subtest 64, Module 3, Slot 2b  PASSED.
 driver timing(ch4A)                               
  Low Limit       :  1.5000000E-07
  Result Received :  1.6043431E-07  Seconds
  High Limit      :  1.7000000E-07

 Test 3519, Subtest 65, Module 3, Slot 2b  PASSED.
 driver delay (ch4A_delay = -30[nsec])             
  Low Limit       : -4.25037500E-08
  Result expected : -3.00000000E-08
  High Limit      : -1.74977500E-08
  Result Received : -2.99853543E-08  Seconds

 Test 3519, Subtest 66, Module 3, Slot 2b  PASSED.
 driver delay (ch4A_delay = -10[nsec])             
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -1.11848097E-08  Seconds

 Test 3519, Subtest 67, Module 3, Slot 2b  PASSED.
 driver delay (ch4A_delay = 10[nsec])              
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  9.8012742E-09  Seconds

 Test 3519, Subtest 68, Module 3, Slot 2b  PASSED.
 driver delay (ch4A_delay = 30[nsec])              
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  2.9222631E-08  Seconds

 Test 3519, Subtest 69, Module 3, Slot 2b  PASSED.
 driver delay (ch4A_delay = 50[nsec])              
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  4.7533654E-08  Seconds

 Test 3519, Subtest 70, Module 3, Slot 2b  PASSED.
 driver delay (ch4A_delay = 70[nsec])              
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  6.8323345E-08  Seconds

 Test 3519, Subtest 71, Module 3, Slot 2b  PASSED.
 driver delay (ch4A_delay = 100[nsec])             
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  9.8294769E-08  Seconds

 Test 3519, Subtest 72, Module 3, Slot 2b  PASSED.
 driver timing(ch4B)                               
  Low Limit       :  1.5000000E-07
  Result Received :  1.6057083E-07  Seconds
  High Limit      :  1.7000000E-07

 Test 3519, Subtest 73, Module 3, Slot 2b  PASSED.
 driver delay (ch4B_delay = -30[nsec])             
  Low Limit       : -4.25037500E-08
  Result expected : -3.00000000E-08
  High Limit      : -1.74977500E-08
  Result Received : -3.36407250E-08  Seconds

 Test 3519, Subtest 74, Module 3, Slot 2b  PASSED.
 driver delay (ch4B_delay = -10[nsec])             
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -1.11966169E-08  Seconds

 Test 3519, Subtest 75, Module 3, Slot 2b  PASSED.
 driver delay (ch4B_delay = 10[nsec])              
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  9.5031913E-09  Seconds

 Test 3519, Subtest 76, Module 3, Slot 2b  PASSED.
 driver delay (ch4B_delay = 30[nsec])              
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  2.8587096E-08  Seconds

 Test 3519, Subtest 77, Module 3, Slot 2b  PASSED.
 driver delay (ch4B_delay = 50[nsec])              
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  4.7006004E-08  Seconds

 Test 3519, Subtest 78, Module 3, Slot 2b  PASSED.
 driver delay (ch4B_delay = 70[nsec])              
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  6.7640085E-08  Seconds

 Test 3519, Subtest 79, Module 3, Slot 2b  PASSED.
 driver delay (ch4B_delay = 100[nsec])             
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  9.7584091E-08  Seconds

 Test 3519, Subtest 80, Module 3, Slot 2b  PASSED.
 driver timing(ch5A)                               
  Low Limit       :  1.5000000E-07
  Result Received :  1.5753000E-07  Seconds
  High Limit      :  1.7000000E-07

 Test 3519, Subtest 81, Module 3, Slot 2b  PASSED.
 driver delay (ch5A_delay = -30[nsec])             
  Low Limit       : -4.25037500E-08
  Result expected : -3.00000000E-08
  High Limit      : -1.74977500E-08
  Result Received : -3.00835969E-08  Seconds

 Test 3519, Subtest 82, Module 3, Slot 2b  PASSED.
 driver delay (ch5A_delay = -10[nsec])             
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -7.37061535E-09  Seconds

 Test 3519, Subtest 83, Module 3, Slot 2b  PASSED.
 driver delay (ch5A_delay = 10[nsec])              
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  1.0057446E-08  Seconds

 Test 3519, Subtest 84, Module 3, Slot 2b  PASSED.
 driver delay (ch5A_delay = 30[nsec])              
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  3.3197564E-08  Seconds

 Test 3519, Subtest 85, Module 3, Slot 2b  PASSED.
 driver delay (ch5A_delay = 50[nsec])              
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  5.1897479E-08  Seconds

 Test 3519, Subtest 86, Module 3, Slot 2b  PASSED.
 driver delay (ch5A_delay = 70[nsec])              
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  7.0149595E-08  Seconds

 Test 3519, Subtest 87, Module 3, Slot 2b  PASSED.
 driver delay (ch5A_delay = 100[nsec])             
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  1.0312142E-07  Seconds

 Test 3519, Subtest 88, Module 3, Slot 2b  PASSED.
 driver timing(ch5B)                               
  Low Limit       :  1.5000000E-07
  Result Received :  1.6006126E-07  Seconds
  High Limit      :  1.7000000E-07

 Test 3519, Subtest 89, Module 3, Slot 2b  PASSED.
 driver delay (ch5B_delay = -30[nsec])             
  Low Limit       : -4.25037500E-08
  Result expected : -3.00000000E-08
  High Limit      : -1.74977500E-08
  Result Received : -2.97985128E-08  Seconds

 Test 3519, Subtest 90, Module 3, Slot 2b  PASSED.
 driver delay (ch5B_delay = -10[nsec])             
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -1.10542582E-08  Seconds

 Test 3519, Subtest 91, Module 3, Slot 2b  PASSED.
 driver delay (ch5B_delay = 10[nsec])              
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  9.7453103E-09  Seconds

 Test 3519, Subtest 92, Module 3, Slot 2b  PASSED.
 driver delay (ch5B_delay = 30[nsec])              
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  2.8705682E-08  Seconds

 Test 3519, Subtest 93, Module 3, Slot 2b  PASSED.
 driver delay (ch5B_delay = 50[nsec])              
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  5.0716599E-08  Seconds

 Test 3519, Subtest 94, Module 3, Slot 2b  PASSED.
 driver delay (ch5B_delay = 70[nsec])              
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  6.7726795E-08  Seconds

 Test 3519, Subtest 95, Module 3, Slot 2b  PASSED.
 driver delay (ch5B_delay = 100[nsec])             
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  9.7607629E-08  Seconds

 Test 3519, Subtest 96, Module 3, Slot 2b  PASSED.
 driver timing(ch6A)                               
  Low Limit       :  1.5000000E-07
  Result Received :  1.5777562E-07  Seconds
  High Limit      :  1.7000000E-07

 Test 3519, Subtest 97, Module 3, Slot 2b  PASSED.
 driver delay (ch6A_delay = -30[nsec])             
  Low Limit       : -4.25037500E-08
  Result expected : -3.00000000E-08
  High Limit      : -1.74977500E-08
  Result Received : -2.94367039E-08  Seconds

 Test 3519, Subtest 98, Module 3, Slot 2b  PASSED.
 driver delay (ch6A_delay = -10[nsec])             
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -7.26042326E-09  Seconds

 Test 3519, Subtest 99, Module 3, Slot 2b  PASSED.
 driver delay (ch6A_delay = 10[nsec])              
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  9.7876615E-09  Seconds

 Test 3519, Subtest 100, Module 3, Slot 2b  PASSED.
 driver delay (ch6A_delay = 30[nsec])              
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  3.2597676E-08  Seconds

 Test 3519, Subtest 101, Module 3, Slot 2b  PASSED.
 driver delay (ch6A_delay = 50[nsec])              
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  5.0531437E-08  Seconds

 Test 3519, Subtest 102, Module 3, Slot 2b  PASSED.
 driver delay (ch6A_delay = 70[nsec])              
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  7.0988042E-08  Seconds

 Test 3519, Subtest 103, Module 3, Slot 2b  PASSED.
 driver delay (ch6A_delay = 100[nsec])             
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  1.0059084E-07  Seconds

 Test 3519, Subtest 104, Module 3, Slot 2b  PASSED.
 driver timing(ch6B)                               
  Low Limit       :  1.5000000E-07
  Result Received :  1.5737655E-07  Seconds
  High Limit      :  1.7000000E-07

 Test 3519, Subtest 105, Module 3, Slot 2b  PASSED.
 driver delay (ch6B_delay = -30[nsec])             
  Low Limit       : -4.25037500E-08
  Result expected : -3.00000000E-08
  High Limit      : -1.74977500E-08
  Result Received : -2.92751179E-08  Seconds

 Test 3519, Subtest 106, Module 3, Slot 2b  PASSED.
 driver delay (ch6B_delay = -10[nsec])             
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -7.13158192E-09  Seconds

 Test 3519, Subtest 107, Module 3, Slot 2b  PASSED.
 driver delay (ch6B_delay = 10[nsec])              
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  9.8562883E-09  Seconds

 Test 3519, Subtest 108, Module 3, Slot 2b  PASSED.
 driver delay (ch6B_delay = 30[nsec])              
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  3.2262145E-08  Seconds

 Test 3519, Subtest 109, Module 3, Slot 2b  PASSED.
 driver delay (ch6B_delay = 50[nsec])              
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  5.0209673E-08  Seconds

 Test 3519, Subtest 110, Module 3, Slot 2b  PASSED.
 driver delay (ch6B_delay = 70[nsec])              
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  7.0650561E-08  Seconds

 Test 3519, Subtest 111, Module 3, Slot 2b  PASSED.
 driver delay (ch6B_delay = 100[nsec])             
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  1.0011908E-07  Seconds

 Test 3519, Subtest 112, Module 3, Slot 2b  PASSED.
 driver timing(ch7A)                               
  Low Limit       :  1.5000000E-07
  Result Received :  1.6052115E-07  Seconds
  High Limit      :  1.7000000E-07

 Test 3519, Subtest 113, Module 3, Slot 2b  PASSED.
 driver delay (ch7A_delay = -30[nsec])             
  Low Limit       : -4.25037500E-08
  Result expected : -3.00000000E-08
  High Limit      : -1.74977500E-08
  Result Received : -3.01888197E-08  Seconds

 Test 3519, Subtest 114, Module 3, Slot 2b  PASSED.
 driver delay (ch7A_delay = -10[nsec])             
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -1.12847822E-08  Seconds

 Test 3519, Subtest 115, Module 3, Slot 2b  PASSED.
 driver delay (ch7A_delay = 10[nsec])              
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  9.9197018E-09  Seconds

 Test 3519, Subtest 116, Module 3, Slot 2b  PASSED.
 driver delay (ch7A_delay = 30[nsec])              
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  2.9229010E-08  Seconds

 Test 3519, Subtest 117, Module 3, Slot 2b  PASSED.
 driver delay (ch7A_delay = 50[nsec])              
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  4.7831310E-08  Seconds

 Test 3519, Subtest 118, Module 3, Slot 2b  PASSED.
 driver delay (ch7A_delay = 70[nsec])              
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  6.9945793E-08  Seconds

 Test 3519, Subtest 119, Module 3, Slot 2b  PASSED.
 driver delay (ch7A_delay = 100[nsec])             
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  9.9897283E-08  Seconds

 Test 3519, Subtest 120, Module 3, Slot 2b  PASSED.
 driver timing(ch7B)                               
  Low Limit       :  1.5000000E-07
  Result Received :  1.5900487E-07  Seconds
  High Limit      :  1.7000000E-07

 Test 3519, Subtest 121, Module 3, Slot 2b  PASSED.
 driver delay (ch7B_delay = -30[nsec])             
  Low Limit       : -4.25037500E-08
  Result expected : -3.00000000E-08
  High Limit      : -1.74977500E-08
  Result Received : -2.95548781E-08  Seconds

 Test 3519, Subtest 122, Module 3, Slot 2b  PASSED.
 driver delay (ch7B_delay = -10[nsec])             
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -1.09229625E-08  Seconds

 Test 3519, Subtest 123, Module 3, Slot 2b  PASSED.
 driver delay (ch7B_delay = 10[nsec])              
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  9.8043915E-09  Seconds

 Test 3519, Subtest 124, Module 3, Slot 2b  PASSED.
 driver delay (ch7B_delay = 30[nsec])              
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  2.8921144E-08  Seconds

 Test 3519, Subtest 125, Module 3, Slot 2b  PASSED.
 driver delay (ch7B_delay = 50[nsec])              
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  5.0771294E-08  Seconds

 Test 3519, Subtest 126, Module 3, Slot 2b  PASSED.
 driver delay (ch7B_delay = 70[nsec])              
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  7.2062345E-08  Seconds

 Test 3519, Subtest 127, Module 3, Slot 2b  PASSED.
 driver delay (ch7B_delay = 100[nsec])             
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  1.0200796E-07  Seconds

 Test 3619, Subtest 0, Module 3, Slot 2a  PASSED.
 receiver delay (ch0A_delay = -10[nsec])           
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -1.08826979E-08  Seconds

 Test 3619, Subtest 1, Module 3, Slot 2a  PASSED.
 receiver delay (ch0A_delay = 10[nsec])            
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  7.7467534E-09  Seconds

 Test 3619, Subtest 2, Module 3, Slot 2a  PASSED.
 receiver delay (ch0A_delay = 30[nsec])            
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  2.9857235E-08  Seconds

 Test 3619, Subtest 3, Module 3, Slot 2a  PASSED.
 receiver delay (ch0A_delay = 50[nsec])            
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  4.7377522E-08  Seconds

 Test 3619, Subtest 4, Module 3, Slot 2a  PASSED.
 receiver delay (ch0A_delay = 70[nsec])            
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  7.0175231E-08  Seconds

 Test 3619, Subtest 5, Module 3, Slot 2a  PASSED.
 receiver delay (ch0A_delay = 100[nsec])           
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  9.9668455E-08  Seconds

 Test 3619, Subtest 6, Module 3, Slot 2a  PASSED.
 receiver delay (ch1A_delay = -10[nsec])           
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -1.09461472E-08  Seconds

 Test 3619, Subtest 7, Module 3, Slot 2a  PASSED.
 receiver delay (ch1A_delay = 10[nsec])            
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  8.0542204E-09  Seconds

 Test 3619, Subtest 8, Module 3, Slot 2a  PASSED.
 receiver delay (ch1A_delay = 30[nsec])            
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  3.0130101E-08  Seconds

 Test 3619, Subtest 9, Module 3, Slot 2a  PASSED.
 receiver delay (ch1A_delay = 50[nsec])            
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  4.7602626E-08  Seconds

 Test 3619, Subtest 10, Module 3, Slot 2a  PASSED.
 receiver delay (ch1A_delay = 70[nsec])            
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  7.0550592E-08  Seconds

 Test 3619, Subtest 11, Module 3, Slot 2a  PASSED.
 receiver delay (ch1A_delay = 100[nsec])           
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  1.0010246E-07  Seconds

 Test 3619, Subtest 12, Module 3, Slot 2a  PASSED.
 receiver delay (ch2A_delay = -10[nsec])           
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -1.07725271E-08  Seconds

 Test 3619, Subtest 13, Module 3, Slot 2a  PASSED.
 receiver delay (ch2A_delay = 10[nsec])            
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  1.1541327E-08  Seconds

 Test 3619, Subtest 14, Module 3, Slot 2a  PASSED.
 receiver delay (ch2A_delay = 30[nsec])            
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  3.0058288E-08  Seconds

 Test 3619, Subtest 15, Module 3, Slot 2a  PASSED.
 receiver delay (ch2A_delay = 50[nsec])            
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  5.1667298E-08  Seconds

 Test 3619, Subtest 16, Module 3, Slot 2a  PASSED.
 receiver delay (ch2A_delay = 70[nsec])            
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  7.0376655E-08  Seconds

 Test 3619, Subtest 17, Module 3, Slot 2a  PASSED.
 receiver delay (ch2A_delay = 100[nsec])           
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  9.9904508E-08  Seconds

 Test 3619, Subtest 18, Module 3, Slot 2a  PASSED.
 receiver delay (ch3A_delay = -10[nsec])           
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -1.11794654E-08  Seconds

 Test 3619, Subtest 19, Module 3, Slot 2a  PASSED.
 receiver delay (ch3A_delay = 10[nsec])            
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  1.1162022E-08  Seconds

 Test 3619, Subtest 20, Module 3, Slot 2a  PASSED.
 receiver delay (ch3A_delay = 30[nsec])            
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  2.9489111E-08  Seconds

 Test 3619, Subtest 21, Module 3, Slot 2a  PASSED.
 receiver delay (ch3A_delay = 50[nsec])            
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  5.1280692E-08  Seconds

 Test 3619, Subtest 22, Module 3, Slot 2a  PASSED.
 receiver delay (ch3A_delay = 70[nsec])            
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  7.0246622E-08  Seconds

 Test 3619, Subtest 23, Module 3, Slot 2a  PASSED.
 receiver delay (ch3A_delay = 100[nsec])           
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  9.9160261E-08  Seconds

 Test 3619, Subtest 24, Module 3, Slot 2a  PASSED.
 receiver delay (ch4A_delay = -10[nsec])           
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -1.10345890E-08  Seconds

 Test 3619, Subtest 25, Module 3, Slot 2a  PASSED.
 receiver delay (ch4A_delay = 10[nsec])            
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  1.1170053E-08  Seconds

 Test 3619, Subtest 26, Module 3, Slot 2a  PASSED.
 receiver delay (ch4A_delay = 30[nsec])            
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  2.9548219E-08  Seconds

 Test 3619, Subtest 27, Module 3, Slot 2a  PASSED.
 receiver delay (ch4A_delay = 50[nsec])            
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  4.9608889E-08  Seconds

 Test 3619, Subtest 28, Module 3, Slot 2a  PASSED.
 receiver delay (ch4A_delay = 70[nsec])            
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  6.8483450E-08  Seconds

 Test 3619, Subtest 29, Module 3, Slot 2a  PASSED.
 receiver delay (ch4A_delay = 100[nsec])           
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  1.0153592E-07  Seconds

 Test 3619, Subtest 30, Module 3, Slot 2a  PASSED.
 receiver delay (ch5A_delay = -10[nsec])           
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -1.10689629E-08  Seconds

 Test 3619, Subtest 31, Module 3, Slot 2a  PASSED.
 receiver delay (ch5A_delay = 10[nsec])            
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  7.4789352E-09  Seconds

 Test 3619, Subtest 32, Module 3, Slot 2a  PASSED.
 receiver delay (ch5A_delay = 30[nsec])            
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  2.9670503E-08  Seconds

 Test 3619, Subtest 33, Module 3, Slot 2a  PASSED.
 receiver delay (ch5A_delay = 50[nsec])            
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  4.8619007E-08  Seconds

 Test 3619, Subtest 34, Module 3, Slot 2a  PASSED.
 receiver delay (ch5A_delay = 70[nsec])            
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  6.7634079E-08  Seconds

 Test 3619, Subtest 35, Module 3, Slot 2a  PASSED.
 receiver delay (ch5A_delay = 100[nsec])           
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  1.0062671E-07  Seconds

 Test 3619, Subtest 36, Module 3, Slot 2a  PASSED.
 receiver delay (ch6A_delay = -10[nsec])           
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -7.17327301E-09  Seconds

 Test 3619, Subtest 37, Module 3, Slot 2a  PASSED.
 receiver delay (ch6A_delay = 10[nsec])            
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  1.1374669E-08  Seconds

 Test 3619, Subtest 38, Module 3, Slot 2a  PASSED.
 receiver delay (ch6A_delay = 30[nsec])            
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  3.1595144E-08  Seconds

 Test 3619, Subtest 39, Module 3, Slot 2a  PASSED.
 receiver delay (ch6A_delay = 50[nsec])            
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  5.0667428E-08  Seconds

 Test 3619, Subtest 40, Module 3, Slot 2a  PASSED.
 receiver delay (ch6A_delay = 70[nsec])            
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  7.3344678E-08  Seconds

 Test 3619, Subtest 41, Module 3, Slot 2a  PASSED.
 receiver delay (ch6A_delay = 100[nsec])           
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  1.0318789E-07  Seconds

 Test 3619, Subtest 42, Module 3, Slot 2a  PASSED.
 receiver delay (ch7A_delay = -10[nsec])           
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -1.10565829E-08  Seconds

 Test 3619, Subtest 43, Module 3, Slot 2a  PASSED.
 receiver delay (ch7A_delay = 10[nsec])            
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  7.3981757E-09  Seconds

 Test 3619, Subtest 44, Module 3, Slot 2a  PASSED.
 receiver delay (ch7A_delay = 30[nsec])            
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  3.0972106E-08  Seconds

 Test 3619, Subtest 45, Module 3, Slot 2a  PASSED.
 receiver delay (ch7A_delay = 50[nsec])            
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  5.0165718E-08  Seconds

 Test 3619, Subtest 46, Module 3, Slot 2a  PASSED.
 receiver delay (ch7A_delay = 70[nsec])            
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  6.8640752E-08  Seconds

 Test 3619, Subtest 47, Module 3, Slot 2a  PASSED.
 receiver delay (ch7A_delay = 100[nsec])           
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  9.8225983E-08  Seconds

 Test 3619, Subtest 48, Module 3, Slot 2a  PASSED.
 receiver delay (ch0B_delay = -10[nsec])           
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -1.08711457E-08  Seconds

 Test 3619, Subtest 49, Module 3, Slot 2a  PASSED.
 receiver delay (ch0B_delay = 10[nsec])            
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  1.1338111E-08  Seconds

 Test 3619, Subtest 50, Module 3, Slot 2a  PASSED.
 receiver delay (ch0B_delay = 30[nsec])            
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  2.9579671E-08  Seconds

 Test 3619, Subtest 51, Module 3, Slot 2a  PASSED.
 receiver delay (ch0B_delay = 50[nsec])            
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  5.0470738E-08  Seconds

 Test 3619, Subtest 52, Module 3, Slot 2a  PASSED.
 receiver delay (ch0B_delay = 70[nsec])            
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  6.9123098E-08  Seconds

 Test 3619, Subtest 53, Module 3, Slot 2a  PASSED.
 receiver delay (ch0B_delay = 100[nsec])           
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  9.8402908E-08  Seconds

 Test 3619, Subtest 54, Module 3, Slot 2a  PASSED.
 receiver delay (ch1B_delay = -10[nsec])           
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -1.09882940E-08  Seconds

 Test 3619, Subtest 55, Module 3, Slot 2a  PASSED.
 receiver delay (ch1B_delay = 10[nsec])            
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  1.1387415E-08  Seconds

 Test 3619, Subtest 56, Module 3, Slot 2a  PASSED.
 receiver delay (ch1B_delay = 30[nsec])            
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  2.9521667E-08  Seconds

 Test 3619, Subtest 57, Module 3, Slot 2a  PASSED.
 receiver delay (ch1B_delay = 50[nsec])            
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  5.0252639E-08  Seconds

 Test 3619, Subtest 58, Module 3, Slot 2a  PASSED.
 receiver delay (ch1B_delay = 70[nsec])            
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  6.8951101E-08  Seconds

 Test 3619, Subtest 59, Module 3, Slot 2a  PASSED.
 receiver delay (ch1B_delay = 100[nsec])           
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  1.0198535E-07  Seconds

 Test 3619, Subtest 60, Module 3, Slot 2a  PASSED.
 receiver delay (ch2B_delay = -10[nsec])           
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -7.05449606E-09  Seconds

 Test 3619, Subtest 61, Module 3, Slot 2a  PASSED.
 receiver delay (ch2B_delay = 10[nsec])            
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  1.1161414E-08  Seconds

 Test 3619, Subtest 62, Module 3, Slot 2a  PASSED.
 receiver delay (ch2B_delay = 30[nsec])            
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  3.3147846E-08  Seconds

 Test 3619, Subtest 63, Module 3, Slot 2a  PASSED.
 receiver delay (ch2B_delay = 50[nsec])            
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  5.0833865E-08  Seconds

 Test 3619, Subtest 64, Module 3, Slot 2a  PASSED.
 receiver delay (ch2B_delay = 70[nsec])            
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  7.2887634E-08  Seconds

 Test 3619, Subtest 65, Module 3, Slot 2a  PASSED.
 receiver delay (ch2B_delay = 100[nsec])           
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  1.0191267E-07  Seconds

 Test 3619, Subtest 66, Module 3, Slot 2a  PASSED.
 receiver delay (ch3B_delay = -10[nsec])           
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -1.09073802E-08  Seconds

 Test 3619, Subtest 67, Module 3, Slot 2a  PASSED.
 receiver delay (ch3B_delay = 10[nsec])            
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  1.0796025E-08  Seconds

 Test 3619, Subtest 68, Module 3, Slot 2a  PASSED.
 receiver delay (ch3B_delay = 30[nsec])            
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  2.7978396E-08  Seconds

 Test 3619, Subtest 69, Module 3, Slot 2a  PASSED.
 receiver delay (ch3B_delay = 50[nsec])            
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  5.0319414E-08  Seconds

 Test 3619, Subtest 70, Module 3, Slot 2a  PASSED.
 receiver delay (ch3B_delay = 70[nsec])            
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  6.8408677E-08  Seconds

 Test 3619, Subtest 71, Module 3, Slot 2a  PASSED.
 receiver delay (ch3B_delay = 100[nsec])           
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  1.0103927E-07  Seconds

 Test 3619, Subtest 72, Module 3, Slot 2a  PASSED.
 receiver delay (ch4B_delay = -10[nsec])           
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -6.92708371E-09  Seconds

 Test 3619, Subtest 73, Module 3, Slot 2a  PASSED.
 receiver delay (ch4B_delay = 10[nsec])            
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  1.1239695E-08  Seconds

 Test 3619, Subtest 74, Module 3, Slot 2a  PASSED.
 receiver delay (ch4B_delay = 30[nsec])            
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  3.0041478E-08  Seconds

 Test 3619, Subtest 75, Module 3, Slot 2a  PASSED.
 receiver delay (ch4B_delay = 50[nsec])            
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  5.2864677E-08  Seconds

 Test 3619, Subtest 76, Module 3, Slot 2a  PASSED.
 receiver delay (ch4B_delay = 70[nsec])            
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  7.0997935E-08  Seconds

 Test 3619, Subtest 77, Module 3, Slot 2a  PASSED.
 receiver delay (ch4B_delay = 100[nsec])           
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  1.0016054E-07  Seconds

 Test 3619, Subtest 78, Module 3, Slot 2a  PASSED.
 receiver delay (ch5B_delay = -10[nsec])           
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -1.08711278E-08  Seconds

 Test 3619, Subtest 79, Module 3, Slot 2a  PASSED.
 receiver delay (ch5B_delay = 10[nsec])            
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  1.1249782E-08  Seconds

 Test 3619, Subtest 80, Module 3, Slot 2a  PASSED.
 receiver delay (ch5B_delay = 30[nsec])            
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  2.8675189E-08  Seconds

 Test 3619, Subtest 81, Module 3, Slot 2a  PASSED.
 receiver delay (ch5B_delay = 50[nsec])            
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  5.1585085E-08  Seconds

 Test 3619, Subtest 82, Module 3, Slot 2a  PASSED.
 receiver delay (ch5B_delay = 70[nsec])            
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  6.9820065E-08  Seconds

 Test 3619, Subtest 83, Module 3, Slot 2a  PASSED.
 receiver delay (ch5B_delay = 100[nsec])           
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  9.8886845E-08  Seconds

 Test 3619, Subtest 84, Module 3, Slot 2a  PASSED.
 receiver delay (ch6B_delay = -10[nsec])           
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -7.09190842E-09  Seconds

 Test 3619, Subtest 85, Module 3, Slot 2a  PASSED.
 receiver delay (ch6B_delay = 10[nsec])            
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  1.1021688E-08  Seconds

 Test 3619, Subtest 86, Module 3, Slot 2a  PASSED.
 receiver delay (ch6B_delay = 30[nsec])            
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  3.0695903E-08  Seconds

 Test 3619, Subtest 87, Module 3, Slot 2a  PASSED.
 receiver delay (ch6B_delay = 50[nsec])            
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  4.9561142E-08  Seconds

 Test 3619, Subtest 88, Module 3, Slot 2a  PASSED.
 receiver delay (ch6B_delay = 70[nsec])            
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  7.1467213E-08  Seconds

 Test 3619, Subtest 89, Module 3, Slot 2a  PASSED.
 receiver delay (ch6B_delay = 100[nsec])           
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  1.0061199E-07  Seconds

 Test 3619, Subtest 90, Module 3, Slot 2a  PASSED.
 receiver delay (ch7B_delay = -10[nsec])           
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -1.09300486E-08  Seconds

 Test 3619, Subtest 91, Module 3, Slot 2a  PASSED.
 receiver delay (ch7B_delay = 10[nsec])            
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  7.2130861E-09  Seconds

 Test 3619, Subtest 92, Module 3, Slot 2a  PASSED.
 receiver delay (ch7B_delay = 30[nsec])            
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  3.0413258E-08  Seconds

 Test 3619, Subtest 93, Module 3, Slot 2a  PASSED.
 receiver delay (ch7B_delay = 50[nsec])            
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  4.8936217E-08  Seconds

 Test 3619, Subtest 94, Module 3, Slot 2a  PASSED.
 receiver delay (ch7B_delay = 70[nsec])            
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  6.7112159E-08  Seconds

 Test 3619, Subtest 95, Module 3, Slot 2a  PASSED.
 receiver delay (ch7B_delay = 100[nsec])           
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  9.9987367E-08  Seconds

 Test 3619, Subtest 0, Module 3, Slot 2b  PASSED.
 receiver delay (ch0A_delay = -10[nsec])           
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -1.09496213E-08  Seconds

 Test 3619, Subtest 1, Module 3, Slot 2b  PASSED.
 receiver delay (ch0A_delay = 10[nsec])            
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  1.1493231E-08  Seconds

 Test 3619, Subtest 2, Module 3, Slot 2b  PASSED.
 receiver delay (ch0A_delay = 30[nsec])            
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  3.0079779E-08  Seconds

 Test 3619, Subtest 3, Module 3, Slot 2b  PASSED.
 receiver delay (ch0A_delay = 50[nsec])            
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  5.1650541E-08  Seconds

 Test 3619, Subtest 4, Module 3, Slot 2b  PASSED.
 receiver delay (ch0A_delay = 70[nsec])            
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  7.0525027E-08  Seconds

 Test 3619, Subtest 5, Module 3, Slot 2b  PASSED.
 receiver delay (ch0A_delay = 100[nsec])           
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  1.0000326E-07  Seconds

 Test 3619, Subtest 6, Module 3, Slot 2b  PASSED.
 receiver delay (ch1A_delay = -10[nsec])           
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -6.91642149E-09  Seconds

 Test 3619, Subtest 7, Module 3, Slot 2b  PASSED.
 receiver delay (ch1A_delay = 10[nsec])            
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  1.1497259E-08  Seconds

 Test 3619, Subtest 8, Module 3, Slot 2b  PASSED.
 receiver delay (ch1A_delay = 30[nsec])            
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  2.9707455E-08  Seconds

 Test 3619, Subtest 9, Module 3, Slot 2b  PASSED.
 receiver delay (ch1A_delay = 50[nsec])            
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  5.1376218E-08  Seconds

 Test 3619, Subtest 10, Module 3, Slot 2b  PASSED.
 receiver delay (ch1A_delay = 70[nsec])            
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  7.0118591E-08  Seconds

 Test 3619, Subtest 11, Module 3, Slot 2b  PASSED.
 receiver delay (ch1A_delay = 100[nsec])           
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  9.9412298E-08  Seconds

 Test 3619, Subtest 12, Module 3, Slot 2b  PASSED.
 receiver delay (ch2A_delay = -10[nsec])           
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -6.76494047E-09  Seconds

 Test 3619, Subtest 13, Module 3, Slot 2b  PASSED.
 receiver delay (ch2A_delay = 10[nsec])            
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  1.1371370E-08  Seconds

 Test 3619, Subtest 14, Module 3, Slot 2b  PASSED.
 receiver delay (ch2A_delay = 30[nsec])            
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  3.0147478E-08  Seconds

 Test 3619, Subtest 15, Module 3, Slot 2b  PASSED.
 receiver delay (ch2A_delay = 50[nsec])            
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  4.9996268E-08  Seconds

 Test 3619, Subtest 16, Module 3, Slot 2b  PASSED.
 receiver delay (ch2A_delay = 70[nsec])            
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  7.2568003E-08  Seconds

 Test 3619, Subtest 17, Module 3, Slot 2b  PASSED.
 receiver delay (ch2A_delay = 100[nsec])           
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  1.0191632E-07  Seconds

 Test 3619, Subtest 18, Module 3, Slot 2b  PASSED.
 receiver delay (ch3A_delay = -10[nsec])           
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -7.24540588E-09  Seconds

 Test 3619, Subtest 19, Module 3, Slot 2b  PASSED.
 receiver delay (ch3A_delay = 10[nsec])            
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  1.1230993E-08  Seconds

 Test 3619, Subtest 20, Module 3, Slot 2b  PASSED.
 receiver delay (ch3A_delay = 30[nsec])            
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  2.9746446E-08  Seconds

 Test 3619, Subtest 21, Module 3, Slot 2b  PASSED.
 receiver delay (ch3A_delay = 50[nsec])            
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  5.0157487E-08  Seconds

 Test 3619, Subtest 22, Module 3, Slot 2b  PASSED.
 receiver delay (ch3A_delay = 70[nsec])            
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  6.9145563E-08  Seconds

 Test 3619, Subtest 23, Module 3, Slot 2b  PASSED.
 receiver delay (ch3A_delay = 100[nsec])           
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  1.0232119E-07  Seconds

 Test 3619, Subtest 24, Module 3, Slot 2b  PASSED.
 receiver delay (ch4A_delay = -10[nsec])           
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -1.11234651E-08  Seconds

 Test 3619, Subtest 25, Module 3, Slot 2b  PASSED.
 receiver delay (ch4A_delay = 10[nsec])            
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  7.3819956E-09  Seconds

 Test 3619, Subtest 26, Module 3, Slot 2b  PASSED.
 receiver delay (ch4A_delay = 30[nsec])            
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  2.8372298E-08  Seconds

 Test 3619, Subtest 27, Module 3, Slot 2b  PASSED.
 receiver delay (ch4A_delay = 50[nsec])            
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  4.7550734E-08  Seconds

 Test 3619, Subtest 28, Module 3, Slot 2b  PASSED.
 receiver delay (ch4A_delay = 70[nsec])            
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  7.0310648E-08  Seconds

 Test 3619, Subtest 29, Module 3, Slot 2b  PASSED.
 receiver delay (ch4A_delay = 100[nsec])           
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  9.9882239E-08  Seconds

 Test 3619, Subtest 30, Module 3, Slot 2b  PASSED.
 receiver delay (ch5A_delay = -10[nsec])           
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -1.11770413E-08  Seconds

 Test 3619, Subtest 31, Module 3, Slot 2b  PASSED.
 receiver delay (ch5A_delay = 10[nsec])            
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  7.4175117E-09  Seconds

 Test 3619, Subtest 32, Module 3, Slot 2b  PASSED.
 receiver delay (ch5A_delay = 30[nsec])            
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  2.8353959E-08  Seconds

 Test 3619, Subtest 33, Module 3, Slot 2b  PASSED.
 receiver delay (ch5A_delay = 50[nsec])            
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  4.7610987E-08  Seconds

 Test 3619, Subtest 34, Module 3, Slot 2b  PASSED.
 receiver delay (ch5A_delay = 70[nsec])            
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  6.6748791E-08  Seconds

 Test 3619, Subtest 35, Module 3, Slot 2b  PASSED.
 receiver delay (ch5A_delay = 100[nsec])           
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  1.0016407E-07  Seconds

 Test 3619, Subtest 36, Module 3, Slot 2b  PASSED.
 receiver delay (ch6A_delay = -10[nsec])           
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -1.10321351E-08  Seconds

 Test 3619, Subtest 37, Module 3, Slot 2b  PASSED.
 receiver delay (ch6A_delay = 10[nsec])            
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  1.1416087E-08  Seconds

 Test 3619, Subtest 38, Module 3, Slot 2b  PASSED.
 receiver delay (ch6A_delay = 30[nsec])            
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  2.9103853E-08  Seconds

 Test 3619, Subtest 39, Module 3, Slot 2b  PASSED.
 receiver delay (ch6A_delay = 50[nsec])            
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  5.2064296E-08  Seconds

 Test 3619, Subtest 40, Module 3, Slot 2b  PASSED.
 receiver delay (ch6A_delay = 70[nsec])            
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  7.0756112E-08  Seconds

 Test 3619, Subtest 41, Module 3, Slot 2b  PASSED.
 receiver delay (ch6A_delay = 100[nsec])           
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  1.0054229E-07  Seconds

 Test 3619, Subtest 42, Module 3, Slot 2b  PASSED.
 receiver delay (ch7A_delay = -10[nsec])           
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -7.05705934E-09  Seconds

 Test 3619, Subtest 43, Module 3, Slot 2b  PASSED.
 receiver delay (ch7A_delay = 10[nsec])            
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  1.1134527E-08  Seconds

 Test 3619, Subtest 44, Module 3, Slot 2b  PASSED.
 receiver delay (ch7A_delay = 30[nsec])            
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  3.2284896E-08  Seconds

 Test 3619, Subtest 45, Module 3, Slot 2b  PASSED.
 receiver delay (ch7A_delay = 50[nsec])            
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  5.1551479E-08  Seconds

 Test 3619, Subtest 46, Module 3, Slot 2b  PASSED.
 receiver delay (ch7A_delay = 70[nsec])            
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  6.9824771E-08  Seconds

 Test 3619, Subtest 47, Module 3, Slot 2b  PASSED.
 receiver delay (ch7A_delay = 100[nsec])           
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  1.0321949E-07  Seconds

 Test 3619, Subtest 48, Module 3, Slot 2b  PASSED.
 receiver delay (ch0B_delay = -10[nsec])           
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -1.09461761E-08  Seconds

 Test 3619, Subtest 49, Module 3, Slot 2b  PASSED.
 receiver delay (ch0B_delay = 10[nsec])            
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  7.1358673E-09  Seconds

 Test 3619, Subtest 50, Module 3, Slot 2b  PASSED.
 receiver delay (ch0B_delay = 30[nsec])            
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  2.7548730E-08  Seconds

 Test 3619, Subtest 51, Module 3, Slot 2b  PASSED.
 receiver delay (ch0B_delay = 50[nsec])            
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  5.0098328E-08  Seconds

 Test 3619, Subtest 52, Module 3, Slot 2b  PASSED.
 receiver delay (ch0B_delay = 70[nsec])            
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  6.8136189E-08  Seconds

 Test 3619, Subtest 53, Module 3, Slot 2b  PASSED.
 receiver delay (ch0B_delay = 100[nsec])           
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  1.0079472E-07  Seconds

 Test 3619, Subtest 54, Module 3, Slot 2b  PASSED.
 receiver delay (ch1B_delay = -10[nsec])           
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -1.08118103E-08  Seconds

 Test 3619, Subtest 55, Module 3, Slot 2b  PASSED.
 receiver delay (ch1B_delay = 10[nsec])            
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  1.0817084E-08  Seconds

 Test 3619, Subtest 56, Module 3, Slot 2b  PASSED.
 receiver delay (ch1B_delay = 30[nsec])            
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  3.1026266E-08  Seconds

 Test 3619, Subtest 57, Module 3, Slot 2b  PASSED.
 receiver delay (ch1B_delay = 50[nsec])            
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  4.9874182E-08  Seconds

 Test 3619, Subtest 58, Module 3, Slot 2b  PASSED.
 receiver delay (ch1B_delay = 70[nsec])            
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  7.1582467E-08  Seconds

 Test 3619, Subtest 59, Module 3, Slot 2b  PASSED.
 receiver delay (ch1B_delay = 100[nsec])           
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  1.0064822E-07  Seconds

 Test 3619, Subtest 60, Module 3, Slot 2b  PASSED.
 receiver delay (ch2B_delay = -10[nsec])           
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -1.09691082E-08  Seconds

 Test 3619, Subtest 61, Module 3, Slot 2b  PASSED.
 receiver delay (ch2B_delay = 10[nsec])            
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  1.0946688E-08  Seconds

 Test 3619, Subtest 62, Module 3, Slot 2b  PASSED.
 receiver delay (ch2B_delay = 30[nsec])            
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  2.9006623E-08  Seconds

 Test 3619, Subtest 63, Module 3, Slot 2b  PASSED.
 receiver delay (ch2B_delay = 50[nsec])            
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  4.8495209E-08  Seconds

 Test 3619, Subtest 64, Module 3, Slot 2b  PASSED.
 receiver delay (ch2B_delay = 70[nsec])            
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  7.0591822E-08  Seconds

 Test 3619, Subtest 65, Module 3, Slot 2b  PASSED.
 receiver delay (ch2B_delay = 100[nsec])           
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  9.9557679E-08  Seconds

 Test 3619, Subtest 66, Module 3, Slot 2b  PASSED.
 receiver delay (ch3B_delay = -10[nsec])           
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -1.07729854E-08  Seconds

 Test 3619, Subtest 67, Module 3, Slot 2b  PASSED.
 receiver delay (ch3B_delay = 10[nsec])            
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  7.3696322E-09  Seconds

 Test 3619, Subtest 68, Module 3, Slot 2b  PASSED.
 receiver delay (ch3B_delay = 30[nsec])            
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  2.8977583E-08  Seconds

 Test 3619, Subtest 69, Module 3, Slot 2b  PASSED.
 receiver delay (ch3B_delay = 50[nsec])            
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  4.8552470E-08  Seconds

 Test 3619, Subtest 70, Module 3, Slot 2b  PASSED.
 receiver delay (ch3B_delay = 70[nsec])            
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  7.0636955E-08  Seconds

 Test 3619, Subtest 71, Module 3, Slot 2b  PASSED.
 receiver delay (ch3B_delay = 100[nsec])           
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  9.9678026E-08  Seconds

 Test 3619, Subtest 72, Module 3, Slot 2b  PASSED.
 receiver delay (ch4B_delay = -10[nsec])           
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -1.10078394E-08  Seconds

 Test 3619, Subtest 73, Module 3, Slot 2b  PASSED.
 receiver delay (ch4B_delay = 10[nsec])            
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  1.1096258E-08  Seconds

 Test 3619, Subtest 74, Module 3, Slot 2b  PASSED.
 receiver delay (ch4B_delay = 30[nsec])            
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  3.1701493E-08  Seconds

 Test 3619, Subtest 75, Module 3, Slot 2b  PASSED.
 receiver delay (ch4B_delay = 50[nsec])            
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  5.0651920E-08  Seconds

 Test 3619, Subtest 76, Module 3, Slot 2b  PASSED.
 receiver delay (ch4B_delay = 70[nsec])            
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  6.9008390E-08  Seconds

 Test 3619, Subtest 77, Module 3, Slot 2b  PASSED.
 receiver delay (ch4B_delay = 100[nsec])           
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  1.0236634E-07  Seconds

 Test 3619, Subtest 78, Module 3, Slot 2b  PASSED.
 receiver delay (ch5B_delay = -10[nsec])           
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -1.10176060E-08  Seconds

 Test 3619, Subtest 79, Module 3, Slot 2b  PASSED.
 receiver delay (ch5B_delay = 10[nsec])            
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  1.1168905E-08  Seconds

 Test 3619, Subtest 80, Module 3, Slot 2b  PASSED.
 receiver delay (ch5B_delay = 30[nsec])            
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  3.1488959E-08  Seconds

 Test 3619, Subtest 81, Module 3, Slot 2b  PASSED.
 receiver delay (ch5B_delay = 50[nsec])            
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  5.0666978E-08  Seconds

 Test 3619, Subtest 82, Module 3, Slot 2b  PASSED.
 receiver delay (ch5B_delay = 70[nsec])            
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  6.9075461E-08  Seconds

 Test 3619, Subtest 83, Module 3, Slot 2b  PASSED.
 receiver delay (ch5B_delay = 100[nsec])           
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  1.0226442E-07  Seconds

 Test 3619, Subtest 84, Module 3, Slot 2b  PASSED.
 receiver delay (ch6B_delay = -10[nsec])           
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -1.14044841E-08  Seconds

 Test 3619, Subtest 85, Module 3, Slot 2b  PASSED.
 receiver delay (ch6B_delay = 10[nsec])            
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  7.3070393E-09  Seconds

 Test 3619, Subtest 86, Module 3, Slot 2b  PASSED.
 receiver delay (ch6B_delay = 30[nsec])            
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  2.7980367E-08  Seconds

 Test 3619, Subtest 87, Module 3, Slot 2b  PASSED.
 receiver delay (ch6B_delay = 50[nsec])            
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  5.0563531E-08  Seconds

 Test 3619, Subtest 88, Module 3, Slot 2b  PASSED.
 receiver delay (ch6B_delay = 70[nsec])            
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  6.8739663E-08  Seconds

 Test 3619, Subtest 89, Module 3, Slot 2b  PASSED.
 receiver delay (ch6B_delay = 100[nsec])           
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  9.7687926E-08  Seconds

 Test 3619, Subtest 90, Module 3, Slot 2b  PASSED.
 receiver delay (ch7B_delay = -10[nsec])           
  Low Limit       : -1.75012500E-08
  Result expected : -1.00000000E-08
  High Limit      : -2.49925000E-09
  Result Received : -1.13554610E-08  Seconds

 Test 3619, Subtest 91, Module 3, Slot 2b  PASSED.
 receiver delay (ch7B_delay = 10[nsec])            
  Low Limit       :  2.4992500E-09
  Result expected :  1.0000000E-08
  High Limit      :  1.7501250E-08
  Result Received :  1.1056475E-08  Seconds

 Test 3619, Subtest 92, Module 3, Slot 2b  PASSED.
 receiver delay (ch7B_delay = 30[nsec])            
  Low Limit       :  1.7497750E-08
  Result expected :  3.0000000E-08
  High Limit      :  4.2503750E-08
  Result Received :  3.1451517E-08  Seconds

 Test 3619, Subtest 93, Module 3, Slot 2b  PASSED.
 receiver delay (ch7B_delay = 50[nsec])            
  Low Limit       :  3.2496250E-08
  Result expected :  5.0000000E-08
  High Limit      :  6.7506250E-08
  Result Received :  4.9667525E-08  Seconds

 Test 3619, Subtest 94, Module 3, Slot 2b  PASSED.
 receiver delay (ch7B_delay = 70[nsec])            
  Low Limit       :  4.7494750E-08
  Result expected :  7.0000000E-08
  High Limit      :  9.2508750E-08
  Result Received :  6.8174723E-08  Seconds

 Test 3619, Subtest 95, Module 3, Slot 2b  PASSED.
 receiver delay (ch7B_delay = 100[nsec])           
  Low Limit       :  6.9992500E-08
  Result expected :  1.0000000E-07
  High Limit      :  1.3001250E-07
  Result Received :  1.0087823E-07  Seconds

 Test 3596, Subtest 0, Module 3, Slot 2a  PASSED.
 pass(sequencer status)                            
  Result received : 51  Decimal
  Result expected : 51

 Test 3596, Subtest 1, Module 3, Slot 2a  PASSED.
 pass(fail log 0)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3596, Subtest 2, Module 3, Slot 2a  PASSED.
 pass(fail log 1)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3596, Subtest 3, Module 3, Slot 2a  PASSED.
 pass(fail log 2)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3596, Subtest 4, Module 3, Slot 2a  PASSED.
 pass(fail log 3)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3596, Subtest 5, Module 3, Slot 2a  PASSED.
 pass(fail log 4)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3596, Subtest 6, Module 3, Slot 2a  PASSED.
 pass(fail log 5)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3596, Subtest 7, Module 3, Slot 2a  PASSED.
 pass(fail log 6)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3596, Subtest 8, Module 3, Slot 2a  PASSED.
 pass(fail log 7)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3596, Subtest 9, Module 3, Slot 2a  PASSED.
 f_1(sequencer status)                             
  Result received : 0  Decimal
  Result expected : 0

 Test 3596, Subtest 10, Module 3, Slot 2a  PASSED.
 f_1(fail log 0)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 11, Module 3, Slot 2a  PASSED.
 f_1(fail log 1)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 12, Module 3, Slot 2a  PASSED.
 f_1(fail log 2)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 13, Module 3, Slot 2a  PASSED.
 f_1(fail log 3)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 14, Module 3, Slot 2a  PASSED.
 f_1(fail log 4)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 15, Module 3, Slot 2a  PASSED.
 f_1(fail log 5)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 16, Module 3, Slot 2a  PASSED.
 f_1(fail log 6)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 17, Module 3, Slot 2a  PASSED.
 f_1(fail log 7)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 18, Module 3, Slot 2a  PASSED.
 f_2(sequencer status)                             
  Result received : 0  Decimal
  Result expected : 0

 Test 3596, Subtest 19, Module 3, Slot 2a  PASSED.
 f_2(fail log 0)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 20, Module 3, Slot 2a  PASSED.
 f_2(fail log 1)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 21, Module 3, Slot 2a  PASSED.
 f_2(fail log 2)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 22, Module 3, Slot 2a  PASSED.
 f_2(fail log 3)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 23, Module 3, Slot 2a  PASSED.
 f_2(fail log 4)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 24, Module 3, Slot 2a  PASSED.
 f_2(fail log 5)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 25, Module 3, Slot 2a  PASSED.
 f_2(fail log 6)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 26, Module 3, Slot 2a  PASSED.
 f_2(fail log 7)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 27, Module 3, Slot 2a  PASSED.
 f_3(sequencer status)                             
  Result received : 0  Decimal
  Result expected : 0

 Test 3596, Subtest 28, Module 3, Slot 2a  PASSED.
 f_3(fail log 0)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 29, Module 3, Slot 2a  PASSED.
 f_3(fail log 1)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 30, Module 3, Slot 2a  PASSED.
 f_3(fail log 2)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 31, Module 3, Slot 2a  PASSED.
 f_3(fail log 3)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 32, Module 3, Slot 2a  PASSED.
 f_3(fail log 4)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 33, Module 3, Slot 2a  PASSED.
 f_3(fail log 5)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 34, Module 3, Slot 2a  PASSED.
 f_3(fail log 6)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 35, Module 3, Slot 2a  PASSED.
 f_3(fail log 7)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 36, Module 3, Slot 2a  PASSED.
 f_4(sequencer status)                             
  Result received : 0  Decimal
  Result expected : 0

 Test 3596, Subtest 37, Module 3, Slot 2a  PASSED.
 f_4(fail log 0)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 38, Module 3, Slot 2a  PASSED.
 f_4(fail log 1)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 39, Module 3, Slot 2a  PASSED.
 f_4(fail log 2)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 40, Module 3, Slot 2a  PASSED.
 f_4(fail log 3)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 41, Module 3, Slot 2a  PASSED.
 f_4(fail log 4)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 42, Module 3, Slot 2a  PASSED.
 f_4(fail log 5)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 43, Module 3, Slot 2a  PASSED.
 f_4(fail log 6)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 44, Module 3, Slot 2a  PASSED.
 f_4(fail log 7)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 0, Module 3, Slot 2b  PASSED.
 pass(sequencer status)                            
  Result received : 51  Decimal
  Result expected : 51

 Test 3596, Subtest 1, Module 3, Slot 2b  PASSED.
 pass(fail log 0)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3596, Subtest 2, Module 3, Slot 2b  PASSED.
 pass(fail log 1)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3596, Subtest 3, Module 3, Slot 2b  PASSED.
 pass(fail log 2)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3596, Subtest 4, Module 3, Slot 2b  PASSED.
 pass(fail log 3)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3596, Subtest 5, Module 3, Slot 2b  PASSED.
 pass(fail log 4)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3596, Subtest 6, Module 3, Slot 2b  PASSED.
 pass(fail log 5)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3596, Subtest 7, Module 3, Slot 2b  PASSED.
 pass(fail log 6)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3596, Subtest 8, Module 3, Slot 2b  PASSED.
 pass(fail log 7)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3596, Subtest 9, Module 3, Slot 2b  PASSED.
 f_1(sequencer status)                             
  Result received : 0  Decimal
  Result expected : 0

 Test 3596, Subtest 10, Module 3, Slot 2b  PASSED.
 f_1(fail log 0)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 11, Module 3, Slot 2b  PASSED.
 f_1(fail log 1)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 12, Module 3, Slot 2b  PASSED.
 f_1(fail log 2)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 13, Module 3, Slot 2b  PASSED.
 f_1(fail log 3)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 14, Module 3, Slot 2b  PASSED.
 f_1(fail log 4)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 15, Module 3, Slot 2b  PASSED.
 f_1(fail log 5)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 16, Module 3, Slot 2b  PASSED.
 f_1(fail log 6)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 17, Module 3, Slot 2b  PASSED.
 f_1(fail log 7)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 18, Module 3, Slot 2b  PASSED.
 f_2(sequencer status)                             
  Result received : 0  Decimal
  Result expected : 0

 Test 3596, Subtest 19, Module 3, Slot 2b  PASSED.
 f_2(fail log 0)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 20, Module 3, Slot 2b  PASSED.
 f_2(fail log 1)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 21, Module 3, Slot 2b  PASSED.
 f_2(fail log 2)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 22, Module 3, Slot 2b  PASSED.
 f_2(fail log 3)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 23, Module 3, Slot 2b  PASSED.
 f_2(fail log 4)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 24, Module 3, Slot 2b  PASSED.
 f_2(fail log 5)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 25, Module 3, Slot 2b  PASSED.
 f_2(fail log 6)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 26, Module 3, Slot 2b  PASSED.
 f_2(fail log 7)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 27, Module 3, Slot 2b  PASSED.
 f_3(sequencer status)                             
  Result received : 0  Decimal
  Result expected : 0

 Test 3596, Subtest 28, Module 3, Slot 2b  PASSED.
 f_3(fail log 0)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 29, Module 3, Slot 2b  PASSED.
 f_3(fail log 1)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 30, Module 3, Slot 2b  PASSED.
 f_3(fail log 2)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 31, Module 3, Slot 2b  PASSED.
 f_3(fail log 3)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 32, Module 3, Slot 2b  PASSED.
 f_3(fail log 4)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 33, Module 3, Slot 2b  PASSED.
 f_3(fail log 5)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 34, Module 3, Slot 2b  PASSED.
 f_3(fail log 6)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 35, Module 3, Slot 2b  PASSED.
 f_3(fail log 7)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 36, Module 3, Slot 2b  PASSED.
 f_4(sequencer status)                             
  Result received : 0  Decimal
  Result expected : 0

 Test 3596, Subtest 37, Module 3, Slot 2b  PASSED.
 f_4(fail log 0)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 38, Module 3, Slot 2b  PASSED.
 f_4(fail log 1)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 39, Module 3, Slot 2b  PASSED.
 f_4(fail log 2)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 40, Module 3, Slot 2b  PASSED.
 f_4(fail log 3)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 41, Module 3, Slot 2b  PASSED.
 f_4(fail log 4)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 42, Module 3, Slot 2b  PASSED.
 f_4(fail log 5)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 43, Module 3, Slot 2b  PASSED.
 f_4(fail log 6)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3596, Subtest 44, Module 3, Slot 2b  PASSED.
 f_4(fail log 7)                                   
  Result received : 15  Decimal
  Result expected : 15

 Test 3600, Subtest 0, Module 3, Slot 2a  PASSED.
 ch_0_5.0v(pin status)                             
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3600, Subtest 1, Module 3, Slot 2a  PASSED.
 ch_0_5.0v(Driver Module Status)                   
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 2, Module 3, Slot 2a  PASSED.
 ch_0_5.0v(Cleared Driver Module Status)           
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 3, Module 3, Slot 2a  PASSED.
 ch_1_5.0v(pin status)                             
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3600, Subtest 4, Module 3, Slot 2a  PASSED.
 ch_1_5.0v(Driver Module Status)                   
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 5, Module 3, Slot 2a  PASSED.
 ch_1_5.0v(Cleared Driver Module Status)           
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 6, Module 3, Slot 2a  PASSED.
 ch_2_5.0v(pin status)                             
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3600, Subtest 7, Module 3, Slot 2a  PASSED.
 ch_2_5.0v(Driver Module Status)                   
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 8, Module 3, Slot 2a  PASSED.
 ch_2_5.0v(Cleared Driver Module Status)           
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 9, Module 3, Slot 2a  PASSED.
 ch_3_5.0v(pin status)                             
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3600, Subtest 10, Module 3, Slot 2a  PASSED.
 ch_3_5.0v(Driver Module Status)                   
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 11, Module 3, Slot 2a  PASSED.
 ch_3_5.0v(Cleared Driver Module Status)           
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 12, Module 3, Slot 2a  PASSED.
 ch_4_5.0v(pin status)                             
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3600, Subtest 13, Module 3, Slot 2a  PASSED.
 ch_4_5.0v(Driver Module Status)                   
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 14, Module 3, Slot 2a  PASSED.
 ch_4_5.0v(Cleared Driver Module Status)           
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 15, Module 3, Slot 2a  PASSED.
 ch_5_5.0v(pin status)                             
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3600, Subtest 16, Module 3, Slot 2a  PASSED.
 ch_5_5.0v(Driver Module Status)                   
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 17, Module 3, Slot 2a  PASSED.
 ch_5_5.0v(Cleared Driver Module Status)           
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 18, Module 3, Slot 2a  PASSED.
 ch_6_5.0v(pin status)                             
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3600, Subtest 19, Module 3, Slot 2a  PASSED.
 ch_6_5.0v(Driver Module Status)                   
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 20, Module 3, Slot 2a  PASSED.
 ch_6_5.0v(Cleared Driver Module Status)           
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 21, Module 3, Slot 2a  PASSED.
 ch_7_5.0v(pin status)                             
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3600, Subtest 22, Module 3, Slot 2a  PASSED.
 ch_7_5.0v(Driver Module Status)                   
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 23, Module 3, Slot 2a  PASSED.
 ch_7_5.0v(Cleared Driver Module Status)           
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 24, Module 3, Slot 2a  PASSED.
 ch_0_10.0v(pin status)                            
  Result Received = 0000000010000000  Binary
  Result Expected : 0000000010000000  Binary

 Test 3600, Subtest 25, Module 3, Slot 2a  PASSED.
 ch_0_10.0v(Driver Module Status)                  
  Result Received = 0000000000000011  Binary
  Result Expected : 0000000000000011  Binary

 Test 3600, Subtest 26, Module 3, Slot 2a  PASSED.
 ch_0_10.0v(Cleared Driver Module Status)          
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 27, Module 3, Slot 2a  PASSED.
 ch_1_10.0v(pin status)                            
  Result Received = 0000000010000000  Binary
  Result Expected : 0000000010000000  Binary

 Test 3600, Subtest 28, Module 3, Slot 2a  PASSED.
 ch_1_10.0v(Driver Module Status)                  
  Result Received = 0000000000000011  Binary
  Result Expected : 0000000000000011  Binary

 Test 3600, Subtest 29, Module 3, Slot 2a  PASSED.
 ch_1_10.0v(Cleared Driver Module Status)          
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 30, Module 3, Slot 2a  PASSED.
 ch_2_10.0v(pin status)                            
  Result Received = 0000000010000000  Binary
  Result Expected : 0000000010000000  Binary

 Test 3600, Subtest 31, Module 3, Slot 2a  PASSED.
 ch_2_10.0v(Driver Module Status)                  
  Result Received = 0000000000000011  Binary
  Result Expected : 0000000000000011  Binary

 Test 3600, Subtest 32, Module 3, Slot 2a  PASSED.
 ch_2_10.0v(Cleared Driver Module Status)          
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 33, Module 3, Slot 2a  PASSED.
 ch_3_10.0v(pin status)                            
  Result Received = 0000000010000000  Binary
  Result Expected : 0000000010000000  Binary

 Test 3600, Subtest 34, Module 3, Slot 2a  PASSED.
 ch_3_10.0v(Driver Module Status)                  
  Result Received = 0000000000000011  Binary
  Result Expected : 0000000000000011  Binary

 Test 3600, Subtest 35, Module 3, Slot 2a  PASSED.
 ch_3_10.0v(Cleared Driver Module Status)          
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 36, Module 3, Slot 2a  PASSED.
 ch_4_10.0v(pin status)                            
  Result Received = 0000000010000000  Binary
  Result Expected : 0000000010000000  Binary

 Test 3600, Subtest 37, Module 3, Slot 2a  PASSED.
 ch_4_10.0v(Driver Module Status)                  
  Result Received = 0000000000000011  Binary
  Result Expected : 0000000000000011  Binary

 Test 3600, Subtest 38, Module 3, Slot 2a  PASSED.
 ch_4_10.0v(Cleared Driver Module Status)          
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 39, Module 3, Slot 2a  PASSED.
 ch_5_10.0v(pin status)                            
  Result Received = 0000000010000000  Binary
  Result Expected : 0000000010000000  Binary

 Test 3600, Subtest 40, Module 3, Slot 2a  PASSED.
 ch_5_10.0v(Driver Module Status)                  
  Result Received = 0000000000000011  Binary
  Result Expected : 0000000000000011  Binary

 Test 3600, Subtest 41, Module 3, Slot 2a  PASSED.
 ch_5_10.0v(Cleared Driver Module Status)          
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 42, Module 3, Slot 2a  PASSED.
 ch_6_10.0v(pin status)                            
  Result Received = 0000000010000000  Binary
  Result Expected : 0000000010000000  Binary

 Test 3600, Subtest 43, Module 3, Slot 2a  PASSED.
 ch_6_10.0v(Driver Module Status)                  
  Result Received = 0000000000000011  Binary
  Result Expected : 0000000000000011  Binary

 Test 3600, Subtest 44, Module 3, Slot 2a  PASSED.
 ch_6_10.0v(Cleared Driver Module Status)          
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 45, Module 3, Slot 2a  PASSED.
 ch_7_10.0v(pin status)                            
  Result Received = 0000000010000000  Binary
  Result Expected : 0000000010000000  Binary

 Test 3600, Subtest 46, Module 3, Slot 2a  PASSED.
 ch_7_10.0v(Driver Module Status)                  
  Result Received = 0000000000000011  Binary
  Result Expected : 0000000000000011  Binary

 Test 3600, Subtest 47, Module 3, Slot 2a  PASSED.
 ch_7_10.0v(Cleared Driver Module Status)          
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 48, Module 3, Slot 2a  PASSED.
 ch_0_-3.5v(pin status)                            
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3600, Subtest 49, Module 3, Slot 2a  PASSED.
 ch_0_-3.5v(Driver Module Status)                  
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 50, Module 3, Slot 2a  PASSED.
 ch_0_-3.5v(Cleared Driver Module Status)          
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 51, Module 3, Slot 2a  PASSED.
 ch_1_-3.5v(pin status)                            
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3600, Subtest 52, Module 3, Slot 2a  PASSED.
 ch_1_-3.5v(Driver Module Status)                  
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 53, Module 3, Slot 2a  PASSED.
 ch_1_-3.5v(Cleared Driver Module Status)          
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 54, Module 3, Slot 2a  PASSED.
 ch_2_-3.5v(pin status)                            
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3600, Subtest 55, Module 3, Slot 2a  PASSED.
 ch_2_-3.5v(Driver Module Status)                  
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 56, Module 3, Slot 2a  PASSED.
 ch_2_-3.5v(Cleared Driver Module Status)          
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 57, Module 3, Slot 2a  PASSED.
 ch_3_-3.5v(pin status)                            
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3600, Subtest 58, Module 3, Slot 2a  PASSED.
 ch_3_-3.5v(Driver Module Status)                  
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 59, Module 3, Slot 2a  PASSED.
 ch_3_-3.5v(Cleared Driver Module Status)          
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 60, Module 3, Slot 2a  PASSED.
 ch_4_-3.5v(pin status)                            
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3600, Subtest 61, Module 3, Slot 2a  PASSED.
 ch_4_-3.5v(Driver Module Status)                  
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 62, Module 3, Slot 2a  PASSED.
 ch_4_-3.5v(Cleared Driver Module Status)          
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 63, Module 3, Slot 2a  PASSED.
 ch_5_-3.5v(pin status)                            
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3600, Subtest 64, Module 3, Slot 2a  PASSED.
 ch_5_-3.5v(Driver Module Status)                  
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 65, Module 3, Slot 2a  PASSED.
 ch_5_-3.5v(Cleared Driver Module Status)          
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 66, Module 3, Slot 2a  PASSED.
 ch_6_-3.5v(pin status)                            
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3600, Subtest 67, Module 3, Slot 2a  PASSED.
 ch_6_-3.5v(Driver Module Status)                  
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 68, Module 3, Slot 2a  PASSED.
 ch_6_-3.5v(Cleared Driver Module Status)          
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 69, Module 3, Slot 2a  PASSED.
 ch_7_-3.5v(pin status)                            
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3600, Subtest 70, Module 3, Slot 2a  PASSED.
 ch_7_-3.5v(Driver Module Status)                  
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 71, Module 3, Slot 2a  PASSED.
 ch_7_-3.5v(Cleared Driver Module Status)          
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 72, Module 3, Slot 2a  PASSED.
 ch_0_-8.0v(pin status)                            
  Result Received = 0000000010000000  Binary
  Result Expected : 0000000010000000  Binary

 Test 3600, Subtest 73, Module 3, Slot 2a  PASSED.
 ch_0_-8.0v(Driver Module Status)                  
  Result Received = 0000000000000011  Binary
  Result Expected : 0000000000000011  Binary

 Test 3600, Subtest 74, Module 3, Slot 2a  PASSED.
 ch_0_-8.0v(Cleared Driver Module Status)          
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 75, Module 3, Slot 2a  PASSED.
 ch_1_-8.0v(pin status)                            
  Result Received = 0000000010000000  Binary
  Result Expected : 0000000010000000  Binary

 Test 3600, Subtest 76, Module 3, Slot 2a  PASSED.
 ch_1_-8.0v(Driver Module Status)                  
  Result Received = 0000000000000011  Binary
  Result Expected : 0000000000000011  Binary

 Test 3600, Subtest 77, Module 3, Slot 2a  PASSED.
 ch_1_-8.0v(Cleared Driver Module Status)          
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 78, Module 3, Slot 2a  PASSED.
 ch_2_-8.0v(pin status)                            
  Result Received = 0000000010000000  Binary
  Result Expected : 0000000010000000  Binary

 Test 3600, Subtest 79, Module 3, Slot 2a  PASSED.
 ch_2_-8.0v(Driver Module Status)                  
  Result Received = 0000000000000011  Binary
  Result Expected : 0000000000000011  Binary

 Test 3600, Subtest 80, Module 3, Slot 2a  PASSED.
 ch_2_-8.0v(Cleared Driver Module Status)          
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 81, Module 3, Slot 2a  PASSED.
 ch_3_-8.0v(pin status)                            
  Result Received = 0000000010000000  Binary
  Result Expected : 0000000010000000  Binary

 Test 3600, Subtest 82, Module 3, Slot 2a  PASSED.
 ch_3_-8.0v(Driver Module Status)                  
  Result Received = 0000000000000011  Binary
  Result Expected : 0000000000000011  Binary

 Test 3600, Subtest 83, Module 3, Slot 2a  PASSED.
 ch_3_-8.0v(Cleared Driver Module Status)          
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 84, Module 3, Slot 2a  PASSED.
 ch_4_-8.0v(pin status)                            
  Result Received = 0000000010000000  Binary
  Result Expected : 0000000010000000  Binary

 Test 3600, Subtest 85, Module 3, Slot 2a  PASSED.
 ch_4_-8.0v(Driver Module Status)                  
  Result Received = 0000000000000011  Binary
  Result Expected : 0000000000000011  Binary

 Test 3600, Subtest 86, Module 3, Slot 2a  PASSED.
 ch_4_-8.0v(Cleared Driver Module Status)          
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 87, Module 3, Slot 2a  PASSED.
 ch_5_-8.0v(pin status)                            
  Result Received = 0000000010000000  Binary
  Result Expected : 0000000010000000  Binary

 Test 3600, Subtest 88, Module 3, Slot 2a  PASSED.
 ch_5_-8.0v(Driver Module Status)                  
  Result Received = 0000000000000011  Binary
  Result Expected : 0000000000000011  Binary

 Test 3600, Subtest 89, Module 3, Slot 2a  PASSED.
 ch_5_-8.0v(Cleared Driver Module Status)          
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 90, Module 3, Slot 2a  PASSED.
 ch_6_-8.0v(pin status)                            
  Result Received = 0000000010000000  Binary
  Result Expected : 0000000010000000  Binary

 Test 3600, Subtest 91, Module 3, Slot 2a  PASSED.
 ch_6_-8.0v(Driver Module Status)                  
  Result Received = 0000000000000011  Binary
  Result Expected : 0000000000000011  Binary

 Test 3600, Subtest 92, Module 3, Slot 2a  PASSED.
 ch_6_-8.0v(Cleared Driver Module Status)          
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 93, Module 3, Slot 2a  PASSED.
 ch_7_-8.0v(pin status)                            
  Result Received = 0000000010000000  Binary
  Result Expected : 0000000010000000  Binary

 Test 3600, Subtest 94, Module 3, Slot 2a  PASSED.
 ch_7_-8.0v(Driver Module Status)                  
  Result Received = 0000000000000011  Binary
  Result Expected : 0000000000000011  Binary

 Test 3600, Subtest 95, Module 3, Slot 2a  PASSED.
 ch_7_-8.0v(Cleared Driver Module Status)          
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 0, Module 3, Slot 2b  PASSED.
 ch_0_5.0v(pin status)                             
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3600, Subtest 1, Module 3, Slot 2b  PASSED.
 ch_0_5.0v(Driver Module Status)                   
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 2, Module 3, Slot 2b  PASSED.
 ch_0_5.0v(Cleared Driver Module Status)           
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 3, Module 3, Slot 2b  PASSED.
 ch_1_5.0v(pin status)                             
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3600, Subtest 4, Module 3, Slot 2b  PASSED.
 ch_1_5.0v(Driver Module Status)                   
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 5, Module 3, Slot 2b  PASSED.
 ch_1_5.0v(Cleared Driver Module Status)           
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 6, Module 3, Slot 2b  PASSED.
 ch_2_5.0v(pin status)                             
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3600, Subtest 7, Module 3, Slot 2b  PASSED.
 ch_2_5.0v(Driver Module Status)                   
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 8, Module 3, Slot 2b  PASSED.
 ch_2_5.0v(Cleared Driver Module Status)           
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 9, Module 3, Slot 2b  PASSED.
 ch_3_5.0v(pin status)                             
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3600, Subtest 10, Module 3, Slot 2b  PASSED.
 ch_3_5.0v(Driver Module Status)                   
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 11, Module 3, Slot 2b  PASSED.
 ch_3_5.0v(Cleared Driver Module Status)           
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 12, Module 3, Slot 2b  PASSED.
 ch_4_5.0v(pin status)                             
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3600, Subtest 13, Module 3, Slot 2b  PASSED.
 ch_4_5.0v(Driver Module Status)                   
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 14, Module 3, Slot 2b  PASSED.
 ch_4_5.0v(Cleared Driver Module Status)           
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 15, Module 3, Slot 2b  PASSED.
 ch_5_5.0v(pin status)                             
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3600, Subtest 16, Module 3, Slot 2b  PASSED.
 ch_5_5.0v(Driver Module Status)                   
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 17, Module 3, Slot 2b  PASSED.
 ch_5_5.0v(Cleared Driver Module Status)           
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 18, Module 3, Slot 2b  PASSED.
 ch_6_5.0v(pin status)                             
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3600, Subtest 19, Module 3, Slot 2b  PASSED.
 ch_6_5.0v(Driver Module Status)                   
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 20, Module 3, Slot 2b  PASSED.
 ch_6_5.0v(Cleared Driver Module Status)           
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 21, Module 3, Slot 2b  PASSED.
 ch_7_5.0v(pin status)                             
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3600, Subtest 22, Module 3, Slot 2b  PASSED.
 ch_7_5.0v(Driver Module Status)                   
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 23, Module 3, Slot 2b  PASSED.
 ch_7_5.0v(Cleared Driver Module Status)           
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 24, Module 3, Slot 2b  PASSED.
 ch_0_10.0v(pin status)                            
  Result Received = 0000000010000000  Binary
  Result Expected : 0000000010000000  Binary

 Test 3600, Subtest 25, Module 3, Slot 2b  PASSED.
 ch_0_10.0v(Driver Module Status)                  
  Result Received = 0000000000000011  Binary
  Result Expected : 0000000000000011  Binary

 Test 3600, Subtest 26, Module 3, Slot 2b  PASSED.
 ch_0_10.0v(Cleared Driver Module Status)          
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 27, Module 3, Slot 2b  PASSED.
 ch_1_10.0v(pin status)                            
  Result Received = 0000000010000000  Binary
  Result Expected : 0000000010000000  Binary

 Test 3600, Subtest 28, Module 3, Slot 2b  PASSED.
 ch_1_10.0v(Driver Module Status)                  
  Result Received = 0000000000000011  Binary
  Result Expected : 0000000000000011  Binary

 Test 3600, Subtest 29, Module 3, Slot 2b  PASSED.
 ch_1_10.0v(Cleared Driver Module Status)          
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 30, Module 3, Slot 2b  PASSED.
 ch_2_10.0v(pin status)                            
  Result Received = 0000000010000000  Binary
  Result Expected : 0000000010000000  Binary

 Test 3600, Subtest 31, Module 3, Slot 2b  PASSED.
 ch_2_10.0v(Driver Module Status)                  
  Result Received = 0000000000000011  Binary
  Result Expected : 0000000000000011  Binary

 Test 3600, Subtest 32, Module 3, Slot 2b  PASSED.
 ch_2_10.0v(Cleared Driver Module Status)          
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 33, Module 3, Slot 2b  PASSED.
 ch_3_10.0v(pin status)                            
  Result Received = 0000000010000000  Binary
  Result Expected : 0000000010000000  Binary

 Test 3600, Subtest 34, Module 3, Slot 2b  PASSED.
 ch_3_10.0v(Driver Module Status)                  
  Result Received = 0000000000000011  Binary
  Result Expected : 0000000000000011  Binary

 Test 3600, Subtest 35, Module 3, Slot 2b  PASSED.
 ch_3_10.0v(Cleared Driver Module Status)          
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 36, Module 3, Slot 2b  PASSED.
 ch_4_10.0v(pin status)                            
  Result Received = 0000000010000000  Binary
  Result Expected : 0000000010000000  Binary

 Test 3600, Subtest 37, Module 3, Slot 2b  PASSED.
 ch_4_10.0v(Driver Module Status)                  
  Result Received = 0000000000000011  Binary
  Result Expected : 0000000000000011  Binary

 Test 3600, Subtest 38, Module 3, Slot 2b  PASSED.
 ch_4_10.0v(Cleared Driver Module Status)          
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 39, Module 3, Slot 2b  PASSED.
 ch_5_10.0v(pin status)                            
  Result Received = 0000000010000000  Binary
  Result Expected : 0000000010000000  Binary

 Test 3600, Subtest 40, Module 3, Slot 2b  PASSED.
 ch_5_10.0v(Driver Module Status)                  
  Result Received = 0000000000000011  Binary
  Result Expected : 0000000000000011  Binary

 Test 3600, Subtest 41, Module 3, Slot 2b  PASSED.
 ch_5_10.0v(Cleared Driver Module Status)          
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 42, Module 3, Slot 2b  PASSED.
 ch_6_10.0v(pin status)                            
  Result Received = 0000000010000000  Binary
  Result Expected : 0000000010000000  Binary

 Test 3600, Subtest 43, Module 3, Slot 2b  PASSED.
 ch_6_10.0v(Driver Module Status)                  
  Result Received = 0000000000000011  Binary
  Result Expected : 0000000000000011  Binary

 Test 3600, Subtest 44, Module 3, Slot 2b  PASSED.
 ch_6_10.0v(Cleared Driver Module Status)          
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 45, Module 3, Slot 2b  PASSED.
 ch_7_10.0v(pin status)                            
  Result Received = 0000000010000000  Binary
  Result Expected : 0000000010000000  Binary

 Test 3600, Subtest 46, Module 3, Slot 2b  PASSED.
 ch_7_10.0v(Driver Module Status)                  
  Result Received = 0000000000000011  Binary
  Result Expected : 0000000000000011  Binary

 Test 3600, Subtest 47, Module 3, Slot 2b  PASSED.
 ch_7_10.0v(Cleared Driver Module Status)          
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 48, Module 3, Slot 2b  PASSED.
 ch_0_-3.5v(pin status)                            
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3600, Subtest 49, Module 3, Slot 2b  PASSED.
 ch_0_-3.5v(Driver Module Status)                  
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 50, Module 3, Slot 2b  PASSED.
 ch_0_-3.5v(Cleared Driver Module Status)          
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 51, Module 3, Slot 2b  PASSED.
 ch_1_-3.5v(pin status)                            
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3600, Subtest 52, Module 3, Slot 2b  PASSED.
 ch_1_-3.5v(Driver Module Status)                  
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 53, Module 3, Slot 2b  PASSED.
 ch_1_-3.5v(Cleared Driver Module Status)          
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 54, Module 3, Slot 2b  PASSED.
 ch_2_-3.5v(pin status)                            
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3600, Subtest 55, Module 3, Slot 2b  PASSED.
 ch_2_-3.5v(Driver Module Status)                  
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 56, Module 3, Slot 2b  PASSED.
 ch_2_-3.5v(Cleared Driver Module Status)          
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 57, Module 3, Slot 2b  PASSED.
 ch_3_-3.5v(pin status)                            
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3600, Subtest 58, Module 3, Slot 2b  PASSED.
 ch_3_-3.5v(Driver Module Status)                  
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 59, Module 3, Slot 2b  PASSED.
 ch_3_-3.5v(Cleared Driver Module Status)          
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 60, Module 3, Slot 2b  PASSED.
 ch_4_-3.5v(pin status)                            
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3600, Subtest 61, Module 3, Slot 2b  PASSED.
 ch_4_-3.5v(Driver Module Status)                  
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 62, Module 3, Slot 2b  PASSED.
 ch_4_-3.5v(Cleared Driver Module Status)          
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 63, Module 3, Slot 2b  PASSED.
 ch_5_-3.5v(pin status)                            
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3600, Subtest 64, Module 3, Slot 2b  PASSED.
 ch_5_-3.5v(Driver Module Status)                  
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 65, Module 3, Slot 2b  PASSED.
 ch_5_-3.5v(Cleared Driver Module Status)          
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 66, Module 3, Slot 2b  PASSED.
 ch_6_-3.5v(pin status)                            
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3600, Subtest 67, Module 3, Slot 2b  PASSED.
 ch_6_-3.5v(Driver Module Status)                  
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 68, Module 3, Slot 2b  PASSED.
 ch_6_-3.5v(Cleared Driver Module Status)          
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 69, Module 3, Slot 2b  PASSED.
 ch_7_-3.5v(pin status)                            
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3600, Subtest 70, Module 3, Slot 2b  PASSED.
 ch_7_-3.5v(Driver Module Status)                  
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 71, Module 3, Slot 2b  PASSED.
 ch_7_-3.5v(Cleared Driver Module Status)          
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 72, Module 3, Slot 2b  PASSED.
 ch_0_-8.0v(pin status)                            
  Result Received = 0000000010000000  Binary
  Result Expected : 0000000010000000  Binary

 Test 3600, Subtest 73, Module 3, Slot 2b  PASSED.
 ch_0_-8.0v(Driver Module Status)                  
  Result Received = 0000000000000011  Binary
  Result Expected : 0000000000000011  Binary

 Test 3600, Subtest 74, Module 3, Slot 2b  PASSED.
 ch_0_-8.0v(Cleared Driver Module Status)          
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 75, Module 3, Slot 2b  PASSED.
 ch_1_-8.0v(pin status)                            
  Result Received = 0000000010000000  Binary
  Result Expected : 0000000010000000  Binary

 Test 3600, Subtest 76, Module 3, Slot 2b  PASSED.
 ch_1_-8.0v(Driver Module Status)                  
  Result Received = 0000000000000011  Binary
  Result Expected : 0000000000000011  Binary

 Test 3600, Subtest 77, Module 3, Slot 2b  PASSED.
 ch_1_-8.0v(Cleared Driver Module Status)          
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 78, Module 3, Slot 2b  PASSED.
 ch_2_-8.0v(pin status)                            
  Result Received = 0000000010000000  Binary
  Result Expected : 0000000010000000  Binary

 Test 3600, Subtest 79, Module 3, Slot 2b  PASSED.
 ch_2_-8.0v(Driver Module Status)                  
  Result Received = 0000000000000011  Binary
  Result Expected : 0000000000000011  Binary

 Test 3600, Subtest 80, Module 3, Slot 2b  PASSED.
 ch_2_-8.0v(Cleared Driver Module Status)          
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 81, Module 3, Slot 2b  PASSED.
 ch_3_-8.0v(pin status)                            
  Result Received = 0000000010000000  Binary
  Result Expected : 0000000010000000  Binary

 Test 3600, Subtest 82, Module 3, Slot 2b  PASSED.
 ch_3_-8.0v(Driver Module Status)                  
  Result Received = 0000000000000011  Binary
  Result Expected : 0000000000000011  Binary

 Test 3600, Subtest 83, Module 3, Slot 2b  PASSED.
 ch_3_-8.0v(Cleared Driver Module Status)          
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 84, Module 3, Slot 2b  PASSED.
 ch_4_-8.0v(pin status)                            
  Result Received = 0000000010000000  Binary
  Result Expected : 0000000010000000  Binary

 Test 3600, Subtest 85, Module 3, Slot 2b  PASSED.
 ch_4_-8.0v(Driver Module Status)                  
  Result Received = 0000000000000011  Binary
  Result Expected : 0000000000000011  Binary

 Test 3600, Subtest 86, Module 3, Slot 2b  PASSED.
 ch_4_-8.0v(Cleared Driver Module Status)          
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 87, Module 3, Slot 2b  PASSED.
 ch_5_-8.0v(pin status)                            
  Result Received = 0000000010000000  Binary
  Result Expected : 0000000010000000  Binary

 Test 3600, Subtest 88, Module 3, Slot 2b  PASSED.
 ch_5_-8.0v(Driver Module Status)                  
  Result Received = 0000000000000011  Binary
  Result Expected : 0000000000000011  Binary

 Test 3600, Subtest 89, Module 3, Slot 2b  PASSED.
 ch_5_-8.0v(Cleared Driver Module Status)          
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 90, Module 3, Slot 2b  PASSED.
 ch_6_-8.0v(pin status)                            
  Result Received = 0000000010000000  Binary
  Result Expected : 0000000010000000  Binary

 Test 3600, Subtest 91, Module 3, Slot 2b  PASSED.
 ch_6_-8.0v(Driver Module Status)                  
  Result Received = 0000000000000011  Binary
  Result Expected : 0000000000000011  Binary

 Test 3600, Subtest 92, Module 3, Slot 2b  PASSED.
 ch_6_-8.0v(Cleared Driver Module Status)          
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3600, Subtest 93, Module 3, Slot 2b  PASSED.
 ch_7_-8.0v(pin status)                            
  Result Received = 0000000010000000  Binary
  Result Expected : 0000000010000000  Binary

 Test 3600, Subtest 94, Module 3, Slot 2b  PASSED.
 ch_7_-8.0v(Driver Module Status)                  
  Result Received = 0000000000000011  Binary
  Result Expected : 0000000000000011  Binary

 Test 3600, Subtest 95, Module 3, Slot 2b  PASSED.
 ch_7_-8.0v(Cleared Driver Module Status)          
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3629, Subtest 0, Module 3, Slot 2a  PASSED.
 rising edge receiver level 5.0V(ch_0_hi)          
  Low Limit       :  4.8477600E+00
  Result expected :  5.0000000E+00
  High Limit      :  5.1523600E+00
  Result Received :  5.0099947E+00  Volts

 Test 3629, Subtest 1, Module 3, Slot 2a  PASSED.
 rising edge receiver level 5.0V(ch_1_hi)          
  Low Limit       :  4.8477600E+00
  Result expected :  5.0000000E+00
  High Limit      :  5.1523600E+00
  Result Received :  5.0131089E+00  Volts

 Test 3629, Subtest 2, Module 3, Slot 2a  PASSED.
 rising edge receiver level 5.0V(ch_2_hi)          
  Low Limit       :  4.8477600E+00
  Result expected :  5.0000000E+00
  High Limit      :  5.1523600E+00
  Result Received :  5.0068806E+00  Volts

 Test 3629, Subtest 3, Module 3, Slot 2a  PASSED.
 rising edge receiver level 5.0V(ch_3_hi)          
  Low Limit       :  4.8477600E+00
  Result expected :  5.0000000E+00
  High Limit      :  5.1523600E+00
  Result Received :  5.0037664E+00  Volts

 Test 3629, Subtest 4, Module 3, Slot 2a  PASSED.
 rising edge receiver level 5.0V(ch_4_hi)          
  Low Limit       :  4.8477600E+00
  Result expected :  5.0000000E+00
  High Limit      :  5.1523600E+00
  Result Received :  5.0037664E+00  Volts

 Test 3629, Subtest 5, Module 3, Slot 2a  PASSED.
 rising edge receiver level 5.0V(ch_5_hi)          
  Low Limit       :  4.8477600E+00
  Result expected :  5.0000000E+00
  High Limit      :  5.1523600E+00
  Result Received :  5.0068806E+00  Volts

 Test 3629, Subtest 6, Module 3, Slot 2a  PASSED.
 rising edge receiver level 5.0V(ch_6_hi)          
  Low Limit       :  4.8477600E+00
  Result expected :  5.0000000E+00
  High Limit      :  5.1523600E+00
  Result Received :  5.0068806E+00  Volts

 Test 3629, Subtest 7, Module 3, Slot 2a  PASSED.
 rising edge receiver level 5.0V(ch_7_hi)          
  Low Limit       :  4.8477600E+00
  Result expected :  5.0000000E+00
  High Limit      :  5.1523600E+00
  Result Received :  5.0006523E+00  Volts

 Test 3629, Subtest 8, Module 3, Slot 2a  PASSED.
 falling edge receiver level 5.0V(ch_0_hi)         
  Low Limit       :  4.8477600E+00
  Result expected :  5.0000000E+00
  High Limit      :  5.1523600E+00
  Result Received :  5.0035948E+00  Volts

 Test 3629, Subtest 9, Module 3, Slot 2a  PASSED.
 falling edge receiver level 5.0V(ch_1_hi)         
  Low Limit       :  4.8477600E+00
  Result expected :  5.0000000E+00
  High Limit      :  5.1523600E+00
  Result Received :  5.0098285E+00  Volts

 Test 3629, Subtest 10, Module 3, Slot 2a  PASSED.
 falling edge receiver level 5.0V(ch_2_hi)         
  Low Limit       :  4.8477600E+00
  Result expected :  5.0000000E+00
  High Limit      :  5.1523600E+00
  Result Received :  5.0035948E+00  Volts

 Test 3629, Subtest 11, Module 3, Slot 2a  PASSED.
 falling edge receiver level 5.0V(ch_3_hi)         
  Low Limit       :  4.8477600E+00
  Result expected :  5.0000000E+00
  High Limit      :  5.1523600E+00
  Result Received :  5.0004779E+00  Volts

 Test 3629, Subtest 12, Module 3, Slot 2a  PASSED.
 falling edge receiver level 5.0V(ch_4_hi)         
  Low Limit       :  4.8477600E+00
  Result expected :  5.0000000E+00
  High Limit      :  5.1523600E+00
  Result Received :  4.9973610E+00  Volts

 Test 3629, Subtest 13, Module 3, Slot 2a  PASSED.
 falling edge receiver level 5.0V(ch_5_hi)         
  Low Limit       :  4.8477600E+00
  Result expected :  5.0000000E+00
  High Limit      :  5.1523600E+00
  Result Received :  4.9942441E+00  Volts

 Test 3629, Subtest 14, Module 3, Slot 2a  PASSED.
 falling edge receiver level 5.0V(ch_6_hi)         
  Low Limit       :  4.8477600E+00
  Result expected :  5.0000000E+00
  High Limit      :  5.1523600E+00
  Result Received :  5.0004779E+00  Volts

 Test 3629, Subtest 15, Module 3, Slot 2a  PASSED.
 falling edge receiver level 5.0V(ch_7_hi)         
  Low Limit       :  4.8477600E+00
  Result expected :  5.0000000E+00
  High Limit      :  5.1523600E+00
  Result Received :  4.9942441E+00  Volts

 Test 3629, Subtest 16, Module 3, Slot 2a  PASSED.
 rising edge receiver level -3.5V(ch_0_hi)         
  Low Limit       : -3.65176000E+00
  Result expected : -3.50000000E+00
  High Limit      : -3.34836000E+00
  Result Received : -3.49409802E+00  Volts

 Test 3629, Subtest 17, Module 3, Slot 2a  PASSED.
 rising edge receiver level -3.5V(ch_1_hi)         
  Low Limit       : -3.65176000E+00
  Result expected : -3.50000000E+00
  High Limit      : -3.34836000E+00
  Result Received : -3.48788059E+00  Volts

 Test 3629, Subtest 18, Module 3, Slot 2a  PASSED.
 rising edge receiver level -3.5V(ch_2_hi)         
  Low Limit       : -3.65176000E+00
  Result expected : -3.50000000E+00
  High Limit      : -3.34836000E+00
  Result Received : -3.49720673E+00  Volts

 Test 3629, Subtest 19, Module 3, Slot 2a  PASSED.
 rising edge receiver level -3.5V(ch_3_hi)         
  Low Limit       : -3.65176000E+00
  Result expected : -3.50000000E+00
  High Limit      : -3.34836000E+00
  Result Received : -3.50031545E+00  Volts

 Test 3629, Subtest 20, Module 3, Slot 2a  PASSED.
 rising edge receiver level -3.5V(ch_4_hi)         
  Low Limit       : -3.65176000E+00
  Result expected : -3.50000000E+00
  High Limit      : -3.34836000E+00
  Result Received : -3.50031545E+00  Volts

 Test 3629, Subtest 21, Module 3, Slot 2a  PASSED.
 rising edge receiver level -3.5V(ch_5_hi)         
  Low Limit       : -3.65176000E+00
  Result expected : -3.50000000E+00
  High Limit      : -3.34836000E+00
  Result Received : -3.49409802E+00  Volts

 Test 3629, Subtest 22, Module 3, Slot 2a  PASSED.
 rising edge receiver level -3.5V(ch_6_hi)         
  Low Limit       : -3.65176000E+00
  Result expected : -3.50000000E+00
  High Limit      : -3.34836000E+00
  Result Received : -3.49720673E+00  Volts

 Test 3629, Subtest 23, Module 3, Slot 2a  PASSED.
 rising edge receiver level -3.5V(ch_7_hi)         
  Low Limit       : -3.65176000E+00
  Result expected : -3.50000000E+00
  High Limit      : -3.34836000E+00
  Result Received : -3.50653287E+00  Volts

 Test 3629, Subtest 24, Module 3, Slot 2a  PASSED.
 falling edge receiver level -3.5V(ch_0_hi)        
  Low Limit       : -3.65176000E+00
  Result expected : -3.50000000E+00
  High Limit      : -3.34836000E+00
  Result Received : -3.50947811E+00  Volts

 Test 3629, Subtest 25, Module 3, Slot 2a  PASSED.
 falling edge receiver level -3.5V(ch_1_hi)        
  Low Limit       : -3.65176000E+00
  Result expected : -3.50000000E+00
  High Limit      : -3.34836000E+00
  Result Received : -3.50325524E+00  Volts

 Test 3629, Subtest 26, Module 3, Slot 2a  PASSED.
 falling edge receiver level -3.5V(ch_2_hi)        
  Low Limit       : -3.65176000E+00
  Result expected : -3.50000000E+00
  High Limit      : -3.34836000E+00
  Result Received : -3.50947811E+00  Volts

 Test 3629, Subtest 27, Module 3, Slot 2a  PASSED.
 falling edge receiver level -3.5V(ch_3_hi)        
  Low Limit       : -3.65176000E+00
  Result expected : -3.50000000E+00
  High Limit      : -3.34836000E+00
  Result Received : -3.50947811E+00  Volts

 Test 3629, Subtest 28, Module 3, Slot 2a  PASSED.
 falling edge receiver level -3.5V(ch_4_hi)        
  Low Limit       : -3.65176000E+00
  Result expected : -3.50000000E+00
  High Limit      : -3.34836000E+00
  Result Received : -3.51258955E+00  Volts

 Test 3629, Subtest 29, Module 3, Slot 2a  PASSED.
 falling edge receiver level -3.5V(ch_5_hi)        
  Low Limit       : -3.65176000E+00
  Result expected : -3.50000000E+00
  High Limit      : -3.34836000E+00
  Result Received : -3.51570099E+00  Volts

 Test 3629, Subtest 30, Module 3, Slot 2a  PASSED.
 falling edge receiver level -3.5V(ch_6_hi)        
  Low Limit       : -3.65176000E+00
  Result expected : -3.50000000E+00
  High Limit      : -3.34836000E+00
  Result Received : -3.50947811E+00  Volts

 Test 3629, Subtest 31, Module 3, Slot 2a  PASSED.
 falling edge receiver level -3.5V(ch_7_hi)        
  Low Limit       : -3.65176000E+00
  Result expected : -3.50000000E+00
  High Limit      : -3.34836000E+00
  Result Received : -3.51258955E+00  Volts

 Test 3629, Subtest 0, Module 3, Slot 2b  PASSED.
 rising edge receiver level 5.0V(ch_0_hi)          
  Low Limit       :  4.8477600E+00
  Result expected :  5.0000000E+00
  High Limit      :  5.1523600E+00
  Result Received :  5.0067117E+00  Volts

 Test 3629, Subtest 1, Module 3, Slot 2b  PASSED.
 rising edge receiver level 5.0V(ch_1_hi)          
  Low Limit       :  4.8477600E+00
  Result expected :  5.0000000E+00
  High Limit      :  5.1523600E+00
  Result Received :  5.0098285E+00  Volts

 Test 3629, Subtest 2, Module 3, Slot 2b  PASSED.
 rising edge receiver level 5.0V(ch_2_hi)          
  Low Limit       :  4.8477600E+00
  Result expected :  5.0000000E+00
  High Limit      :  5.1523600E+00
  Result Received :  5.0067117E+00  Volts

 Test 3629, Subtest 3, Module 3, Slot 2b  PASSED.
 rising edge receiver level 5.0V(ch_3_hi)          
  Low Limit       :  4.8477600E+00
  Result expected :  5.0000000E+00
  High Limit      :  5.1523600E+00
  Result Received :  5.0067117E+00  Volts

 Test 3629, Subtest 4, Module 3, Slot 2b  PASSED.
 rising edge receiver level 5.0V(ch_4_hi)          
  Low Limit       :  4.8477600E+00
  Result expected :  5.0000000E+00
  High Limit      :  5.1523600E+00
  Result Received :  5.0035948E+00  Volts

 Test 3629, Subtest 5, Module 3, Slot 2b  PASSED.
 rising edge receiver level 5.0V(ch_5_hi)          
  Low Limit       :  4.8477600E+00
  Result expected :  5.0000000E+00
  High Limit      :  5.1523600E+00
  Result Received :  5.0067117E+00  Volts

 Test 3629, Subtest 6, Module 3, Slot 2b  PASSED.
 rising edge receiver level 5.0V(ch_6_hi)          
  Low Limit       :  4.8477600E+00
  Result expected :  5.0000000E+00
  High Limit      :  5.1523600E+00
  Result Received :  5.0067117E+00  Volts

 Test 3629, Subtest 7, Module 3, Slot 2b  PASSED.
 rising edge receiver level 5.0V(ch_7_hi)          
  Low Limit       :  4.8477600E+00
  Result expected :  5.0000000E+00
  High Limit      :  5.1523600E+00
  Result Received :  5.0067117E+00  Volts

 Test 3629, Subtest 8, Module 3, Slot 2b  PASSED.
 falling edge receiver level 5.0V(ch_0_hi)         
  Low Limit       :  4.8477600E+00
  Result expected :  5.0000000E+00
  High Limit      :  5.1523600E+00
  Result Received :  5.0003062E+00  Volts

 Test 3629, Subtest 9, Module 3, Slot 2b  PASSED.
 falling edge receiver level 5.0V(ch_1_hi)         
  Low Limit       :  4.8477600E+00
  Result expected :  5.0000000E+00
  High Limit      :  5.1523600E+00
  Result Received :  5.0003062E+00  Volts

 Test 3629, Subtest 10, Module 3, Slot 2b  PASSED.
 falling edge receiver level 5.0V(ch_2_hi)         
  Low Limit       :  4.8477600E+00
  Result expected :  5.0000000E+00
  High Limit      :  5.1523600E+00
  Result Received :  5.0003062E+00  Volts

 Test 3629, Subtest 11, Module 3, Slot 2b  PASSED.
 falling edge receiver level 5.0V(ch_3_hi)         
  Low Limit       :  4.8477600E+00
  Result expected :  5.0000000E+00
  High Limit      :  5.1523600E+00
  Result Received :  4.9971921E+00  Volts

 Test 3629, Subtest 12, Module 3, Slot 2b  PASSED.
 falling edge receiver level 5.0V(ch_4_hi)         
  Low Limit       :  4.8477600E+00
  Result expected :  5.0000000E+00
  High Limit      :  5.1523600E+00
  Result Received :  4.9971921E+00  Volts

 Test 3629, Subtest 13, Module 3, Slot 2b  PASSED.
 falling edge receiver level 5.0V(ch_5_hi)         
  Low Limit       :  4.8477600E+00
  Result expected :  5.0000000E+00
  High Limit      :  5.1523600E+00
  Result Received :  4.9971921E+00  Volts

 Test 3629, Subtest 14, Module 3, Slot 2b  PASSED.
 falling edge receiver level 5.0V(ch_6_hi)         
  Low Limit       :  4.8477600E+00
  Result expected :  5.0000000E+00
  High Limit      :  5.1523600E+00
  Result Received :  4.9971921E+00  Volts

 Test 3629, Subtest 15, Module 3, Slot 2b  PASSED.
 falling edge receiver level 5.0V(ch_7_hi)         
  Low Limit       :  4.8477600E+00
  Result expected :  5.0000000E+00
  High Limit      :  5.1523600E+00
  Result Received :  5.0003062E+00  Volts

 Test 3629, Subtest 16, Module 3, Slot 2b  PASSED.
 rising edge receiver level -3.5V(ch_0_hi)         
  Low Limit       : -3.65176000E+00
  Result expected : -3.50000000E+00
  High Limit      : -3.34836000E+00
  Result Received : -3.49097568E+00  Volts

 Test 3629, Subtest 17, Module 3, Slot 2b  PASSED.
 rising edge receiver level -3.5V(ch_1_hi)         
  Low Limit       : -3.65176000E+00
  Result expected : -3.50000000E+00
  High Limit      : -3.34836000E+00
  Result Received : -3.49097568E+00  Volts

 Test 3629, Subtest 18, Module 3, Slot 2b  PASSED.
 rising edge receiver level -3.5V(ch_2_hi)         
  Low Limit       : -3.65176000E+00
  Result expected : -3.50000000E+00
  High Limit      : -3.34836000E+00
  Result Received : -3.49720401E+00  Volts

 Test 3629, Subtest 19, Module 3, Slot 2b  PASSED.
 rising edge receiver level -3.5V(ch_3_hi)         
  Low Limit       : -3.65176000E+00
  Result expected : -3.50000000E+00
  High Limit      : -3.34836000E+00
  Result Received : -3.49408985E+00  Volts

 Test 3629, Subtest 20, Module 3, Slot 2b  PASSED.
 rising edge receiver level -3.5V(ch_4_hi)         
  Low Limit       : -3.65176000E+00
  Result expected : -3.50000000E+00
  High Limit      : -3.34836000E+00
  Result Received : -3.49720401E+00  Volts

 Test 3629, Subtest 21, Module 3, Slot 2b  PASSED.
 rising edge receiver level -3.5V(ch_5_hi)         
  Low Limit       : -3.65176000E+00
  Result expected : -3.50000000E+00
  High Limit      : -3.34836000E+00
  Result Received : -3.49408985E+00  Volts

 Test 3629, Subtest 22, Module 3, Slot 2b  PASSED.
 rising edge receiver level -3.5V(ch_6_hi)         
  Low Limit       : -3.65176000E+00
  Result expected : -3.50000000E+00
  High Limit      : -3.34836000E+00
  Result Received : -3.49408985E+00  Volts

 Test 3629, Subtest 23, Module 3, Slot 2b  PASSED.
 rising edge receiver level -3.5V(ch_7_hi)         
  Low Limit       : -3.65176000E+00
  Result expected : -3.50000000E+00
  High Limit      : -3.34836000E+00
  Result Received : -3.49720401E+00  Volts

 Test 3629, Subtest 24, Module 3, Slot 2b  PASSED.
 falling edge receiver level -3.5V(ch_0_hi)        
  Low Limit       : -3.65176000E+00
  Result expected : -3.50000000E+00
  High Limit      : -3.34836000E+00
  Result Received : -3.50636667E+00  Volts

 Test 3629, Subtest 25, Module 3, Slot 2b  PASSED.
 falling edge receiver level -3.5V(ch_1_hi)        
  Low Limit       : -3.65176000E+00
  Result expected : -3.50000000E+00
  High Limit      : -3.34836000E+00
  Result Received : -3.50325524E+00  Volts

 Test 3629, Subtest 26, Module 3, Slot 2b  PASSED.
 falling edge receiver level -3.5V(ch_2_hi)        
  Low Limit       : -3.65176000E+00
  Result expected : -3.50000000E+00
  High Limit      : -3.34836000E+00
  Result Received : -3.50636667E+00  Volts

 Test 3629, Subtest 27, Module 3, Slot 2b  PASSED.
 falling edge receiver level -3.5V(ch_3_hi)        
  Low Limit       : -3.65176000E+00
  Result expected : -3.50000000E+00
  High Limit      : -3.34836000E+00
  Result Received : -3.50325524E+00  Volts

 Test 3629, Subtest 28, Module 3, Slot 2b  PASSED.
 falling edge receiver level -3.5V(ch_4_hi)        
  Low Limit       : -3.65176000E+00
  Result expected : -3.50000000E+00
  High Limit      : -3.34836000E+00
  Result Received : -3.50947811E+00  Volts

 Test 3629, Subtest 29, Module 3, Slot 2b  PASSED.
 falling edge receiver level -3.5V(ch_5_hi)        
  Low Limit       : -3.65176000E+00
  Result expected : -3.50000000E+00
  High Limit      : -3.34836000E+00
  Result Received : -3.50947811E+00  Volts

 Test 3629, Subtest 30, Module 3, Slot 2b  PASSED.
 falling edge receiver level -3.5V(ch_6_hi)        
  Low Limit       : -3.65176000E+00
  Result expected : -3.50000000E+00
  High Limit      : -3.34836000E+00
  Result Received : -3.51258955E+00  Volts

 Test 3629, Subtest 31, Module 3, Slot 2b  PASSED.
 falling edge receiver level -3.5V(ch_7_hi)        
  Low Limit       : -3.65176000E+00
  Result expected : -3.50000000E+00
  High Limit      : -3.34836000E+00
  Result Received : -3.50636667E+00  Volts

 Test 3668, Subtest 0, Module 3, Slot 2a  PASSED.
 rising edge receiver level 2.0V(ch_0_hi)          
  Low Limit       :  1.8489600E+00
  Result expected :  2.0000000E+00
  High Limit      :  2.1511600E+00
  Result Received :  2.0062124E+00  Volts

 Test 3668, Subtest 1, Module 3, Slot 2a  PASSED.
 rising edge receiver level 2.0V(ch_1_hi)          
  Low Limit       :  1.8489600E+00
  Result expected :  2.0000000E+00
  High Limit      :  2.1511600E+00
  Result Received :  2.0093266E+00  Volts

 Test 3668, Subtest 2, Module 3, Slot 2a  PASSED.
 rising edge receiver level 2.0V(ch_2_hi)          
  Low Limit       :  1.8489600E+00
  Result expected :  2.0000000E+00
  High Limit      :  2.1511600E+00
  Result Received :  2.0062124E+00  Volts

 Test 3668, Subtest 3, Module 3, Slot 2a  PASSED.
 rising edge receiver level 2.0V(ch_3_hi)          
  Low Limit       :  1.8489600E+00
  Result expected :  2.0000000E+00
  High Limit      :  2.1511600E+00
  Result Received :  2.0030982E+00  Volts

 Test 3668, Subtest 4, Module 3, Slot 2a  PASSED.
 rising edge receiver level 2.0V(ch_4_hi)          
  Low Limit       :  1.8489600E+00
  Result expected :  2.0000000E+00
  High Limit      :  2.1511600E+00
  Result Received :  1.9999841E+00  Volts

 Test 3668, Subtest 5, Module 3, Slot 2a  PASSED.
 rising edge receiver level 2.0V(ch_5_hi)          
  Low Limit       :  1.8489600E+00
  Result expected :  2.0000000E+00
  High Limit      :  2.1511600E+00
  Result Received :  2.0062124E+00  Volts

 Test 3668, Subtest 6, Module 3, Slot 2a  PASSED.
 rising edge receiver level 2.0V(ch_6_hi)          
  Low Limit       :  1.8489600E+00
  Result expected :  2.0000000E+00
  High Limit      :  2.1511600E+00
  Result Received :  2.0030982E+00  Volts

 Test 3668, Subtest 7, Module 3, Slot 2a  PASSED.
 rising edge receiver level 2.0V(ch_7_hi)          
  Low Limit       :  1.8489600E+00
  Result expected :  2.0000000E+00
  High Limit      :  2.1511600E+00
  Result Received :  1.9999841E+00  Volts

 Test 3668, Subtest 8, Module 3, Slot 2a  PASSED.
 falling edge receiver level 2.0V(ch_0_hi)         
  Low Limit       :  1.8489600E+00
  Result expected :  2.0000000E+00
  High Limit      :  2.1511600E+00
  Result Received :  2.0027522E+00  Volts

 Test 3668, Subtest 9, Module 3, Slot 2a  PASSED.
 receiver hysteresis(ch_0_hi)                      
  Low Limit       :  0.0000000E+00
  Result expected :  1.0000000E-01
  High Limit      :  2.0038010E-01
  Result Received :  3.4601801E-03  Volts

 Test 3668, Subtest 10, Module 3, Slot 2a  PASSED.
 falling edge receiver level 2.0V(ch_1_hi)         
  Low Limit       :  1.8489600E+00
  Result expected :  2.0000000E+00
  High Limit      :  2.1511600E+00
  Result Received :  2.0058664E+00  Volts

 Test 3668, Subtest 11, Module 3, Slot 2a  PASSED.
 receiver hysteresis(ch_1_hi)                      
  Low Limit       :  0.0000000E+00
  Result expected :  1.0000000E-01
  High Limit      :  2.0038010E-01
  Result Received :  3.4601801E-03  Volts

 Test 3668, Subtest 12, Module 3, Slot 2a  PASSED.
 falling edge receiver level 2.0V(ch_2_hi)         
  Low Limit       :  1.8489600E+00
  Result expected :  2.0000000E+00
  High Limit      :  2.1511600E+00
  Result Received :  1.9996381E+00  Volts

 Test 3668, Subtest 13, Module 3, Slot 2a  PASSED.
 receiver hysteresis(ch_2_hi)                      
  Low Limit       :  0.0000000E+00
  Result expected :  1.0000000E-01
  High Limit      :  2.0038010E-01
  Result Received :  6.5743422E-03  Volts

 Test 3668, Subtest 14, Module 3, Slot 2a  PASSED.
 falling edge receiver level 2.0V(ch_3_hi)         
  Low Limit       :  1.8489600E+00
  Result expected :  2.0000000E+00
  High Limit      :  2.1511600E+00
  Result Received :  1.9965239E+00  Volts

 Test 3668, Subtest 15, Module 3, Slot 2a  PASSED.
 receiver hysteresis(ch_3_hi)                      
  Low Limit       :  0.0000000E+00
  Result expected :  1.0000000E-01
  High Limit      :  2.0038010E-01
  Result Received :  6.5743422E-03  Volts

 Test 3668, Subtest 16, Module 3, Slot 2a  PASSED.
 falling edge receiver level 2.0V(ch_4_hi)         
  Low Limit       :  1.8489600E+00
  Result expected :  2.0000000E+00
  High Limit      :  2.1511600E+00
  Result Received :  1.9965239E+00  Volts

 Test 3668, Subtest 17, Module 3, Slot 2a  PASSED.
 receiver hysteresis(ch_4_hi)                      
  Low Limit       :  0.0000000E+00
  Result expected :  1.0000000E-01
  High Limit      :  2.0038010E-01
  Result Received :  3.4601801E-03  Volts

 Test 3668, Subtest 18, Module 3, Slot 2a  PASSED.
 falling edge receiver level 2.0V(ch_5_hi)         
  Low Limit       :  1.8489600E+00
  Result expected :  2.0000000E+00
  High Limit      :  2.1511600E+00
  Result Received :  1.9902956E+00  Volts

 Test 3668, Subtest 19, Module 3, Slot 2a  PASSED.
 receiver hysteresis(ch_5_hi)                      
  Low Limit       :  0.0000000E+00
  Result expected :  1.0000000E-01
  High Limit      :  2.0038010E-01
  Result Received :  1.5916828E-02  Volts

 Test 3668, Subtest 20, Module 3, Slot 2a  PASSED.
 falling edge receiver level 2.0V(ch_6_hi)         
  Low Limit       :  1.8489600E+00
  Result expected :  2.0000000E+00
  High Limit      :  2.1511600E+00
  Result Received :  1.9996381E+00  Volts

 Test 3668, Subtest 21, Module 3, Slot 2a  PASSED.
 receiver hysteresis(ch_6_hi)                      
  Low Limit       :  0.0000000E+00
  Result expected :  1.0000000E-01
  High Limit      :  2.0038010E-01
  Result Received :  3.4601801E-03  Volts

 Test 3668, Subtest 22, Module 3, Slot 2a  PASSED.
 falling edge receiver level 2.0V(ch_7_hi)         
  Low Limit       :  1.8489600E+00
  Result expected :  2.0000000E+00
  High Limit      :  2.1511600E+00
  Result Received :  1.9934097E+00  Volts

 Test 3668, Subtest 23, Module 3, Slot 2a  PASSED.
 receiver hysteresis(ch_7_hi)                      
  Low Limit       :  0.0000000E+00
  Result expected :  1.0000000E-01
  High Limit      :  2.0038010E-01
  Result Received :  6.5743422E-03  Volts

 Test 3668, Subtest 24, Module 3, Slot 2a  PASSED.
 rising edge receiver level 0.8V(ch_0_lo)          
  Low Limit       :  6.4944010E-01
  Result expected :  8.0000000E-01
  High Limit      :  9.5068010E-01
  Result Received :  8.0933612E-01  Volts

 Test 3668, Subtest 25, Module 3, Slot 2a  PASSED.
 rising edge receiver level 0.8V(ch_1_lo)          
  Low Limit       :  6.4944010E-01
  Result expected :  8.0000000E-01
  High Limit      :  9.5068010E-01
  Result Received :  8.1245028E-01  Volts

 Test 3668, Subtest 26, Module 3, Slot 2a  PASSED.
 rising edge receiver level 0.8V(ch_2_lo)          
  Low Limit       :  6.4944010E-01
  Result expected :  8.0000000E-01
  High Limit      :  9.5068010E-01
  Result Received :  8.0622196E-01  Volts

 Test 3668, Subtest 27, Module 3, Slot 2a  PASSED.
 rising edge receiver level 0.8V(ch_3_lo)          
  Low Limit       :  6.4944010E-01
  Result expected :  8.0000000E-01
  High Limit      :  9.5068010E-01
  Result Received :  8.0310780E-01  Volts

 Test 3668, Subtest 28, Module 3, Slot 2a  PASSED.
 rising edge receiver level 0.8V(ch_4_lo)          
  Low Limit       :  6.4944010E-01
  Result expected :  8.0000000E-01
  High Limit      :  9.5068010E-01
  Result Received :  8.0622196E-01  Volts

 Test 3668, Subtest 29, Module 3, Slot 2a  PASSED.
 rising edge receiver level 0.8V(ch_5_lo)          
  Low Limit       :  6.4944010E-01
  Result expected :  8.0000000E-01
  High Limit      :  9.5068010E-01
  Result Received :  8.0933612E-01  Volts

 Test 3668, Subtest 30, Module 3, Slot 2a  PASSED.
 rising edge receiver level 0.8V(ch_6_lo)          
  Low Limit       :  6.4944010E-01
  Result expected :  8.0000000E-01
  High Limit      :  9.5068010E-01
  Result Received :  8.0622196E-01  Volts

 Test 3668, Subtest 31, Module 3, Slot 2a  PASSED.
 rising edge receiver level 0.8V(ch_7_lo)          
  Low Limit       :  6.4944010E-01
  Result expected :  8.0000000E-01
  High Limit      :  9.5068010E-01
  Result Received :  7.9999363E-01  Volts

 Test 3668, Subtest 32, Module 3, Slot 2a  PASSED.
 falling edge receiver level 0.8V(ch_0_lo)         
  Low Limit       :  6.4944010E-01
  Result expected :  8.0000000E-01
  High Limit      :  9.5068010E-01
  Result Received :  7.9705657E-01  Volts

 Test 3668, Subtest 33, Module 3, Slot 2a  PASSED.
 receiver hysteresis(ch_0_lo)                      
  Low Limit       :  0.0000000E+00
  Result expected :  1.0000000E-01
  High Limit      :  2.0038010E-01
  Result Received :  1.2279552E-02  Volts

 Test 3668, Subtest 34, Module 3, Slot 2a  PASSED.
 falling edge receiver level 0.8V(ch_1_lo)         
  Low Limit       :  6.4944010E-01
  Result expected :  8.0000000E-01
  High Limit      :  9.5068010E-01
  Result Received :  8.0327944E-01  Volts

 Test 3668, Subtest 35, Module 3, Slot 2a  PASSED.
 receiver hysteresis(ch_1_lo)                      
  Low Limit       :  0.0000000E+00
  Result expected :  1.0000000E-01
  High Limit      :  2.0038010E-01
  Result Received :  9.1708395E-03  Volts

 Test 3668, Subtest 36, Module 3, Slot 2a  PASSED.
 falling edge receiver level 0.8V(ch_2_lo)         
  Low Limit       :  6.4944010E-01
  Result expected :  8.0000000E-01
  High Limit      :  9.5068010E-01
  Result Received :  7.9705657E-01  Volts

 Test 3668, Subtest 37, Module 3, Slot 2a  PASSED.
 receiver hysteresis(ch_2_lo)                      
  Low Limit       :  0.0000000E+00
  Result expected :  1.0000000E-01
  High Limit      :  2.0038010E-01
  Result Received :  9.1653904E-03  Volts

 Test 3668, Subtest 38, Module 3, Slot 2a  PASSED.
 falling edge receiver level 0.8V(ch_3_lo)         
  Low Limit       :  6.4944010E-01
  Result expected :  8.0000000E-01
  High Limit      :  9.5068010E-01
  Result Received :  7.9394513E-01  Volts

 Test 3668, Subtest 39, Module 3, Slot 2a  PASSED.
 receiver hysteresis(ch_3_lo)                      
  Low Limit       :  0.0000000E+00
  Result expected :  1.0000000E-01
  High Limit      :  2.0038010E-01
  Result Received :  9.1626658E-03  Volts

 Test 3668, Subtest 40, Module 3, Slot 2a  PASSED.
 falling edge receiver level 0.8V(ch_4_lo)         
  Low Limit       :  6.4944010E-01
  Result expected :  8.0000000E-01
  High Limit      :  9.5068010E-01
  Result Received :  7.9083369E-01  Volts

 Test 3668, Subtest 41, Module 3, Slot 2a  PASSED.
 receiver hysteresis(ch_4_lo)                      
  Low Limit       :  0.0000000E+00
  Result expected :  1.0000000E-01
  High Limit      :  2.0038010E-01
  Result Received :  1.5388265E-02  Volts

 Test 3668, Subtest 42, Module 3, Slot 2a  PASSED.
 falling edge receiver level 0.8V(ch_5_lo)         
  Low Limit       :  6.4944010E-01
  Result expected :  8.0000000E-01
  High Limit      :  9.5068010E-01
  Result Received :  7.8772226E-01  Volts

 Test 3668, Subtest 43, Module 3, Slot 2a  PASSED.
 receiver hysteresis(ch_5_lo)                      
  Low Limit       :  0.0000000E+00
  Result expected :  1.0000000E-01
  High Limit      :  2.0038010E-01
  Result Received :  2.1613865E-02  Volts

 Test 3668, Subtest 44, Module 3, Slot 2a  PASSED.
 falling edge receiver level 0.8V(ch_6_lo)         
  Low Limit       :  6.4944010E-01
  Result expected :  8.0000000E-01
  High Limit      :  9.5068010E-01
  Result Received :  7.9705657E-01  Volts

 Test 3668, Subtest 45, Module 3, Slot 2a  PASSED.
 receiver hysteresis(ch_6_lo)                      
  Low Limit       :  0.0000000E+00
  Result expected :  1.0000000E-01
  High Limit      :  2.0038010E-01
  Result Received :  9.1653904E-03  Volts

 Test 3668, Subtest 46, Module 3, Slot 2a  PASSED.
 falling edge receiver level 0.8V(ch_7_lo)         
  Low Limit       :  6.4944010E-01
  Result expected :  8.0000000E-01
  High Limit      :  9.5068010E-01
  Result Received :  7.9083369E-01  Volts

 Test 3668, Subtest 47, Module 3, Slot 2a  PASSED.
 receiver hysteresis(ch_7_lo)                      
  Low Limit       :  0.0000000E+00
  Result expected :  1.0000000E-01
  High Limit      :  2.0038010E-01
  Result Received :  9.1599413E-03  Volts

 Test 3668, Subtest 48, Module 3, Slot 2a  PASSED.
 rising edge receiver level 2.0V(ch_0_hi)          
  Low Limit       :  1.8489600E+00
  Result Received :  2.0090459E+00  Volts
  High Limit      :  2.1511600E+00

 Test 3668, Subtest 49, Module 3, Slot 2a  PASSED.
 rising edge receiver level 2.0V(ch_1_hi)          
  Low Limit       :  1.8489600E+00
  Result Received :  2.0090459E+00  Volts
  High Limit      :  2.1511600E+00

 Test 3668, Subtest 50, Module 3, Slot 2a  PASSED.
 rising edge receiver level 2.0V(ch_2_hi)          
  Low Limit       :  1.8489600E+00
  Result Received :  2.0027304E+00  Volts
  High Limit      :  2.1511600E+00

 Test 3668, Subtest 51, Module 3, Slot 2a  PASSED.
 rising edge receiver level 2.0V(ch_3_hi)          
  Low Limit       :  1.8489600E+00
  Result Received :  2.0027304E+00  Volts
  High Limit      :  2.1511600E+00

 Test 3668, Subtest 52, Module 3, Slot 2a  PASSED.
 rising edge receiver level 2.0V(ch_4_hi)          
  Low Limit       :  1.8489600E+00
  Result Received :  2.0027304E+00  Volts
  High Limit      :  2.1511600E+00

 Test 3668, Subtest 53, Module 3, Slot 2a  PASSED.
 rising edge receiver level 2.0V(ch_5_hi)          
  Low Limit       :  1.8489600E+00
  Result Received :  2.0058882E+00  Volts
  High Limit      :  2.1511600E+00

 Test 3668, Subtest 54, Module 3, Slot 2a  PASSED.
 rising edge receiver level 2.0V(ch_6_hi)          
  Low Limit       :  1.8489600E+00
  Result Received :  2.0027304E+00  Volts
  High Limit      :  2.1511600E+00

 Test 3668, Subtest 55, Module 3, Slot 2a  PASSED.
 rising edge receiver level 2.0V(ch_7_hi)          
  Low Limit       :  1.8489600E+00
  Result Received :  1.9995727E+00  Volts
  High Limit      :  2.1511600E+00

 Test 3668, Subtest 56, Module 3, Slot 2a  PASSED.
 falling edge receiver level 2.0V(ch_0_hi)         
  Low Limit       :  1.8489600E+00
  Result Received :  1.9929030E+00  Volts
  High Limit      :  2.1511600E+00

 Test 3668, Subtest 57, Module 3, Slot 2a  PASSED.
 falling edge receiver level 2.0V(ch_1_hi)         
  Low Limit       :  1.8489600E+00
  Result Received :  1.9991259E+00  Volts
  High Limit      :  2.1511600E+00

 Test 3668, Subtest 58, Module 3, Slot 2a  PASSED.
 falling edge receiver level 2.0V(ch_2_hi)         
  Low Limit       :  1.8489600E+00
  Result Received :  1.9897915E+00  Volts
  High Limit      :  2.1511600E+00

 Test 3668, Subtest 59, Module 3, Slot 2a  PASSED.
 falling edge receiver level 2.0V(ch_3_hi)         
  Low Limit       :  1.8489600E+00
  Result Received :  1.9897915E+00  Volts
  High Limit      :  2.1511600E+00

 Test 3668, Subtest 60, Module 3, Slot 2a  PASSED.
 falling edge receiver level 2.0V(ch_4_hi)         
  Low Limit       :  1.8489600E+00
  Result Received :  1.9897915E+00  Volts
  High Limit      :  2.1511600E+00

 Test 3668, Subtest 61, Module 3, Slot 2a  PASSED.
 falling edge receiver level 2.0V(ch_5_hi)         
  Low Limit       :  1.8489600E+00
  Result Received :  1.9835687E+00  Volts
  High Limit      :  2.1511600E+00

 Test 3668, Subtest 62, Module 3, Slot 2a  PASSED.
 falling edge receiver level 2.0V(ch_6_hi)         
  Low Limit       :  1.8489600E+00
  Result Received :  1.9897915E+00  Volts
  High Limit      :  2.1511600E+00

 Test 3668, Subtest 63, Module 3, Slot 2a  PASSED.
 falling edge receiver level 2.0V(ch_7_hi)         
  Low Limit       :  1.8489600E+00
  Result Received :  1.9866801E+00  Volts
  High Limit      :  2.1511600E+00

 Test 3668, Subtest 64, Module 3, Slot 2a  PASSED.
 rising edge receiver level 0.8V(ch_0_lo)          
  Low Limit       :  6.4995990E-01
  Result Received :  8.1454546E-01  Volts
  High Limit      :  9.4991990E-01

 Test 3668, Subtest 65, Module 3, Slot 2a  PASSED.
 rising edge receiver level 0.8V(ch_1_lo)          
  Low Limit       :  6.4995990E-01
  Result Received :  8.1755609E-01  Volts
  High Limit      :  9.4991990E-01

 Test 3668, Subtest 66, Module 3, Slot 2a  PASSED.
 rising edge receiver level 0.8V(ch_2_lo)          
  Low Limit       :  6.4995990E-01
  Result Received :  8.1454546E-01  Volts
  High Limit      :  9.4991990E-01

 Test 3668, Subtest 67, Module 3, Slot 2a  PASSED.
 rising edge receiver level 0.8V(ch_3_lo)          
  Low Limit       :  6.4995990E-01
  Result Received :  8.1153483E-01  Volts
  High Limit      :  9.4991990E-01

 Test 3668, Subtest 68, Module 3, Slot 2a  PASSED.
 rising edge receiver level 0.8V(ch_4_lo)          
  Low Limit       :  6.4995990E-01
  Result Received :  8.0551358E-01  Volts
  High Limit      :  9.4991990E-01

 Test 3668, Subtest 69, Module 3, Slot 2a  PASSED.
 rising edge receiver level 0.8V(ch_5_lo)          
  Low Limit       :  6.4995990E-01
  Result Received :  8.1755609E-01  Volts
  High Limit      :  9.4991990E-01

 Test 3668, Subtest 70, Module 3, Slot 2a  PASSED.
 rising edge receiver level 0.8V(ch_6_lo)          
  Low Limit       :  6.4995990E-01
  Result Received :  8.1153483E-01  Volts
  High Limit      :  9.4991990E-01

 Test 3668, Subtest 71, Module 3, Slot 2a  PASSED.
 rising edge receiver level 0.8V(ch_7_lo)          
  Low Limit       :  6.4995990E-01
  Result Received :  8.0852420E-01  Volts
  High Limit      :  9.4991990E-01

 Test 3668, Subtest 72, Module 3, Slot 2a  PASSED.
 falling edge receiver level 0.8V(ch_0_lo)         
  Low Limit       :  6.4995990E-01
  Result Received :  8.0883480E-01  Volts
  High Limit      :  9.4991990E-01

 Test 3668, Subtest 73, Module 3, Slot 2a  PASSED.
 falling edge receiver level 0.8V(ch_1_lo)         
  Low Limit       :  6.4995990E-01
  Result Received :  8.1506858E-01  Volts
  High Limit      :  9.4991990E-01

 Test 3668, Subtest 74, Module 3, Slot 2a  PASSED.
 falling edge receiver level 0.8V(ch_2_lo)         
  Low Limit       :  6.4995990E-01
  Result Received :  8.0883480E-01  Volts
  High Limit      :  9.4991990E-01

 Test 3668, Subtest 75, Module 3, Slot 2a  PASSED.
 falling edge receiver level 0.8V(ch_3_lo)         
  Low Limit       :  6.4995990E-01
  Result Received :  8.0883480E-01  Volts
  High Limit      :  9.4991990E-01

 Test 3668, Subtest 76, Module 3, Slot 2a  PASSED.
 falling edge receiver level 0.8V(ch_4_lo)         
  Low Limit       :  6.4995990E-01
  Result Received :  8.0571792E-01  Volts
  High Limit      :  9.4991990E-01

 Test 3668, Subtest 77, Module 3, Slot 2a  PASSED.
 falling edge receiver level 0.8V(ch_5_lo)         
  Low Limit       :  6.4995990E-01
  Result Received :  8.0260103E-01  Volts
  High Limit      :  9.4991990E-01

 Test 3668, Subtest 78, Module 3, Slot 2a  PASSED.
 falling edge receiver level 0.8V(ch_6_lo)         
  Low Limit       :  6.4995990E-01
  Result Received :  8.0883480E-01  Volts
  High Limit      :  9.4991990E-01

 Test 3668, Subtest 79, Module 3, Slot 2a  PASSED.
 falling edge receiver level 0.8V(ch_7_lo)         
  Low Limit       :  6.4995990E-01
  Result Received :  8.0260103E-01  Volts
  High Limit      :  9.4991990E-01

 Test 3668, Subtest 0, Module 3, Slot 2b  PASSED.
 rising edge receiver level 2.0V(ch_0_hi)          
  Low Limit       :  1.8489600E+00
  Result expected :  2.0000000E+00
  High Limit      :  2.1511600E+00
  Result Received :  2.0063813E+00  Volts

 Test 3668, Subtest 1, Module 3, Slot 2b  PASSED.
 rising edge receiver level 2.0V(ch_1_hi)          
  Low Limit       :  1.8489600E+00
  Result expected :  2.0000000E+00
  High Limit      :  2.1511600E+00
  Result Received :  2.0094928E+00  Volts

 Test 3668, Subtest 2, Module 3, Slot 2b  PASSED.
 rising edge receiver level 2.0V(ch_2_hi)          
  Low Limit       :  1.8489600E+00
  Result expected :  2.0000000E+00
  High Limit      :  2.1511600E+00
  Result Received :  2.0032699E+00  Volts

 Test 3668, Subtest 3, Module 3, Slot 2b  PASSED.
 rising edge receiver level 2.0V(ch_3_hi)          
  Low Limit       :  1.8489600E+00
  Result expected :  2.0000000E+00
  High Limit      :  2.1511600E+00
  Result Received :  2.0063813E+00  Volts

 Test 3668, Subtest 4, Module 3, Slot 2b  PASSED.
 rising edge receiver level 2.0V(ch_4_hi)          
  Low Limit       :  1.8489600E+00
  Result expected :  2.0000000E+00
  High Limit      :  2.1511600E+00
  Result Received :  2.0001585E+00  Volts

 Test 3668, Subtest 5, Module 3, Slot 2b  PASSED.
 rising edge receiver level 2.0V(ch_5_hi)          
  Low Limit       :  1.8489600E+00
  Result expected :  2.0000000E+00
  High Limit      :  2.1511600E+00
  Result Received :  2.0063813E+00  Volts

 Test 3668, Subtest 6, Module 3, Slot 2b  PASSED.
 rising edge receiver level 2.0V(ch_6_hi)          
  Low Limit       :  1.8489600E+00
  Result expected :  2.0000000E+00
  High Limit      :  2.1511600E+00
  Result Received :  2.0063813E+00  Volts

 Test 3668, Subtest 7, Module 3, Slot 2b  PASSED.
 rising edge receiver level 2.0V(ch_7_hi)          
  Low Limit       :  1.8489600E+00
  Result expected :  2.0000000E+00
  High Limit      :  2.1511600E+00
  Result Received :  2.0063813E+00  Volts

 Test 3668, Subtest 8, Module 3, Slot 2b  PASSED.
 falling edge receiver level 2.0V(ch_0_hi)         
  Low Limit       :  1.8489600E+00
  Result expected :  2.0000000E+00
  High Limit      :  2.1511600E+00
  Result Received :  1.9999841E+00  Volts

 Test 3668, Subtest 9, Module 3, Slot 2b  PASSED.
 receiver hysteresis(ch_0_hi)                      
  Low Limit       :  0.0000000E+00
  Result expected :  1.0000000E-01
  High Limit      :  2.0038010E-01
  Result Received :  6.3972463E-03  Volts

 Test 3668, Subtest 10, Module 3, Slot 2b  PASSED.
 falling edge receiver level 2.0V(ch_1_hi)         
  Low Limit       :  1.8489600E+00
  Result expected :  2.0000000E+00
  High Limit      :  2.1511600E+00
  Result Received :  2.0030982E+00  Volts

 Test 3668, Subtest 11, Module 3, Slot 2b  PASSED.
 receiver hysteresis(ch_1_hi)                      
  Low Limit       :  0.0000000E+00
  Result expected :  1.0000000E-01
  High Limit      :  2.0038010E-01
  Result Received :  6.3945218E-03  Volts

 Test 3668, Subtest 12, Module 3, Slot 2b  PASSED.
 falling edge receiver level 2.0V(ch_2_hi)         
  Low Limit       :  1.8489600E+00
  Result expected :  2.0000000E+00
  High Limit      :  2.1511600E+00
  Result Received :  1.9999841E+00  Volts

 Test 3668, Subtest 13, Module 3, Slot 2b  PASSED.
 receiver hysteresis(ch_2_hi)                      
  Low Limit       :  0.0000000E+00
  Result expected :  1.0000000E-01
  High Limit      :  2.0038010E-01
  Result Received :  3.2858088E-03  Volts

 Test 3668, Subtest 14, Module 3, Slot 2b  PASSED.
 falling edge receiver level 2.0V(ch_3_hi)         
  Low Limit       :  1.8489600E+00
  Result expected :  2.0000000E+00
  High Limit      :  2.1511600E+00
  Result Received :  2.0030982E+00  Volts

 Test 3668, Subtest 15, Module 3, Slot 2b  PASSED.
 receiver hysteresis(ch_3_hi)                      
  Low Limit       :  0.0000000E+00
  Result expected :  1.0000000E-01
  High Limit      :  2.0038010E-01
  Result Received :  3.2830843E-03  Volts

 Test 3668, Subtest 16, Module 3, Slot 2b  PASSED.
 falling edge receiver level 2.0V(ch_4_hi)         
  Low Limit       :  1.8489600E+00
  Result expected :  2.0000000E+00
  High Limit      :  2.1511600E+00
  Result Received :  1.9968699E+00  Volts

 Test 3668, Subtest 17, Module 3, Slot 2b  PASSED.
 receiver hysteresis(ch_4_hi)                      
  Low Limit       :  0.0000000E+00
  Result expected :  1.0000000E-01
  High Limit      :  2.0038010E-01
  Result Received :  3.2885334E-03  Volts

 Test 3668, Subtest 18, Module 3, Slot 2b  PASSED.
 falling edge receiver level 2.0V(ch_5_hi)         
  Low Limit       :  1.8489600E+00
  Result expected :  2.0000000E+00
  High Limit      :  2.1511600E+00
  Result Received :  1.9937558E+00  Volts

 Test 3668, Subtest 19, Module 3, Slot 2b  PASSED.
 receiver hysteresis(ch_5_hi)                      
  Low Limit       :  0.0000000E+00
  Result expected :  1.0000000E-01
  High Limit      :  2.0038010E-01
  Result Received :  1.2625570E-02  Volts

 Test 3668, Subtest 20, Module 3, Slot 2b  PASSED.
 falling edge receiver level 2.0V(ch_6_hi)         
  Low Limit       :  1.8489600E+00
  Result expected :  2.0000000E+00
  High Limit      :  2.1511600E+00
  Result Received :  1.9968699E+00  Volts

 Test 3668, Subtest 21, Module 3, Slot 2b  PASSED.
 receiver hysteresis(ch_6_hi)                      
  Low Limit       :  0.0000000E+00
  Result expected :  1.0000000E-01
  High Limit      :  2.0038010E-01
  Result Received :  9.5114084E-03  Volts

 Test 3668, Subtest 22, Module 3, Slot 2b  PASSED.
 falling edge receiver level 2.0V(ch_7_hi)         
  Low Limit       :  1.8489600E+00
  Result expected :  2.0000000E+00
  High Limit      :  2.1511600E+00
  Result Received :  1.9999841E+00  Volts

 Test 3668, Subtest 23, Module 3, Slot 2b  PASSED.
 receiver hysteresis(ch_7_hi)                      
  Low Limit       :  0.0000000E+00
  Result expected :  1.0000000E-01
  High Limit      :  2.0038010E-01
  Result Received :  6.3972463E-03  Volts

 Test 3668, Subtest 24, Module 3, Slot 2b  PASSED.
 rising edge receiver level 0.8V(ch_0_lo)          
  Low Limit       :  6.4944010E-01
  Result expected :  8.0000000E-01
  High Limit      :  9.5068010E-01
  Result Received :  8.0933612E-01  Volts

 Test 3668, Subtest 25, Module 3, Slot 2b  PASSED.
 rising edge receiver level 0.8V(ch_1_lo)          
  Low Limit       :  6.4944010E-01
  Result expected :  8.0000000E-01
  High Limit      :  9.5068010E-01
  Result Received :  8.0933612E-01  Volts

 Test 3668, Subtest 26, Module 3, Slot 2b  PASSED.
 rising edge receiver level 0.8V(ch_2_lo)          
  Low Limit       :  6.4944010E-01
  Result expected :  8.0000000E-01
  High Limit      :  9.5068010E-01
  Result Received :  8.0622196E-01  Volts

 Test 3668, Subtest 27, Module 3, Slot 2b  PASSED.
 rising edge receiver level 0.8V(ch_3_lo)          
  Low Limit       :  6.4944010E-01
  Result expected :  8.0000000E-01
  High Limit      :  9.5068010E-01
  Result Received :  8.0933612E-01  Volts

 Test 3668, Subtest 28, Module 3, Slot 2b  PASSED.
 rising edge receiver level 0.8V(ch_4_lo)          
  Low Limit       :  6.4944010E-01
  Result expected :  8.0000000E-01
  High Limit      :  9.5068010E-01
  Result Received :  8.0622196E-01  Volts

 Test 3668, Subtest 29, Module 3, Slot 2b  PASSED.
 rising edge receiver level 0.8V(ch_5_lo)          
  Low Limit       :  6.4944010E-01
  Result expected :  8.0000000E-01
  High Limit      :  9.5068010E-01
  Result Received :  8.0622196E-01  Volts

 Test 3668, Subtest 30, Module 3, Slot 2b  PASSED.
 rising edge receiver level 0.8V(ch_6_lo)          
  Low Limit       :  6.4944010E-01
  Result expected :  8.0000000E-01
  High Limit      :  9.5068010E-01
  Result Received :  8.0622196E-01  Volts

 Test 3668, Subtest 31, Module 3, Slot 2b  PASSED.
 rising edge receiver level 0.8V(ch_7_lo)          
  Low Limit       :  6.4944010E-01
  Result expected :  8.0000000E-01
  High Limit      :  9.5068010E-01
  Result Received :  8.0622196E-01  Volts

 Test 3668, Subtest 32, Module 3, Slot 2b  PASSED.
 falling edge receiver level 0.8V(ch_0_lo)         
  Low Limit       :  6.4944010E-01
  Result expected :  8.0000000E-01
  High Limit      :  9.5068010E-01
  Result Received :  7.9705657E-01  Volts

 Test 3668, Subtest 33, Module 3, Slot 2b  PASSED.
 receiver hysteresis(ch_0_lo)                      
  Low Limit       :  0.0000000E+00
  Result expected :  1.0000000E-01
  High Limit      :  2.0038010E-01
  Result Received :  1.2279552E-02  Volts

 Test 3668, Subtest 34, Module 3, Slot 2b  PASSED.
 falling edge receiver level 0.8V(ch_1_lo)         
  Low Limit       :  6.4944010E-01
  Result expected :  8.0000000E-01
  High Limit      :  9.5068010E-01
  Result Received :  8.0016801E-01  Volts

 Test 3668, Subtest 35, Module 3, Slot 2b  PASSED.
 receiver hysteresis(ch_1_lo)                      
  Low Limit       :  0.0000000E+00
  Result expected :  1.0000000E-01
  High Limit      :  2.0038010E-01
  Result Received :  9.1681149E-03  Volts

 Test 3668, Subtest 36, Module 3, Slot 2b  PASSED.
 falling edge receiver level 0.8V(ch_2_lo)         
  Low Limit       :  6.4944010E-01
  Result expected :  8.0000000E-01
  High Limit      :  9.5068010E-01
  Result Received :  7.9705657E-01  Volts

 Test 3668, Subtest 37, Module 3, Slot 2b  PASSED.
 receiver hysteresis(ch_2_lo)                      
  Low Limit       :  0.0000000E+00
  Result expected :  1.0000000E-01
  High Limit      :  2.0038010E-01
  Result Received :  9.1653904E-03  Volts

 Test 3668, Subtest 38, Module 3, Slot 2b  PASSED.
 falling edge receiver level 0.8V(ch_3_lo)         
  Low Limit       :  6.4944010E-01
  Result expected :  8.0000000E-01
  High Limit      :  9.5068010E-01
  Result Received :  7.9705657E-01  Volts

 Test 3668, Subtest 39, Module 3, Slot 2b  PASSED.
 receiver hysteresis(ch_3_lo)                      
  Low Limit       :  0.0000000E+00
  Result expected :  1.0000000E-01
  High Limit      :  2.0038010E-01
  Result Received :  1.2279552E-02  Volts

 Test 3668, Subtest 40, Module 3, Slot 2b  PASSED.
 falling edge receiver level 0.8V(ch_4_lo)         
  Low Limit       :  6.4944010E-01
  Result expected :  8.0000000E-01
  High Limit      :  9.5068010E-01
  Result Received :  7.9394513E-01  Volts

 Test 3668, Subtest 41, Module 3, Slot 2b  PASSED.
 receiver hysteresis(ch_4_lo)                      
  Low Limit       :  0.0000000E+00
  Result expected :  1.0000000E-01
  High Limit      :  2.0038010E-01
  Result Received :  1.2276828E-02  Volts

 Test 3668, Subtest 42, Module 3, Slot 2b  PASSED.
 falling edge receiver level 0.8V(ch_5_lo)         
  Low Limit       :  6.4944010E-01
  Result expected :  8.0000000E-01
  High Limit      :  9.5068010E-01
  Result Received :  7.9394513E-01  Volts

 Test 3668, Subtest 43, Module 3, Slot 2b  PASSED.
 receiver hysteresis(ch_5_lo)                      
  Low Limit       :  0.0000000E+00
  Result expected :  1.0000000E-01
  High Limit      :  2.0038010E-01
  Result Received :  1.2276828E-02  Volts

 Test 3668, Subtest 44, Module 3, Slot 2b  PASSED.
 falling edge receiver level 0.8V(ch_6_lo)         
  Low Limit       :  6.4944010E-01
  Result expected :  8.0000000E-01
  High Limit      :  9.5068010E-01
  Result Received :  7.9083369E-01  Volts

 Test 3668, Subtest 45, Module 3, Slot 2b  PASSED.
 receiver hysteresis(ch_6_lo)                      
  Low Limit       :  0.0000000E+00
  Result expected :  1.0000000E-01
  High Limit      :  2.0038010E-01
  Result Received :  1.5388265E-02  Volts

 Test 3668, Subtest 46, Module 3, Slot 2b  PASSED.
 falling edge receiver level 0.8V(ch_7_lo)         
  Low Limit       :  6.4944010E-01
  Result expected :  8.0000000E-01
  High Limit      :  9.5068010E-01
  Result Received :  7.9705657E-01  Volts

 Test 3668, Subtest 47, Module 3, Slot 2b  PASSED.
 receiver hysteresis(ch_7_lo)                      
  Low Limit       :  0.0000000E+00
  Result expected :  1.0000000E-01
  High Limit      :  2.0038010E-01
  Result Received :  9.1653904E-03  Volts

 Test 3668, Subtest 48, Module 3, Slot 2b  PASSED.
 rising edge receiver level 2.0V(ch_0_hi)          
  Low Limit       :  1.8489600E+00
  Result Received :  2.0092230E+00  Volts
  High Limit      :  2.1511600E+00

 Test 3668, Subtest 49, Module 3, Slot 2b  PASSED.
 rising edge receiver level 2.0V(ch_1_hi)          
  Low Limit       :  1.8489600E+00
  Result Received :  2.0060626E+00  Volts
  High Limit      :  2.1511600E+00

 Test 3668, Subtest 50, Module 3, Slot 2b  PASSED.
 rising edge receiver level 2.0V(ch_2_hi)          
  Low Limit       :  1.8489600E+00
  Result Received :  2.0029021E+00  Volts
  High Limit      :  2.1511600E+00

 Test 3668, Subtest 51, Module 3, Slot 2b  PASSED.
 rising edge receiver level 2.0V(ch_3_hi)          
  Low Limit       :  1.8489600E+00
  Result Received :  2.0060626E+00  Volts
  High Limit      :  2.1511600E+00

 Test 3668, Subtest 52, Module 3, Slot 2b  PASSED.
 rising edge receiver level 2.0V(ch_4_hi)          
  Low Limit       :  1.8489600E+00
  Result Received :  1.9997416E+00  Volts
  High Limit      :  2.1511600E+00

 Test 3668, Subtest 53, Module 3, Slot 2b  PASSED.
 rising edge receiver level 2.0V(ch_5_hi)          
  Low Limit       :  1.8489600E+00
  Result Received :  2.0060626E+00  Volts
  High Limit      :  2.1511600E+00

 Test 3668, Subtest 54, Module 3, Slot 2b  PASSED.
 rising edge receiver level 2.0V(ch_6_hi)          
  Low Limit       :  1.8489600E+00
  Result Received :  2.0029021E+00  Volts
  High Limit      :  2.1511600E+00

 Test 3668, Subtest 55, Module 3, Slot 2b  PASSED.
 rising edge receiver level 2.0V(ch_7_hi)          
  Low Limit       :  1.8489600E+00
  Result Received :  2.0029021E+00  Volts
  High Limit      :  2.1511600E+00

 Test 3668, Subtest 56, Module 3, Slot 2b  PASSED.
 falling edge receiver level 2.0V(ch_0_hi)         
  Low Limit       :  1.8489600E+00
  Result Received :  1.9932490E+00  Volts
  High Limit      :  2.1511600E+00

 Test 3668, Subtest 57, Module 3, Slot 2b  PASSED.
 falling edge receiver level 2.0V(ch_1_hi)         
  Low Limit       :  1.8489600E+00
  Result Received :  1.9932490E+00  Volts
  High Limit      :  2.1511600E+00

 Test 3668, Subtest 58, Module 3, Slot 2b  PASSED.
 falling edge receiver level 2.0V(ch_2_hi)         
  Low Limit       :  1.8489600E+00
  Result Received :  1.9901376E+00  Volts
  High Limit      :  2.1511600E+00

 Test 3668, Subtest 59, Module 3, Slot 2b  PASSED.
 falling edge receiver level 2.0V(ch_3_hi)         
  Low Limit       :  1.8489600E+00
  Result Received :  1.9963604E+00  Volts
  High Limit      :  2.1511600E+00

 Test 3668, Subtest 60, Module 3, Slot 2b  PASSED.
 falling edge receiver level 2.0V(ch_4_hi)         
  Low Limit       :  1.8489600E+00
  Result Received :  1.9901376E+00  Volts
  High Limit      :  2.1511600E+00

 Test 3668, Subtest 61, Module 3, Slot 2b  PASSED.
 falling edge receiver level 2.0V(ch_5_hi)         
  Low Limit       :  1.8489600E+00
  Result Received :  1.9870261E+00  Volts
  High Limit      :  2.1511600E+00

 Test 3668, Subtest 62, Module 3, Slot 2b  PASSED.
 falling edge receiver level 2.0V(ch_6_hi)         
  Low Limit       :  1.8489600E+00
  Result Received :  1.9870261E+00  Volts
  High Limit      :  2.1511600E+00

 Test 3668, Subtest 63, Module 3, Slot 2b  PASSED.
 falling edge receiver level 2.0V(ch_7_hi)         
  Low Limit       :  1.8489600E+00
  Result Received :  1.9901376E+00  Volts
  High Limit      :  2.1511600E+00

 Test 3668, Subtest 64, Module 3, Slot 2b  PASSED.
 rising edge receiver level 0.8V(ch_0_lo)          
  Low Limit       :  6.4995990E-01
  Result Received :  8.1755609E-01  Volts
  High Limit      :  9.4991990E-01

 Test 3668, Subtest 65, Module 3, Slot 2b  PASSED.
 rising edge receiver level 0.8V(ch_1_lo)          
  Low Limit       :  6.4995990E-01
  Result Received :  8.1755609E-01  Volts
  High Limit      :  9.4991990E-01

 Test 3668, Subtest 66, Module 3, Slot 2b  PASSED.
 rising edge receiver level 0.8V(ch_2_lo)          
  Low Limit       :  6.4995990E-01
  Result Received :  8.1454546E-01  Volts
  High Limit      :  9.4991990E-01

 Test 3668, Subtest 67, Module 3, Slot 2b  PASSED.
 rising edge receiver level 0.8V(ch_3_lo)          
  Low Limit       :  6.4995990E-01
  Result Received :  8.1755609E-01  Volts
  High Limit      :  9.4991990E-01

 Test 3668, Subtest 68, Module 3, Slot 2b  PASSED.
 rising edge receiver level 0.8V(ch_4_lo)          
  Low Limit       :  6.4995990E-01
  Result Received :  8.1153483E-01  Volts
  High Limit      :  9.4991990E-01

 Test 3668, Subtest 69, Module 3, Slot 2b  PASSED.
 rising edge receiver level 0.8V(ch_5_lo)          
  Low Limit       :  6.4995990E-01
  Result Received :  8.1454546E-01  Volts
  High Limit      :  9.4991990E-01

 Test 3668, Subtest 70, Module 3, Slot 2b  PASSED.
 rising edge receiver level 0.8V(ch_6_lo)          
  Low Limit       :  6.4995990E-01
  Result Received :  8.1454546E-01  Volts
  High Limit      :  9.4991990E-01

 Test 3668, Subtest 71, Module 3, Slot 2b  PASSED.
 rising edge receiver level 0.8V(ch_7_lo)          
  Low Limit       :  6.4995990E-01
  Result Received :  8.1454546E-01  Volts
  High Limit      :  9.4991990E-01

 Test 3668, Subtest 72, Module 3, Slot 2b  PASSED.
 falling edge receiver level 0.8V(ch_0_lo)         
  Low Limit       :  6.4995990E-01
  Result Received :  8.0864409E-01  Volts
  High Limit      :  9.4991990E-01

 Test 3668, Subtest 73, Module 3, Slot 2b  PASSED.
 falling edge receiver level 0.8V(ch_1_lo)         
  Low Limit       :  6.4995990E-01
  Result Received :  8.1487241E-01  Volts
  High Limit      :  9.4991990E-01

 Test 3668, Subtest 74, Module 3, Slot 2b  PASSED.
 falling edge receiver level 0.8V(ch_2_lo)         
  Low Limit       :  6.4995990E-01
  Result Received :  8.0864409E-01  Volts
  High Limit      :  9.4991990E-01

 Test 3668, Subtest 75, Module 3, Slot 2b  PASSED.
 falling edge receiver level 0.8V(ch_3_lo)         
  Low Limit       :  6.4995990E-01
  Result Received :  8.0864409E-01  Volts
  High Limit      :  9.4991990E-01

 Test 3668, Subtest 76, Module 3, Slot 2b  PASSED.
 falling edge receiver level 0.8V(ch_4_lo)         
  Low Limit       :  6.4995990E-01
  Result Received :  8.0552992E-01  Volts
  High Limit      :  9.4991990E-01

 Test 3668, Subtest 77, Module 3, Slot 2b  PASSED.
 falling edge receiver level 0.8V(ch_5_lo)         
  Low Limit       :  6.4995990E-01
  Result Received :  8.0864409E-01  Volts
  High Limit      :  9.4991990E-01

 Test 3668, Subtest 78, Module 3, Slot 2b  PASSED.
 falling edge receiver level 0.8V(ch_6_lo)         
  Low Limit       :  6.4995990E-01
  Result Received :  8.0241576E-01  Volts
  High Limit      :  9.4991990E-01

 Test 3668, Subtest 79, Module 3, Slot 2b  PASSED.
 falling edge receiver level 0.8V(ch_7_lo)         
  Low Limit       :  6.4995990E-01
  Result Received :  8.1175825E-01  Volts
  High Limit      :  9.4991990E-01

 Test 3651, Subtest 0, Module 3, Slot 2a  PASSED.
 pull up test(ch_0_3.5V)                           
  Low Limit       :  3.8984200E+00
  Result Received :  4.1937383E+00  Volts
  High Limit      :  5.1018200E+00

 Test 3651, Subtest 1, Module 3, Slot 2a  PASSED.
 pull up test(ch_1_3.5V)                           
  Low Limit       :  3.8984200E+00
  Result Received :  4.1857798E+00  Volts
  High Limit      :  5.1018200E+00

 Test 3651, Subtest 2, Module 3, Slot 2a  PASSED.
 pull up test(ch_2_3.5V)                           
  Low Limit       :  3.8984200E+00
  Result Received :  4.1792055E+00  Volts
  High Limit      :  5.1018200E+00

 Test 3651, Subtest 3, Module 3, Slot 2a  PASSED.
 pull up test(ch_3_3.5V)                           
  Low Limit       :  3.8984200E+00
  Result Received :  4.1750533E+00  Volts
  High Limit      :  5.1018200E+00

 Test 3651, Subtest 4, Module 3, Slot 2a  PASSED.
 pull up test(ch_4_3.5V)                           
  Low Limit       :  3.8984200E+00
  Result Received :  4.1736692E+00  Volts
  High Limit      :  5.1018200E+00

 Test 3651, Subtest 5, Module 3, Slot 2a  PASSED.
 pull up test(ch_5_3.5V)                           
  Low Limit       :  3.8984200E+00
  Result Received :  4.1750533E+00  Volts
  High Limit      :  5.1018200E+00

 Test 3651, Subtest 6, Module 3, Slot 2a  PASSED.
 pull up test(ch_6_3.5V)                           
  Low Limit       :  3.8984200E+00
  Result Received :  4.1857798E+00  Volts
  High Limit      :  5.1018200E+00

 Test 3651, Subtest 7, Module 3, Slot 2a  PASSED.
 pull up test(ch_7_3.5V)                           
  Low Limit       :  3.8984200E+00
  Result Received :  4.1788595E+00  Volts
  High Limit      :  5.1018200E+00

 Test 3651, Subtest 8, Module 3, Slot 2a  PASSED.
 pull down test(ch_0_-2.5V)                        
  Low Limit       : -4.40168000E+00
  Result Received : -3.30931623E+00  Volts
  High Limit      : -2.90000000E+00

 Test 3651, Subtest 9, Module 3, Slot 2a  PASSED.
 pull down test(ch_1_-2.5V)                        
  Low Limit       : -4.40168000E+00
  Result Received : -3.31831270E+00  Volts
  High Limit      : -2.90000000E+00

 Test 3651, Subtest 10, Module 3, Slot 2a  PASSED.
 pull down test(ch_2_-2.5V)                        
  Low Limit       : -4.40168000E+00
  Result Received : -3.30204985E+00  Volts
  High Limit      : -2.90000000E+00

 Test 3651, Subtest 11, Module 3, Slot 2a  PASSED.
 pull down test(ch_3_-2.5V)                        
  Low Limit       : -4.40168000E+00
  Result Received : -3.30447198E+00  Volts
  High Limit      : -2.90000000E+00

 Test 3651, Subtest 12, Module 3, Slot 2a  PASSED.
 pull down test(ch_4_-2.5V)                        
  Low Limit       : -4.40168000E+00
  Result Received : -3.30101180E+00  Volts
  High Limit      : -2.90000000E+00

 Test 3651, Subtest 13, Module 3, Slot 2a  PASSED.
 pull down test(ch_5_-2.5V)                        
  Low Limit       : -4.40168000E+00
  Result Received : -3.30101180E+00  Volts
  High Limit      : -2.90000000E+00

 Test 3651, Subtest 14, Module 3, Slot 2a  PASSED.
 pull down test(ch_6_-2.5V)                        
  Low Limit       : -4.40168000E+00
  Result Received : -3.30724012E+00  Volts
  High Limit      : -2.90000000E+00

 Test 3651, Subtest 15, Module 3, Slot 2a  PASSED.
 pull down test(ch_7_-2.5V)                        
  Low Limit       : -4.40168000E+00
  Result Received : -3.31416048E+00  Volts
  High Limit      : -2.90000000E+00

 Test 3651, Subtest 0, Module 3, Slot 2b  PASSED.
 pull up test(ch_0_3.5V)                           
  Low Limit       :  3.8984200E+00
  Result Received :  4.1871639E+00  Volts
  High Limit      :  5.1018200E+00

 Test 3651, Subtest 1, Module 3, Slot 2b  PASSED.
 pull up test(ch_1_3.5V)                           
  Low Limit       :  3.8984200E+00
  Result Received :  4.2210737E+00  Volts
  High Limit      :  5.1018200E+00

 Test 3651, Subtest 2, Module 3, Slot 2b  PASSED.
 pull up test(ch_2_3.5V)                           
  Low Limit       :  3.8984200E+00
  Result Received :  4.2030807E+00  Volts
  High Limit      :  5.1018200E+00

 Test 3651, Subtest 3, Module 3, Slot 2b  PASSED.
 pull up test(ch_3_3.5V)                           
  Low Limit       :  3.8984200E+00
  Result Received :  4.1812816E+00  Volts
  High Limit      :  5.1018200E+00

 Test 3651, Subtest 4, Module 3, Slot 2b  PASSED.
 pull up test(ch_4_3.5V)                           
  Low Limit       :  3.8984200E+00
  Result Received :  4.1816276E+00  Volts
  High Limit      :  5.1018200E+00

 Test 3651, Subtest 5, Module 3, Slot 2b  PASSED.
 pull up test(ch_5_3.5V)                           
  Low Limit       :  3.8984200E+00
  Result Received :  4.1798975E+00  Volts
  High Limit      :  5.1018200E+00

 Test 3651, Subtest 6, Module 3, Slot 2b  PASSED.
 pull up test(ch_6_3.5V)                           
  Low Limit       :  3.8984200E+00
  Result Received :  4.1882020E+00  Volts
  High Limit      :  5.1018200E+00

 Test 3651, Subtest 7, Module 3, Slot 2b  PASSED.
 pull up test(ch_7_3.5V)                           
  Low Limit       :  3.8984200E+00
  Result Received :  4.1816276E+00  Volts
  High Limit      :  5.1018200E+00

 Test 3651, Subtest 8, Module 3, Slot 2b  PASSED.
 pull down test(ch_0_-2.5V)                        
  Low Limit       : -4.40168000E+00
  Result Received : -3.33526758E+00  Volts
  High Limit      : -2.90000000E+00

 Test 3651, Subtest 9, Module 3, Slot 2b  PASSED.
 pull down test(ch_1_-2.5V)                        
  Low Limit       : -4.40168000E+00
  Result Received : -3.32592509E+00  Volts
  High Limit      : -2.90000000E+00

 Test 3651, Subtest 10, Module 3, Slot 2b  PASSED.
 pull down test(ch_2_-2.5V)                        
  Low Limit       : -4.40168000E+00
  Result Received : -3.31554455E+00  Volts
  High Limit      : -2.90000000E+00

 Test 3651, Subtest 11, Module 3, Slot 2b  PASSED.
 pull down test(ch_3_-2.5V)                        
  Low Limit       : -4.40168000E+00
  Result Received : -3.33492156E+00  Volts
  High Limit      : -2.90000000E+00

 Test 3651, Subtest 12, Module 3, Slot 2b  PASSED.
 pull down test(ch_4_-2.5V)                        
  Low Limit       : -4.40168000E+00
  Result Received : -3.30239587E+00  Volts
  High Limit      : -2.90000000E+00

 Test 3651, Subtest 13, Module 3, Slot 2b  PASSED.
 pull down test(ch_5_-2.5V)                        
  Low Limit       : -4.40168000E+00
  Result Received : -3.29789764E+00  Volts
  High Limit      : -2.90000000E+00

 Test 3651, Subtest 14, Module 3, Slot 2b  PASSED.
 pull down test(ch_6_-2.5V)                        
  Low Limit       : -4.40168000E+00
  Result Received : -3.31139234E+00  Volts
  High Limit      : -2.90000000E+00

 Test 3651, Subtest 15, Module 3, Slot 2b  PASSED.
 pull down test(ch_7_-2.5V)                        
  Low Limit       : -4.40168000E+00
  Result Received : -3.30862419E+00  Volts
  High Limit      : -2.90000000E+00

 Test 3659, Subtest 0, Module 3, Slot 2a  PASSED.
 pull up source current(ch_0_bias = -2.0V)         
  Low Limit       :  1.4120000E-03
  Result expected :  2.0000000E-03
  High Limit      :  2.7540000E-03
  Result Received :  1.9757628E-03  Amps

 Test 3659, Subtest 1, Module 3, Slot 2a  PASSED.
 pull up source current(ch_0_bias = -1.0V)         
  Low Limit       :  1.4120000E-03
  Result expected :  2.0000000E-03
  High Limit      :  2.7540000E-03
  Result Received :  1.9653823E-03  Amps

 Test 3659, Subtest 2, Module 3, Slot 2a  PASSED.
 pull up source current(ch_1_bias = -2.0V)         
  Low Limit       :  1.4120000E-03
  Result expected :  2.0000000E-03
  High Limit      :  2.7540000E-03
  Result Received :  1.9584619E-03  Amps

 Test 3659, Subtest 3, Module 3, Slot 2a  PASSED.
 pull up source current(ch_1_bias = -1.0V)         
  Low Limit       :  1.4120000E-03
  Result expected :  2.0000000E-03
  High Limit      :  2.7540000E-03
  Result Received :  1.9446212E-03  Amps

 Test 3659, Subtest 4, Module 3, Slot 2a  PASSED.
 pull up source current(ch_2_bias = -2.0V)         
  Low Limit       :  1.4120000E-03
  Result expected :  2.0000000E-03
  High Limit      :  2.7540000E-03
  Result Received :  2.1902940E-03  Amps

 Test 3659, Subtest 5, Module 3, Slot 2a  PASSED.
 pull up source current(ch_2_bias = -1.0V)         
  Low Limit       :  1.4120000E-03
  Result expected :  2.0000000E-03
  High Limit      :  2.7540000E-03
  Result Received :  2.1833736E-03  Amps

 Test 3659, Subtest 6, Module 3, Slot 2a  PASSED.
 pull up source current(ch_3_bias = -2.0V)         
  Low Limit       :  1.4120000E-03
  Result expected :  2.0000000E-03
  High Limit      :  2.7540000E-03
  Result Received :  2.1902940E-03  Amps

 Test 3659, Subtest 7, Module 3, Slot 2a  PASSED.
 pull up source current(ch_3_bias = -1.0V)         
  Low Limit       :  1.4120000E-03
  Result expected :  2.0000000E-03
  High Limit      :  2.7540000E-03
  Result Received :  2.1868338E-03  Amps

 Test 3659, Subtest 8, Module 3, Slot 2a  PASSED.
 pull up source current(ch_4_bias = -2.0V)         
  Low Limit       :  1.4120000E-03
  Result expected :  2.0000000E-03
  High Limit      :  2.7540000E-03
  Result Received :  2.2041347E-03  Amps

 Test 3659, Subtest 9, Module 3, Slot 2a  PASSED.
 pull up source current(ch_4_bias = -1.0V)         
  Low Limit       :  1.4120000E-03
  Result expected :  2.0000000E-03
  High Limit      :  2.7540000E-03
  Result Received :  2.1937542E-03  Amps

 Test 3659, Subtest 10, Module 3, Slot 2a  PASSED.
 pull up source current(ch_5_bias = -2.0V)         
  Low Limit       :  1.4120000E-03
  Result expected :  2.0000000E-03
  High Limit      :  2.7540000E-03
  Result Received :  2.1972144E-03  Amps

 Test 3659, Subtest 11, Module 3, Slot 2a  PASSED.
 pull up source current(ch_5_bias = -1.0V)         
  Low Limit       :  1.4120000E-03
  Result expected :  2.0000000E-03
  High Limit      :  2.7540000E-03
  Result Received :  2.1833736E-03  Amps

 Test 3659, Subtest 12, Module 3, Slot 2a  PASSED.
 pull up source current(ch_6_bias = -2.0V)         
  Low Limit       :  1.4120000E-03
  Result expected :  2.0000000E-03
  High Limit      :  2.7540000E-03
  Result Received :  2.2283560E-03  Amps

 Test 3659, Subtest 13, Module 3, Slot 2a  PASSED.
 pull up source current(ch_6_bias = -1.0V)         
  Low Limit       :  1.4120000E-03
  Result expected :  2.0000000E-03
  High Limit      :  2.7540000E-03
  Result Received :  2.2145153E-03  Amps

 Test 3659, Subtest 14, Module 3, Slot 2a  PASSED.
 pull up source current(ch_7_bias = -2.0V)         
  Low Limit       :  1.4120000E-03
  Result expected :  2.0000000E-03
  High Limit      :  2.7540000E-03
  Result Received :  2.2075949E-03  Amps

 Test 3659, Subtest 15, Module 3, Slot 2a  PASSED.
 pull up source current(ch_7_bias = -1.0V)         
  Low Limit       :  1.4120000E-03
  Result expected :  2.0000000E-03
  High Limit      :  2.7540000E-03
  Result Received :  2.2006745E-03  Amps

 Test 3659, Subtest 16, Module 3, Slot 2a  PASSED.
 pull down sink current(ch_0_bias = 3.0V)          
  Low Limit       : -6.75400000E-03
  Result expected : -5.00000000E-03
  High Limit      : -3.59900000E-03
  Result Received : -4.69200419E-03  Amps

 Test 3659, Subtest 17, Module 3, Slot 2a  PASSED.
 pull down sink current(ch_0_bias = 4.0V)          
  Low Limit       : -6.75400000E-03
  Result expected : -5.00000000E-03
  High Limit      : -3.59900000E-03
  Result Received : -4.70238473E-03  Amps

 Test 3659, Subtest 18, Module 3, Slot 2a  PASSED.
 pull down sink current(ch_1_bias = 3.0V)          
  Low Limit       : -6.75400000E-03
  Result expected : -5.00000000E-03
  High Limit      : -3.59900000E-03
  Result Received : -4.64010149E-03  Amps

 Test 3659, Subtest 19, Module 3, Slot 2a  PASSED.
 pull down sink current(ch_1_bias = 4.0V)          
  Low Limit       : -6.75400000E-03
  Result expected : -5.00000000E-03
  High Limit      : -3.59900000E-03
  Result Received : -4.65394221E-03  Amps

 Test 3659, Subtest 20, Module 3, Slot 2a  PASSED.
 pull down sink current(ch_2_bias = 3.0V)          
  Low Limit       : -6.75400000E-03
  Result expected : -5.00000000E-03
  High Limit      : -3.59900000E-03
  Result Received : -5.16950904E-03  Amps

 Test 3659, Subtest 21, Module 3, Slot 2a  PASSED.
 pull down sink current(ch_2_bias = 4.0V)          
  Low Limit       : -6.75400000E-03
  Result expected : -5.00000000E-03
  High Limit      : -3.59900000E-03
  Result Received : -5.17988958E-03  Amps

 Test 3659, Subtest 22, Module 3, Slot 2a  PASSED.
 pull down sink current(ch_3_bias = 3.0V)          
  Low Limit       : -6.75400000E-03
  Result expected : -5.00000000E-03
  High Limit      : -3.59900000E-03
  Result Received : -5.23871264E-03  Amps

 Test 3659, Subtest 23, Module 3, Slot 2a  PASSED.
 pull down sink current(ch_3_bias = 4.0V)          
  Low Limit       : -6.75400000E-03
  Result expected : -5.00000000E-03
  High Limit      : -3.59900000E-03
  Result Received : -5.25947372E-03  Amps

 Test 3659, Subtest 24, Module 3, Slot 2a  PASSED.
 pull down sink current(ch_4_bias = 3.0V)          
  Low Limit       : -6.75400000E-03
  Result expected : -5.00000000E-03
  High Limit      : -3.59900000E-03
  Result Received : -5.10376562E-03  Amps

 Test 3659, Subtest 25, Module 3, Slot 2a  PASSED.
 pull down sink current(ch_4_bias = 4.0V)          
  Low Limit       : -6.75400000E-03
  Result expected : -5.00000000E-03
  High Limit      : -3.59900000E-03
  Result Received : -5.11414616E-03  Amps

 Test 3659, Subtest 26, Module 3, Slot 2a  PASSED.
 pull down sink current(ch_5_bias = 3.0V)          
  Low Limit       : -6.75400000E-03
  Result expected : -5.00000000E-03
  High Limit      : -3.59900000E-03
  Result Received : -5.08646472E-03  Amps

 Test 3659, Subtest 27, Module 3, Slot 2a  PASSED.
 pull down sink current(ch_5_bias = 4.0V)          
  Low Limit       : -6.75400000E-03
  Result expected : -5.00000000E-03
  High Limit      : -3.59900000E-03
  Result Received : -5.10722580E-03  Amps

 Test 3659, Subtest 28, Module 3, Slot 2a  PASSED.
 pull down sink current(ch_6_bias = 3.0V)          
  Low Limit       : -6.75400000E-03
  Result expected : -5.00000000E-03
  High Limit      : -3.59900000E-03
  Result Received : -5.11068598E-03  Amps

 Test 3659, Subtest 29, Module 3, Slot 2a  PASSED.
 pull down sink current(ch_6_bias = 4.0V)          
  Low Limit       : -6.75400000E-03
  Result expected : -5.00000000E-03
  High Limit      : -3.59900000E-03
  Result Received : -5.12798688E-03  Amps

 Test 3659, Subtest 30, Module 3, Slot 2a  PASSED.
 pull down sink current(ch_7_bias = 3.0V)          
  Low Limit       : -6.75400000E-03
  Result expected : -5.00000000E-03
  High Limit      : -3.59900000E-03
  Result Received : -5.08300454E-03  Amps

 Test 3659, Subtest 31, Module 3, Slot 2a  PASSED.
 pull down sink current(ch_7_bias = 4.0V)          
  Low Limit       : -6.75400000E-03
  Result expected : -5.00000000E-03
  High Limit      : -3.59900000E-03
  Result Received : -5.10376562E-03  Amps

 Test 3659, Subtest 0, Module 3, Slot 2b  PASSED.
 pull up source current(ch_0_bias = -2.0V)         
  Low Limit       :  1.4120000E-03
  Result expected :  2.0000000E-03
  High Limit      :  2.7540000E-03
  Result Received :  2.2214356E-03  Amps

 Test 3659, Subtest 1, Module 3, Slot 2b  PASSED.
 pull up source current(ch_0_bias = -1.0V)         
  Low Limit       :  1.4120000E-03
  Result expected :  2.0000000E-03
  High Limit      :  2.7540000E-03
  Result Received :  2.2110551E-03  Amps

 Test 3659, Subtest 2, Module 3, Slot 2b  PASSED.
 pull up source current(ch_1_bias = -2.0V)         
  Low Limit       :  1.4120000E-03
  Result expected :  2.0000000E-03
  High Limit      :  2.7540000E-03
  Result Received :  2.1626126E-03  Amps

 Test 3659, Subtest 3, Module 3, Slot 2b  PASSED.
 pull up source current(ch_1_bias = -1.0V)         
  Low Limit       :  1.4120000E-03
  Result expected :  2.0000000E-03
  High Limit      :  2.7540000E-03
  Result Received :  2.1556922E-03  Amps

 Test 3659, Subtest 4, Module 3, Slot 2b  PASSED.
 pull up source current(ch_2_bias = -2.0V)         
  Low Limit       :  1.4120000E-03
  Result expected :  2.0000000E-03
  High Limit      :  2.7540000E-03
  Result Received :  2.2491171E-03  Amps

 Test 3659, Subtest 5, Module 3, Slot 2b  FAILED.
 pull up source current(ch_2_bias = -1.0V)         
  Low Limit       :  1.4120000E-03
  Result expected :  2.0000000E-03
  High Limit      :  2.7540000E-03
  Result Received :  2.2387365E-03  Amps

 Test 3659, Subtest 6, Module 3, Slot 2b  PASSED.
 pull up source current(ch_3_bias = -2.0V)         
  Low Limit       :  1.4120000E-03
  Result expected :  2.0000000E-03
  High Limit      :  2.7540000E-03
  Result Received :  2.2387365E-03  Amps

 Test 3659, Subtest 7, Module 3, Slot 2b  PASSED.
 pull up source current(ch_3_bias = -1.0V)         
  Low Limit       :  1.4120000E-03
  Result expected :  2.0000000E-03
  High Limit      :  2.7540000E-03
  Result Received :  2.2352763E-03  Amps

 Test 3659, Subtest 8, Module 3, Slot 2b  PASSED.
 pull up source current(ch_4_bias = -2.0V)         
  Low Limit       :  1.4120000E-03
  Result expected :  2.0000000E-03
  High Limit      :  2.7540000E-03
  Result Received :  2.2283560E-03  Amps

 Test 3659, Subtest 9, Module 3, Slot 2b  PASSED.
 pull up source current(ch_4_bias = -1.0V)         
  Low Limit       :  1.4120000E-03
  Result expected :  2.0000000E-03
  High Limit      :  2.7540000E-03
  Result Received :  2.2145153E-03  Amps

 Test 3659, Subtest 10, Module 3, Slot 2b  PASSED.
 pull up source current(ch_5_bias = -2.0V)         
  Low Limit       :  1.4120000E-03
  Result expected :  2.0000000E-03
  High Limit      :  2.7540000E-03
  Result Received :  2.2041347E-03  Amps

 Test 3659, Subtest 11, Module 3, Slot 2b  PASSED.
 pull up source current(ch_5_bias = -1.0V)         
  Low Limit       :  1.4120000E-03
  Result expected :  2.0000000E-03
  High Limit      :  2.7540000E-03
  Result Received :  2.1937542E-03  Amps

 Test 3659, Subtest 12, Module 3, Slot 2b  PASSED.
 pull up source current(ch_6_bias = -2.0V)         
  Low Limit       :  1.4120000E-03
  Result expected :  2.0000000E-03
  High Limit      :  2.7540000E-03
  Result Received :  2.2145153E-03  Amps

 Test 3659, Subtest 13, Module 3, Slot 2b  PASSED.
 pull up source current(ch_6_bias = -1.0V)         
  Low Limit       :  1.4120000E-03
  Result expected :  2.0000000E-03
  High Limit      :  2.7540000E-03
  Result Received :  2.2006745E-03  Amps

 Test 3659, Subtest 14, Module 3, Slot 2b  PASSED.
 pull up source current(ch_7_bias = -2.0V)         
  Low Limit       :  1.4120000E-03
  Result expected :  2.0000000E-03
  High Limit      :  2.7540000E-03
  Result Received :  2.2110551E-03  Amps

 Test 3659, Subtest 15, Module 3, Slot 2b  PASSED.
 pull up source current(ch_7_bias = -1.0V)         
  Low Limit       :  1.4120000E-03
  Result expected :  2.0000000E-03
  High Limit      :  2.7540000E-03
  Result Received :  2.2006745E-03  Amps

 Test 3659, Subtest 16, Module 3, Slot 2b  PASSED.
 pull down sink current(ch_0_bias = 3.0V)          
  Low Limit       : -6.75400000E-03
  Result expected : -5.00000000E-03
  High Limit      : -3.59900000E-03
  Result Received : -5.00688058E-03  Amps

 Test 3659, Subtest 17, Module 3, Slot 2b  PASSED.
 pull down sink current(ch_0_bias = 4.0V)          
  Low Limit       : -6.75400000E-03
  Result expected : -5.00000000E-03
  High Limit      : -3.59900000E-03
  Result Received : -5.02764166E-03  Amps

 Test 3659, Subtest 18, Module 3, Slot 2b  PASSED.
 pull down sink current(ch_1_bias = 3.0V)          
  Low Limit       : -6.75400000E-03
  Result expected : -5.00000000E-03
  High Limit      : -3.59900000E-03
  Result Received : -5.02072130E-03  Amps

 Test 3659, Subtest 19, Module 3, Slot 2b  PASSED.
 pull down sink current(ch_1_bias = 4.0V)          
  Low Limit       : -6.75400000E-03
  Result expected : -5.00000000E-03
  High Limit      : -3.59900000E-03
  Result Received : -5.03802220E-03  Amps

 Test 3659, Subtest 20, Module 3, Slot 2b  PASSED.
 pull down sink current(ch_2_bias = 3.0V)          
  Low Limit       : -6.75400000E-03
  Result expected : -5.00000000E-03
  High Limit      : -3.59900000E-03
  Result Received : -5.04494256E-03  Amps

 Test 3659, Subtest 21, Module 3, Slot 2b  PASSED.
 pull down sink current(ch_2_bias = 4.0V)          
  Low Limit       : -6.75400000E-03
  Result expected : -5.00000000E-03
  High Limit      : -3.59900000E-03
  Result Received : -5.05186292E-03  Amps

 Test 3659, Subtest 22, Module 3, Slot 2b  PASSED.
 pull down sink current(ch_3_bias = 3.0V)          
  Low Limit       : -6.75400000E-03
  Result expected : -5.00000000E-03
  High Limit      : -3.59900000E-03
  Result Received : -5.04494256E-03  Amps

 Test 3659, Subtest 23, Module 3, Slot 2b  PASSED.
 pull down sink current(ch_3_bias = 4.0V)          
  Low Limit       : -6.75400000E-03
  Result expected : -5.00000000E-03
  High Limit      : -3.59900000E-03
  Result Received : -5.06570364E-03  Amps

 Test 3659, Subtest 24, Module 3, Slot 2b  PASSED.
 pull down sink current(ch_4_bias = 3.0V)          
  Low Limit       : -6.75400000E-03
  Result expected : -5.00000000E-03
  High Limit      : -3.59900000E-03
  Result Received : -5.00688058E-03  Amps

 Test 3659, Subtest 25, Module 3, Slot 2b  PASSED.
 pull down sink current(ch_4_bias = 4.0V)          
  Low Limit       : -6.75400000E-03
  Result expected : -5.00000000E-03
  High Limit      : -3.59900000E-03
  Result Received : -5.02764166E-03  Amps

 Test 3659, Subtest 26, Module 3, Slot 2b  PASSED.
 pull down sink current(ch_5_bias = 3.0V)          
  Low Limit       : -6.75400000E-03
  Result expected : -5.00000000E-03
  High Limit      : -3.59900000E-03
  Result Received : -5.04148238E-03  Amps

 Test 3659, Subtest 27, Module 3, Slot 2b  PASSED.
 pull down sink current(ch_5_bias = 4.0V)          
  Low Limit       : -6.75400000E-03
  Result expected : -5.00000000E-03
  High Limit      : -3.59900000E-03
  Result Received : -5.05878328E-03  Amps

 Test 3659, Subtest 28, Module 3, Slot 2b  PASSED.
 pull down sink current(ch_6_bias = 3.0V)          
  Low Limit       : -6.75400000E-03
  Result expected : -5.00000000E-03
  High Limit      : -3.59900000E-03
  Result Received : -5.13144706E-03  Amps

 Test 3659, Subtest 29, Module 3, Slot 2b  PASSED.
 pull down sink current(ch_6_bias = 4.0V)          
  Low Limit       : -6.75400000E-03
  Result expected : -5.00000000E-03
  High Limit      : -3.59900000E-03
  Result Received : -5.14528778E-03  Amps

 Test 3659, Subtest 30, Module 3, Slot 2b  PASSED.
 pull down sink current(ch_7_bias = 3.0V)          
  Low Limit       : -6.75400000E-03
  Result expected : -5.00000000E-03
  High Limit      : -3.59900000E-03
  Result Received : -5.14528778E-03  Amps

 Test 3659, Subtest 31, Module 3, Slot 2b  PASSED.
 pull down sink current(ch_7_bias = 4.0V)          
  Low Limit       : -6.75400000E-03
  Result expected : -5.00000000E-03
  High Limit      : -3.59900000E-03
  Result Received : -5.16604886E-03  Amps

 Test 3770, Subtest 0, Module 3, Slot 2a  PASSED.
 driver leakage current(ch_0_bias = -2.0V)         
  Low Limit       : -1.50000000E-04
  Result Received : -2.07611621E-06  Amps
  High Limit      :  1.10000000E-04

 Test 3770, Subtest 1, Module 3, Slot 2a  PASSED.
 driver leakage current(ch_0_bias = 3.0V)          
  Low Limit       :  2.500000000E-05
  Result Received :  9.359823893E-05  Amps
  High Limit      :  1.500000000E-04

 Test 3770, Subtest 2, Module 3, Slot 2a  PASSED.
 driver leakage current(ch_1_bias = -2.0V)         
  Low Limit       : -1.50000000E-04
  Result Received :  1.73009684E-06  Amps
  High Limit      :  1.10000000E-04

 Test 3770, Subtest 3, Module 3, Slot 2a  PASSED.
 driver leakage current(ch_1_bias = 3.0V)          
  Low Limit       :  2.500000000E-05
  Result Received :  9.550134545E-05  Amps
  High Limit      :  1.500000000E-04

 Test 3770, Subtest 4, Module 3, Slot 2a  PASSED.
 driver leakage current(ch_2_bias = -2.0V)         
  Low Limit       : -1.50000000E-04
  Result Received : -4.65396049E-05  Amps
  High Limit      :  1.10000000E-04

 Test 3770, Subtest 5, Module 3, Slot 2a  PASSED.
 driver leakage current(ch_2_bias = 3.0V)          
  Low Limit       :  2.500000000E-05
  Result Received :  1.148784300E-04  Amps
  High Limit      :  1.500000000E-04

 Test 3770, Subtest 6, Module 3, Slot 2a  PASSED.
 driver leakage current(ch_3_bias = -2.0V)         
  Low Limit       : -1.50000000E-04
  Result Received : -4.68856243E-05  Amps
  High Limit      :  1.10000000E-04

 Test 3770, Subtest 7, Module 3, Slot 2a  PASSED.
 driver leakage current(ch_3_bias = 3.0V)          
  Low Limit       :  2.500000000E-05
  Result Received :  1.148784300E-04  Amps
  High Limit      :  1.500000000E-04

 Test 3770, Subtest 8, Module 3, Slot 2a  PASSED.
 driver leakage current(ch_4_bias = -2.0V)         
  Low Limit       : -1.50000000E-04
  Result Received : -4.75776630E-05  Amps
  High Limit      :  1.10000000E-04

 Test 3770, Subtest 9, Module 3, Slot 2a  PASSED.
 driver leakage current(ch_4_bias = 3.0V)          
  Low Limit       :  2.500000000E-05
  Result Received :  1.138403719E-04  Amps
  High Limit      :  1.500000000E-04

 Test 3770, Subtest 10, Module 3, Slot 2a  PASSED.
 driver leakage current(ch_5_bias = -2.0V)         
  Low Limit       : -1.50000000E-04
  Result Received : -4.82697018E-05  Amps
  High Limit      :  1.10000000E-04

 Test 3770, Subtest 11, Module 3, Slot 2a  PASSED.
 driver leakage current(ch_5_bias = 3.0V)          
  Low Limit       :  2.500000000E-05
  Result Received :  1.136673622E-04  Amps
  High Limit      :  1.500000000E-04

 Test 3770, Subtest 12, Module 3, Slot 2a  PASSED.
 driver leakage current(ch_6_bias = -2.0V)         
  Low Limit       : -1.50000000E-04
  Result Received : -4.91347502E-05  Amps
  High Limit      :  1.10000000E-04

 Test 3770, Subtest 13, Module 3, Slot 2a  PASSED.
 driver leakage current(ch_6_bias = 3.0V)          
  Low Limit       :  2.500000000E-05
  Result Received :  1.124562945E-04  Amps
  High Limit      :  1.500000000E-04

 Test 3770, Subtest 14, Module 3, Slot 2a  PASSED.
 driver leakage current(ch_7_bias = -2.0V)         
  Low Limit       : -1.50000000E-04
  Result Received : -4.61935856E-05  Amps
  High Limit      :  1.10000000E-04

 Test 3770, Subtest 15, Module 3, Slot 2a  PASSED.
 driver leakage current(ch_7_bias = 3.0V)          
  Low Limit       :  2.500000000E-05
  Result Received :  1.145324107E-04  Amps
  High Limit      :  1.500000000E-04

 Test 3770, Subtest 0, Module 3, Slot 2b  PASSED.
 driver leakage current(ch_0_bias = -2.0V)         
  Low Limit       : -1.50000000E-04
  Result Received : -4.65396049E-05  Amps
  High Limit      :  1.10000000E-04

 Test 3770, Subtest 1, Module 3, Slot 2b  PASSED.
 driver leakage current(ch_0_bias = 3.0V)          
  Low Limit       :  2.500000000E-05
  Result Received :  1.145324107E-04  Amps
  High Limit      :  1.500000000E-04

 Test 3770, Subtest 2, Module 3, Slot 2b  PASSED.
 driver leakage current(ch_1_bias = -2.0V)         
  Low Limit       : -1.50000000E-04
  Result Received : -4.41174694E-05  Amps
  High Limit      :  1.10000000E-04

 Test 3770, Subtest 3, Module 3, Slot 2b  PASSED.
 driver leakage current(ch_1_bias = 3.0V)          
  Low Limit       :  2.500000000E-05
  Result Received :  1.159164881E-04  Amps
  High Limit      :  1.500000000E-04

 Test 3770, Subtest 4, Module 3, Slot 2b  PASSED.
 driver leakage current(ch_2_bias = -2.0V)         
  Low Limit       : -1.50000000E-04
  Result Received : -4.72316437E-05  Amps
  High Limit      :  1.10000000E-04

 Test 3770, Subtest 5, Module 3, Slot 2b  PASSED.
 driver leakage current(ch_2_bias = 3.0V)          
  Low Limit       :  2.500000000E-05
  Result Received :  1.145324107E-04  Amps
  High Limit      :  1.500000000E-04

 Test 3770, Subtest 6, Module 3, Slot 2b  PASSED.
 driver leakage current(ch_3_bias = -2.0V)         
  Low Limit       : -1.50000000E-04
  Result Received : -4.65396049E-05  Amps
  High Limit      :  1.10000000E-04

 Test 3770, Subtest 7, Module 3, Slot 2b  PASSED.
 driver leakage current(ch_3_bias = 3.0V)          
  Low Limit       :  2.500000000E-05
  Result Received :  1.143594010E-04  Amps
  High Limit      :  1.500000000E-04

 Test 3770, Subtest 8, Module 3, Slot 2b  PASSED.
 driver leakage current(ch_4_bias = -2.0V)         
  Low Limit       : -1.50000000E-04
  Result Received : -4.60205759E-05  Amps
  High Limit      :  1.10000000E-04

 Test 3770, Subtest 9, Module 3, Slot 2b  PASSED.
 driver leakage current(ch_4_bias = 3.0V)          
  Low Limit       :  2.500000000E-05
  Result Received :  1.136673622E-04  Amps
  High Limit      :  1.500000000E-04

 Test 3770, Subtest 10, Module 3, Slot 2b  PASSED.
 driver leakage current(ch_5_bias = -2.0V)         
  Low Limit       : -1.50000000E-04
  Result Received : -4.65396049E-05  Amps
  High Limit      :  1.10000000E-04

 Test 3770, Subtest 11, Module 3, Slot 2b  PASSED.
 driver leakage current(ch_5_bias = 3.0V)          
  Low Limit       :  2.500000000E-05
  Result Received :  1.133213429E-04  Amps
  High Limit      :  1.500000000E-04

 Test 3770, Subtest 12, Module 3, Slot 2b  PASSED.
 driver leakage current(ch_6_bias = -2.0V)         
  Low Limit       : -1.50000000E-04
  Result Received : -4.75776630E-05  Amps
  High Limit      :  1.10000000E-04

 Test 3770, Subtest 13, Module 3, Slot 2b  PASSED.
 driver leakage current(ch_6_bias = 3.0V)          
  Low Limit       :  2.500000000E-05
  Result Received :  1.138403719E-04  Amps
  High Limit      :  1.500000000E-04

 Test 3770, Subtest 14, Module 3, Slot 2b  PASSED.
 driver leakage current(ch_7_bias = -2.0V)         
  Low Limit       : -1.50000000E-04
  Result Received : -4.70586340E-05  Amps
  High Limit      :  1.10000000E-04

 Test 3770, Subtest 15, Module 3, Slot 2b  PASSED.
 driver leakage current(ch_7_bias = 3.0V)          
  Low Limit       :  2.500000000E-05
  Result Received :  1.141863913E-04  Amps
  High Limit      :  1.500000000E-04

 Test 3818, Subtest 0, Module 3, Slot 2a  PASSED.
 output impedance(ch0_source)                      
  Low Limit       :  0.0000000E+00
  Result Received :  7.8558087E-01  Ohms
  High Limit      :  1.2500000E+00

 Test 3818, Subtest 1, Module 3, Slot 2a  PASSED.
 output impedance(ch1_source)                      
  Low Limit       :  0.0000000E+00
  Result Received :  7.3484931E-01  Ohms
  High Limit      :  1.2500000E+00

 Test 3818, Subtest 2, Module 3, Slot 2a  PASSED.
 output impedance(ch2_source)                      
  Low Limit       :  0.0000000E+00
  Result Received :  7.8653931E-01  Ohms
  High Limit      :  1.2500000E+00

 Test 3818, Subtest 3, Module 3, Slot 2a  PASSED.
 output impedance(ch3_source)                      
  Low Limit       :  0.0000000E+00
  Result Received :  7.7397688E-01  Ohms
  High Limit      :  1.2500000E+00

 Test 3818, Subtest 4, Module 3, Slot 2a  PASSED.
 output impedance(ch4_source)                      
  Low Limit       :  0.0000000E+00
  Result Received :  8.0503551E-01  Ohms
  High Limit      :  1.2500000E+00

 Test 3818, Subtest 5, Module 3, Slot 2a  PASSED.
 output impedance(ch5_source)                      
  Low Limit       :  0.0000000E+00
  Result Received :  7.5055670E-01  Ohms
  High Limit      :  1.2500000E+00

 Test 3818, Subtest 6, Module 3, Slot 2a  PASSED.
 output impedance(ch6_source)                      
  Low Limit       :  0.0000000E+00
  Result Received :  8.2311672E-01  Ohms
  High Limit      :  1.2500000E+00

 Test 3818, Subtest 7, Module 3, Slot 2a  PASSED.
 output impedance(ch7_source)                      
  Low Limit       :  0.0000000E+00
  Result Received :  7.8890521E-01  Ohms
  High Limit      :  1.2500000E+00

 Test 3818, Subtest 8, Module 3, Slot 2a  PASSED.
 output impedance(ch0_sink)                        
  Low Limit       :  0.0000000E+00
  Result Received :  8.7899198E-01  Ohms
  High Limit      :  1.3500000E+00

 Test 3818, Subtest 9, Module 3, Slot 2a  PASSED.
 output impedance(ch1_sink)                        
  Low Limit       :  0.0000000E+00
  Result Received :  8.0171862E-01  Ohms
  High Limit      :  1.3500000E+00

 Test 3818, Subtest 10, Module 3, Slot 2a  PASSED.
 output impedance(ch2_sink)                        
  Low Limit       :  0.0000000E+00
  Result Received :  9.0442064E-01  Ohms
  High Limit      :  1.3500000E+00

 Test 3818, Subtest 11, Module 3, Slot 2a  PASSED.
 output impedance(ch3_sink)                        
  Low Limit       :  0.0000000E+00
  Result Received :  8.7631236E-01  Ohms
  High Limit      :  1.3500000E+00

 Test 3818, Subtest 12, Module 3, Slot 2a  PASSED.
 output impedance(ch4_sink)                        
  Low Limit       :  0.0000000E+00
  Result Received :  8.8894604E-01  Ohms
  High Limit      :  1.3500000E+00

 Test 3818, Subtest 13, Module 3, Slot 2a  PASSED.
 output impedance(ch5_sink)                        
  Low Limit       :  0.0000000E+00
  Result Received :  8.6801391E-01  Ohms
  High Limit      :  1.3500000E+00

 Test 3818, Subtest 14, Module 3, Slot 2a  PASSED.
 output impedance(ch6_sink)                        
  Low Limit       :  0.0000000E+00
  Result Received :  9.1772375E-01  Ohms
  High Limit      :  1.3500000E+00

 Test 3818, Subtest 15, Module 3, Slot 2a  PASSED.
 output impedance(ch7_sink)                        
  Low Limit       :  0.0000000E+00
  Result Received :  9.6898202E-01  Ohms
  High Limit      :  1.3500000E+00

 Test 3818, Subtest 0, Module 3, Slot 2b  PASSED.
 output impedance(ch0_source)                      
  Low Limit       :  0.0000000E+00
  Result Received :  7.9821997E-01  Ohms
  High Limit      :  1.2500000E+00

 Test 3818, Subtest 1, Module 3, Slot 2b  PASSED.
 output impedance(ch1_source)                      
  Low Limit       :  0.0000000E+00
  Result Received :  7.5066681E-01  Ohms
  High Limit      :  1.2500000E+00

 Test 3818, Subtest 2, Module 3, Slot 2b  PASSED.
 output impedance(ch2_source)                      
  Low Limit       :  0.0000000E+00
  Result Received :  7.8695279E-01  Ohms
  High Limit      :  1.2500000E+00

 Test 3818, Subtest 3, Module 3, Slot 2b  PASSED.
 output impedance(ch3_source)                      
  Low Limit       :  0.0000000E+00
  Result Received :  7.6063375E-01  Ohms
  High Limit      :  1.2500000E+00

 Test 3818, Subtest 4, Module 3, Slot 2b  PASSED.
 output impedance(ch4_source)                      
  Low Limit       :  0.0000000E+00
  Result Received :  8.1398276E-01  Ohms
  High Limit      :  1.2500000E+00

 Test 3818, Subtest 5, Module 3, Slot 2b  PASSED.
 output impedance(ch5_source)                      
  Low Limit       :  0.0000000E+00
  Result Received :  7.6190628E-01  Ohms
  High Limit      :  1.2500000E+00

 Test 3818, Subtest 6, Module 3, Slot 2b  PASSED.
 output impedance(ch6_source)                      
  Low Limit       :  0.0000000E+00
  Result Received :  8.8312223E-01  Ohms
  High Limit      :  1.2500000E+00

 Test 3818, Subtest 7, Module 3, Slot 2b  PASSED.
 output impedance(ch7_source)                      
  Low Limit       :  0.0000000E+00
  Result Received :  8.5095171E-01  Ohms
  High Limit      :  1.2500000E+00

 Test 3818, Subtest 8, Module 3, Slot 2b  PASSED.
 output impedance(ch0_sink)                        
  Low Limit       :  0.0000000E+00
  Result Received :  8.8545944E-01  Ohms
  High Limit      :  1.3500000E+00

 Test 3818, Subtest 9, Module 3, Slot 2b  PASSED.
 output impedance(ch1_sink)                        
  Low Limit       :  0.0000000E+00
  Result Received :  8.2788170E-01  Ohms
  High Limit      :  1.3500000E+00

 Test 3818, Subtest 10, Module 3, Slot 2b  PASSED.
 output impedance(ch2_sink)                        
  Low Limit       :  0.0000000E+00
  Result Received :  8.9198235E-01  Ohms
  High Limit      :  1.3500000E+00

 Test 3818, Subtest 11, Module 3, Slot 2b  PASSED.
 output impedance(ch3_sink)                        
  Low Limit       :  0.0000000E+00
  Result Received :  8.6449791E-01  Ohms
  High Limit      :  1.3500000E+00

 Test 3818, Subtest 12, Module 3, Slot 2b  PASSED.
 output impedance(ch4_sink)                        
  Low Limit       :  0.0000000E+00
  Result Received :  8.9985935E-01  Ohms
  High Limit      :  1.3500000E+00

 Test 3818, Subtest 13, Module 3, Slot 2b  PASSED.
 output impedance(ch5_sink)                        
  Low Limit       :  0.0000000E+00
  Result Received :  8.5390460E-01  Ohms
  High Limit      :  1.3500000E+00

 Test 3818, Subtest 14, Module 3, Slot 2b  PASSED.
 output impedance(ch6_sink)                        
  Low Limit       :  0.0000000E+00
  Result Received :  9.6442642E-01  Ohms
  High Limit      :  1.3500000E+00

 Test 3818, Subtest 15, Module 3, Slot 2b  PASSED.
 output impedance(ch7_sink)                        
  Low Limit       :  0.0000000E+00
  Result Received :  1.0280195E+00  Ohms
  High Limit      :  1.3500000E+00

 Test 3839, Subtest 0, Module 3, Slot 2a  PASSED.
 CRC_Lo_23                                         
  Result Received = 0000000000000000  Binary
  Result Expected : 0000000000000000  Binary

 Test 3839, Subtest 1, Module 3, Slot 2a  PASSED.
 CRC_Lo_01                                         
  Result Received = 0000000000000000  Binary
  Result Expected : 0000000000000000  Binary

 Test 3839, Subtest 2, Module 3, Slot 2a  PASSED.
 CRC_Lo_67                                         
  Result Received = 0000000000000000  Binary
  Result Expected : 0000000000000000  Binary

 Test 3839, Subtest 3, Module 3, Slot 2a  PASSED.
 CRC_Lo_45                                         
  Result Received = 0000000000000000  Binary
  Result Expected : 0000000000000000  Binary

 Test 3839, Subtest 4, Module 3, Slot 2a  PASSED.
 CRC_Hi_23                                         
  Result Received = 0000000000000000  Binary
  Result Expected : 0000000000000000  Binary

 Test 3839, Subtest 5, Module 3, Slot 2a  PASSED.
 CRC_Hi_01                                         
  Result Received = 0000000000000000  Binary
  Result Expected : 0000000000000000  Binary

 Test 3839, Subtest 6, Module 3, Slot 2a  PASSED.
 CRC_Hi_67                                         
  Result Received = 0000000000000000  Binary
  Result Expected : 0000000000000000  Binary

 Test 3839, Subtest 7, Module 3, Slot 2a  PASSED.
 CRC_Hi_45                                         
  Result Received = 0000000000000000  Binary
  Result Expected : 0000000000000000  Binary

 Test 3839, Subtest 8, Module 3, Slot 2a  PASSED.
 pin status                                        
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3839, Subtest 9, Module 3, Slot 2a  PASSED.
 pfc_fail_log_0                                    
  Result Received =       E0  Hex
  Result Expected :       E0  Hex

 Test 3839, Subtest 10, Module 3, Slot 2a  PASSED.
 pfc_fail_log_1                                    
  Result Received =       E0  Hex
  Result Expected :       E0  Hex

 Test 3839, Subtest 11, Module 3, Slot 2a  PASSED.
 pfc_fail_log_2                                    
  Result Received =       E0  Hex
  Result Expected :       E0  Hex

 Test 3839, Subtest 12, Module 3, Slot 2a  PASSED.
 pfc_fail_log_3                                    
  Result Received =       E0  Hex
  Result Expected :       E0  Hex

 Test 3839, Subtest 13, Module 3, Slot 2a  PASSED.
 pfc_fail_log_4                                    
  Result Received =       E0  Hex
  Result Expected :       E0  Hex

 Test 3839, Subtest 14, Module 3, Slot 2a  PASSED.
 pfc_fail_log_5                                    
  Result Received =       E0  Hex
  Result Expected :       E0  Hex

 Test 3839, Subtest 15, Module 3, Slot 2a  PASSED.
 pfc_fail_log_6                                    
  Result Received =       E0  Hex
  Result Expected :       E0  Hex

 Test 3839, Subtest 16, Module 3, Slot 2a  PASSED.
 pfc_fail_log_7                                    
  Result Received =       E0  Hex
  Result Expected :       E0  Hex

 Test 3839, Subtest 17, Module 3, Slot 2a  PASSED.
 CRC_Lo_23                                         
  Result Received = 0000000010010110  Binary
  Result Expected : 0000000010010110  Binary

 Test 3839, Subtest 18, Module 3, Slot 2a  PASSED.
 CRC_Lo_01                                         
  Result Received = 0000000010010110  Binary
  Result Expected : 0000000010010110  Binary

 Test 3839, Subtest 19, Module 3, Slot 2a  PASSED.
 CRC_Lo_67                                         
  Result Received = 0000000010010110  Binary
  Result Expected : 0000000010010110  Binary

 Test 3839, Subtest 20, Module 3, Slot 2a  PASSED.
 CRC_Lo_45                                         
  Result Received = 0000000010010110  Binary
  Result Expected : 0000000010010110  Binary

 Test 3839, Subtest 21, Module 3, Slot 2a  PASSED.
 CRC_Hi_23                                         
  Result Received = 0000000001000101  Binary
  Result Expected : 0000000001000101  Binary

 Test 3839, Subtest 22, Module 3, Slot 2a  PASSED.
 CRC_Hi_01                                         
  Result Received = 0000000001000101  Binary
  Result Expected : 0000000001000101  Binary

 Test 3839, Subtest 23, Module 3, Slot 2a  PASSED.
 CRC_Hi_67                                         
  Result Received = 0000000001000101  Binary
  Result Expected : 0000000001000101  Binary

 Test 3839, Subtest 24, Module 3, Slot 2a  PASSED.
 CRC_Hi_45                                         
  Result Received = 0000000001000101  Binary
  Result Expected : 0000000001000101  Binary

 Test 3839, Subtest 0, Module 3, Slot 2b  PASSED.
 CRC_Lo_23                                         
  Result Received = 0000000000000000  Binary
  Result Expected : 0000000000000000  Binary

 Test 3839, Subtest 1, Module 3, Slot 2b  PASSED.
 CRC_Lo_01                                         
  Result Received = 0000000000000000  Binary
  Result Expected : 0000000000000000  Binary

 Test 3839, Subtest 2, Module 3, Slot 2b  PASSED.
 CRC_Lo_67                                         
  Result Received = 0000000000000000  Binary
  Result Expected : 0000000000000000  Binary

 Test 3839, Subtest 3, Module 3, Slot 2b  PASSED.
 CRC_Lo_45                                         
  Result Received = 0000000000000000  Binary
  Result Expected : 0000000000000000  Binary

 Test 3839, Subtest 4, Module 3, Slot 2b  PASSED.
 CRC_Hi_23                                         
  Result Received = 0000000000000000  Binary
  Result Expected : 0000000000000000  Binary

 Test 3839, Subtest 5, Module 3, Slot 2b  PASSED.
 CRC_Hi_01                                         
  Result Received = 0000000000000000  Binary
  Result Expected : 0000000000000000  Binary

 Test 3839, Subtest 6, Module 3, Slot 2b  PASSED.
 CRC_Hi_67                                         
  Result Received = 0000000000000000  Binary
  Result Expected : 0000000000000000  Binary

 Test 3839, Subtest 7, Module 3, Slot 2b  PASSED.
 CRC_Hi_45                                         
  Result Received = 0000000000000000  Binary
  Result Expected : 0000000000000000  Binary

 Test 3839, Subtest 8, Module 3, Slot 2b  PASSED.
 pin status                                        
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3839, Subtest 9, Module 3, Slot 2b  PASSED.
 pfc_fail_log_0                                    
  Result Received =       E0  Hex
  Result Expected :       E0  Hex

 Test 3839, Subtest 10, Module 3, Slot 2b  PASSED.
 pfc_fail_log_1                                    
  Result Received =       E0  Hex
  Result Expected :       E0  Hex

 Test 3839, Subtest 11, Module 3, Slot 2b  PASSED.
 pfc_fail_log_2                                    
  Result Received =       E0  Hex
  Result Expected :       E0  Hex

 Test 3839, Subtest 12, Module 3, Slot 2b  PASSED.
 pfc_fail_log_3                                    
  Result Received =       E0  Hex
  Result Expected :       E0  Hex

 Test 3839, Subtest 13, Module 3, Slot 2b  PASSED.
 pfc_fail_log_4                                    
  Result Received =       E0  Hex
  Result Expected :       E0  Hex

 Test 3839, Subtest 14, Module 3, Slot 2b  PASSED.
 pfc_fail_log_5                                    
  Result Received =       E0  Hex
  Result Expected :       E0  Hex

 Test 3839, Subtest 15, Module 3, Slot 2b  PASSED.
 pfc_fail_log_6                                    
  Result Received =       E0  Hex
  Result Expected :       E0  Hex

 Test 3839, Subtest 16, Module 3, Slot 2b  PASSED.
 pfc_fail_log_7                                    
  Result Received =       E0  Hex
  Result Expected :       E0  Hex

 Test 3839, Subtest 17, Module 3, Slot 2b  PASSED.
 CRC_Lo_23                                         
  Result Received = 0000000010010110  Binary
  Result Expected : 0000000010010110  Binary

 Test 3839, Subtest 18, Module 3, Slot 2b  PASSED.
 CRC_Lo_01                                         
  Result Received = 0000000010010110  Binary
  Result Expected : 0000000010010110  Binary

 Test 3839, Subtest 19, Module 3, Slot 2b  PASSED.
 CRC_Lo_67                                         
  Result Received = 0000000010010110  Binary
  Result Expected : 0000000010010110  Binary

 Test 3839, Subtest 20, Module 3, Slot 2b  PASSED.
 CRC_Lo_45                                         
  Result Received = 0000000010010110  Binary
  Result Expected : 0000000010010110  Binary

 Test 3839, Subtest 21, Module 3, Slot 2b  PASSED.
 CRC_Hi_23                                         
  Result Received = 0000000001000101  Binary
  Result Expected : 0000000001000101  Binary

 Test 3839, Subtest 22, Module 3, Slot 2b  PASSED.
 CRC_Hi_01                                         
  Result Received = 0000000001000101  Binary
  Result Expected : 0000000001000101  Binary

 Test 3839, Subtest 23, Module 3, Slot 2b  PASSED.
 CRC_Hi_67                                         
  Result Received = 0000000001000101  Binary
  Result Expected : 0000000001000101  Binary

 Test 3839, Subtest 24, Module 3, Slot 2b  PASSED.
 CRC_Hi_45                                         
  Result Received = 0000000001000101  Binary
  Result Expected : 0000000001000101  Binary

 Test 3840, Subtest 0, Module 3, Slot 2a  PASSED.
 Receiver 1 catch - prelatch (ch_0)                
  Result Received = 0000000000000000  Binary
  Result Expected : 0000000000000000  Binary

 Test 3840, Subtest 1, Module 3, Slot 2a  PASSED.
 Receiver 1 catch - latch (ch_0)                   
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3840, Subtest 2, Module 3, Slot 2a  PASSED.
 Receiver 1 catch - clear (ch_0)                   
  Result Received = 0000000000000000  Binary
  Result Expected : 0000000000000000  Binary

 Test 3840, Subtest 3, Module 3, Slot 2a  PASSED.
 Receiver 1 catch - prelatch (ch_1)                
  Result Received = 0000000000000000  Binary
  Result Expected : 0000000000000000  Binary

 Test 3840, Subtest 4, Module 3, Slot 2a  PASSED.
 Receiver 1 catch - latch (ch_1)                   
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3840, Subtest 5, Module 3, Slot 2a  PASSED.
 Receiver 1 catch - clear (ch_1)                   
  Result Received = 0000000000000000  Binary
  Result Expected : 0000000000000000  Binary

 Test 3840, Subtest 6, Module 3, Slot 2a  PASSED.
 Receiver 1 catch - prelatch (ch_2)                
  Result Received = 0000000000000000  Binary
  Result Expected : 0000000000000000  Binary

 Test 3840, Subtest 7, Module 3, Slot 2a  PASSED.
 Receiver 1 catch - latch (ch_2)                   
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3840, Subtest 8, Module 3, Slot 2a  PASSED.
 Receiver 1 catch - clear (ch_2)                   
  Result Received = 0000000000000000  Binary
  Result Expected : 0000000000000000  Binary

 Test 3840, Subtest 9, Module 3, Slot 2a  PASSED.
 Receiver 1 catch - prelatch (ch_3)                
  Result Received = 0000000000000000  Binary
  Result Expected : 0000000000000000  Binary

 Test 3840, Subtest 10, Module 3, Slot 2a  PASSED.
 Receiver 1 catch - latch (ch_3)                   
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3840, Subtest 11, Module 3, Slot 2a  PASSED.
 Receiver 1 catch - clear (ch_3)                   
  Result Received = 0000000000000000  Binary
  Result Expected : 0000000000000000  Binary

 Test 3840, Subtest 12, Module 3, Slot 2a  PASSED.
 Receiver 1 catch - prelatch (ch_4)                
  Result Received = 0000000000000000  Binary
  Result Expected : 0000000000000000  Binary

 Test 3840, Subtest 13, Module 3, Slot 2a  PASSED.
 Receiver 1 catch - latch (ch_4)                   
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3840, Subtest 14, Module 3, Slot 2a  PASSED.
 Receiver 1 catch - clear (ch_4)                   
  Result Received = 0000000000000000  Binary
  Result Expected : 0000000000000000  Binary

 Test 3840, Subtest 15, Module 3, Slot 2a  PASSED.
 Receiver 1 catch - prelatch (ch_5)                
  Result Received = 0000000000000000  Binary
  Result Expected : 0000000000000000  Binary

 Test 3840, Subtest 16, Module 3, Slot 2a  PASSED.
 Receiver 1 catch - latch (ch_5)                   
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3840, Subtest 17, Module 3, Slot 2a  PASSED.
 Receiver 1 catch - clear (ch_5)                   
  Result Received = 0000000000000000  Binary
  Result Expected : 0000000000000000  Binary

 Test 3840, Subtest 18, Module 3, Slot 2a  PASSED.
 Receiver 1 catch - prelatch (ch_6)                
  Result Received = 0000000000000000  Binary
  Result Expected : 0000000000000000  Binary

 Test 3840, Subtest 19, Module 3, Slot 2a  PASSED.
 Receiver 1 catch - latch (ch_6)                   
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3840, Subtest 20, Module 3, Slot 2a  PASSED.
 Receiver 1 catch - clear (ch_6)                   
  Result Received = 0000000000000000  Binary
  Result Expected : 0000000000000000  Binary

 Test 3840, Subtest 21, Module 3, Slot 2a  PASSED.
 Receiver 1 catch - prelatch (ch_7)                
  Result Received = 0000000000000000  Binary
  Result Expected : 0000000000000000  Binary

 Test 3840, Subtest 22, Module 3, Slot 2a  PASSED.
 Receiver 1 catch - latch (ch_7)                   
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3840, Subtest 23, Module 3, Slot 2a  PASSED.
 Receiver 1 catch - clear (ch_7)                   
  Result Received = 0000000000000000  Binary
  Result Expected : 0000000000000000  Binary

 Test 3840, Subtest 0, Module 3, Slot 2b  PASSED.
 Receiver 1 catch - prelatch (ch_0)                
  Result Received = 0000000000000000  Binary
  Result Expected : 0000000000000000  Binary

 Test 3840, Subtest 1, Module 3, Slot 2b  PASSED.
 Receiver 1 catch - latch (ch_0)                   
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3840, Subtest 2, Module 3, Slot 2b  PASSED.
 Receiver 1 catch - clear (ch_0)                   
  Result Received = 0000000000000000  Binary
  Result Expected : 0000000000000000  Binary

 Test 3840, Subtest 3, Module 3, Slot 2b  PASSED.
 Receiver 1 catch - prelatch (ch_1)                
  Result Received = 0000000000000000  Binary
  Result Expected : 0000000000000000  Binary

 Test 3840, Subtest 4, Module 3, Slot 2b  PASSED.
 Receiver 1 catch - latch (ch_1)                   
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3840, Subtest 5, Module 3, Slot 2b  PASSED.
 Receiver 1 catch - clear (ch_1)                   
  Result Received = 0000000000000000  Binary
  Result Expected : 0000000000000000  Binary

 Test 3840, Subtest 6, Module 3, Slot 2b  PASSED.
 Receiver 1 catch - prelatch (ch_2)                
  Result Received = 0000000000000000  Binary
  Result Expected : 0000000000000000  Binary

 Test 3840, Subtest 7, Module 3, Slot 2b  PASSED.
 Receiver 1 catch - latch (ch_2)                   
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3840, Subtest 8, Module 3, Slot 2b  PASSED.
 Receiver 1 catch - clear (ch_2)                   
  Result Received = 0000000000000000  Binary
  Result Expected : 0000000000000000  Binary

 Test 3840, Subtest 9, Module 3, Slot 2b  PASSED.
 Receiver 1 catch - prelatch (ch_3)                
  Result Received = 0000000000000000  Binary
  Result Expected : 0000000000000000  Binary

 Test 3840, Subtest 10, Module 3, Slot 2b  PASSED.
 Receiver 1 catch - latch (ch_3)                   
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3840, Subtest 11, Module 3, Slot 2b  PASSED.
 Receiver 1 catch - clear (ch_3)                   
  Result Received = 0000000000000000  Binary
  Result Expected : 0000000000000000  Binary

 Test 3840, Subtest 12, Module 3, Slot 2b  PASSED.
 Receiver 1 catch - prelatch (ch_4)                
  Result Received = 0000000000000000  Binary
  Result Expected : 0000000000000000  Binary

 Test 3840, Subtest 13, Module 3, Slot 2b  PASSED.
 Receiver 1 catch - latch (ch_4)                   
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3840, Subtest 14, Module 3, Slot 2b  PASSED.
 Receiver 1 catch - clear (ch_4)                   
  Result Received = 0000000000000000  Binary
  Result Expected : 0000000000000000  Binary

 Test 3840, Subtest 15, Module 3, Slot 2b  PASSED.
 Receiver 1 catch - prelatch (ch_5)                
  Result Received = 0000000000000000  Binary
  Result Expected : 0000000000000000  Binary

 Test 3840, Subtest 16, Module 3, Slot 2b  PASSED.
 Receiver 1 catch - latch (ch_5)                   
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3840, Subtest 17, Module 3, Slot 2b  PASSED.
 Receiver 1 catch - clear (ch_5)                   
  Result Received = 0000000000000000  Binary
  Result Expected : 0000000000000000  Binary

 Test 3840, Subtest 18, Module 3, Slot 2b  PASSED.
 Receiver 1 catch - prelatch (ch_6)                
  Result Received = 0000000000000000  Binary
  Result Expected : 0000000000000000  Binary

 Test 3840, Subtest 19, Module 3, Slot 2b  PASSED.
 Receiver 1 catch - latch (ch_6)                   
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3840, Subtest 20, Module 3, Slot 2b  PASSED.
 Receiver 1 catch - clear (ch_6)                   
  Result Received = 0000000000000000  Binary
  Result Expected : 0000000000000000  Binary

 Test 3840, Subtest 21, Module 3, Slot 2b  PASSED.
 Receiver 1 catch - prelatch (ch_7)                
  Result Received = 0000000000000000  Binary
  Result Expected : 0000000000000000  Binary

 Test 3840, Subtest 22, Module 3, Slot 2b  PASSED.
 Receiver 1 catch - latch (ch_7)                   
  Result Received = 0000000000000001  Binary
  Result Expected : 0000000000000001  Binary

 Test 3840, Subtest 23, Module 3, Slot 2b  PASSED.
 Receiver 1 catch - clear (ch_7)                   
  Result Received = 0000000000000000  Binary
  Result Expected : 0000000000000000  Binary

 Test 3842, Subtest 0, Module 3, Slot 2a  PASSED.
 Pinhead reset GTH before (ch0)                    
  Result received : 1  Decimal
  Result expected : 1

 Test 3842, Subtest 1, Module 3, Slot 2a  PASSED.
 Pinhead reset GTL before (ch0)                    
  Result received : 1  Decimal
  Result expected : 1

 Test 3842, Subtest 2, Module 3, Slot 2a  PASSED.
 Pinhead reset GTH after  (ch0)                    
  Result received : 0  Decimal
  Result expected : 0

 Test 3842, Subtest 3, Module 3, Slot 2a  PASSED.
 Pinhead reset GTL after  (ch0)                    
  Result received : 1  Decimal
  Result expected : 1

 Test 3842, Subtest 4, Module 3, Slot 2a  PASSED.
 Pinhead reset GTH before (ch1)                    
  Result received : 1  Decimal
  Result expected : 1

 Test 3842, Subtest 5, Module 3, Slot 2a  PASSED.
 Pinhead reset GTL before (ch1)                    
  Result received : 1  Decimal
  Result expected : 1

 Test 3842, Subtest 6, Module 3, Slot 2a  PASSED.
 Pinhead reset GTH after  (ch1)                    
  Result received : 0  Decimal
  Result expected : 0

 Test 3842, Subtest 7, Module 3, Slot 2a  PASSED.
 Pinhead reset GTL after  (ch1)                    
  Result received : 1  Decimal
  Result expected : 1

 Test 3842, Subtest 8, Module 3, Slot 2a  PASSED.
 Pinhead reset GTH before (ch2)                    
  Result received : 1  Decimal
  Result expected : 1

 Test 3842, Subtest 9, Module 3, Slot 2a  PASSED.
 Pinhead reset GTL before (ch2)                    
  Result received : 1  Decimal
  Result expected : 1

 Test 3842, Subtest 10, Module 3, Slot 2a  PASSED.
 Pinhead reset GTH after  (ch2)                    
  Result received : 0  Decimal
  Result expected : 0

 Test 3842, Subtest 11, Module 3, Slot 2a  PASSED.
 Pinhead reset GTL after  (ch2)                    
  Result received : 1  Decimal
  Result expected : 1

 Test 3842, Subtest 12, Module 3, Slot 2a  PASSED.
 Pinhead reset GTH before (ch3)                    
  Result received : 1  Decimal
  Result expected : 1

 Test 3842, Subtest 13, Module 3, Slot 2a  PASSED.
 Pinhead reset GTL before (ch3)                    
  Result received : 1  Decimal
  Result expected : 1

 Test 3842, Subtest 14, Module 3, Slot 2a  PASSED.
 Pinhead reset GTH after  (ch3)                    
  Result received : 0  Decimal
  Result expected : 0

 Test 3842, Subtest 15, Module 3, Slot 2a  PASSED.
 Pinhead reset GTL after  (ch3)                    
  Result received : 1  Decimal
  Result expected : 1

 Test 3842, Subtest 16, Module 3, Slot 2a  PASSED.
 Pinhead reset GTH before (ch4)                    
  Result received : 1  Decimal
  Result expected : 1

 Test 3842, Subtest 17, Module 3, Slot 2a  PASSED.
 Pinhead reset GTL before (ch4)                    
  Result received : 1  Decimal
  Result expected : 1

 Test 3842, Subtest 18, Module 3, Slot 2a  PASSED.
 Pinhead reset GTH after  (ch4)                    
  Result received : 0  Decimal
  Result expected : 0

 Test 3842, Subtest 19, Module 3, Slot 2a  PASSED.
 Pinhead reset GTL after  (ch4)                    
  Result received : 1  Decimal
  Result expected : 1

 Test 3842, Subtest 20, Module 3, Slot 2a  PASSED.
 Pinhead reset GTH before (ch5)                    
  Result received : 1  Decimal
  Result expected : 1

 Test 3842, Subtest 21, Module 3, Slot 2a  PASSED.
 Pinhead reset GTL before (ch5)                    
  Result received : 1  Decimal
  Result expected : 1

 Test 3842, Subtest 22, Module 3, Slot 2a  PASSED.
 Pinhead reset GTH after  (ch5)                    
  Result received : 0  Decimal
  Result expected : 0

 Test 3842, Subtest 23, Module 3, Slot 2a  PASSED.
 Pinhead reset GTL after  (ch5)                    
  Result received : 1  Decimal
  Result expected : 1

 Test 3842, Subtest 24, Module 3, Slot 2a  PASSED.
 Pinhead reset GTH before (ch6)                    
  Result received : 1  Decimal
  Result expected : 1

 Test 3842, Subtest 25, Module 3, Slot 2a  PASSED.
 Pinhead reset GTL before (ch6)                    
  Result received : 1  Decimal
  Result expected : 1

 Test 3842, Subtest 26, Module 3, Slot 2a  PASSED.
 Pinhead reset GTH after  (ch6)                    
  Result received : 0  Decimal
  Result expected : 0

 Test 3842, Subtest 27, Module 3, Slot 2a  PASSED.
 Pinhead reset GTL after  (ch6)                    
  Result received : 1  Decimal
  Result expected : 1

 Test 3842, Subtest 28, Module 3, Slot 2a  PASSED.
 Pinhead reset GTH before (ch7)                    
  Result received : 1  Decimal
  Result expected : 1

 Test 3842, Subtest 29, Module 3, Slot 2a  PASSED.
 Pinhead reset GTL before (ch7)                    
  Result received : 1  Decimal
  Result expected : 1

 Test 3842, Subtest 30, Module 3, Slot 2a  PASSED.
 Pinhead reset GTH after  (ch7)                    
  Result received : 0  Decimal
  Result expected : 0

 Test 3842, Subtest 31, Module 3, Slot 2a  PASSED.
 Pinhead reset GTL after  (ch7)                    
  Result received : 1  Decimal
  Result expected : 1

 Test 3842, Subtest 0, Module 3, Slot 2b  PASSED.
 Pinhead reset GTH before (ch0)                    
  Result received : 1  Decimal
  Result expected : 1

 Test 3842, Subtest 1, Module 3, Slot 2b  PASSED.
 Pinhead reset GTL before (ch0)                    
  Result received : 1  Decimal
  Result expected : 1

 Test 3842, Subtest 2, Module 3, Slot 2b  PASSED.
 Pinhead reset GTH after  (ch0)                    
  Result received : 0  Decimal
  Result expected : 0

 Test 3842, Subtest 3, Module 3, Slot 2b  PASSED.
 Pinhead reset GTL after  (ch0)                    
  Result received : 1  Decimal
  Result expected : 1

 Test 3842, Subtest 4, Module 3, Slot 2b  PASSED.
 Pinhead reset GTH before (ch1)                    
  Result received : 1  Decimal
  Result expected : 1

 Test 3842, Subtest 5, Module 3, Slot 2b  PASSED.
 Pinhead reset GTL before (ch1)                    
  Result received : 1  Decimal
  Result expected : 1

 Test 3842, Subtest 6, Module 3, Slot 2b  PASSED.
 Pinhead reset GTH after  (ch1)                    
  Result received : 0  Decimal
  Result expected : 0

 Test 3842, Subtest 7, Module 3, Slot 2b  PASSED.
 Pinhead reset GTL after  (ch1)                    
  Result received : 1  Decimal
  Result expected : 1

 Test 3842, Subtest 8, Module 3, Slot 2b  PASSED.
 Pinhead reset GTH before (ch2)                    
  Result received : 1  Decimal
  Result expected : 1

 Test 3842, Subtest 9, Module 3, Slot 2b  PASSED.
 Pinhead reset GTL before (ch2)                    
  Result received : 1  Decimal
  Result expected : 1

 Test 3842, Subtest 10, Module 3, Slot 2b  PASSED.
 Pinhead reset GTH after  (ch2)                    
  Result received : 0  Decimal
  Result expected : 0

 Test 3842, Subtest 11, Module 3, Slot 2b  PASSED.
 Pinhead reset GTL after  (ch2)                    
  Result received : 1  Decimal
  Result expected : 1

 Test 3842, Subtest 12, Module 3, Slot 2b  PASSED.
 Pinhead reset GTH before (ch3)                    
  Result received : 1  Decimal
  Result expected : 1

 Test 3842, Subtest 13, Module 3, Slot 2b  PASSED.
 Pinhead reset GTL before (ch3)                    
  Result received : 1  Decimal
  Result expected : 1

 Test 3842, Subtest 14, Module 3, Slot 2b  PASSED.
 Pinhead reset GTH after  (ch3)                    
  Result received : 0  Decimal
  Result expected : 0

 Test 3842, Subtest 15, Module 3, Slot 2b  PASSED.
 Pinhead reset GTL after  (ch3)                    
  Result received : 1  Decimal
  Result expected : 1

 Test 3842, Subtest 16, Module 3, Slot 2b  PASSED.
 Pinhead reset GTH before (ch4)                    
  Result received : 1  Decimal
  Result expected : 1

 Test 3842, Subtest 17, Module 3, Slot 2b  PASSED.
 Pinhead reset GTL before (ch4)                    
  Result received : 1  Decimal
  Result expected : 1

 Test 3842, Subtest 18, Module 3, Slot 2b  PASSED.
 Pinhead reset GTH after  (ch4)                    
  Result received : 0  Decimal
  Result expected : 0

 Test 3842, Subtest 19, Module 3, Slot 2b  PASSED.
 Pinhead reset GTL after  (ch4)                    
  Result received : 1  Decimal
  Result expected : 1

 Test 3842, Subtest 20, Module 3, Slot 2b  PASSED.
 Pinhead reset GTH before (ch5)                    
  Result received : 1  Decimal
  Result expected : 1

 Test 3842, Subtest 21, Module 3, Slot 2b  PASSED.
 Pinhead reset GTL before (ch5)                    
  Result received : 1  Decimal
  Result expected : 1

 Test 3842, Subtest 22, Module 3, Slot 2b  PASSED.
 Pinhead reset GTH after  (ch5)                    
  Result received : 0  Decimal
  Result expected : 0

 Test 3842, Subtest 23, Module 3, Slot 2b  PASSED.
 Pinhead reset GTL after  (ch5)                    
  Result received : 1  Decimal
  Result expected : 1

 Test 3842, Subtest 24, Module 3, Slot 2b  PASSED.
 Pinhead reset GTH before (ch6)                    
  Result received : 1  Decimal
  Result expected : 1

 Test 3842, Subtest 25, Module 3, Slot 2b  PASSED.
 Pinhead reset GTL before (ch6)                    
  Result received : 1  Decimal
  Result expected : 1

 Test 3842, Subtest 26, Module 3, Slot 2b  PASSED.
 Pinhead reset GTH after  (ch6)                    
  Result received : 0  Decimal
  Result expected : 0

 Test 3842, Subtest 27, Module 3, Slot 2b  PASSED.
 Pinhead reset GTL after  (ch6)                    
  Result received : 1  Decimal
  Result expected : 1

 Test 3842, Subtest 28, Module 3, Slot 2b  PASSED.
 Pinhead reset GTH before (ch7)                    
  Result received : 1  Decimal
  Result expected : 1

 Test 3842, Subtest 29, Module 3, Slot 2b  PASSED.
 Pinhead reset GTL before (ch7)                    
  Result received : 1  Decimal
  Result expected : 1

 Test 3842, Subtest 30, Module 3, Slot 2b  PASSED.
 Pinhead reset GTH after  (ch7)                    
  Result received : 0  Decimal
  Result expected : 0

 Test 3842, Subtest 31, Module 3, Slot 2b  PASSED.
 Pinhead reset GTL after  (ch7)                    
  Result received : 1  Decimal
  Result expected : 1

 Test 3860, Subtest 0, Module 3, Slot 2a  PASSED.
 ch_0(over power/current low current)              
  Result Received = 0000000011111111  Binary
  Result Expected : xxxxxxxx11111111  Binary

 Test 3860, Subtest 1, Module 3, Slot 2a  PASSED.
 ch_0(over power/current hi current)               
  Result Received = 0000000011111111  Binary
  Result Expected : xxxxxxxx11111111  Binary

 Test 3860, Subtest 2, Module 3, Slot 2a  PASSED.
 ch_1(over power/current low current)              
  Result Received = 0000000011111111  Binary
  Result Expected : xxxxxxxx11111111  Binary

 Test 3860, Subtest 3, Module 3, Slot 2a  PASSED.
 ch_1(over power/current hi current)               
  Result Received = 0000000011111111  Binary
  Result Expected : xxxxxxxx11111111  Binary

 Test 3860, Subtest 4, Module 3, Slot 2a  PASSED.
 ch_2(over power/current low current)              
  Result Received = 0000000011111111  Binary
  Result Expected : xxxxxxxx11111111  Binary

 Test 3860, Subtest 5, Module 3, Slot 2a  PASSED.
 ch_2(over power/current hi current)               
  Result Received = 0000000011111111  Binary
  Result Expected : xxxxxxxx11111111  Binary

 Test 3860, Subtest 6, Module 3, Slot 2a  PASSED.
 ch_3(over power/current low current)              
  Result Received = 0000000011111111  Binary
  Result Expected : xxxxxxxx11111111  Binary

 Test 3860, Subtest 7, Module 3, Slot 2a  PASSED.
 ch_3(over power/current hi current)               
  Result Received = 0000000011111111  Binary
  Result Expected : xxxxxxxx11111111  Binary

 Test 3860, Subtest 8, Module 3, Slot 2a  PASSED.
 ch_4(over power/current low current)              
  Result Received = 0000000011111111  Binary
  Result Expected : xxxxxxxx11111111  Binary

 Test 3860, Subtest 9, Module 3, Slot 2a  PASSED.
 ch_4(over power/current hi current)               
  Result Received = 0000000011111111  Binary
  Result Expected : xxxxxxxx11111111  Binary

 Test 3860, Subtest 10, Module 3, Slot 2a  PASSED.
 ch_5(over power/current low current)              
  Result Received = 0000000011111111  Binary
  Result Expected : xxxxxxxx11111111  Binary

 Test 3860, Subtest 11, Module 3, Slot 2a  PASSED.
 ch_5(over power/current hi current)               
  Result Received = 0000000011111111  Binary
  Result Expected : xxxxxxxx11111111  Binary

 Test 3860, Subtest 12, Module 3, Slot 2a  PASSED.
 ch_6(over power/current low current)              
  Result Received = 0000000011111111  Binary
  Result Expected : xxxxxxxx11111111  Binary

 Test 3860, Subtest 13, Module 3, Slot 2a  PASSED.
 ch_6(over power/current hi current)               
  Result Received = 0000000011111111  Binary
  Result Expected : xxxxxxxx11111111  Binary

 Test 3860, Subtest 14, Module 3, Slot 2a  PASSED.
 ch_7(over power/current low current)              
  Result Received = 0000000011111111  Binary
  Result Expected : xxxxxxxx11111111  Binary

 Test 3860, Subtest 15, Module 3, Slot 2a  PASSED.
 ch_7(over power/current hi current)               
  Result Received = 0000000011111111  Binary
  Result Expected : xxxxxxxx11111111  Binary

 Test 3860, Subtest 0, Module 3, Slot 2b  PASSED.
 ch_0(over power/current low current)              
  Result Received = 0000000011111111  Binary
  Result Expected : xxxxxxxx11111111  Binary

 Test 3860, Subtest 1, Module 3, Slot 2b  PASSED.
 ch_0(over power/current hi current)               
  Result Received = 0000000011111111  Binary
  Result Expected : xxxxxxxx11111111  Binary

 Test 3860, Subtest 2, Module 3, Slot 2b  PASSED.
 ch_1(over power/current low current)              
  Result Received = 0000000011111111  Binary
  Result Expected : xxxxxxxx11111111  Binary

 Test 3860, Subtest 3, Module 3, Slot 2b  PASSED.
 ch_1(over power/current hi current)               
  Result Received = 0000000011111111  Binary
  Result Expected : xxxxxxxx11111111  Binary

 Test 3860, Subtest 4, Module 3, Slot 2b  PASSED.
 ch_2(over power/current low current)              
  Result Received = 0000000011111111  Binary
  Result Expected : xxxxxxxx11111111  Binary

 Test 3860, Subtest 5, Module 3, Slot 2b  PASSED.
 ch_2(over power/current hi current)               
  Result Received = 0000000011111111  Binary
  Result Expected : xxxxxxxx11111111  Binary

 Test 3860, Subtest 6, Module 3, Slot 2b  PASSED.
 ch_3(over power/current low current)              
  Result Received = 0000000011111111  Binary
  Result Expected : xxxxxxxx11111111  Binary

 Test 3860, Subtest 7, Module 3, Slot 2b  PASSED.
 ch_3(over power/current hi current)               
  Result Received = 0000000011111111  Binary
  Result Expected : xxxxxxxx11111111  Binary

 Test 3860, Subtest 8, Module 3, Slot 2b  PASSED.
 ch_4(over power/current low current)              
  Result Received = 0000000011111111  Binary
  Result Expected : xxxxxxxx11111111  Binary

 Test 3860, Subtest 9, Module 3, Slot 2b  PASSED.
 ch_4(over power/current hi current)               
  Result Received = 0000000011111111  Binary
  Result Expected : xxxxxxxx11111111  Binary

 Test 3860, Subtest 10, Module 3, Slot 2b  PASSED.
 ch_5(over power/current low current)              
  Result Received = 0000000011111111  Binary
  Result Expected : xxxxxxxx11111111  Binary

 Test 3860, Subtest 11, Module 3, Slot 2b  PASSED.
 ch_5(over power/current hi current)               
  Result Received = 0000000011111111  Binary
  Result Expected : xxxxxxxx11111111  Binary

 Test 3860, Subtest 12, Module 3, Slot 2b  PASSED.
 ch_6(over power/current low current)              
  Result Received = 0000000011111111  Binary
  Result Expected : xxxxxxxx11111111  Binary

 Test 3860, Subtest 13, Module 3, Slot 2b  PASSED.
 ch_6(over power/current hi current)               
  Result Received = 0000000011111111  Binary
  Result Expected : xxxxxxxx11111111  Binary

 Test 3860, Subtest 14, Module 3, Slot 2b  PASSED.
 ch_7(over power/current low current)              
  Result Received = 0000000011111111  Binary
  Result Expected : xxxxxxxx11111111  Binary

 Test 3860, Subtest 15, Module 3, Slot 2b  PASSED.
 ch_7(over power/current hi current)               
  Result Received = 0000000011111111  Binary
  Result Expected : xxxxxxxx11111111  Binary

 Test 3970, Subtest 0, Module 3, Slot 2a  PASSED.
 receiver bias current(ch_0_bias = -1.0V)          
  Low Limit       : -1.50273900E-04
  Result Received :  1.05535907E-05  Amps
  High Limit      :  1.50273900E-04

 Test 3970, Subtest 1, Module 3, Slot 2a  PASSED.
 receiver bias current(ch_0_bias = 1.0V)           
  Low Limit       : -1.50273900E-04
  Result Received :  1.14186391E-05  Amps
  High Limit      :  1.50273900E-04

 Test 3970, Subtest 2, Module 3, Slot 2a  PASSED.
 receiver bias current(ch_0_bias = 3.0V)           
  Low Limit       : -1.50273900E-04
  Result Received :  1.41867941E-05  Amps
  High Limit      :  1.50273900E-04

 Test 3970, Subtest 3, Module 3, Slot 2a  PASSED.
 receiver bias current(ch_1_bias = -1.0V)          
  Low Limit       : -1.50273900E-04
  Result Received :  1.05535907E-05  Amps
  High Limit      :  1.50273900E-04

 Test 3970, Subtest 4, Module 3, Slot 2a  PASSED.
 receiver bias current(ch_1_bias = 1.0V)           
  Low Limit       : -1.50273900E-04
  Result Received :  1.12456294E-05  Amps
  High Limit      :  1.50273900E-04

 Test 3970, Subtest 5, Module 3, Slot 2a  PASSED.
 receiver bias current(ch_1_bias = 3.0V)           
  Low Limit       : -1.50273900E-04
  Result Received :  1.33217457E-05  Amps
  High Limit      :  1.50273900E-04

 Test 3970, Subtest 6, Module 3, Slot 2a  PASSED.
 receiver bias current(ch_2_bias = -1.0V)          
  Low Limit       : -1.50273900E-04
  Result Received :  1.10726198E-05  Amps
  High Limit      :  1.50273900E-04

 Test 3970, Subtest 7, Module 3, Slot 2a  PASSED.
 receiver bias current(ch_2_bias = 1.0V)           
  Low Limit       : -1.50273900E-04
  Result Received :  1.17646585E-05  Amps
  High Limit      :  1.50273900E-04

 Test 3970, Subtest 8, Module 3, Slot 2a  PASSED.
 receiver bias current(ch_2_bias = 3.0V)           
  Low Limit       : -1.50273900E-04
  Result Received :  1.24566972E-05  Amps
  High Limit      :  1.50273900E-04

 Test 3970, Subtest 9, Module 3, Slot 2a  PASSED.
 receiver bias current(ch_3_bias = -1.0V)          
  Low Limit       : -1.50273900E-04
  Result Received :  1.07266004E-05  Amps
  High Limit      :  1.50273900E-04

 Test 3970, Subtest 10, Module 3, Slot 2a  PASSED.
 receiver bias current(ch_3_bias = 1.0V)           
  Low Limit       : -1.50273900E-04
  Result Received :  1.14186391E-05  Amps
  High Limit      :  1.50273900E-04

 Test 3970, Subtest 11, Module 3, Slot 2a  PASSED.
 receiver bias current(ch_3_bias = 3.0V)           
  Low Limit       : -1.50273900E-04
  Result Received :  1.22836875E-05  Amps
  High Limit      :  1.50273900E-04

 Test 3970, Subtest 12, Module 3, Slot 2a  PASSED.
 receiver bias current(ch_4_bias = -1.0V)          
  Low Limit       : -1.50273900E-04
  Result Received :  1.05535907E-05  Amps
  High Limit      :  1.50273900E-04

 Test 3970, Subtest 13, Module 3, Slot 2a  PASSED.
 receiver bias current(ch_4_bias = 1.0V)           
  Low Limit       : -1.50273900E-04
  Result Received :  1.10726198E-05  Amps
  High Limit      :  1.50273900E-04

 Test 3970, Subtest 14, Module 3, Slot 2a  PASSED.
 receiver bias current(ch_4_bias = 3.0V)           
  Low Limit       : -1.50273900E-04
  Result Received :  1.17646585E-05  Amps
  High Limit      :  1.50273900E-04

 Test 3970, Subtest 15, Module 3, Slot 2a  PASSED.
 receiver bias current(ch_5_bias = -1.0V)          
  Low Limit       : -1.50273900E-04
  Result Received :  1.07266004E-05  Amps
  High Limit      :  1.50273900E-04

 Test 3970, Subtest 16, Module 3, Slot 2a  PASSED.
 receiver bias current(ch_5_bias = 1.0V)           
  Low Limit       : -1.50273900E-04
  Result Received :  1.12456294E-05  Amps
  High Limit      :  1.50273900E-04

 Test 3970, Subtest 17, Module 3, Slot 2a  PASSED.
 receiver bias current(ch_5_bias = 3.0V)           
  Low Limit       : -1.50273900E-04
  Result Received :  1.17646585E-05  Amps
  High Limit      :  1.50273900E-04

 Test 3970, Subtest 18, Module 3, Slot 2a  PASSED.
 receiver bias current(ch_6_bias = -1.0V)          
  Low Limit       : -1.50273900E-04
  Result Received :  8.99650356E-06  Amps
  High Limit      :  1.50273900E-04

 Test 3970, Subtest 19, Module 3, Slot 2a  PASSED.
 receiver bias current(ch_6_bias = 1.0V)           
  Low Limit       : -1.50273900E-04
  Result Received :  9.34252292E-06  Amps
  High Limit      :  1.50273900E-04

 Test 3970, Subtest 20, Module 3, Slot 2a  PASSED.
 receiver bias current(ch_6_bias = 3.0V)           
  Low Limit       : -1.50273900E-04
  Result Received :  1.02075713E-05  Amps
  High Limit      :  1.50273900E-04

 Test 3970, Subtest 21, Module 3, Slot 2a  PASSED.
 receiver bias current(ch_7_bias = -1.0V)          
  Low Limit       : -1.50273900E-04
  Result Received :  9.16951324E-06  Amps
  High Limit      :  1.50273900E-04

 Test 3970, Subtest 22, Module 3, Slot 2a  PASSED.
 receiver bias current(ch_7_bias = 1.0V)           
  Low Limit       : -1.50273900E-04
  Result Received :  9.68854229E-06  Amps
  High Limit      :  1.50273900E-04

 Test 3970, Subtest 23, Module 3, Slot 2a  PASSED.
 receiver bias current(ch_7_bias = 3.0V)           
  Low Limit       : -1.50273900E-04
  Result Received :  1.02075713E-05  Amps
  High Limit      :  1.50273900E-04

 Test 3970, Subtest 0, Module 3, Slot 2b  PASSED.
 receiver bias current(ch_0_bias = -1.0V)          
  Low Limit       : -1.50273900E-04
  Result Received :  9.34252292E-06  Amps
  High Limit      :  1.50273900E-04

 Test 3970, Subtest 1, Module 3, Slot 2b  PASSED.
 receiver bias current(ch_0_bias = 1.0V)           
  Low Limit       : -1.50273900E-04
  Result Received :  9.86155198E-06  Amps
  High Limit      :  1.50273900E-04

 Test 3970, Subtest 2, Module 3, Slot 2b  PASSED.
 receiver bias current(ch_0_bias = 3.0V)           
  Low Limit       : -1.50273900E-04
  Result Received :  1.05535907E-05  Amps
  High Limit      :  1.50273900E-04

 Test 3970, Subtest 3, Module 3, Slot 2b  PASSED.
 receiver bias current(ch_1_bias = -1.0V)          
  Low Limit       : -1.50273900E-04
  Result Received :  9.16951324E-06  Amps
  High Limit      :  1.50273900E-04

 Test 3970, Subtest 4, Module 3, Slot 2b  PASSED.
 receiver bias current(ch_1_bias = 1.0V)           
  Low Limit       : -1.50273900E-04
  Result Received :  9.86155198E-06  Amps
  High Limit      :  1.50273900E-04

 Test 3970, Subtest 5, Module 3, Slot 2b  PASSED.
 receiver bias current(ch_1_bias = 3.0V)           
  Low Limit       : -1.50273900E-04
  Result Received :  1.05535907E-05  Amps
  High Limit      :  1.50273900E-04

 Test 3970, Subtest 6, Module 3, Slot 2b  PASSED.
 receiver bias current(ch_2_bias = -1.0V)          
  Low Limit       : -1.50273900E-04
  Result Received :  7.61242609E-06  Amps
  High Limit      :  1.50273900E-04

 Test 3970, Subtest 7, Module 3, Slot 2b  PASSED.
 receiver bias current(ch_2_bias = 1.0V)           
  Low Limit       : -1.50273900E-04
  Result Received :  8.13145514E-06  Amps
  High Limit      :  1.50273900E-04

 Test 3970, Subtest 8, Module 3, Slot 2b  PASSED.
 receiver bias current(ch_2_bias = 3.0V)           
  Low Limit       : -1.50273900E-04
  Result Received :  8.47747451E-06  Amps
  High Limit      :  1.50273900E-04

 Test 3970, Subtest 9, Module 3, Slot 2b  PASSED.
 receiver bias current(ch_3_bias = -1.0V)          
  Low Limit       : -1.50273900E-04
  Result Received :  7.61242609E-06  Amps
  High Limit      :  1.50273900E-04

 Test 3970, Subtest 10, Module 3, Slot 2b  PASSED.
 receiver bias current(ch_3_bias = 1.0V)           
  Low Limit       : -1.50273900E-04
  Result Received :  8.47747451E-06  Amps
  High Limit      :  1.50273900E-04

 Test 3970, Subtest 11, Module 3, Slot 2b  PASSED.
 receiver bias current(ch_3_bias = 3.0V)           
  Low Limit       : -1.50273900E-04
  Result Received :  8.82349387E-06  Amps
  High Limit      :  1.50273900E-04

 Test 3970, Subtest 12, Module 3, Slot 2b  PASSED.
 receiver bias current(ch_4_bias = -1.0V)          
  Low Limit       : -1.50273900E-04
  Result Received :  8.13145514E-06  Amps
  High Limit      :  1.50273900E-04

 Test 3970, Subtest 13, Module 3, Slot 2b  PASSED.
 receiver bias current(ch_4_bias = 1.0V)           
  Low Limit       : -1.50273900E-04
  Result Received :  8.65048419E-06  Amps
  High Limit      :  1.50273900E-04

 Test 3970, Subtest 14, Module 3, Slot 2b  PASSED.
 receiver bias current(ch_4_bias = 3.0V)           
  Low Limit       : -1.50273900E-04
  Result Received :  9.34252292E-06  Amps
  High Limit      :  1.50273900E-04

 Test 3970, Subtest 15, Module 3, Slot 2b  PASSED.
 receiver bias current(ch_5_bias = -1.0V)          
  Low Limit       : -1.50273900E-04
  Result Received :  7.78543577E-06  Amps
  High Limit      :  1.50273900E-04

 Test 3970, Subtest 16, Module 3, Slot 2b  PASSED.
 receiver bias current(ch_5_bias = 1.0V)           
  Low Limit       : -1.50273900E-04
  Result Received :  8.47747451E-06  Amps
  High Limit      :  1.50273900E-04

 Test 3970, Subtest 17, Module 3, Slot 2b  PASSED.
 receiver bias current(ch_5_bias = 3.0V)           
  Low Limit       : -1.50273900E-04
  Result Received :  8.99650356E-06  Amps
  High Limit      :  1.50273900E-04

 Test 3970, Subtest 18, Module 3, Slot 2b  PASSED.
 receiver bias current(ch_6_bias = -1.0V)          
  Low Limit       : -1.50273900E-04
  Result Received :  9.68854229E-06  Amps
  High Limit      :  1.50273900E-04

 Test 3970, Subtest 19, Module 3, Slot 2b  PASSED.
 receiver bias current(ch_6_bias = 1.0V)           
  Low Limit       : -1.50273900E-04
  Result Received :  1.05535907E-05  Amps
  High Limit      :  1.50273900E-04

 Test 3970, Subtest 20, Module 3, Slot 2b  PASSED.
 receiver bias current(ch_6_bias = 3.0V)           
  Low Limit       : -1.50273900E-04
  Result Received :  1.08996101E-05  Amps
  High Limit      :  1.50273900E-04

 Test 3970, Subtest 21, Module 3, Slot 2b  PASSED.
 receiver bias current(ch_7_bias = -1.0V)          
  Low Limit       : -1.50273900E-04
  Result Received :  9.34252292E-06  Amps
  High Limit      :  1.50273900E-04

 Test 3970, Subtest 22, Module 3, Slot 2b  PASSED.
 receiver bias current(ch_7_bias = 1.0V)           
  Low Limit       : -1.50273900E-04
  Result Received :  9.86155198E-06  Amps
  High Limit      :  1.50273900E-04

 Test 3970, Subtest 23, Module 3, Slot 2b  PASSED.
 receiver bias current(ch_7_bias = 3.0V)           
  Low Limit       : -1.50273900E-04
  Result Received :  1.03805810E-05  Amps
  High Limit      :  1.50273900E-04

 Test 3971, Subtest 0, Module 3, Slot 2a  PASSED.
 KDC1 and KX1 close relay test                     
  Low Limit       :  8.9370350E-01
  Result Received :  1.7233644E+00  Ohms
  High Limit      :  8.2109680E+00

 Test 3971, Subtest 1, Module 3, Slot 2a  PASSED.
 KDC2 and KX2 close relay test                     
  Low Limit       :  8.9370350E-01
  Result Received :  1.8050227E+00  Ohms
  High Limit      :  8.2109680E+00

 Test 3971, Subtest 2, Module 3, Slot 2a  PASSED.
 KDC3 and KX3 close relay test                     
  Low Limit       :  8.9370350E-01
  Result Received :  1.7434695E+00  Ohms
  High Limit      :  8.2109680E+00

 Test 3971, Subtest 3, Module 3, Slot 2a  PASSED.
 KDC4 and KX4 close relay test                     
  Low Limit       :  8.9370350E-01
  Result Received :  1.7497504E+00  Ohms
  High Limit      :  8.2109680E+00

 Test 3971, Subtest 4, Module 3, Slot 2a  PASSED.
 KDC5 and KX5 close relay test                     
  Low Limit       :  8.9370350E-01
  Result Received :  1.7127295E+00  Ohms
  High Limit      :  8.2109680E+00

 Test 3971, Subtest 5, Module 3, Slot 2a  PASSED.
 KDC6 and KX6 close relay test                     
  Low Limit       :  8.9370350E-01
  Result Received :  1.7346484E+00  Ohms
  High Limit      :  8.2109680E+00

 Test 3971, Subtest 6, Module 3, Slot 2a  PASSED.
 KDC7 and KX7 close relay test                     
  Low Limit       :  8.9370350E-01
  Result Received :  1.6772427E+00  Ohms
  High Limit      :  8.2109680E+00

 Test 3971, Subtest 7, Module 3, Slot 2a  PASSED.
 KDC8 and KX8 close relay test                     
  Low Limit       :  8.9370350E-01
  Result Received :  1.7508016E+00  Ohms
  High Limit      :  8.2109680E+00

 Test 3971, Subtest 0, Module 3, Slot 2b  PASSED.
 KDC1 and KX1 close relay test                     
  Low Limit       :  8.9370350E-01
  Result Received :  1.6487747E+00  Ohms
  High Limit      :  8.2109680E+00

 Test 3971, Subtest 1, Module 3, Slot 2b  PASSED.
 KDC2 and KX2 close relay test                     
  Low Limit       :  8.9370350E-01
  Result Received :  1.6681221E+00  Ohms
  High Limit      :  8.2109680E+00

 Test 3971, Subtest 2, Module 3, Slot 2b  PASSED.
 KDC3 and KX3 close relay test                     
  Low Limit       :  8.9370350E-01
  Result Received :  1.6362770E+00  Ohms
  High Limit      :  8.2109680E+00

 Test 3971, Subtest 3, Module 3, Slot 2b  PASSED.
 KDC4 and KX4 close relay test                     
  Low Limit       :  8.9370350E-01
  Result Received :  1.6105053E+00  Ohms
  High Limit      :  8.2109680E+00

 Test 3971, Subtest 4, Module 3, Slot 2b  PASSED.
 KDC5 and KX5 close relay test                     
  Low Limit       :  8.9370350E-01
  Result Received :  1.6154153E+00  Ohms
  High Limit      :  8.2109680E+00

 Test 3971, Subtest 5, Module 3, Slot 2b  PASSED.
 KDC6 and KX6 close relay test                     
  Low Limit       :  8.9370350E-01
  Result Received :  1.5642562E+00  Ohms
  High Limit      :  8.2109680E+00

 Test 3971, Subtest 6, Module 3, Slot 2b  PASSED.
 KDC7 and KX7 close relay test                     
  Low Limit       :  8.9370350E-01
  Result Received :  1.6441237E+00  Ohms
  High Limit      :  8.2109680E+00

 Test 3971, Subtest 7, Module 3, Slot 2b  PASSED.
 KDC8 and KX8 close relay test                     
  Low Limit       :  8.9370350E-01
  Result Received :  1.5994562E+00  Ohms
  High Limit      :  8.2109680E+00

 Test 3972, Subtest 0, Module 3, Slot 2a  PASSED.
 KGLA close relay test                             
  Low Limit       :  8.2001530E-01
  Result Received :  1.5060513E+00  Ohms
  High Limit      :  8.0529960E+00

 Test 3972, Subtest 1, Module 3, Slot 2a  PASSED.
 KGLB close relay test                             
  Low Limit       :  8.2001530E-01
  Result Received :  1.5443610E+00  Ohms
  High Limit      :  8.0529960E+00

 Test 3972, Subtest 2, Module 3, Slot 2a  PASSED.
 KGLC close relay test                             
  Low Limit       :  8.2001530E-01
  Result Received :  1.5154495E+00  Ohms
  High Limit      :  8.0529960E+00

 Test 3972, Subtest 3, Module 3, Slot 2a  PASSED.
 KGLD close relay test                             
  Low Limit       :  8.2001530E-01
  Result Received :  1.5201926E+00  Ohms
  High Limit      :  8.0529960E+00

 Test 3972, Subtest 4, Module 3, Slot 2a  PASSED.
 KGLE close relay test                             
  Low Limit       :  8.2001530E-01
  Result Received :  1.4975382E+00  Ohms
  High Limit      :  8.0529960E+00

 Test 3972, Subtest 5, Module 3, Slot 2a  PASSED.
 KGLF close relay test                             
  Low Limit       :  8.2001530E-01
  Result Received :  1.5037200E+00  Ohms
  High Limit      :  8.0529960E+00

 Test 3972, Subtest 6, Module 3, Slot 2a  PASSED.
 KGLG close relay test                             
  Low Limit       :  8.2001530E-01
  Result Received :  1.4733111E+00  Ohms
  High Limit      :  8.0529960E+00

 Test 3972, Subtest 7, Module 3, Slot 2a  PASSED.
 KGLH close relay test                             
  Low Limit       :  8.2001530E-01
  Result Received :  1.4618557E+00  Ohms
  High Limit      :  8.0529960E+00

 Test 3972, Subtest 0, Module 3, Slot 2b  PASSED.
 KGLA close relay test                             
  Low Limit       :  8.2001530E-01
  Result Received :  1.4416074E+00  Ohms
  High Limit      :  8.0529960E+00

 Test 3972, Subtest 1, Module 3, Slot 2b  PASSED.
 KGLB close relay test                             
  Low Limit       :  8.2001530E-01
  Result Received :  1.4541963E+00  Ohms
  High Limit      :  8.0529960E+00

 Test 3972, Subtest 2, Module 3, Slot 2b  PASSED.
 KGLC close relay test                             
  Low Limit       :  8.2001530E-01
  Result Received :  1.4362786E+00  Ohms
  High Limit      :  8.0529960E+00

 Test 3972, Subtest 3, Module 3, Slot 2b  PASSED.
 KGLD close relay test                             
  Low Limit       :  8.2001530E-01
  Result Received :  1.4288842E+00  Ohms
  High Limit      :  8.0529960E+00

 Test 3972, Subtest 4, Module 3, Slot 2b  PASSED.
 KGLE close relay test                             
  Low Limit       :  8.2001530E-01
  Result Received :  1.4239967E+00  Ohms
  High Limit      :  8.0529960E+00

 Test 3972, Subtest 5, Module 3, Slot 2b  PASSED.
 KGLF close relay test                             
  Low Limit       :  8.2001530E-01
  Result Received :  1.4064717E+00  Ohms
  High Limit      :  8.0529960E+00

 Test 3972, Subtest 6, Module 3, Slot 2b  PASSED.
 KGLG close relay test                             
  Low Limit       :  8.2001530E-01
  Result Received :  1.4487742E+00  Ohms
  High Limit      :  8.0529960E+00

 Test 3972, Subtest 7, Module 3, Slot 2b  PASSED.
 KGLH close relay test                             
  Low Limit       :  8.2001530E-01
  Result Received :  1.3953600E+00  Ohms
  High Limit      :  8.0529960E+00

 Test 3974, Subtest 0, Module 3, Slot 2a  PASSED.
 K10A close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7661874E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 1, Module 3, Slot 2a  PASSED.
 K11A close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7758740E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 2, Module 3, Slot 2a  PASSED.
 K12A close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7862147E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 3, Module 3, Slot 2a  PASSED.
 K13A close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7944638E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 4, Module 3, Slot 2a  PASSED.
 K14A close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.8000057E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 5, Module 3, Slot 2a  PASSED.
 K15A close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7944638E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 6, Module 3, Slot 2a  PASSED.
 K16A close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7867623E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 7, Module 3, Slot 2a  PASSED.
 K17A close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7791265E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 8, Module 3, Slot 2a  PASSED.
 K18A close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7699418E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 9, Module 3, Slot 2a  PASSED.
 K10B close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.8444362E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 10, Module 3, Slot 2a  PASSED.
 K11B close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.8573673E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 11, Module 3, Slot 2a  PASSED.
 K12B close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.8615198E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 12, Module 3, Slot 2a  PASSED.
 K13B close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.8752955E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 13, Module 3, Slot 2a  PASSED.
 K14B close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.8783172E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 14, Module 3, Slot 2a  PASSED.
 K15B close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.8783172E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 15, Module 3, Slot 2a  PASSED.
 K16B close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.8627096E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 16, Module 3, Slot 2a  PASSED.
 K17B close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.8538227E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 17, Module 3, Slot 2a  PASSED.
 K18B close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.8514671E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 18, Module 3, Slot 2a  PASSED.
 K10C close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7818461E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 19, Module 3, Slot 2a  PASSED.
 K11C close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7944638E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 20, Module 3, Slot 2a  PASSED.
 K12C close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.8055819E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 21, Module 3, Slot 2a  PASSED.
 K13C close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.8027895E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 22, Module 3, Slot 2a  PASSED.
 K14C close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.8185393E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 23, Module 3, Slot 2a  PASSED.
 K15C close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.8191069E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 24, Module 3, Slot 2a  PASSED.
 K16C close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.8078221E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 25, Module 3, Slot 2a  PASSED.
 K17C close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.8039054E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 26, Module 3, Slot 2a  PASSED.
 K18C close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7884070E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 27, Module 3, Slot 2a  PASSED.
 K10D close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7906048E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 28, Module 3, Slot 2a  PASSED.
 K11D close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7961228E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 29, Module 3, Slot 2a  PASSED.
 K12D close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.8157067E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 30, Module 3, Slot 2a  PASSED.
 K13D close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.8134469E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 31, Module 3, Slot 2a  PASSED.
 K14D close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.8293843E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 32, Module 3, Slot 2a  PASSED.
 K15D close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.8213808E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 33, Module 3, Slot 2a  PASSED.
 K16D close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.8162725E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 34, Module 3, Slot 2a  PASSED.
 K17D close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.8022321E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 35, Module 3, Slot 2a  PASSED.
 K18D close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7895052E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 36, Module 3, Slot 2a  PASSED.
 K10E close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7555477E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 37, Module 3, Slot 2a  PASSED.
 K11E close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7619161E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 38, Module 3, Slot 2a  PASSED.
 K12E close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7683308E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 39, Module 3, Slot 2a  PASSED.
 K13E close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7742522E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 40, Module 3, Slot 2a  PASSED.
 K14E close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7878584E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 41, Module 3, Slot 2a  PASSED.
 K15E close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7818461E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 42, Module 3, Slot 2a  PASSED.
 K16E close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7731726E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 43, Module 3, Slot 2a  PASSED.
 K17E close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7656524E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 44, Module 3, Slot 2a  PASSED.
 K18E close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7550191E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 45, Module 3, Slot 2a  PASSED.
 K10F close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7758740E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 46, Module 3, Slot 2a  PASSED.
 K11F close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7823910E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 47, Module 3, Slot 2a  PASSED.
 K12F close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7944638E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 48, Module 3, Slot 2a  PASSED.
 K13F close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.8022321E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 49, Module 3, Slot 2a  PASSED.
 K14F close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.8106302E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 50, Module 3, Slot 2a  PASSED.
 K15F close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.8050227E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 51, Module 3, Slot 2a  PASSED.
 K16F close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7950165E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 52, Module 3, Slot 2a  PASSED.
 K17F close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7813015E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 53, Module 3, Slot 2a  PASSED.
 K18F close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7704795E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 54, Module 3, Slot 2a  PASSED.
 K10G close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7182838E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 55, Module 3, Slot 2a  PASSED.
 K11G close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7269388E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 56, Module 3, Slot 2a  PASSED.
 K12G close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7341322E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 57, Module 3, Slot 2a  PASSED.
 K13G close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7413859E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 58, Module 3, Slot 2a  PASSED.
 K14G close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7508016E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 59, Module 3, Slot 2a  PASSED.
 K15G close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7513277E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 60, Module 3, Slot 2a  PASSED.
 K16G close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7372335E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 61, Module 3, Slot 2a  PASSED.
 K17G close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7248945E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 62, Module 3, Slot 2a  PASSED.
 K18G close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7157546E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 63, Module 3, Slot 2a  PASSED.
 K10H close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7928079E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 64, Module 3, Slot 2a  PASSED.
 K11H close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.8067013E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 65, Module 3, Slot 2a  PASSED.
 K12H close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.8213808E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 66, Module 3, Slot 2a  PASSED.
 K13H close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.8259456E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 67, Module 3, Slot 2a  PASSED.
 K14H close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.8391980E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 68, Module 3, Slot 2a  PASSED.
 K15H close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.8386178E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 69, Module 3, Slot 2a  PASSED.
 K16H close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.8179721E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 70, Module 3, Slot 2a  PASSED.
 K17H close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.8089443E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 71, Module 3, Slot 2a  PASSED.
 K18H close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7966765E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 0, Module 3, Slot 2b  PASSED.
 K10A close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.6938153E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 1, Module 3, Slot 2b  PASSED.
 K11A close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7032199E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 2, Module 3, Slot 2b  PASSED.
 K12A close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7147451E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 3, Module 3, Slot 2b  PASSED.
 K13A close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7259160E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 4, Module 3, Slot 2b  PASSED.
 K14A close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7295010E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 5, Module 3, Slot 2b  PASSED.
 K15A close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7248945E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 6, Module 3, Slot 2b  PASSED.
 K16A close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7233644E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 7, Module 3, Slot 2b  PASSED.
 K17A close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7092136E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 8, Module 3, Slot 2b  PASSED.
 K18A close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7057122E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 9, Module 3, Slot 2b  PASSED.
 K10B close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7092136E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 10, Module 3, Slot 2b  PASSED.
 K11B close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7223459E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 11, Module 3, Slot 2b  PASSED.
 K12B close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7289880E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 12, Module 3, Slot 2b  PASSED.
 K13B close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7387883E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 13, Module 3, Slot 2b  PASSED.
 K14B close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7481759E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 14, Module 3, Slot 2b  PASSED.
 K15B close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7466043E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 15, Module 3, Slot 2b  PASSED.
 K16B close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7346484E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 16, Module 3, Slot 2b  PASSED.
 K17B close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7269388E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 17, Module 3, Slot 2b  PASSED.
 K18B close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7223459E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 18, Module 3, Slot 2b  PASSED.
 K10C close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.6786920E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 19, Module 3, Slot 2b  PASSED.
 K11C close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.6889071E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 20, Module 3, Slot 2b  PASSED.
 K12C close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.6933232E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 21, Module 3, Slot 2b  PASSED.
 K13C close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7087125E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 22, Module 3, Slot 2b  PASSED.
 K14C close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7187905E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 23, Module 3, Slot 2b  PASSED.
 K15C close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7152497E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 24, Module 3, Slot 2b  PASSED.
 K16C close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7002388E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 25, Module 3, Slot 2b  PASSED.
 K17C close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.6928314E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 26, Module 3, Slot 2b  PASSED.
 K18C close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.6820833E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 27, Module 3, Slot 2b  PASSED.
 K10D close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.6511101E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 28, Module 3, Slot 2b  PASSED.
 K11D close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.6709915E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 29, Module 3, Slot 2b  PASSED.
 K12D close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.6840273E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 30, Module 3, Slot 2b  PASSED.
 K13D close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.6820833E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 31, Module 3, Slot 2b  PASSED.
 K14D close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.6943077E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 32, Module 3, Slot 2b  PASSED.
 K15D close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.6864637E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 33, Module 3, Slot 2b  PASSED.
 K16D close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.6777255E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 34, Module 3, Slot 2b  PASSED.
 K17D close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.6681221E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 35, Module 3, Slot 2b  PASSED.
 K18D close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.6600452E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 36, Module 3, Slot 2b  PASSED.
 K10E close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.6586279E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 37, Module 3, Slot 2b  PASSED.
 K11E close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.6714708E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 38, Module 3, Slot 2b  PASSED.
 K12E close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.6835409E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 39, Module 3, Slot 2b  PASSED.
 K13E close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.6889071E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 40, Module 3, Slot 2b  PASSED.
 K14E close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7017280E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 41, Module 3, Slot 2b  PASSED.
 K15E close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.6884179E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 42, Module 3, Slot 2b  PASSED.
 K16E close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.6830547E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 43, Module 3, Slot 2b  PASSED.
 K17E close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.6676448E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 44, Module 3, Slot 2b  PASSED.
 K18E close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.6681221E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 45, Module 3, Slot 2b  PASSED.
 K10F close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.6082833E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 46, Module 3, Slot 2b  PASSED.
 K11F close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.6253259E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 47, Module 3, Slot 2b  PASSED.
 K12F close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.6330677E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 48, Module 3, Slot 2b  PASSED.
 K13F close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.6385770E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 49, Module 3, Slot 2b  PASSED.
 K14F close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.6441237E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 50, Module 3, Slot 2b  PASSED.
 K15F close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.6413457E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 51, Module 3, Slot 2b  PASSED.
 K16F close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.6358177E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 52, Module 3, Slot 2b  PASSED.
 K17F close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.6226110E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 53, Module 3, Slot 2b  PASSED.
 K18F close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.6118414E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 54, Module 3, Slot 2b  PASSED.
 K10G close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.6840273E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 55, Module 3, Slot 2b  PASSED.
 K11G close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.6957866E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 56, Module 3, Slot 2b  PASSED.
 K12G close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7062115E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 57, Module 3, Slot 2b  PASSED.
 K13G close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7152497E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 58, Module 3, Slot 2b  PASSED.
 K14G close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7259160E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 59, Module 3, Slot 2b  PASSED.
 K15G close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7162599E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 60, Module 3, Slot 2b  PASSED.
 K16G close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.7092136E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 61, Module 3, Slot 2b  PASSED.
 K17G close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.6948004E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 62, Module 3, Slot 2b  PASSED.
 K18G close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.6874402E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 63, Module 3, Slot 2b  PASSED.
 K10H close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.6450518E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 64, Module 3, Slot 2b  PASSED.
 K11H close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.6586279E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 65, Module 3, Slot 2b  PASSED.
 K12H close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.6733903E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 66, Module 3, Slot 2b  PASSED.
 K13H close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.6733903E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 67, Module 3, Slot 2b  PASSED.
 K14H close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.6913577E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 68, Module 3, Slot 2b  PASSED.
 K15H close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.6869518E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 69, Module 3, Slot 2b  PASSED.
 K16H close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.6762780E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 70, Module 3, Slot 2b  PASSED.
 K17H close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.6581561E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3974, Subtest 71, Module 3, Slot 2b  PASSED.
 K18H close relay test                             
  Low Limit       :  8.0750510E-01
  Result Received :  1.6464459E+00  Ohms
  High Limit      :  8.3863460E+00

 Test 3975, Subtest 0, Module 3, Slot 2a  PASSED.
 K1A close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5419097E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 1, Module 3, Slot 2a  PASSED.
 K2A close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5484640E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 2, Module 3, Slot 2a  PASSED.
 K3A close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5559046E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 3, Module 3, Slot 2a  PASSED.
 K4A close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5625787E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 4, Module 3, Slot 2a  PASSED.
 K5A close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5667792E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 5, Module 3, Slot 2a  PASSED.
 K6A close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5638365E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 6, Module 3, Slot 2a  PASSED.
 K7A close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5600692E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 7, Module 3, Slot 2a  PASSED.
 K8A close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5542450E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 8, Module 3, Slot 2a  PASSED.
 K9A close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5521754E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 9, Module 3, Slot 2a  PASSED.
 K1B close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5739721E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 10, Module 3, Slot 2a  PASSED.
 K2B close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5808024E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 11, Module 3, Slot 2a  PASSED.
 K3B close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5851016E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 12, Module 3, Slot 2a  PASSED.
 K4B close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5911599E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 13, Module 3, Slot 2a  PASSED.
 K5B close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5920291E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 14, Module 3, Slot 2a  PASSED.
 K6B close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5972646E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 15, Module 3, Slot 2a  PASSED.
 K7B close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5881249E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 16, Module 3, Slot 2a  PASSED.
 K8B close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5842399E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 17, Module 3, Slot 2a  PASSED.
 K9B close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5859642E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 18, Module 3, Slot 2a  PASSED.
 K1C close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5464098E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 19, Module 3, Slot 2a  PASSED.
 K2C close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5571516E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 20, Module 3, Slot 2a  PASSED.
 K3C close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5629977E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 21, Module 3, Slot 2a  PASSED.
 K4C close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5629977E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 22, Module 3, Slot 2a  PASSED.
 K5C close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5743972E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 23, Module 3, Slot 2a  PASSED.
 K6C close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5697330E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 24, Module 3, Slot 2a  PASSED.
 K7C close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5638365E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 25, Module 3, Slot 2a  PASSED.
 K8C close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5588175E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 26, Module 3, Slot 2a  PASSED.
 K9C close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5546595E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 27, Module 3, Slot 2a  PASSED.
 K1D close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5530025E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 28, Module 3, Slot 2a  PASSED.
 K2D close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5604869E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 29, Module 3, Slot 2a  PASSED.
 K3D close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5609048E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 30, Module 3, Slot 2a  PASSED.
 K4D close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5571516E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 31, Module 3, Slot 2a  PASSED.
 K5D close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5705790E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 32, Module 3, Slot 2a  PASSED.
 K6D close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5672005E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 33, Module 3, Slot 2a  PASSED.
 K7D close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5688879E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 34, Module 3, Slot 2a  PASSED.
 K8D close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5621599E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 35, Module 3, Slot 2a  PASSED.
 K9D close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5509363E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 36, Module 3, Slot 2a  PASSED.
 K1E close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5309741E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 37, Module 3, Slot 2a  PASSED.
 K2E close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5370302E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 38, Module 3, Slot 2a  PASSED.
 K3E close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5415019E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 39, Module 3, Slot 2a  PASSED.
 K4E close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5451799E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 40, Module 3, Slot 2a  PASSED.
 K5E close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5571516E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 41, Module 3, Slot 2a  PASSED.
 K6E close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5492872E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 42, Module 3, Slot 2a  PASSED.
 K7E close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5431344E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 43, Module 3, Slot 2a  PASSED.
 K8E close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5390596E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 44, Module 3, Slot 2a  PASSED.
 K9E close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5354106E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 45, Module 3, Slot 2a  PASSED.
 K1F close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5362200E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 46, Module 3, Slot 2a  PASSED.
 K2F close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5378413E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 47, Module 3, Slot 2a  PASSED.
 K3F close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5427259E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 48, Module 3, Slot 2a  PASSED.
 K4F close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5488755E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 49, Module 3, Slot 2a  PASSED.
 K5F close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5567357E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 50, Module 3, Slot 2a  PASSED.
 K6F close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5476417E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 51, Module 3, Slot 2a  PASSED.
 K7F close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5509363E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 52, Module 3, Slot 2a  PASSED.
 K8F close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5398728E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 53, Module 3, Slot 2a  PASSED.
 K9F close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5317789E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 54, Module 3, Slot 2a  PASSED.
 K1G close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5060513E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 55, Module 3, Slot 2a  PASSED.
 K2G close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5138750E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 56, Module 3, Slot 2a  PASSED.
 K3G close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5174222E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 57, Module 3, Slot 2a  PASSED.
 K4G close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5249656E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 58, Module 3, Slot 2a  PASSED.
 K5G close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5350062E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 59, Module 3, Slot 2a  PASSED.
 K6G close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5378413E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 60, Module 3, Slot 2a  PASSED.
 K7G close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5205892E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 61, Module 3, Slot 2a  PASSED.
 K8G close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5119114E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 62, Module 3, Slot 2a  PASSED.
 K9G close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5052734E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 63, Module 3, Slot 2a  PASSED.
 K1H close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4925528E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 64, Module 3, Slot 2a  PASSED.
 K2H close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5060513E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 65, Module 3, Slot 2a  PASSED.
 K3H close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5095619E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 66, Module 3, Slot 2a  PASSED.
 K4H close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5111275E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 67, Module 3, Slot 2a  PASSED.
 K5H close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5182127E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 68, Module 3, Slot 2a  PASSED.
 K6H close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5265633E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 69, Module 3, Slot 2a  PASSED.
 K7H close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5095619E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 70, Module 3, Slot 2a  PASSED.
 K8H close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5056623E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 71, Module 3, Slot 2a  PASSED.
 K9H close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4967690E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 0, Module 3, Slot 2b  PASSED.
 K1A close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4777938E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 1, Module 3, Slot 2b  PASSED.
 K2A close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4883602E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 2, Module 3, Slot 2b  PASSED.
 K3A close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4975382E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 3, Module 3, Slot 2b  PASSED.
 K4A close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5025570E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 4, Module 3, Slot 2b  PASSED.
 K5A close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5041080E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 5, Module 3, Slot 2b  PASSED.
 K6A close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5002364E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 6, Module 3, Slot 2b  PASSED.
 K7A close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5091710E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 7, Module 3, Slot 2b  PASSED.
 K8A close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4937003E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 8, Module 3, Slot 2b  PASSED.
 K9A close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4990789E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 9, Module 3, Slot 2b  PASSED.
 K1B close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4857045E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 10, Module 3, Slot 2b  PASSED.
 K2B close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4952331E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 11, Module 3, Slot 2b  PASSED.
 K3B close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4975382E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 12, Module 3, Slot 2b  PASSED.
 K4B close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5021697E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 13, Module 3, Slot 2b  PASSED.
 K5B close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5064406E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 14, Module 3, Slot 2b  PASSED.
 K6B close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5123037E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 15, Module 3, Slot 2b  PASSED.
 K7B close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5068300E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 16, Module 3, Slot 2b  PASSED.
 K8B close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5002364E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 17, Module 3, Slot 2b  PASSED.
 K9B close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5044963E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 18, Module 3, Slot 2b  PASSED.
 K1C close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4699669E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 19, Module 3, Slot 2b  PASSED.
 K2C close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4804213E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 20, Module 3, Slot 2b  PASSED.
 K3C close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4807974E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 21, Module 3, Slot 2b  PASSED.
 K4C close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4891207E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 22, Module 3, Slot 2b  PASSED.
 K5C close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4998504E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 23, Module 3, Slot 2b  PASSED.
 K6C close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4948496E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 24, Module 3, Slot 2b  PASSED.
 K7C close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4857045E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 25, Module 3, Slot 2b  PASSED.
 K8C close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4864623E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 26, Module 3, Slot 2b  PASSED.
 K9C close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4762965E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 27, Module 3, Slot 2b  PASSED.
 K1D close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4607565E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 28, Module 3, Slot 2b  PASSED.
 K2D close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4800454E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 29, Module 3, Slot 2b  PASSED.
 K3D close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4834356E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 30, Module 3, Slot 2b  PASSED.
 K4D close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4811737E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 31, Module 3, Slot 2b  PASSED.
 K5D close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4906441E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 32, Module 3, Slot 2b  PASSED.
 K6D close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4845692E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 33, Module 3, Slot 2b  PASSED.
 K7D close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4807974E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 34, Module 3, Slot 2b  PASSED.
 K8D close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4766705E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 35, Module 3, Slot 2b  PASSED.
 K9D close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4714513E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 36, Module 3, Slot 2b  PASSED.
 K1E close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4585632E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 37, Module 3, Slot 2b  PASSED.
 K2E close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4751756E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 38, Module 3, Slot 2b  PASSED.
 K3E close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4815502E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 39, Module 3, Slot 2b  PASSED.
 K4E close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4796696E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 40, Module 3, Slot 2b  PASSED.
 K5E close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4857045E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 41, Module 3, Slot 2b  PASSED.
 K6E close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4740563E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 42, Module 3, Slot 2b  PASSED.
 K7E close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4815502E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 43, Module 3, Slot 2b  PASSED.
 K8E close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4636913E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 44, Module 3, Slot 2b  PASSED.
 K9E close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4673763E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 45, Module 3, Slot 2b  PASSED.
 K1F close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4433924E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 46, Module 3, Slot 2b  PASSED.
 K2F close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4527464E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 47, Module 3, Slot 2b  PASSED.
 K3F close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4589283E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 48, Module 3, Slot 2b  PASSED.
 K4F close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4655315E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 49, Module 3, Slot 2b  PASSED.
 K5F close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4629565E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 50, Module 3, Slot 2b  PASSED.
 K6F close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4589283E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 51, Module 3, Slot 2b  PASSED.
 K7F close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4611227E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 52, Module 3, Slot 2b  PASSED.
 K8F close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4520226E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 53, Module 3, Slot 2b  PASSED.
 K9F close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4462577E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 54, Module 3, Slot 2b  PASSED.
 K1G close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4830582E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 55, Module 3, Slot 2b  PASSED.
 K2G close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4887404E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 56, Module 3, Slot 2b  PASSED.
 K3G close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4960007E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 57, Module 3, Slot 2b  PASSED.
 K4G close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4986934E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 58, Module 3, Slot 2b  PASSED.
 K5G close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.5017827E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 59, Module 3, Slot 2b  PASSED.
 K6G close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4998504E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 60, Module 3, Slot 2b  PASSED.
 K7G close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4963847E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 61, Module 3, Slot 2b  PASSED.
 K8G close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4800454E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 62, Module 3, Slot 2b  PASSED.
 K9G close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4815502E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 63, Module 3, Slot 2b  PASSED.
 K1H close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4295851E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 64, Module 3, Slot 2b  PASSED.
 K2H close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4412509E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 65, Module 3, Slot 2b  PASSED.
 K3H close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4516609E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 66, Module 3, Slot 2b  PASSED.
 K4H close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4441077E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 67, Module 3, Slot 2b  PASSED.
 K5H close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4549223E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 68, Module 3, Slot 2b  PASSED.
 K6H close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4567405E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 69, Module 3, Slot 2b  PASSED.
 K7H close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4512995E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 70, Module 3, Slot 2b  PASSED.
 K8H close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4398267E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3975, Subtest 71, Module 3, Slot 2b  PASSED.
 K9H close relay test                              
  Low Limit       :  8.0483590E-01
  Result Received :  1.4341581E+00  Ohms
  High Limit      :  9.2143330E+00

 Test 3976, Subtest 0, Module 3, Slot 2a  PASSED.
 KGD1 close relay test                             
  Low Limit       :  3.0494820E-04
  Result Received :  6.6165962E-03  Volts
  High Limit      :  1.2469560E-02

 Test 3976, Subtest 1, Module 3, Slot 2a  PASSED.
 KGD2 close relay test                             
  Low Limit       :  3.3499410E-04
  Result Received :  6.6165962E-03  Volts
  High Limit      :  1.2603020E-02

 Test 3976, Subtest 2, Module 3, Slot 2a  PASSED.
 KGD3 close relay test                             
  Low Limit       :  5.7226140E-04
  Result Received :  6.7895791E-03  Volts
  High Limit      :  1.3696300E-02

 Test 3976, Subtest 3, Module 3, Slot 2a  PASSED.
 KGD4 close relay test                             
  Low Limit       :  5.9778090E-04
  Result Received :  6.4436133E-03  Volts
  High Limit      :  1.3811100E-02

 Test 3976, Subtest 4, Module 3, Slot 2a  PASSED.
 KGD5 close relay test                             
  Low Limit       :  8.4092460E-04
  Result Received :  7.4815108E-03  Volts
  High Limit      :  1.4922660E-02

 Test 3976, Subtest 5, Module 3, Slot 2a  PASSED.
 KGD6 close relay test                             
  Low Limit       :  8.6520410E-04
  Result Received :  7.2652821E-03  Volts
  High Limit      :  1.5039860E-02

 Test 3976, Subtest 0, Module 3, Slot 2b  PASSED.
 KGD1 close relay test                             
  Low Limit       :  3.0494820E-04
  Result Received :  6.7895791E-03  Volts
  High Limit      :  1.2469560E-02

 Test 3976, Subtest 1, Module 3, Slot 2b  PASSED.
 KGD2 close relay test                             
  Low Limit       :  3.3499410E-04
  Result Received :  6.7895791E-03  Volts
  High Limit      :  1.2603020E-02

 Test 3976, Subtest 2, Module 3, Slot 2b  PASSED.
 KGD3 close relay test                             
  Low Limit       :  5.7226140E-04
  Result Received :  7.7842308E-03  Volts
  High Limit      :  1.3696300E-02

 Test 3976, Subtest 3, Module 3, Slot 2b  PASSED.
 KGD4 close relay test                             
  Low Limit       :  5.9778090E-04
  Result Received :  6.9625620E-03  Volts
  High Limit      :  1.3811100E-02

 Test 3976, Subtest 4, Module 3, Slot 2b  PASSED.
 KGD5 close relay test                             
  Low Limit       :  8.4092460E-04
  Result Received :  7.4815108E-03  Volts
  High Limit      :  1.4922660E-02

 Test 3976, Subtest 5, Module 3, Slot 2b  PASSED.
 KGD6 close relay test                             
  Low Limit       :  8.6520410E-04
  Result Received :  7.7842308E-03  Volts
  High Limit      :  1.5039860E-02

 Test 3981, Subtest 0, Module 3, Slot 2a  PASSED.
 KX1 open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.3003403E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3981, Subtest 1, Module 3, Slot 2a  PASSED.
 KX2 open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3981, Subtest 2, Module 3, Slot 2a  PASSED.
 KX3 open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3981, Subtest 3, Module 3, Slot 2a  PASSED.
 KX4 open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3981, Subtest 4, Module 3, Slot 2a  PASSED.
 KX5 open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3981, Subtest 5, Module 3, Slot 2a  PASSED.
 KX6 open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3981, Subtest 6, Module 3, Slot 2a  PASSED.
 KX7 open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.3003403E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3981, Subtest 7, Module 3, Slot 2a  PASSED.
 KX8 open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3981, Subtest 0, Module 3, Slot 2b  PASSED.
 KX1 open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.3003403E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3981, Subtest 1, Module 3, Slot 2b  PASSED.
 KX2 open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3981, Subtest 2, Module 3, Slot 2b  PASSED.
 KX3 open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3981, Subtest 3, Module 3, Slot 2b  PASSED.
 KX4 open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.3003403E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3981, Subtest 4, Module 3, Slot 2b  PASSED.
 KX5 open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3981, Subtest 5, Module 3, Slot 2b  PASSED.
 KX6 open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3981, Subtest 6, Module 3, Slot 2b  PASSED.
 KX7 open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3981, Subtest 7, Module 3, Slot 2b  PASSED.
 KX8 open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3982, Subtest 0, Module 3, Slot 2a  PASSED.
 KDC1 open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3982, Subtest 1, Module 3, Slot 2a  PASSED.
 KDC2 open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3982, Subtest 2, Module 3, Slot 2a  PASSED.
 KDC3 open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3982, Subtest 3, Module 3, Slot 2a  PASSED.
 KDC4 open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3982, Subtest 4, Module 3, Slot 2a  PASSED.
 KDC5 open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3982, Subtest 5, Module 3, Slot 2a  PASSED.
 KDC6 open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3982, Subtest 6, Module 3, Slot 2a  PASSED.
 KDC7 open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.3003403E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3982, Subtest 7, Module 3, Slot 2a  PASSED.
 KDC8 open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3982, Subtest 0, Module 3, Slot 2b  PASSED.
 KDC1 open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3982, Subtest 1, Module 3, Slot 2b  PASSED.
 KDC2 open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3982, Subtest 2, Module 3, Slot 2b  PASSED.
 KDC3 open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3982, Subtest 3, Module 3, Slot 2b  PASSED.
 KDC4 open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3982, Subtest 4, Module 3, Slot 2b  PASSED.
 KDC5 open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3982, Subtest 5, Module 3, Slot 2b  PASSED.
 KDC6 open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3982, Subtest 6, Module 3, Slot 2b  PASSED.
 KDC7 open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3982, Subtest 7, Module 3, Slot 2b  PASSED.
 KDC8 open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3983, Subtest 0, Module 3, Slot 2a  PASSED.
 KGLA open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.3003403E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3983, Subtest 1, Module 3, Slot 2a  PASSED.
 KGLB open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3983, Subtest 2, Module 3, Slot 2a  PASSED.
 KGLC open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3983, Subtest 3, Module 3, Slot 2a  PASSED.
 KGLD open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3983, Subtest 4, Module 3, Slot 2a  PASSED.
 KGLE open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3983, Subtest 5, Module 3, Slot 2a  PASSED.
 KGLF open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3983, Subtest 6, Module 3, Slot 2a  PASSED.
 KGLG open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3983, Subtest 7, Module 3, Slot 2a  PASSED.
 KGLH open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3983, Subtest 0, Module 3, Slot 2b  PASSED.
 KGLA open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3983, Subtest 1, Module 3, Slot 2b  PASSED.
 KGLB open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3983, Subtest 2, Module 3, Slot 2b  PASSED.
 KGLC open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3983, Subtest 3, Module 3, Slot 2b  PASSED.
 KGLD open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3983, Subtest 4, Module 3, Slot 2b  PASSED.
 KGLE open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3983, Subtest 5, Module 3, Slot 2b  PASSED.
 KGLF open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.3003403E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3983, Subtest 6, Module 3, Slot 2b  PASSED.
 KGLG open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3983, Subtest 7, Module 3, Slot 2b  PASSED.
 KGLH open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 0, Module 3, Slot 2a  PASSED.
 K10A open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 1, Module 3, Slot 2a  PASSED.
 K11A open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 2, Module 3, Slot 2a  PASSED.
 K12A open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 3, Module 3, Slot 2a  PASSED.
 K13A open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.3003403E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 4, Module 3, Slot 2a  PASSED.
 K14A open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 5, Module 3, Slot 2a  PASSED.
 K15A open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.3003403E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 6, Module 3, Slot 2a  PASSED.
 K16A open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 7, Module 3, Slot 2a  PASSED.
 K17A open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 8, Module 3, Slot 2a  PASSED.
 K18A open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 9, Module 3, Slot 2a  PASSED.
 K10B open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 10, Module 3, Slot 2a  PASSED.
 K11B open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.3003403E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 11, Module 3, Slot 2a  PASSED.
 K12B open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 12, Module 3, Slot 2a  PASSED.
 K13B open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 13, Module 3, Slot 2a  PASSED.
 K14B open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 14, Module 3, Slot 2a  PASSED.
 K15B open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 15, Module 3, Slot 2a  PASSED.
 K16B open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 16, Module 3, Slot 2a  PASSED.
 K17B open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 17, Module 3, Slot 2a  PASSED.
 K18B open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 18, Module 3, Slot 2a  PASSED.
 K10C open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 19, Module 3, Slot 2a  PASSED.
 K11C open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 20, Module 3, Slot 2a  PASSED.
 K12C open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 21, Module 3, Slot 2a  PASSED.
 K13C open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 22, Module 3, Slot 2a  PASSED.
 K14C open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 23, Module 3, Slot 2a  PASSED.
 K15C open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 24, Module 3, Slot 2a  PASSED.
 K16C open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 25, Module 3, Slot 2a  PASSED.
 K17C open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 26, Module 3, Slot 2a  PASSED.
 K18C open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 27, Module 3, Slot 2a  PASSED.
 K10D open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 28, Module 3, Slot 2a  PASSED.
 K11D open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 29, Module 3, Slot 2a  PASSED.
 K12D open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 30, Module 3, Slot 2a  PASSED.
 K13D open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 31, Module 3, Slot 2a  PASSED.
 K14D open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 32, Module 3, Slot 2a  PASSED.
 K15D open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 33, Module 3, Slot 2a  PASSED.
 K16D open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 34, Module 3, Slot 2a  PASSED.
 K17D open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 35, Module 3, Slot 2a  PASSED.
 K18D open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 36, Module 3, Slot 2a  PASSED.
 K10E open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 37, Module 3, Slot 2a  PASSED.
 K11E open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 38, Module 3, Slot 2a  PASSED.
 K12E open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 39, Module 3, Slot 2a  PASSED.
 K13E open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 40, Module 3, Slot 2a  PASSED.
 K14E open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 41, Module 3, Slot 2a  PASSED.
 K15E open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 42, Module 3, Slot 2a  PASSED.
 K16E open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 43, Module 3, Slot 2a  PASSED.
 K17E open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 44, Module 3, Slot 2a  PASSED.
 K18E open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 45, Module 3, Slot 2a  PASSED.
 K10F open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 46, Module 3, Slot 2a  PASSED.
 K11F open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 47, Module 3, Slot 2a  PASSED.
 K12F open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 48, Module 3, Slot 2a  PASSED.
 K13F open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 49, Module 3, Slot 2a  PASSED.
 K14F open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 50, Module 3, Slot 2a  PASSED.
 K15F open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 51, Module 3, Slot 2a  PASSED.
 K16F open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 52, Module 3, Slot 2a  PASSED.
 K17F open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 53, Module 3, Slot 2a  PASSED.
 K18F open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 54, Module 3, Slot 2a  PASSED.
 K10G open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 55, Module 3, Slot 2a  PASSED.
 K11G open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 56, Module 3, Slot 2a  PASSED.
 K12G open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 57, Module 3, Slot 2a  PASSED.
 K13G open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 58, Module 3, Slot 2a  PASSED.
 K14G open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 59, Module 3, Slot 2a  PASSED.
 K15G open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 60, Module 3, Slot 2a  PASSED.
 K16G open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 61, Module 3, Slot 2a  PASSED.
 K17G open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 62, Module 3, Slot 2a  PASSED.
 K18G open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 63, Module 3, Slot 2a  PASSED.
 K10H open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 64, Module 3, Slot 2a  PASSED.
 K11H open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 65, Module 3, Slot 2a  PASSED.
 K12H open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 66, Module 3, Slot 2a  PASSED.
 K13H open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 67, Module 3, Slot 2a  PASSED.
 K14H open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 68, Module 3, Slot 2a  PASSED.
 K15H open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 69, Module 3, Slot 2a  PASSED.
 K16H open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 70, Module 3, Slot 2a  PASSED.
 K17H open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 71, Module 3, Slot 2a  PASSED.
 K18H open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 0, Module 3, Slot 2b  PASSED.
 K10A open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.3003403E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 1, Module 3, Slot 2b  PASSED.
 K11A open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 2, Module 3, Slot 2b  PASSED.
 K12A open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 3, Module 3, Slot 2b  PASSED.
 K13A open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.3003403E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 4, Module 3, Slot 2b  PASSED.
 K14A open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.3003403E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 5, Module 3, Slot 2b  PASSED.
 K15A open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 6, Module 3, Slot 2b  PASSED.
 K16A open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 7, Module 3, Slot 2b  PASSED.
 K17A open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 8, Module 3, Slot 2b  PASSED.
 K18A open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 9, Module 3, Slot 2b  PASSED.
 K10B open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 10, Module 3, Slot 2b  PASSED.
 K11B open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 11, Module 3, Slot 2b  PASSED.
 K12B open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 12, Module 3, Slot 2b  PASSED.
 K13B open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 13, Module 3, Slot 2b  PASSED.
 K14B open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 14, Module 3, Slot 2b  PASSED.
 K15B open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 15, Module 3, Slot 2b  PASSED.
 K16B open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 16, Module 3, Slot 2b  PASSED.
 K17B open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 17, Module 3, Slot 2b  PASSED.
 K18B open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 18, Module 3, Slot 2b  PASSED.
 K10C open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 19, Module 3, Slot 2b  PASSED.
 K11C open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 20, Module 3, Slot 2b  PASSED.
 K12C open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 21, Module 3, Slot 2b  PASSED.
 K13C open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 22, Module 3, Slot 2b  PASSED.
 K14C open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 23, Module 3, Slot 2b  PASSED.
 K15C open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 24, Module 3, Slot 2b  PASSED.
 K16C open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 25, Module 3, Slot 2b  PASSED.
 K17C open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 26, Module 3, Slot 2b  PASSED.
 K18C open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 27, Module 3, Slot 2b  PASSED.
 K10D open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 28, Module 3, Slot 2b  PASSED.
 K11D open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 29, Module 3, Slot 2b  PASSED.
 K12D open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 30, Module 3, Slot 2b  PASSED.
 K13D open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 31, Module 3, Slot 2b  PASSED.
 K14D open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 32, Module 3, Slot 2b  PASSED.
 K15D open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 33, Module 3, Slot 2b  PASSED.
 K16D open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 34, Module 3, Slot 2b  PASSED.
 K17D open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 35, Module 3, Slot 2b  PASSED.
 K18D open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 36, Module 3, Slot 2b  PASSED.
 K10E open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 37, Module 3, Slot 2b  PASSED.
 K11E open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 38, Module 3, Slot 2b  PASSED.
 K12E open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 39, Module 3, Slot 2b  PASSED.
 K13E open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 40, Module 3, Slot 2b  PASSED.
 K14E open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 41, Module 3, Slot 2b  PASSED.
 K15E open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 42, Module 3, Slot 2b  PASSED.
 K16E open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 43, Module 3, Slot 2b  PASSED.
 K17E open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 44, Module 3, Slot 2b  PASSED.
 K18E open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 45, Module 3, Slot 2b  PASSED.
 K10F open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 46, Module 3, Slot 2b  PASSED.
 K11F open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.3003403E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 47, Module 3, Slot 2b  PASSED.
 K12F open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 48, Module 3, Slot 2b  PASSED.
 K13F open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 49, Module 3, Slot 2b  PASSED.
 K14F open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 50, Module 3, Slot 2b  PASSED.
 K15F open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 51, Module 3, Slot 2b  PASSED.
 K16F open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 52, Module 3, Slot 2b  PASSED.
 K17F open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 53, Module 3, Slot 2b  PASSED.
 K18F open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 54, Module 3, Slot 2b  PASSED.
 K10G open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 55, Module 3, Slot 2b  PASSED.
 K11G open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 56, Module 3, Slot 2b  PASSED.
 K12G open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 57, Module 3, Slot 2b  PASSED.
 K13G open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 58, Module 3, Slot 2b  PASSED.
 K14G open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 59, Module 3, Slot 2b  PASSED.
 K15G open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 60, Module 3, Slot 2b  PASSED.
 K16G open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 61, Module 3, Slot 2b  PASSED.
 K17G open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.3003403E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 62, Module 3, Slot 2b  PASSED.
 K18G open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 63, Module 3, Slot 2b  PASSED.
 K10H open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 64, Module 3, Slot 2b  PASSED.
 K11H open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 65, Module 3, Slot 2b  PASSED.
 K12H open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 66, Module 3, Slot 2b  PASSED.
 K13H open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 67, Module 3, Slot 2b  PASSED.
 K14H open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 68, Module 3, Slot 2b  PASSED.
 K15H open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 69, Module 3, Slot 2b  PASSED.
 K16H open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 70, Module 3, Slot 2b  PASSED.
 K17H open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3985, Subtest 71, Module 3, Slot 2b  PASSED.
 K18H open relay test                              
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 0, Module 3, Slot 2a  PASSED.
 K1A open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.3003403E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 1, Module 3, Slot 2a  PASSED.
 K2A open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 2, Module 3, Slot 2a  PASSED.
 K3A open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 3, Module 3, Slot 2a  PASSED.
 K4A open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 4, Module 3, Slot 2a  PASSED.
 K5A open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 5, Module 3, Slot 2a  PASSED.
 K6A open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 6, Module 3, Slot 2a  PASSED.
 K7A open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 7, Module 3, Slot 2a  PASSED.
 K8A open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 8, Module 3, Slot 2a  PASSED.
 K9A open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 9, Module 3, Slot 2a  PASSED.
 K1B open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 10, Module 3, Slot 2a  PASSED.
 K2B open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 11, Module 3, Slot 2a  PASSED.
 K3B open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 12, Module 3, Slot 2a  PASSED.
 K4B open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 13, Module 3, Slot 2a  PASSED.
 K5B open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 14, Module 3, Slot 2a  PASSED.
 K6B open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 15, Module 3, Slot 2a  PASSED.
 K7B open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 16, Module 3, Slot 2a  PASSED.
 K8B open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 17, Module 3, Slot 2a  PASSED.
 K9B open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.3003403E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 18, Module 3, Slot 2a  PASSED.
 K1C open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 19, Module 3, Slot 2a  PASSED.
 K2C open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 20, Module 3, Slot 2a  PASSED.
 K3C open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 21, Module 3, Slot 2a  PASSED.
 K4C open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 22, Module 3, Slot 2a  PASSED.
 K5C open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 23, Module 3, Slot 2a  PASSED.
 K6C open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 24, Module 3, Slot 2a  PASSED.
 K7C open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 25, Module 3, Slot 2a  PASSED.
 K8C open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 26, Module 3, Slot 2a  PASSED.
 K9C open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 27, Module 3, Slot 2a  PASSED.
 K1D open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 28, Module 3, Slot 2a  PASSED.
 K2D open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 29, Module 3, Slot 2a  PASSED.
 K3D open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 30, Module 3, Slot 2a  PASSED.
 K4D open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 31, Module 3, Slot 2a  PASSED.
 K5D open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 32, Module 3, Slot 2a  PASSED.
 K6D open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 33, Module 3, Slot 2a  PASSED.
 K7D open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 34, Module 3, Slot 2a  PASSED.
 K8D open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 35, Module 3, Slot 2a  PASSED.
 K9D open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 36, Module 3, Slot 2a  PASSED.
 K1E open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 37, Module 3, Slot 2a  PASSED.
 K2E open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 38, Module 3, Slot 2a  PASSED.
 K3E open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 39, Module 3, Slot 2a  PASSED.
 K4E open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 40, Module 3, Slot 2a  PASSED.
 K5E open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 41, Module 3, Slot 2a  PASSED.
 K6E open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 42, Module 3, Slot 2a  PASSED.
 K7E open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 43, Module 3, Slot 2a  PASSED.
 K8E open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 44, Module 3, Slot 2a  PASSED.
 K9E open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 45, Module 3, Slot 2a  PASSED.
 K1F open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 46, Module 3, Slot 2a  PASSED.
 K2F open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 47, Module 3, Slot 2a  PASSED.
 K3F open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 48, Module 3, Slot 2a  PASSED.
 K4F open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 49, Module 3, Slot 2a  PASSED.
 K5F open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 50, Module 3, Slot 2a  PASSED.
 K6F open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 51, Module 3, Slot 2a  PASSED.
 K7F open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 52, Module 3, Slot 2a  PASSED.
 K8F open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 53, Module 3, Slot 2a  PASSED.
 K9F open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 54, Module 3, Slot 2a  PASSED.
 K1G open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 55, Module 3, Slot 2a  PASSED.
 K2G open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 56, Module 3, Slot 2a  PASSED.
 K3G open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 57, Module 3, Slot 2a  PASSED.
 K4G open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 58, Module 3, Slot 2a  PASSED.
 K5G open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 59, Module 3, Slot 2a  PASSED.
 K6G open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 60, Module 3, Slot 2a  PASSED.
 K7G open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 61, Module 3, Slot 2a  PASSED.
 K8G open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 62, Module 3, Slot 2a  PASSED.
 K9G open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 63, Module 3, Slot 2a  PASSED.
 K1H open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 64, Module 3, Slot 2a  PASSED.
 K2H open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 65, Module 3, Slot 2a  PASSED.
 K3H open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 66, Module 3, Slot 2a  PASSED.
 K4H open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 67, Module 3, Slot 2a  PASSED.
 K5H open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 68, Module 3, Slot 2a  PASSED.
 K6H open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 69, Module 3, Slot 2a  PASSED.
 K7H open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 70, Module 3, Slot 2a  PASSED.
 K8H open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 71, Module 3, Slot 2a  PASSED.
 K9H open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 0, Module 3, Slot 2b  PASSED.
 K1A open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 1, Module 3, Slot 2b  PASSED.
 K2A open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 2, Module 3, Slot 2b  PASSED.
 K3A open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 3, Module 3, Slot 2b  PASSED.
 K4A open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 4, Module 3, Slot 2b  PASSED.
 K5A open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 5, Module 3, Slot 2b  PASSED.
 K6A open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 6, Module 3, Slot 2b  PASSED.
 K7A open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 7, Module 3, Slot 2b  PASSED.
 K8A open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 8, Module 3, Slot 2b  PASSED.
 K9A open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 9, Module 3, Slot 2b  PASSED.
 K1B open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 10, Module 3, Slot 2b  PASSED.
 K2B open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 11, Module 3, Slot 2b  PASSED.
 K3B open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 12, Module 3, Slot 2b  PASSED.
 K4B open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 13, Module 3, Slot 2b  PASSED.
 K5B open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 14, Module 3, Slot 2b  PASSED.
 K6B open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 15, Module 3, Slot 2b  PASSED.
 K7B open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 16, Module 3, Slot 2b  PASSED.
 K8B open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 17, Module 3, Slot 2b  PASSED.
 K9B open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.3003403E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 18, Module 3, Slot 2b  PASSED.
 K1C open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 19, Module 3, Slot 2b  PASSED.
 K2C open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 20, Module 3, Slot 2b  PASSED.
 K3C open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 21, Module 3, Slot 2b  PASSED.
 K4C open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 22, Module 3, Slot 2b  PASSED.
 K5C open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 23, Module 3, Slot 2b  PASSED.
 K6C open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 24, Module 3, Slot 2b  PASSED.
 K7C open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 25, Module 3, Slot 2b  PASSED.
 K8C open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.3003403E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 26, Module 3, Slot 2b  PASSED.
 K9C open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 27, Module 3, Slot 2b  PASSED.
 K1D open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 28, Module 3, Slot 2b  PASSED.
 K2D open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 29, Module 3, Slot 2b  PASSED.
 K3D open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 30, Module 3, Slot 2b  PASSED.
 K4D open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 31, Module 3, Slot 2b  PASSED.
 K5D open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 32, Module 3, Slot 2b  PASSED.
 K6D open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 33, Module 3, Slot 2b  PASSED.
 K7D open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 34, Module 3, Slot 2b  PASSED.
 K8D open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 35, Module 3, Slot 2b  PASSED.
 K9D open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 36, Module 3, Slot 2b  PASSED.
 K1E open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 37, Module 3, Slot 2b  PASSED.
 K2E open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 38, Module 3, Slot 2b  PASSED.
 K3E open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 39, Module 3, Slot 2b  PASSED.
 K4E open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 40, Module 3, Slot 2b  PASSED.
 K5E open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 41, Module 3, Slot 2b  PASSED.
 K6E open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 42, Module 3, Slot 2b  PASSED.
 K7E open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 43, Module 3, Slot 2b  PASSED.
 K8E open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 44, Module 3, Slot 2b  PASSED.
 K9E open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 45, Module 3, Slot 2b  PASSED.
 K1F open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 46, Module 3, Slot 2b  PASSED.
 K2F open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 47, Module 3, Slot 2b  PASSED.
 K3F open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 48, Module 3, Slot 2b  PASSED.
 K4F open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 49, Module 3, Slot 2b  PASSED.
 K5F open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 50, Module 3, Slot 2b  PASSED.
 K6F open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 51, Module 3, Slot 2b  PASSED.
 K7F open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 52, Module 3, Slot 2b  PASSED.
 K8F open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 53, Module 3, Slot 2b  PASSED.
 K9F open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 54, Module 3, Slot 2b  PASSED.
 K1G open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 55, Module 3, Slot 2b  PASSED.
 K2G open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 56, Module 3, Slot 2b  PASSED.
 K3G open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 57, Module 3, Slot 2b  PASSED.
 K4G open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 58, Module 3, Slot 2b  PASSED.
 K5G open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 59, Module 3, Slot 2b  PASSED.
 K6G open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 60, Module 3, Slot 2b  PASSED.
 K7G open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 61, Module 3, Slot 2b  PASSED.
 K8G open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 62, Module 3, Slot 2b  PASSED.
 K9G open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 63, Module 3, Slot 2b  PASSED.
 K1H open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 64, Module 3, Slot 2b  PASSED.
 K2H open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 65, Module 3, Slot 2b  PASSED.
 K3H open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 66, Module 3, Slot 2b  PASSED.
 K4H open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 67, Module 3, Slot 2b  PASSED.
 K5H open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 68, Module 3, Slot 2b  PASSED.
 K6H open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 69, Module 3, Slot 2b  PASSED.
 K7H open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 70, Module 3, Slot 2b  PASSED.
 K8H open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  1.2931973E+09  Ohms
  High Limit      :  1.0000000E+30

 Test 3986, Subtest 71, Module 3, Slot 2b  PASSED.
 K9H open relay test                               
  Low Limit       :  2.0000000E+04
  Result Received :  2.3630685E+08  Ohms
  High Limit      :  1.0000000E+30

 Test 3987, Subtest 0, Module 3, Slot 2a  PASSED.
 KGD1 open relay test                              
  Low Limit       :  9.9296150E-01
  Result Received :  1.0001007E+00  Volts
  High Limit      :  1.0070610E+00

 Test 3987, Subtest 1, Module 3, Slot 2a  PASSED.
 KGD2 open relay test                              
  Low Limit       :  9.9296150E-01
  Result Received :  1.0001007E+00  Volts
  High Limit      :  1.0070610E+00

 Test 3987, Subtest 2, Module 3, Slot 2a  PASSED.
 KGD3 open relay test                              
  Low Limit       :  9.9296150E-01
  Result Received :  1.0000574E+00  Volts
  High Limit      :  1.0070610E+00

 Test 3987, Subtest 3, Module 3, Slot 2a  PASSED.
 KGD4 open relay test                              
  Low Limit       :  9.9296150E-01
  Result Received :  1.0000574E+00  Volts
  High Limit      :  1.0070610E+00

 Test 3987, Subtest 4, Module 3, Slot 2a  PASSED.
 KGD5 open relay test                              
  Low Limit       :  9.9296150E-01
  Result Received :  1.0000574E+00  Volts
  High Limit      :  1.0070610E+00

 Test 3987, Subtest 5, Module 3, Slot 2a  PASSED.
 KGD6 open relay test                              
  Low Limit       :  9.9296150E-01
  Result Received :  1.0001007E+00  Volts
  High Limit      :  1.0070610E+00

 Test 3987, Subtest 0, Module 3, Slot 2b  PASSED.
 KGD1 open relay test                              
  Low Limit       :  9.9296150E-01
  Result Received :  1.0000574E+00  Volts
  High Limit      :  1.0070610E+00

 Test 3987, Subtest 1, Module 3, Slot 2b  PASSED.
 KGD2 open relay test                              
  Low Limit       :  9.9296150E-01
  Result Received :  1.0000574E+00  Volts
  High Limit      :  1.0070610E+00

 Test 3987, Subtest 2, Module 3, Slot 2b  PASSED.
 KGD3 open relay test                              
  Low Limit       :  9.9296150E-01
  Result Received :  1.0000574E+00  Volts
  High Limit      :  1.0070610E+00

 Test 3987, Subtest 3, Module 3, Slot 2b  PASSED.
 KGD4 open relay test                              
  Low Limit       :  9.9296150E-01
  Result Received :  1.0001007E+00  Volts
  High Limit      :  1.0070610E+00

 Test 3987, Subtest 4, Module 3, Slot 2b  PASSED.
 KGD5 open relay test                              
  Low Limit       :  9.9296150E-01
  Result Received :  1.0000574E+00  Volts
  High Limit      :  1.0070610E+00

 Test 3987, Subtest 5, Module 3, Slot 2b  PASSED.
 KGD6 open relay test                              
  Low Limit       :  9.9296150E-01
  Result Received :  1.0000574E+00  Volts
  High Limit      :  1.0070610E+00

 Test 3991, Subtest 0, Module 3, Slot 2a  PASSED.
 MINT 1H MINT pin test                             
  Low Limit       :  8.2016480E-01
  Result Received :  1.8843900E+00  Ohms
  High Limit      :  9.4752150E+00

 Test 3991, Subtest 1, Module 3, Slot 2a  PASSED.
 MINT 2H MINT pin test                             
  Low Limit       :  8.2032900E-01
  Result Received :  1.8728851E+00  Ohms
  High Limit      :  9.4694650E+00

 Test 3991, Subtest 2, Module 3, Slot 2a  PASSED.
 MINT 3H MINT pin test                             
  Low Limit       :  8.1880160E-01
  Result Received :  1.8526441E+00  Ohms
  High Limit      :  9.4558430E+00

 Test 3991, Subtest 3, Module 3, Slot 2a  PASSED.
 MINT 4H MINT pin test                             
  Low Limit       :  8.1686850E-01
  Result Received :  1.8270904E+00  Ohms
  High Limit      :  9.4457040E+00

 Test 3991, Subtest 4, Module 3, Slot 2a  PASSED.
 MINT 5H MINT pin test                             
  Low Limit       :  8.1427190E-01
  Result Received :  1.8095059E+00  Ohms
  High Limit      :  9.3704350E+00

 Test 3991, Subtest 5, Module 3, Slot 2a  PASSED.
 MINT 6H MINT pin test                             
  Low Limit       :  8.1273830E-01
  Result Received :  1.8514671E+00  Ohms
  High Limit      :  9.5191000E+00

 Test 3991, Subtest 6, Module 3, Slot 2a  PASSED.
 MINT 7H MINT pin test                             
  Low Limit       :  8.1287070E-01
  Result Received :  1.8044639E+00  Ohms
  High Limit      :  9.5450740E+00

 Test 3991, Subtest 7, Module 3, Slot 2a  PASSED.
 MINT 8H MINT pin test                             
  Low Limit       :  8.1319410E-01
  Result Received :  1.8253738E+00  Ohms
  High Limit      :  9.5621120E+00

 Test 3991, Subtest 8, Module 3, Slot 2a  PASSED.
 MINT 9H MINT pin test                             
  Low Limit       :  8.2067700E-01
  Result Received :  1.8467739E+00  Ohms
  High Limit      :  9.5841680E+00

 Test 3991, Subtest 9, Module 3, Slot 2a  PASSED.
 MINT 1A MINT pin test                             
  Low Limit       :  8.2016480E-01
  Result Received :  1.6591001E+00  Ohms
  High Limit      :  9.4752150E+00

 Test 3991, Subtest 10, Module 3, Slot 2a  PASSED.
 MINT 2A MINT pin test                             
  Low Limit       :  8.2032900E-01
  Result Received :  1.6633614E+00  Ohms
  High Limit      :  9.4694650E+00

 Test 3991, Subtest 11, Module 3, Slot 2a  PASSED.
 MINT 3A MINT pin test                             
  Low Limit       :  8.1880160E-01
  Result Received :  1.6666910E+00  Ohms
  High Limit      :  9.4558430E+00

 Test 3991, Subtest 12, Module 3, Slot 2a  PASSED.
 MINT 4A MINT pin test                             
  Low Limit       :  8.1686850E-01
  Result Received :  1.6316961E+00  Ohms
  High Limit      :  9.4457040E+00

 Test 3991, Subtest 13, Module 3, Slot 2a  PASSED.
 MINT 5A MINT pin test                             
  Low Limit       :  8.1427190E-01
  Result Received :  1.6520461E+00  Ohms
  High Limit      :  9.3704350E+00

 Test 3991, Subtest 14, Module 3, Slot 2a  PASSED.
 MINT 6A MINT pin test                             
  Low Limit       :  8.1273830E-01
  Result Received :  1.6534521E+00  Ohms
  High Limit      :  9.5191000E+00

 Test 3991, Subtest 15, Module 3, Slot 2a  PASSED.
 MINT 7A MINT pin test                             
  Low Limit       :  8.1287070E-01
  Result Received :  1.6811129E+00  Ohms
  High Limit      :  9.5450740E+00

 Test 3991, Subtest 16, Module 3, Slot 2a  PASSED.
 MINT 8A MINT pin test                             
  Low Limit       :  8.1319410E-01
  Result Received :  1.6967739E+00  Ohms
  High Limit      :  9.5621120E+00

 Test 3991, Subtest 17, Module 3, Slot 2a  PASSED.
 MINT 9A MINT pin test                             
  Low Limit       :  8.2067700E-01
  Result Received :  1.7132330E+00  Ohms
  High Limit      :  9.5841680E+00

 Test 3991, Subtest 18, Module 3, Slot 2a  PASSED.
 MINT 1B MINT pin test                             
  Low Limit       :  8.2016480E-01
  Result Received :  1.7182838E+00  Ohms
  High Limit      :  9.4752150E+00

 Test 3991, Subtest 19, Module 3, Slot 2a  PASSED.
 MINT 2B MINT pin test                             
  Low Limit       :  8.2032900E-01
  Result Received :  1.7057122E+00  Ohms
  High Limit      :  9.4694650E+00

 Test 3991, Subtest 20, Module 3, Slot 2a  PASSED.
 MINT 3B MINT pin test                             
  Low Limit       :  8.1880160E-01
  Result Received :  1.6772427E+00  Ohms
  High Limit      :  9.4558430E+00

 Test 3991, Subtest 21, Module 3, Slot 2a  PASSED.
 MINT 4B MINT pin test                             
  Low Limit       :  8.1686850E-01
  Result Received :  1.6628869E+00  Ohms
  High Limit      :  9.4457040E+00

 Test 3991, Subtest 22, Module 3, Slot 2a  PASSED.
 MINT 5B MINT pin test                             
  Low Limit       :  8.1427190E-01
  Result Received :  1.6136264E+00  Ohms
  High Limit      :  9.3704350E+00

 Test 3991, Subtest 23, Module 3, Slot 2a  PASSED.
 MINT 6B MINT pin test                             
  Low Limit       :  8.1273830E-01
  Result Received :  1.6312394E+00  Ohms
  High Limit      :  9.5191000E+00

 Test 3991, Subtest 24, Module 3, Slot 2a  PASSED.
 MINT 7B MINT pin test                             
  Low Limit       :  8.1287070E-01
  Result Received :  1.6483084E+00  Ohms
  High Limit      :  9.5450740E+00

 Test 3991, Subtest 25, Module 3, Slot 2a  PASSED.
 MINT 8B MINT pin test                             
  Low Limit       :  8.1319410E-01
  Result Received :  1.6671678E+00  Ohms
  High Limit      :  9.5621120E+00

 Test 3991, Subtest 26, Module 3, Slot 2a  PASSED.
 MINT 9B MINT pin test                             
  Low Limit       :  8.2067700E-01
  Result Received :  1.6967739E+00  Ohms
  High Limit      :  9.5841680E+00

 Test 3991, Subtest 27, Module 3, Slot 2a  PASSED.
 MINT 1C MINT pin test                             
  Low Limit       :  8.2016480E-01
  Result Received :  1.6529831E+00  Ohms
  High Limit      :  9.4752150E+00

 Test 3991, Subtest 28, Module 3, Slot 2a  PASSED.
 MINT 2C MINT pin test                             
  Low Limit       :  8.2032900E-01
  Result Received :  1.6553305E+00  Ohms
  High Limit      :  9.4694650E+00

 Test 3991, Subtest 29, Module 3, Slot 2a  PASSED.
 MINT 3C MINT pin test                             
  Low Limit       :  8.1880160E-01
  Result Received :  1.6330677E+00  Ohms
  High Limit      :  9.4558430E+00

 Test 3991, Subtest 30, Module 3, Slot 2a  PASSED.
 MINT 4C MINT pin test                             
  Low Limit       :  8.1686850E-01
  Result Received :  1.5876923E+00  Ohms
  High Limit      :  9.4457040E+00

 Test 3991, Subtest 31, Module 3, Slot 2a  PASSED.
 MINT 5C MINT pin test                             
  Low Limit       :  8.1427190E-01
  Result Received :  1.6158632E+00  Ohms
  High Limit      :  9.3704350E+00

 Test 3991, Subtest 32, Module 3, Slot 2a  PASSED.
 MINT 6C MINT pin test                             
  Low Limit       :  8.1273830E-01
  Result Received :  1.6312394E+00  Ohms
  High Limit      :  9.5191000E+00

 Test 3991, Subtest 33, Module 3, Slot 2a  PASSED.
 MINT 7C MINT pin test                             
  Low Limit       :  8.1287070E-01
  Result Received :  1.6506425E+00  Ohms
  High Limit      :  9.5450740E+00

 Test 3991, Subtest 34, Module 3, Slot 2a  PASSED.
 MINT 8C MINT pin test                             
  Low Limit       :  8.1319410E-01
  Result Received :  1.6820833E+00  Ohms
  High Limit      :  9.5621120E+00

 Test 3991, Subtest 35, Module 3, Slot 2a  PASSED.
 MINT 9C MINT pin test                             
  Low Limit       :  8.2067700E-01
  Result Received :  1.6874402E+00  Ohms
  High Limit      :  9.5841680E+00

 Test 3991, Subtest 36, Module 3, Slot 2a  PASSED.
 MINT 1D MINT pin test                             
  Low Limit       :  8.2016480E-01
  Result Received :  1.7238741E+00  Ohms
  High Limit      :  9.4752150E+00

 Test 3991, Subtest 37, Module 3, Slot 2a  PASSED.
 MINT 2D MINT pin test                             
  Low Limit       :  8.2032900E-01
  Result Received :  1.6869518E+00  Ohms
  High Limit      :  9.4694650E+00

 Test 3991, Subtest 38, Module 3, Slot 2a  PASSED.
 MINT 3D MINT pin test                             
  Low Limit       :  8.1880160E-01
  Result Received :  1.6719502E+00  Ohms
  High Limit      :  9.4558430E+00

 Test 3991, Subtest 39, Module 3, Slot 2a  PASSED.
 MINT 4D MINT pin test                             
  Low Limit       :  8.1686850E-01
  Result Received :  1.6212569E+00  Ohms
  High Limit      :  9.4457040E+00

 Test 3991, Subtest 40, Module 3, Slot 2a  PASSED.
 MINT 5D MINT pin test                             
  Low Limit       :  8.1427190E-01
  Result Received :  1.6253259E+00  Ohms
  High Limit      :  9.3704350E+00

 Test 3991, Subtest 41, Module 3, Slot 2a  PASSED.
 MINT 6D MINT pin test                             
  Low Limit       :  8.1273830E-01
  Result Received :  1.6113958E+00  Ohms
  High Limit      :  9.5191000E+00

 Test 3991, Subtest 42, Module 3, Slot 2a  PASSED.
 MINT 7D MINT pin test                             
  Low Limit       :  8.1287070E-01
  Result Received :  1.6390378E+00  Ohms
  High Limit      :  9.5450740E+00

 Test 3991, Subtest 43, Module 3, Slot 2a  PASSED.
 MINT 8D MINT pin test                             
  Low Limit       :  8.1319410E-01
  Result Received :  1.6558007E+00  Ohms
  High Limit      :  9.5621120E+00

 Test 3991, Subtest 44, Module 3, Slot 2a  PASSED.
 MINT 9D MINT pin test                             
  Low Limit       :  8.2067700E-01
  Result Received :  1.6586279E+00  Ohms
  High Limit      :  9.5841680E+00

 Test 3991, Subtest 45, Module 3, Slot 2a  PASSED.
 MINT 1E MINT pin test                             
  Low Limit       :  8.2016480E-01
  Result Received :  1.6441237E+00  Ohms
  High Limit      :  9.4752150E+00

 Test 3991, Subtest 46, Module 3, Slot 2a  PASSED.
 MINT 2E MINT pin test                             
  Low Limit       :  8.2032900E-01
  Result Received :  1.6280499E+00  Ohms
  High Limit      :  9.4694650E+00

 Test 3991, Subtest 47, Module 3, Slot 2a  PASSED.
 MINT 3E MINT pin test                             
  Low Limit       :  8.1880160E-01
  Result Received :  1.5816604E+00  Ohms
  High Limit      :  9.4558430E+00

 Test 3991, Subtest 48, Module 3, Slot 2a  PASSED.
 MINT 4E MINT pin test                             
  Low Limit       :  8.1686850E-01
  Result Received :  1.5722737E+00  Ohms
  High Limit      :  9.4457040E+00

 Test 3991, Subtest 49, Module 3, Slot 2a  PASSED.
 MINT 5E MINT pin test                             
  Low Limit       :  8.1427190E-01
  Result Received :  1.5920291E+00  Ohms
  High Limit      :  9.3704350E+00

 Test 3991, Subtest 50, Module 3, Slot 2a  PASSED.
 MINT 6E MINT pin test                             
  Low Limit       :  8.1273830E-01
  Result Received :  1.5950790E+00  Ohms
  High Limit      :  9.5191000E+00

 Test 3991, Subtest 51, Module 3, Slot 2a  PASSED.
 MINT 7E MINT pin test                             
  Low Limit       :  8.1287070E-01
  Result Received :  1.6257792E+00  Ohms
  High Limit      :  9.5450740E+00

 Test 3991, Subtest 52, Module 3, Slot 2a  PASSED.
 MINT 8E MINT pin test                             
  Low Limit       :  8.1319410E-01
  Result Received :  1.6595725E+00  Ohms
  High Limit      :  9.5621120E+00

 Test 3991, Subtest 53, Module 3, Slot 2a  PASSED.
 MINT 9E MINT pin test                             
  Low Limit       :  8.2067700E-01
  Result Received :  1.6624126E+00  Ohms
  High Limit      :  9.5841680E+00

 Test 3991, Subtest 54, Module 3, Slot 2a  PASSED.
 MINT 1F MINT pin test                             
  Low Limit       :  8.2016480E-01
  Result Received :  1.6913577E+00  Ohms
  High Limit      :  9.4752150E+00

 Test 3991, Subtest 55, Module 3, Slot 2a  PASSED.
 MINT 2F MINT pin test                             
  Low Limit       :  8.2032900E-01
  Result Received :  1.6605181E+00  Ohms
  High Limit      :  9.4694650E+00

 Test 3991, Subtest 56, Module 3, Slot 2a  PASSED.
 MINT 3F MINT pin test                             
  Low Limit       :  8.1880160E-01
  Result Received :  1.6344415E+00  Ohms
  High Limit      :  9.4558430E+00

 Test 3991, Subtest 57, Module 3, Slot 2a  PASSED.
 MINT 4F MINT pin test                             
  Low Limit       :  8.1686850E-01
  Result Received :  1.6176571E+00  Ohms
  High Limit      :  9.4457040E+00

 Test 3991, Subtest 58, Module 3, Slot 2a  PASSED.
 MINT 5F MINT pin test                             
  Low Limit       :  8.1427190E-01
  Result Received :  1.5977025E+00  Ohms
  High Limit      :  9.3704350E+00

 Test 3991, Subtest 59, Module 3, Slot 2a  PASSED.
 MINT 6F MINT pin test                             
  Low Limit       :  8.1273830E-01
  Result Received :  1.6154153E+00  Ohms
  High Limit      :  9.5191000E+00

 Test 3991, Subtest 60, Module 3, Slot 2a  PASSED.
 MINT 7F MINT pin test                             
  Low Limit       :  8.1287070E-01
  Result Received :  1.6082833E+00  Ohms
  High Limit      :  9.5450740E+00

 Test 3991, Subtest 61, Module 3, Slot 2a  PASSED.
 MINT 8F MINT pin test                             
  Low Limit       :  8.1319410E-01
  Result Received :  1.6185556E+00  Ohms
  High Limit      :  9.5621120E+00

 Test 3991, Subtest 62, Module 3, Slot 2a  PASSED.
 MINT 9F MINT pin test                             
  Low Limit       :  8.2067700E-01
  Result Received :  1.6362770E+00  Ohms
  High Limit      :  9.5841680E+00

 Test 3991, Subtest 63, Module 3, Slot 2a  PASSED.
 MINT 1G MINT pin test                             
  Low Limit       :  8.2016480E-01
  Result Received :  1.6666910E+00  Ohms
  High Limit      :  9.4752150E+00

 Test 3991, Subtest 64, Module 3, Slot 2a  PASSED.
 MINT 2G MINT pin test                             
  Low Limit       :  8.2032900E-01
  Result Received :  1.6353587E+00  Ohms
  High Limit      :  9.4694650E+00

 Test 3991, Subtest 65, Module 3, Slot 2a  PASSED.
 MINT 3G MINT pin test                             
  Low Limit       :  8.1880160E-01
  Result Received :  1.6158632E+00  Ohms
  High Limit      :  9.4558430E+00

 Test 3991, Subtest 66, Module 3, Slot 2a  PASSED.
 MINT 4G MINT pin test                             
  Low Limit       :  8.1686850E-01
  Result Received :  1.6025347E+00  Ohms
  High Limit      :  9.4457040E+00

 Test 3991, Subtest 67, Module 3, Slot 2a  PASSED.
 MINT 5G MINT pin test                             
  Low Limit       :  8.1427190E-01
  Result Received :  1.6136264E+00  Ohms
  High Limit      :  9.3704350E+00

 Test 3991, Subtest 68, Module 3, Slot 2a  PASSED.
 MINT 6G MINT pin test                             
  Low Limit       :  8.1273830E-01
  Result Received :  1.6349000E+00  Ohms
  High Limit      :  9.5191000E+00

 Test 3991, Subtest 69, Module 3, Slot 2a  PASSED.
 MINT 7G MINT pin test                             
  Low Limit       :  8.1287070E-01
  Result Received :  1.6413457E+00  Ohms
  High Limit      :  9.5450740E+00

 Test 3991, Subtest 70, Module 3, Slot 2a  PASSED.
 MINT 8G MINT pin test                             
  Low Limit       :  8.1319410E-01
  Result Received :  1.6548605E+00  Ohms
  High Limit      :  9.5621120E+00

 Test 3991, Subtest 71, Module 3, Slot 2a  PASSED.
 MINT 9G MINT pin test                             
  Low Limit       :  8.2067700E-01
  Result Received :  1.6676448E+00  Ohms
  High Limit      :  9.5841680E+00

 Test 3991, Subtest 0, Module 3, Slot 2b  PASSED.
 MINT 1H MINT pin test                             
  Low Limit       :  8.2016480E-01
  Result Received :  1.8807417E+00  Ohms
  High Limit      :  9.4752150E+00

 Test 3991, Subtest 1, Module 3, Slot 2b  PASSED.
 MINT 2H MINT pin test                             
  Low Limit       :  8.2032900E-01
  Result Received :  1.8801350E+00  Ohms
  High Limit      :  9.4694650E+00

 Test 3991, Subtest 2, Module 3, Slot 2b  PASSED.
 MINT 3H MINT pin test                             
  Low Limit       :  8.1880160E-01
  Result Received :  1.8650939E+00  Ohms
  High Limit      :  9.4558430E+00

 Test 3991, Subtest 3, Module 3, Slot 2b  PASSED.
 MINT 4H MINT pin test                             
  Low Limit       :  8.1686850E-01
  Result Received :  1.7928079E+00  Ohms
  High Limit      :  9.4457040E+00

 Test 3991, Subtest 4, Module 3, Slot 2b  PASSED.
 MINT 5H MINT pin test                             
  Low Limit       :  8.1427190E-01
  Result Received :  1.7813015E+00  Ohms
  High Limit      :  9.3704350E+00

 Test 3991, Subtest 5, Module 3, Slot 2b  PASSED.
 MINT 6H MINT pin test                             
  Low Limit       :  8.1273830E-01
  Result Received :  1.7972305E+00  Ohms
  High Limit      :  9.5191000E+00

 Test 3991, Subtest 6, Module 3, Slot 2b  PASSED.
 MINT 7H MINT pin test                             
  Low Limit       :  8.1287070E-01
  Result Received :  1.8202431E+00  Ohms
  High Limit      :  9.5450740E+00

 Test 3991, Subtest 7, Module 3, Slot 2b  PASSED.
 MINT 8H MINT pin test                             
  Low Limit       :  8.1319410E-01
  Result Received :  1.7994500E+00  Ohms
  High Limit      :  9.5621120E+00

 Test 3991, Subtest 8, Module 3, Slot 2b  PASSED.
 MINT 9H MINT pin test                             
  Low Limit       :  8.2067700E-01
  Result Received :  1.8374585E+00  Ohms
  High Limit      :  9.5841680E+00

 Test 3991, Subtest 9, Module 3, Slot 2b  PASSED.
 MINT 1A MINT pin test                             
  Low Limit       :  8.2016480E-01
  Result Received :  1.6709915E+00  Ohms
  High Limit      :  9.4752150E+00

 Test 3991, Subtest 10, Module 3, Slot 2b  PASSED.
 MINT 2A MINT pin test                             
  Low Limit       :  8.2032900E-01
  Result Received :  1.6806282E+00  Ohms
  High Limit      :  9.4694650E+00

 Test 3991, Subtest 11, Module 3, Slot 2b  PASSED.
 MINT 3A MINT pin test                             
  Low Limit       :  8.1880160E-01
  Result Received :  1.6619386E+00  Ohms
  High Limit      :  9.4558430E+00

 Test 3991, Subtest 12, Module 3, Slot 2b  PASSED.
 MINT 4A MINT pin test                             
  Low Limit       :  8.1686850E-01
  Result Received :  1.6381165E+00  Ohms
  High Limit      :  9.4457040E+00

 Test 3991, Subtest 13, Module 3, Slot 2b  PASSED.
 MINT 5A MINT pin test                             
  Low Limit       :  8.1427190E-01
  Result Received :  1.6478424E+00  Ohms
  High Limit      :  9.3704350E+00

 Test 3991, Subtest 14, Module 3, Slot 2b  FAILED.
 MINT 6A MINT pin test                             
  Low Limit       :  8.1273830E-01
  Result Received :  1.6748329E+00  Ohms
  High Limit      :  9.5191000E+00

 Test 3991, Subtest 15, Module 3, Slot 2b  PASSED.
 MINT 7A MINT pin test                             
  Low Limit       :  8.1287070E-01
  Result Received :  1.7002388E+00  Ohms
  High Limit      :  9.5450740E+00

 Test 3991, Subtest 16, Module 3, Slot 2b  PASSED.
 MINT 8A MINT pin test                             
  Low Limit       :  8.1319410E-01
  Result Received :  1.7192975E+00  Ohms
  High Limit      :  9.5621120E+00

 Test 3991, Subtest 17, Module 3, Slot 2b  PASSED.
 MINT 9A MINT pin test                             
  Low Limit       :  8.2067700E-01
  Result Received :  1.7619161E+00  Ohms
  High Limit      :  9.5841680E+00

 Test 3991, Subtest 18, Module 3, Slot 2b  PASSED.
 MINT 1B MINT pin test                             
  Low Limit       :  8.2016480E-01
  Result Received :  1.7295010E+00  Ohms
  High Limit      :  9.4752150E+00

 Test 3991, Subtest 19, Module 3, Slot 2b  PASSED.
 MINT 2B MINT pin test                             
  Low Limit       :  8.2032900E-01
  Result Received :  1.7254051E+00  Ohms
  High Limit      :  9.4694650E+00

 Test 3991, Subtest 20, Module 3, Slot 2b  PASSED.
 MINT 3B MINT pin test                             
  Low Limit       :  8.1880160E-01
  Result Received :  1.6879289E+00  Ohms
  High Limit      :  9.4558430E+00

 Test 3991, Subtest 21, Module 3, Slot 2b  PASSED.
 MINT 4B MINT pin test                             
  Low Limit       :  8.1686850E-01
  Result Received :  1.6757960E+00  Ohms
  High Limit      :  9.4457040E+00

 Test 3991, Subtest 22, Module 3, Slot 2b  PASSED.
 MINT 5B MINT pin test                             
  Low Limit       :  8.1427190E-01
  Result Received :  1.6525145E+00  Ohms
  High Limit      :  9.3704350E+00

 Test 3991, Subtest 23, Module 3, Slot 2b  PASSED.
 MINT 6B MINT pin test                             
  Low Limit       :  8.1273830E-01
  Result Received :  1.6719502E+00  Ohms
  High Limit      :  9.5191000E+00

 Test 3991, Subtest 24, Module 3, Slot 2b  PASSED.
 MINT 7B MINT pin test                             
  Low Limit       :  8.1287070E-01
  Result Received :  1.6918486E+00  Ohms
  High Limit      :  9.5450740E+00

 Test 3991, Subtest 25, Module 3, Slot 2b  PASSED.
 MINT 8B MINT pin test                             
  Low Limit       :  8.1319410E-01
  Result Received :  1.7037178E+00  Ohms
  High Limit      :  9.5621120E+00

 Test 3991, Subtest 26, Module 3, Slot 2b  PASSED.
 MINT 9B MINT pin test                             
  Low Limit       :  8.2067700E-01
  Result Received :  1.7361985E+00  Ohms
  High Limit      :  9.5841680E+00

 Test 3991, Subtest 27, Module 3, Slot 2b  PASSED.
 MINT 1C MINT pin test                             
  Low Limit       :  8.2016480E-01
  Result Received :  1.6558007E+00  Ohms
  High Limit      :  9.4752150E+00

 Test 3991, Subtest 28, Module 3, Slot 2b  PASSED.
 MINT 2C MINT pin test                             
  Low Limit       :  8.2032900E-01
  Result Received :  1.6487747E+00  Ohms
  High Limit      :  9.4694650E+00

 Test 3991, Subtest 29, Module 3, Slot 2b  PASSED.
 MINT 3C MINT pin test                             
  Low Limit       :  8.1880160E-01
  Result Received :  1.6371962E+00  Ohms
  High Limit      :  9.4558430E+00

 Test 3991, Subtest 30, Module 3, Slot 2b  PASSED.
 MINT 4C MINT pin test                             
  Low Limit       :  8.1686850E-01
  Result Received :  1.6185556E+00  Ohms
  High Limit      :  9.4457040E+00

 Test 3991, Subtest 31, Module 3, Slot 2b  PASSED.
 MINT 5C MINT pin test                             
  Low Limit       :  8.1427190E-01
  Result Received :  1.6298710E+00  Ohms
  High Limit      :  9.3704350E+00

 Test 3991, Subtest 32, Module 3, Slot 2b  PASSED.
 MINT 6C MINT pin test                             
  Low Limit       :  8.1273830E-01
  Result Received :  1.6511101E+00  Ohms
  High Limit      :  9.5191000E+00

 Test 3991, Subtest 33, Module 3, Slot 2b  PASSED.
 MINT 7C MINT pin test                             
  Low Limit       :  8.1287070E-01
  Result Received :  1.6762780E+00  Ohms
  High Limit      :  9.5450740E+00

 Test 3991, Subtest 34, Module 3, Slot 2b  PASSED.
 MINT 8C MINT pin test                             
  Low Limit       :  8.1319410E-01
  Result Received :  1.7072110E+00  Ohms
  High Limit      :  9.5621120E+00

 Test 3991, Subtest 35, Module 3, Slot 2b  PASSED.
 MINT 9C MINT pin test                             
  Low Limit       :  8.2067700E-01
  Result Received :  1.7027223E+00  Ohms
  High Limit      :  9.5841680E+00

 Test 3991, Subtest 36, Module 3, Slot 2b  PASSED.
 MINT 1D MINT pin test                             
  Low Limit       :  8.2016480E-01
  Result Received :  1.6938153E+00  Ohms
  High Limit      :  9.4752150E+00

 Test 3991, Subtest 37, Module 3, Slot 2b  PASSED.
 MINT 2D MINT pin test                             
  Low Limit       :  8.2032900E-01
  Result Received :  1.6938153E+00  Ohms
  High Limit      :  9.4694650E+00

 Test 3991, Subtest 38, Module 3, Slot 2b  PASSED.
 MINT 3D MINT pin test                             
  Low Limit       :  8.1880160E-01
  Result Received :  1.6854883E+00  Ohms
  High Limit      :  9.4558430E+00

 Test 3991, Subtest 39, Module 3, Slot 2b  PASSED.
 MINT 4D MINT pin test                             
  Low Limit       :  8.1686850E-01
  Result Received :  1.6455162E+00  Ohms
  High Limit      :  9.4457040E+00

 Test 3991, Subtest 40, Module 3, Slot 2b  PASSED.
 MINT 5D MINT pin test                             
  Low Limit       :  8.1427190E-01
  Result Received :  1.6262329E+00  Ohms
  High Limit      :  9.3704350E+00

 Test 3991, Subtest 41, Module 3, Slot 2b  PASSED.
 MINT 6D MINT pin test                             
  Low Limit       :  8.1273830E-01
  Result Received :  1.6239673E+00  Ohms
  High Limit      :  9.5191000E+00

 Test 3991, Subtest 42, Module 3, Slot 2b  PASSED.
 MINT 7D MINT pin test                             
  Low Limit       :  8.1287070E-01
  Result Received :  1.6431967E+00  Ohms
  High Limit      :  9.5450740E+00

 Test 3991, Subtest 43, Module 3, Slot 2b  PASSED.
 MINT 8D MINT pin test                             
  Low Limit       :  8.1319410E-01
  Result Received :  1.6628869E+00  Ohms
  High Limit      :  9.5621120E+00

 Test 3991, Subtest 44, Module 3, Slot 2b  PASSED.
 MINT 9D MINT pin test                             
  Low Limit       :  8.2067700E-01
  Result Received :  1.6638363E+00  Ohms
  High Limit      :  9.5841680E+00

 Test 3991, Subtest 45, Module 3, Slot 2b  PASSED.
 MINT 1E MINT pin test                             
  Low Limit       :  8.2016480E-01
  Result Received :  1.6487747E+00  Ohms
  High Limit      :  9.4752150E+00

 Test 3991, Subtest 46, Module 3, Slot 2b  PASSED.
 MINT 2E MINT pin test                             
  Low Limit       :  8.2032900E-01
  Result Received :  1.6525145E+00  Ohms
  High Limit      :  9.4694650E+00

 Test 3991, Subtest 47, Module 3, Slot 2b  PASSED.
 MINT 3E MINT pin test                             
  Low Limit       :  8.1880160E-01
  Result Received :  1.6497080E+00  Ohms
  High Limit      :  9.4558430E+00

 Test 3991, Subtest 48, Module 3, Slot 2b  PASSED.
 MINT 4E MINT pin test                             
  Low Limit       :  8.1686850E-01
  Result Received :  1.6275952E+00  Ohms
  High Limit      :  9.4457040E+00

 Test 3991, Subtest 49, Module 3, Slot 2b  PASSED.
 MINT 5E MINT pin test                             
  Low Limit       :  8.1427190E-01
  Result Received :  1.5881249E+00  Ohms
  High Limit      :  9.3704350E+00

 Test 3991, Subtest 50, Module 3, Slot 2b  PASSED.
 MINT 6E MINT pin test                             
  Low Limit       :  8.1273830E-01
  Result Received :  1.5933348E+00  Ohms
  High Limit      :  9.5191000E+00

 Test 3991, Subtest 51, Module 3, Slot 2b  PASSED.
 MINT 7E MINT pin test                             
  Low Limit       :  8.1287070E-01
  Result Received :  1.6436600E+00  Ohms
  High Limit      :  9.5450740E+00

 Test 3991, Subtest 52, Module 3, Slot 2b  PASSED.
 MINT 8E MINT pin test                             
  Low Limit       :  8.1319410E-01
  Result Received :  1.6534521E+00  Ohms
  High Limit      :  9.5621120E+00

 Test 3991, Subtest 53, Module 3, Slot 2b  PASSED.
 MINT 9E MINT pin test                             
  Low Limit       :  8.2067700E-01
  Result Received :  1.6869518E+00  Ohms
  High Limit      :  9.5841680E+00

 Test 3991, Subtest 54, Module 3, Slot 2b  PASSED.
 MINT 1F MINT pin test                             
  Low Limit       :  8.2016480E-01
  Result Received :  1.6859758E+00  Ohms
  High Limit      :  9.4752150E+00

 Test 3991, Subtest 55, Module 3, Slot 2b  PASSED.
 MINT 2F MINT pin test                             
  Low Limit       :  8.2032900E-01
  Result Received :  1.7122264E+00  Ohms
  High Limit      :  9.4694650E+00

 Test 3991, Subtest 56, Module 3, Slot 2b  PASSED.
 MINT 3F MINT pin test                             
  Low Limit       :  8.1880160E-01
  Result Received :  1.6825689E+00  Ohms
  High Limit      :  9.4558430E+00

 Test 3991, Subtest 57, Module 3, Slot 2b  PASSED.
 MINT 4F MINT pin test                             
  Low Limit       :  8.1686850E-01
  Result Received :  1.6154153E+00  Ohms
  High Limit      :  9.4457040E+00

 Test 3991, Subtest 58, Module 3, Slot 2b  PASSED.
 MINT 5F MINT pin test                             
  Low Limit       :  8.1427190E-01
  Result Received :  1.5898578E+00  Ohms
  High Limit      :  9.3704350E+00

 Test 3991, Subtest 59, Module 3, Slot 2b  PASSED.
 MINT 6F MINT pin test                             
  Low Limit       :  8.1273830E-01
  Result Received :  1.6122873E+00  Ohms
  High Limit      :  9.5191000E+00

 Test 3991, Subtest 60, Module 3, Slot 2b  PASSED.
 MINT 7F MINT pin test                             
  Low Limit       :  8.1287070E-01
  Result Received :  1.6394989E+00  Ohms
  High Limit      :  9.5450740E+00

 Test 3991, Subtest 61, Module 3, Slot 2b  PASSED.
 MINT 8F MINT pin test                             
  Low Limit       :  8.1319410E-01
  Result Received :  1.6217080E+00  Ohms
  High Limit      :  9.5621120E+00

 Test 3991, Subtest 62, Module 3, Slot 2b  PASSED.
 MINT 9F MINT pin test                             
  Low Limit       :  8.2067700E-01
  Result Received :  1.6492412E+00  Ohms
  High Limit      :  9.5841680E+00

 Test 3991, Subtest 63, Module 3, Slot 2b  PASSED.
 MINT 1G MINT pin test                             
  Low Limit       :  8.2016480E-01
  Result Received :  1.7248945E+00  Ohms
  High Limit      :  9.4752150E+00

 Test 3991, Subtest 64, Module 3, Slot 2b  PASSED.
 MINT 2G MINT pin test                             
  Low Limit       :  8.2032900E-01
  Result Received :  1.6893967E+00  Ohms
  High Limit      :  9.4694650E+00

 Test 3991, Subtest 65, Module 3, Slot 2b  PASSED.
 MINT 3G MINT pin test                             
  Low Limit       :  8.1880160E-01
  Result Received :  1.6690775E+00  Ohms
  High Limit      :  9.4558430E+00

 Test 3991, Subtest 66, Module 3, Slot 2b  PASSED.
 MINT 4G MINT pin test                             
  Low Limit       :  8.1686850E-01
  Result Received :  1.6501751E+00  Ohms
  High Limit      :  9.4457040E+00

 Test 3991, Subtest 67, Module 3, Slot 2b  PASSED.
 MINT 5G MINT pin test                             
  Low Limit       :  8.1427190E-01
  Result Received :  1.6280499E+00  Ohms
  High Limit      :  9.3704350E+00

 Test 3991, Subtest 68, Module 3, Slot 2b  PASSED.
 MINT 6G MINT pin test                             
  Low Limit       :  8.1273830E-01
  Result Received :  1.6445876E+00  Ohms
  High Limit      :  9.5191000E+00

 Test 3991, Subtest 69, Module 3, Slot 2b  PASSED.
 MINT 7G MINT pin test                             
  Low Limit       :  8.1287070E-01
  Result Received :  1.6893967E+00  Ohms
  High Limit      :  9.5450740E+00

 Test 3991, Subtest 70, Module 3, Slot 2b  PASSED.
 MINT 8G MINT pin test                             
  Low Limit       :  8.1319410E-01
  Result Received :  1.6801437E+00  Ohms
  High Limit      :  9.5621120E+00

 Test 3991, Subtest 71, Module 3, Slot 2b  PASSED.
 MINT 9G MINT pin test                             
  Low Limit       :  8.2067700E-01
  Result Received :  1.7177773E+00  Ohms
  High Limit      :  9.5841680E+00

 Test 3559, Subtest 0, Module 3, Slot 2a  PASSED.
 ch_0(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3559, Subtest 1, Module 3, Slot 2a  PASSED.
 ch_0(driver frequency)                            
  Low Limit       :  6.2001010E+06
  Result expected :  6.2500000E+06
  High Limit      :  6.3001010E+06
  Result Received :  6.2498288E+06  Hertz

 Test 3559, Subtest 2, Module 3, Slot 2a  PASSED.
 ch_1(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3559, Subtest 3, Module 3, Slot 2a  PASSED.
 ch_1(driver frequency)                            
  Low Limit       :  6.2001010E+06
  Result expected :  6.2500000E+06
  High Limit      :  6.3001010E+06
  Result Received :  6.2496927E+06  Hertz

 Test 3559, Subtest 4, Module 3, Slot 2a  PASSED.
 ch_2(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3559, Subtest 5, Module 3, Slot 2a  PASSED.
 ch_2(driver frequency)                            
  Low Limit       :  6.2001010E+06
  Result expected :  6.2500000E+06
  High Limit      :  6.3001010E+06
  Result Received :  6.2506485E+06  Hertz

 Test 3559, Subtest 6, Module 3, Slot 2a  PASSED.
 ch_3(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3559, Subtest 7, Module 3, Slot 2a  PASSED.
 ch_3(driver frequency)                            
  Low Limit       :  6.2001010E+06
  Result expected :  6.2500000E+06
  High Limit      :  6.3001010E+06
  Result Received :  6.2504440E+06  Hertz

 Test 3559, Subtest 8, Module 3, Slot 2a  PASSED.
 ch_4(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3559, Subtest 9, Module 3, Slot 2a  PASSED.
 ch_4(driver frequency)                            
  Low Limit       :  6.2001010E+06
  Result expected :  6.2500000E+06
  High Limit      :  6.3001010E+06
  Result Received :  6.2496250E+06  Hertz

 Test 3559, Subtest 10, Module 3, Slot 2a  PASSED.
 ch_5(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3559, Subtest 11, Module 3, Slot 2a  PASSED.
 ch_5(driver frequency)                            
  Low Limit       :  6.2001010E+06
  Result expected :  6.2500000E+06
  High Limit      :  6.3001010E+06
  Result Received :  6.2500683E+06  Hertz

 Test 3559, Subtest 12, Module 3, Slot 2a  PASSED.
 ch_6(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3559, Subtest 13, Module 3, Slot 2a  PASSED.
 ch_6(driver frequency)                            
  Low Limit       :  6.2001010E+06
  Result expected :  6.2500000E+06
  High Limit      :  6.3001010E+06
  Result Received :  6.2500342E+06  Hertz

 Test 3559, Subtest 14, Module 3, Slot 2a  PASSED.
 ch_7(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3559, Subtest 15, Module 3, Slot 2a  PASSED.
 ch_7(driver frequency)                            
  Low Limit       :  6.2001010E+06
  Result expected :  6.2500000E+06
  High Limit      :  6.3001010E+06
  Result Received :  6.2496580E+06  Hertz

 Test 3559, Subtest 0, Module 3, Slot 2b  PASSED.
 ch_0(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3559, Subtest 1, Module 3, Slot 2b  PASSED.
 ch_0(driver frequency)                            
  Low Limit       :  6.2001010E+06
  Result expected :  6.2500000E+06
  High Limit      :  6.3001010E+06
  Result Received :  6.2498633E+06  Hertz

 Test 3559, Subtest 2, Module 3, Slot 2b  PASSED.
 ch_1(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3559, Subtest 3, Module 3, Slot 2b  PASSED.
 ch_1(driver frequency)                            
  Low Limit       :  6.2001010E+06
  Result expected :  6.2500000E+06
  High Limit      :  6.3001010E+06
  Result Received :  6.2507505E+06  Hertz

 Test 3559, Subtest 4, Module 3, Slot 2b  PASSED.
 ch_2(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3559, Subtest 5, Module 3, Slot 2b  PASSED.
 ch_2(driver frequency)                            
  Low Limit       :  6.2001010E+06
  Result expected :  6.2500000E+06
  High Limit      :  6.3001010E+06
  Result Received :  6.2501707E+06  Hertz

 Test 3559, Subtest 6, Module 3, Slot 2b  PASSED.
 ch_3(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3559, Subtest 7, Module 3, Slot 2b  PASSED.
 ch_3(driver frequency)                            
  Low Limit       :  6.2001010E+06
  Result expected :  6.2500000E+06
  High Limit      :  6.3001010E+06
  Result Received :  6.2506155E+06  Hertz

 Test 3559, Subtest 8, Module 3, Slot 2b  PASSED.
 ch_4(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3559, Subtest 9, Module 3, Slot 2b  PASSED.
 ch_4(driver frequency)                            
  Low Limit       :  6.2001010E+06
  Result expected :  6.2500000E+06
  High Limit      :  6.3001010E+06
  Result Received :  6.2493493E+06  Hertz

 Test 3559, Subtest 10, Module 3, Slot 2b  PASSED.
 ch_5(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3559, Subtest 11, Module 3, Slot 2b  PASSED.
 ch_5(driver frequency)                            
  Low Limit       :  6.2001010E+06
  Result expected :  6.2500000E+06
  High Limit      :  6.3001010E+06
  Result Received :  6.2500342E+06  Hertz

 Test 3559, Subtest 12, Module 3, Slot 2b  PASSED.
 ch_6(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3559, Subtest 13, Module 3, Slot 2b  PASSED.
 ch_6(driver frequency)                            
  Low Limit       :  6.2001010E+06
  Result expected :  6.2500000E+06
  High Limit      :  6.3001010E+06
  Result Received :  6.2503081E+06  Hertz

 Test 3559, Subtest 14, Module 3, Slot 2b  PASSED.
 ch_7(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3559, Subtest 15, Module 3, Slot 2b  PASSED.
 ch_7(driver frequency)                            
  Low Limit       :  6.2001010E+06
  Result expected :  6.2500000E+06
  High Limit      :  6.3001010E+06
  Result Received :  6.2502055E+06  Hertz

 Test 3759, Subtest 0, Module 3, Slot 2a  PASSED.
 ch_0(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3759, Subtest 1, Module 3, Slot 2a  PASSED.
 ch_0(driver frequency)                            
  Low Limit       :  3.3067210E+06
  Result expected :  3.3333330E+06
  High Limit      :  3.3600540E+06
  Result Received :  3.3335956E+06  Hertz

 Test 3759, Subtest 2, Module 3, Slot 2a  PASSED.
 ch_1(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3759, Subtest 3, Module 3, Slot 2a  PASSED.
 ch_1(driver frequency)                            
  Low Limit       :  3.3067210E+06
  Result expected :  3.3333330E+06
  High Limit      :  3.3600540E+06
  Result Received :  3.3333902E+06  Hertz

 Test 3759, Subtest 4, Module 3, Slot 2a  PASSED.
 ch_2(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3759, Subtest 5, Module 3, Slot 2a  PASSED.
 ch_2(driver frequency)                            
  Low Limit       :  3.3067210E+06
  Result expected :  3.3333330E+06
  High Limit      :  3.3600540E+06
  Result Received :  3.3335270E+06  Hertz

 Test 3759, Subtest 6, Module 3, Slot 2a  PASSED.
 ch_3(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3759, Subtest 7, Module 3, Slot 2a  PASSED.
 ch_3(driver frequency)                            
  Low Limit       :  3.3067210E+06
  Result expected :  3.3333330E+06
  High Limit      :  3.3600540E+06
  Result Received :  3.3331395E+06  Hertz

 Test 3759, Subtest 8, Module 3, Slot 2a  PASSED.
 ch_4(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3759, Subtest 9, Module 3, Slot 2a  PASSED.
 ch_4(driver frequency)                            
  Low Limit       :  3.3067210E+06
  Result expected :  3.3333330E+06
  High Limit      :  3.3600540E+06
  Result Received :  3.3332420E+06  Hertz

 Test 3759, Subtest 10, Module 3, Slot 2a  PASSED.
 ch_5(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3759, Subtest 11, Module 3, Slot 2a  PASSED.
 ch_5(driver frequency)                            
  Low Limit       :  3.3067210E+06
  Result expected :  3.3333330E+06
  High Limit      :  3.3600540E+06
  Result Received :  3.3333220E+06  Hertz

 Test 3759, Subtest 12, Module 3, Slot 2a  PASSED.
 ch_6(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3759, Subtest 13, Module 3, Slot 2a  PASSED.
 ch_6(driver frequency)                            
  Low Limit       :  3.3067210E+06
  Result expected :  3.3333330E+06
  High Limit      :  3.3600540E+06
  Result Received :  3.3336299E+06  Hertz

 Test 3759, Subtest 14, Module 3, Slot 2a  PASSED.
 ch_7(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3759, Subtest 15, Module 3, Slot 2a  PASSED.
 ch_7(driver frequency)                            
  Low Limit       :  3.3067210E+06
  Result expected :  3.3333330E+06
  High Limit      :  3.3600540E+06
  Result Received :  3.3332762E+06  Hertz

 Test 3759, Subtest 0, Module 3, Slot 2b  PASSED.
 ch_0(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3759, Subtest 1, Module 3, Slot 2b  PASSED.
 ch_0(driver frequency)                            
  Low Limit       :  3.3067210E+06
  Result expected :  3.3333330E+06
  High Limit      :  3.3600540E+06
  Result Received :  3.3334244E+06  Hertz

 Test 3759, Subtest 2, Module 3, Slot 2b  PASSED.
 ch_1(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3759, Subtest 3, Module 3, Slot 2b  PASSED.
 ch_1(driver frequency)                            
  Low Limit       :  3.3067210E+06
  Result expected :  3.3333330E+06
  High Limit      :  3.3600540E+06
  Result Received :  3.3334928E+06  Hertz

 Test 3759, Subtest 4, Module 3, Slot 2b  PASSED.
 ch_2(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3759, Subtest 5, Module 3, Slot 2b  PASSED.
 ch_2(driver frequency)                            
  Low Limit       :  3.3067210E+06
  Result expected :  3.3333330E+06
  High Limit      :  3.3600540E+06
  Result Received :  3.3336299E+06  Hertz

 Test 3759, Subtest 6, Module 3, Slot 2b  PASSED.
 ch_3(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3759, Subtest 7, Module 3, Slot 2b  PASSED.
 ch_3(driver frequency)                            
  Low Limit       :  3.3067210E+06
  Result expected :  3.3333330E+06
  High Limit      :  3.3600540E+06
  Result Received :  3.3334585E+06  Hertz

 Test 3759, Subtest 8, Module 3, Slot 2b  PASSED.
 ch_4(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3759, Subtest 9, Module 3, Slot 2b  PASSED.
 ch_4(driver frequency)                            
  Low Limit       :  3.3067210E+06
  Result expected :  3.3333330E+06
  High Limit      :  3.3600540E+06
  Result Received :  3.3331395E+06  Hertz

 Test 3759, Subtest 10, Module 3, Slot 2b  PASSED.
 ch_5(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3759, Subtest 11, Module 3, Slot 2b  PASSED.
 ch_5(driver frequency)                            
  Low Limit       :  3.3067210E+06
  Result expected :  3.3333330E+06
  High Limit      :  3.3600540E+06
  Result Received :  3.3333561E+06  Hertz

 Test 3759, Subtest 12, Module 3, Slot 2b  PASSED.
 ch_6(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3759, Subtest 13, Module 3, Slot 2b  PASSED.
 ch_6(driver frequency)                            
  Low Limit       :  3.3067210E+06
  Result expected :  3.3333330E+06
  High Limit      :  3.3600540E+06
  Result Received :  3.3336299E+06  Hertz

 Test 3759, Subtest 14, Module 3, Slot 2b  PASSED.
 ch_7(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3759, Subtest 15, Module 3, Slot 2b  PASSED.
 ch_7(driver frequency)                            
  Low Limit       :  3.3067210E+06
  Result expected :  3.3333330E+06
  High Limit      :  3.3600540E+06
  Result Received :  3.3336299E+06  Hertz

 Test 3450, Subtest 0, Module 3, Slot 2a  PASSED.
 pclamp_reg(channel 0 enable)                      
  Result Received = 1111111100000001  Binary
  Result Expected : xxxxxxxx00000001  Binary

 Test 3450, Subtest 1, Module 3, Slot 2a  PASSED.
 pclamp_reg(channel 0, 1 enable)                   
  Result Received = 1111111100000011  Binary
  Result Expected : xxxxxxxx00000011  Binary

 Test 3450, Subtest 2, Module 3, Slot 2a  PASSED.
 pclamp_reg(channel 0, 1, 2 enable)                
  Result Received = 1111111100000111  Binary
  Result Expected : xxxxxxxx00000111  Binary

 Test 3450, Subtest 3, Module 3, Slot 2a  PASSED.
 pclamp_reg(channel 0, 1, 2, 3 enable)             
  Result Received = 1111111100001111  Binary
  Result Expected : xxxxxxxx00001111  Binary

 Test 3450, Subtest 4, Module 3, Slot 2a  PASSED.
 pclamp_reg(channel 0, 1, 2, 3, 4 enable)          
  Result Received = 1111111100011111  Binary
  Result Expected : xxxxxxxx00011111  Binary

 Test 3450, Subtest 5, Module 3, Slot 2a  PASSED.
 pclamp_reg(channel 0, 1, 2, 3, 4, 5 enable)       
  Result Received = 1111111100111111  Binary
  Result Expected : xxxxxxxx00111111  Binary

 Test 3450, Subtest 6, Module 3, Slot 2a  PASSED.
 pclamp_reg(channel 0, 1, 2, 3, 4, 5, 6 enable)    
  Result Received = 1111111101111111  Binary
  Result Expected : xxxxxxxx01111111  Binary

 Test 3450, Subtest 7, Module 3, Slot 2a  PASSED.
 pclamp_reg(channel 0, 1, 2, 3, 4, 5, 6, 7 enable) 
  Result Received = 1111111111111111  Binary
  Result Expected : xxxxxxxx11111111  Binary

 Test 3450, Subtest 8, Module 3, Slot 2a  PASSED.
 pclamp_reg(channel 0 disable)                     
  Result Received = 1111111111111110  Binary
  Result Expected : xxxxxxxx11111110  Binary

 Test 3450, Subtest 9, Module 3, Slot 2a  PASSED.
 pclamp_reg(channel 0, 1 disable)                  
  Result Received = 1111111111111100  Binary
  Result Expected : xxxxxxxx11111100  Binary

 Test 3450, Subtest 10, Module 3, Slot 2a  PASSED.
 pclamp_reg(channel 0, 1, 2 disable)               
  Result Received = 1111111111111000  Binary
  Result Expected : xxxxxxxx11111000  Binary

 Test 3450, Subtest 11, Module 3, Slot 2a  PASSED.
 pclamp_reg(channel 0, 1, 2, 3 disable)            
  Result Received = 1111111111110000  Binary
  Result Expected : xxxxxxxx11110000  Binary

 Test 3450, Subtest 12, Module 3, Slot 2a  PASSED.
 pclamp_reg(channel 0, 1, 2, 3, 4 disable)         
  Result Received = 1111111111100000  Binary
  Result Expected : xxxxxxxx11100000  Binary

 Test 3450, Subtest 13, Module 3, Slot 2a  PASSED.
 pclamp_reg(channel 0, 1, 2, 3, 4, 5 disable)      
  Result Received = 1111111111000000  Binary
  Result Expected : xxxxxxxx11000000  Binary

 Test 3450, Subtest 14, Module 3, Slot 2a  PASSED.
 pclamp_reg(channel 0, 1, 2, 3, 4, 5, 6 disable)   
  Result Received = 1111111110000000  Binary
  Result Expected : xxxxxxxx10000000  Binary

 Test 3450, Subtest 15, Module 3, Slot 2a  PASSED.
 pclamp_reg(channel 0, 1, 2, 3, 4, 5, 6, 7 disable)
  Result Received = 1111111100000000  Binary
  Result Expected : xxxxxxxx00000000  Binary

 Test 3450, Subtest 16, Module 3, Slot 2a  PASSED.
 pclamp_reg(channel 0, 1, 2, 3, 4, 5, 6 7 enable)  
  Result Received = 1111111111111111  Binary
  Result Expected : xxxxxxxx11111111  Binary

 Test 3450, Subtest 17, Module 3, Slot 2a  PASSED.
 pclamp_reg(channel 0, 1, 2, 3, 4, 5, 6, 7 disable)
  Result Received = 1111111100000000  Binary
  Result Expected : xxxxxxxx00000000  Binary

 Test 3450, Subtest 0, Module 3, Slot 2b  PASSED.
 pclamp_reg(channel 0 enable)                      
  Result Received = 1111111100000001  Binary
  Result Expected : xxxxxxxx00000001  Binary

 Test 3450, Subtest 1, Module 3, Slot 2b  PASSED.
 pclamp_reg(channel 0, 1 enable)                   
  Result Received = 1111111100000011  Binary
  Result Expected : xxxxxxxx00000011  Binary

 Test 3450, Subtest 2, Module 3, Slot 2b  PASSED.
 pclamp_reg(channel 0, 1, 2 enable)                
  Result Received = 1111111100000111  Binary
  Result Expected : xxxxxxxx00000111  Binary

 Test 3450, Subtest 3, Module 3, Slot 2b  PASSED.
 pclamp_reg(channel 0, 1, 2, 3 enable)             
  Result Received = 1111111100001111  Binary
  Result Expected : xxxxxxxx00001111  Binary

 Test 3450, Subtest 4, Module 3, Slot 2b  PASSED.
 pclamp_reg(channel 0, 1, 2, 3, 4 enable)          
  Result Received = 1111111100011111  Binary
  Result Expected : xxxxxxxx00011111  Binary

 Test 3450, Subtest 5, Module 3, Slot 2b  PASSED.
 pclamp_reg(channel 0, 1, 2, 3, 4, 5 enable)       
  Result Received = 1111111100111111  Binary
  Result Expected : xxxxxxxx00111111  Binary

 Test 3450, Subtest 6, Module 3, Slot 2b  PASSED.
 pclamp_reg(channel 0, 1, 2, 3, 4, 5, 6 enable)    
  Result Received = 1111111101111111  Binary
  Result Expected : xxxxxxxx01111111  Binary

 Test 3450, Subtest 7, Module 3, Slot 2b  PASSED.
 pclamp_reg(channel 0, 1, 2, 3, 4, 5, 6, 7 enable) 
  Result Received = 1111111111111111  Binary
  Result Expected : xxxxxxxx11111111  Binary

 Test 3450, Subtest 8, Module 3, Slot 2b  PASSED.
 pclamp_reg(channel 0 disable)                     
  Result Received = 1111111111111110  Binary
  Result Expected : xxxxxxxx11111110  Binary

 Test 3450, Subtest 9, Module 3, Slot 2b  PASSED.
 pclamp_reg(channel 0, 1 disable)                  
  Result Received = 1111111111111100  Binary
  Result Expected : xxxxxxxx11111100  Binary

 Test 3450, Subtest 10, Module 3, Slot 2b  PASSED.
 pclamp_reg(channel 0, 1, 2 disable)               
  Result Received = 1111111111111000  Binary
  Result Expected : xxxxxxxx11111000  Binary

 Test 3450, Subtest 11, Module 3, Slot 2b  PASSED.
 pclamp_reg(channel 0, 1, 2, 3 disable)            
  Result Received = 1111111111110000  Binary
  Result Expected : xxxxxxxx11110000  Binary

 Test 3450, Subtest 12, Module 3, Slot 2b  PASSED.
 pclamp_reg(channel 0, 1, 2, 3, 4 disable)         
  Result Received = 1111111111100000  Binary
  Result Expected : xxxxxxxx11100000  Binary

 Test 3450, Subtest 13, Module 3, Slot 2b  PASSED.
 pclamp_reg(channel 0, 1, 2, 3, 4, 5 disable)      
  Result Received = 1111111111000000  Binary
  Result Expected : xxxxxxxx11000000  Binary

 Test 3450, Subtest 14, Module 3, Slot 2b  PASSED.
 pclamp_reg(channel 0, 1, 2, 3, 4, 5, 6 disable)   
  Result Received = 1111111110000000  Binary
  Result Expected : xxxxxxxx10000000  Binary

 Test 3450, Subtest 15, Module 3, Slot 2b  PASSED.
 pclamp_reg(channel 0, 1, 2, 3, 4, 5, 6, 7 disable)
  Result Received = 1111111100000000  Binary
  Result Expected : xxxxxxxx00000000  Binary

 Test 3450, Subtest 16, Module 3, Slot 2b  PASSED.
 pclamp_reg(channel 0, 1, 2, 3, 4, 5, 6 7 enable)  
  Result Received = 1111111111111111  Binary
  Result Expected : xxxxxxxx11111111  Binary

 Test 3450, Subtest 17, Module 3, Slot 2b  PASSED.
 pclamp_reg(channel 0, 1, 2, 3, 4, 5, 6, 7 disable)
  Result Received = 1111111100000000  Binary
  Result Expected : xxxxxxxx00000000  Binary

 Test 504, Subtest -1  PASSED.
 Get_result_nolog result
  Low Limit       : -infinity
  Result Received : 1  Decimal
  High Limit      : infinity

 Test 504, Subtest 0  PASSED.
 Problem involving board handler(raise jaws press) 
  Result Received :  True
  Result Expected :  True

 Test 3260, Subtest 0, Module 3, Slot 2a  PASSED.
 KRA close relay test                              
  Low Limit       :  2.4987000E+00
  Result Received :  2.7245458E+00  Volts
  High Limit      :  3.5015000E+00

 Test 3260, Subtest 1, Module 3, Slot 2a  PASSED.
 KRB close relay test                              
  Low Limit       :  2.4987000E+00
  Result Received :  2.7169334E+00  Volts
  High Limit      :  3.5015000E+00

 Test 3260, Subtest 2, Module 3, Slot 2a  PASSED.
 KRC close relay test                              
  Low Limit       :  2.4987000E+00
  Result Received :  2.7075909E+00  Volts
  High Limit      :  3.5015000E+00

 Test 3260, Subtest 3, Module 3, Slot 2a  PASSED.
 KRD close relay test                              
  Low Limit       :  2.4987000E+00
  Result Received :  2.7030927E+00  Volts
  High Limit      :  3.5015000E+00

 Test 3260, Subtest 4, Module 3, Slot 2a  PASSED.
 KRE close relay test                              
  Low Limit       :  2.4987000E+00
  Result Received :  2.7013626E+00  Volts
  High Limit      :  3.5015000E+00

 Test 3260, Subtest 5, Module 3, Slot 2a  PASSED.
 KRF close relay test                              
  Low Limit       :  2.4987000E+00
  Result Received :  2.7027467E+00  Volts
  High Limit      :  3.5015000E+00

 Test 3260, Subtest 6, Module 3, Slot 2a  PASSED.
 KRG close relay test                              
  Low Limit       :  2.4987000E+00
  Result Received :  2.7134732E+00  Volts
  High Limit      :  3.5015000E+00

 Test 3260, Subtest 7, Module 3, Slot 2a  PASSED.
 KRH close relay test                              
  Low Limit       :  2.4987000E+00
  Result Received :  2.7068989E+00  Volts
  High Limit      :  3.5015000E+00

 Test 3260, Subtest 0, Module 3, Slot 2b  PASSED.
 KRA close relay test                              
  Low Limit       :  2.4987000E+00
  Result Received :  2.7172794E+00  Volts
  High Limit      :  3.5015000E+00

 Test 3260, Subtest 1, Module 3, Slot 2b  PASSED.
 KRB close relay test                              
  Low Limit       :  2.4987000E+00
  Result Received :  2.7515352E+00  Volts
  High Limit      :  3.5015000E+00

 Test 3260, Subtest 2, Module 3, Slot 2b  PASSED.
 KRC close relay test                              
  Low Limit       :  2.4987000E+00
  Result Received :  2.7335423E+00  Volts
  High Limit      :  3.5015000E+00

 Test 3260, Subtest 3, Module 3, Slot 2b  PASSED.
 KRD close relay test                              
  Low Limit       :  2.4987000E+00
  Result Received :  2.7113971E+00  Volts
  High Limit      :  3.5015000E+00

 Test 3260, Subtest 4, Module 3, Slot 2b  PASSED.
 KRE close relay test                              
  Low Limit       :  2.4987000E+00
  Result Received :  2.7089750E+00  Volts
  High Limit      :  3.5015000E+00

 Test 3260, Subtest 5, Module 3, Slot 2b  PASSED.
 KRF close relay test                              
  Low Limit       :  2.4987000E+00
  Result Received :  2.7072449E+00  Volts
  High Limit      :  3.5015000E+00

 Test 3260, Subtest 6, Module 3, Slot 2b  PASSED.
 KRG close relay test                              
  Low Limit       :  2.4987000E+00
  Result Received :  2.7152033E+00  Volts
  High Limit      :  3.5015000E+00

 Test 3260, Subtest 7, Module 3, Slot 2b  PASSED.
 KRH close relay test                              
  Low Limit       :  2.4987000E+00
  Result Received :  2.7089750E+00  Volts
  High Limit      :  3.5015000E+00

 Test 3270, Subtest 0, Module 3, Slot 2a  PASSED.
 KDA close relay test                              
  Low Limit       :  3.3985200E+00
  Result expected :  3.5000000E+00
  High Limit      :  3.6015200E+00
  Result Received :  3.4892456E+00  Volts

 Test 3270, Subtest 1, Module 3, Slot 2a  PASSED.
 KDB close relay test                              
  Low Limit       :  3.3985200E+00
  Result expected :  3.5000000E+00
  High Limit      :  3.6015200E+00
  Result Received :  3.4705606E+00  Volts

 Test 3270, Subtest 2, Module 3, Slot 2a  PASSED.
 KDC close relay test                              
  Low Limit       :  3.3985200E+00
  Result expected :  3.5000000E+00
  High Limit      :  3.6015200E+00
  Result Received :  3.4916677E+00  Volts

 Test 3270, Subtest 3, Module 3, Slot 2a  PASSED.
 KDD close relay test                              
  Low Limit       :  3.3985200E+00
  Result expected :  3.5000000E+00
  High Limit      :  3.6015200E+00
  Result Received :  3.4923598E+00  Volts

 Test 3270, Subtest 4, Module 3, Slot 2a  PASSED.
 KDE close relay test                              
  Low Limit       :  3.3985200E+00
  Result expected :  3.5000000E+00
  High Limit      :  3.6015200E+00
  Result Received :  3.4857854E+00  Volts

 Test 3270, Subtest 5, Module 3, Slot 2a  PASSED.
 KDF close relay test                              
  Low Limit       :  3.3985200E+00
  Result expected :  3.5000000E+00
  High Limit      :  3.6015200E+00
  Result Received :  3.4978960E+00  Volts

 Test 3270, Subtest 6, Module 3, Slot 2a  PASSED.
 KDG close relay test                              
  Low Limit       :  3.3985200E+00
  Result expected :  3.5000000E+00
  High Limit      :  3.6015200E+00
  Result Received :  3.4954739E+00  Volts

 Test 3270, Subtest 7, Module 3, Slot 2a  PASSED.
 KDH close relay test                              
  Low Limit       :  3.3985200E+00
  Result expected :  3.5000000E+00
  High Limit      :  3.6015200E+00
  Result Received :  3.5037784E+00  Volts

 Test 3270, Subtest 0, Module 3, Slot 2b  PASSED.
 KDA close relay test                              
  Low Limit       :  3.3985200E+00
  Result expected :  3.5000000E+00
  High Limit      :  3.6015200E+00
  Result Received :  3.5044704E+00  Volts

 Test 3270, Subtest 1, Module 3, Slot 2b  PASSED.
 KDB close relay test                              
  Low Limit       :  3.3985200E+00
  Result expected :  3.5000000E+00
  High Limit      :  3.6015200E+00
  Result Received :  3.4882075E+00  Volts

 Test 3270, Subtest 2, Module 3, Slot 2b  PASSED.
 KDC close relay test                              
  Low Limit       :  3.3985200E+00
  Result expected :  3.5000000E+00
  High Limit      :  3.6015200E+00
  Result Received :  3.4951279E+00  Volts

 Test 3270, Subtest 3, Module 3, Slot 2b  PASSED.
 KDD close relay test                              
  Low Limit       :  3.3985200E+00
  Result expected :  3.5000000E+00
  High Limit      :  3.6015200E+00
  Result Received :  3.4989341E+00  Volts

 Test 3270, Subtest 4, Module 3, Slot 2b  PASSED.
 KDE close relay test                              
  Low Limit       :  3.3985200E+00
  Result expected :  3.5000000E+00
  High Limit      :  3.6015200E+00
  Result Received :  3.4933978E+00  Volts

 Test 3270, Subtest 5, Module 3, Slot 2b  PASSED.
 KDF close relay test                              
  Low Limit       :  3.3985200E+00
  Result expected :  3.5000000E+00
  High Limit      :  3.6015200E+00
  Result Received :  3.4937438E+00  Volts

 Test 3270, Subtest 6, Module 3, Slot 2b  PASSED.
 KDG close relay test                              
  Low Limit       :  3.3985200E+00
  Result expected :  3.5000000E+00
  High Limit      :  3.6015200E+00
  Result Received :  3.4972040E+00  Volts

 Test 3270, Subtest 7, Module 3, Slot 2b  PASSED.
 KDH close relay test                              
  Low Limit       :  3.3985200E+00
  Result expected :  3.5000000E+00
  High Limit      :  3.6015200E+00
  Result Received :  3.4965120E+00  Volts

 Test 3422, Subtest 0, Module 3, Slot 2a  PASSED.
 GTH data 1 (ARCV0 enable ch0)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3422, Subtest 1, Module 3, Slot 2a  PASSED.
 GTL data 1 (ARCV0 enable ch0)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3422, Subtest 2, Module 3, Slot 2a  PASSED.
 GTH data 0 (ARCV0 enable ch0)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3422, Subtest 3, Module 3, Slot 2a  PASSED.
 GTL data 0 (ARCV0 enable ch0)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3422, Subtest 4, Module 3, Slot 2a  PASSED.
 GTH data 1 (ARCV0 enable ch2)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3422, Subtest 5, Module 3, Slot 2a  PASSED.
 GTL data 1 (ARCV0 enable ch2)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3422, Subtest 6, Module 3, Slot 2a  PASSED.
 GTH data 0 (ARCV0 enable ch2)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3422, Subtest 7, Module 3, Slot 2a  PASSED.
 GTL data 0 (ARCV0 enable ch2)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3422, Subtest 8, Module 3, Slot 2a  PASSED.
 GTH data 1 (ARCV0 enable ch4)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3422, Subtest 9, Module 3, Slot 2a  PASSED.
 GTL data 1 (ARCV0 enable ch4)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3422, Subtest 10, Module 3, Slot 2a  PASSED.
 GTH data 0 (ARCV0 enable ch4)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3422, Subtest 11, Module 3, Slot 2a  PASSED.
 GTL data 0 (ARCV0 enable ch4)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3422, Subtest 12, Module 3, Slot 2a  PASSED.
 GTH data 1 (ARCV0 enable ch6)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3422, Subtest 13, Module 3, Slot 2a  PASSED.
 GTL data 1 (ARCV0 enable ch6)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3422, Subtest 14, Module 3, Slot 2a  PASSED.
 GTH data 0 (ARCV0 enable ch6)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3422, Subtest 15, Module 3, Slot 2a  PASSED.
 GTL data 0 (ARCV0 enable ch6)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3422, Subtest 16, Module 3, Slot 2a  PASSED.
 GTH data 1 (ARCV1 enable ch1)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3422, Subtest 17, Module 3, Slot 2a  PASSED.
 GTL data 1 (ARCV1 enable ch1)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3422, Subtest 18, Module 3, Slot 2a  PASSED.
 GTH data 0 (ARCV1 enable ch1)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3422, Subtest 19, Module 3, Slot 2a  PASSED.
 GTL data 0 (ARCV1 enable ch1)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3422, Subtest 20, Module 3, Slot 2a  PASSED.
 GTH data 1 (ARCV1 enable ch3)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3422, Subtest 21, Module 3, Slot 2a  PASSED.
 GTL data 1 (ARCV1 enable ch3)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3422, Subtest 22, Module 3, Slot 2a  PASSED.
 GTH data 0 (ARCV1 enable ch3)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3422, Subtest 23, Module 3, Slot 2a  PASSED.
 GTL data 0 (ARCV1 enable ch3)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3422, Subtest 24, Module 3, Slot 2a  PASSED.
 GTH data 1 (ARCV1 enable ch5)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3422, Subtest 25, Module 3, Slot 2a  PASSED.
 GTL data 1 (ARCV1 enable ch5)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3422, Subtest 26, Module 3, Slot 2a  PASSED.
 GTH data 0 (ARCV1 enable ch5)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3422, Subtest 27, Module 3, Slot 2a  PASSED.
 GTL data 0 (ARCV1 enable ch5)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3422, Subtest 28, Module 3, Slot 2a  PASSED.
 GTH data 1 (ARCV1 enable ch7)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3422, Subtest 29, Module 3, Slot 2a  PASSED.
 GTL data 1 (ARCV1 enable ch7)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3422, Subtest 30, Module 3, Slot 2a  PASSED.
 GTH data 0 (ARCV1 enable ch7)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3422, Subtest 31, Module 3, Slot 2a  PASSED.
 GTL data 0 (ARCV1 enable ch7)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3422, Subtest 0, Module 3, Slot 2b  PASSED.
 GTH data 1 (ARCV0 enable ch0)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3422, Subtest 1, Module 3, Slot 2b  PASSED.
 GTL data 1 (ARCV0 enable ch0)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3422, Subtest 2, Module 3, Slot 2b  PASSED.
 GTH data 0 (ARCV0 enable ch0)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3422, Subtest 3, Module 3, Slot 2b  PASSED.
 GTL data 0 (ARCV0 enable ch0)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3422, Subtest 4, Module 3, Slot 2b  PASSED.
 GTH data 1 (ARCV0 enable ch2)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3422, Subtest 5, Module 3, Slot 2b  PASSED.
 GTL data 1 (ARCV0 enable ch2)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3422, Subtest 6, Module 3, Slot 2b  PASSED.
 GTH data 0 (ARCV0 enable ch2)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3422, Subtest 7, Module 3, Slot 2b  PASSED.
 GTL data 0 (ARCV0 enable ch2)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3422, Subtest 8, Module 3, Slot 2b  PASSED.
 GTH data 1 (ARCV0 enable ch4)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3422, Subtest 9, Module 3, Slot 2b  PASSED.
 GTL data 1 (ARCV0 enable ch4)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3422, Subtest 10, Module 3, Slot 2b  PASSED.
 GTH data 0 (ARCV0 enable ch4)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3422, Subtest 11, Module 3, Slot 2b  PASSED.
 GTL data 0 (ARCV0 enable ch4)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3422, Subtest 12, Module 3, Slot 2b  PASSED.
 GTH data 1 (ARCV0 enable ch6)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3422, Subtest 13, Module 3, Slot 2b  PASSED.
 GTL data 1 (ARCV0 enable ch6)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3422, Subtest 14, Module 3, Slot 2b  PASSED.
 GTH data 0 (ARCV0 enable ch6)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3422, Subtest 15, Module 3, Slot 2b  PASSED.
 GTL data 0 (ARCV0 enable ch6)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3422, Subtest 16, Module 3, Slot 2b  PASSED.
 GTH data 1 (ARCV1 enable ch1)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3422, Subtest 17, Module 3, Slot 2b  PASSED.
 GTL data 1 (ARCV1 enable ch1)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3422, Subtest 18, Module 3, Slot 2b  PASSED.
 GTH data 0 (ARCV1 enable ch1)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3422, Subtest 19, Module 3, Slot 2b  PASSED.
 GTL data 0 (ARCV1 enable ch1)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3422, Subtest 20, Module 3, Slot 2b  PASSED.
 GTH data 1 (ARCV1 enable ch3)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3422, Subtest 21, Module 3, Slot 2b  PASSED.
 GTL data 1 (ARCV1 enable ch3)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3422, Subtest 22, Module 3, Slot 2b  PASSED.
 GTH data 0 (ARCV1 enable ch3)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3422, Subtest 23, Module 3, Slot 2b  PASSED.
 GTL data 0 (ARCV1 enable ch3)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3422, Subtest 24, Module 3, Slot 2b  PASSED.
 GTH data 1 (ARCV1 enable ch5)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3422, Subtest 25, Module 3, Slot 2b  PASSED.
 GTL data 1 (ARCV1 enable ch5)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3422, Subtest 26, Module 3, Slot 2b  PASSED.
 GTH data 0 (ARCV1 enable ch5)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3422, Subtest 27, Module 3, Slot 2b  PASSED.
 GTL data 0 (ARCV1 enable ch5)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3422, Subtest 28, Module 3, Slot 2b  PASSED.
 GTH data 1 (ARCV1 enable ch7)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3422, Subtest 29, Module 3, Slot 2b  PASSED.
 GTL data 1 (ARCV1 enable ch7)                     
  Result received : 1  Decimal
  Result expected : 1

 Test 3422, Subtest 30, Module 3, Slot 2b  PASSED.
 GTH data 0 (ARCV1 enable ch7)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3422, Subtest 31, Module 3, Slot 2b  PASSED.
 GTL data 0 (ARCV1 enable ch7)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3648, Subtest 0, Module 3, Slot 2a  PASSED.
 ch_0_5.0v  (pin status)                           
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 1, Module 3, Slot 2a  PASSED.
 ch_0_5.0v  (Driver Module Status)                 
  Result Received = 0000000000001001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 2, Module 3, Slot 2a  PASSED.
 ch_0_5.0v  (Cleared Driver Module Status          
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 3, Module 3, Slot 2a  PASSED.
 ch_1_5.0v  (pin status)                           
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 4, Module 3, Slot 2a  PASSED.
 ch_1_5.0v  (Driver Module Status)                 
  Result Received = 0000000000001001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 5, Module 3, Slot 2a  PASSED.
 ch_1_5.0v  (Cleared Driver Module Status          
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 6, Module 3, Slot 2a  PASSED.
 ch_2_5.0v  (pin status)                           
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 7, Module 3, Slot 2a  PASSED.
 ch_2_5.0v  (Driver Module Status)                 
  Result Received = 0000000000001001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 8, Module 3, Slot 2a  PASSED.
 ch_2_5.0v  (Cleared Driver Module Status          
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 9, Module 3, Slot 2a  PASSED.
 ch_3_5.0v  (pin status)                           
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 10, Module 3, Slot 2a  PASSED.
 ch_3_5.0v  (Driver Module Status)                 
  Result Received = 0000000000001001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 11, Module 3, Slot 2a  PASSED.
 ch_3_5.0v  (Cleared Driver Module Status          
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 12, Module 3, Slot 2a  PASSED.
 ch_4_5.0v  (pin status)                           
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 13, Module 3, Slot 2a  PASSED.
 ch_4_5.0v  (Driver Module Status)                 
  Result Received = 0000000000001001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 14, Module 3, Slot 2a  PASSED.
 ch_4_5.0v  (Cleared Driver Module Status          
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 15, Module 3, Slot 2a  PASSED.
 ch_5_5.0v  (pin status)                           
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 16, Module 3, Slot 2a  PASSED.
 ch_5_5.0v  (Driver Module Status)                 
  Result Received = 0000000000001001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 17, Module 3, Slot 2a  PASSED.
 ch_5_5.0v  (Cleared Driver Module Status          
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 18, Module 3, Slot 2a  PASSED.
 ch_6_5.0v  (pin status)                           
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 19, Module 3, Slot 2a  PASSED.
 ch_6_5.0v  (Driver Module Status)                 
  Result Received = 0000000000001001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 20, Module 3, Slot 2a  PASSED.
 ch_6_5.0v  (Cleared Driver Module Status          
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 21, Module 3, Slot 2a  PASSED.
 ch_7_5.0v  (pin status)                           
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 22, Module 3, Slot 2a  PASSED.
 ch_7_5.0v  (Driver Module Status)                 
  Result Received = 0000000000001001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 23, Module 3, Slot 2a  PASSED.
 ch_7_5.0v  (Cleared Driver Module Status          
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 24, Module 3, Slot 2a  PASSED.
 ch_0_10.0v (pin status)                           
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 25, Module 3, Slot 2a  PASSED.
 ch_0_10.0v (Driver Module Status)                 
  Result Received = 0000000000001001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 26, Module 3, Slot 2a  PASSED.
 ch_0_10.0v (Cleared Driver Module Status          
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 27, Module 3, Slot 2a  PASSED.
 ch_1_10.0v (pin status)                           
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 28, Module 3, Slot 2a  PASSED.
 ch_1_10.0v (Driver Module Status)                 
  Result Received = 0000000000001001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 29, Module 3, Slot 2a  PASSED.
 ch_1_10.0v (Cleared Driver Module Status          
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 30, Module 3, Slot 2a  PASSED.
 ch_2_10.0v (pin status)                           
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 31, Module 3, Slot 2a  PASSED.
 ch_2_10.0v (Driver Module Status)                 
  Result Received = 0000000000001001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 32, Module 3, Slot 2a  PASSED.
 ch_2_10.0v (Cleared Driver Module Status          
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 33, Module 3, Slot 2a  PASSED.
 ch_3_10.0v (pin status)                           
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 34, Module 3, Slot 2a  PASSED.
 ch_3_10.0v (Driver Module Status)                 
  Result Received = 0000000000001001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 35, Module 3, Slot 2a  PASSED.
 ch_3_10.0v (Cleared Driver Module Status          
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 36, Module 3, Slot 2a  PASSED.
 ch_4_10.0v (pin status)                           
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 37, Module 3, Slot 2a  PASSED.
 ch_4_10.0v (Driver Module Status)                 
  Result Received = 0000000000001001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 38, Module 3, Slot 2a  PASSED.
 ch_4_10.0v (Cleared Driver Module Status          
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 39, Module 3, Slot 2a  PASSED.
 ch_5_10.0v (pin status)                           
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 40, Module 3, Slot 2a  PASSED.
 ch_5_10.0v (Driver Module Status)                 
  Result Received = 0000000000001001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 41, Module 3, Slot 2a  PASSED.
 ch_5_10.0v (Cleared Driver Module Status          
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 42, Module 3, Slot 2a  PASSED.
 ch_6_10.0v (pin status)                           
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 43, Module 3, Slot 2a  PASSED.
 ch_6_10.0v (Driver Module Status)                 
  Result Received = 0000000000001001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 44, Module 3, Slot 2a  PASSED.
 ch_6_10.0v (Cleared Driver Module Status          
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 45, Module 3, Slot 2a  PASSED.
 ch_7_10.0v (pin status)                           
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 46, Module 3, Slot 2a  PASSED.
 ch_7_10.0v (Driver Module Status)                 
  Result Received = 0000000000001001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 47, Module 3, Slot 2a  PASSED.
 ch_7_10.0v (Cleared Driver Module Status          
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 48, Module 3, Slot 2a  PASSED.
 ch_0_-5.0v  (pin status)                          
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 49, Module 3, Slot 2a  PASSED.
 ch_0_-5.0v  (Driver Module Status)                
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 50, Module 3, Slot 2a  PASSED.
 ch_0_-5.0v  (Cleared Driver Module Status         
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 51, Module 3, Slot 2a  PASSED.
 ch_1_-5.0v  (pin status)                          
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 52, Module 3, Slot 2a  PASSED.
 ch_1_-5.0v  (Driver Module Status)                
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 53, Module 3, Slot 2a  PASSED.
 ch_1_-5.0v  (Cleared Driver Module Status         
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 54, Module 3, Slot 2a  PASSED.
 ch_2_-5.0v  (pin status)                          
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 55, Module 3, Slot 2a  PASSED.
 ch_2_-5.0v  (Driver Module Status)                
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 56, Module 3, Slot 2a  PASSED.
 ch_2_-5.0v  (Cleared Driver Module Status         
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 57, Module 3, Slot 2a  PASSED.
 ch_3_-5.0v  (pin status)                          
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 58, Module 3, Slot 2a  PASSED.
 ch_3_-5.0v  (Driver Module Status)                
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 59, Module 3, Slot 2a  PASSED.
 ch_3_-5.0v  (Cleared Driver Module Status         
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 60, Module 3, Slot 2a  PASSED.
 ch_4_-5.0v  (pin status)                          
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 61, Module 3, Slot 2a  PASSED.
 ch_4_-5.0v  (Driver Module Status)                
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 62, Module 3, Slot 2a  PASSED.
 ch_4_-5.0v  (Cleared Driver Module Status         
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 63, Module 3, Slot 2a  PASSED.
 ch_5_-5.0v  (pin status)                          
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 64, Module 3, Slot 2a  PASSED.
 ch_5_-5.0v  (Driver Module Status)                
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 65, Module 3, Slot 2a  PASSED.
 ch_5_-5.0v  (Cleared Driver Module Status         
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 66, Module 3, Slot 2a  PASSED.
 ch_6_-5.0v  (pin status)                          
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 67, Module 3, Slot 2a  PASSED.
 ch_6_-5.0v  (Driver Module Status)                
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 68, Module 3, Slot 2a  PASSED.
 ch_6_-5.0v  (Cleared Driver Module Status         
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 69, Module 3, Slot 2a  PASSED.
 ch_7_-5.0v  (pin status)                          
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 70, Module 3, Slot 2a  PASSED.
 ch_7_-5.0v  (Driver Module Status)                
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 71, Module 3, Slot 2a  PASSED.
 ch_7_-5.0v  (Cleared Driver Module Status         
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 72, Module 3, Slot 2a  PASSED.
 ch_0_-10.0v (pin status)                          
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 73, Module 3, Slot 2a  PASSED.
 ch_0_-10.0v (Driver Module Status)                
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 74, Module 3, Slot 2a  PASSED.
 ch_0_-10.0v (Cleared Driver Module Status         
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 75, Module 3, Slot 2a  PASSED.
 ch_1_-10.0v (pin status)                          
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 76, Module 3, Slot 2a  PASSED.
 ch_1_-10.0v (Driver Module Status)                
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 77, Module 3, Slot 2a  PASSED.
 ch_1_-10.0v (Cleared Driver Module Status         
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 78, Module 3, Slot 2a  PASSED.
 ch_2_-10.0v (pin status)                          
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 79, Module 3, Slot 2a  PASSED.
 ch_2_-10.0v (Driver Module Status)                
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 80, Module 3, Slot 2a  PASSED.
 ch_2_-10.0v (Cleared Driver Module Status         
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 81, Module 3, Slot 2a  PASSED.
 ch_3_-10.0v (pin status)                          
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 82, Module 3, Slot 2a  PASSED.
 ch_3_-10.0v (Driver Module Status)                
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 83, Module 3, Slot 2a  PASSED.
 ch_3_-10.0v (Cleared Driver Module Status         
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 84, Module 3, Slot 2a  PASSED.
 ch_4_-10.0v (pin status)                          
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 85, Module 3, Slot 2a  PASSED.
 ch_4_-10.0v (Driver Module Status)                
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 86, Module 3, Slot 2a  PASSED.
 ch_4_-10.0v (Cleared Driver Module Status         
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 87, Module 3, Slot 2a  PASSED.
 ch_5_-10.0v (pin status)                          
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 88, Module 3, Slot 2a  PASSED.
 ch_5_-10.0v (Driver Module Status)                
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 89, Module 3, Slot 2a  PASSED.
 ch_5_-10.0v (Cleared Driver Module Status         
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 90, Module 3, Slot 2a  PASSED.
 ch_6_-10.0v (pin status)                          
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 91, Module 3, Slot 2a  PASSED.
 ch_6_-10.0v (Driver Module Status)                
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 92, Module 3, Slot 2a  PASSED.
 ch_6_-10.0v (Cleared Driver Module Status         
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 93, Module 3, Slot 2a  PASSED.
 ch_7_-10.0v (pin status)                          
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 94, Module 3, Slot 2a  PASSED.
 ch_7_-10.0v (Driver Module Status)                
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 95, Module 3, Slot 2a  PASSED.
 ch_7_-10.0v (Cleared Driver Module Status         
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 0, Module 3, Slot 2b  PASSED.
 ch_0_5.0v  (pin status)                           
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 1, Module 3, Slot 2b  PASSED.
 ch_0_5.0v  (Driver Module Status)                 
  Result Received = 0000000000001001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 2, Module 3, Slot 2b  PASSED.
 ch_0_5.0v  (Cleared Driver Module Status          
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 3, Module 3, Slot 2b  PASSED.
 ch_1_5.0v  (pin status)                           
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 4, Module 3, Slot 2b  PASSED.
 ch_1_5.0v  (Driver Module Status)                 
  Result Received = 0000000000001001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 5, Module 3, Slot 2b  PASSED.
 ch_1_5.0v  (Cleared Driver Module Status          
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 6, Module 3, Slot 2b  PASSED.
 ch_2_5.0v  (pin status)                           
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 7, Module 3, Slot 2b  PASSED.
 ch_2_5.0v  (Driver Module Status)                 
  Result Received = 0000000000001001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 8, Module 3, Slot 2b  PASSED.
 ch_2_5.0v  (Cleared Driver Module Status          
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 9, Module 3, Slot 2b  PASSED.
 ch_3_5.0v  (pin status)                           
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 10, Module 3, Slot 2b  PASSED.
 ch_3_5.0v  (Driver Module Status)                 
  Result Received = 0000000000001001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 11, Module 3, Slot 2b  PASSED.
 ch_3_5.0v  (Cleared Driver Module Status          
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 12, Module 3, Slot 2b  PASSED.
 ch_4_5.0v  (pin status)                           
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 13, Module 3, Slot 2b  PASSED.
 ch_4_5.0v  (Driver Module Status)                 
  Result Received = 0000000000001001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 14, Module 3, Slot 2b  PASSED.
 ch_4_5.0v  (Cleared Driver Module Status          
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 15, Module 3, Slot 2b  PASSED.
 ch_5_5.0v  (pin status)                           
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 16, Module 3, Slot 2b  PASSED.
 ch_5_5.0v  (Driver Module Status)                 
  Result Received = 0000000000001001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 17, Module 3, Slot 2b  PASSED.
 ch_5_5.0v  (Cleared Driver Module Status          
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 18, Module 3, Slot 2b  PASSED.
 ch_6_5.0v  (pin status)                           
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 19, Module 3, Slot 2b  PASSED.
 ch_6_5.0v  (Driver Module Status)                 
  Result Received = 0000000000001001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 20, Module 3, Slot 2b  PASSED.
 ch_6_5.0v  (Cleared Driver Module Status          
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 21, Module 3, Slot 2b  PASSED.
 ch_7_5.0v  (pin status)                           
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 22, Module 3, Slot 2b  PASSED.
 ch_7_5.0v  (Driver Module Status)                 
  Result Received = 0000000000001001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 23, Module 3, Slot 2b  PASSED.
 ch_7_5.0v  (Cleared Driver Module Status          
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 24, Module 3, Slot 2b  PASSED.
 ch_0_10.0v (pin status)                           
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 25, Module 3, Slot 2b  PASSED.
 ch_0_10.0v (Driver Module Status)                 
  Result Received = 0000000000001001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 26, Module 3, Slot 2b  PASSED.
 ch_0_10.0v (Cleared Driver Module Status          
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 27, Module 3, Slot 2b  PASSED.
 ch_1_10.0v (pin status)                           
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 28, Module 3, Slot 2b  PASSED.
 ch_1_10.0v (Driver Module Status)                 
  Result Received = 0000000000001001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 29, Module 3, Slot 2b  PASSED.
 ch_1_10.0v (Cleared Driver Module Status          
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 30, Module 3, Slot 2b  PASSED.
 ch_2_10.0v (pin status)                           
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 31, Module 3, Slot 2b  PASSED.
 ch_2_10.0v (Driver Module Status)                 
  Result Received = 0000000000001001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 32, Module 3, Slot 2b  PASSED.
 ch_2_10.0v (Cleared Driver Module Status          
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 33, Module 3, Slot 2b  PASSED.
 ch_3_10.0v (pin status)                           
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 34, Module 3, Slot 2b  PASSED.
 ch_3_10.0v (Driver Module Status)                 
  Result Received = 0000000000001001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 35, Module 3, Slot 2b  PASSED.
 ch_3_10.0v (Cleared Driver Module Status          
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 36, Module 3, Slot 2b  PASSED.
 ch_4_10.0v (pin status)                           
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 37, Module 3, Slot 2b  PASSED.
 ch_4_10.0v (Driver Module Status)                 
  Result Received = 0000000000001001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 38, Module 3, Slot 2b  PASSED.
 ch_4_10.0v (Cleared Driver Module Status          
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 39, Module 3, Slot 2b  PASSED.
 ch_5_10.0v (pin status)                           
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 40, Module 3, Slot 2b  PASSED.
 ch_5_10.0v (Driver Module Status)                 
  Result Received = 0000000000001001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 41, Module 3, Slot 2b  PASSED.
 ch_5_10.0v (Cleared Driver Module Status          
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 42, Module 3, Slot 2b  PASSED.
 ch_6_10.0v (pin status)                           
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 43, Module 3, Slot 2b  PASSED.
 ch_6_10.0v (Driver Module Status)                 
  Result Received = 0000000000001001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 44, Module 3, Slot 2b  PASSED.
 ch_6_10.0v (Cleared Driver Module Status          
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 45, Module 3, Slot 2b  PASSED.
 ch_7_10.0v (pin status)                           
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 46, Module 3, Slot 2b  PASSED.
 ch_7_10.0v (Driver Module Status)                 
  Result Received = 0000000000001001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 47, Module 3, Slot 2b  PASSED.
 ch_7_10.0v (Cleared Driver Module Status          
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 48, Module 3, Slot 2b  PASSED.
 ch_0_-5.0v  (pin status)                          
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 49, Module 3, Slot 2b  PASSED.
 ch_0_-5.0v  (Driver Module Status)                
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 50, Module 3, Slot 2b  PASSED.
 ch_0_-5.0v  (Cleared Driver Module Status         
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 51, Module 3, Slot 2b  PASSED.
 ch_1_-5.0v  (pin status)                          
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 52, Module 3, Slot 2b  PASSED.
 ch_1_-5.0v  (Driver Module Status)                
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 53, Module 3, Slot 2b  PASSED.
 ch_1_-5.0v  (Cleared Driver Module Status         
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 54, Module 3, Slot 2b  PASSED.
 ch_2_-5.0v  (pin status)                          
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 55, Module 3, Slot 2b  PASSED.
 ch_2_-5.0v  (Driver Module Status)                
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 56, Module 3, Slot 2b  PASSED.
 ch_2_-5.0v  (Cleared Driver Module Status         
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 57, Module 3, Slot 2b  PASSED.
 ch_3_-5.0v  (pin status)                          
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 58, Module 3, Slot 2b  PASSED.
 ch_3_-5.0v  (Driver Module Status)                
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 59, Module 3, Slot 2b  PASSED.
 ch_3_-5.0v  (Cleared Driver Module Status         
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 60, Module 3, Slot 2b  PASSED.
 ch_4_-5.0v  (pin status)                          
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 61, Module 3, Slot 2b  PASSED.
 ch_4_-5.0v  (Driver Module Status)                
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 62, Module 3, Slot 2b  PASSED.
 ch_4_-5.0v  (Cleared Driver Module Status         
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 63, Module 3, Slot 2b  PASSED.
 ch_5_-5.0v  (pin status)                          
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 64, Module 3, Slot 2b  PASSED.
 ch_5_-5.0v  (Driver Module Status)                
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 65, Module 3, Slot 2b  PASSED.
 ch_5_-5.0v  (Cleared Driver Module Status         
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 66, Module 3, Slot 2b  PASSED.
 ch_6_-5.0v  (pin status)                          
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 67, Module 3, Slot 2b  PASSED.
 ch_6_-5.0v  (Driver Module Status)                
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 68, Module 3, Slot 2b  PASSED.
 ch_6_-5.0v  (Cleared Driver Module Status         
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 69, Module 3, Slot 2b  PASSED.
 ch_7_-5.0v  (pin status)                          
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 70, Module 3, Slot 2b  PASSED.
 ch_7_-5.0v  (Driver Module Status)                
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 71, Module 3, Slot 2b  PASSED.
 ch_7_-5.0v  (Cleared Driver Module Status         
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 72, Module 3, Slot 2b  PASSED.
 ch_0_-10.0v (pin status)                          
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 73, Module 3, Slot 2b  PASSED.
 ch_0_-10.0v (Driver Module Status)                
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 74, Module 3, Slot 2b  PASSED.
 ch_0_-10.0v (Cleared Driver Module Status         
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 75, Module 3, Slot 2b  PASSED.
 ch_1_-10.0v (pin status)                          
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 76, Module 3, Slot 2b  PASSED.
 ch_1_-10.0v (Driver Module Status)                
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 77, Module 3, Slot 2b  PASSED.
 ch_1_-10.0v (Cleared Driver Module Status         
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 78, Module 3, Slot 2b  PASSED.
 ch_2_-10.0v (pin status)                          
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 79, Module 3, Slot 2b  PASSED.
 ch_2_-10.0v (Driver Module Status)                
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 80, Module 3, Slot 2b  PASSED.
 ch_2_-10.0v (Cleared Driver Module Status         
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 81, Module 3, Slot 2b  PASSED.
 ch_3_-10.0v (pin status)                          
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 82, Module 3, Slot 2b  PASSED.
 ch_3_-10.0v (Driver Module Status)                
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 83, Module 3, Slot 2b  PASSED.
 ch_3_-10.0v (Cleared Driver Module Status         
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 84, Module 3, Slot 2b  PASSED.
 ch_4_-10.0v (pin status)                          
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 85, Module 3, Slot 2b  PASSED.
 ch_4_-10.0v (Driver Module Status)                
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 86, Module 3, Slot 2b  PASSED.
 ch_4_-10.0v (Cleared Driver Module Status         
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 87, Module 3, Slot 2b  PASSED.
 ch_5_-10.0v (pin status)                          
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 88, Module 3, Slot 2b  PASSED.
 ch_5_-10.0v (Driver Module Status)                
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 89, Module 3, Slot 2b  PASSED.
 ch_5_-10.0v (Cleared Driver Module Status         
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 90, Module 3, Slot 2b  PASSED.
 ch_6_-10.0v (pin status)                          
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 91, Module 3, Slot 2b  PASSED.
 ch_6_-10.0v (Driver Module Status)                
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 92, Module 3, Slot 2b  PASSED.
 ch_6_-10.0v (Cleared Driver Module Status         
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 93, Module 3, Slot 2b  PASSED.
 ch_7_-10.0v (pin status)                          
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3648, Subtest 94, Module 3, Slot 2b  PASSED.
 ch_7_-10.0v (Driver Module Status)                
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3648, Subtest 95, Module 3, Slot 2b  PASSED.
 ch_7_-10.0v (Cleared Driver Module Status         
  Result Received = 0000000000000001  Binary
  Result Expected : 000000000000x001  Binary

 Test 3678, Subtest 0, Module 3, Slot 2a  PASSED.
 ch_0(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3678, Subtest 1, Module 3, Slot 2a  PASSED.
 ch_0(receiver frequency)                          
  Low Limit       :  6.2001010E+06
  Result expected :  6.2500000E+06
  High Limit      :  6.3001010E+06
  Result Received :  6.2498977E+06  Hertz

 Test 3678, Subtest 2, Module 3, Slot 2a  PASSED.
 ch_1(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3678, Subtest 3, Module 3, Slot 2a  PASSED.
 ch_1(receiver frequency)                          
  Low Limit       :  6.2001010E+06
  Result expected :  6.2500000E+06
  High Limit      :  6.3001010E+06
  Result Received :  6.2504107E+06  Hertz

 Test 3678, Subtest 4, Module 3, Slot 2a  PASSED.
 ch_2(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3678, Subtest 5, Module 3, Slot 2a  PASSED.
 ch_2(receiver frequency)                          
  Low Limit       :  6.2001010E+06
  Result expected :  6.2500000E+06
  High Limit      :  6.3001010E+06
  Result Received :  6.2497952E+06  Hertz

 Test 3678, Subtest 6, Module 3, Slot 2a  PASSED.
 ch_3(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3678, Subtest 7, Module 3, Slot 2a  PASSED.
 ch_3(receiver frequency)                          
  Low Limit       :  6.2001010E+06
  Result expected :  6.2500000E+06
  High Limit      :  6.3001010E+06
  Result Received :  6.2499315E+06  Hertz

 Test 3678, Subtest 8, Module 3, Slot 2a  PASSED.
 ch_4(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3678, Subtest 9, Module 3, Slot 2a  PASSED.
 ch_4(receiver frequency)                          
  Low Limit       :  6.2001010E+06
  Result expected :  6.2500000E+06
  High Limit      :  6.3001010E+06
  Result Received :  6.2498977E+06  Hertz

 Test 3678, Subtest 10, Module 3, Slot 2a  PASSED.
 ch_5(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3678, Subtest 11, Module 3, Slot 2a  PASSED.
 ch_5(receiver frequency)                          
  Low Limit       :  6.2001010E+06
  Result expected :  6.2500000E+06
  High Limit      :  6.3001010E+06
  Result Received :  6.2504773E+06  Hertz

 Test 3678, Subtest 12, Module 3, Slot 2a  PASSED.
 ch_6(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3678, Subtest 13, Module 3, Slot 2a  PASSED.
 ch_6(receiver frequency)                          
  Low Limit       :  6.2001010E+06
  Result expected :  6.2500000E+06
  High Limit      :  6.3001010E+06
  Result Received :  6.2496250E+06  Hertz

 Test 3678, Subtest 14, Module 3, Slot 2a  PASSED.
 ch_7(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3678, Subtest 15, Module 3, Slot 2a  PASSED.
 ch_7(receiver frequency)                          
  Low Limit       :  6.2001010E+06
  Result expected :  6.2500000E+06
  High Limit      :  6.3001010E+06
  Result Received :  6.2505131E+06  Hertz

 Test 3678, Subtest 0, Module 3, Slot 2b  PASSED.
 ch_0(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3678, Subtest 1, Module 3, Slot 2b  PASSED.
 ch_0(receiver frequency)                          
  Low Limit       :  6.2001010E+06
  Result expected :  6.2500000E+06
  High Limit      :  6.3001010E+06
  Result Received :  6.2499658E+06  Hertz

 Test 3678, Subtest 2, Module 3, Slot 2b  PASSED.
 ch_1(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3678, Subtest 3, Module 3, Slot 2b  PASSED.
 ch_1(receiver frequency)                          
  Low Limit       :  6.2001010E+06
  Result expected :  6.2500000E+06
  High Limit      :  6.3001010E+06
  Result Received :  6.2496580E+06  Hertz

 Test 3678, Subtest 4, Module 3, Slot 2b  PASSED.
 ch_2(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3678, Subtest 5, Module 3, Slot 2b  PASSED.
 ch_2(receiver frequency)                          
  Low Limit       :  6.2001010E+06
  Result expected :  6.2500000E+06
  High Limit      :  6.3001010E+06
  Result Received :  6.2499315E+06  Hertz

 Test 3678, Subtest 6, Module 3, Slot 2b  PASSED.
 ch_3(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3678, Subtest 7, Module 3, Slot 2b  PASSED.
 ch_3(receiver frequency)                          
  Low Limit       :  6.2001010E+06
  Result expected :  6.2500000E+06
  High Limit      :  6.3001010E+06
  Result Received :  6.2504440E+06  Hertz

 Test 3678, Subtest 8, Module 3, Slot 2b  PASSED.
 ch_4(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3678, Subtest 9, Module 3, Slot 2b  PASSED.
 ch_4(receiver frequency)                          
  Low Limit       :  6.2001010E+06
  Result expected :  6.2500000E+06
  High Limit      :  6.3001010E+06
  Result Received :  6.2500342E+06  Hertz

 Test 3678, Subtest 10, Module 3, Slot 2b  PASSED.
 ch_5(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3678, Subtest 11, Module 3, Slot 2b  PASSED.
 ch_5(receiver frequency)                          
  Low Limit       :  6.2001010E+06
  Result expected :  6.2500000E+06
  High Limit      :  6.3001010E+06
  Result Received :  6.2500342E+06  Hertz

 Test 3678, Subtest 12, Module 3, Slot 2b  PASSED.
 ch_6(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3678, Subtest 13, Module 3, Slot 2b  PASSED.
 ch_6(receiver frequency)                          
  Low Limit       :  6.2001010E+06
  Result expected :  6.2500000E+06
  High Limit      :  6.3001010E+06
  Result Received :  6.2508525E+06  Hertz

 Test 3678, Subtest 14, Module 3, Slot 2b  PASSED.
 ch_7(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3678, Subtest 15, Module 3, Slot 2b  PASSED.
 ch_7(receiver frequency)                          
  Low Limit       :  6.2001010E+06
  Result expected :  6.2500000E+06
  High Limit      :  6.3001010E+06
  Result Received :  6.2496927E+06  Hertz

 Test 3680, Subtest 0, Module 3, Slot 2a  PASSED.
 pass(sequencer status)                            
  Result received : 51  Decimal
  Result expected : 51

 Test 3680, Subtest 1, Module 3, Slot 2a  PASSED.
 pass(fail log 0)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3680, Subtest 2, Module 3, Slot 2a  PASSED.
 pass(fail log 1)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3680, Subtest 3, Module 3, Slot 2a  PASSED.
 pass(fail log 2)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3680, Subtest 4, Module 3, Slot 2a  PASSED.
 pass(fail log 3)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3680, Subtest 5, Module 3, Slot 2a  PASSED.
 pass(fail log 4)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3680, Subtest 6, Module 3, Slot 2a  PASSED.
 pass(fail log 5)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3680, Subtest 7, Module 3, Slot 2a  PASSED.
 pass(fail log 6)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3680, Subtest 8, Module 3, Slot 2a  PASSED.
 pass(fail log 7)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3680, Subtest 9, Module 3, Slot 2a  PASSED.
 enable fail(sequencer status)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3680, Subtest 10, Module 3, Slot 2a  PASSED.
 enable fail(fail log 0)                           
  Result received : 15  Decimal
  Result expected : 15

 Test 3680, Subtest 11, Module 3, Slot 2a  PASSED.
 enable fail(fail log 1)                           
  Result received : 15  Decimal
  Result expected : 15

 Test 3680, Subtest 12, Module 3, Slot 2a  PASSED.
 enable fail(fail log 2)                           
  Result received : 15  Decimal
  Result expected : 15

 Test 3680, Subtest 13, Module 3, Slot 2a  PASSED.
 enable fail(fail log 3)                           
  Result received : 15  Decimal
  Result expected : 15

 Test 3680, Subtest 14, Module 3, Slot 2a  PASSED.
 enable fail(fail log 4)                           
  Result received : 15  Decimal
  Result expected : 15

 Test 3680, Subtest 15, Module 3, Slot 2a  PASSED.
 enable fail(fail log 5)                           
  Result received : 15  Decimal
  Result expected : 15

 Test 3680, Subtest 16, Module 3, Slot 2a  PASSED.
 enable fail(fail log 6)                           
  Result received : 15  Decimal
  Result expected : 15

 Test 3680, Subtest 17, Module 3, Slot 2a  PASSED.
 enable fail(fail log 7)                           
  Result received : 15  Decimal
  Result expected : 15

 Test 3680, Subtest 18, Module 3, Slot 2a  PASSED.
 disable fail(sequencer status)                    
  Result received : 51  Decimal
  Result expected : 51

 Test 3680, Subtest 19, Module 3, Slot 2a  PASSED.
 disable fail(fail log 0)                          
  Result received : 0  Decimal
  Result expected : 0

 Test 3680, Subtest 20, Module 3, Slot 2a  PASSED.
 disable fail(fail log 1)                          
  Result received : 0  Decimal
  Result expected : 0

 Test 3680, Subtest 21, Module 3, Slot 2a  PASSED.
 disable fail(fail log 2)                          
  Result received : 0  Decimal
  Result expected : 0

 Test 3680, Subtest 22, Module 3, Slot 2a  PASSED.
 disable fail(fail log 3)                          
  Result received : 0  Decimal
  Result expected : 0

 Test 3680, Subtest 23, Module 3, Slot 2a  PASSED.
 disable fail(fail log 4)                          
  Result received : 0  Decimal
  Result expected : 0

 Test 3680, Subtest 24, Module 3, Slot 2a  PASSED.
 disable fail(fail log 5)                          
  Result received : 0  Decimal
  Result expected : 0

 Test 3680, Subtest 25, Module 3, Slot 2a  PASSED.
 disable fail(fail log 6)                          
  Result received : 0  Decimal
  Result expected : 0

 Test 3680, Subtest 26, Module 3, Slot 2a  PASSED.
 disable fail(fail log 7)                          
  Result received : 0  Decimal
  Result expected : 0

 Test 3680, Subtest 0, Module 3, Slot 2b  PASSED.
 pass(sequencer status)                            
  Result received : 51  Decimal
  Result expected : 51

 Test 3680, Subtest 1, Module 3, Slot 2b  PASSED.
 pass(fail log 0)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3680, Subtest 2, Module 3, Slot 2b  PASSED.
 pass(fail log 1)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3680, Subtest 3, Module 3, Slot 2b  PASSED.
 pass(fail log 2)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3680, Subtest 4, Module 3, Slot 2b  PASSED.
 pass(fail log 3)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3680, Subtest 5, Module 3, Slot 2b  PASSED.
 pass(fail log 4)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3680, Subtest 6, Module 3, Slot 2b  PASSED.
 pass(fail log 5)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3680, Subtest 7, Module 3, Slot 2b  PASSED.
 pass(fail log 6)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3680, Subtest 8, Module 3, Slot 2b  PASSED.
 pass(fail log 7)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3680, Subtest 9, Module 3, Slot 2b  PASSED.
 enable fail(sequencer status)                     
  Result received : 0  Decimal
  Result expected : 0

 Test 3680, Subtest 10, Module 3, Slot 2b  PASSED.
 enable fail(fail log 0)                           
  Result received : 15  Decimal
  Result expected : 15

 Test 3680, Subtest 11, Module 3, Slot 2b  PASSED.
 enable fail(fail log 1)                           
  Result received : 15  Decimal
  Result expected : 15

 Test 3680, Subtest 12, Module 3, Slot 2b  PASSED.
 enable fail(fail log 2)                           
  Result received : 15  Decimal
  Result expected : 15

 Test 3680, Subtest 13, Module 3, Slot 2b  PASSED.
 enable fail(fail log 3)                           
  Result received : 15  Decimal
  Result expected : 15

 Test 3680, Subtest 14, Module 3, Slot 2b  PASSED.
 enable fail(fail log 4)                           
  Result received : 15  Decimal
  Result expected : 15

 Test 3680, Subtest 15, Module 3, Slot 2b  PASSED.
 enable fail(fail log 5)                           
  Result received : 15  Decimal
  Result expected : 15

 Test 3680, Subtest 16, Module 3, Slot 2b  PASSED.
 enable fail(fail log 6)                           
  Result received : 15  Decimal
  Result expected : 15

 Test 3680, Subtest 17, Module 3, Slot 2b  PASSED.
 enable fail(fail log 7)                           
  Result received : 15  Decimal
  Result expected : 15

 Test 3680, Subtest 18, Module 3, Slot 2b  PASSED.
 disable fail(sequencer status)                    
  Result received : 51  Decimal
  Result expected : 51

 Test 3680, Subtest 19, Module 3, Slot 2b  PASSED.
 disable fail(fail log 0)                          
  Result received : 0  Decimal
  Result expected : 0

 Test 3680, Subtest 20, Module 3, Slot 2b  PASSED.
 disable fail(fail log 1)                          
  Result received : 0  Decimal
  Result expected : 0

 Test 3680, Subtest 21, Module 3, Slot 2b  PASSED.
 disable fail(fail log 2)                          
  Result received : 0  Decimal
  Result expected : 0

 Test 3680, Subtest 22, Module 3, Slot 2b  PASSED.
 disable fail(fail log 3)                          
  Result received : 0  Decimal
  Result expected : 0

 Test 3680, Subtest 23, Module 3, Slot 2b  PASSED.
 disable fail(fail log 4)                          
  Result received : 0  Decimal
  Result expected : 0

 Test 3680, Subtest 24, Module 3, Slot 2b  PASSED.
 disable fail(fail log 5)                          
  Result received : 0  Decimal
  Result expected : 0

 Test 3680, Subtest 25, Module 3, Slot 2b  PASSED.
 disable fail(fail log 6)                          
  Result received : 0  Decimal
  Result expected : 0

 Test 3680, Subtest 26, Module 3, Slot 2b  PASSED.
 disable fail(fail log 7)                          
  Result received : 0  Decimal
  Result expected : 0

 Test 3529, Subtest 0, Module 3, Slot 2a  PASSED.
 pass(sequencer status)                            
  Result received : 51  Decimal
  Result expected : 51

 Test 3529, Subtest 1, Module 3, Slot 2a  PASSED.
 pass(pin status)                                  
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3529, Subtest 2, Module 3, Slot 2a  PASSED.
 pass(fail_log_0)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3529, Subtest 3, Module 3, Slot 2a  PASSED.
 pass(fail_log_1)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3529, Subtest 4, Module 3, Slot 2a  PASSED.
 pass(fail_log_2)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3529, Subtest 5, Module 3, Slot 2a  PASSED.
 pass(fail_log_3)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3529, Subtest 6, Module 3, Slot 2a  PASSED.
 pass(fail_log_4)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3529, Subtest 7, Module 3, Slot 2a  PASSED.
 pass(fail_log_5)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3529, Subtest 8, Module 3, Slot 2a  PASSED.
 pass(fail_log_6)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3529, Subtest 9, Module 3, Slot 2a  PASSED.
 pass(fail_log_7)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3529, Subtest 10, Module 3, Slot 2a  PASSED.
 fail_1(sequencer status)                          
  Result received : 0  Decimal
  Result expected : 0

 Test 3529, Subtest 11, Module 3, Slot 2a  PASSED.
 fail_1(pin status)                                
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3529, Subtest 12, Module 3, Slot 2a  PASSED.
 fail_1(fail_log_0)                                
  Result received : 8  Decimal
  Result expected : 8

 Test 3529, Subtest 13, Module 3, Slot 2a  PASSED.
 fail_1(fail_log_1)                                
  Result received : 8  Decimal
  Result expected : 8

 Test 3529, Subtest 14, Module 3, Slot 2a  PASSED.
 fail_1(fail_log_2)                                
  Result received : 8  Decimal
  Result expected : 8

 Test 3529, Subtest 15, Module 3, Slot 2a  PASSED.
 fail_1(fail_log_3)                                
  Result received : 8  Decimal
  Result expected : 8

 Test 3529, Subtest 16, Module 3, Slot 2a  PASSED.
 fail_1(fail_log_4)                                
  Result received : 8  Decimal
  Result expected : 8

 Test 3529, Subtest 17, Module 3, Slot 2a  PASSED.
 fail_1(fail_log_5)                                
  Result received : 8  Decimal
  Result expected : 8

 Test 3529, Subtest 18, Module 3, Slot 2a  PASSED.
 fail_1(fail_log_6)                                
  Result received : 8  Decimal
  Result expected : 8

 Test 3529, Subtest 19, Module 3, Slot 2a  PASSED.
 fail_1(fail_log_7)                                
  Result received : 8  Decimal
  Result expected : 8

 Test 3529, Subtest 20, Module 3, Slot 2a  PASSED.
 fail_2(sequencer status)                          
  Result received : 0  Decimal
  Result expected : 0

 Test 3529, Subtest 21, Module 3, Slot 2a  PASSED.
 fail_2(pin status)                                
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3529, Subtest 22, Module 3, Slot 2a  PASSED.
 fail_2(fail_log_0)                                
  Result received : 8  Decimal
  Result expected : 8

 Test 3529, Subtest 23, Module 3, Slot 2a  PASSED.
 fail_2(fail_log_1)                                
  Result received : 8  Decimal
  Result expected : 8

 Test 3529, Subtest 24, Module 3, Slot 2a  PASSED.
 fail_2(fail_log_2)                                
  Result received : 8  Decimal
  Result expected : 8

 Test 3529, Subtest 25, Module 3, Slot 2a  PASSED.
 fail_2(fail_log_3)                                
  Result received : 8  Decimal
  Result expected : 8

 Test 3529, Subtest 26, Module 3, Slot 2a  PASSED.
 fail_2(fail_log_4)                                
  Result received : 8  Decimal
  Result expected : 8

 Test 3529, Subtest 27, Module 3, Slot 2a  PASSED.
 fail_2(fail_log_5)                                
  Result received : 8  Decimal
  Result expected : 8

 Test 3529, Subtest 28, Module 3, Slot 2a  PASSED.
 fail_2(fail_log_6)                                
  Result received : 8  Decimal
  Result expected : 8

 Test 3529, Subtest 29, Module 3, Slot 2a  PASSED.
 fail_2(fail_log_7)                                
  Result received : 8  Decimal
  Result expected : 8

 Test 3529, Subtest 0, Module 3, Slot 2b  PASSED.
 pass(sequencer status)                            
  Result received : 51  Decimal
  Result expected : 51

 Test 3529, Subtest 1, Module 3, Slot 2b  PASSED.
 pass(pin status)                                  
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3529, Subtest 2, Module 3, Slot 2b  PASSED.
 pass(fail_log_0)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3529, Subtest 3, Module 3, Slot 2b  PASSED.
 pass(fail_log_1)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3529, Subtest 4, Module 3, Slot 2b  PASSED.
 pass(fail_log_2)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3529, Subtest 5, Module 3, Slot 2b  PASSED.
 pass(fail_log_3)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3529, Subtest 6, Module 3, Slot 2b  PASSED.
 pass(fail_log_4)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3529, Subtest 7, Module 3, Slot 2b  PASSED.
 pass(fail_log_5)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3529, Subtest 8, Module 3, Slot 2b  PASSED.
 pass(fail_log_6)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3529, Subtest 9, Module 3, Slot 2b  PASSED.
 pass(fail_log_7)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3529, Subtest 10, Module 3, Slot 2b  PASSED.
 fail_1(sequencer status)                          
  Result received : 0  Decimal
  Result expected : 0

 Test 3529, Subtest 11, Module 3, Slot 2b  PASSED.
 fail_1(pin status)                                
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3529, Subtest 12, Module 3, Slot 2b  PASSED.
 fail_1(fail_log_0)                                
  Result received : 8  Decimal
  Result expected : 8

 Test 3529, Subtest 13, Module 3, Slot 2b  PASSED.
 fail_1(fail_log_1)                                
  Result received : 8  Decimal
  Result expected : 8

 Test 3529, Subtest 14, Module 3, Slot 2b  PASSED.
 fail_1(fail_log_2)                                
  Result received : 8  Decimal
  Result expected : 8

 Test 3529, Subtest 15, Module 3, Slot 2b  PASSED.
 fail_1(fail_log_3)                                
  Result received : 8  Decimal
  Result expected : 8

 Test 3529, Subtest 16, Module 3, Slot 2b  PASSED.
 fail_1(fail_log_4)                                
  Result received : 8  Decimal
  Result expected : 8

 Test 3529, Subtest 17, Module 3, Slot 2b  PASSED.
 fail_1(fail_log_5)                                
  Result received : 8  Decimal
  Result expected : 8

 Test 3529, Subtest 18, Module 3, Slot 2b  PASSED.
 fail_1(fail_log_6)                                
  Result received : 8  Decimal
  Result expected : 8

 Test 3529, Subtest 19, Module 3, Slot 2b  PASSED.
 fail_1(fail_log_7)                                
  Result received : 8  Decimal
  Result expected : 8

 Test 3529, Subtest 20, Module 3, Slot 2b  PASSED.
 fail_2(sequencer status)                          
  Result received : 0  Decimal
  Result expected : 0

 Test 3529, Subtest 21, Module 3, Slot 2b  PASSED.
 fail_2(pin status)                                
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3529, Subtest 22, Module 3, Slot 2b  PASSED.
 fail_2(fail_log_0)                                
  Result received : 8  Decimal
  Result expected : 8

 Test 3529, Subtest 23, Module 3, Slot 2b  PASSED.
 fail_2(fail_log_1)                                
  Result received : 8  Decimal
  Result expected : 8

 Test 3529, Subtest 24, Module 3, Slot 2b  PASSED.
 fail_2(fail_log_2)                                
  Result received : 8  Decimal
  Result expected : 8

 Test 3529, Subtest 25, Module 3, Slot 2b  PASSED.
 fail_2(fail_log_3)                                
  Result received : 8  Decimal
  Result expected : 8

 Test 3529, Subtest 26, Module 3, Slot 2b  PASSED.
 fail_2(fail_log_4)                                
  Result received : 8  Decimal
  Result expected : 8

 Test 3529, Subtest 27, Module 3, Slot 2b  PASSED.
 fail_2(fail_log_5)                                
  Result received : 8  Decimal
  Result expected : 8

 Test 3529, Subtest 28, Module 3, Slot 2b  PASSED.
 fail_2(fail_log_6)                                
  Result received : 8  Decimal
  Result expected : 8

 Test 3529, Subtest 29, Module 3, Slot 2b  PASSED.
 fail_2(fail_log_7)                                
  Result received : 8  Decimal
  Result expected : 8

 Test 3530, Subtest 0, Module 3, Slot 2a  PASSED.
 pass(sequencer status)                            
  Result received : 51  Decimal
  Result expected : 51

 Test 3530, Subtest 1, Module 3, Slot 2a  PASSED.
 pass(pin status)                                  
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3530, Subtest 2, Module 3, Slot 2a  PASSED.
 pass(fail_log_0)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3530, Subtest 3, Module 3, Slot 2a  PASSED.
 pass(fail_log_1)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3530, Subtest 4, Module 3, Slot 2a  PASSED.
 pass(fail_log_2)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3530, Subtest 5, Module 3, Slot 2a  PASSED.
 pass(fail_log_3)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3530, Subtest 6, Module 3, Slot 2a  PASSED.
 pass(fail_log_4)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3530, Subtest 7, Module 3, Slot 2a  PASSED.
 pass(fail_log_5)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3530, Subtest 8, Module 3, Slot 2a  PASSED.
 pass(fail_log_6)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3530, Subtest 9, Module 3, Slot 2a  PASSED.
 pass(fail_log_7)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3530, Subtest 10, Module 3, Slot 2a  PASSED.
 fail_1(sequencer status)                          
  Result received : 0  Decimal
  Result expected : 0

 Test 3530, Subtest 11, Module 3, Slot 2a  PASSED.
 fail_1(pin status)                                
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3530, Subtest 12, Module 3, Slot 2a  PASSED.
 fail_1(fail_log_0)                                
  Result Received = 0000000000001000  Binary
  Result Expected : xxxxxxxxxxxx1xxx  Binary

 Test 3530, Subtest 13, Module 3, Slot 2a  PASSED.
 fail_1(fail_log_1)                                
  Result Received = 0000000000001000  Binary
  Result Expected : xxxxxxxxxxxx1xxx  Binary

 Test 3530, Subtest 14, Module 3, Slot 2a  PASSED.
 fail_1(fail_log_2)                                
  Result Received = 0000000000001000  Binary
  Result Expected : xxxxxxxxxxxx1xxx  Binary

 Test 3530, Subtest 15, Module 3, Slot 2a  PASSED.
 fail_1(fail_log_3)                                
  Result Received = 0000000000001000  Binary
  Result Expected : xxxxxxxxxxxx1xxx  Binary

 Test 3530, Subtest 16, Module 3, Slot 2a  PASSED.
 fail_1(fail_log_4)                                
  Result Received = 0000000000001000  Binary
  Result Expected : xxxxxxxxxxxx1xxx  Binary

 Test 3530, Subtest 17, Module 3, Slot 2a  PASSED.
 fail_1(fail_log_5)                                
  Result Received = 0000000000001000  Binary
  Result Expected : xxxxxxxxxxxx1xxx  Binary

 Test 3530, Subtest 18, Module 3, Slot 2a  PASSED.
 fail_1(fail_log_6)                                
  Result Received = 0000000000001000  Binary
  Result Expected : xxxxxxxxxxxx1xxx  Binary

 Test 3530, Subtest 19, Module 3, Slot 2a  PASSED.
 fail_1(fail_log_7)                                
  Result Received = 0000000000001000  Binary
  Result Expected : xxxxxxxxxxxx1xxx  Binary

 Test 3530, Subtest 20, Module 3, Slot 2a  PASSED.
 fail_2(sequencer status)                          
  Result received : 0  Decimal
  Result expected : 0

 Test 3530, Subtest 21, Module 3, Slot 2a  PASSED.
 fail_2(pin status)                                
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3530, Subtest 22, Module 3, Slot 2a  PASSED.
 fail_2(fail_log_0)                                
  Result Received = 0000000000001000  Binary
  Result Expected : xxxxxxxxxxxx1xxx  Binary

 Test 3530, Subtest 23, Module 3, Slot 2a  PASSED.
 fail_2(fail_log_1)                                
  Result Received = 0000000000001000  Binary
  Result Expected : xxxxxxxxxxxx1xxx  Binary

 Test 3530, Subtest 24, Module 3, Slot 2a  PASSED.
 fail_2(fail_log_2)                                
  Result Received = 0000000000001000  Binary
  Result Expected : xxxxxxxxxxxx1xxx  Binary

 Test 3530, Subtest 25, Module 3, Slot 2a  PASSED.
 fail_2(fail_log_3)                                
  Result Received = 0000000000001000  Binary
  Result Expected : xxxxxxxxxxxx1xxx  Binary

 Test 3530, Subtest 26, Module 3, Slot 2a  PASSED.
 fail_2(fail_log_4)                                
  Result Received = 0000000000001000  Binary
  Result Expected : xxxxxxxxxxxx1xxx  Binary

 Test 3530, Subtest 27, Module 3, Slot 2a  PASSED.
 fail_2(fail_log_5)                                
  Result Received = 0000000000001000  Binary
  Result Expected : xxxxxxxxxxxx1xxx  Binary

 Test 3530, Subtest 28, Module 3, Slot 2a  PASSED.
 fail_2(fail_log_6)                                
  Result Received = 0000000000001000  Binary
  Result Expected : xxxxxxxxxxxx1xxx  Binary

 Test 3530, Subtest 29, Module 3, Slot 2a  PASSED.
 fail_2(fail_log_7)                                
  Result Received = 0000000000001000  Binary
  Result Expected : xxxxxxxxxxxx1xxx  Binary

 Test 3530, Subtest 0, Module 3, Slot 2b  PASSED.
 pass(sequencer status)                            
  Result received : 51  Decimal
  Result expected : 51

 Test 3530, Subtest 1, Module 3, Slot 2b  PASSED.
 pass(pin status)                                  
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3530, Subtest 2, Module 3, Slot 2b  PASSED.
 pass(fail_log_0)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3530, Subtest 3, Module 3, Slot 2b  PASSED.
 pass(fail_log_1)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3530, Subtest 4, Module 3, Slot 2b  PASSED.
 pass(fail_log_2)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3530, Subtest 5, Module 3, Slot 2b  PASSED.
 pass(fail_log_3)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3530, Subtest 6, Module 3, Slot 2b  PASSED.
 pass(fail_log_4)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3530, Subtest 7, Module 3, Slot 2b  PASSED.
 pass(fail_log_5)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3530, Subtest 8, Module 3, Slot 2b  PASSED.
 pass(fail_log_6)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3530, Subtest 9, Module 3, Slot 2b  PASSED.
 pass(fail_log_7)                                  
  Result received : 0  Decimal
  Result expected : 0

 Test 3530, Subtest 10, Module 3, Slot 2b  PASSED.
 fail_1(sequencer status)                          
  Result received : 0  Decimal
  Result expected : 0

 Test 3530, Subtest 11, Module 3, Slot 2b  PASSED.
 fail_1(pin status)                                
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3530, Subtest 12, Module 3, Slot 2b  PASSED.
 fail_1(fail_log_0)                                
  Result Received = 0000000000001000  Binary
  Result Expected : xxxxxxxxxxxx1xxx  Binary

 Test 3530, Subtest 13, Module 3, Slot 2b  PASSED.
 fail_1(fail_log_1)                                
  Result Received = 0000000000001000  Binary
  Result Expected : xxxxxxxxxxxx1xxx  Binary

 Test 3530, Subtest 14, Module 3, Slot 2b  PASSED.
 fail_1(fail_log_2)                                
  Result Received = 0000000000001000  Binary
  Result Expected : xxxxxxxxxxxx1xxx  Binary

 Test 3530, Subtest 15, Module 3, Slot 2b  PASSED.
 fail_1(fail_log_3)                                
  Result Received = 0000000000001000  Binary
  Result Expected : xxxxxxxxxxxx1xxx  Binary

 Test 3530, Subtest 16, Module 3, Slot 2b  PASSED.
 fail_1(fail_log_4)                                
  Result Received = 0000000000001000  Binary
  Result Expected : xxxxxxxxxxxx1xxx  Binary

 Test 3530, Subtest 17, Module 3, Slot 2b  PASSED.
 fail_1(fail_log_5)                                
  Result Received = 0000000000001000  Binary
  Result Expected : xxxxxxxxxxxx1xxx  Binary

 Test 3530, Subtest 18, Module 3, Slot 2b  PASSED.
 fail_1(fail_log_6)                                
  Result Received = 0000000000001000  Binary
  Result Expected : xxxxxxxxxxxx1xxx  Binary

 Test 3530, Subtest 19, Module 3, Slot 2b  PASSED.
 fail_1(fail_log_7)                                
  Result Received = 0000000000001000  Binary
  Result Expected : xxxxxxxxxxxx1xxx  Binary

 Test 3530, Subtest 20, Module 3, Slot 2b  PASSED.
 fail_2(sequencer status)                          
  Result received : 0  Decimal
  Result expected : 0

 Test 3530, Subtest 21, Module 3, Slot 2b  PASSED.
 fail_2(pin status)                                
  Result Received = 0000000000100000  Binary
  Result Expected : 0000000000100000  Binary

 Test 3530, Subtest 22, Module 3, Slot 2b  PASSED.
 fail_2(fail_log_0)                                
  Result Received = 0000000000001000  Binary
  Result Expected : xxxxxxxxxxxx1xxx  Binary

 Test 3530, Subtest 23, Module 3, Slot 2b  PASSED.
 fail_2(fail_log_1)                                
  Result Received = 0000000000001000  Binary
  Result Expected : xxxxxxxxxxxx1xxx  Binary

 Test 3530, Subtest 24, Module 3, Slot 2b  PASSED.
 fail_2(fail_log_2)                                
  Result Received = 0000000000001000  Binary
  Result Expected : xxxxxxxxxxxx1xxx  Binary

 Test 3530, Subtest 25, Module 3, Slot 2b  PASSED.
 fail_2(fail_log_3)                                
  Result Received = 0000000000001000  Binary
  Result Expected : xxxxxxxxxxxx1xxx  Binary

 Test 3530, Subtest 26, Module 3, Slot 2b  PASSED.
 fail_2(fail_log_4)                                
  Result Received = 0000000000001000  Binary
  Result Expected : xxxxxxxxxxxx1xxx  Binary

 Test 3530, Subtest 27, Module 3, Slot 2b  PASSED.
 fail_2(fail_log_5)                                
  Result Received = 0000000000001000  Binary
  Result Expected : xxxxxxxxxxxx1xxx  Binary

 Test 3530, Subtest 28, Module 3, Slot 2b  PASSED.
 fail_2(fail_log_6)                                
  Result Received = 0000000000001000  Binary
  Result Expected : xxxxxxxxxxxx1xxx  Binary

 Test 3530, Subtest 29, Module 3, Slot 2b  PASSED.
 fail_2(fail_log_7)                                
  Result Received = 0000000000001000  Binary
  Result Expected : xxxxxxxxxxxx1xxx  Binary

 Test 3758, Subtest 0, Module 3, Slot 2a  PASSED.
 ch_0(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3758, Subtest 1, Module 3, Slot 2a  PASSED.
 ch_0(receiver frequency)                          
  Low Limit       :  3.3067210E+06
  Result expected :  3.3333330E+06
  High Limit      :  3.3600540E+06
  Result Received :  3.3332420E+06  Hertz

 Test 3758, Subtest 2, Module 3, Slot 2a  PASSED.
 ch_1(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3758, Subtest 3, Module 3, Slot 2a  PASSED.
 ch_1(receiver frequency)                          
  Low Limit       :  3.3067210E+06
  Result expected :  3.3333330E+06
  High Limit      :  3.3600540E+06
  Result Received :  3.3332762E+06  Hertz

 Test 3758, Subtest 4, Module 3, Slot 2a  PASSED.
 ch_2(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3758, Subtest 5, Module 3, Slot 2a  PASSED.
 ch_2(receiver frequency)                          
  Low Limit       :  3.3067210E+06
  Result expected :  3.3333330E+06
  High Limit      :  3.3600540E+06
  Result Received :  3.3330373E+06  Hertz

 Test 3758, Subtest 6, Module 3, Slot 2a  PASSED.
 ch_3(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3758, Subtest 7, Module 3, Slot 2a  PASSED.
 ch_3(receiver frequency)                          
  Low Limit       :  3.3067210E+06
  Result expected :  3.3333330E+06
  High Limit      :  3.3600540E+06
  Result Received :  3.3332078E+06  Hertz

 Test 3758, Subtest 8, Module 3, Slot 2a  PASSED.
 ch_4(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3758, Subtest 9, Module 3, Slot 2a  PASSED.
 ch_4(receiver frequency)                          
  Low Limit       :  3.3067210E+06
  Result expected :  3.3333330E+06
  High Limit      :  3.3600540E+06
  Result Received :  3.3333220E+06  Hertz

 Test 3758, Subtest 10, Module 3, Slot 2a  PASSED.
 ch_5(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3758, Subtest 11, Module 3, Slot 2a  PASSED.
 ch_5(receiver frequency)                          
  Low Limit       :  3.3067210E+06
  Result expected :  3.3333330E+06
  High Limit      :  3.3600540E+06
  Result Received :  3.3334244E+06  Hertz

 Test 3758, Subtest 12, Module 3, Slot 2a  PASSED.
 ch_6(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3758, Subtest 13, Module 3, Slot 2a  PASSED.
 ch_6(receiver frequency)                          
  Low Limit       :  3.3067210E+06
  Result expected :  3.3333330E+06
  High Limit      :  3.3600540E+06
  Result Received :  3.3330373E+06  Hertz

 Test 3758, Subtest 14, Module 3, Slot 2a  PASSED.
 ch_7(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3758, Subtest 15, Module 3, Slot 2a  PASSED.
 ch_7(receiver frequency)                          
  Low Limit       :  3.3067210E+06
  Result expected :  3.3333330E+06
  High Limit      :  3.3600540E+06
  Result Received :  3.3333902E+06  Hertz

 Test 3758, Subtest 0, Module 3, Slot 2b  PASSED.
 ch_0(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3758, Subtest 1, Module 3, Slot 2b  PASSED.
 ch_0(receiver frequency)                          
  Low Limit       :  3.3067210E+06
  Result expected :  3.3333330E+06
  High Limit      :  3.3600540E+06
  Result Received :  3.3332879E+06  Hertz

 Test 3758, Subtest 2, Module 3, Slot 2b  PASSED.
 ch_1(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3758, Subtest 3, Module 3, Slot 2b  PASSED.
 ch_1(receiver frequency)                          
  Low Limit       :  3.3067210E+06
  Result expected :  3.3333330E+06
  High Limit      :  3.3600540E+06
  Result Received :  3.3337423E+06  Hertz

 Test 3758, Subtest 4, Module 3, Slot 2b  PASSED.
 ch_2(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3758, Subtest 5, Module 3, Slot 2b  PASSED.
 ch_2(receiver frequency)                          
  Low Limit       :  3.3067210E+06
  Result expected :  3.3333330E+06
  High Limit      :  3.3600540E+06
  Result Received :  3.3332420E+06  Hertz

 Test 3758, Subtest 6, Module 3, Slot 2b  PASSED.
 ch_3(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3758, Subtest 7, Module 3, Slot 2b  PASSED.
 ch_3(receiver frequency)                          
  Low Limit       :  3.3067210E+06
  Result expected :  3.3333330E+06
  High Limit      :  3.3600540E+06
  Result Received :  3.3332420E+06  Hertz

 Test 3758, Subtest 8, Module 3, Slot 2b  PASSED.
 ch_4(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3758, Subtest 9, Module 3, Slot 2b  PASSED.
 ch_4(receiver frequency)                          
  Low Limit       :  3.3067210E+06
  Result expected :  3.3333330E+06
  High Limit      :  3.3600540E+06
  Result Received :  3.3334585E+06  Hertz

 Test 3758, Subtest 10, Module 3, Slot 2b  PASSED.
 ch_5(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3758, Subtest 11, Module 3, Slot 2b  PASSED.
 ch_5(receiver frequency)                          
  Low Limit       :  3.3067210E+06
  Result expected :  3.3333330E+06
  High Limit      :  3.3600540E+06
  Result Received :  3.3335613E+06  Hertz

 Test 3758, Subtest 12, Module 3, Slot 2b  PASSED.
 ch_6(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3758, Subtest 13, Module 3, Slot 2b  PASSED.
 ch_6(receiver frequency)                          
  Low Limit       :  3.3067210E+06
  Result expected :  3.3333330E+06
  High Limit      :  3.3600540E+06
  Result Received :  3.3334928E+06  Hertz

 Test 3758, Subtest 14, Module 3, Slot 2b  PASSED.
 ch_7(sequencer status)                            
  Result received : 176  Decimal
  Result expected : 176

 Test 3758, Subtest 15, Module 3, Slot 2b  PASSED.
 ch_7(receiver frequency)                          
  Low Limit       :  3.3067210E+06
  Result expected :  3.3333330E+06
  High Limit      :  3.3600540E+06
  Result Received :  3.3334244E+06  Hertz

 Test 3992, Subtest 0, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  1  and  2       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 1, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  3  and  4       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 2, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  5  and  6       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 3, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  7  and  8       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 4, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  9  and  10      
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 5, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  11  and  12     
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 6, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  13  and  14     
  Low Limit       :  1.0000000E+03
  Result Received :  1.8625512E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 7, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  15  and  16     
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 8, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  18  and  19     
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 9, Module 3, Slot 2a  PASSED.
 Short detected between MINT pin 1 and chassis     
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 10, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  2  and  3       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 11, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  4  and  5       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 12, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  6  and  7       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 13, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  8  and  9       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 14, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  10 and 11       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 15, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  12 and 13       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 16, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  14 and 15       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 17, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  16 and 17       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 18, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  17 and 18       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 19, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  21 and 22       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 20, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  23 and 24       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 21, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  25 and 26       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 22, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  27 and 28       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 23, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  29 and 30       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 24, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  31 and 32       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 25, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  33 and 34       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 26, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  35 and 36       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 27, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  38 and 39       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 28, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  20 and 21       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 29, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  22 and 23       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 30, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  24 and 25       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 31, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  26 and 27       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 32, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  28 and 29       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 33, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  30 and 31       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 34, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  32 and 33       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 35, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  34 and 35       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 36, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  36 and 37       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 37, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  37 and 38       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 38, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  41 and 42       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 39, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  43 and 44       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 40, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  45 and 46       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 41, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  47 and 48       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 42, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  59 and 50       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 43, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  51 and 52       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 44, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  53 and 54       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 45, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  55 and 56       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 46, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  58 and 59       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 47, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  40 and 41       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 48, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  42 and 43       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 49, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  44 and 45       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 50, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  46 and 47       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 51, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  48 and 49       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 52, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  50 and 51       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 53, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  52 and 53       
  Low Limit       :  1.0000000E+03
  Result Received :  1.8625512E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 54, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  54 and 55       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 55, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  56 and 57       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 56, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  57 and 58       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 57, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  61 and 62       
  Low Limit       :  1.0000000E+03
  Result Received :  2.6591550E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 58, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  63 and 64       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 59, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  65 and 66       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 60, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  67 and 68       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 61, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  69 and 70       
  Low Limit       :  1.0000000E+03
  Result Received :  2.6591550E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 62, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  71 and 72       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 63, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  73 and 74       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 64, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  75 and 76       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 65, Module 3, Slot 2a  PASSED.
 Short detected between MINT pin 78 and chassis    
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 66, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  60 and 61       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 67, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  62 and 63       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 68, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  64 and 65       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 69, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  66 and 67       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 70, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  68 and 69       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 71, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  70 and 71       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 72, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  72 and 73       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 73, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  74 and 75       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 74, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  76 and 77       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 75, Module 3, Slot 2a  PASSED.
 Short detected between MINT pins  77 and 78       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 0, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  1  and  2       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 1, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  3  and  4       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 2, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  5  and  6       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 3, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  7  and  8       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 4, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  9  and  10      
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 5, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  11  and  12     
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 6, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  13  and  14     
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 7, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  15  and  16     
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 8, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  18  and  19     
  Low Limit       :  1.0000000E+03
  Result Received :  2.6591550E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 9, Module 3, Slot 2b  PASSED.
 Short detected between MINT pin 1 and chassis     
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 10, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  2  and  3       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 11, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  4  and  5       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 12, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  6  and  7       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 13, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  8  and  9       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 14, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  10 and 11       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 15, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  12 and 13       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 16, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  14 and 15       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 17, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  16 and 17       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 18, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  17 and 18       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 19, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  21 and 22       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 20, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  23 and 24       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 21, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  25 and 26       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 22, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  27 and 28       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 23, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  29 and 30       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 24, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  31 and 32       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 25, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  33 and 34       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 26, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  35 and 36       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 27, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  38 and 39       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 28, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  20 and 21       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 29, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  22 and 23       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 30, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  24 and 25       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 31, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  26 and 27       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 32, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  28 and 29       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 33, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  30 and 31       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 34, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  32 and 33       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 35, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  34 and 35       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 36, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  36 and 37       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 37, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  37 and 38       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 38, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  41 and 42       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 39, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  43 and 44       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 40, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  45 and 46       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 41, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  47 and 48       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 42, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  59 and 50       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 43, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  51 and 52       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 44, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  53 and 54       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 45, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  55 and 56       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 46, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  58 and 59       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 47, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  40 and 41       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 48, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  42 and 43       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 49, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  44 and 45       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 50, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  46 and 47       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 51, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  48 and 49       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 52, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  50 and 51       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 53, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  52 and 53       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 54, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  54 and 55       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 55, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  56 and 57       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 56, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  57 and 58       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 57, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  61 and 62       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 58, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  63 and 64       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 59, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  65 and 66       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 60, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  67 and 68       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 61, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  69 and 70       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 62, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  71 and 72       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 63, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  73 and 74       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 64, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  75 and 76       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 65, Module 3, Slot 2b  PASSED.
 Short detected between MINT pin 78 and chassis    
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 66, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  60 and 61       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 67, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  62 and 63       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 68, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  64 and 65       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 69, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  66 and 67       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 70, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  68 and 69       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 71, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  70 and 71       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 72, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  72 and 73       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 73, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  74 and 75       
  Low Limit       :  1.0000000E+03
  Result Received :  2.0691720E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 74, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  76 and 77       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3992, Subtest 75, Module 3, Slot 2b  PASSED.
 Short detected between MINT pins  77 and 78       
  Low Limit       :  1.0000000E+03
  Result Received :  2.3273556E+04  Ohms
  High Limit      :  1.0000000E+30

 Test 3822, Subtest 0, Module 3, Slot 2a  PASSED.
 ch_0(Double Density slew rate rising edge 25v/us) 
  Low Limit       :  2.0000000E+00
  Result expected :  2.5000000E+01
  High Limit      :  7.5000000E+01
  Result Received :  2.4472825E+01  Volts_per_us

 Test 3822, Subtest 1, Module 3, Slot 2a  PASSED.
 ch_0(Double Density slew rate rising edge 50v/us) 
  Low Limit       :  5.0000000E+00
  Result expected :  5.0000000E+01
  High Limit      :  1.0000000E+02
  Result Received :  5.2919364E+01  Volts_per_us

 Test 3822, Subtest 2, Module 3, Slot 2a  PASSED.
 ch_0(Double Density slew rate rising edge 75v/us) 
  Low Limit       :  3.3214160E+01
  Result expected :  8.7405700E+01
  High Limit      :  1.4159720E+02
  Result Received :  8.2128306E+01  Volts_per_us

 Test 3822, Subtest 3, Module 3, Slot 2a  PASSED.
 ch_0(Double Density slew rate rising edge 100v/us)
  Low Limit       :  4.3555220E+01
  Result expected :  1.1461900E+02
  High Limit      :  1.8568280E+02
  Result Received :  1.0792289E+02  Volts_per_us

 Test 3822, Subtest 4, Module 3, Slot 2a  PASSED.
 ch_0(Double Density slew rate rising edge 125v/us)
  Low Limit       :  5.3660030E+01
  Result expected :  1.4121060E+02
  High Limit      :  2.2876120E+02
  Result Received :  1.3011931E+02  Volts_per_us

 Test 3822, Subtest 5, Module 3, Slot 2a  PASSED.
 ch_0(Double Density slew rate rising edge 150v/us)
  Low Limit       :  6.6191550E+01
  Result expected :  1.7418830E+02
  High Limit      :  2.8218500E+02
  Result Received :  1.4753941E+02  Volts_per_us

 Test 3822, Subtest 6, Module 3, Slot 2a  PASSED.
 ch_0(Double Density slew rate rising edge 175v/us)
  Low Limit       :  7.7492380E+01
  Result expected :  2.0392730E+02
  High Limit      :  3.3036220E+02
  Result Received :  1.6433509E+02  Volts_per_us

 Test 3822, Subtest 7, Module 3, Slot 2a  PASSED.
 ch_0(Double Density slew rate rising edge 200v/us)
  Low Limit       :  8.7179600E+01
  Result expected :  2.2942000E+02
  High Limit      :  3.7166040E+02
  Result Received :  1.7946092E+02  Volts_per_us

 Test 3822, Subtest 8, Module 3, Slot 2a  PASSED.
 ch_0(Double Density slew rate rising edge 225v/us)
  Low Limit       :  9.9552890E+01
  Result expected :  2.6198130E+02
  High Limit      :  4.2440970E+02
  Result Received :  1.9536071E+02  Volts_per_us

 Test 3822, Subtest 9, Module 3, Slot 2a  PASSED.
 ch_0(Double Density slew rate rising edge 250v/us)
  Low Limit       :  1.1141580E+02
  Result expected :  2.9319950E+02
  High Limit      :  4.7498320E+02
  Result Received :  2.0986147E+02  Volts_per_us

 Test 3822, Subtest 10, Module 3, Slot 2a  PASSED.
 ch_1(Double Density slew rate rising edge 25v/us) 
  Low Limit       :  2.0000000E+00
  Result expected :  2.5000000E+01
  High Limit      :  7.5000000E+01
  Result Received :  2.1358678E+01  Volts_per_us

 Test 3822, Subtest 11, Module 3, Slot 2a  PASSED.
 ch_1(Double Density slew rate rising edge 50v/us) 
  Low Limit       :  5.0000000E+00
  Result expected :  5.0000000E+01
  High Limit      :  1.0000000E+02
  Result Received :  4.8364616E+01  Volts_per_us

 Test 3822, Subtest 12, Module 3, Slot 2a  PASSED.
 ch_1(Double Density slew rate rising edge 75v/us) 
  Low Limit       :  3.3214160E+01
  Result expected :  8.7405700E+01
  High Limit      :  1.4159720E+02
  Result Received :  7.6025980E+01  Volts_per_us

 Test 3822, Subtest 13, Module 3, Slot 2a  PASSED.
 ch_1(Double Density slew rate rising edge 100v/us)
  Low Limit       :  4.3555220E+01
  Result expected :  1.1461900E+02
  High Limit      :  1.8568280E+02
  Result Received :  1.0360835E+02  Volts_per_us

 Test 3822, Subtest 14, Module 3, Slot 2a  PASSED.
 ch_1(Double Density slew rate rising edge 125v/us)
  Low Limit       :  5.3660030E+01
  Result expected :  1.4121060E+02
  High Limit      :  2.2876120E+02
  Result Received :  1.2849394E+02  Volts_per_us

 Test 3822, Subtest 15, Module 3, Slot 2a  PASSED.
 ch_1(Double Density slew rate rising edge 150v/us)
  Low Limit       :  6.6191550E+01
  Result expected :  1.7418830E+02
  High Limit      :  2.8218500E+02
  Result Received :  1.5045694E+02  Volts_per_us

 Test 3822, Subtest 16, Module 3, Slot 2a  PASSED.
 ch_1(Double Density slew rate rising edge 175v/us)
  Low Limit       :  7.7492380E+01
  Result expected :  2.0392730E+02
  High Limit      :  3.3036220E+02
  Result Received :  1.6907435E+02  Volts_per_us

 Test 3822, Subtest 17, Module 3, Slot 2a  PASSED.
 ch_1(Double Density slew rate rising edge 200v/us)
  Low Limit       :  8.7179600E+01
  Result expected :  2.2942000E+02
  High Limit      :  3.7166040E+02
  Result Received :  1.8578334E+02  Volts_per_us

 Test 3822, Subtest 18, Module 3, Slot 2a  PASSED.
 ch_1(Double Density slew rate rising edge 225v/us)
  Low Limit       :  9.9552890E+01
  Result expected :  2.6198130E+02
  High Limit      :  4.2440970E+02
  Result Received :  2.0027797E+02  Volts_per_us

 Test 3822, Subtest 19, Module 3, Slot 2a  PASSED.
 ch_1(Double Density slew rate rising edge 250v/us)
  Low Limit       :  1.1141580E+02
  Result expected :  2.9319950E+02
  High Limit      :  4.7498320E+02
  Result Received :  2.1577585E+02  Volts_per_us

 Test 3822, Subtest 20, Module 3, Slot 2a  PASSED.
 ch_2(Double Density slew rate rising edge 25v/us) 
  Low Limit       :  2.0000000E+00
  Result expected :  2.5000000E+01
  High Limit      :  7.5000000E+01
  Result Received :  2.9035454E+01  Volts_per_us

 Test 3822, Subtest 21, Module 3, Slot 2a  PASSED.
 ch_2(Double Density slew rate rising edge 50v/us) 
  Low Limit       :  5.0000000E+00
  Result expected :  5.0000000E+01
  High Limit      :  1.0000000E+02
  Result Received :  6.0973985E+01  Volts_per_us

 Test 3822, Subtest 22, Module 3, Slot 2a  PASSED.
 ch_2(Double Density slew rate rising edge 75v/us) 
  Low Limit       :  3.3214160E+01
  Result expected :  8.7405700E+01
  High Limit      :  1.4159720E+02
  Result Received :  8.5835450E+01  Volts_per_us

 Test 3822, Subtest 23, Module 3, Slot 2a  PASSED.
 ch_2(Double Density slew rate rising edge 100v/us)
  Low Limit       :  4.3555220E+01
  Result expected :  1.1461900E+02
  High Limit      :  1.8568280E+02
  Result Received :  1.0760259E+02  Volts_per_us

 Test 3822, Subtest 24, Module 3, Slot 2a  PASSED.
 ch_2(Double Density slew rate rising edge 125v/us)
  Low Limit       :  5.3660030E+01
  Result expected :  1.4121060E+02
  High Limit      :  2.2876120E+02
  Result Received :  1.2844177E+02  Volts_per_us

 Test 3822, Subtest 25, Module 3, Slot 2a  PASSED.
 ch_2(Double Density slew rate rising edge 150v/us)
  Low Limit       :  6.6191550E+01
  Result expected :  1.7418830E+02
  High Limit      :  2.8218500E+02
  Result Received :  1.4834219E+02  Volts_per_us

 Test 3822, Subtest 26, Module 3, Slot 2a  PASSED.
 ch_2(Double Density slew rate rising edge 175v/us)
  Low Limit       :  7.7492380E+01
  Result expected :  2.0392730E+02
  High Limit      :  3.3036220E+02
  Result Received :  1.6532334E+02  Volts_per_us

 Test 3822, Subtest 27, Module 3, Slot 2a  PASSED.
 ch_2(Double Density slew rate rising edge 200v/us)
  Low Limit       :  8.7179600E+01
  Result expected :  2.2942000E+02
  High Limit      :  3.7166040E+02
  Result Received :  1.8205792E+02  Volts_per_us

 Test 3822, Subtest 28, Module 3, Slot 2a  PASSED.
 ch_2(Double Density slew rate rising edge 225v/us)
  Low Limit       :  9.9552890E+01
  Result expected :  2.6198130E+02
  High Limit      :  4.2440970E+02
  Result Received :  1.9788755E+02  Volts_per_us

 Test 3822, Subtest 29, Module 3, Slot 2a  PASSED.
 ch_2(Double Density slew rate rising edge 250v/us)
  Low Limit       :  1.1141580E+02
  Result expected :  2.9319950E+02
  High Limit      :  4.7498320E+02
  Result Received :  2.1259693E+02  Volts_per_us

 Test 3822, Subtest 30, Module 3, Slot 2a  PASSED.
 ch_3(Double Density slew rate rising edge 25v/us) 
  Low Limit       :  2.0000000E+00
  Result expected :  2.5000000E+01
  High Limit      :  7.5000000E+01
  Result Received :  4.8043287E+01  Volts_per_us

 Test 3822, Subtest 31, Module 3, Slot 2a  PASSED.
 ch_3(Double Density slew rate rising edge 50v/us) 
  Low Limit       :  5.0000000E+00
  Result expected :  5.0000000E+01
  High Limit      :  1.0000000E+02
  Result Received :  6.6139159E+01  Volts_per_us

 Test 3822, Subtest 32, Module 3, Slot 2a  PASSED.
 ch_3(Double Density slew rate rising edge 75v/us) 
  Low Limit       :  3.3214160E+01
  Result expected :  8.7405700E+01
  High Limit      :  1.4159720E+02
  Result Received :  8.9802608E+01  Volts_per_us

 Test 3822, Subtest 33, Module 3, Slot 2a  PASSED.
 ch_3(Double Density slew rate rising edge 100v/us)
  Low Limit       :  4.3555220E+01
  Result expected :  1.1461900E+02
  High Limit      :  1.8568280E+02
  Result Received :  1.1298437E+02  Volts_per_us

 Test 3822, Subtest 34, Module 3, Slot 2a  PASSED.
 ch_3(Double Density slew rate rising edge 125v/us)
  Low Limit       :  5.3660030E+01
  Result expected :  1.4121060E+02
  High Limit      :  2.2876120E+02
  Result Received :  1.3430979E+02  Volts_per_us

 Test 3822, Subtest 35, Module 3, Slot 2a  PASSED.
 ch_3(Double Density slew rate rising edge 150v/us)
  Low Limit       :  6.6191550E+01
  Result expected :  1.7418830E+02
  High Limit      :  2.8218500E+02
  Result Received :  1.5482236E+02  Volts_per_us

 Test 3822, Subtest 36, Module 3, Slot 2a  PASSED.
 ch_3(Double Density slew rate rising edge 175v/us)
  Low Limit       :  7.7492380E+01
  Result expected :  2.0392730E+02
  High Limit      :  3.3036220E+02
  Result Received :  1.7229395E+02  Volts_per_us

 Test 3822, Subtest 37, Module 3, Slot 2a  PASSED.
 ch_3(Double Density slew rate rising edge 200v/us)
  Low Limit       :  8.7179600E+01
  Result expected :  2.2942000E+02
  High Limit      :  3.7166040E+02
  Result Received :  1.8884036E+02  Volts_per_us

 Test 3822, Subtest 38, Module 3, Slot 2a  PASSED.
 ch_3(Double Density slew rate rising edge 225v/us)
  Low Limit       :  9.9552890E+01
  Result expected :  2.6198130E+02
  High Limit      :  4.2440970E+02
  Result Received :  2.0518120E+02  Volts_per_us

 Test 3822, Subtest 39, Module 3, Slot 2a  PASSED.
 ch_3(Double Density slew rate rising edge 250v/us)
  Low Limit       :  1.1141580E+02
  Result expected :  2.9319950E+02
  High Limit      :  4.7498320E+02
  Result Received :  2.2241981E+02  Volts_per_us

 Test 3822, Subtest 40, Module 3, Slot 2a  PASSED.
 ch_4(Double Density slew rate rising edge 25v/us) 
  Low Limit       :  2.0000000E+00
  Result expected :  2.5000000E+01
  High Limit      :  7.5000000E+01
  Result Received :  2.8685275E+01  Volts_per_us

 Test 3822, Subtest 41, Module 3, Slot 2a  PASSED.
 ch_4(Double Density slew rate rising edge 50v/us) 
  Low Limit       :  5.0000000E+00
  Result expected :  5.0000000E+01
  High Limit      :  1.0000000E+02
  Result Received :  6.0252902E+01  Volts_per_us

 Test 3822, Subtest 42, Module 3, Slot 2a  PASSED.
 ch_4(Double Density slew rate rising edge 75v/us) 
  Low Limit       :  3.3214160E+01
  Result expected :  8.7405700E+01
  High Limit      :  1.4159720E+02
  Result Received :  8.3400652E+01  Volts_per_us

 Test 3822, Subtest 43, Module 3, Slot 2a  PASSED.
 ch_4(Double Density slew rate rising edge 100v/us)
  Low Limit       :  4.3555220E+01
  Result expected :  1.1461900E+02
  High Limit      :  1.8568280E+02
  Result Received :  1.0702670E+02  Volts_per_us

 Test 3822, Subtest 44, Module 3, Slot 2a  PASSED.
 ch_4(Double Density slew rate rising edge 125v/us)
  Low Limit       :  5.3660030E+01
  Result expected :  1.4121060E+02
  High Limit      :  2.2876120E+02
  Result Received :  1.2815481E+02  Volts_per_us

 Test 3822, Subtest 45, Module 3, Slot 2a  PASSED.
 ch_4(Double Density slew rate rising edge 150v/us)
  Low Limit       :  6.6191550E+01
  Result expected :  1.7418830E+02
  High Limit      :  2.8218500E+02
  Result Received :  1.4826238E+02  Volts_per_us

 Test 3822, Subtest 46, Module 3, Slot 2a  PASSED.
 ch_4(Double Density slew rate rising edge 175v/us)
  Low Limit       :  7.7492380E+01
  Result expected :  2.0392730E+02
  High Limit      :  3.3036220E+02
  Result Received :  1.6625304E+02  Volts_per_us

 Test 3822, Subtest 47, Module 3, Slot 2a  PASSED.
 ch_4(Double Density slew rate rising edge 200v/us)
  Low Limit       :  8.7179600E+01
  Result expected :  2.2942000E+02
  High Limit      :  3.7166040E+02
  Result Received :  1.8278974E+02  Volts_per_us

 Test 3822, Subtest 48, Module 3, Slot 2a  PASSED.
 ch_4(Double Density slew rate rising edge 225v/us)
  Low Limit       :  9.9552890E+01
  Result expected :  2.6198130E+02
  High Limit      :  4.2440970E+02
  Result Received :  1.9948486E+02  Volts_per_us

 Test 3822, Subtest 49, Module 3, Slot 2a  PASSED.
 ch_4(Double Density slew rate rising edge 250v/us)
  Low Limit       :  1.1141580E+02
  Result expected :  2.9319950E+02
  High Limit      :  4.7498320E+02
  Result Received :  2.1461750E+02  Volts_per_us

 Test 3822, Subtest 50, Module 3, Slot 2a  PASSED.
 ch_5(Double Density slew rate rising edge 25v/us) 
  Low Limit       :  2.0000000E+00
  Result expected :  2.5000000E+01
  High Limit      :  7.5000000E+01
  Result Received :  2.3614380E+01  Volts_per_us

 Test 3822, Subtest 51, Module 3, Slot 2a  PASSED.
 ch_5(Double Density slew rate rising edge 50v/us) 
  Low Limit       :  5.0000000E+00
  Result expected :  5.0000000E+01
  High Limit      :  1.0000000E+02
  Result Received :  5.2743303E+01  Volts_per_us

 Test 3822, Subtest 52, Module 3, Slot 2a  PASSED.
 ch_5(Double Density slew rate rising edge 75v/us) 
  Low Limit       :  3.3214160E+01
  Result expected :  8.7405700E+01
  High Limit      :  1.4159720E+02
  Result Received :  7.5680172E+01  Volts_per_us

 Test 3822, Subtest 53, Module 3, Slot 2a  PASSED.
 ch_5(Double Density slew rate rising edge 100v/us)
  Low Limit       :  4.3555220E+01
  Result expected :  1.1461900E+02
  High Limit      :  1.8568280E+02
  Result Received :  1.0160012E+02  Volts_per_us

 Test 3822, Subtest 54, Module 3, Slot 2a  PASSED.
 ch_5(Double Density slew rate rising edge 125v/us)
  Low Limit       :  5.3660030E+01
  Result expected :  1.4121060E+02
  High Limit      :  2.2876120E+02
  Result Received :  1.2717882E+02  Volts_per_us

 Test 3822, Subtest 55, Module 3, Slot 2a  PASSED.
 ch_5(Double Density slew rate rising edge 150v/us)
  Low Limit       :  6.6191550E+01
  Result expected :  1.7418830E+02
  High Limit      :  2.8218500E+02
  Result Received :  1.5004022E+02  Volts_per_us

 Test 3822, Subtest 56, Module 3, Slot 2a  PASSED.
 ch_5(Double Density slew rate rising edge 175v/us)
  Low Limit       :  7.7492380E+01
  Result expected :  2.0392730E+02
  High Limit      :  3.3036220E+02
  Result Received :  1.7001561E+02  Volts_per_us

 Test 3822, Subtest 57, Module 3, Slot 2a  PASSED.
 ch_5(Double Density slew rate rising edge 200v/us)
  Low Limit       :  8.7179600E+01
  Result expected :  2.2942000E+02
  High Limit      :  3.7166040E+02
  Result Received :  1.8929062E+02  Volts_per_us

 Test 3822, Subtest 58, Module 3, Slot 2a  PASSED.
 ch_5(Double Density slew rate rising edge 225v/us)
  Low Limit       :  9.9552890E+01
  Result expected :  2.6198130E+02
  High Limit      :  4.2440970E+02
  Result Received :  2.0865251E+02  Volts_per_us

 Test 3822, Subtest 59, Module 3, Slot 2a  PASSED.
 ch_5(Double Density slew rate rising edge 250v/us)
  Low Limit       :  1.1141580E+02
  Result expected :  2.9319950E+02
  High Limit      :  4.7498320E+02
  Result Received :  2.2682890E+02  Volts_per_us

 Test 3822, Subtest 60, Module 3, Slot 2a  PASSED.
 ch_6(Double Density slew rate rising edge 25v/us) 
  Low Limit       :  2.0000000E+00
  Result expected :  2.5000000E+01
  High Limit      :  7.5000000E+01
  Result Received :  2.5992351E+01  Volts_per_us

 Test 3822, Subtest 61, Module 3, Slot 2a  PASSED.
 ch_6(Double Density slew rate rising edge 50v/us) 
  Low Limit       :  5.0000000E+00
  Result expected :  5.0000000E+01
  High Limit      :  1.0000000E+02
  Result Received :  5.9516272E+01  Volts_per_us

 Test 3822, Subtest 62, Module 3, Slot 2a  PASSED.
 ch_6(Double Density slew rate rising edge 75v/us) 
  Low Limit       :  3.3214160E+01
  Result expected :  8.7405700E+01
  High Limit      :  1.4159720E+02
  Result Received :  8.4540780E+01  Volts_per_us

 Test 3822, Subtest 63, Module 3, Slot 2a  PASSED.
 ch_6(Double Density slew rate rising edge 100v/us)
  Low Limit       :  4.3555220E+01
  Result expected :  1.1461900E+02
  High Limit      :  1.8568280E+02
  Result Received :  1.0759902E+02  Volts_per_us

 Test 3822, Subtest 64, Module 3, Slot 2a  PASSED.
 ch_6(Double Density slew rate rising edge 125v/us)
  Low Limit       :  5.3660030E+01
  Result expected :  1.4121060E+02
  High Limit      :  2.2876120E+02
  Result Received :  1.2995327E+02  Volts_per_us

 Test 3822, Subtest 65, Module 3, Slot 2a  PASSED.
 ch_6(Double Density slew rate rising edge 150v/us)
  Low Limit       :  6.6191550E+01
  Result expected :  1.7418830E+02
  High Limit      :  2.8218500E+02
  Result Received :  1.5071328E+02  Volts_per_us

 Test 3822, Subtest 66, Module 3, Slot 2a  PASSED.
 ch_6(Double Density slew rate rising edge 175v/us)
  Low Limit       :  7.7492380E+01
  Result expected :  2.0392730E+02
  High Limit      :  3.3036220E+02
  Result Received :  1.7060850E+02  Volts_per_us

 Test 3822, Subtest 67, Module 3, Slot 2a  PASSED.
 ch_6(Double Density slew rate rising edge 200v/us)
  Low Limit       :  8.7179600E+01
  Result expected :  2.2942000E+02
  High Limit      :  3.7166040E+02
  Result Received :  1.8802686E+02  Volts_per_us

 Test 3822, Subtest 68, Module 3, Slot 2a  PASSED.
 ch_6(Double Density slew rate rising edge 225v/us)
  Low Limit       :  9.9552890E+01
  Result expected :  2.6198130E+02
  High Limit      :  4.2440970E+02
  Result Received :  2.0466341E+02  Volts_per_us

 Test 3822, Subtest 69, Module 3, Slot 2a  PASSED.
 ch_6(Double Density slew rate rising edge 250v/us)
  Low Limit       :  1.1141580E+02
  Result expected :  2.9319950E+02
  High Limit      :  4.7498320E+02
  Result Received :  2.1855404E+02  Volts_per_us

 Test 3822, Subtest 70, Module 3, Slot 2a  PASSED.
 ch_7(Double Density slew rate rising edge 25v/us) 
  Low Limit       :  2.0000000E+00
  Result expected :  2.5000000E+01
  High Limit      :  7.5000000E+01
  Result Received :  2.0742702E+01  Volts_per_us

 Test 3822, Subtest 71, Module 3, Slot 2a  PASSED.
 ch_7(Double Density slew rate rising edge 50v/us) 
  Low Limit       :  5.0000000E+00
  Result expected :  5.0000000E+01
  High Limit      :  1.0000000E+02
  Result Received :  5.0224272E+01  Volts_per_us

 Test 3822, Subtest 72, Module 3, Slot 2a  PASSED.
 ch_7(Double Density slew rate rising edge 75v/us) 
  Low Limit       :  3.3214160E+01
  Result expected :  8.7405700E+01
  High Limit      :  1.4159720E+02
  Result Received :  7.0231611E+01  Volts_per_us

 Test 3822, Subtest 73, Module 3, Slot 2a  PASSED.
 ch_7(Double Density slew rate rising edge 100v/us)
  Low Limit       :  4.3555220E+01
  Result expected :  1.1461900E+02
  High Limit      :  1.8568280E+02
  Result Received :  9.6822433E+01  Volts_per_us

 Test 3822, Subtest 74, Module 3, Slot 2a  PASSED.
 ch_7(Double Density slew rate rising edge 125v/us)
  Low Limit       :  5.3660030E+01
  Result expected :  1.4121060E+02
  High Limit      :  2.2876120E+02
  Result Received :  1.2506879E+02  Volts_per_us

 Test 3822, Subtest 75, Module 3, Slot 2a  PASSED.
 ch_7(Double Density slew rate rising edge 150v/us)
  Low Limit       :  6.6191550E+01
  Result expected :  1.7418830E+02
  High Limit      :  2.8218500E+02
  Result Received :  1.4995300E+02  Volts_per_us

 Test 3822, Subtest 76, Module 3, Slot 2a  PASSED.
 ch_7(Double Density slew rate rising edge 175v/us)
  Low Limit       :  7.7492380E+01
  Result expected :  2.0392730E+02
  High Limit      :  3.3036220E+02
  Result Received :  1.7424943E+02  Volts_per_us

 Test 3822, Subtest 77, Module 3, Slot 2a  PASSED.
 ch_7(Double Density slew rate rising edge 200v/us)
  Low Limit       :  8.7179600E+01
  Result expected :  2.2942000E+02
  High Limit      :  3.7166040E+02
  Result Received :  1.9510418E+02  Volts_per_us

 Test 3822, Subtest 78, Module 3, Slot 2a  PASSED.
 ch_7(Double Density slew rate rising edge 225v/us)
  Low Limit       :  9.9552890E+01
  Result expected :  2.6198130E+02
  High Limit      :  4.2440970E+02
  Result Received :  2.1423617E+02  Volts_per_us

 Test 3822, Subtest 79, Module 3, Slot 2a  PASSED.
 ch_7(Double Density slew rate rising edge 250v/us)
  Low Limit       :  1.1141580E+02
  Result expected :  2.9319950E+02
  High Limit      :  4.7498320E+02
  Result Received :  2.3172633E+02  Volts_per_us

 Test 3822, Subtest 0, Module 3, Slot 2b  PASSED.
 ch_0(Double Density slew rate rising edge 25v/us) 
  Low Limit       :  2.0000000E+00
  Result expected :  2.5000000E+01
  High Limit      :  7.5000000E+01
  Result Received :  2.7064998E+01  Volts_per_us

 Test 3822, Subtest 1, Module 3, Slot 2b  PASSED.
 ch_0(Double Density slew rate rising edge 50v/us) 
  Low Limit       :  5.0000000E+00
  Result expected :  5.0000000E+01
  High Limit      :  1.0000000E+02
  Result Received :  6.1387427E+01  Volts_per_us

 Test 3822, Subtest 2, Module 3, Slot 2b  PASSED.
 ch_0(Double Density slew rate rising edge 75v/us) 
  Low Limit       :  3.3214160E+01
  Result expected :  8.7405700E+01
  High Limit      :  1.4159720E+02
  Result Received :  8.7634769E+01  Volts_per_us

 Test 3822, Subtest 3, Module 3, Slot 2b  PASSED.
 ch_0(Double Density slew rate rising edge 100v/us)
  Low Limit       :  4.3555220E+01
  Result expected :  1.1461900E+02
  High Limit      :  1.8568280E+02
  Result Received :  1.1195252E+02  Volts_per_us

 Test 3822, Subtest 4, Module 3, Slot 2b  PASSED.
 ch_0(Double Density slew rate rising edge 125v/us)
  Low Limit       :  5.3660030E+01
  Result expected :  1.4121060E+02
  High Limit      :  2.2876120E+02
  Result Received :  1.3341398E+02  Volts_per_us

 Test 3822, Subtest 5, Module 3, Slot 2b  PASSED.
 ch_0(Double Density slew rate rising edge 150v/us)
  Low Limit       :  6.6191550E+01
  Result expected :  1.7418830E+02
  High Limit      :  2.8218500E+02
  Result Received :  1.5171210E+02  Volts_per_us

 Test 3822, Subtest 6, Module 3, Slot 2b  PASSED.
 ch_0(Double Density slew rate rising edge 175v/us)
  Low Limit       :  7.7492380E+01
  Result expected :  2.0392730E+02
  High Limit      :  3.3036220E+02
  Result Received :  1.6827636E+02  Volts_per_us

 Test 3822, Subtest 7, Module 3, Slot 2b  PASSED.
 ch_0(Double Density slew rate rising edge 200v/us)
  Low Limit       :  8.7179600E+01
  Result expected :  2.2942000E+02
  High Limit      :  3.7166040E+02
  Result Received :  1.8482729E+02  Volts_per_us

 Test 3822, Subtest 8, Module 3, Slot 2b  PASSED.
 ch_0(Double Density slew rate rising edge 225v/us)
  Low Limit       :  9.9552890E+01
  Result expected :  2.6198130E+02
  High Limit      :  4.2440970E+02
  Result Received :  2.0087872E+02  Volts_per_us

 Test 3822, Subtest 9, Module 3, Slot 2b  PASSED.
 ch_0(Double Density slew rate rising edge 250v/us)
  Low Limit       :  1.1141580E+02
  Result expected :  2.9319950E+02
  High Limit      :  4.7498320E+02
  Result Received :  2.1609631E+02  Volts_per_us

 Test 3822, Subtest 10, Module 3, Slot 2b  PASSED.
 ch_1(Double Density slew rate rising edge 25v/us) 
  Low Limit       :  2.0000000E+00
  Result expected :  2.5000000E+01
  High Limit      :  7.5000000E+01
  Result Received :  2.1830392E+01  Volts_per_us

 Test 3822, Subtest 11, Module 3, Slot 2b  PASSED.
 ch_1(Double Density slew rate rising edge 50v/us) 
  Low Limit       :  5.0000000E+00
  Result expected :  5.0000000E+01
  High Limit      :  1.0000000E+02
  Result Received :  5.0355626E+01  Volts_per_us

 Test 3822, Subtest 12, Module 3, Slot 2b  PASSED.
 ch_1(Double Density slew rate rising edge 75v/us) 
  Low Limit       :  3.3214160E+01
  Result expected :  8.7405700E+01
  High Limit      :  1.4159720E+02
  Result Received :  7.1536636E+01  Volts_per_us

 Test 3822, Subtest 13, Module 3, Slot 2b  PASSED.
 ch_1(Double Density slew rate rising edge 100v/us)
  Low Limit       :  4.3555220E+01
  Result expected :  1.1461900E+02
  High Limit      :  1.8568280E+02
  Result Received :  9.8799883E+01  Volts_per_us

 Test 3822, Subtest 14, Module 3, Slot 2b  PASSED.
 ch_1(Double Density slew rate rising edge 125v/us)
  Low Limit       :  5.3660030E+01
  Result expected :  1.4121060E+02
  High Limit      :  2.2876120E+02
  Result Received :  1.2377057E+02  Volts_per_us

 Test 3822, Subtest 15, Module 3, Slot 2b  PASSED.
 ch_1(Double Density slew rate rising edge 150v/us)
  Low Limit       :  6.6191550E+01
  Result expected :  1.7418830E+02
  High Limit      :  2.8218500E+02
  Result Received :  1.4743080E+02  Volts_per_us

 Test 3822, Subtest 16, Module 3, Slot 2b  PASSED.
 ch_1(Double Density slew rate rising edge 175v/us)
  Low Limit       :  7.7492380E+01
  Result expected :  2.0392730E+02
  High Limit      :  3.3036220E+02
  Result Received :  1.6747786E+02  Volts_per_us

 Test 3822, Subtest 17, Module 3, Slot 2b  PASSED.
 ch_1(Double Density slew rate rising edge 200v/us)
  Low Limit       :  8.7179600E+01
  Result expected :  2.2942000E+02
  High Limit      :  3.7166040E+02
  Result Received :  1.8699107E+02  Volts_per_us

 Test 3822, Subtest 18, Module 3, Slot 2b  PASSED.
 ch_1(Double Density slew rate rising edge 225v/us)
  Low Limit       :  9.9552890E+01
  Result expected :  2.6198130E+02
  High Limit      :  4.2440970E+02
  Result Received :  2.0803543E+02  Volts_per_us

 Test 3822, Subtest 19, Module 3, Slot 2b  PASSED.
 ch_1(Double Density slew rate rising edge 250v/us)
  Low Limit       :  1.1141580E+02
  Result expected :  2.9319950E+02
  High Limit      :  4.7498320E+02
  Result Received :  2.2681423E+02  Volts_per_us

 Test 3822, Subtest 20, Module 3, Slot 2b  PASSED.
 ch_2(Double Density slew rate rising edge 25v/us) 
  Low Limit       :  2.0000000E+00
  Result expected :  2.5000000E+01
  High Limit      :  7.5000000E+01
  Result Received :  2.4727896E+01  Volts_per_us

 Test 3822, Subtest 21, Module 3, Slot 2b  PASSED.
 ch_2(Double Density slew rate rising edge 50v/us) 
  Low Limit       :  5.0000000E+00
  Result expected :  5.0000000E+01
  High Limit      :  1.0000000E+02
  Result Received :  5.8666171E+01  Volts_per_us

 Test 3822, Subtest 22, Module 3, Slot 2b  PASSED.
 ch_2(Double Density slew rate rising edge 75v/us) 
  Low Limit       :  3.3214160E+01
  Result expected :  8.7405700E+01
  High Limit      :  1.4159720E+02
  Result Received :  8.5301842E+01  Volts_per_us

 Test 3822, Subtest 23, Module 3, Slot 2b  PASSED.
 ch_2(Double Density slew rate rising edge 100v/us)
  Low Limit       :  4.3555220E+01
  Result expected :  1.1461900E+02
  High Limit      :  1.8568280E+02
  Result Received :  1.0929692E+02  Volts_per_us

 Test 3822, Subtest 24, Module 3, Slot 2b  PASSED.
 ch_2(Double Density slew rate rising edge 125v/us)
  Low Limit       :  5.3660030E+01
  Result expected :  1.4121060E+02
  High Limit      :  2.2876120E+02
  Result Received :  1.3154936E+02  Volts_per_us

 Test 3822, Subtest 25, Module 3, Slot 2b  PASSED.
 ch_2(Double Density slew rate rising edge 150v/us)
  Low Limit       :  6.6191550E+01
  Result expected :  1.7418830E+02
  High Limit      :  2.8218500E+02
  Result Received :  1.5048097E+02  Volts_per_us

 Test 3822, Subtest 26, Module 3, Slot 2b  PASSED.
 ch_2(Double Density slew rate rising edge 175v/us)
  Low Limit       :  7.7492380E+01
  Result expected :  2.0392730E+02
  High Limit      :  3.3036220E+02
  Result Received :  1.6757769E+02  Volts_per_us

 Test 3822, Subtest 27, Module 3, Slot 2b  PASSED.
 ch_2(Double Density slew rate rising edge 200v/us)
  Low Limit       :  8.7179600E+01
  Result expected :  2.2942000E+02
  High Limit      :  3.7166040E+02
  Result Received :  1.8469270E+02  Volts_per_us

 Test 3822, Subtest 28, Module 3, Slot 2b  PASSED.
 ch_2(Double Density slew rate rising edge 225v/us)
  Low Limit       :  9.9552890E+01
  Result expected :  2.6198130E+02
  High Limit      :  4.2440970E+02
  Result Received :  1.9945173E+02  Volts_per_us

 Test 3822, Subtest 29, Module 3, Slot 2b  PASSED.
 ch_2(Double Density slew rate rising edge 250v/us)
  Low Limit       :  1.1141580E+02
  Result expected :  2.9319950E+02
  High Limit      :  4.7498320E+02
  Result Received :  2.1600981E+02  Volts_per_us

 Test 3822, Subtest 30, Module 3, Slot 2b  PASSED.
 ch_3(Double Density slew rate rising edge 25v/us) 
  Low Limit       :  2.0000000E+00
  Result expected :  2.5000000E+01
  High Limit      :  7.5000000E+01
  Result Received :  2.5369177E+01  Volts_per_us

 Test 3822, Subtest 31, Module 3, Slot 2b  PASSED.
 ch_3(Double Density slew rate rising edge 50v/us) 
  Low Limit       :  5.0000000E+00
  Result expected :  5.0000000E+01
  High Limit      :  1.0000000E+02
  Result Received :  5.1447621E+01  Volts_per_us

 Test 3822, Subtest 32, Module 3, Slot 2b  PASSED.
 ch_3(Double Density slew rate rising edge 75v/us) 
  Low Limit       :  3.3214160E+01
  Result expected :  8.7405700E+01
  High Limit      :  1.4159720E+02
  Result Received :  7.2457838E+01  Volts_per_us

 Test 3822, Subtest 33, Module 3, Slot 2b  PASSED.
 ch_3(Double Density slew rate rising edge 100v/us)
  Low Limit       :  4.3555220E+01
  Result expected :  1.1461900E+02
  High Limit      :  1.8568280E+02
  Result Received :  1.0050671E+02  Volts_per_us

 Test 3822, Subtest 34, Module 3, Slot 2b  PASSED.
 ch_3(Double Density slew rate rising edge 125v/us)
  Low Limit       :  5.3660030E+01
  Result expected :  1.4121060E+02
  High Limit      :  2.2876120E+02
  Result Received :  1.2639586E+02  Volts_per_us

 Test 3822, Subtest 35, Module 3, Slot 2b  PASSED.
 ch_3(Double Density slew rate rising edge 150v/us)
  Low Limit       :  6.6191550E+01
  Result expected :  1.7418830E+02
  High Limit      :  2.8218500E+02
  Result Received :  1.5023985E+02  Volts_per_us

 Test 3822, Subtest 36, Module 3, Slot 2b  PASSED.
 ch_3(Double Density slew rate rising edge 175v/us)
  Low Limit       :  7.7492380E+01
  Result expected :  2.0392730E+02
  High Limit      :  3.3036220E+02
  Result Received :  1.7116960E+02  Volts_per_us

 Test 3822, Subtest 37, Module 3, Slot 2b  PASSED.
 ch_3(Double Density slew rate rising edge 200v/us)
  Low Limit       :  8.7179600E+01
  Result expected :  2.2942000E+02
  High Limit      :  3.7166040E+02
  Result Received :  1.9020274E+02  Volts_per_us

 Test 3822, Subtest 38, Module 3, Slot 2b  PASSED.
 ch_3(Double Density slew rate rising edge 225v/us)
  Low Limit       :  9.9552890E+01
  Result expected :  2.6198130E+02
  High Limit      :  4.2440970E+02
  Result Received :  2.0995615E+02  Volts_per_us

 Test 3822, Subtest 39, Module 3, Slot 2b  PASSED.
 ch_3(Double Density slew rate rising edge 250v/us)
  Low Limit       :  1.1141580E+02
  Result expected :  2.9319950E+02
  High Limit      :  4.7498320E+02
  Result Received :  2.2771735E+02  Volts_per_us

 Test 3822, Subtest 40, Module 3, Slot 2b  PASSED.
 ch_4(Double Density slew rate rising edge 25v/us) 
  Low Limit       :  2.0000000E+00
  Result expected :  2.5000000E+01
  High Limit      :  7.5000000E+01
  Result Received :  2.8013305E+01  Volts_per_us

 Test 3822, Subtest 41, Module 3, Slot 2b  PASSED.
 ch_4(Double Density slew rate rising edge 50v/us) 
  Low Limit       :  5.0000000E+00
  Result expected :  5.0000000E+01
  High Limit      :  1.0000000E+02
  Result Received :  6.1243050E+01  Volts_per_us

 Test 3822, Subtest 42, Module 3, Slot 2b  PASSED.
 ch_4(Double Density slew rate rising edge 75v/us) 
  Low Limit       :  3.3214160E+01
  Result expected :  8.7405700E+01
  High Limit      :  1.4159720E+02
  Result Received :  8.5874186E+01  Volts_per_us

 Test 3822, Subtest 43, Module 3, Slot 2b  PASSED.
 ch_4(Double Density slew rate rising edge 100v/us)
  Low Limit       :  4.3555220E+01
  Result expected :  1.1461900E+02
  High Limit      :  1.8568280E+02
  Result Received :  1.0873474E+02  Volts_per_us

 Test 3822, Subtest 44, Module 3, Slot 2b  PASSED.
 ch_4(Double Density slew rate rising edge 125v/us)
  Low Limit       :  5.3660030E+01
  Result expected :  1.4121060E+02
  High Limit      :  2.2876120E+02
  Result Received :  1.3022614E+02  Volts_per_us

 Test 3822, Subtest 45, Module 3, Slot 2b  PASSED.
 ch_4(Double Density slew rate rising edge 150v/us)
  Low Limit       :  6.6191550E+01
  Result expected :  1.7418830E+02
  High Limit      :  2.8218500E+02
  Result Received :  1.4984765E+02  Volts_per_us

 Test 3822, Subtest 46, Module 3, Slot 2b  PASSED.
 ch_4(Double Density slew rate rising edge 175v/us)
  Low Limit       :  7.7492380E+01
  Result expected :  2.0392730E+02
  High Limit      :  3.3036220E+02
  Result Received :  1.6774493E+02  Volts_per_us

 Test 3822, Subtest 47, Module 3, Slot 2b  PASSED.
 ch_4(Double Density slew rate rising edge 200v/us)
  Low Limit       :  8.7179600E+01
  Result expected :  2.2942000E+02
  High Limit      :  3.7166040E+02
  Result Received :  1.8484076E+02  Volts_per_us

 Test 3822, Subtest 48, Module 3, Slot 2b  PASSED.
 ch_4(Double Density slew rate rising edge 225v/us)
  Low Limit       :  9.9552890E+01
  Result expected :  2.6198130E+02
  High Limit      :  4.2440970E+02
  Result Received :  2.0023876E+02  Volts_per_us

 Test 3822, Subtest 49, Module 3, Slot 2b  PASSED.
 ch_4(Double Density slew rate rising edge 250v/us)
  Low Limit       :  1.1141580E+02
  Result expected :  2.9319950E+02
  High Limit      :  4.7498320E+02
  Result Received :  2.1483436E+02  Volts_per_us

 Test 3822, Subtest 50, Module 3, Slot 2b  PASSED.
 ch_5(Double Density slew rate rising edge 25v/us) 
  Low Limit       :  2.0000000E+00
  Result expected :  2.5000000E+01
  High Limit      :  7.5000000E+01
  Result Received :  2.1940923E+01  Volts_per_us

 Test 3822, Subtest 51, Module 3, Slot 2b  PASSED.
 ch_5(Double Density slew rate rising edge 50v/us) 
  Low Limit       :  5.0000000E+00
  Result expected :  5.0000000E+01
  High Limit      :  1.0000000E+02
  Result Received :  4.7516744E+01  Volts_per_us

 Test 3822, Subtest 52, Module 3, Slot 2b  PASSED.
 ch_5(Double Density slew rate rising edge 75v/us) 
  Low Limit       :  3.3214160E+01
  Result expected :  8.7405700E+01
  High Limit      :  1.4159720E+02
  Result Received :  7.0872825E+01  Volts_per_us

 Test 3822, Subtest 53, Module 3, Slot 2b  PASSED.
 ch_5(Double Density slew rate rising edge 100v/us)
  Low Limit       :  4.3555220E+01
  Result expected :  1.1461900E+02
  High Limit      :  1.8568280E+02
  Result Received :  9.9455856E+01  Volts_per_us

 Test 3822, Subtest 54, Module 3, Slot 2b  PASSED.
 ch_5(Double Density slew rate rising edge 125v/us)
  Low Limit       :  5.3660030E+01
  Result expected :  1.4121060E+02
  High Limit      :  2.2876120E+02
  Result Received :  1.2599080E+02  Volts_per_us

 Test 3822, Subtest 55, Module 3, Slot 2b  PASSED.
 ch_5(Double Density slew rate rising edge 150v/us)
  Low Limit       :  6.6191550E+01
  Result expected :  1.7418830E+02
  High Limit      :  2.8218500E+02
  Result Received :  1.4911713E+02  Volts_per_us

 Test 3822, Subtest 56, Module 3, Slot 2b  PASSED.
 ch_5(Double Density slew rate rising edge 175v/us)
  Low Limit       :  7.7492380E+01
  Result expected :  2.0392730E+02
  High Limit      :  3.3036220E+02
  Result Received :  1.7101090E+02  Volts_per_us

 Test 3822, Subtest 57, Module 3, Slot 2b  PASSED.
 ch_5(Double Density slew rate rising edge 200v/us)
  Low Limit       :  8.7179600E+01
  Result expected :  2.2942000E+02
  High Limit      :  3.7166040E+02
  Result Received :  1.8983237E+02  Volts_per_us

 Test 3822, Subtest 58, Module 3, Slot 2b  PASSED.
 ch_5(Double Density slew rate rising edge 225v/us)
  Low Limit       :  9.9552890E+01
  Result expected :  2.6198130E+02
  High Limit      :  4.2440970E+02
  Result Received :  2.0907956E+02  Volts_per_us

 Test 3822, Subtest 59, Module 3, Slot 2b  PASSED.
 ch_5(Double Density slew rate rising edge 250v/us)
  Low Limit       :  1.1141580E+02
  Result expected :  2.9319950E+02
  High Limit      :  4.7498320E+02
  Result Received :  2.3020976E+02  Volts_per_us

 Test 3822, Subtest 60, Module 3, Slot 2b  PASSED.
 ch_6(Double Density slew rate rising edge 25v/us) 
  Low Limit       :  2.0000000E+00
  Result expected :  2.5000000E+01
  High Limit      :  7.5000000E+01
  Result Received :  2.4088467E+01  Volts_per_us

 Test 3822, Subtest 61, Module 3, Slot 2b  PASSED.
 ch_6(Double Density slew rate rising edge 50v/us) 
  Low Limit       :  5.0000000E+00
  Result expected :  5.0000000E+01
  High Limit      :  1.0000000E+02
  Result Received :  5.7168176E+01  Volts_per_us

 Test 3822, Subtest 62, Module 3, Slot 2b  PASSED.
 ch_6(Double Density slew rate rising edge 75v/us) 
  Low Limit       :  3.3214160E+01
  Result expected :  8.7405700E+01
  High Limit      :  1.4159720E+02
  Result Received :  8.4205355E+01  Volts_per_us

 Test 3822, Subtest 63, Module 3, Slot 2b  PASSED.
 ch_6(Double Density slew rate rising edge 100v/us)
  Low Limit       :  4.3555220E+01
  Result expected :  1.1461900E+02
  High Limit      :  1.8568280E+02
  Result Received :  1.0798584E+02  Volts_per_us

 Test 3822, Subtest 64, Module 3, Slot 2b  PASSED.
 ch_6(Double Density slew rate rising edge 125v/us)
  Low Limit       :  5.3660030E+01
  Result expected :  1.4121060E+02
  High Limit      :  2.2876120E+02
  Result Received :  1.3024211E+02  Volts_per_us

 Test 3822, Subtest 65, Module 3, Slot 2b  PASSED.
 ch_6(Double Density slew rate rising edge 150v/us)
  Low Limit       :  6.6191550E+01
  Result expected :  1.7418830E+02
  High Limit      :  2.8218500E+02
  Result Received :  1.5097799E+02  Volts_per_us

 Test 3822, Subtest 66, Module 3, Slot 2b  PASSED.
 ch_6(Double Density slew rate rising edge 175v/us)
  Low Limit       :  7.7492380E+01
  Result expected :  2.0392730E+02
  High Limit      :  3.3036220E+02
  Result Received :  1.7141089E+02  Volts_per_us

 Test 3822, Subtest 67, Module 3, Slot 2b  FAILED.
 ch_6(Double Density slew rate rising edge 200v/us)
  Low Limit       :  8.7179600E+01
  Result expected :  2.2942000E+02
  High Limit      :  3.7166040E+02
  Result Received :  1.8747401E+02  Volts_per_us

 Test 3822, Subtest 68, Module 3, Slot 2b  PASSED.
 ch_6(Double Density slew rate rising edge 225v/us)
  Low Limit       :  9.9552890E+01
  Result expected :  2.6198130E+02
  High Limit      :  4.2440970E+02
  Result Received :  2.0457230E+02  Volts_per_us

 Test 3822, Subtest 69, Module 3, Slot 2b  PASSED.
 ch_6(Double Density slew rate rising edge 250v/us)
  Low Limit       :  1.1141580E+02
  Result expected :  2.9319950E+02
  High Limit      :  4.7498320E+02
  Result Received :  2.1752358E+02  Volts_per_us

 Test 3822, Subtest 70, Module 3, Slot 2b  PASSED.
 ch_7(Double Density slew rate rising edge 25v/us) 
  Low Limit       :  2.0000000E+00
  Result expected :  2.5000000E+01
  High Limit      :  7.5000000E+01
  Result Received :  2.2733128E+01  Volts_per_us

 Test 3822, Subtest 71, Module 3, Slot 2b  PASSED.
 ch_7(Double Density slew rate rising edge 50v/us) 
  Low Limit       :  5.0000000E+00
  Result expected :  5.0000000E+01
  High Limit      :  1.0000000E+02
  Result Received :  5.1398465E+01  Volts_per_us

 Test 3822, Subtest 72, Module 3, Slot 2b  PASSED.
 ch_7(Double Density slew rate rising edge 75v/us) 
  Low Limit       :  3.3214160E+01
  Result expected :  8.7405700E+01
  High Limit      :  1.4159720E+02
  Result Received :  7.1284523E+01  Volts_per_us

 Test 3822, Subtest 73, Module 3, Slot 2b  PASSED.
 ch_7(Double Density slew rate rising edge 100v/us)
  Low Limit       :  4.3555220E+01
  Result expected :  1.1461900E+02
  High Limit      :  1.8568280E+02
  Result Received :  9.7347370E+01  Volts_per_us

 Test 3822, Subtest 74, Module 3, Slot 2b  PASSED.
 ch_7(Double Density slew rate rising edge 125v/us)
  Low Limit       :  5.3660030E+01
  Result expected :  1.4121060E+02
  High Limit      :  2.2876120E+02
  Result Received :  1.2312481E+02  Volts_per_us

 Test 3822, Subtest 75, Module 3, Slot 2b  PASSED.
 ch_7(Double Density slew rate rising edge 150v/us)
  Low Limit       :  6.6191550E+01
  Result expected :  1.7418830E+02
  High Limit      :  2.8218500E+02
  Result Received :  1.4690292E+02  Volts_per_us

 Test 3822, Subtest 76, Module 3, Slot 2b  PASSED.
 ch_7(Double Density slew rate rising edge 175v/us)
  Low Limit       :  7.7492380E+01
  Result expected :  2.0392730E+02
  High Limit      :  3.3036220E+02
  Result Received :  1.6815511E+02  Volts_per_us

 Test 3822, Subtest 77, Module 3, Slot 2b  PASSED.
 ch_7(Double Density slew rate rising edge 200v/us)
  Low Limit       :  8.7179600E+01
  Result expected :  2.2942000E+02
  High Limit      :  3.7166040E+02
  Result Received :  1.8687523E+02  Volts_per_us

 Test 3822, Subtest 78, Module 3, Slot 2b  PASSED.
 ch_7(Double Density slew rate rising edge 225v/us)
  Low Limit       :  9.9552890E+01
  Result expected :  2.6198130E+02
  High Limit      :  4.2440970E+02
  Result Received :  2.0426013E+02  Volts_per_us

 Test 3822, Subtest 79, Module 3, Slot 2b  PASSED.
 ch_7(Double Density slew rate rising edge 250v/us)
  Low Limit       :  1.1141580E+02
  Result expected :  2.9319950E+02
  High Limit      :  4.7498320E+02
  Result Received :  2.2156650E+02  Volts_per_us

 Test 3831, Subtest 0, Module 3, Slot 2a  PASSED.
 ch_0(slew rate falling edge 25v/us)               
  Low Limit       :  2.0000000E+00
  Result expected :  2.5000000E+01
  High Limit      :  7.5000000E+01
  Result Received :  3.9061010E+01  Volts_per_us

 Test 3831, Subtest 1, Module 3, Slot 2a  PASSED.
 ch_0(slew rate falling edge 50v/us)               
  Low Limit       :  5.0000000E+00
  Result expected :  5.0000000E+01
  High Limit      :  1.0000000E+02
  Result Received :  6.7220795E+01  Volts_per_us

 Test 3831, Subtest 2, Module 3, Slot 2a  PASSED.
 ch_0(slew rate falling edge 75v/us)               
  Low Limit       :  2.9079210E+01
  Result expected :  7.6524250E+01
  High Limit      :  1.2396930E+02
  Result Received :  9.1015421E+01  Volts_per_us

 Test 3831, Subtest 3, Module 3, Slot 2a  PASSED.
 ch_0(slew rate falling edge 100v/us)              
  Low Limit       :  3.8181810E+01
  Result expected :  1.0047840E+02
  High Limit      :  1.6277510E+02
  Result Received :  1.1381018E+02  Volts_per_us

 Test 3831, Subtest 4, Module 3, Slot 2a  PASSED.
 ch_0(slew rate falling edge 125v/us)              
  Low Limit       :  4.7380340E+01
  Result expected :  1.2468510E+02
  High Limit      :  2.0198990E+02
  Result Received :  1.3506715E+02  Volts_per_us

 Test 3831, Subtest 5, Module 3, Slot 2a  PASSED.
 ch_0(slew rate falling edge 150v/us)              
  Low Limit       :  5.6999610E+01
  Result expected :  1.4999900E+02
  High Limit      :  2.4299840E+02
  Result Received :  1.5529899E+02  Volts_per_us

 Test 3831, Subtest 6, Module 3, Slot 2a  PASSED.
 ch_0(slew rate falling edge 175v/us)              
  Low Limit       :  6.5558930E+01
  Result expected :  1.7252350E+02
  High Limit      :  2.7948810E+02
  Result Received :  1.7158052E+02  Volts_per_us

 Test 3831, Subtest 7, Module 3, Slot 2a  PASSED.
 ch_0(slew rate falling edge 200v/us)              
  Low Limit       :  7.3460040E+01
  Result expected :  1.9331590E+02
  High Limit      :  3.1317180E+02
  Result Received :  1.8900955E+02  Volts_per_us

 Test 3831, Subtest 8, Module 3, Slot 2a  PASSED.
 ch_0(slew rate falling edge 225v/us)              
  Low Limit       :  7.9441960E+01
  Result expected :  2.0905780E+02
  High Limit      :  3.3867360E+02
  Result Received :  2.0531089E+02  Volts_per_us

 Test 3831, Subtest 9, Module 3, Slot 2a  PASSED.
 ch_0(slew rate falling edge 250v/us)              
  Low Limit       :  8.3159460E+01
  Result expected :  2.1884070E+02
  High Limit      :  3.5452190E+02
  Result Received :  2.2199957E+02  Volts_per_us

 Test 3831, Subtest 10, Module 3, Slot 2a  PASSED.
 ch_1(slew rate falling edge 25v/us)               
  Low Limit       :  2.0000000E+00
  Result expected :  2.5000000E+01
  High Limit      :  7.5000000E+01
  Result Received :  3.8302652E+01  Volts_per_us

 Test 3831, Subtest 11, Module 3, Slot 2a  PASSED.
 ch_1(slew rate falling edge 50v/us)               
  Low Limit       :  5.0000000E+00
  Result expected :  5.0000000E+01
  High Limit      :  1.0000000E+02
  Result Received :  7.6071878E+01  Volts_per_us

 Test 3831, Subtest 12, Module 3, Slot 2a  PASSED.
 ch_1(slew rate falling edge 75v/us)               
  Low Limit       :  2.9079210E+01
  Result expected :  7.6524250E+01
  High Limit      :  1.2396930E+02
  Result Received :  1.0010265E+02  Volts_per_us

 Test 3831, Subtest 13, Module 3, Slot 2a  PASSED.
 ch_1(slew rate falling edge 100v/us)              
  Low Limit       :  3.8181810E+01
  Result expected :  1.0047840E+02
  High Limit      :  1.6277510E+02
  Result Received :  1.2170591E+02  Volts_per_us

 Test 3831, Subtest 14, Module 3, Slot 2a  PASSED.
 ch_1(slew rate falling edge 125v/us)              
  Low Limit       :  4.7380340E+01
  Result expected :  1.2468510E+02
  High Limit      :  2.0198990E+02
  Result Received :  1.4297640E+02  Volts_per_us

 Test 3831, Subtest 15, Module 3, Slot 2a  PASSED.
 ch_1(slew rate falling edge 150v/us)              
  Low Limit       :  5.6999610E+01
  Result expected :  1.4999900E+02
  High Limit      :  2.4299840E+02
  Result Received :  1.6343103E+02  Volts_per_us

 Test 3831, Subtest 16, Module 3, Slot 2a  PASSED.
 ch_1(slew rate falling edge 175v/us)              
  Low Limit       :  6.5558930E+01
  Result expected :  1.7252350E+02
  High Limit      :  2.7948810E+02
  Result Received :  1.8011539E+02  Volts_per_us

 Test 3831, Subtest 17, Module 3, Slot 2a  PASSED.
 ch_1(slew rate falling edge 200v/us)              
  Low Limit       :  7.3460040E+01
  Result expected :  1.9331590E+02
  High Limit      :  3.1317180E+02
  Result Received :  1.9794046E+02  Volts_per_us

 Test 3831, Subtest 18, Module 3, Slot 2a  PASSED.
 ch_1(slew rate falling edge 225v/us)              
  Low Limit       :  7.9441960E+01
  Result expected :  2.0905780E+02
  High Limit      :  3.3867360E+02
  Result Received :  2.1551582E+02  Volts_per_us

 Test 3831, Subtest 19, Module 3, Slot 2a  PASSED.
 ch_1(slew rate falling edge 250v/us)              
  Low Limit       :  8.3159460E+01
  Result expected :  2.1884070E+02
  High Limit      :  3.5452190E+02
  Result Received :  2.3052275E+02  Volts_per_us

 Test 3831, Subtest 20, Module 3, Slot 2a  PASSED.
 ch_2(slew rate falling edge 25v/us)               
  Low Limit       :  2.0000000E+00
  Result expected :  2.5000000E+01
  High Limit      :  7.5000000E+01
  Result Received :  2.4251599E+01  Volts_per_us

 Test 3831, Subtest 21, Module 3, Slot 2a  PASSED.
 ch_2(slew rate falling edge 50v/us)               
  Low Limit       :  5.0000000E+00
  Result expected :  5.0000000E+01
  High Limit      :  1.0000000E+02
  Result Received :  5.2701063E+01  Volts_per_us

 Test 3831, Subtest 22, Module 3, Slot 2a  PASSED.
 ch_2(slew rate falling edge 75v/us)               
  Low Limit       :  2.9079210E+01
  Result expected :  7.6524250E+01
  High Limit      :  1.2396930E+02
  Result Received :  7.8557720E+01  Volts_per_us

 Test 3831, Subtest 23, Module 3, Slot 2a  PASSED.
 ch_2(slew rate falling edge 100v/us)              
  Low Limit       :  3.8181810E+01
  Result expected :  1.0047840E+02
  High Limit      :  1.6277510E+02
  Result Received :  1.0218685E+02  Volts_per_us

 Test 3831, Subtest 24, Module 3, Slot 2a  PASSED.
 ch_2(slew rate falling edge 125v/us)              
  Low Limit       :  4.7380340E+01
  Result expected :  1.2468510E+02
  High Limit      :  2.0198990E+02
  Result Received :  1.2464507E+02  Volts_per_us

 Test 3831, Subtest 25, Module 3, Slot 2a  PASSED.
 ch_2(slew rate falling edge 150v/us)              
  Low Limit       :  5.6999610E+01
  Result expected :  1.4999900E+02
  High Limit      :  2.4299840E+02
  Result Received :  1.4516878E+02  Volts_per_us

 Test 3831, Subtest 26, Module 3, Slot 2a  PASSED.
 ch_2(slew rate falling edge 175v/us)              
  Low Limit       :  6.5558930E+01
  Result expected :  1.7252350E+02
  High Limit      :  2.7948810E+02
  Result Received :  1.6485571E+02  Volts_per_us

 Test 3831, Subtest 27, Module 3, Slot 2a  PASSED.
 ch_2(slew rate falling edge 200v/us)              
  Low Limit       :  7.3460040E+01
  Result expected :  1.9331590E+02
  High Limit      :  3.1317180E+02
  Result Received :  1.8341728E+02  Volts_per_us

 Test 3831, Subtest 28, Module 3, Slot 2a  PASSED.
 ch_2(slew rate falling edge 225v/us)              
  Low Limit       :  7.9441960E+01
  Result expected :  2.0905780E+02
  High Limit      :  3.3867360E+02
  Result Received :  1.9961646E+02  Volts_per_us

 Test 3831, Subtest 29, Module 3, Slot 2a  PASSED.
 ch_2(slew rate falling edge 250v/us)              
  Low Limit       :  8.3159460E+01
  Result expected :  2.1884070E+02
  High Limit      :  3.5452190E+02
  Result Received :  2.1763132E+02  Volts_per_us

 Test 3831, Subtest 30, Module 3, Slot 2a  PASSED.
 ch_3(slew rate falling edge 25v/us)               
  Low Limit       :  2.0000000E+00
  Result expected :  2.5000000E+01
  High Limit      :  7.5000000E+01
  Result Received :  2.5369556E+01  Volts_per_us

 Test 3831, Subtest 31, Module 3, Slot 2a  PASSED.
 ch_3(slew rate falling edge 50v/us)               
  Low Limit       :  5.0000000E+00
  Result expected :  5.0000000E+01
  High Limit      :  1.0000000E+02
  Result Received :  6.0013989E+01  Volts_per_us

 Test 3831, Subtest 32, Module 3, Slot 2a  PASSED.
 ch_3(slew rate falling edge 75v/us)               
  Low Limit       :  2.9079210E+01
  Result expected :  7.6524250E+01
  High Limit      :  1.2396930E+02
  Result Received :  8.7475294E+01  Volts_per_us

 Test 3831, Subtest 33, Module 3, Slot 2a  PASSED.
 ch_3(slew rate falling edge 100v/us)              
  Low Limit       :  3.8181810E+01
  Result expected :  1.0047840E+02
  High Limit      :  1.6277510E+02
  Result Received :  1.0832691E+02  Volts_per_us

 Test 3831, Subtest 34, Module 3, Slot 2a  PASSED.
 ch_3(slew rate falling edge 125v/us)              
  Low Limit       :  4.7380340E+01
  Result expected :  1.2468510E+02
  High Limit      :  2.0198990E+02
  Result Received :  1.2744519E+02  Volts_per_us

 Test 3831, Subtest 35, Module 3, Slot 2a  PASSED.
 ch_3(slew rate falling edge 150v/us)              
  Low Limit       :  5.6999610E+01
  Result expected :  1.4999900E+02
  High Limit      :  2.4299840E+02
  Result Received :  1.4559245E+02  Volts_per_us

 Test 3831, Subtest 36, Module 3, Slot 2a  PASSED.
 ch_3(slew rate falling edge 175v/us)              
  Low Limit       :  6.5558930E+01
  Result expected :  1.7252350E+02
  High Limit      :  2.7948810E+02
  Result Received :  1.6239175E+02  Volts_per_us

 Test 3831, Subtest 37, Module 3, Slot 2a  PASSED.
 ch_3(slew rate falling edge 200v/us)              
  Low Limit       :  7.3460040E+01
  Result expected :  1.9331590E+02
  High Limit      :  3.1317180E+02
  Result Received :  1.7830297E+02  Volts_per_us

 Test 3831, Subtest 38, Module 3, Slot 2a  PASSED.
 ch_3(slew rate falling edge 225v/us)              
  Low Limit       :  7.9441960E+01
  Result expected :  2.0905780E+02
  High Limit      :  3.3867360E+02
  Result Received :  1.9404668E+02  Volts_per_us

 Test 3831, Subtest 39, Module 3, Slot 2a  PASSED.
 ch_3(slew rate falling edge 250v/us)              
  Low Limit       :  8.3159460E+01
  Result expected :  2.1884070E+02
  High Limit      :  3.5452190E+02
  Result Received :  2.1257065E+02  Volts_per_us

 Test 3831, Subtest 40, Module 3, Slot 2a  PASSED.
 ch_4(slew rate falling edge 25v/us)               
  Low Limit       :  2.0000000E+00
  Result expected :  2.5000000E+01
  High Limit      :  7.5000000E+01
  Result Received :  2.4068271E+01  Volts_per_us

 Test 3831, Subtest 41, Module 3, Slot 2a  PASSED.
 ch_4(slew rate falling edge 50v/us)               
  Low Limit       :  5.0000000E+00
  Result expected :  5.0000000E+01
  High Limit      :  1.0000000E+02
  Result Received :  5.3667856E+01  Volts_per_us

 Test 3831, Subtest 42, Module 3, Slot 2a  PASSED.
 ch_4(slew rate falling edge 75v/us)               
  Low Limit       :  2.9079210E+01
  Result expected :  7.6524250E+01
  High Limit      :  1.2396930E+02
  Result Received :  7.9835942E+01  Volts_per_us

 Test 3831, Subtest 43, Module 3, Slot 2a  PASSED.
 ch_4(slew rate falling edge 100v/us)              
  Low Limit       :  3.8181810E+01
  Result expected :  1.0047840E+02
  High Limit      :  1.6277510E+02
  Result Received :  1.0488654E+02  Volts_per_us

 Test 3831, Subtest 44, Module 3, Slot 2a  PASSED.
 ch_4(slew rate falling edge 125v/us)              
  Low Limit       :  4.7380340E+01
  Result expected :  1.2468510E+02
  High Limit      :  2.0198990E+02
  Result Received :  1.2771115E+02  Volts_per_us

 Test 3831, Subtest 45, Module 3, Slot 2a  PASSED.
 ch_4(slew rate falling edge 150v/us)              
  Low Limit       :  5.6999610E+01
  Result expected :  1.4999900E+02
  High Limit      :  2.4299840E+02
  Result Received :  1.4997787E+02  Volts_per_us

 Test 3831, Subtest 46, Module 3, Slot 2a  PASSED.
 ch_4(slew rate falling edge 175v/us)              
  Low Limit       :  6.5558930E+01
  Result expected :  1.7252350E+02
  High Limit      :  2.7948810E+02
  Result Received :  1.6961105E+02  Volts_per_us

 Test 3831, Subtest 47, Module 3, Slot 2a  PASSED.
 ch_4(slew rate falling edge 200v/us)              
  Low Limit       :  7.3460040E+01
  Result expected :  1.9331590E+02
  High Limit      :  3.1317180E+02
  Result Received :  1.8934947E+02  Volts_per_us

 Test 3831, Subtest 48, Module 3, Slot 2a  PASSED.
 ch_4(slew rate falling edge 225v/us)              
  Low Limit       :  7.9441960E+01
  Result expected :  2.0905780E+02
  High Limit      :  3.3867360E+02
  Result Received :  2.0539698E+02  Volts_per_us

 Test 3831, Subtest 49, Module 3, Slot 2a  PASSED.
 ch_4(slew rate falling edge 250v/us)              
  Low Limit       :  8.3159460E+01
  Result expected :  2.1884070E+02
  High Limit      :  3.5452190E+02
  Result Received :  2.2286755E+02  Volts_per_us

 Test 3831, Subtest 50, Module 3, Slot 2a  PASSED.
 ch_5(slew rate falling edge 25v/us)               
  Low Limit       :  2.0000000E+00
  Result expected :  2.5000000E+01
  High Limit      :  7.5000000E+01
  Result Received :  1.9161478E+01  Volts_per_us

 Test 3831, Subtest 51, Module 3, Slot 2a  PASSED.
 ch_5(slew rate falling edge 50v/us)               
  Low Limit       :  5.0000000E+00
  Result expected :  5.0000000E+01
  High Limit      :  1.0000000E+02
  Result Received :  5.9205159E+01  Volts_per_us

 Test 3831, Subtest 52, Module 3, Slot 2a  PASSED.
 ch_5(slew rate falling edge 75v/us)               
  Low Limit       :  2.9079210E+01
  Result expected :  7.6524250E+01
  High Limit      :  1.2396930E+02
  Result Received :  8.8789008E+01  Volts_per_us

 Test 3831, Subtest 53, Module 3, Slot 2a  PASSED.
 ch_5(slew rate falling edge 100v/us)              
  Low Limit       :  3.8181810E+01
  Result expected :  1.0047840E+02
  High Limit      :  1.6277510E+02
  Result Received :  1.1038704E+02  Volts_per_us

 Test 3831, Subtest 54, Module 3, Slot 2a  PASSED.
 ch_5(slew rate falling edge 125v/us)              
  Low Limit       :  4.7380340E+01
  Result expected :  1.2468510E+02
  High Limit      :  2.0198990E+02
  Result Received :  1.3190771E+02  Volts_per_us

 Test 3831, Subtest 55, Module 3, Slot 2a  PASSED.
 ch_5(slew rate falling edge 150v/us)              
  Low Limit       :  5.6999610E+01
  Result expected :  1.4999900E+02
  High Limit      :  2.4299840E+02
  Result Received :  1.5087699E+02  Volts_per_us

 Test 3831, Subtest 56, Module 3, Slot 2a  PASSED.
 ch_5(slew rate falling edge 175v/us)              
  Low Limit       :  6.5558930E+01
  Result expected :  1.7252350E+02
  High Limit      :  2.7948810E+02
  Result Received :  1.7051566E+02  Volts_per_us

 Test 3831, Subtest 57, Module 3, Slot 2a  PASSED.
 ch_5(slew rate falling edge 200v/us)              
  Low Limit       :  7.3460040E+01
  Result expected :  1.9331590E+02
  High Limit      :  3.1317180E+02
  Result Received :  1.8886537E+02  Volts_per_us

 Test 3831, Subtest 58, Module 3, Slot 2a  PASSED.
 ch_5(slew rate falling edge 225v/us)              
  Low Limit       :  7.9441960E+01
  Result expected :  2.0905780E+02
  High Limit      :  3.3867360E+02
  Result Received :  2.0723625E+02  Volts_per_us

 Test 3831, Subtest 59, Module 3, Slot 2a  PASSED.
 ch_5(slew rate falling edge 250v/us)              
  Low Limit       :  8.3159460E+01
  Result expected :  2.1884070E+02
  High Limit      :  3.5452190E+02
  Result Received :  2.2592200E+02  Volts_per_us

 Test 3831, Subtest 60, Module 3, Slot 2a  PASSED.
 ch_6(slew rate falling edge 25v/us)               
  Low Limit       :  2.0000000E+00
  Result expected :  2.5000000E+01
  High Limit      :  7.5000000E+01
  Result Received :  2.3191631E+01  Volts_per_us

 Test 3831, Subtest 61, Module 3, Slot 2a  PASSED.
 ch_6(slew rate falling edge 50v/us)               
  Low Limit       :  5.0000000E+00
  Result expected :  5.0000000E+01
  High Limit      :  1.0000000E+02
  Result Received :  5.2906807E+01  Volts_per_us

 Test 3831, Subtest 62, Module 3, Slot 2a  PASSED.
 ch_6(slew rate falling edge 75v/us)               
  Low Limit       :  2.9079210E+01
  Result expected :  7.6524250E+01
  High Limit      :  1.2396930E+02
  Result Received :  7.9209187E+01  Volts_per_us

 Test 3831, Subtest 63, Module 3, Slot 2a  PASSED.
 ch_6(slew rate falling edge 100v/us)              
  Low Limit       :  3.8181810E+01
  Result expected :  1.0047840E+02
  High Limit      :  1.6277510E+02
  Result Received :  1.0465750E+02  Volts_per_us

 Test 3831, Subtest 64, Module 3, Slot 2a  PASSED.
 ch_6(slew rate falling edge 125v/us)              
  Low Limit       :  4.7380340E+01
  Result expected :  1.2468510E+02
  High Limit      :  2.0198990E+02
  Result Received :  1.2802145E+02  Volts_per_us

 Test 3831, Subtest 65, Module 3, Slot 2a  PASSED.
 ch_6(slew rate falling edge 150v/us)              
  Low Limit       :  5.6999610E+01
  Result expected :  1.4999900E+02
  High Limit      :  2.4299840E+02
  Result Received :  1.5114765E+02  Volts_per_us

 Test 3831, Subtest 66, Module 3, Slot 2a  PASSED.
 ch_6(slew rate falling edge 175v/us)              
  Low Limit       :  6.5558930E+01
  Result expected :  1.7252350E+02
  High Limit      :  2.7948810E+02
  Result Received :  1.7198115E+02  Volts_per_us

 Test 3831, Subtest 67, Module 3, Slot 2a  PASSED.
 ch_6(slew rate falling edge 200v/us)              
  Low Limit       :  7.3460040E+01
  Result expected :  1.9331590E+02
  High Limit      :  3.1317180E+02
  Result Received :  1.9179224E+02  Volts_per_us

 Test 3831, Subtest 68, Module 3, Slot 2a  PASSED.
 ch_6(slew rate falling edge 225v/us)              
  Low Limit       :  7.9441960E+01
  Result expected :  2.0905780E+02
  High Limit      :  3.3867360E+02
  Result Received :  2.0928994E+02  Volts_per_us

 Test 3831, Subtest 69, Module 3, Slot 2a  PASSED.
 ch_6(slew rate falling edge 250v/us)              
  Low Limit       :  8.3159460E+01
  Result expected :  2.1884070E+02
  High Limit      :  3.5452190E+02
  Result Received :  2.2456410E+02  Volts_per_us

 Test 3831, Subtest 70, Module 3, Slot 2a  PASSED.
 ch_7(slew rate falling edge 25v/us)               
  Low Limit       :  2.0000000E+00
  Result expected :  2.5000000E+01
  High Limit      :  7.5000000E+01
  Result Received :  2.0435871E+01  Volts_per_us

 Test 3831, Subtest 71, Module 3, Slot 2a  PASSED.
 ch_7(slew rate falling edge 50v/us)               
  Low Limit       :  5.0000000E+00
  Result expected :  5.0000000E+01
  High Limit      :  1.0000000E+02
  Result Received :  5.5558955E+01  Volts_per_us

 Test 3831, Subtest 72, Module 3, Slot 2a  PASSED.
 ch_7(slew rate falling edge 75v/us)               
  Low Limit       :  2.9079210E+01
  Result expected :  7.6524250E+01
  High Limit      :  1.2396930E+02
  Result Received :  9.0806039E+01  Volts_per_us

 Test 3831, Subtest 73, Module 3, Slot 2a  PASSED.
 ch_7(slew rate falling edge 100v/us)              
  Low Limit       :  3.8181810E+01
  Result expected :  1.0047840E+02
  High Limit      :  1.6277510E+02
  Result Received :  1.1451268E+02  Volts_per_us

 Test 3831, Subtest 74, Module 3, Slot 2a  PASSED.
 ch_7(slew rate falling edge 125v/us)              
  Low Limit       :  4.7380340E+01
  Result expected :  1.2468510E+02
  High Limit      :  2.0198990E+02
  Result Received :  1.3715011E+02  Volts_per_us

 Test 3831, Subtest 75, Module 3, Slot 2a  PASSED.
 ch_7(slew rate falling edge 150v/us)              
  Low Limit       :  5.6999610E+01
  Result expected :  1.4999900E+02
  High Limit      :  2.4299840E+02
  Result Received :  1.5748196E+02  Volts_per_us

 Test 3831, Subtest 76, Module 3, Slot 2a  PASSED.
 ch_7(slew rate falling edge 175v/us)              
  Low Limit       :  6.5558930E+01
  Result expected :  1.7252350E+02
  High Limit      :  2.7948810E+02
  Result Received :  1.7710919E+02  Volts_per_us

 Test 3831, Subtest 77, Module 3, Slot 2a  PASSED.
 ch_7(slew rate falling edge 200v/us)              
  Low Limit       :  7.3460040E+01
  Result expected :  1.9331590E+02
  High Limit      :  3.1317180E+02
  Result Received :  1.9551100E+02  Volts_per_us

 Test 3831, Subtest 78, Module 3, Slot 2a  PASSED.
 ch_7(slew rate falling edge 225v/us)              
  Low Limit       :  7.9441960E+01
  Result expected :  2.0905780E+02
  High Limit      :  3.3867360E+02
  Result Received :  2.1362530E+02  Volts_per_us

 Test 3831, Subtest 79, Module 3, Slot 2a  PASSED.
 ch_7(slew rate falling edge 250v/us)              
  Low Limit       :  8.3159460E+01
  Result expected :  2.1884070E+02
  High Limit      :  3.5452190E+02
  Result Received :  2.3252591E+02  Volts_per_us

 Test 3831, Subtest 0, Module 3, Slot 2b  PASSED.
 ch_0(slew rate falling edge 25v/us)               
  Low Limit       :  2.0000000E+00
  Result expected :  2.5000000E+01
  High Limit      :  7.5000000E+01
  Result Received :  2.3463083E+01  Volts_per_us

 Test 3831, Subtest 1, Module 3, Slot 2b  PASSED.
 ch_0(slew rate falling edge 50v/us)               
  Low Limit       :  5.0000000E+00
  Result expected :  5.0000000E+01
  High Limit      :  1.0000000E+02
  Result Received :  5.2377239E+01  Volts_per_us

 Test 3831, Subtest 2, Module 3, Slot 2b  PASSED.
 ch_0(slew rate falling edge 75v/us)               
  Low Limit       :  2.9079210E+01
  Result expected :  7.6524250E+01
  High Limit      :  1.2396930E+02
  Result Received :  8.0266160E+01  Volts_per_us

 Test 3831, Subtest 3, Module 3, Slot 2b  PASSED.
 ch_0(slew rate falling edge 100v/us)              
  Low Limit       :  3.8181810E+01
  Result expected :  1.0047840E+02
  High Limit      :  1.6277510E+02
  Result Received :  1.0601139E+02  Volts_per_us

 Test 3831, Subtest 4, Module 3, Slot 2b  PASSED.
 ch_0(slew rate falling edge 125v/us)              
  Low Limit       :  4.7380340E+01
  Result expected :  1.2468510E+02
  High Limit      :  2.0198990E+02
  Result Received :  1.2806273E+02  Volts_per_us

 Test 3831, Subtest 5, Module 3, Slot 2b  PASSED.
 ch_0(slew rate falling edge 150v/us)              
  Low Limit       :  5.6999610E+01
  Result expected :  1.4999900E+02
  High Limit      :  2.4299840E+02
  Result Received :  1.4889660E+02  Volts_per_us

 Test 3831, Subtest 6, Module 3, Slot 2b  PASSED.
 ch_0(slew rate falling edge 175v/us)              
  Low Limit       :  6.5558930E+01
  Result expected :  1.7252350E+02
  High Limit      :  2.7948810E+02
  Result Received :  1.6869766E+02  Volts_per_us

 Test 3831, Subtest 7, Module 3, Slot 2b  PASSED.
 ch_0(slew rate falling edge 200v/us)              
  Low Limit       :  7.3460040E+01
  Result expected :  1.9331590E+02
  High Limit      :  3.1317180E+02
  Result Received :  1.8584206E+02  Volts_per_us

 Test 3831, Subtest 8, Module 3, Slot 2b  PASSED.
 ch_0(slew rate falling edge 225v/us)              
  Low Limit       :  7.9441960E+01
  Result expected :  2.0905780E+02
  High Limit      :  3.3867360E+02
  Result Received :  2.0510212E+02  Volts_per_us

 Test 3831, Subtest 9, Module 3, Slot 2b  PASSED.
 ch_0(slew rate falling edge 250v/us)              
  Low Limit       :  8.3159460E+01
  Result expected :  2.1884070E+02
  High Limit      :  3.5452190E+02
  Result Received :  2.2217944E+02  Volts_per_us

 Test 3831, Subtest 10, Module 3, Slot 2b  PASSED.
 ch_1(slew rate falling edge 25v/us)               
  Low Limit       :  2.0000000E+00
  Result expected :  2.5000000E+01
  High Limit      :  7.5000000E+01
  Result Received :  1.9479013E+01  Volts_per_us

 Test 3831, Subtest 11, Module 3, Slot 2b  PASSED.
 ch_1(slew rate falling edge 50v/us)               
  Low Limit       :  5.0000000E+00
  Result expected :  5.0000000E+01
  High Limit      :  1.0000000E+02
  Result Received :  6.2904247E+01  Volts_per_us

 Test 3831, Subtest 12, Module 3, Slot 2b  PASSED.
 ch_1(slew rate falling edge 75v/us)               
  Low Limit       :  2.9079210E+01
  Result expected :  7.6524250E+01
  High Limit      :  1.2396930E+02
  Result Received :  9.5949442E+01  Volts_per_us

 Test 3831, Subtest 13, Module 3, Slot 2b  PASSED.
 ch_1(slew rate falling edge 100v/us)              
  Low Limit       :  3.8181810E+01
  Result expected :  1.0047840E+02
  High Limit      :  1.6277510E+02
  Result Received :  1.1866590E+02  Volts_per_us

 Test 3831, Subtest 14, Module 3, Slot 2b  PASSED.
 ch_1(slew rate falling edge 125v/us)              
  Low Limit       :  4.7380340E+01
  Result expected :  1.2468510E+02
  High Limit      :  2.0198990E+02
  Result Received :  1.3736164E+02  Volts_per_us

 Test 3831, Subtest 15, Module 3, Slot 2b  PASSED.
 ch_1(slew rate falling edge 150v/us)              
  Low Limit       :  5.6999610E+01
  Result expected :  1.4999900E+02
  High Limit      :  2.4299840E+02
  Result Received :  1.5551133E+02  Volts_per_us

 Test 3831, Subtest 16, Module 3, Slot 2b  PASSED.
 ch_1(slew rate falling edge 175v/us)              
  Low Limit       :  6.5558930E+01
  Result expected :  1.7252350E+02
  High Limit      :  2.7948810E+02
  Result Received :  1.7635527E+02  Volts_per_us

 Test 3831, Subtest 17, Module 3, Slot 2b  PASSED.
 ch_1(slew rate falling edge 200v/us)              
  Low Limit       :  7.3460040E+01
  Result expected :  1.9331590E+02
  High Limit      :  3.1317180E+02
  Result Received :  1.9763840E+02  Volts_per_us

 Test 3831, Subtest 18, Module 3, Slot 2b  PASSED.
 ch_1(slew rate falling edge 225v/us)              
  Low Limit       :  7.9441960E+01
  Result expected :  2.0905780E+02
  High Limit      :  3.3867360E+02
  Result Received :  2.1549650E+02  Volts_per_us

 Test 3831, Subtest 19, Module 3, Slot 2b  PASSED.
 ch_1(slew rate falling edge 250v/us)              
  Low Limit       :  8.3159460E+01
  Result expected :  2.1884070E+02
  High Limit      :  3.5452190E+02
  Result Received :  2.3721465E+02  Volts_per_us

 Test 3831, Subtest 20, Module 3, Slot 2b  PASSED.
 ch_2(slew rate falling edge 25v/us)               
  Low Limit       :  2.0000000E+00
  Result expected :  2.5000000E+01
  High Limit      :  7.5000000E+01
  Result Received :  2.2912809E+01  Volts_per_us

 Test 3831, Subtest 21, Module 3, Slot 2b  PASSED.
 ch_2(slew rate falling edge 50v/us)               
  Low Limit       :  5.0000000E+00
  Result expected :  5.0000000E+01
  High Limit      :  1.0000000E+02
  Result Received :  5.3045874E+01  Volts_per_us

 Test 3831, Subtest 22, Module 3, Slot 2b  PASSED.
 ch_2(slew rate falling edge 75v/us)               
  Low Limit       :  2.9079210E+01
  Result expected :  7.6524250E+01
  High Limit      :  1.2396930E+02
  Result Received :  8.0158755E+01  Volts_per_us

 Test 3831, Subtest 23, Module 3, Slot 2b  PASSED.
 ch_2(slew rate falling edge 100v/us)              
  Low Limit       :  3.8181810E+01
  Result expected :  1.0047840E+02
  High Limit      :  1.6277510E+02
  Result Received :  1.0472936E+02  Volts_per_us

 Test 3831, Subtest 24, Module 3, Slot 2b  PASSED.
 ch_2(slew rate falling edge 125v/us)              
  Low Limit       :  4.7380340E+01
  Result expected :  1.2468510E+02
  High Limit      :  2.0198990E+02
  Result Received :  1.2762279E+02  Volts_per_us

 Test 3831, Subtest 25, Module 3, Slot 2b  PASSED.
 ch_2(slew rate falling edge 150v/us)              
  Low Limit       :  5.6999610E+01
  Result expected :  1.4999900E+02
  High Limit      :  2.4299840E+02
  Result Received :  1.4860202E+02  Volts_per_us

 Test 3831, Subtest 26, Module 3, Slot 2b  PASSED.
 ch_2(slew rate falling edge 175v/us)              
  Low Limit       :  6.5558930E+01
  Result expected :  1.7252350E+02
  High Limit      :  2.7948810E+02
  Result Received :  1.6784398E+02  Volts_per_us

 Test 3831, Subtest 27, Module 3, Slot 2b  PASSED.
 ch_2(slew rate falling edge 200v/us)              
  Low Limit       :  7.3460040E+01
  Result expected :  1.9331590E+02
  High Limit      :  3.1317180E+02
  Result Received :  1.8590445E+02  Volts_per_us

 Test 3831, Subtest 28, Module 3, Slot 2b  PASSED.
 ch_2(slew rate falling edge 225v/us)              
  Low Limit       :  7.9441960E+01
  Result expected :  2.0905780E+02
  High Limit      :  3.3867360E+02
  Result Received :  2.0340379E+02  Volts_per_us

 Test 3831, Subtest 29, Module 3, Slot 2b  PASSED.
 ch_2(slew rate falling edge 250v/us)              
  Low Limit       :  8.3159460E+01
  Result expected :  2.1884070E+02
  High Limit      :  3.5452190E+02
  Result Received :  2.2046477E+02  Volts_per_us

 Test 3831, Subtest 30, Module 3, Slot 2b  PASSED.
 ch_3(slew rate falling edge 25v/us)               
  Low Limit       :  2.0000000E+00
  Result expected :  2.5000000E+01
  High Limit      :  7.5000000E+01
  Result Received :  2.1527112E+01  Volts_per_us

 Test 3831, Subtest 31, Module 3, Slot 2b  PASSED.
 ch_3(slew rate falling edge 50v/us)               
  Low Limit       :  5.0000000E+00
  Result expected :  5.0000000E+01
  High Limit      :  1.0000000E+02
  Result Received :  5.2322514E+01  Volts_per_us

 Test 3831, Subtest 32, Module 3, Slot 2b  PASSED.
 ch_3(slew rate falling edge 75v/us)               
  Low Limit       :  2.9079210E+01
  Result expected :  7.6524250E+01
  High Limit      :  1.2396930E+02
  Result Received :  8.9676187E+01  Volts_per_us

 Test 3831, Subtest 33, Module 3, Slot 2b  PASSED.
 ch_3(slew rate falling edge 100v/us)              
  Low Limit       :  3.8181810E+01
  Result expected :  1.0047840E+02
  High Limit      :  1.6277510E+02
  Result Received :  1.1661513E+02  Volts_per_us

 Test 3831, Subtest 34, Module 3, Slot 2b  PASSED.
 ch_3(slew rate falling edge 125v/us)              
  Low Limit       :  4.7380340E+01
  Result expected :  1.2468510E+02
  High Limit      :  2.0198990E+02
  Result Received :  1.3883825E+02  Volts_per_us

 Test 3831, Subtest 35, Module 3, Slot 2b  PASSED.
 ch_3(slew rate falling edge 150v/us)              
  Low Limit       :  5.6999610E+01
  Result expected :  1.4999900E+02
  High Limit      :  2.4299840E+02
  Result Received :  1.5956263E+02  Volts_per_us

 Test 3831, Subtest 36, Module 3, Slot 2b  PASSED.
 ch_3(slew rate falling edge 175v/us)              
  Low Limit       :  6.5558930E+01
  Result expected :  1.7252350E+02
  High Limit      :  2.7948810E+02
  Result Received :  1.7662323E+02  Volts_per_us

 Test 3831, Subtest 37, Module 3, Slot 2b  PASSED.
 ch_3(slew rate falling edge 200v/us)              
  Low Limit       :  7.3460040E+01
  Result expected :  1.9331590E+02
  High Limit      :  3.1317180E+02
  Result Received :  1.9453034E+02  Volts_per_us

 Test 3831, Subtest 38, Module 3, Slot 2b  PASSED.
 ch_3(slew rate falling edge 225v/us)              
  Low Limit       :  7.9441960E+01
  Result expected :  2.0905780E+02
  High Limit      :  3.3867360E+02
  Result Received :  2.1281932E+02  Volts_per_us

 Test 3831, Subtest 39, Module 3, Slot 2b  PASSED.
 ch_3(slew rate falling edge 250v/us)              
  Low Limit       :  8.3159460E+01
  Result expected :  2.1884070E+02
  High Limit      :  3.5452190E+02
  Result Received :  2.3155678E+02  Volts_per_us

 Test 3831, Subtest 40, Module 3, Slot 2b  PASSED.
 ch_4(slew rate falling edge 25v/us)               
  Low Limit       :  2.0000000E+00
  Result expected :  2.5000000E+01
  High Limit      :  7.5000000E+01
  Result Received :  2.3670119E+01  Volts_per_us

 Test 3831, Subtest 41, Module 3, Slot 2b  PASSED.
 ch_4(slew rate falling edge 50v/us)               
  Low Limit       :  5.0000000E+00
  Result expected :  5.0000000E+01
  High Limit      :  1.0000000E+02
  Result Received :  5.2846555E+01  Volts_per_us

 Test 3831, Subtest 42, Module 3, Slot 2b  PASSED.
 ch_4(slew rate falling edge 75v/us)               
  Low Limit       :  2.9079210E+01
  Result expected :  7.6524250E+01
  High Limit      :  1.2396930E+02
  Result Received :  7.9408094E+01  Volts_per_us

 Test 3831, Subtest 43, Module 3, Slot 2b  PASSED.
 ch_4(slew rate falling edge 100v/us)              
  Low Limit       :  3.8181810E+01
  Result expected :  1.0047840E+02
  High Limit      :  1.6277510E+02
  Result Received :  1.0344142E+02  Volts_per_us

 Test 3831, Subtest 44, Module 3, Slot 2b  PASSED.
 ch_4(slew rate falling edge 125v/us)              
  Low Limit       :  4.7380340E+01
  Result expected :  1.2468510E+02
  High Limit      :  2.0198990E+02
  Result Received :  1.2695362E+02  Volts_per_us

 Test 3831, Subtest 45, Module 3, Slot 2b  PASSED.
 ch_4(slew rate falling edge 150v/us)              
  Low Limit       :  5.6999610E+01
  Result expected :  1.4999900E+02
  High Limit      :  2.4299840E+02
  Result Received :  1.4804132E+02  Volts_per_us

 Test 3831, Subtest 46, Module 3, Slot 2b  PASSED.
 ch_4(slew rate falling edge 175v/us)              
  Low Limit       :  6.5558930E+01
  Result expected :  1.7252350E+02
  High Limit      :  2.7948810E+02
  Result Received :  1.6623792E+02  Volts_per_us

 Test 3831, Subtest 47, Module 3, Slot 2b  PASSED.
 ch_4(slew rate falling edge 200v/us)              
  Low Limit       :  7.3460040E+01
  Result expected :  1.9331590E+02
  High Limit      :  3.1317180E+02
  Result Received :  1.8393223E+02  Volts_per_us

 Test 3831, Subtest 48, Module 3, Slot 2b  PASSED.
 ch_4(slew rate falling edge 225v/us)              
  Low Limit       :  7.9441960E+01
  Result expected :  2.0905780E+02
  High Limit      :  3.3867360E+02
  Result Received :  2.0131327E+02  Volts_per_us

 Test 3831, Subtest 49, Module 3, Slot 2b  PASSED.
 ch_4(slew rate falling edge 250v/us)              
  Low Limit       :  8.3159460E+01
  Result expected :  2.1884070E+02
  High Limit      :  3.5452190E+02
  Result Received :  2.1883239E+02  Volts_per_us

 Test 3831, Subtest 50, Module 3, Slot 2b  PASSED.
 ch_5(slew rate falling edge 25v/us)               
  Low Limit       :  2.0000000E+00
  Result expected :  2.5000000E+01
  High Limit      :  7.5000000E+01
  Result Received :  1.7312712E+01  Volts_per_us

 Test 3831, Subtest 51, Module 3, Slot 2b  PASSED.
 ch_5(slew rate falling edge 50v/us)               
  Low Limit       :  5.0000000E+00
  Result expected :  5.0000000E+01
  High Limit      :  1.0000000E+02
  Result Received :  5.7963096E+01  Volts_per_us

 Test 3831, Subtest 52, Module 3, Slot 2b  PASSED.
 ch_5(slew rate falling edge 75v/us)               
  Low Limit       :  2.9079210E+01
  Result expected :  7.6524250E+01
  High Limit      :  1.2396930E+02
  Result Received :  8.8761612E+01  Volts_per_us

 Test 3831, Subtest 53, Module 3, Slot 2b  PASSED.
 ch_5(slew rate falling edge 100v/us)              
  Low Limit       :  3.8181810E+01
  Result expected :  1.0047840E+02
  High Limit      :  1.6277510E+02
  Result Received :  1.1046700E+02  Volts_per_us

 Test 3831, Subtest 54, Module 3, Slot 2b  PASSED.
 ch_5(slew rate falling edge 125v/us)              
  Low Limit       :  4.7380340E+01
  Result expected :  1.2468510E+02
  High Limit      :  2.0198990E+02
  Result Received :  1.3353415E+02  Volts_per_us

 Test 3831, Subtest 55, Module 3, Slot 2b  PASSED.
 ch_5(slew rate falling edge 150v/us)              
  Low Limit       :  5.6999610E+01
  Result expected :  1.4999900E+02
  High Limit      :  2.4299840E+02
  Result Received :  1.5199880E+02  Volts_per_us

 Test 3831, Subtest 56, Module 3, Slot 2b  PASSED.
 ch_5(slew rate falling edge 175v/us)              
  Low Limit       :  6.5558930E+01
  Result expected :  1.7252350E+02
  High Limit      :  2.7948810E+02
  Result Received :  1.7219970E+02  Volts_per_us

 Test 3831, Subtest 57, Module 3, Slot 2b  PASSED.
 ch_5(slew rate falling edge 200v/us)              
  Low Limit       :  7.3460040E+01
  Result expected :  1.9331590E+02
  High Limit      :  3.1317180E+02
  Result Received :  1.9057634E+02  Volts_per_us

 Test 3831, Subtest 58, Module 3, Slot 2b  PASSED.
 ch_5(slew rate falling edge 225v/us)              
  Low Limit       :  7.9441960E+01
  Result expected :  2.0905780E+02
  High Limit      :  3.3867360E+02
  Result Received :  2.1171871E+02  Volts_per_us

 Test 3831, Subtest 59, Module 3, Slot 2b  PASSED.
 ch_5(slew rate falling edge 250v/us)              
  Low Limit       :  8.3159460E+01
  Result expected :  2.1884070E+02
  High Limit      :  3.5452190E+02
  Result Received :  2.2620005E+02  Volts_per_us

 Test 3831, Subtest 60, Module 3, Slot 2b  PASSED.
 ch_6(slew rate falling edge 25v/us)               
  Low Limit       :  2.0000000E+00
  Result expected :  2.5000000E+01
  High Limit      :  7.5000000E+01
  Result Received :  2.2587480E+01  Volts_per_us

 Test 3831, Subtest 61, Module 3, Slot 2b  PASSED.
 ch_6(slew rate falling edge 50v/us)               
  Low Limit       :  5.0000000E+00
  Result expected :  5.0000000E+01
  High Limit      :  1.0000000E+02
  Result Received :  5.1836898E+01  Volts_per_us

 Test 3831, Subtest 62, Module 3, Slot 2b  PASSED.
 ch_6(slew rate falling edge 75v/us)               
  Low Limit       :  2.9079210E+01
  Result expected :  7.6524250E+01
  High Limit      :  1.2396930E+02
  Result Received :  7.9173343E+01  Volts_per_us

 Test 3831, Subtest 63, Module 3, Slot 2b  PASSED.
 ch_6(slew rate falling edge 100v/us)              
  Low Limit       :  3.8181810E+01
  Result expected :  1.0047840E+02
  High Limit      :  1.6277510E+02
  Result Received :  1.0443233E+02  Volts_per_us

 Test 3831, Subtest 64, Module 3, Slot 2b  PASSED.
 ch_6(slew rate falling edge 125v/us)              
  Low Limit       :  4.7380340E+01
  Result expected :  1.2468510E+02
  High Limit      :  2.0198990E+02
  Result Received :  1.2821894E+02  Volts_per_us

 Test 3831, Subtest 65, Module 3, Slot 2b  PASSED.
 ch_6(slew rate falling edge 150v/us)              
  Low Limit       :  5.6999610E+01
  Result expected :  1.4999900E+02
  High Limit      :  2.4299840E+02
  Result Received :  1.5061247E+02  Volts_per_us

 Test 3831, Subtest 66, Module 3, Slot 2b  PASSED.
 ch_6(slew rate falling edge 175v/us)              
  Low Limit       :  6.5558930E+01
  Result expected :  1.7252350E+02
  High Limit      :  2.7948810E+02
  Result Received :  1.7167624E+02  Volts_per_us

 Test 3831, Subtest 67, Module 3, Slot 2b  PASSED.
 ch_6(slew rate falling edge 200v/us)              
  Low Limit       :  7.3460040E+01
  Result expected :  1.9331590E+02
  High Limit      :  3.1317180E+02
  Result Received :  1.9077456E+02  Volts_per_us

 Test 3831, Subtest 68, Module 3, Slot 2b  PASSED.
 ch_6(slew rate falling edge 225v/us)              
  Low Limit       :  7.9441960E+01
  Result expected :  2.0905780E+02
  High Limit      :  3.3867360E+02
  Result Received :  2.0718048E+02  Volts_per_us

 Test 3831, Subtest 69, Module 3, Slot 2b  PASSED.
 ch_6(slew rate falling edge 250v/us)              
  Low Limit       :  8.3159460E+01
  Result expected :  2.1884070E+02
  High Limit      :  3.5452190E+02
  Result Received :  2.2346229E+02  Volts_per_us

 Test 3831, Subtest 70, Module 3, Slot 2b  PASSED.
 ch_7(slew rate falling edge 25v/us)               
  Low Limit       :  2.0000000E+00
  Result expected :  2.5000000E+01
  High Limit      :  7.5000000E+01
  Result Received :  2.2690651E+01  Volts_per_us

 Test 3831, Subtest 71, Module 3, Slot 2b  PASSED.
 ch_7(slew rate falling edge 50v/us)               
  Low Limit       :  5.0000000E+00
  Result expected :  5.0000000E+01
  High Limit      :  1.0000000E+02
  Result Received :  5.8951436E+01  Volts_per_us

 Test 3831, Subtest 72, Module 3, Slot 2b  PASSED.
 ch_7(slew rate falling edge 75v/us)               
  Low Limit       :  2.9079210E+01
  Result expected :  7.6524250E+01
  High Limit      :  1.2396930E+02
  Result Received :  9.0262446E+01  Volts_per_us

 Test 3831, Subtest 73, Module 3, Slot 2b  PASSED.
 ch_7(slew rate falling edge 100v/us)              
  Low Limit       :  3.8181810E+01
  Result expected :  1.0047840E+02
  High Limit      :  1.6277510E+02
  Result Received :  1.1383427E+02  Volts_per_us

 Test 3831, Subtest 74, Module 3, Slot 2b  PASSED.
 ch_7(slew rate falling edge 125v/us)              
  Low Limit       :  4.7380340E+01
  Result expected :  1.2468510E+02
  High Limit      :  2.0198990E+02
  Result Received :  1.3644142E+02  Volts_per_us

 Test 3831, Subtest 75, Module 3, Slot 2b  PASSED.
 ch_7(slew rate falling edge 150v/us)              
  Low Limit       :  5.6999610E+01
  Result expected :  1.4999900E+02
  High Limit      :  2.4299840E+02
  Result Received :  1.5622502E+02  Volts_per_us

 Test 3831, Subtest 76, Module 3, Slot 2b  PASSED.
 ch_7(slew rate falling edge 175v/us)              
  Low Limit       :  6.5558930E+01
  Result expected :  1.7252350E+02
  High Limit      :  2.7948810E+02
  Result Received :  1.7454490E+02  Volts_per_us

 Test 3831, Subtest 77, Module 3, Slot 2b  PASSED.
 ch_7(slew rate falling edge 200v/us)              
  Low Limit       :  7.3460040E+01
  Result expected :  1.9331590E+02
  High Limit      :  3.1317180E+02
  Result Received :  1.9222766E+02  Volts_per_us

 Test 3831, Subtest 78, Module 3, Slot 2b  PASSED.
 ch_7(slew rate falling edge 225v/us)              
  Low Limit       :  7.9441960E+01
  Result expected :  2.0905780E+02
  High Limit      :  3.3867360E+02
  Result Received :  2.0923273E+02  Volts_per_us

 Test 3831, Subtest 79, Module 3, Slot 2b  PASSED.
 ch_7(slew rate falling edge 250v/us)              
  Low Limit       :  8.3159460E+01
  Result expected :  2.1884070E+02
  High Limit      :  3.5452190E+02
  Result Received :  2.2659427E+02  Volts_per_us

