Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Thu Nov  6 18:07:21 2025

In normal mode(fast, normal, performance).

Placement started.
Placement done.
Total placement takes 29.55 sec.

Routing started.
Building routing graph takes 1.47 sec.
Processing design graph takes 1.08 sec.
Total nets for routing : 21663.
Global routing takes 5.03 sec.
Detailed routing takes 18.52 sec.
Hold Violation Fix in router takes 2.72 sec.
Finish routing takes 0.70 sec.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 31.77 sec.

IO Port Info:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT              | DIRECTION     | LOC      | BANK      | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | CONSTRAINT     | IO_REGISTER     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ad_clk            | output        | T10      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| ad_clk_2          | output        | AB13     | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| ad_data_1[0]      | input         | AB9      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| ad_data_1[10]     | input         | Y6       | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| ad_data_1[11]     | input         | W6       | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| ad_data_1[12]     | input         | AB5      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| ad_data_1[13]     | input         | Y5       | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| ad_data_1[14]     | input         | AB4      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| ad_data_1[15]     | input         | AA4      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| ad_data_1[1]      | input         | Y9       | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| ad_data_1[2]      | input         | V9       | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| ad_data_1[3]      | input         | U9       | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| ad_data_1[4]      | input         | U8       | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| ad_data_1[5]      | input         | T8       | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| ad_data_1[6]      | input         | W8       | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| ad_data_1[7]      | input         | V7       | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| ad_data_1[8]      | input         | AB8      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| ad_data_1[9]      | input         | AA8      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| ad_data_2[0]      | input         | Y13      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| ad_data_2[10]     | input         | R11      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| ad_data_2[11]     | input         | Y12      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| ad_data_2[12]     | input         | W12      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| ad_data_2[13]     | input         | U12      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| ad_data_2[14]     | input         | T12      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| ad_data_2[15]     | input         | U10      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| ad_data_2[1]      | input         | AB11     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| ad_data_2[2]      | input         | Y11      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| ad_data_2[3]      | input         | W11      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| ad_data_2[4]      | input         | V11      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| ad_data_2[5]      | input         | AB10     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| ad_data_2[6]      | input         | AA10     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| ad_data_2[7]      | input         | Y10      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| ad_data_2[8]      | input         | W10      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| ad_data_2[9]      | input         | T11      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| button_phase      | input         | K16      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| clk_50M           | input         | P20      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| iic_tx_scl        | output        | P17      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| iic_tx_sda        | inout         | P18      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| key_thre_down     | input         | L15      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| key_thre_up       | input         | J17      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| led_int           | output        | B2       | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| led_thre          | output        | F8       | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| led_thre_2        | output        | F7       | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| rst_n             | input         | K18      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| rstn_out          | output        | R17      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| uart_tx           | output        | R9       | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| uatx              | input         | R8       | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| vout_clk          | output        | M22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| vout_data[0]      | output        | V21      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| vout_data[10]     | output        | M18      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| vout_data[11]     | output        | M16      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| vout_data[12]     | output        | N15      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| vout_data[13]     | output        | L19      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| vout_data[14]     | output        | K20      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| vout_data[15]     | output        | L17      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| vout_data[16]     | output        | K17      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| vout_data[17]     | output        | N19      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| vout_data[18]     | output        | J22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| vout_data[19]     | output        | J20      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| vout_data[1]      | output        | V22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| vout_data[20]     | output        | K22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| vout_data[21]     | output        | H21      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| vout_data[22]     | output        | H22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| vout_data[23]     | output        | H19      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| vout_data[2]      | output        | T21      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| vout_data[3]      | output        | T22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| vout_data[4]      | output        | R20      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| vout_data[5]      | output        | R22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| vout_data[6]      | output        | R19      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| vout_data[7]      | output        | P19      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| vout_data[8]      | output        | M21      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| vout_data[9]      | output        | M17      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| vout_de           | output        | Y22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| vout_hs           | output        | Y21      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| vout_vs           | output        | W20      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 36.5     | 84            | 44                 
| Use of BKCL              | 3        | 4             | 75                 
| Use of CLMA              | 2351     | 6450          | 37                 
|   FF                     | 4342     | 38700         | 12                 
|   LUT                    | 7912     | 25800         | 31                 
|   LUT-FF pairs           | 1825     | 25800         | 8                  
| Use of CLMS              | 1460     | 4250          | 35                 
|   FF                     | 2447     | 25500         | 10                 
|   LUT                    | 4885     | 17000         | 29                 
|   LUT-FF pairs           | 1070     | 17000         | 7                  
|   Distributed RAM        | 99       | 17000         | 1                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 126      | 134           | 95                 
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 1274     | 6672          | 20                 
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 75       | 296           | 26                 
|   IOBD                   | 20       | 64            | 32                 
|   IOBR_LR                | 1        | 7             | 15                 
|   IOBR_TB                | 1        | 8             | 13                 
|   IOBS_LR                | 35       | 161           | 22                 
|   IOBS_TB                | 18       | 56            | 33                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 75       | 400           | 19                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 3        | 5             | 60                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 1        | 24            | 5                  
|  RCKB dataused           | 1        | 24            | 5                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 8        | 30            | 27                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Global Clock Info:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClk Inst                | Site Of GClk Inst     | GClk Fanout Net     | Clock Loads     | Non_Clock Loads     | Driver Inst                              | Driver Pin     | Site Of Driver Inst     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_3/gopclkbufg     | USCM_84_108           | ntclkbufg_0         | 3061            | 0                   | u_pll_adda/u_pll_e3/goppll               | CLKOUT1        | PLL_158_75              
| clkbufg_4/gopclkbufg     | USCM_84_109           | ntclkbufg_1         | 1889            | 0                   | clk_50M_ibuf/opit_1                      | INCK           | IOL_327_210             
| clkbufg_5/gopclkbufg     | USCM_84_110           | ntclkbufg_2         | 645             | 0                   | hdmi_color/u_pll/u_pll_e3/goppll         | CLKOUT0        | PLL_158_55              
| clkbufg_6/gopclkbufg     | USCM_84_113           | ntclkbufg_3         | 517             | 0                   | u_CORES/u_GTP_SCANCHAIN_PG/scanchain     | TCK_USER       | SCANCHAIN_325_1         
| clkbufg_7/gopclkbufg     | USCM_84_112           | ntclkbufg_4         | 162             | 0                   | meter_0/pll_0/u_pll_e3/goppll            | CLKOUT0        | PLL_158_303             
| clkbufg_8/gopclkbufg     | USCM_84_111           | ntclkbufg_5         | 124             | 0                   | hdmi_color/u_pll/u_pll_e3/goppll         | CLKOUT1        | PLL_158_55              
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

PLL Clock Info:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Pll Inst                             | Site Of Pll Inst     | Pin         | Net Of Pin                            | Clock Loads     | Non_Clock Loads     | Driver(Load) Inst                    | Driver(Load) Pin     | Site Of Driver(Load) Inst     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| hdmi_color/u_pll/u_pll_e3/goppll     | PLL_158_55           | CLKFB       | hdmi_color/u_pll/u_pll_e3/ntCLKFB     |  -              |  -                  | hdmi_color/u_pll/u_pll_e3/goppll     | CLK_INT_FB           | PLL_158_55                    
| hdmi_color/u_pll/u_pll_e3/goppll     | PLL_158_55           | CLKIN1      | _N180                                 |  -              |  -                  | clk_50M_ibuf/opit_1                  | INCK                 | IOL_327_210                   
| hdmi_color/u_pll/u_pll_e3/goppll     | PLL_158_55           | CLKIN2      | ntR1322                               |  -              |  -                  | GND_1104                             | Z                    | HARD0N1_156_57                
| meter_0/pll_0/u_pll_e3/goppll        | PLL_158_303          | CLKFB       | meter_0/pll_0/u_pll_e3/ntCLKFB        |  -              |  -                  | meter_0/pll_0/u_pll_e3/goppll        | CLK_INT_FB           | PLL_158_303                   
| meter_0/pll_0/u_pll_e3/goppll        | PLL_158_303          | CLKIN1      | ntR2792                               |  -              |  -                  | USCMROUTE_1                          | CLKOUT               | USCM_84_115                   
| meter_0/pll_0/u_pll_e3/goppll        | PLL_158_303          | CLKIN2      | ntR1369                               |  -              |  -                  | GND_1103                             | Z                    | HARD0N1_156_305               
| u_pll_adda/u_pll_e3/goppll           | PLL_158_75           | CLKFB       | u_pll_adda/u_pll_e3/ntCLKFB           |  -              |  -                  | u_pll_adda/u_pll_e3/goppll           | CLK_INT_FB           | PLL_158_75                    
| u_pll_adda/u_pll_e3/goppll           | PLL_158_75           | CLKIN1      | _N180                                 |  -              |  -                  | clk_50M_ibuf/opit_1                  | INCK                 | IOL_327_210                   
| u_pll_adda/u_pll_e3/goppll           | PLL_158_75           | CLKIN2      | ntR1607                               |  -              |  -                  | GND_403                              | Z                    | HARD0N1_156_73                
| hdmi_color/u_pll/u_pll_e3/goppll     | PLL_158_55           | CLKOUT0     | nt_vout_clk                           | 645             | 1                   |  ...                                 |  ...                 |  ...                          
| hdmi_color/u_pll/u_pll_e3/goppll     | PLL_158_55           | CLKOUT1     | hdmi_color/cfg_clk                    | 124             | 0                   |  ...                                 |  ...                 |  ...                          
| meter_0/pll_0/u_pll_e3/goppll        | PLL_158_303          | CLKOUT0     | meter_0/cclk                          | 162             | 0                   |  ...                                 |  ...                 |  ...                          
| u_pll_adda/u_pll_e3/goppll           | PLL_158_75           | CLKOUT1     | nt_ad_clk_2                           | 3062            | 2                   |  ...                                 |  ...                 |  ...                          
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                  | LUT       | FF       | Distributed RAM     | APM      | DRM      | CRYSTAL     | DLL     | DQSL     | FUSECODE     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ad_da_hdmi_top                                    | 12782     | 6789     | 99                  | 36.5     | 126      | 0           | 0       | 0        | 0            | 0        | 75     | 0           | 0           | 0            | 0        | 0       | 0        | 3       | 1        | 0          | 1             | 0         | 0        | 8        
| + LTC2208                                         | 1         | 32       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + char_display_0                                  | 98        | 103      | 0                   | 0        | 8        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + timing_gen_xy_m0                              | 26        | 48       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_1                                           | 0         | 0        | 0                   | 0        | 8        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_rom_rom_char                         | 0         | 0        | 0                   | 0        | 8        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_spram_rom_char                     | 0         | 0        | 0                   | 0        | 8        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + char_display_1                                  | 126       | 97       | 0                   | 0        | 8        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + timing_gen_xy_m0                              | 26        | 48       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_1                                           | 0         | 0        | 0                   | 0        | 8        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_rom_rom_char                         | 0         | 0        | 0                   | 0        | 8        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_spram_rom_char                     | 0         | 0        | 0                   | 0        | 8        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + char_display_2                                  | 90        | 94       | 0                   | 0.5      | 8        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + timing_gen_xy_m0                              | 26        | 48       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_1                                           | 0         | 0        | 0                   | 0        | 8        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_rom_rom_char                         | 0         | 0        | 0                   | 0        | 8        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_spram_rom_char                     | 0         | 0        | 0                   | 0        | 8        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + char_display_3                                  | 84        | 97       | 0                   | 0        | 8        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + timing_gen_xy_m0                              | 26        | 48       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_1                                           | 0         | 0        | 0                   | 0        | 8        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_rom_rom_char                         | 0         | 0        | 0                   | 0        | 8        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_spram_rom_char                     | 0         | 0        | 0                   | 0        | 8        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + char_display_4                                  | 91        | 97       | 0                   | 0        | 8        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + timing_gen_xy_m0                              | 26        | 48       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_1                                           | 0         | 0        | 0                   | 0        | 8        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_rom_rom_char                         | 0         | 0        | 0                   | 0        | 8        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_spram_rom_char                     | 0         | 0        | 0                   | 0        | 8        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + char_display_5                                  | 223       | 97       | 0                   | 0.5      | 8        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + timing_gen_xy_m0                              | 26        | 48       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_1                                           | 0         | 0        | 0                   | 0        | 8        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_rom_rom_char                         | 0         | 0        | 0                   | 0        | 8        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_spram_rom_char                     | 0         | 0        | 0                   | 0        | 8        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + grid_display_1                                  | 73        | 49       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + timing_gen_xy_m0                              | 26        | 30       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + hdmi_color                                      | 234       | 170      | 0                   | 0        | 0.5      | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms72xx_ctl                                    | 169       | 127      | 0                   | 0        | 0.5      | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + iic_dri_tx                                  | 77        | 61       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ms7200_ctl                                  | 3         | 1        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ms7210_ctl                                  | 88        | 62       | 0                   | 0        | 0.5      | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + pattern_vg                                    | 0         | 3        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + sync_vg                                       | 47        | 26       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_pll                                         | 0         | 0        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + interface_1                                     | 153       | 49       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_serial_port_rx                              | 52        | 41       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + md_0                                            | 84        | 54       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_1                                           | 32        | 21       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_2                                           | 32        | 21       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + meter_0                                         | 1216      | 673      | 0                   | 3        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + pll_0                                         | 0         | 0        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_div64                                       | 286       | 259      | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_edge_spy                                    | 1         | 2        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_sqrt                                        | 166       | 166      | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u1_num2str                                      | 7         | 10       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u2_num2str                                      | 20        | 20       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u3_num2str                                      | 85        | 62       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u4_num2str                                      | 14        | 15       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u5_num2str                                      | 8         | 8        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u6_num2str                                      | 23        | 26       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u7_num2str                                      | 3         | 6        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u8_num2str                                      | 16        | 15       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u9_num2str                                      | 70        | 53       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u10_num2str                                     | 7         | 10       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u11_num2str                                     | 14        | 15       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u12_num2str                                     | 68        | 61       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u13_num2str                                     | 14        | 15       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u14_num2str                                     | 8         | 8        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u15_num2str                                     | 78        | 35       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_0                                             | 32        | 21       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pll_adda                                      | 0         | 0        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + uart_drive_1                                    | 447       | 175      | 0                   | 0        | 1        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fsm                                           | 307       | 39       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + uart_test                                     | 54        | 46       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + uart_tx_inst                                | 41        | 33       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + wnr_fifo                                      | 86        | 90       | 0                   | 0        | 1        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_wnr_fifo                        | 86        | 90       | 0                   | 0        | 1        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                          | 86        | 90       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                             | 0         | 0        | 0                   | 0        | 1        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + wav_display_1                                   | 2169      | 1918     | 99                  | 23.5     | 21.5     | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_0                                         | 0         | 0        | 0                   | 0        | 2        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_thd_ram                       | 0         | 0        | 0                   | 0        | 2        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_1                                         | 0         | 0        | 0                   | 0        | 2        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_fft_ram                       | 0         | 0        | 0                   | 0        | 2        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram_2                                         | 0         | 0        | 0                   | 0        | 2        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_fft_ram                       | 0         | 0        | 0                   | 0        | 2        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + timing_gen_xy_m0                              | 26        | 38       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_edge_spy                                    | 1         | 2        | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_fft_fifo                                    | 61        | 48       | 0                   | 0        | 8        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fft_fifo                        | 61        | 48       | 0                   | 0        | 8        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                          | 61        | 48       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                             | 0         | 0        | 0                   | 0        | 8        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_fft_process                                 | 1165      | 1394     | 99                  | 22       | 7.5      | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_fft_top                                   | 1047      | 1329     | 99                  | 14       | 7.5      | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_fft                                     | 1031      | 1312     | 99                  | 14       | 7.5      | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_radix2_burst.u_burst_input_ctrl     | 24        | 15       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_radix2_burst.u_radix2_burst_core    | 1007      | 1297     | 99                  | 14       | 7.5      | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + r2_dit_bf                             | 357       | 582      | 58                  | 14       | 0.5      | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_im_input_sreg                     | 33        | 32       | 28                  | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg| 33        | 32       | 28                  | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister     | 33        | 32       | 28                  | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram          | 28        | 28       | 28                  | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2_dit_mult_by_twiddle            | 295       | 522      | 2                   | 6        | 0.5      | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_comp_mult                       | 58        | 182      | 0                   | 6        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + t3.u_comp_mult_t3               | 58        | 182      | 0                   | 6        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_3mult_1_1                   | 0         | 0        | 0                   | 1        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_3mult_1_2                   | 0         | 0        | 0                   | 1        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_3mult_2_1                   | 0         | 0        | 0                   | 1        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_3mult_2_2                   | 0         | 0        | 0                   | 1        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_3mult_3_1                   | 0         | 0        | 0                   | 1        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_3mult_3_2                   | 0         | 0        | 0                   | 1        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_sreg_dly1                   | 0         | 56       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_sreg_dly2                   | 0         | 68       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_fft_comp_round                  | 149       | 260      | 2                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_im_round                      | 76        | 130      | 1                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + convegent_rouning.u_din_sign_sreg| 4         | 1        | 1                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                     + latency_larger_than_2.u_distram_sreg| 4         | 1        | 1                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                       + u_distributed_shiftregister| 4         | 1        | 1                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                         + u_distributed_sdpram    | 1         | 1        | 1                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + convegent_rouning.u_rouning_adder| 43        | 57       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                     + no_use_apm.u_lut_addsub     | 43        | 57       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_re_round                      | 73        | 130      | 1                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + convegent_rouning.u_din_sign_sreg| 1         | 1        | 1                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                     + latency_larger_than_2.u_distram_sreg| 1         | 1        | 1                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                       + u_distributed_shiftregister| 1         | 1        | 1                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                         + u_distributed_sdpram    | 1         | 1        | 1                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + convegent_rouning.u_rouning_adder| 43        | 57       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                     + no_use_apm.u_lut_addsub     | 43        | 57       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_twiddle_gen                     | 63        | 70       | 0                   | 0        | 0.5      | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_re_input_sreg                 | 0         | 19       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_sin_rom                       | 0         | 0        | 0                   | 0        | 0.5      | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + use_drm.u_sin_drm_rom         | 0         | 0        | 0                   | 0        | 0.5      | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2bf_as_core                      | 0         | 0        | 0                   | 8        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_r2bf_adder                      | 0         | 0        | 0                   | 4        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_im_add                        | 0         | 0        | 0                   | 2        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + use_apm.u_apm_addsub          | 0         | 0        | 0                   | 2        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_re_add                        | 0         | 0        | 0                   | 2        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + use_apm.u_apm_addsub          | 0         | 0        | 0                   | 2        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_r2bf_subtractor                 | 0         | 0        | 0                   | 4        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_im_add                        | 0         | 0        | 0                   | 2        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + use_apm.u_apm_addsub          | 0         | 0        | 0                   | 2        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_re_add                        | 0         | 0        | 0                   | 2        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + use_apm.u_apm_addsub          | 0         | 0        | 0                   | 2        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_re_input_sreg                     | 29        | 28       | 28                  | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg| 29        | 28       | 28                  | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister     | 29        | 28       | 28                  | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram          | 28        | 28       | 28                  | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + r2_dit_ctrl                           | 254       | 210      | 41                  | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + bfcnt_last_sreg                     | 1         | 1        | 1                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg| 1         | 1        | 1                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister     | 1         | 1        | 1                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram          | 1         | 1        | 1                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_bfcnt_sreg                        | 20        | 16       | 11                  | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg| 20        | 16       | 11                  | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister     | 20        | 16       | 11                  | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram          | 11        | 11       | 11                  | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_output_p4_sreg                    | 18        | 14       | 14                  | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg| 18        | 14       | 14                  | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister     | 18        | 14       | 14                  | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram          | 14        | 14       | 14                  | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_output_sreg                       | 4         | 1        | 1                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg| 4         | 1        | 1                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister     | 4         | 1        | 1                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram          | 1         | 1        | 1                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_raddr_sreg                        | 14        | 14       | 10                  | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg| 14        | 14       | 10                  | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister     | 14        | 14       | 10                  | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram          | 10        | 10       | 10                  | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_stage_sreg                        | 4         | 4        | 4                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + latency_larger_than_2.u_distram_sreg| 4         | 4        | 4                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_shiftregister     | 4         | 4        | 4                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_sdpram          | 4         | 4        | 4                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_sdpram0                             | 0         | 56       | 0                   | 0        | 3.5      | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_drm.u_drm_sdpram                | 0         | 56       | 0                   | 0        | 3.5      | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_sdpram1                             | 0         | 56       | 0                   | 0        | 3.5      | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_drm.u_drm_sdpram                | 0         | 56       | 0                   | 0        | 3.5      | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_square                                    | 118       | 64       | 0                   | 8        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_sqrt                                        | 166       | 166      | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_thd                                         | 442       | 182      | 0                   | 1.5      | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_sqrt                                      | 90        | 85       | 0                   | 0        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + yibiao_1                                        | 5132      | 616      | 0                   | 8        | 0        | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_CORES                                         | 1750      | 2075     | 0                   | 0        | 55       | 0           | 0       | 0        | 0            | 0        | 0      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 1             | 0         | 0        | 0        
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+------------------------------------------------------------------------------------------+
| Type       | File Name                                                                  
+------------------------------------------------------------------------------------------+
| Input      | C:/Users/LENOVO/Desktop/backup3/device_map/ad_da_hdmi_top_map.adf          
|            | C:/Users/LENOVO/Desktop/backup3/device_map/ad_da_hdmi_top.pcf              
| Output     | C:/Users/LENOVO/Desktop/backup3/place_route/ad_da_hdmi_top_pnr.adf         
|            | C:/Users/LENOVO/Desktop/backup3/place_route/clock_utilization.txt          
|            | C:/Users/LENOVO/Desktop/backup3/place_route/ad_da_hdmi_top_plc.adf         
|            | C:/Users/LENOVO/Desktop/backup3/place_route/ad_da_hdmi_top.prr             
|            | C:/Users/LENOVO/Desktop/backup3/place_route/ad_da_hdmi_top_prr.prt         
|            | C:/Users/LENOVO/Desktop/backup3/place_route/ad_da_hdmi_top_pnr.netlist     
|            | C:/Users/LENOVO/Desktop/backup3/place_route/prr.db                         
+------------------------------------------------------------------------------------------+


Flow Command: pnr 
Peak memory: 1,509 MB
Total CPU time to pnr completion : 0h:1m:44s
Process Total CPU time to pnr completion : 0h:2m:41s
Total real time to pnr completion : 0h:1m:40s
