##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clk_I2S/q
		4.2::Critical Path Report for CyHFCLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyHFCLK:R vs. CyHFCLK:R)
		5.2::Critical Path Report for (Clk_I2S/q:R vs. Clk_I2S/q:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 26
Clock: ADC_intClock           | N/A                   | Target: 2.00 MHz    | 
Clock: ADC_intClock(FFB)      | N/A                   | Target: 2.00 MHz    | 
Clock: Clk_Counter            | N/A                   | Target: 48.00 MHz   | 
Clock: Clk_Counter(FFB)       | N/A                   | Target: 48.00 MHz   | 
Clock: Clk_I2S/q              | Frequency: 56.37 MHz  | Target: 6.14 MHz    | 
Clock: ClockBlock/ff_div_17   | N/A                   | Target: 100.00 MHz  | 
Clock: ClockBlock/ff_div_18   | N/A                   | Target: 100.00 MHz  | 
Clock: Clock_1                | N/A                   | Target: 12.00 MHz   | 
Clock: Clock_1(FFB)           | N/A                   | Target: 12.00 MHz   | 
Clock: CodecI2CM_SCBCLK       | N/A                   | Target: 8.00 MHz    | 
Clock: CodecI2CM_SCBCLK(FFB)  | N/A                   | Target: 8.00 MHz    | 
Clock: CyECO                  | N/A                   | Target: 17.20 MHz   | 
Clock: CyHFCLK                | Frequency: 55.72 MHz  | Target: 48.00 MHz   | 
Clock: CyILO                  | N/A                   | Target: 0.03 MHz    | 
Clock: CyIMO                  | N/A                   | Target: 48.00 MHz   | 
Clock: CyLFCLK                | N/A                   | Target: 0.03 MHz    | 
Clock: CyPLL0                 | N/A                   | Target: 24.58 MHz   | 
Clock: CyPLL1                 | N/A                   | Target: 22.58 MHz   | 
Clock: CyRouted1              | N/A                   | Target: 48.00 MHz   | 
Clock: CyRouted2              | N/A                   | Target: 22.58 MHz   | 
Clock: CyRouted3              | N/A                   | Target: 24.58 MHz   | 
Clock: CySYSCLK               | N/A                   | Target: 48.00 MHz   | 
Clock: CyWCO                  | N/A                   | Target: 0.03 MHz    | 
Clock: Net_3641/q             | N/A                   | Target: 12.29 MHz   | 
Clock: UART_SCBCLK            | N/A                   | Target: 1.37 MHz    | 
Clock: UART_SCBCLK(FFB)       | N/A                   | Target: 1.37 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clk_I2S/q     Clk_I2S/q      162760           145020      N/A              N/A         N/A              N/A         N/A              N/A         
CyHFCLK       CyHFCLK        20833.3          2887        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name            Setup to Clk  Clock Name:Phase  
-------------------  ------------  ----------------  
Codec_ADCDAT(0)_PAD  -6999         Clk_I2S/q:R       


                       3.2::Clock to Out
                       -----------------

Port Name            Clock to Out  Clock Name:Phase        
-------------------  ------------  ----------------------  
Codec_BCLK(0)_PAD    45780         Clk_I2S/q:R             
Codec_DACDAT(0)_PAD  43863         Clk_I2S/q:R             
Codec_LRC(0)_PAD     46436         Clk_I2S/q:R             
Codec_MCLK(0)_PAD    34729         Net_3641/q:R            
Codec_MCLK(0)_PAD    34729         Net_3641/q:F            
LED_BLUE(0)_PAD      13660         ClockBlock/ff_div_17:R  
LED_RED(0)_PAD       13790         ClockBlock/ff_div_18:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clk_I2S/q
***************************************
Clock: Clk_I2S/q
Frequency: 56.37 MHz | Target: 6.14 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2S:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 145020p

Capture Clock Arrival Time                              0
+ Clock path delay                                  25177
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     187937

Launch Clock Arrival Time                       0
+ Clock path delay                      25177
+ Data path delay                       17740
-------------------------------------   ----- 
End-of-path arrival time (ps)           42917
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        4353  25177  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell2   9280  34457  145020  RISE       1
\I2S:bI2S:rx_overflow_0\/main_1               macrocell3      2783  37240  145020  RISE       1
\I2S:bI2S:rx_overflow_0\/q                    macrocell3      3350  40590  145020  RISE       1
\I2S:bI2S:Rx:STS[0]:Sts\/status_0             statusicell2    2327  42917  145020  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:STS[0]:Sts\/clock                           statusicell2         4353  25177  RISE       1


===================================================================== 
4.2::Critical Path Report for CyHFCLK
*************************************
Clock: CyHFCLK
Frequency: 55.72 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 2887p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6426
-------------------------------------   ---- 
End-of-path arrival time (ps)           6426
 
Launch Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell3   3850   3850   2887  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell3   2576   6426   2887  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyHFCLK:R vs. CyHFCLK:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 2887p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6426
-------------------------------------   ---- 
End-of-path arrival time (ps)           6426
 
Launch Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell3   3850   3850   2887  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell3   2576   6426   2887  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1


5.2::Critical Path Report for (Clk_I2S/q:R vs. Clk_I2S/q:R)
***********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2S:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 145020p

Capture Clock Arrival Time                              0
+ Clock path delay                                  25177
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     187937

Launch Clock Arrival Time                       0
+ Clock path delay                      25177
+ Data path delay                       17740
-------------------------------------   ----- 
End-of-path arrival time (ps)           42917
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        4353  25177  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell2   9280  34457  145020  RISE       1
\I2S:bI2S:rx_overflow_0\/main_1               macrocell3      2783  37240  145020  RISE       1
\I2S:bI2S:rx_overflow_0\/q                    macrocell3      3350  40590  145020  RISE       1
\I2S:bI2S:Rx:STS[0]:Sts\/status_0             statusicell2    2327  42917  145020  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:STS[0]:Sts\/clock                           statusicell2         4353  25177  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 2887p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6426
-------------------------------------   ---- 
End-of-path arrival time (ps)           6426
 
Launch Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell3   3850   3850   2887  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell3   2576   6426   2887  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 3949p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5364
 
Launch Clock Path
pin name                                                          model name          delay     AT  edge  Fanout
----------------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                                  m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2            0      0  RISE       1

Data path
pin name                                                              model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    2580   2580   3949  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_1            datapathcell3   2784   5364   3949  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clock
Path slack     : 6571p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 19263

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12692
-------------------------------------   ----- 
End-of-path arrival time (ps)           12692
 
Launch Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell3   3850   3850   2887  RISE       1
\Async_Feedback_Counter:TimerUDB:status_tc\/main_1        macrocell4      2595   6445   6571  RISE       1
\Async_Feedback_Counter:TimerUDB:status_tc\/q             macrocell4      3350   9795   6571  RISE       1
\Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/status_0  statusicell3    2897  12692   6571  RISE       1

Capture Clock Path
pin name                                               model name          delay     AT  edge  Fanout
-----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                       m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clock  statusicell3            0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2S_LRCLK__SYNC/out
Path End       : \Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clk_en
Capture Clock  : \Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clock
Path slack     : 11858p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6875
-------------------------------------   ---- 
End-of-path arrival time (ps)           6875
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
I2S_LRCLK__SYNC/clock                                 synccell                0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
I2S_LRCLK__SYNC/out                                     synccell       1480   1480  11858  RISE       1
\Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clk_en  statusicell3   5395   6875  11858  RISE       1

Capture Clock Path
pin name                                               model name          delay     AT  edge  Fanout
-----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                       m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clock  statusicell3            0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2S_LRCLK__SYNC/out
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clk_en
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 12298p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6435
-------------------------------------   ---- 
End-of-path arrival time (ps)           6435
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
I2S_LRCLK__SYNC/clock                                 synccell                0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
I2S_LRCLK__SYNC/out                                      synccell        1480   1480  11858  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clk_en  datapathcell3   4955   6435  12298  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2S_LRCLK__SYNC_1/out
Path End       : \Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clk_en
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock
Path slack     : 13588p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5145
-------------------------------------   ---- 
End-of-path arrival time (ps)           5145
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
I2S_LRCLK__SYNC_1/clock                               synccell                0      0  RISE       1

Data path
pin name                                                           model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
I2S_LRCLK__SYNC_1/out                                              synccell       1480   1480  13588  RISE       1
\Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clk_en  controlcell2   3665   5145  13588  RISE       1

Capture Clock Path
pin name                                                          model name          delay     AT  edge  Fanout
----------------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                                  m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2            0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2S:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 145020p

Capture Clock Arrival Time                              0
+ Clock path delay                                  25177
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     187937

Launch Clock Arrival Time                       0
+ Clock path delay                      25177
+ Data path delay                       17740
-------------------------------------   ----- 
End-of-path arrival time (ps)           42917
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        4353  25177  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell2   9280  34457  145020  RISE       1
\I2S:bI2S:rx_overflow_0\/main_1               macrocell3      2783  37240  145020  RISE       1
\I2S:bI2S:rx_overflow_0\/q                    macrocell3      3350  40590  145020  RISE       1
\I2S:bI2S:Rx:STS[0]:Sts\/status_0             statusicell2    2327  42917  145020  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:STS[0]:Sts\/clock                           statusicell2         4353  25177  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:Tx:STS[0]:Sts\/status_0
Capture Clock  : \I2S:bI2S:Tx:STS[0]:Sts\/clock
Path slack     : 145071p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24130
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     186891

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                       18677
-------------------------------------   ----- 
End-of-path arrival time (ps)           41819
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        2318  23142  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb  datapathcell1   9280  32422  145071  RISE       1
\I2S:bI2S:tx_underflow_0\/main_3              macrocell2      3782  36204  145071  RISE       1
\I2S:bI2S:tx_underflow_0\/q                   macrocell2      3350  39554  145071  RISE       1
\I2S:bI2S:Tx:STS[0]:Sts\/status_0             statusicell1    2265  41819  145071  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:STS[0]:Sts\/clock                           statusicell1         3306  24130  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_5
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 146633p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24130
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183381

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                       13606
-------------------------------------   ----- 
End-of-path arrival time (ps)           36748
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        2318  23142  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb  datapathcell1   9280  32422  145071  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_5         macrocell11     4326  36748  146633  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          3306  24130  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2S:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 147189p

Capture Clock Arrival Time                              0
+ Clock path delay                                  25177
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184427

Launch Clock Arrival Time                       0
+ Clock path delay                      25177
+ Data path delay                       12062
-------------------------------------   ----- 
End-of-path arrival time (ps)           37238
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        4353  25177  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell2   9280  34457  145020  RISE       1
\I2S:bI2S:rx_overflow_sticky\/main_3          macrocell24     2782  37238  147189  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          4353  25177  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/so_comb
Path End       : Net_4031_0/main_6
Capture Clock  : Net_4031_0/clock_0
Path slack     : 148266p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23142
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182392

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                       10984
-------------------------------------   ----- 
End-of-path arrival time (ps)           34126
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        2318  23142  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/so_comb  datapathcell1   8690  31832  148266  RISE       1
Net_4031_0/main_6                    macrocell18     2294  34126  148266  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          2318  23142  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rx_data_in_0\/main_3
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 148993p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24127
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183377

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                       11242
-------------------------------------   ----- 
End-of-path arrival time (ps)           34384
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2   count7cell    2110  25252  148993  RISE       1
\I2S:bI2S:rx_data_in_0\/main_3  macrocell26   9132  34384  148993  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          3303  24127  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_1
Capture Clock  : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 149154p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23142
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -6970
------------------------------------------------   ------ 
End-of-path required time (ps)                     178932

Launch Clock Arrival Time                       0
+ Clock path delay                      24130
+ Data path delay                        5648
-------------------------------------   ----- 
End-of-path arrival time (ps)           29778
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3306  24130  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q                macrocell15     1250  25380  149154  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_1  datapathcell1   4398  29778  149154  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        2318  23142  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:txenable\/main_5
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 149527p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24127
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183377

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                       10708
-------------------------------------   ----- 
End-of-path arrival time (ps)           33850
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  25252  148993  RISE       1
\I2S:bI2S:txenable\/main_5     macrocell12   8598  33850  149527  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          3303  24127  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rx_state_2\/main_3
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 150271p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24249
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183500

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                       10087
-------------------------------------   ----- 
End-of-path arrival time (ps)           33229
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  25252  148993  RISE       1
\I2S:bI2S:rx_state_2\/main_3   macrocell20   7977  33229  150271  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          3426  24249  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rx_state_1\/main_2
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 150271p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24249
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183500

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                       10087
-------------------------------------   ----- 
End-of-path arrival time (ps)           33229
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  25252  148993  RISE       1
\I2S:bI2S:rx_state_1\/main_2   macrocell21   7977  33229  150271  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          3426  24249  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rx_state_0\/main_2
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 150271p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24249
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183500

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                       10087
-------------------------------------   ----- 
End-of-path arrival time (ps)           33229
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  25252  148993  RISE       1
\I2S:bI2S:rx_state_0\/main_2   macrocell22   7977  33229  150271  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          3426  24249  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rxenable\/main_5
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 150281p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24247
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183497

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                       10074
-------------------------------------   ----- 
End-of-path arrival time (ps)           33216
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  25252  148993  RISE       1
\I2S:bI2S:rxenable\/main_5     macrocell25   7964  33216  150281  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          3423  24247  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:tx_state_1\/main_4
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 150425p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24130
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183381

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        9814
-------------------------------------   ----- 
End-of-path arrival time (ps)           32956
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  25252  148993  RISE       1
\I2S:bI2S:tx_state_1\/main_4   macrocell15   7704  32956  150425  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3306  24130  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : Net_4031_0/main_3
Capture Clock  : Net_4031_0/clock_0
Path slack     : 150742p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23142
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182392

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        8508
-------------------------------------   ----- 
End-of-path arrival time (ps)           31650
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  25252  148993  RISE       1
Net_4031_0/main_3              macrocell18   6398  31650  150742  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          2318  23142  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_2
Capture Clock  : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 150903p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23142
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -6970
------------------------------------------------   ------ 
End-of-path required time (ps)                     178932

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        4887
-------------------------------------   ----- 
End-of-path arrival time (ps)           28029
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2318  23142  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q                macrocell14     1250  24392  150903  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_2  datapathcell1   3637  28029  150903  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        2318  23142  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_0
Capture Clock  : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 151622p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23142
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -6970
------------------------------------------------   ------ 
End-of-path required time (ps)                     178932

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        4169
-------------------------------------   ----- 
End-of-path arrival time (ps)           27311
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2318  23142  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q                macrocell16     1250  24392  151622  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_0  datapathcell1   2919  27311  151622  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        2318  23142  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_state_2\/main_9
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 152040p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23142
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182392

Launch Clock Arrival Time                       0
+ Clock path delay                      24130
+ Data path delay                        6222
-------------------------------------   ----- 
End-of-path arrival time (ps)           30352
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3306  24130  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q       macrocell15   1250  25380  149154  RISE       1
\I2S:bI2S:tx_state_2\/main_9  macrocell14   4972  30352  152040  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2318  23142  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_state_0\/main_9
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 152040p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23142
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182392

Launch Clock Arrival Time                       0
+ Clock path delay                      24130
+ Data path delay                        6222
-------------------------------------   ----- 
End-of-path arrival time (ps)           30352
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3306  24130  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q       macrocell15   1250  25380  149154  RISE       1
\I2S:bI2S:tx_state_0\/main_9  macrocell16   4972  30352  152040  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2318  23142  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 152106p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24127
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183377

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        8129
-------------------------------------   ----- 
End-of-path arrival time (ps)           31271
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4   count7cell    2110  25252  152106  RISE       1
\I2S:bI2S:rx_data_in_0\/main_1  macrocell26   6019  31271  152106  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          3303  24127  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:txenable\/main_3
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 152115p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24127
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183377

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        8121
-------------------------------------   ----- 
End-of-path arrival time (ps)           31263
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  25252  152106  RISE       1
\I2S:bI2S:txenable\/main_3     macrocell12   6011  31263  152115  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          3303  24127  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:txenable\/main_2
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 152401p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24127
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183377

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        7834
-------------------------------------   ----- 
End-of-path arrival time (ps)           30976
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  25252  152401  RISE       1
\I2S:bI2S:txenable\/main_2     macrocell12   5724  30976  152401  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          3303  24127  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:tx_state_1\/main_1
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 152409p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24130
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183381

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        7830
-------------------------------------   ----- 
End-of-path arrival time (ps)           30972
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  25252  152401  RISE       1
\I2S:bI2S:tx_state_1\/main_1   macrocell15   5720  30972  152409  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3306  24130  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_2
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 152484p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24130
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183381

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        7755
-------------------------------------   ----- 
End-of-path arrival time (ps)           30897
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2318  23142  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q                macrocell14   1250  24392  150903  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_2  macrocell11   6505  30897  152484  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          3306  24130  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_3
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 152484p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24130
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183381

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        7755
-------------------------------------   ----- 
End-of-path arrival time (ps)           30897
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2318  23142  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q             macrocell14   1250  24392  150903  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_3  macrocell13   6505  30897  152484  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          3306  24130  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:d0_load\/main_0
Capture Clock  : \I2S:bI2S:d0_load\/clock_0
Path slack     : 152484p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24130
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183381

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        7755
-------------------------------------   ----- 
End-of-path arrival time (ps)           30897
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2318  23142  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q    macrocell14   1250  24392  150903  RISE       1
\I2S:bI2S:d0_load\/main_0  macrocell17   6505  30897  152484  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:d0_load\/clock_0                               macrocell17          3306  24130  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : Net_4031_0/main_2
Capture Clock  : Net_4031_0/clock_0
Path slack     : 152580p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23142
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182392

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        6671
-------------------------------------   ----- 
End-of-path arrival time (ps)           29813
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  25252  152580  RISE       1
Net_4031_0/main_2              macrocell18   4561  29813  152580  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          2318  23142  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:tx_state_1\/main_2
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 152638p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24130
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183381

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        7601
-------------------------------------   ----- 
End-of-path arrival time (ps)           30743
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  25252  152106  RISE       1
\I2S:bI2S:tx_state_1\/main_2   macrocell15   5491  30743  152638  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3306  24130  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:tx_state_1\/main_3
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 152645p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24130
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183381

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        7593
-------------------------------------   ----- 
End-of-path arrival time (ps)           30735
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  25252  152580  RISE       1
\I2S:bI2S:tx_state_1\/main_3   macrocell15   5483  30735  152645  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3306  24130  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:tx_state_1\/main_0
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 152688p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24130
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183381

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        7551
-------------------------------------   ----- 
End-of-path arrival time (ps)           30693
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  25252  152688  RISE       1
\I2S:bI2S:tx_state_1\/main_0   macrocell15   5441  30693  152688  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3306  24130  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:tx_state_2\/main_4
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 152720p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23142
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182392

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        6531
-------------------------------------   ----- 
End-of-path arrival time (ps)           29673
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  25252  148993  RISE       1
\I2S:bI2S:tx_state_2\/main_4   macrocell14   4421  29673  152720  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2318  23142  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:tx_state_0\/main_4
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 152720p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23142
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182392

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        6531
-------------------------------------   ----- 
End-of-path arrival time (ps)           29673
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  25252  148993  RISE       1
\I2S:bI2S:tx_state_0\/main_4   macrocell16   4421  29673  152720  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2318  23142  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:CtlReg\/control_2
Path End       : \I2S:bI2S:CtlReg__2__SYNC\/main_0
Capture Clock  : \I2S:bI2S:CtlReg__2__SYNC\/clock_0
Path slack     : 152809p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24249
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183500

Launch Clock Arrival Time                       0
+ Clock path delay                      25177
+ Data path delay                        5514
-------------------------------------   ----- 
End-of-path arrival time (ps)           30691
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg\/clock                                  controlcell1         4353  25177  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2S:bI2S:CtlReg\/control_2        controlcell1   2580  27757  152809  RISE       1
\I2S:bI2S:CtlReg__2__SYNC\/main_0  macrocell7     2934  30691  152809  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg__2__SYNC\/clock_0                       macrocell7           3426  24249  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:tx_state_2\/main_6
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 152998p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23142
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182392

Launch Clock Arrival Time                       0
+ Clock path delay                      24127
+ Data path delay                        5267
-------------------------------------   ----- 
End-of-path arrival time (ps)           29394
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          3303  24127  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q         macrocell12   1250  25377  152998  RISE       1
\I2S:bI2S:tx_state_2\/main_6  macrocell14   4017  29394  152998  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2318  23142  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:tx_state_0\/main_6
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 152998p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23142
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182392

Launch Clock Arrival Time                       0
+ Clock path delay                      24127
+ Data path delay                        5267
-------------------------------------   ----- 
End-of-path arrival time (ps)           29394
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          3303  24127  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q         macrocell12   1250  25377  152998  RISE       1
\I2S:bI2S:tx_state_0\/main_6  macrocell16   4017  29394  152998  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2318  23142  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_state_1\/main_8
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 153013p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24130
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183381

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        7225
-------------------------------------   ----- 
End-of-path arrival time (ps)           30367
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2318  23142  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q       macrocell14   1250  24392  150903  RISE       1
\I2S:bI2S:tx_state_1\/main_8  macrocell15   5975  30367  153013  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3306  24130  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:EN_ASYNC:CtlEnSync\/out
Path End       : \I2S:bI2S:txenable\/main_0
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 153060p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24127
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183377

Launch Clock Arrival Time                       0
+ Clock path delay                      24249
+ Data path delay                        6068
-------------------------------------   ----- 
End-of-path arrival time (ps)           30318
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:EN_ASYNC:CtlEnSync\/clock                      synccell             3426  24249  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:EN_ASYNC:CtlEnSync\/out  synccell      1480  25729  153060  RISE       1
\I2S:bI2S:txenable\/main_0         macrocell12   4588  30318  153060  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          3303  24127  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:rx_data_in_0\/main_0
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 153078p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24127
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183377

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        7158
-------------------------------------   ----- 
End-of-path arrival time (ps)           30300
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5   count7cell    2110  25252  152401  RISE       1
\I2S:bI2S:rx_data_in_0\/main_0  macrocell26   5048  30300  153078  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          3303  24127  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:EN_ASYNC:CtlEnSync\/out
Path End       : \I2S:bI2S:BitCounter\/enable
Capture Clock  : \I2S:bI2S:BitCounter\/clock
Path slack     : 153149p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23142
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3340
------------------------------------------------   ------ 
End-of-path required time (ps)                     182562

Launch Clock Arrival Time                       0
+ Clock path delay                      24249
+ Data path delay                        5164
-------------------------------------   ----- 
End-of-path arrival time (ps)           29414
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:EN_ASYNC:CtlEnSync\/clock                      synccell             3426  24249  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:EN_ASYNC:CtlEnSync\/out  synccell      1480  25729  153060  RISE       1
\I2S:bI2S:BitCounter\/enable       count7cell    3684  29414  153149  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:tx_state_2\/main_3
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 153149p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23142
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182392

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        6101
-------------------------------------   ----- 
End-of-path arrival time (ps)           29243
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  25252  152580  RISE       1
\I2S:bI2S:tx_state_2\/main_3   macrocell14   3991  29243  153149  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2318  23142  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:tx_state_0\/main_3
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 153149p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23142
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182392

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        6101
-------------------------------------   ----- 
End-of-path arrival time (ps)           29243
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  25252  152580  RISE       1
\I2S:bI2S:tx_state_0\/main_3   macrocell16   3991  29243  153149  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2318  23142  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:txenable\/main_4
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 153176p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24127
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183377

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        7060
-------------------------------------   ----- 
End-of-path arrival time (ps)           30202
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  25252  152580  RISE       1
\I2S:bI2S:txenable\/main_4     macrocell12   4950  30202  153176  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          3303  24127  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_swap_done_reg\/q
Path End       : \I2S:bI2S:tx_state_2\/main_7
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 153404p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23142
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182392

Launch Clock Arrival Time                       0
+ Clock path delay                      24130
+ Data path delay                        4858
-------------------------------------   ----- 
End-of-path arrival time (ps)           28989
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          3306  24130  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_swap_done_reg\/q  macrocell13   1250  25380  153404  RISE       1
\I2S:bI2S:tx_state_2\/main_7   macrocell14   3608  28989  153404  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2318  23142  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_swap_done_reg\/q
Path End       : \I2S:bI2S:tx_state_0\/main_7
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 153404p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23142
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182392

Launch Clock Arrival Time                       0
+ Clock path delay                      24130
+ Data path delay                        4858
-------------------------------------   ----- 
End-of-path arrival time (ps)           28989
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          3306  24130  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_swap_done_reg\/q  macrocell13   1250  25380  153404  RISE       1
\I2S:bI2S:tx_state_0\/main_7   macrocell16   3608  28989  153404  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2318  23142  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_1
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 153555p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24130
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183381

Launch Clock Arrival Time                       0
+ Clock path delay                      24127
+ Data path delay                        5698
-------------------------------------   ----- 
End-of-path arrival time (ps)           29825
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          3303  24127  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q               macrocell12   1250  25377  152998  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_1  macrocell13   4448  29825  153555  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          3306  24130  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_0
Path End       : \I2S:bI2S:txenable\/main_7
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 153580p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24127
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183377

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        6656
-------------------------------------   ----- 
End-of-path arrival time (ps)           29798
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_0  count7cell    2110  25252  153580  RISE       1
\I2S:bI2S:txenable\/main_7     macrocell12   4546  29798  153580  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          3303  24127  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:txenable\/main_1
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 153588p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24127
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183377

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        6648
-------------------------------------   ----- 
End-of-path arrival time (ps)           29790
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  25252  152688  RISE       1
\I2S:bI2S:txenable\/main_1     macrocell12   4538  29790  153588  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          3303  24127  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rx_data_in_0\/main_2
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 153590p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24127
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183377

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        6645
-------------------------------------   ----- 
End-of-path arrival time (ps)           29787
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3   count7cell    2110  25252  152580  RISE       1
\I2S:bI2S:rx_data_in_0\/main_2  macrocell26   4535  29787  153590  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          3303  24127  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_0
Path End       : \I2S:bI2S:rx_data_in_0\/main_5
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 153591p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24127
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183377

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        6644
-------------------------------------   ----- 
End-of-path arrival time (ps)           29786
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_0   count7cell    2110  25252  153580  RISE       1
\I2S:bI2S:rx_data_in_0\/main_5  macrocell26   4534  29786  153591  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          3303  24127  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_0
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 153595p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24130
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183381

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        6644
-------------------------------------   ----- 
End-of-path arrival time (ps)           29786
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6       count7cell    2110  25252  152688  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_0  macrocell13   4534  29786  153595  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          3306  24130  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_overflow_sticky\/q
Path End       : \I2S:bI2S:rxenable\/main_9
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 153651p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24247
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183497

Launch Clock Arrival Time                       0
+ Clock path delay                      25177
+ Data path delay                        4670
-------------------------------------   ----- 
End-of-path arrival time (ps)           29847
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          4353  25177  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_overflow_sticky\/q  macrocell24   1250  26427  153651  RISE       1
\I2S:bI2S:rxenable\/main_9       macrocell25   3420  29847  153651  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          3423  24247  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_state_2\/main_8
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 153801p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23142
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182392

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        5450
-------------------------------------   ----- 
End-of-path arrival time (ps)           28592
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2318  23142  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q       macrocell14   1250  24392  150903  RISE       1
\I2S:bI2S:tx_state_2\/main_8  macrocell14   4200  28592  153801  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2318  23142  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_state_0\/main_8
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 153801p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23142
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182392

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        5450
-------------------------------------   ----- 
End-of-path arrival time (ps)           28592
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2318  23142  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q       macrocell14   1250  24392  150903  RISE       1
\I2S:bI2S:tx_state_0\/main_8  macrocell16   4200  28592  153801  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2318  23142  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/out
Path End       : \I2S:bI2S:txenable\/main_8
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 153822p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24127
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183377

Launch Clock Arrival Time                       0
+ Clock path delay                      24249
+ Data path delay                        5306
-------------------------------------   ----- 
End-of-path arrival time (ps)           29555
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/clock              synccell             3426  24249  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/out  synccell      1480  25729  153822  RISE       1
\I2S:bI2S:txenable\/main_8                 macrocell12   3826  29555  153822  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          3303  24127  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/out
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_0
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 153833p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24130
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183381

Launch Clock Arrival Time                       0
+ Clock path delay                      24249
+ Data path delay                        5298
-------------------------------------   ----- 
End-of-path arrival time (ps)           29547
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/clock              synccell             3426  24249  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/out  synccell      1480  25729  153822  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_0      macrocell11   3818  29547  153833  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          3306  24130  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:txenable\/main_6
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 153884p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24127
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183377

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        6351
-------------------------------------   ----- 
End-of-path arrival time (ps)           29493
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  25252  153884  RISE       1
\I2S:bI2S:txenable\/main_6     macrocell12   4241  29493  153884  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          3303  24127  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:tx_state_1\/main_5
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 153886p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24130
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183381

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        6353
-------------------------------------   ----- 
End-of-path arrival time (ps)           29495
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  25252  153884  RISE       1
\I2S:bI2S:tx_state_1\/main_5   macrocell15   4243  29495  153886  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3306  24130  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rx_data_in_0\/main_4
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 153897p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24127
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183377

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        6339
-------------------------------------   ----- 
End-of-path arrival time (ps)           29481
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1   count7cell    2110  25252  153884  RISE       1
\I2S:bI2S:rx_data_in_0\/main_4  macrocell26   4229  29481  153897  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          3303  24127  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:tx_state_2\/main_1
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 153979p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23142
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182392

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        5271
-------------------------------------   ----- 
End-of-path arrival time (ps)           28413
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  25252  152401  RISE       1
\I2S:bI2S:tx_state_2\/main_1   macrocell14   3161  28413  153979  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2318  23142  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:tx_state_0\/main_1
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 153979p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23142
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182392

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        5271
-------------------------------------   ----- 
End-of-path arrival time (ps)           28413
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  25252  152401  RISE       1
\I2S:bI2S:tx_state_0\/main_1   macrocell16   3161  28413  153979  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2318  23142  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:reset\/q
Path End       : I2S_LRCLK/main_0
Capture Clock  : I2S_LRCLK/clock_0
Path slack     : 153990p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23142
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182392

Launch Clock Arrival Time                       0
+ Clock path delay                      24249
+ Data path delay                        4153
-------------------------------------   ----- 
End-of-path arrival time (ps)           28403
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:reset\/clock_0                                 macrocell9           3426  24249  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:reset\/q  macrocell9    1250  25499  153990  RISE       1
I2S_LRCLK/main_0    macrocell10   2903  28403  153990  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
I2S_LRCLK/clock_0                                        macrocell10          2318  23142  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : Net_4031_0/main_0
Capture Clock  : Net_4031_0/clock_0
Path slack     : 153995p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23142
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182392

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        5255
-------------------------------------   ----- 
End-of-path arrival time (ps)           28397
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  25252  152401  RISE       1
Net_4031_0/main_0              macrocell18   3145  28397  153995  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          2318  23142  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : Net_4031_0/main_4
Capture Clock  : Net_4031_0/clock_0
Path slack     : 154001p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23142
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182392

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        5250
-------------------------------------   ----- 
End-of-path arrival time (ps)           28392
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  25252  153884  RISE       1
Net_4031_0/main_4              macrocell18   3140  28392  154001  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          2318  23142  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:tx_state_2\/main_5
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 154003p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23142
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182392

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        5247
-------------------------------------   ----- 
End-of-path arrival time (ps)           28389
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  25252  153884  RISE       1
\I2S:bI2S:tx_state_2\/main_5   macrocell14   3137  28389  154003  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2318  23142  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:tx_state_0\/main_5
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 154003p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23142
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182392

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        5247
-------------------------------------   ----- 
End-of-path arrival time (ps)           28389
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  25252  153884  RISE       1
\I2S:bI2S:tx_state_0\/main_5   macrocell16   3137  28389  154003  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2318  23142  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_4
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 154015p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24130
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183381

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        6224
-------------------------------------   ----- 
End-of-path arrival time (ps)           29366
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2318  23142  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q                macrocell16   1250  24392  151622  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_4  macrocell11   4974  29366  154015  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          3306  24130  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_5
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 154015p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24130
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183381

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        6224
-------------------------------------   ----- 
End-of-path arrival time (ps)           29366
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2318  23142  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q             macrocell16   1250  24392  151622  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_5  macrocell13   4974  29366  154015  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          3306  24130  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:d0_load\/main_2
Capture Clock  : \I2S:bI2S:d0_load\/clock_0
Path slack     : 154015p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24130
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183381

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        6224
-------------------------------------   ----- 
End-of-path arrival time (ps)           29366
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2318  23142  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q    macrocell16   1250  24392  151622  RISE       1
\I2S:bI2S:d0_load\/main_2  macrocell17   4974  29366  154015  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:d0_load\/clock_0                               macrocell17          3306  24130  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rx_state_2\/main_4
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 154070p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24249
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183500

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        6288
-------------------------------------   ----- 
End-of-path arrival time (ps)           29430
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  25252  153884  RISE       1
\I2S:bI2S:rx_state_2\/main_4   macrocell20   4178  29430  154070  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          3426  24249  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rx_state_1\/main_3
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 154070p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24249
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183500

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        6288
-------------------------------------   ----- 
End-of-path arrival time (ps)           29430
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  25252  153884  RISE       1
\I2S:bI2S:rx_state_1\/main_3   macrocell21   4178  29430  154070  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          3426  24249  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rx_state_0\/main_3
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 154070p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24249
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183500

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        6288
-------------------------------------   ----- 
End-of-path arrival time (ps)           29430
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  25252  153884  RISE       1
\I2S:bI2S:rx_state_0\/main_3   macrocell22   4178  29430  154070  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          3426  24249  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rxenable\/main_6
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 154080p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24247
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183497

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        6275
-------------------------------------   ----- 
End-of-path arrival time (ps)           29417
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  25252  153884  RISE       1
\I2S:bI2S:rxenable\/main_6     macrocell25   4165  29417  154080  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          3423  24247  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:txenable\/main_10
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 154081p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24127
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183377

Launch Clock Arrival Time                       0
+ Clock path delay                      24127
+ Data path delay                        5169
-------------------------------------   ----- 
End-of-path arrival time (ps)           29296
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          3303  24127  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q        macrocell12   1250  25377  152998  RISE       1
\I2S:bI2S:txenable\/main_10  macrocell12   3919  29296  154081  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          3303  24127  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_data_in_0\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 154096p

Capture Clock Arrival Time                              0
+ Clock path delay                                  25177
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3650
------------------------------------------------   ------ 
End-of-path required time (ps)                     184287

Launch Clock Arrival Time                       0
+ Clock path delay                      24127
+ Data path delay                        6064
-------------------------------------   ----- 
End-of-path arrival time (ps)           30191
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          3303  24127  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_data_in_0\/q             macrocell26     1250  25377  154096  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell2   4814  30191  154096  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        4353  25177  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2S:bI2S:rx_f0_load\/clock_0
Path slack     : 154114p

Capture Clock Arrival Time                              0
+ Clock path delay                                  25177
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184427

Launch Clock Arrival Time                       0
+ Clock path delay                      24249
+ Data path delay                        6064
-------------------------------------   ----- 
End-of-path arrival time (ps)           30313
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          3426  24249  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell20   1250  25499  154114  RISE       1
\I2S:bI2S:rx_f0_load\/main_0  macrocell19   4814  30313  154114  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell19          4353  25177  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_0
Path End       : Net_4031_0/main_5
Capture Clock  : Net_4031_0/clock_0
Path slack     : 154156p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23142
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182392

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        5094
-------------------------------------   ----- 
End-of-path arrival time (ps)           28236
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_0  count7cell    2110  25252  153580  RISE       1
Net_4031_0/main_5              macrocell18   2984  28236  154156  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          2318  23142  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rx_state_2\/main_2
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 154203p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24249
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183500

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        6155
-------------------------------------   ----- 
End-of-path arrival time (ps)           29297
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  25252  152580  RISE       1
\I2S:bI2S:rx_state_2\/main_2   macrocell20   4045  29297  154203  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          3426  24249  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rx_state_1\/main_1
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 154203p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24249
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183500

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        6155
-------------------------------------   ----- 
End-of-path arrival time (ps)           29297
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  25252  152580  RISE       1
\I2S:bI2S:rx_state_1\/main_1   macrocell21   4045  29297  154203  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          3426  24249  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rx_state_0\/main_1
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 154203p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24249
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183500

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        6155
-------------------------------------   ----- 
End-of-path arrival time (ps)           29297
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  25252  152580  RISE       1
\I2S:bI2S:rx_state_0\/main_1   macrocell22   4045  29297  154203  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          3426  24249  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:rx_state_2\/main_0
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 154213p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24249
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183500

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        6145
-------------------------------------   ----- 
End-of-path arrival time (ps)           29287
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  25252  152401  RISE       1
\I2S:bI2S:rx_state_2\/main_0   macrocell20   4035  29287  154213  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          3426  24249  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:rx_state_1\/main_0
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 154213p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24249
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183500

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        6145
-------------------------------------   ----- 
End-of-path arrival time (ps)           29287
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  25252  152401  RISE       1
\I2S:bI2S:rx_state_1\/main_0   macrocell21   4035  29287  154213  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          3426  24249  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rxenable\/main_4
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 154225p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24247
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183497

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        6131
-------------------------------------   ----- 
End-of-path arrival time (ps)           29273
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  25252  152580  RISE       1
\I2S:bI2S:rxenable\/main_4     macrocell25   4021  29273  154225  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          3423  24247  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:rxenable\/main_2
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 154225p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24247
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183497

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        6130
-------------------------------------   ----- 
End-of-path arrival time (ps)           29272
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  25252  152401  RISE       1
\I2S:bI2S:rxenable\/main_2     macrocell25   4020  29272  154225  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          3423  24247  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:tx_state_2\/main_2
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 154322p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23142
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182392

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        4929
-------------------------------------   ----- 
End-of-path arrival time (ps)           28071
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  25252  152106  RISE       1
\I2S:bI2S:tx_state_2\/main_2   macrocell14   2819  28071  154322  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2318  23142  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:tx_state_0\/main_2
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 154322p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23142
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182392

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        4929
-------------------------------------   ----- 
End-of-path arrival time (ps)           28071
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  25252  152106  RISE       1
\I2S:bI2S:tx_state_0\/main_2   macrocell16   2819  28071  154322  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2318  23142  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : I2S_LRCLK/main_1
Capture Clock  : I2S_LRCLK/clock_0
Path slack     : 154324p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23142
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182392

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        4926
-------------------------------------   ----- 
End-of-path arrival time (ps)           28068
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  25252  152688  RISE       1
I2S_LRCLK/main_1               macrocell10   2816  28068  154324  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
I2S_LRCLK/clock_0                                        macrocell10          2318  23142  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:tx_state_2\/main_0
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 154327p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23142
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182392

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        4923
-------------------------------------   ----- 
End-of-path arrival time (ps)           28065
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  25252  152688  RISE       1
\I2S:bI2S:tx_state_2\/main_0   macrocell14   2813  28065  154327  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2318  23142  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:tx_state_0\/main_0
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 154327p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23142
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182392

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        4923
-------------------------------------   ----- 
End-of-path arrival time (ps)           28065
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  25252  152688  RISE       1
\I2S:bI2S:tx_state_0\/main_0   macrocell16   2813  28065  154327  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2318  23142  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : Net_4031_0/main_1
Capture Clock  : Net_4031_0/clock_0
Path slack     : 154328p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23142
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182392

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        4922
-------------------------------------   ----- 
End-of-path arrival time (ps)           28064
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  25252  152106  RISE       1
Net_4031_0/main_1              macrocell18   2812  28064  154328  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          2318  23142  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:CtlReg\/control_0
Path End       : \I2S:bI2S:CtlReg__0__SYNC\/main_0
Capture Clock  : \I2S:bI2S:CtlReg__0__SYNC\/clock_0
Path slack     : 154359p

Capture Clock Arrival Time                              0
+ Clock path delay                                  25177
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184427

Launch Clock Arrival Time                       0
+ Clock path delay                      25177
+ Data path delay                        4892
-------------------------------------   ----- 
End-of-path arrival time (ps)           30068
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg\/clock                                  controlcell1         4353  25177  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2S:bI2S:CtlReg\/control_0        controlcell1   2580  27757  154359  RISE       1
\I2S:bI2S:CtlReg__0__SYNC\/main_0  macrocell6     2312  30068  154359  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg__0__SYNC\/clock_0                       macrocell6           4353  25177  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:CtlReg\/control_1
Path End       : \I2S:bI2S:CtlReg__1__SYNC\/main_0
Capture Clock  : \I2S:bI2S:CtlReg__1__SYNC\/clock_0
Path slack     : 154359p

Capture Clock Arrival Time                              0
+ Clock path delay                                  25177
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184427

Launch Clock Arrival Time                       0
+ Clock path delay                      25177
+ Data path delay                        4891
-------------------------------------   ----- 
End-of-path arrival time (ps)           30068
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg\/clock                                  controlcell1         4353  25177  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2S:bI2S:CtlReg\/control_1        controlcell1   2580  27757  154359  RISE       1
\I2S:bI2S:CtlReg__1__SYNC\/main_0  macrocell8     2311  30068  154359  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg__1__SYNC\/clock_0                       macrocell8           4353  25177  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:rx_state_2\/main_1
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 154388p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24249
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183500

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        5970
-------------------------------------   ----- 
End-of-path arrival time (ps)           29112
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  25252  152106  RISE       1
\I2S:bI2S:rx_state_2\/main_1   macrocell20   3860  29112  154388  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          3426  24249  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:rx_state_0\/main_0
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 154388p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24249
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183500

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        5970
-------------------------------------   ----- 
End-of-path arrival time (ps)           29112
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  25252  152106  RISE       1
\I2S:bI2S:rx_state_0\/main_0   macrocell22   3860  29112  154388  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          3426  24249  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:rxenable\/main_3
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 154408p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24247
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183497

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        5947
-------------------------------------   ----- 
End-of-path arrival time (ps)           29089
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  25252  152106  RISE       1
\I2S:bI2S:rxenable\/main_3     macrocell25   3837  29089  154408  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          3423  24247  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 154413p

Capture Clock Arrival Time                              0
+ Clock path delay                                  25177
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3170
------------------------------------------------   ------ 
End-of-path required time (ps)                     184767

Launch Clock Arrival Time                       0
+ Clock path delay                      24249
+ Data path delay                        6105
-------------------------------------   ----- 
End-of-path arrival time (ps)           30354
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          3426  24249  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q                macrocell21     1250  25499  154413  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell2   4855  30354  154413  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        4353  25177  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_0
Path End       : \I2S:bI2S:rxenable\/main_7
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 154533p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24247
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183497

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        5822
-------------------------------------   ----- 
End-of-path arrival time (ps)           28964
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_0  count7cell    2110  25252  153580  RISE       1
\I2S:bI2S:rxenable\/main_7     macrocell25   3712  28964  154533  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          3423  24247  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4031_0/q
Path End       : Net_4031_0/main_7
Capture Clock  : Net_4031_0/clock_0
Path slack     : 154538p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23142
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182392

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        4712
-------------------------------------   ----- 
End-of-path arrival time (ps)           27854
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          2318  23142  RISE       1

Data path
pin name           model name   delay     AT   slack  edge  Fanout
-----------------  -----------  -----  -----  ------  ----  ------
Net_4031_0/q       macrocell18   1250  24392  154538  RISE       1
Net_4031_0/main_7  macrocell18   3462  27854  154538  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          2318  23142  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_state_1\/main_10
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 154567p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24130
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183381

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        5672
-------------------------------------   ----- 
End-of-path arrival time (ps)           28814
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q        macrocell16   1250  24392  151622  RISE       1
\I2S:bI2S:tx_state_1\/main_10  macrocell15   4422  28814  154567  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3306  24130  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:rxenable\/main_1
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 154571p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24247
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183497

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        5784
-------------------------------------   ----- 
End-of-path arrival time (ps)           28926
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  25252  152688  RISE       1
\I2S:bI2S:rxenable\/main_1     macrocell25   3674  28926  154571  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          3423  24247  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2S:bI2S:rx_f0_load\/clock_0
Path slack     : 154633p

Capture Clock Arrival Time                              0
+ Clock path delay                                  25177
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184427

Launch Clock Arrival Time                       0
+ Clock path delay                      24249
+ Data path delay                        5545
-------------------------------------   ----- 
End-of-path arrival time (ps)           29794
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          3426  24249  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell21   1250  25499  154413  RISE       1
\I2S:bI2S:rx_f0_load\/main_1  macrocell19   4295  29794  154633  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell19          4353  25177  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_f1_load\/main_0
Capture Clock  : \I2S:bI2S:rx_f1_load\/clock_0
Path slack     : 154683p

Capture Clock Arrival Time                              0
+ Clock path delay                                  25177
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184427

Launch Clock Arrival Time                       0
+ Clock path delay                      24249
+ Data path delay                        5495
-------------------------------------   ----- 
End-of-path arrival time (ps)           29744
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          3426  24249  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell20   1250  25499  154114  RISE       1
\I2S:bI2S:rx_f1_load\/main_0  macrocell23   4245  29744  154683  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f1_load\/clock_0                            macrocell23          4353  25177  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:tx_state_1\/main_6
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 154884p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24130
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183381

Launch Clock Arrival Time                       0
+ Clock path delay                      24127
+ Data path delay                        4370
-------------------------------------   ----- 
End-of-path arrival time (ps)           28497
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          3303  24127  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q         macrocell12   1250  25377  152998  RISE       1
\I2S:bI2S:tx_state_1\/main_6  macrocell15   3120  28497  154884  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3306  24130  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:EN_ASYNC:CtlEnSync\/out
Path End       : \I2S:bI2S:rxenable\/main_0
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 154963p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24247
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183497

Launch Clock Arrival Time                       0
+ Clock path delay                      24249
+ Data path delay                        4285
-------------------------------------   ----- 
End-of-path arrival time (ps)           28534
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:EN_ASYNC:CtlEnSync\/clock                      synccell             3426  24249  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:EN_ASYNC:CtlEnSync\/out  synccell      1480  25729  153060  RISE       1
\I2S:bI2S:rxenable\/main_0         macrocell25   2805  28534  154963  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          3423  24247  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:EN_ASYNC:CtlEnSync\/out
Path End       : \I2S:bI2S:reset\/main_0
Capture Clock  : \I2S:bI2S:reset\/clock_0
Path slack     : 154986p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24249
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183500

Launch Clock Arrival Time                       0
+ Clock path delay                      24249
+ Data path delay                        4265
-------------------------------------   ----- 
End-of-path arrival time (ps)           28514
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:EN_ASYNC:CtlEnSync\/clock                      synccell             3426  24249  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:EN_ASYNC:CtlEnSync\/out  synccell      1480  25729  153060  RISE       1
\I2S:bI2S:reset\/main_0            macrocell9    2785  28514  154986  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:reset\/clock_0                                 macrocell9           3426  24249  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_f1_load\/main_1
Capture Clock  : \I2S:bI2S:rx_f1_load\/clock_0
Path slack     : 155080p

Capture Clock Arrival Time                              0
+ Clock path delay                                  25177
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184427

Launch Clock Arrival Time                       0
+ Clock path delay                      24249
+ Data path delay                        5097
-------------------------------------   ----- 
End-of-path arrival time (ps)           29347
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          3426  24249  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell21   1250  25499  154413  RISE       1
\I2S:bI2S:rx_f1_load\/main_1  macrocell23   3847  29347  155080  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f1_load\/clock_0                            macrocell23          4353  25177  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_state_2\/main_10
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 155095p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23142
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182392

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        4156
-------------------------------------   ----- 
End-of-path arrival time (ps)           27298
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q        macrocell16   1250  24392  151622  RISE       1
\I2S:bI2S:tx_state_2\/main_10  macrocell14   2906  27298  155095  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          2318  23142  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_state_0\/main_10
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 155095p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23142
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182392

Launch Clock Arrival Time                       0
+ Clock path delay                      23142
+ Data path delay                        4156
-------------------------------------   ----- 
End-of-path arrival time (ps)           27298
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2318  23142  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q        macrocell16   1250  24392  151622  RISE       1
\I2S:bI2S:tx_state_0\/main_10  macrocell16   2906  27298  155095  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          2318  23142  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_f0_load\/q
Path End       : \I2S:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2S:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 155102p

Capture Clock Arrival Time                              0
+ Clock path delay                                  25177
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184427

Launch Clock Arrival Time                       0
+ Clock path delay                      25177
+ Data path delay                        4148
-------------------------------------   ----- 
End-of-path arrival time (ps)           29325
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell19          4353  25177  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_f0_load\/q               macrocell19   1250  26427  152940  RISE       1
\I2S:bI2S:rx_overflow_sticky\/main_1  macrocell24   2898  29325  155102  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          4353  25177  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/out
Path End       : \I2S:bI2S:rxenable\/main_8
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 155114p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24247
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183497

Launch Clock Arrival Time                       0
+ Clock path delay                      24249
+ Data path delay                        4133
-------------------------------------   ----- 
End-of-path arrival time (ps)           28383
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/clock              synccell             3426  24249  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/out  synccell      1480  25729  155114  RISE       1
\I2S:bI2S:rxenable\/main_8                 macrocell25   2653  28383  155114  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          3423  24247  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_3
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 155186p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24130
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183381

Launch Clock Arrival Time                       0
+ Clock path delay                      24130
+ Data path delay                        4064
-------------------------------------   ----- 
End-of-path arrival time (ps)           28194
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3306  24130  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q                macrocell15   1250  25380  149154  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_3  macrocell11   2814  28194  155186  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          3306  24130  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_4
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 155186p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24130
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183381

Launch Clock Arrival Time                       0
+ Clock path delay                      24130
+ Data path delay                        4064
-------------------------------------   ----- 
End-of-path arrival time (ps)           28194
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3306  24130  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q             macrocell15   1250  25380  149154  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_4  macrocell13   2814  28194  155186  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          3306  24130  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:d0_load\/main_1
Capture Clock  : \I2S:bI2S:d0_load\/clock_0
Path slack     : 155186p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24130
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183381

Launch Clock Arrival Time                       0
+ Clock path delay                      24130
+ Data path delay                        4064
-------------------------------------   ----- 
End-of-path arrival time (ps)           28194
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3306  24130  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q    macrocell15   1250  25380  149154  RISE       1
\I2S:bI2S:d0_load\/main_1  macrocell17   2814  28194  155186  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:d0_load\/clock_0                               macrocell17          3306  24130  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_state_1\/main_9
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 155193p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24130
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183381

Launch Clock Arrival Time                       0
+ Clock path delay                      24130
+ Data path delay                        4057
-------------------------------------   ----- 
End-of-path arrival time (ps)           28187
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3306  24130  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q       macrocell15   1250  25380  149154  RISE       1
\I2S:bI2S:tx_state_1\/main_9  macrocell15   2807  28187  155193  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3306  24130  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rxenable\/q
Path End       : \I2S:bI2S:rx_state_2\/main_8
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 155209p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24249
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183500

Launch Clock Arrival Time                       0
+ Clock path delay                      24247
+ Data path delay                        4044
-------------------------------------   ----- 
End-of-path arrival time (ps)           28291
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          3423  24247  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rxenable\/q         macrocell25   1250  25497  155209  RISE       1
\I2S:bI2S:rx_state_2\/main_8  macrocell20   2794  28291  155209  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          3426  24249  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rxenable\/q
Path End       : \I2S:bI2S:rx_state_1\/main_7
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 155209p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24249
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183500

Launch Clock Arrival Time                       0
+ Clock path delay                      24247
+ Data path delay                        4044
-------------------------------------   ----- 
End-of-path arrival time (ps)           28291
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          3423  24247  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rxenable\/q         macrocell25   1250  25497  155209  RISE       1
\I2S:bI2S:rx_state_1\/main_7  macrocell21   2794  28291  155209  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          3426  24249  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rxenable\/q
Path End       : \I2S:bI2S:rx_state_0\/main_7
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 155209p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24249
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183500

Launch Clock Arrival Time                       0
+ Clock path delay                      24247
+ Data path delay                        4044
-------------------------------------   ----- 
End-of-path arrival time (ps)           28291
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          3423  24247  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rxenable\/q         macrocell25   1250  25497  155209  RISE       1
\I2S:bI2S:rx_state_0\/main_7  macrocell22   2794  28291  155209  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          3426  24249  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rxenable\/q
Path End       : \I2S:bI2S:rxenable\/main_10
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 155220p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24247
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183497

Launch Clock Arrival Time                       0
+ Clock path delay                      24247
+ Data path delay                        4031
-------------------------------------   ----- 
End-of-path arrival time (ps)           28278
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          3423  24247  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rxenable\/q        macrocell25   1250  25497  155209  RISE       1
\I2S:bI2S:rxenable\/main_10  macrocell25   2781  28278  155220  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          3423  24247  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_underflow_sticky\/q
Path End       : \I2S:bI2S:txenable\/main_9
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 155286p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24127
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183377

Launch Clock Arrival Time                       0
+ Clock path delay                      24130
+ Data path delay                        3961
-------------------------------------   ----- 
End-of-path arrival time (ps)           28092
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          3306  24130  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_underflow_sticky\/q  macrocell11   1250  25380  155286  RISE       1
\I2S:bI2S:txenable\/main_9        macrocell12   2711  28092  155286  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          3303  24127  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_swap_done_reg\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_2
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 155295p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24130
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183381

Launch Clock Arrival Time                       0
+ Clock path delay                      24130
+ Data path delay                        3956
-------------------------------------   ----- 
End-of-path arrival time (ps)           28086
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          3306  24130  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_swap_done_reg\/q       macrocell13   1250  25380  153404  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_2  macrocell13   2706  28086  155295  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          3306  24130  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_swap_done_reg\/q
Path End       : \I2S:bI2S:tx_state_1\/main_7
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 155296p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24130
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183381

Launch Clock Arrival Time                       0
+ Clock path delay                      24130
+ Data path delay                        3954
-------------------------------------   ----- 
End-of-path arrival time (ps)           28084
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          3306  24130  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_swap_done_reg\/q  macrocell13   1250  25380  153404  RISE       1
\I2S:bI2S:tx_state_1\/main_7   macrocell15   2704  28084  155296  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3306  24130  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_underflow_sticky\/q
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_1
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 155299p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24130
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183381

Launch Clock Arrival Time                       0
+ Clock path delay                      24130
+ Data path delay                        3951
-------------------------------------   ----- 
End-of-path arrival time (ps)           28081
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          3306  24130  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_underflow_sticky\/q       macrocell11   1250  25380  155286  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_1  macrocell11   2701  28081  155299  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          3306  24130  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/out
Path End       : \I2S:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2S:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 155325p

Capture Clock Arrival Time                              0
+ Clock path delay                                  25177
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184427

Launch Clock Arrival Time                       0
+ Clock path delay                      24249
+ Data path delay                        4853
-------------------------------------   ----- 
End-of-path arrival time (ps)           29102
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/clock              synccell             3426  24249  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/out  synccell      1480  25729  155114  RISE       1
\I2S:bI2S:rx_overflow_sticky\/main_0       macrocell24   3373  29102  155325  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          4353  25177  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_overflow_sticky\/q
Path End       : \I2S:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2S:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 155374p

Capture Clock Arrival Time                              0
+ Clock path delay                                  25177
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184427

Launch Clock Arrival Time                       0
+ Clock path delay                      25177
+ Data path delay                        3876
-------------------------------------   ----- 
End-of-path arrival time (ps)           29053
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          4353  25177  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_overflow_sticky\/q       macrocell24   1250  26427  153651  RISE       1
\I2S:bI2S:rx_overflow_sticky\/main_2  macrocell24   2626  29053  155374  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          4353  25177  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2S:bI2S:rx_f0_load\/clock_0
Path slack     : 155390p

Capture Clock Arrival Time                              0
+ Clock path delay                                  25177
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184427

Launch Clock Arrival Time                       0
+ Clock path delay                      24249
+ Data path delay                        4788
-------------------------------------   ----- 
End-of-path arrival time (ps)           29037
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          3426  24249  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell22   1250  25499  155390  RISE       1
\I2S:bI2S:rx_f0_load\/main_2  macrocell19   3538  29037  155390  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell19          4353  25177  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 155406p

Capture Clock Arrival Time                              0
+ Clock path delay                                  25177
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3170
------------------------------------------------   ------ 
End-of-path required time (ps)                     184767

Launch Clock Arrival Time                       0
+ Clock path delay                      24249
+ Data path delay                        5112
-------------------------------------   ----- 
End-of-path arrival time (ps)           29361
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          3426  24249  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q                macrocell20     1250  25499  154114  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell2   3862  29361  155406  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        4353  25177  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_f1_load\/main_2
Capture Clock  : \I2S:bI2S:rx_f1_load\/clock_0
Path slack     : 155424p

Capture Clock Arrival Time                              0
+ Clock path delay                                  25177
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     184427

Launch Clock Arrival Time                       0
+ Clock path delay                      24249
+ Data path delay                        4754
-------------------------------------   ----- 
End-of-path arrival time (ps)           29003
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          3426  24249  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell22   1250  25499  155390  RISE       1
\I2S:bI2S:rx_f1_load\/main_2  macrocell23   3504  29003  155424  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f1_load\/clock_0                            macrocell23          4353  25177  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_data_in_0\/q
Path End       : \I2S:bI2S:rx_data_in_0\/main_6
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 155452p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24127
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183377

Launch Clock Arrival Time                       0
+ Clock path delay                      24127
+ Data path delay                        3798
-------------------------------------   ----- 
End-of-path arrival time (ps)           27925
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          3303  24127  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_data_in_0\/q       macrocell26   1250  25377  154096  RISE       1
\I2S:bI2S:rx_data_in_0\/main_6  macrocell26   2548  27925  155452  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          3303  24127  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_state_2\/main_6
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 155703p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24249
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183500

Launch Clock Arrival Time                       0
+ Clock path delay                      24249
+ Data path delay                        3547
-------------------------------------   ----- 
End-of-path arrival time (ps)           27797
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          3426  24249  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell21   1250  25499  154413  RISE       1
\I2S:bI2S:rx_state_2\/main_6  macrocell20   2297  27797  155703  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          3426  24249  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_state_1\/main_5
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 155703p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24249
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183500

Launch Clock Arrival Time                       0
+ Clock path delay                      24249
+ Data path delay                        3547
-------------------------------------   ----- 
End-of-path arrival time (ps)           27797
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          3426  24249  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell21   1250  25499  154413  RISE       1
\I2S:bI2S:rx_state_1\/main_5  macrocell21   2297  27797  155703  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          3426  24249  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_state_0\/main_5
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 155703p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24249
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183500

Launch Clock Arrival Time                       0
+ Clock path delay                      24249
+ Data path delay                        3547
-------------------------------------   ----- 
End-of-path arrival time (ps)           27797
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          3426  24249  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell21   1250  25499  154413  RISE       1
\I2S:bI2S:rx_state_0\/main_5  macrocell22   2297  27797  155703  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          3426  24249  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_state_2\/main_5
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 155709p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24249
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183500

Launch Clock Arrival Time                       0
+ Clock path delay                      24249
+ Data path delay                        3541
-------------------------------------   ----- 
End-of-path arrival time (ps)           27791
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          3426  24249  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell20   1250  25499  154114  RISE       1
\I2S:bI2S:rx_state_2\/main_5  macrocell20   2291  27791  155709  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          3426  24249  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_state_1\/main_4
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 155709p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24249
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183500

Launch Clock Arrival Time                       0
+ Clock path delay                      24249
+ Data path delay                        3541
-------------------------------------   ----- 
End-of-path arrival time (ps)           27791
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          3426  24249  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell20   1250  25499  154114  RISE       1
\I2S:bI2S:rx_state_1\/main_4  macrocell21   2291  27791  155709  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          3426  24249  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_state_0\/main_4
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 155709p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24249
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183500

Launch Clock Arrival Time                       0
+ Clock path delay                      24249
+ Data path delay                        3541
-------------------------------------   ----- 
End-of-path arrival time (ps)           27791
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          3426  24249  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell20   1250  25499  154114  RISE       1
\I2S:bI2S:rx_state_0\/main_4  macrocell22   2291  27791  155709  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          3426  24249  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_state_2\/main_7
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 155711p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24249
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183500

Launch Clock Arrival Time                       0
+ Clock path delay                      24249
+ Data path delay                        3540
-------------------------------------   ----- 
End-of-path arrival time (ps)           27789
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          3426  24249  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell22   1250  25499  155390  RISE       1
\I2S:bI2S:rx_state_2\/main_7  macrocell20   2290  27789  155711  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          3426  24249  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_state_1\/main_6
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 155711p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24249
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183500

Launch Clock Arrival Time                       0
+ Clock path delay                      24249
+ Data path delay                        3540
-------------------------------------   ----- 
End-of-path arrival time (ps)           27789
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          3426  24249  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell22   1250  25499  155390  RISE       1
\I2S:bI2S:rx_state_1\/main_6  macrocell21   2290  27789  155711  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          3426  24249  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_state_0\/main_6
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 155711p

Capture Clock Arrival Time                              0
+ Clock path delay                                  24249
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     183500

Launch Clock Arrival Time                       0
+ Clock path delay                      24249
+ Data path delay                        3540
-------------------------------------   ----- 
End-of-path arrival time (ps)           27789
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          3426  24249  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell22   1250  25499  155390  RISE       1
\I2S:bI2S:rx_state_0\/main_6  macrocell22   2290  27789  155711  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          3426  24249  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 155728p

Capture Clock Arrival Time                              0
+ Clock path delay                                  25177
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3170
------------------------------------------------   ------ 
End-of-path required time (ps)                     184767

Launch Clock Arrival Time                       0
+ Clock path delay                      24249
+ Data path delay                        4790
-------------------------------------   ----- 
End-of-path arrival time (ps)           29039
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          3426  24249  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q                macrocell22     1250  25499  155390  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell2   3540  29039  155728  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        4353  25177  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:d0_load\/q
Path End       : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/d0_load
Capture Clock  : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 157667p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23142
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     185902

Launch Clock Arrival Time                       0
+ Clock path delay                      24130
+ Data path delay                        4105
-------------------------------------   ----- 
End-of-path arrival time (ps)           28235
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:d0_load\/clock_0                               macrocell17          3306  24130  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:d0_load\/q                 macrocell17     1250  25380  157667  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/d0_load  datapathcell1   2855  28235  157667  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        2318  23142  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_f0_load\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 158606p

Capture Clock Arrival Time                              0
+ Clock path delay                                  25177
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     187937

Launch Clock Arrival Time                       0
+ Clock path delay                      25177
+ Data path delay                        4154
-------------------------------------   ----- 
End-of-path arrival time (ps)           29331
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell19          4353  25177  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_f0_load\/q              macrocell19     1250  26427  152940  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell2   2904  29331  158606  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        4353  25177  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_f1_load\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f1_load
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 159212p

Capture Clock Arrival Time                              0
+ Clock path delay                                  25177
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     187937

Launch Clock Arrival Time                       0
+ Clock path delay                      25177
+ Data path delay                        3548
-------------------------------------   ----- 
End-of-path arrival time (ps)           28725
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f1_load\/clock_0                            macrocell23          4353  25177  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_f1_load\/q              macrocell23     1250  26427  159212  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f1_load  datapathcell2   2298  28725  159212  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           5343   5343  RISE       1
Net_3651/q                                               macrocell5           3350   8693  RISE       1
Net_3641/clock_0                                         macrocell28          2933  11626  RISE       1
Net_3641/q                                               macrocell28          1250  12876  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  12876  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          6697  19574  RISE       1
Clk_I2S/q                                                macrocell27          1250  20824  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  20824  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        4353  25177  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

