

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_2'
================================================================
* Date:           Fri Dec 27 12:09:33 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    13.537|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+---------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  |   Trip  |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+---------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|       16|    no    |
        | + Loop 1.1      |    ?|    ?|         ?|          -|          -| 14 ~ 28 |    no    |
        |  ++ Loop 1.1.1  |    ?|    ?|        18|          -|          -|        ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|     36|       -|      -|    -|
|Expression       |        -|      0|       0|   2168|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    385|    -|
|Register         |        -|      -|    1688|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     36|    1688|   2553|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     16|       1|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +------------------------------------+--------------------------------+-----------+
    |              Instance              |             Module             | Expression|
    +------------------------------------+--------------------------------+-----------+
    |network_mul_mul_16s_16s_30_1_1_U62  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U63  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U64  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U65  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U66  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U67  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U68  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U69  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U70  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U71  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U72  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U73  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U74  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U75  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U76  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U77  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U78  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U79  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U80  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U81  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U82  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U83  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U84  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U85  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U86  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U87  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U88  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U89  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U90  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U91  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U92  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U93  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U94  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U95  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U96  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U97  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    +------------------------------------+--------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |tmp5_0_0_0_fu_694_p2    |     *    |      0|  0|  51|           7|           9|
    |tmp5_0_1_0_fu_713_p2    |     *    |      0|  0|  51|           7|           9|
    |tmp5_0_2_0_fu_732_p2    |     *    |      0|  0|  51|           7|           9|
    |tmp7_0_fu_751_p2        |     *    |      0|  0|  51|           6|           9|
    |add_ln19_98_fu_528_p2   |     +    |      0|  0|  15|           9|           9|
    |add_ln19_fu_523_p2      |     +    |      0|  0|  15|           9|           9|
    |add_ln21_fu_1566_p2     |     +    |      0|  0|  23|          16|           3|
    |add_ln28_10_fu_789_p2   |     +    |      0|  0|  24|          17|          17|
    |add_ln28_11_fu_809_p2   |     +    |      0|  0|  24|          17|          17|
    |add_ln28_12_fu_824_p2   |     +    |      0|  0|  24|          17|          17|
    |add_ln28_13_fu_833_p2   |     +    |      0|  0|  24|          17|          17|
    |add_ln28_14_fu_842_p2   |     +    |      0|  0|  24|          17|          17|
    |add_ln28_15_fu_851_p2   |     +    |      0|  0|  24|          17|          17|
    |add_ln28_16_fu_860_p2   |     +    |      0|  0|  24|          17|          17|
    |add_ln28_17_fu_869_p2   |     +    |      0|  0|  24|          17|          17|
    |add_ln28_18_fu_1043_p2  |     +    |      0|  0|  23|          16|          16|
    |add_ln28_19_fu_1019_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_1_fu_581_p2    |     +    |      0|  0|  15|           1|           8|
    |add_ln28_20_fu_1025_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_21_fu_1048_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_22_fu_1053_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_23_fu_1031_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_24_fu_1037_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_25_fu_1057_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_26_fu_1062_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_27_fu_1087_p2  |     +    |      0|  0|  24|          17|           1|
    |add_ln28_28_fu_1092_p2  |     +    |      0|  0|  24|          17|          17|
    |add_ln28_29_fu_1112_p2  |     +    |      0|  0|  24|          17|          17|
    |add_ln28_2_fu_592_p2    |     +    |      0|  0|  15|           2|           8|
    |add_ln28_30_fu_1170_p2  |     +    |      0|  0|  24|          17|          17|
    |add_ln28_31_fu_1179_p2  |     +    |      0|  0|  24|          17|          17|
    |add_ln28_32_fu_1199_p2  |     +    |      0|  0|  24|          17|          17|
    |add_ln28_33_fu_1208_p2  |     +    |      0|  0|  24|          17|          17|
    |add_ln28_34_fu_1280_p2  |     +    |      0|  0|  23|          16|          16|
    |add_ln28_35_fu_1188_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_36_fu_1193_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_37_fu_1284_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_38_fu_1289_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_39_fu_1269_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_3_fu_603_p2    |     +    |      0|  0|  15|           2|           8|
    |add_ln28_40_fu_1275_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_41_fu_1293_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_42_fu_1298_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_43_fu_1323_p2  |     +    |      0|  0|  24|          17|           2|
    |add_ln28_44_fu_1328_p2  |     +    |      0|  0|  24|          17|          17|
    |add_ln28_45_fu_1382_p2  |     +    |      0|  0|  24|          17|          17|
    |add_ln28_46_fu_1391_p2  |     +    |      0|  0|  24|          17|          17|
    |add_ln28_47_fu_1466_p2  |     +    |      0|  0|  23|          16|          16|
    |add_ln28_48_fu_1400_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_49_fu_1405_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_4_fu_614_p2    |     +    |      0|  0|  15|           3|           8|
    |add_ln28_50_fu_1470_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_51_fu_1475_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_52_fu_1455_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_53_fu_1461_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_54_fu_1479_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_55_fu_1484_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_56_fu_1509_p2  |     +    |      0|  0|  24|          17|           1|
    |add_ln28_57_fu_1514_p2  |     +    |      0|  0|  24|          17|          17|
    |add_ln28_58_fu_1524_p2  |     +    |      0|  0|  24|          17|           2|
    |add_ln28_59_fu_1529_p2  |     +    |      0|  0|  24|          17|          17|
    |add_ln28_5_fu_625_p2    |     +    |      0|  0|  15|           3|           8|
    |add_ln28_60_fu_1598_p2  |     +    |      0|  0|  24|          17|          17|
    |add_ln28_61_fu_1607_p2  |     +    |      0|  0|  24|          17|          17|
    |add_ln28_62_fu_1616_p2  |     +    |      0|  0|  24|          17|          17|
    |add_ln28_63_fu_1620_p2  |     +    |      0|  0|  24|          17|          17|
    |add_ln28_64_fu_1557_p2  |     +    |      0|  0|  23|          16|          16|
    |add_ln28_65_fu_1624_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_66_fu_1629_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_67_fu_1706_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_68_fu_1710_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_69_fu_1695_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_6_fu_636_p2    |     +    |      0|  0|  15|           3|           8|
    |add_ln28_70_fu_1701_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_71_fu_1714_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_72_fu_1719_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_7_fu_647_p2    |     +    |      0|  0|  15|           3|           8|
    |add_ln28_8_fu_658_p2    |     +    |      0|  0|  15|           4|           8|
    |add_ln28_9_fu_769_p2    |     +    |      0|  0|  24|          17|          17|
    |add_ln28_fu_570_p2      |     +    |      0|  0|  15|           8|           8|
    |add_ln36_1_fu_1305_p2   |     +    |      0|  0|  24|          17|          17|
    |add_ln36_2_fu_1491_p2   |     +    |      0|  0|  24|          17|          17|
    |add_ln36_3_fu_1562_p2   |     +    |      0|  0|  24|          17|          17|
    |add_ln36_fu_1069_p2     |     +    |      0|  0|  24|          17|          17|
    |out_d_fu_539_p2         |     +    |      0|  0|  15|           5|           1|
    |out_h_fu_674_p2         |     +    |      0|  0|  15|           5|           1|
    |tmp6_0_fu_741_p2        |     +    |      0|  0|  15|           9|           9|
    |tmp_0_0_0_fu_684_p2     |     +    |      0|  0|  15|           9|           9|
    |tmp_0_1_0_fu_703_p2     |     +    |      0|  0|  15|           9|           1|
    |tmp_0_2_0_fu_722_p2     |     +    |      0|  0|  15|           9|           2|
    |icmp_ln19_fu_533_p2     |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln20_fu_669_p2     |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln21_1_fu_819_p2   |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln21_2_fu_1140_p2  |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln21_3_fu_1356_p2  |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln21_fu_760_p2     |   icmp   |      0|  0|  13|          16|          16|
    |or_ln28_1_fu_799_p2     |    or    |      0|  0|  16|          16|           2|
    |or_ln28_2_fu_1102_p2    |    or    |      0|  0|  16|          16|           2|
    |or_ln28_fu_779_p2       |    or    |      0|  0|  16|          16|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0|2168|        1378|        1290|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  105|         22|    1|         22|
    |input_r_address0   |   56|         13|   14|        182|
    |input_r_address1   |   56|         13|   14|        182|
    |kernel_0_address0  |   33|          6|    8|         48|
    |kernel_0_address1  |   27|          5|    8|         40|
    |out_d_0_reg_428    |    9|          2|    5|         10|
    |out_h_0_reg_463    |    9|          2|    5|         10|
    |out_w_0_0_reg_474  |    9|          2|   16|         32|
    |output_r_address0  |   27|          5|   14|         70|
    |output_r_d0        |   27|          5|   16|         80|
    |phi_mul2_reg_451   |    9|          2|    9|         18|
    |phi_mul_reg_439    |    9|          2|    9|         18|
    |reg_486            |    9|          2|   16|         32|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  385|         81|  135|        744|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |add_ln19_98_reg_1983           |   9|   0|    9|          0|
    |add_ln19_reg_1978              |   9|   0|    9|          0|
    |add_ln21_reg_2573              |  16|   0|   16|          0|
    |add_ln28_20_reg_2347           |  16|   0|   16|          0|
    |add_ln28_24_reg_2352           |  16|   0|   16|          0|
    |add_ln28_27_reg_2369           |  16|   0|   17|          1|
    |add_ln28_36_reg_2429           |  16|   0|   16|          0|
    |add_ln28_40_reg_2466           |  16|   0|   16|          0|
    |add_ln28_43_reg_2476           |  17|   0|   17|          0|
    |add_ln28_49_reg_2511           |  16|   0|   16|          0|
    |add_ln28_53_reg_2526           |  16|   0|   16|          0|
    |add_ln28_56_reg_2531           |  15|   0|   17|          2|
    |add_ln28_58_reg_2542           |  15|   0|   17|          2|
    |add_ln28_62_reg_2588           |  17|   0|   17|          0|
    |add_ln28_63_reg_2593           |  17|   0|   17|          0|
    |add_ln28_64_reg_2563           |  16|   0|   16|          0|
    |add_ln28_66_reg_2598           |  16|   0|   16|          0|
    |add_ln28_70_reg_2623           |  16|   0|   16|          0|
    |add_ln36_3_reg_2568            |  17|   0|   17|          0|
    |ap_CS_fsm                      |  21|   0|   21|          0|
    |bias_addr_reg_1996             |   4|   0|    4|          0|
    |bias_load_reg_2357             |  16|   0|   16|          0|
    |empty_reg_1973                 |   5|   0|    5|          0|
    |icmp_ln21_1_reg_2150           |   1|   0|    1|          0|
    |icmp_ln21_2_reg_2409           |   1|   0|    1|          0|
    |icmp_ln21_3_reg_2497           |   1|   0|    1|          0|
    |icmp_ln21_reg_2098             |   1|   0|    1|          0|
    |input_load_195_reg_2159        |  16|   0|   16|          0|
    |input_load_196_reg_2179        |  16|   0|   16|          0|
    |input_load_197_reg_2189        |  16|   0|   16|          0|
    |input_load_198_reg_2209        |  16|   0|   16|          0|
    |input_load_199_reg_2219        |  16|   0|   16|          0|
    |kernel_0_addr_1_reg_2006       |   8|   0|    8|          0|
    |kernel_0_addr_2_reg_2011       |   8|   0|    8|          0|
    |kernel_0_addr_3_reg_2016       |   8|   0|    8|          0|
    |kernel_0_addr_4_reg_2021       |   8|   0|    8|          0|
    |kernel_0_addr_5_reg_2026       |   8|   0|    8|          0|
    |kernel_0_addr_6_reg_2031       |   8|   0|    8|          0|
    |kernel_0_addr_7_reg_2036       |   8|   0|    8|          0|
    |kernel_0_addr_8_reg_2041       |   8|   0|    8|          0|
    |kernel_0_addr_reg_2001         |   8|   0|    8|          0|
    |kernel_0_load_1_reg_2154       |  16|   0|   16|          0|
    |kernel_0_load_2_reg_2164       |  16|   0|   16|          0|
    |kernel_0_load_3_reg_2184       |  16|   0|   16|          0|
    |kernel_0_load_4_reg_2194       |  16|   0|   16|          0|
    |kernel_0_load_5_reg_2214       |  16|   0|   16|          0|
    |kernel_0_load_6_reg_2224       |  16|   0|   16|          0|
    |kernel_0_load_reg_2114         |  16|   0|   16|          0|
    |or_ln28_1_reg_2132             |  15|   0|   16|          1|
    |or_ln28_2_reg_2380             |  14|   0|   16|          2|
    |out_d_0_reg_428                |   5|   0|    5|          0|
    |out_d_reg_1991                 |   5|   0|    5|          0|
    |out_h_0_reg_463                |   5|   0|    5|          0|
    |out_h_reg_2049                 |   5|   0|    5|          0|
    |out_w_0_0_reg_474              |  16|   0|   16|          0|
    |output_width_cast_reg_1943     |   6|   0|   16|         10|
    |phi_mul2_reg_451               |   9|   0|    9|          0|
    |phi_mul_reg_439                |   9|   0|    9|          0|
    |reg_486                        |  16|   0|   16|          0|
    |reg_491                        |  16|   0|   16|          0|
    |sext_ln28_10_reg_2299          |  30|   0|   30|          0|
    |sext_ln28_11_reg_2304          |  30|   0|   30|          0|
    |sext_ln28_13_reg_2316          |  30|   0|   30|          0|
    |sext_ln28_14_reg_2323          |  30|   0|   30|          0|
    |sext_ln28_15_reg_2328          |  30|   0|   30|          0|
    |sext_ln28_16_reg_2335          |  30|   0|   30|          0|
    |sext_ln28_17_reg_2340          |  30|   0|   30|          0|
    |sext_ln28_19_reg_2413          |  30|   0|   30|          0|
    |sext_ln28_1_reg_2239           |  30|   0|   30|          0|
    |sext_ln28_21_reg_2449          |  30|   0|   30|          0|
    |sext_ln28_23_reg_2460          |  30|   0|   30|          0|
    |sext_ln28_2_reg_2251           |  30|   0|   30|          0|
    |sext_ln28_3_reg_2256           |  30|   0|   30|          0|
    |sext_ln28_4_reg_2263           |  30|   0|   30|          0|
    |sext_ln28_5_reg_2268           |  30|   0|   30|          0|
    |sext_ln28_7_reg_2275           |  30|   0|   30|          0|
    |sext_ln28_8_reg_2282           |  30|   0|   30|          0|
    |sext_ln28_9_reg_2287           |  30|   0|   30|          0|
    |tmp5_0_0_0_cast_reg_2054       |  16|   0|   17|          1|
    |tmp5_0_1_0_cast_reg_2066       |  16|   0|   17|          1|
    |tmp5_0_2_0_cast_reg_2078       |  16|   0|   17|          1|
    |tmp7_0_cast_reg_2090           |  15|   0|   17|          2|
    |trunc_ln28_11_reg_2399         |  16|   0|   16|          0|
    |trunc_ln28_12_reg_2444         |  16|   0|   16|          0|
    |trunc_ln28_13_reg_2455         |  16|   0|   16|          0|
    |trunc_ln28_14_reg_2404         |  16|   0|   16|          0|
    |trunc_ln28_17_reg_2471         |  16|   0|   16|          0|
    |trunc_ln28_20_reg_2487         |  16|   0|   16|          0|
    |trunc_ln28_21_reg_2516         |  16|   0|   16|          0|
    |trunc_ln28_22_reg_2521         |  16|   0|   16|          0|
    |trunc_ln28_23_reg_2492         |  16|   0|   16|          0|
    |trunc_ln28_29_reg_2553         |  16|   0|   16|          0|
    |trunc_ln28_30_reg_2603         |  16|   0|   16|          0|
    |trunc_ln28_31_reg_2608         |  16|   0|   16|          0|
    |trunc_ln28_32_reg_2558         |  16|   0|   16|          0|
    |trunc_ln28_3_reg_2294          |  16|   0|   16|          0|
    |trunc_ln28_4_reg_2311          |  16|   0|   16|          0|
    |trunc_ln28_8_reg_2364          |  16|   0|   16|          0|
    |trunc_ln_reg_2246              |  16|   0|   16|          0|
    |zext_ln28_12_reg_2102          |  16|   0|   17|          1|
    |zext_ln28_14_reg_2119          |  15|   0|   17|          2|
    |zext_ln28_16_reg_2137          |  15|   0|   17|          2|
    |zext_ln28_25_reg_2385          |  14|   0|   17|          3|
    |zext_ln28_reg_1951             |   7|   0|    9|          2|
    |zext_ln36_1_cast_cas_reg_1968  |   6|   0|   15|          9|
    |zext_ln36_1_reg_1956           |   7|   0|   16|          9|
    |zext_ln36_reg_1963             |   6|   0|    9|          3|
    +-------------------------------+----+----+-----+-----------+
    |Total                          |1688|   0| 1742|         54|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_done            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|input_height       |  in |    7|   ap_none  |      input_height      |    scalar    |
|input_width        |  in |    6|   ap_none  |       input_width      |    scalar    |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|input_r_address1   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce1        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q1         |  in |   16|  ap_memory |         input_r        |     array    |
|output_height      |  in |    6|   ap_none  |      output_height     |    scalar    |
|output_width       |  in |    6|   ap_none  |      output_width      |    scalar    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
|bias_address0      | out |    4|  ap_memory |          bias          |     array    |
|bias_ce0           | out |    1|  ap_memory |          bias          |     array    |
|bias_q0            |  in |   16|  ap_memory |          bias          |     array    |
|kernel_0_address0  | out |    8|  ap_memory |        kernel_0        |     array    |
|kernel_0_ce0       | out |    1|  ap_memory |        kernel_0        |     array    |
|kernel_0_q0        |  in |   16|  ap_memory |        kernel_0        |     array    |
|kernel_0_address1  | out |    8|  ap_memory |        kernel_0        |     array    |
|kernel_0_ce1       | out |    1|  ap_memory |        kernel_0        |     array    |
|kernel_0_q1        |  in |   16|  ap_memory |        kernel_0        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 17 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 17 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 17 
15 --> 16 
16 --> 17 
17 --> 18 3 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%output_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_width)"   --->   Operation 22 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%output_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_height)"   --->   Operation 23 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)"   --->   Operation 24 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%input_height_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %input_height)"   --->   Operation 25 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%input_width_cast = sext i6 %input_width_read to i7"   --->   Operation 26 'sext' 'input_width_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%output_width_cast = zext i6 %output_width_read to i16"   --->   Operation 27 'zext' 'output_width_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i7 %input_height_read to i9" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 28 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i7 %input_width_cast to i16" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 29 'zext' 'zext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i6 %output_height_read to i9" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 30 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln36_1_cast_cas = zext i6 %output_width_read to i15"   --->   Operation 31 'zext' 'zext_ln36_1_cast_cas' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty = trunc i6 %output_height_read to i5"   --->   Operation 32 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.76ns)   --->   "br label %.loopexit" [../layers_c/depthwise_conv2d.cpp:19]   --->   Operation 33 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.78>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%out_d_0 = phi i5 [ 0, %0 ], [ %out_d, %.loopexit.loopexit ]"   --->   Operation 34 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%phi_mul = phi i9 [ 0, %0 ], [ %add_ln19_98, %.loopexit.loopexit ]" [../layers_c/depthwise_conv2d.cpp:19]   --->   Operation 35 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%phi_mul2 = phi i9 [ 0, %0 ], [ %add_ln19, %.loopexit.loopexit ]" [../layers_c/depthwise_conv2d.cpp:19]   --->   Operation 36 'phi' 'phi_mul2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.82ns)   --->   "%add_ln19 = add i9 %phi_mul2, %zext_ln36" [../layers_c/depthwise_conv2d.cpp:19]   --->   Operation 37 'add' 'add_ln19' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.82ns)   --->   "%add_ln19_98 = add i9 %phi_mul, %zext_ln28" [../layers_c/depthwise_conv2d.cpp:19]   --->   Operation 38 'add' 'add_ln19_98' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.36ns)   --->   "%icmp_ln19 = icmp eq i5 %out_d_0, -16" [../layers_c/depthwise_conv2d.cpp:19]   --->   Operation 39 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 40 'speclooptripcount' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.78ns)   --->   "%out_d = add i5 %out_d_0, 1" [../layers_c/depthwise_conv2d.cpp:19]   --->   Operation 41 'add' 'out_d' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %3, label %.preheader5.preheader" [../layers_c/depthwise_conv2d.cpp:19]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i5 %out_d_0 to i64" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 43 'zext' 'zext_ln23' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%bias_addr = getelementptr [16 x i16]* %bias, i64 0, i64 %zext_ln23" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 44 'getelementptr' 'bias_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i5 %out_d_0 to i8" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 45 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i5 %out_d_0 to i4" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 46 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln28, i3 0)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 47 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i7 %shl_ln to i8" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 48 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.87ns)   --->   "%add_ln28 = add i8 %zext_ln28_1, %zext_ln28_2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 49 'add' 'add_ln28' <Predicate = (!icmp_ln19)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i8 %add_ln28 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 50 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%kernel_0_addr = getelementptr [144 x i16]* %kernel_0, i64 0, i64 %zext_ln28_3" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 51 'getelementptr' 'kernel_0_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.91ns)   --->   "%add_ln28_1 = add i8 1, %add_ln28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 52 'add' 'add_ln28_1' <Predicate = (!icmp_ln19)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln28_4 = zext i8 %add_ln28_1 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 53 'zext' 'zext_ln28_4' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%kernel_0_addr_1 = getelementptr [144 x i16]* %kernel_0, i64 0, i64 %zext_ln28_4" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 54 'getelementptr' 'kernel_0_addr_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.91ns)   --->   "%add_ln28_2 = add i8 2, %add_ln28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 55 'add' 'add_ln28_2' <Predicate = (!icmp_ln19)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln28_5 = zext i8 %add_ln28_2 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 56 'zext' 'zext_ln28_5' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%kernel_0_addr_2 = getelementptr [144 x i16]* %kernel_0, i64 0, i64 %zext_ln28_5" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 57 'getelementptr' 'kernel_0_addr_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.91ns)   --->   "%add_ln28_3 = add i8 3, %add_ln28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 58 'add' 'add_ln28_3' <Predicate = (!icmp_ln19)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln28_6 = zext i8 %add_ln28_3 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 59 'zext' 'zext_ln28_6' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%kernel_0_addr_3 = getelementptr [144 x i16]* %kernel_0, i64 0, i64 %zext_ln28_6" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 60 'getelementptr' 'kernel_0_addr_3' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.91ns)   --->   "%add_ln28_4 = add i8 4, %add_ln28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 61 'add' 'add_ln28_4' <Predicate = (!icmp_ln19)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln28_7 = zext i8 %add_ln28_4 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 62 'zext' 'zext_ln28_7' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%kernel_0_addr_4 = getelementptr [144 x i16]* %kernel_0, i64 0, i64 %zext_ln28_7" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 63 'getelementptr' 'kernel_0_addr_4' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.91ns)   --->   "%add_ln28_5 = add i8 5, %add_ln28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 64 'add' 'add_ln28_5' <Predicate = (!icmp_ln19)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln28_8 = zext i8 %add_ln28_5 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 65 'zext' 'zext_ln28_8' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%kernel_0_addr_5 = getelementptr [144 x i16]* %kernel_0, i64 0, i64 %zext_ln28_8" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 66 'getelementptr' 'kernel_0_addr_5' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.91ns)   --->   "%add_ln28_6 = add i8 6, %add_ln28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 67 'add' 'add_ln28_6' <Predicate = (!icmp_ln19)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln28_9 = zext i8 %add_ln28_6 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 68 'zext' 'zext_ln28_9' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%kernel_0_addr_6 = getelementptr [144 x i16]* %kernel_0, i64 0, i64 %zext_ln28_9" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 69 'getelementptr' 'kernel_0_addr_6' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.91ns)   --->   "%add_ln28_7 = add i8 7, %add_ln28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 70 'add' 'add_ln28_7' <Predicate = (!icmp_ln19)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln28_10 = zext i8 %add_ln28_7 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 71 'zext' 'zext_ln28_10' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%kernel_0_addr_7 = getelementptr [144 x i16]* %kernel_0, i64 0, i64 %zext_ln28_10" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 72 'getelementptr' 'kernel_0_addr_7' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.91ns)   --->   "%add_ln28_8 = add i8 8, %add_ln28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 73 'add' 'add_ln28_8' <Predicate = (!icmp_ln19)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln28_11 = zext i8 %add_ln28_8 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 74 'zext' 'zext_ln28_11' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%kernel_0_addr_8 = getelementptr [144 x i16]* %kernel_0, i64 0, i64 %zext_ln28_11" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 75 'getelementptr' 'kernel_0_addr_8' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (1.76ns)   --->   "br label %.preheader5" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 76 'br' <Predicate = (!icmp_ln19)> <Delay = 1.76>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 77 'ret' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.99>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%out_h_0 = phi i5 [ %out_h, %2 ], [ 0, %.preheader5.preheader ]"   --->   Operation 78 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 28, i64 0)"   --->   Operation 79 'speclooptripcount' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.36ns)   --->   "%icmp_ln20 = icmp eq i5 %out_h_0, %empty" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 80 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (1.78ns)   --->   "%out_h = add i5 %out_h_0, 1" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 81 'add' 'out_h' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %.loopexit.loopexit, label %.preheader.preheader" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln28_3_cast = zext i5 %out_h_0 to i9" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 83 'zext' 'zext_ln28_3_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (1.82ns)   --->   "%tmp_0_0_0 = add i9 %zext_ln28_3_cast, %phi_mul" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 84 'add' 'tmp_0_0_0' <Predicate = (!icmp_ln20)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_0_0_0_cast_cast = zext i9 %tmp_0_0_0 to i16" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 85 'zext' 'tmp_0_0_0_cast_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (4.35ns)   --->   "%tmp5_0_0_0 = mul i16 %zext_ln36_1, %tmp_0_0_0_cast_cast" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 86 'mul' 'tmp5_0_0_0' <Predicate = (!icmp_ln20)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp5_0_0_0_cast = zext i16 %tmp5_0_0_0 to i17" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 87 'zext' 'tmp5_0_0_0_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.82ns)   --->   "%tmp_0_1_0 = add i9 %tmp_0_0_0, 1" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 88 'add' 'tmp_0_1_0' <Predicate = (!icmp_ln20)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_0_1_0_cast_cast = zext i9 %tmp_0_1_0 to i16" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 89 'zext' 'tmp_0_1_0_cast_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (4.35ns)   --->   "%tmp5_0_1_0 = mul i16 %zext_ln36_1, %tmp_0_1_0_cast_cast" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 90 'mul' 'tmp5_0_1_0' <Predicate = (!icmp_ln20)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp5_0_1_0_cast = zext i16 %tmp5_0_1_0 to i17" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 91 'zext' 'tmp5_0_1_0_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (1.82ns)   --->   "%tmp_0_2_0 = add i9 %tmp_0_0_0, 2" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 92 'add' 'tmp_0_2_0' <Predicate = (!icmp_ln20)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_0_2_0_cast_cast = zext i9 %tmp_0_2_0 to i16" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 93 'zext' 'tmp_0_2_0_cast_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (4.35ns)   --->   "%tmp5_0_2_0 = mul i16 %zext_ln36_1, %tmp_0_2_0_cast_cast" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 94 'mul' 'tmp5_0_2_0' <Predicate = (!icmp_ln20)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp5_0_2_0_cast = zext i16 %tmp5_0_2_0 to i17" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 95 'zext' 'tmp5_0_2_0_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (1.82ns)   --->   "%tmp6_0 = add i9 %zext_ln28_3_cast, %phi_mul2" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 96 'add' 'tmp6_0' <Predicate = (!icmp_ln20)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%tmp6_0_cast_cast = zext i9 %tmp6_0 to i15" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 97 'zext' 'tmp6_0_cast_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (4.35ns)   --->   "%tmp7_0 = mul i15 %zext_ln36_1_cast_cas, %tmp6_0_cast_cast" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 98 'mul' 'tmp7_0' <Predicate = (!icmp_ln20)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%tmp7_0_cast = zext i15 %tmp7_0 to i17" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 99 'zext' 'tmp7_0_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (1.76ns)   --->   "br label %.preheader.0" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 100 'br' <Predicate = (!icmp_ln20)> <Delay = 1.76>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 101 'br' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.33>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%out_w_0_0 = phi i16 [ %add_ln21, %1 ], [ 0, %.preheader.preheader ]" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 102 'phi' 'out_w_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (2.42ns)   --->   "%icmp_ln21 = icmp eq i16 %out_w_0_0, %output_width_cast" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 103 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %2, label %.preheader.1" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln28_12 = zext i16 %out_w_0_0 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 105 'zext' 'zext_ln28_12' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (2.07ns)   --->   "%add_ln28_9 = add i17 %tmp5_0_0_0_cast, %zext_ln28_12" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 106 'add' 'add_ln28_9' <Predicate = (!icmp_ln21)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln28_13 = zext i17 %add_ln28_9 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 107 'zext' 'zext_ln28_13' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_13" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 108 'getelementptr' 'input_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 109 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 109 'load' 'input_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_4 : Operation 110 [2/2] (3.25ns)   --->   "%kernel_0_load = load i16* %kernel_0_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 110 'load' 'kernel_0_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 5 <SV = 4> <Delay = 5.33>
ST_5 : Operation 111 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 111 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_5 : Operation 112 [1/2] (3.25ns)   --->   "%kernel_0_load = load i16* %kernel_0_addr, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 112 'load' 'kernel_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%or_ln28 = or i16 %out_w_0_0, 1" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 113 'or' 'or_ln28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln28_14 = zext i16 %or_ln28 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 114 'zext' 'zext_ln28_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (2.07ns)   --->   "%add_ln28_10 = add i17 %zext_ln28_14, %tmp5_0_0_0_cast" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 115 'add' 'add_ln28_10' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln28_15 = zext i17 %add_ln28_10 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 116 'zext' 'zext_ln28_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%input_addr_239 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_15" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 117 'getelementptr' 'input_addr_239' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [2/2] (3.25ns)   --->   "%input_load_194 = load i16* %input_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 118 'load' 'input_load_194' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_5 : Operation 119 [2/2] (3.25ns)   --->   "%kernel_0_load_1 = load i16* %kernel_0_addr_1, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 119 'load' 'kernel_0_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%or_ln28_1 = or i16 %out_w_0_0, 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 120 'or' 'or_ln28_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln28_16 = zext i16 %or_ln28_1 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 121 'zext' 'zext_ln28_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (2.07ns)   --->   "%add_ln28_11 = add i17 %zext_ln28_16, %tmp5_0_0_0_cast" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 122 'add' 'add_ln28_11' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln28_17 = zext i17 %add_ln28_11 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 123 'zext' 'zext_ln28_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%input_addr_240 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 124 'getelementptr' 'input_addr_240' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [2/2] (3.25ns)   --->   "%input_load_195 = load i16* %input_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 125 'load' 'input_load_195' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_5 : Operation 126 [2/2] (3.25ns)   --->   "%kernel_0_load_2 = load i16* %kernel_0_addr_2, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 126 'load' 'kernel_0_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_5 : Operation 127 [1/1] (2.42ns)   --->   "%icmp_ln21_1 = icmp eq i16 %or_ln28, %output_width_cast" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 127 'icmp' 'icmp_ln21_1' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.33>
ST_6 : Operation 128 [1/2] (3.25ns)   --->   "%input_load_194 = load i16* %input_addr_239, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 128 'load' 'input_load_194' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 129 [1/2] (3.25ns)   --->   "%kernel_0_load_1 = load i16* %kernel_0_addr_1, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 129 'load' 'kernel_0_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 130 [1/2] (3.25ns)   --->   "%input_load_195 = load i16* %input_addr_240, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 130 'load' 'input_load_195' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 131 [1/2] (3.25ns)   --->   "%kernel_0_load_2 = load i16* %kernel_0_addr_2, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 131 'load' 'kernel_0_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 132 [1/1] (2.07ns)   --->   "%add_ln28_12 = add i17 %tmp5_0_1_0_cast, %zext_ln28_12" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 132 'add' 'add_ln28_12' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln28_18 = zext i17 %add_ln28_12 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 133 'zext' 'zext_ln28_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%input_addr_241 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_18" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 134 'getelementptr' 'input_addr_241' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [2/2] (3.25ns)   --->   "%input_load_196 = load i16* %input_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 135 'load' 'input_load_196' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 136 [2/2] (3.25ns)   --->   "%kernel_0_load_3 = load i16* %kernel_0_addr_3, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 136 'load' 'kernel_0_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 137 [1/1] (2.07ns)   --->   "%add_ln28_13 = add i17 %zext_ln28_14, %tmp5_0_1_0_cast" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 137 'add' 'add_ln28_13' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln28_19 = zext i17 %add_ln28_13 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 138 'zext' 'zext_ln28_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%input_addr_242 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_19" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 139 'getelementptr' 'input_addr_242' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [2/2] (3.25ns)   --->   "%input_load_197 = load i16* %input_addr_242, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 140 'load' 'input_load_197' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 141 [2/2] (3.25ns)   --->   "%kernel_0_load_4 = load i16* %kernel_0_addr_4, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 141 'load' 'kernel_0_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 7 <SV = 6> <Delay = 5.33>
ST_7 : Operation 142 [1/2] (3.25ns)   --->   "%input_load_196 = load i16* %input_addr_241, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 142 'load' 'input_load_196' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 143 [1/2] (3.25ns)   --->   "%kernel_0_load_3 = load i16* %kernel_0_addr_3, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 143 'load' 'kernel_0_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 144 [1/2] (3.25ns)   --->   "%input_load_197 = load i16* %input_addr_242, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 144 'load' 'input_load_197' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 145 [1/2] (3.25ns)   --->   "%kernel_0_load_4 = load i16* %kernel_0_addr_4, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 145 'load' 'kernel_0_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 146 [1/1] (2.07ns)   --->   "%add_ln28_14 = add i17 %zext_ln28_16, %tmp5_0_1_0_cast" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 146 'add' 'add_ln28_14' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln28_20 = zext i17 %add_ln28_14 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 147 'zext' 'zext_ln28_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%input_addr_243 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_20" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 148 'getelementptr' 'input_addr_243' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [2/2] (3.25ns)   --->   "%input_load_198 = load i16* %input_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 149 'load' 'input_load_198' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 150 [2/2] (3.25ns)   --->   "%kernel_0_load_5 = load i16* %kernel_0_addr_5, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 150 'load' 'kernel_0_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 151 [1/1] (2.07ns)   --->   "%add_ln28_15 = add i17 %tmp5_0_2_0_cast, %zext_ln28_12" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 151 'add' 'add_ln28_15' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln28_21 = zext i17 %add_ln28_15 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 152 'zext' 'zext_ln28_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%input_addr_244 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_21" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 153 'getelementptr' 'input_addr_244' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 154 [2/2] (3.25ns)   --->   "%input_load_199 = load i16* %input_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 154 'load' 'input_load_199' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 155 [2/2] (3.25ns)   --->   "%kernel_0_load_6 = load i16* %kernel_0_addr_6, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 155 'load' 'kernel_0_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 8 <SV = 7> <Delay = 5.33>
ST_8 : Operation 156 [1/2] (3.25ns)   --->   "%input_load_198 = load i16* %input_addr_243, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 156 'load' 'input_load_198' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_8 : Operation 157 [1/2] (3.25ns)   --->   "%kernel_0_load_5 = load i16* %kernel_0_addr_5, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 157 'load' 'kernel_0_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_8 : Operation 158 [1/2] (3.25ns)   --->   "%input_load_199 = load i16* %input_addr_244, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 158 'load' 'input_load_199' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_8 : Operation 159 [1/2] (3.25ns)   --->   "%kernel_0_load_6 = load i16* %kernel_0_addr_6, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 159 'load' 'kernel_0_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_8 : Operation 160 [1/1] (2.07ns)   --->   "%add_ln28_16 = add i17 %zext_ln28_14, %tmp5_0_2_0_cast" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 160 'add' 'add_ln28_16' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln28_22 = zext i17 %add_ln28_16 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 161 'zext' 'zext_ln28_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%input_addr_245 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_22" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 162 'getelementptr' 'input_addr_245' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [2/2] (3.25ns)   --->   "%input_load_200 = load i16* %input_addr_245, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 163 'load' 'input_load_200' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_8 : Operation 164 [2/2] (3.25ns)   --->   "%kernel_0_load_7 = load i16* %kernel_0_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 164 'load' 'kernel_0_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_8 : Operation 165 [1/1] (2.07ns)   --->   "%add_ln28_17 = add i17 %zext_ln28_16, %tmp5_0_2_0_cast" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 165 'add' 'add_ln28_17' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln28_23 = zext i17 %add_ln28_17 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 166 'zext' 'zext_ln28_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%input_addr_246 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_23" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 167 'getelementptr' 'input_addr_246' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 168 [2/2] (3.25ns)   --->   "%input_load_201 = load i16* %input_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 168 'load' 'input_load_201' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_8 : Operation 169 [2/2] (3.25ns)   --->   "%kernel_0_load_8 = load i16* %kernel_0_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 169 'load' 'kernel_0_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 9 <SV = 8> <Delay = 13.5>
ST_9 : Operation 170 [2/2] (2.32ns)   --->   "%bias_load = load i16* %bias_addr, align 2" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 170 'load' 'bias_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i16 %input_load to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 171 'sext' 'sext_ln28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln28_1 = sext i16 %kernel_0_load to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 172 'sext' 'sext_ln28_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28 = mul i30 %sext_ln28_1, %sext_ln28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 173 'mul' 'mul_ln28' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 174 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln28_2 = sext i16 %input_load_194 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 175 'sext' 'sext_ln28_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln28_3 = sext i16 %kernel_0_load_1 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 176 'sext' 'sext_ln28_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 177 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_1 = mul i30 %sext_ln28_3, %sext_ln28_2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 177 'mul' 'mul_ln28_1' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln28_s = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_1, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 178 'partselect' 'trunc_ln28_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln28_4 = sext i16 %input_load_195 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 179 'sext' 'sext_ln28_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln28_5 = sext i16 %kernel_0_load_2 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 180 'sext' 'sext_ln28_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 181 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_2 = mul i30 %sext_ln28_5, %sext_ln28_4" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 181 'mul' 'mul_ln28_2' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_2, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 182 'partselect' 'trunc_ln28_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln28_6 = sext i16 %input_load_196 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 183 'sext' 'sext_ln28_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln28_7 = sext i16 %kernel_0_load_3 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 184 'sext' 'sext_ln28_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 185 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_3 = mul i30 %sext_ln28_7, %sext_ln28_6" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 185 'mul' 'mul_ln28_3' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln28_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_3, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 186 'partselect' 'trunc_ln28_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln28_8 = sext i16 %input_load_197 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 187 'sext' 'sext_ln28_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln28_9 = sext i16 %kernel_0_load_4 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 188 'sext' 'sext_ln28_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_4 = mul i30 %sext_ln28_9, %sext_ln28_8" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 189 'mul' 'mul_ln28_4' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln28_3 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_4, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 190 'partselect' 'trunc_ln28_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln28_10 = sext i16 %input_load_198 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 191 'sext' 'sext_ln28_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln28_11 = sext i16 %kernel_0_load_5 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 192 'sext' 'sext_ln28_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 193 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_5 = mul i30 %sext_ln28_11, %sext_ln28_10" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 193 'mul' 'mul_ln28_5' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln28_4 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_5, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 194 'partselect' 'trunc_ln28_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln28_12 = sext i16 %input_load_199 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 195 'sext' 'sext_ln28_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln28_13 = sext i16 %kernel_0_load_6 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 196 'sext' 'sext_ln28_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 197 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_6 = mul i30 %sext_ln28_13, %sext_ln28_12" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 197 'mul' 'mul_ln28_6' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln28_5 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_6, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 198 'partselect' 'trunc_ln28_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 199 [1/2] (3.25ns)   --->   "%input_load_200 = load i16* %input_addr_245, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 199 'load' 'input_load_200' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_9 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln28_14 = sext i16 %input_load_200 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 200 'sext' 'sext_ln28_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 201 [1/2] (3.25ns)   --->   "%kernel_0_load_7 = load i16* %kernel_0_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 201 'load' 'kernel_0_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_9 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln28_15 = sext i16 %kernel_0_load_7 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 202 'sext' 'sext_ln28_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 203 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_7 = mul i30 %sext_ln28_15, %sext_ln28_14" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 203 'mul' 'mul_ln28_7' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln28_6 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_7, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 204 'partselect' 'trunc_ln28_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 205 [1/2] (3.25ns)   --->   "%input_load_201 = load i16* %input_addr_246, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 205 'load' 'input_load_201' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_9 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln28_16 = sext i16 %input_load_201 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 206 'sext' 'sext_ln28_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 207 [1/2] (3.25ns)   --->   "%kernel_0_load_8 = load i16* %kernel_0_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 207 'load' 'kernel_0_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_9 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln28_17 = sext i16 %kernel_0_load_8 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 208 'sext' 'sext_ln28_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 209 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_8 = mul i30 %sext_ln28_17, %sext_ln28_16" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 209 'mul' 'mul_ln28_8' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln28_7 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_8, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 210 'partselect' 'trunc_ln28_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 211 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_19 = add i16 %trunc_ln28_1, %trunc_ln28_2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 211 'add' 'add_ln28_19' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 212 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_20 = add i16 %add_ln28_19, %trunc_ln28_s" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 212 'add' 'add_ln28_20' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_23 = add i16 %trunc_ln28_6, %trunc_ln28_7" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 213 'add' 'add_ln28_23' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 214 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_24 = add i16 %add_ln28_23, %trunc_ln28_5" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 214 'add' 'add_ln28_24' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 11.5>
ST_10 : Operation 215 [1/2] (2.32ns)   --->   "%bias_load = load i16* %bias_addr, align 2" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 215 'load' 'bias_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_10 : Operation 216 [1/1] (2.07ns)   --->   "%add_ln28_18 = add i16 %bias_load, %trunc_ln" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 216 'add' 'add_ln28_18' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 217 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_21 = add i16 %add_ln28_20, %add_ln28_18" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 217 'add' 'add_ln28_21' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 218 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_22 = add i16 %trunc_ln28_3, %trunc_ln28_4" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 218 'add' 'add_ln28_22' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 219 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_25 = add i16 %add_ln28_24, %add_ln28_22" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 219 'add' 'add_ln28_25' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 220 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_26 = add i16 %add_ln28_25, %add_ln28_21" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 220 'add' 'add_ln28_26' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 221 [1/1] (2.07ns)   --->   "%add_ln36 = add i17 %tmp7_0_cast, %zext_ln28_12" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 221 'add' 'add_ln36' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i17 %add_ln36 to i64" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 222 'zext' 'zext_ln36_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 223 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln36_2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 223 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 224 [1/1] (3.25ns)   --->   "store i16 %add_ln28_26, i16* %output_addr, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 224 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_10 : Operation 225 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_1, label %2, label %.preheader.2" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 225 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 226 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_9 = mul i30 %sext_ln28_1, %sext_ln28_2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 226 'mul' 'mul_ln28_9' <Predicate = (!icmp_ln21_1)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln28_8 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_9, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 227 'partselect' 'trunc_ln28_8' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_10 : Operation 228 [1/1] (2.07ns)   --->   "%add_ln28_27 = add i17 %zext_ln28_14, 1" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 228 'add' 'add_ln28_27' <Predicate = (!icmp_ln21_1)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 229 [1/1] (2.10ns)   --->   "%add_ln28_28 = add i17 %add_ln28_27, %tmp5_0_0_0_cast" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 229 'add' 'add_ln28_28' <Predicate = (!icmp_ln21_1)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln28_24 = zext i17 %add_ln28_28 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 230 'zext' 'zext_ln28_24' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_10 : Operation 231 [1/1] (0.00ns)   --->   "%input_addr_247 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_24" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 231 'getelementptr' 'input_addr_247' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_10 : Operation 232 [2/2] (3.25ns)   --->   "%input_load_202 = load i16* %input_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 232 'load' 'input_load_202' <Predicate = (!icmp_ln21_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_10 : Operation 233 [1/1] (0.00ns)   --->   "%or_ln28_2 = or i16 %out_w_0_0, 3" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 233 'or' 'or_ln28_2' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_10 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln28_25 = zext i16 %or_ln28_2 to i17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 234 'zext' 'zext_ln28_25' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_10 : Operation 235 [1/1] (2.07ns)   --->   "%add_ln28_29 = add i17 %zext_ln28_25, %tmp5_0_0_0_cast" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 235 'add' 'add_ln28_29' <Predicate = (!icmp_ln21_1)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln28_26 = zext i17 %add_ln28_29 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 236 'zext' 'zext_ln28_26' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_10 : Operation 237 [1/1] (0.00ns)   --->   "%input_addr_248 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_26" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 237 'getelementptr' 'input_addr_248' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_10 : Operation 238 [2/2] (3.25ns)   --->   "%input_load_203 = load i16* %input_addr_248, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 238 'load' 'input_load_203' <Predicate = (!icmp_ln21_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_10 : Operation 239 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_12 = mul i30 %sext_ln28_7, %sext_ln28_8" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 239 'mul' 'mul_ln28_12' <Predicate = (!icmp_ln21_1)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln28_11 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_12, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 240 'partselect' 'trunc_ln28_11' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_10 : Operation 241 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_15 = mul i30 %sext_ln28_13, %sext_ln28_14" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 241 'mul' 'mul_ln28_15' <Predicate = (!icmp_ln21_1)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln28_14 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_15, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 242 'partselect' 'trunc_ln28_14' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_10 : Operation 243 [1/1] (2.42ns)   --->   "%icmp_ln21_2 = icmp eq i16 %or_ln28_1, %output_width_cast" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 243 'icmp' 'icmp_ln21_2' <Predicate = (!icmp_ln21_1)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 13.5>
ST_11 : Operation 244 [1/2] (3.25ns)   --->   "%input_load_202 = load i16* %input_addr_247, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 244 'load' 'input_load_202' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_11 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln28_18 = sext i16 %input_load_202 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 245 'sext' 'sext_ln28_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 246 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_10 = mul i30 %sext_ln28_3, %sext_ln28_18" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 246 'mul' 'mul_ln28_10' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln28_9 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_10, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 247 'partselect' 'trunc_ln28_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 248 [1/2] (3.25ns)   --->   "%input_load_203 = load i16* %input_addr_248, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 248 'load' 'input_load_203' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_11 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln28_19 = sext i16 %input_load_203 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 249 'sext' 'sext_ln28_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 250 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_11 = mul i30 %sext_ln28_5, %sext_ln28_19" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 250 'mul' 'mul_ln28_11' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln28_10 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_11, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 251 'partselect' 'trunc_ln28_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 252 [1/1] (2.10ns)   --->   "%add_ln28_30 = add i17 %add_ln28_27, %tmp5_0_1_0_cast" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 252 'add' 'add_ln28_30' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln28_27 = zext i17 %add_ln28_30 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 253 'zext' 'zext_ln28_27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 254 [1/1] (0.00ns)   --->   "%input_addr_249 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_27" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 254 'getelementptr' 'input_addr_249' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 255 [2/2] (3.25ns)   --->   "%input_load_204 = load i16* %input_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 255 'load' 'input_load_204' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_11 : Operation 256 [1/1] (2.07ns)   --->   "%add_ln28_31 = add i17 %zext_ln28_25, %tmp5_0_1_0_cast" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 256 'add' 'add_ln28_31' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln28_28 = zext i17 %add_ln28_31 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 257 'zext' 'zext_ln28_28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 258 [1/1] (0.00ns)   --->   "%input_addr_250 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 258 'getelementptr' 'input_addr_250' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 259 [2/2] (3.25ns)   --->   "%input_load_205 = load i16* %input_addr_250, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 259 'load' 'input_load_205' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_11 : Operation 260 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_35 = add i16 %trunc_ln28_10, %trunc_ln28_11" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 260 'add' 'add_ln28_35' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 261 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_36 = add i16 %add_ln28_35, %trunc_ln28_9" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 261 'add' 'add_ln28_36' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 5.36>
ST_12 : Operation 262 [1/2] (3.25ns)   --->   "%input_load_204 = load i16* %input_addr_249, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 262 'load' 'input_load_204' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_12 : Operation 263 [1/2] (3.25ns)   --->   "%input_load_205 = load i16* %input_addr_250, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 263 'load' 'input_load_205' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_12 : Operation 264 [1/1] (2.10ns)   --->   "%add_ln28_32 = add i17 %add_ln28_27, %tmp5_0_2_0_cast" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 264 'add' 'add_ln28_32' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln28_29 = zext i17 %add_ln28_32 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 265 'zext' 'zext_ln28_29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 266 [1/1] (0.00ns)   --->   "%input_addr_251 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 266 'getelementptr' 'input_addr_251' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 267 [2/2] (3.25ns)   --->   "%input_load_206 = load i16* %input_addr_251, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 267 'load' 'input_load_206' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_12 : Operation 268 [1/1] (2.07ns)   --->   "%add_ln28_33 = add i17 %zext_ln28_25, %tmp5_0_2_0_cast" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 268 'add' 'add_ln28_33' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln28_30 = zext i17 %add_ln28_33 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 269 'zext' 'zext_ln28_30' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 270 [1/1] (0.00ns)   --->   "%input_addr_252 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 270 'getelementptr' 'input_addr_252' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 271 [2/2] (3.25ns)   --->   "%input_load_207 = load i16* %input_addr_252, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 271 'load' 'input_load_207' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 13 <SV = 12> <Delay = 13.5>
ST_13 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln28_20 = sext i16 %input_load_204 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 272 'sext' 'sext_ln28_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 273 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_13 = mul i30 %sext_ln28_9, %sext_ln28_20" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 273 'mul' 'mul_ln28_13' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln28_12 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_13, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 274 'partselect' 'trunc_ln28_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln28_21 = sext i16 %input_load_205 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 275 'sext' 'sext_ln28_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 276 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_14 = mul i30 %sext_ln28_11, %sext_ln28_21" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 276 'mul' 'mul_ln28_14' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln28_13 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_14, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 277 'partselect' 'trunc_ln28_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 278 [1/2] (3.25ns)   --->   "%input_load_206 = load i16* %input_addr_251, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 278 'load' 'input_load_206' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_13 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln28_22 = sext i16 %input_load_206 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 279 'sext' 'sext_ln28_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 280 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_16 = mul i30 %sext_ln28_15, %sext_ln28_22" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 280 'mul' 'mul_ln28_16' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 281 [1/1] (0.00ns)   --->   "%trunc_ln28_15 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_16, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 281 'partselect' 'trunc_ln28_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 282 [1/2] (3.25ns)   --->   "%input_load_207 = load i16* %input_addr_252, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 282 'load' 'input_load_207' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_13 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln28_23 = sext i16 %input_load_207 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 283 'sext' 'sext_ln28_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 284 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_17 = mul i30 %sext_ln28_17, %sext_ln28_23" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 284 'mul' 'mul_ln28_17' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln28_16 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_17, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 285 'partselect' 'trunc_ln28_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 286 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_39 = add i16 %trunc_ln28_15, %trunc_ln28_16" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 286 'add' 'add_ln28_39' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 287 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_40 = add i16 %add_ln28_39, %trunc_ln28_14" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 287 'add' 'add_ln28_40' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 11.0>
ST_14 : Operation 288 [1/1] (2.07ns)   --->   "%add_ln28_34 = add i16 %bias_load, %trunc_ln28_8" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 288 'add' 'add_ln28_34' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 289 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_37 = add i16 %add_ln28_36, %add_ln28_34" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 289 'add' 'add_ln28_37' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 290 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_38 = add i16 %trunc_ln28_12, %trunc_ln28_13" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 290 'add' 'add_ln28_38' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 291 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_41 = add i16 %add_ln28_40, %add_ln28_38" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 291 'add' 'add_ln28_41' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 292 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_42 = add i16 %add_ln28_41, %add_ln28_37" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 292 'add' 'add_ln28_42' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 293 [1/1] (2.07ns)   --->   "%add_ln36_1 = add i17 %tmp7_0_cast, %zext_ln28_14" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 293 'add' 'add_ln36_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln36_3 = zext i17 %add_ln36_1 to i64" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 294 'zext' 'zext_ln36_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 295 [1/1] (0.00ns)   --->   "%output_addr_182 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln36_3" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 295 'getelementptr' 'output_addr_182' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 296 [1/1] (3.25ns)   --->   "store i16 %add_ln28_42, i16* %output_addr_182, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 296 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_14 : Operation 297 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_2, label %2, label %.preheader.3" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 297 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 298 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_18 = mul i30 %sext_ln28_1, %sext_ln28_4" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 298 'mul' 'mul_ln28_18' <Predicate = (!icmp_ln21_2)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 299 [1/1] (0.00ns)   --->   "%trunc_ln28_17 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_18, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 299 'partselect' 'trunc_ln28_17' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_14 : Operation 300 [1/1] (2.07ns)   --->   "%add_ln28_43 = add i17 %zext_ln28_16, 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 300 'add' 'add_ln28_43' <Predicate = (!icmp_ln21_2)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 301 [1/1] (2.10ns)   --->   "%add_ln28_44 = add i17 %add_ln28_43, %tmp5_0_0_0_cast" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 301 'add' 'add_ln28_44' <Predicate = (!icmp_ln21_2)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln28_31 = zext i17 %add_ln28_44 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 302 'zext' 'zext_ln28_31' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_14 : Operation 303 [1/1] (0.00ns)   --->   "%input_addr_253 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_31" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 303 'getelementptr' 'input_addr_253' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_14 : Operation 304 [2/2] (3.25ns)   --->   "%input_load_208 = load i16* %input_addr_253, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 304 'load' 'input_load_208' <Predicate = (!icmp_ln21_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_14 : Operation 305 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_21 = mul i30 %sext_ln28_7, %sext_ln28_10" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 305 'mul' 'mul_ln28_21' <Predicate = (!icmp_ln21_2)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln28_20 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_21, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 306 'partselect' 'trunc_ln28_20' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_14 : Operation 307 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_24 = mul i30 %sext_ln28_13, %sext_ln28_16" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 307 'mul' 'mul_ln28_24' <Predicate = (!icmp_ln21_2)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 308 [1/1] (0.00ns)   --->   "%trunc_ln28_23 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_24, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 308 'partselect' 'trunc_ln28_23' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_14 : Operation 309 [1/1] (2.42ns)   --->   "%icmp_ln21_3 = icmp eq i16 %or_ln28_2, %output_width_cast" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 309 'icmp' 'icmp_ln21_3' <Predicate = (!icmp_ln21_2)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 13.5>
ST_15 : Operation 310 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_19 = mul i30 %sext_ln28_3, %sext_ln28_19" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 310 'mul' 'mul_ln28_19' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 311 [1/1] (0.00ns)   --->   "%trunc_ln28_18 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_19, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 311 'partselect' 'trunc_ln28_18' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 312 [1/2] (3.25ns)   --->   "%input_load_208 = load i16* %input_addr_253, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 312 'load' 'input_load_208' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_15 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln28_24 = sext i16 %input_load_208 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 313 'sext' 'sext_ln28_24' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 314 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_20 = mul i30 %sext_ln28_5, %sext_ln28_24" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 314 'mul' 'mul_ln28_20' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 315 [1/1] (0.00ns)   --->   "%trunc_ln28_19 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_20, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 315 'partselect' 'trunc_ln28_19' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 316 [1/1] (2.10ns)   --->   "%add_ln28_45 = add i17 %add_ln28_43, %tmp5_0_1_0_cast" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 316 'add' 'add_ln28_45' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln28_32 = zext i17 %add_ln28_45 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 317 'zext' 'zext_ln28_32' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 318 [1/1] (0.00ns)   --->   "%input_addr_254 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 318 'getelementptr' 'input_addr_254' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 319 [2/2] (3.25ns)   --->   "%input_load_209 = load i16* %input_addr_254, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 319 'load' 'input_load_209' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_15 : Operation 320 [1/1] (2.10ns)   --->   "%add_ln28_46 = add i17 %add_ln28_43, %tmp5_0_2_0_cast" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 320 'add' 'add_ln28_46' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln28_33 = zext i17 %add_ln28_46 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 321 'zext' 'zext_ln28_33' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 322 [1/1] (0.00ns)   --->   "%input_addr_255 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_33" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 322 'getelementptr' 'input_addr_255' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 323 [2/2] (3.25ns)   --->   "%input_load_210 = load i16* %input_addr_255, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 323 'load' 'input_load_210' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_15 : Operation 324 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_48 = add i16 %trunc_ln28_19, %trunc_ln28_20" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 324 'add' 'add_ln28_48' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 325 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_49 = add i16 %add_ln28_48, %trunc_ln28_18" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 325 'add' 'add_ln28_49' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 13.5>
ST_16 : Operation 326 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_22 = mul i30 %sext_ln28_9, %sext_ln28_21" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 326 'mul' 'mul_ln28_22' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln28_21 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_22, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 327 'partselect' 'trunc_ln28_21' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 328 [1/2] (3.25ns)   --->   "%input_load_209 = load i16* %input_addr_254, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 328 'load' 'input_load_209' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_16 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln28_25 = sext i16 %input_load_209 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 329 'sext' 'sext_ln28_25' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 330 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_23 = mul i30 %sext_ln28_11, %sext_ln28_25" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 330 'mul' 'mul_ln28_23' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln28_22 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_23, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 331 'partselect' 'trunc_ln28_22' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 332 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_25 = mul i30 %sext_ln28_15, %sext_ln28_23" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 332 'mul' 'mul_ln28_25' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 333 [1/1] (0.00ns)   --->   "%trunc_ln28_24 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_25, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 333 'partselect' 'trunc_ln28_24' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 334 [1/2] (3.25ns)   --->   "%input_load_210 = load i16* %input_addr_255, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 334 'load' 'input_load_210' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_16 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln28_26 = sext i16 %input_load_210 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 335 'sext' 'sext_ln28_26' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 336 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_26 = mul i30 %sext_ln28_17, %sext_ln28_26" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 336 'mul' 'mul_ln28_26' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 337 [1/1] (0.00ns)   --->   "%trunc_ln28_25 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_26, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 337 'partselect' 'trunc_ln28_25' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 338 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_52 = add i16 %trunc_ln28_24, %trunc_ln28_25" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 338 'add' 'add_ln28_52' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 339 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_53 = add i16 %add_ln28_52, %trunc_ln28_23" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 339 'add' 'add_ln28_53' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 11.0>
ST_17 : Operation 340 [1/1] (2.07ns)   --->   "%add_ln28_47 = add i16 %bias_load, %trunc_ln28_17" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 340 'add' 'add_ln28_47' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 341 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_50 = add i16 %add_ln28_49, %add_ln28_47" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 341 'add' 'add_ln28_50' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 342 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_51 = add i16 %trunc_ln28_21, %trunc_ln28_22" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 342 'add' 'add_ln28_51' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 343 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_54 = add i16 %add_ln28_53, %add_ln28_51" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 343 'add' 'add_ln28_54' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 344 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_55 = add i16 %add_ln28_54, %add_ln28_50" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 344 'add' 'add_ln28_55' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 345 [1/1] (2.07ns)   --->   "%add_ln36_2 = add i17 %tmp7_0_cast, %zext_ln28_16" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 345 'add' 'add_ln36_2' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln36_4 = zext i17 %add_ln36_2 to i64" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 346 'zext' 'zext_ln36_4' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_17 : Operation 347 [1/1] (0.00ns)   --->   "%output_addr_183 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln36_4" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 347 'getelementptr' 'output_addr_183' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_17 : Operation 348 [1/1] (3.25ns)   --->   "store i16 %add_ln28_55, i16* %output_addr_183, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 348 'store' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_17 : Operation 349 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_3, label %2, label %1" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 349 'br' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2)> <Delay = 0.00>
ST_17 : Operation 350 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_27 = mul i30 %sext_ln28_1, %sext_ln28_19" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 350 'mul' 'mul_ln28_27' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 351 [1/1] (0.00ns)   --->   "%trunc_ln28_26 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_27, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 351 'partselect' 'trunc_ln28_26' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 0.00>
ST_17 : Operation 352 [1/1] (2.07ns)   --->   "%add_ln28_56 = add i17 %zext_ln28_25, 1" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 352 'add' 'add_ln28_56' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 353 [1/1] (2.10ns)   --->   "%add_ln28_57 = add i17 %add_ln28_56, %tmp5_0_0_0_cast" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 353 'add' 'add_ln28_57' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln28_34 = zext i17 %add_ln28_57 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 354 'zext' 'zext_ln28_34' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 0.00>
ST_17 : Operation 355 [1/1] (0.00ns)   --->   "%input_addr_256 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_34" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 355 'getelementptr' 'input_addr_256' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 0.00>
ST_17 : Operation 356 [2/2] (3.25ns)   --->   "%input_load_211 = load i16* %input_addr_256, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 356 'load' 'input_load_211' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_17 : Operation 357 [1/1] (2.07ns)   --->   "%add_ln28_58 = add i17 %zext_ln28_25, 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 357 'add' 'add_ln28_58' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 358 [1/1] (2.10ns)   --->   "%add_ln28_59 = add i17 %add_ln28_58, %tmp5_0_0_0_cast" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 358 'add' 'add_ln28_59' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln28_35 = zext i17 %add_ln28_59 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 359 'zext' 'zext_ln28_35' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 0.00>
ST_17 : Operation 360 [1/1] (0.00ns)   --->   "%input_addr_257 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_35" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 360 'getelementptr' 'input_addr_257' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 0.00>
ST_17 : Operation 361 [2/2] (3.25ns)   --->   "%input_load_212 = load i16* %input_addr_257, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 361 'load' 'input_load_212' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_17 : Operation 362 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_30 = mul i30 %sext_ln28_7, %sext_ln28_21" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 362 'mul' 'mul_ln28_30' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln28_29 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_30, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 363 'partselect' 'trunc_ln28_29' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 0.00>
ST_17 : Operation 364 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_33 = mul i30 %sext_ln28_13, %sext_ln28_23" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 364 'mul' 'mul_ln28_33' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln28_32 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_33, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 365 'partselect' 'trunc_ln28_32' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 0.00>
ST_17 : Operation 366 [1/1] (2.07ns)   --->   "%add_ln28_64 = add i16 %bias_load, %trunc_ln28_26" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 366 'add' 'add_ln28_64' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 367 [1/1] (2.07ns)   --->   "%add_ln36_3 = add i17 %tmp7_0_cast, %zext_ln28_25" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 367 'add' 'add_ln36_3' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 368 [1/1] (2.07ns)   --->   "%add_ln21 = add i16 %out_w_0_0, 4" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 368 'add' 'add_ln21' <Predicate = (!icmp_ln21 & !icmp_ln21_1 & !icmp_ln21_2 & !icmp_ln21_3)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 369 [1/1] (0.00ns)   --->   "br label %.preheader5" [../layers_c/depthwise_conv2d.cpp:20]   --->   Operation 369 'br' <Predicate = (icmp_ln21_3) | (icmp_ln21_2) | (icmp_ln21_1) | (icmp_ln21)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 13.5>
ST_18 : Operation 370 [1/2] (3.25ns)   --->   "%input_load_211 = load i16* %input_addr_256, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 370 'load' 'input_load_211' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_18 : Operation 371 [1/1] (0.00ns)   --->   "%sext_ln28_27 = sext i16 %input_load_211 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 371 'sext' 'sext_ln28_27' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 372 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_28 = mul i30 %sext_ln28_3, %sext_ln28_27" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 372 'mul' 'mul_ln28_28' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 373 [1/1] (0.00ns)   --->   "%trunc_ln28_27 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_28, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 373 'partselect' 'trunc_ln28_27' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 374 [1/2] (3.25ns)   --->   "%input_load_212 = load i16* %input_addr_257, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 374 'load' 'input_load_212' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_18 : Operation 375 [1/1] (0.00ns)   --->   "%sext_ln28_28 = sext i16 %input_load_212 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 375 'sext' 'sext_ln28_28' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 376 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_29 = mul i30 %sext_ln28_5, %sext_ln28_28" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 376 'mul' 'mul_ln28_29' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 377 [1/1] (0.00ns)   --->   "%trunc_ln28_28 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_29, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 377 'partselect' 'trunc_ln28_28' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 378 [1/1] (2.10ns)   --->   "%add_ln28_60 = add i17 %add_ln28_56, %tmp5_0_1_0_cast" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 378 'add' 'add_ln28_60' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln28_36 = zext i17 %add_ln28_60 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 379 'zext' 'zext_ln28_36' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 380 [1/1] (0.00ns)   --->   "%input_addr_258 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_36" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 380 'getelementptr' 'input_addr_258' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 381 [2/2] (3.25ns)   --->   "%input_load_213 = load i16* %input_addr_258, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 381 'load' 'input_load_213' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_18 : Operation 382 [1/1] (2.10ns)   --->   "%add_ln28_61 = add i17 %add_ln28_58, %tmp5_0_1_0_cast" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 382 'add' 'add_ln28_61' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln28_37 = zext i17 %add_ln28_61 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 383 'zext' 'zext_ln28_37' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 384 [1/1] (0.00ns)   --->   "%input_addr_259 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_37" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 384 'getelementptr' 'input_addr_259' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 385 [2/2] (3.25ns)   --->   "%input_load_214 = load i16* %input_addr_259, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 385 'load' 'input_load_214' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_18 : Operation 386 [1/1] (2.10ns)   --->   "%add_ln28_62 = add i17 %add_ln28_56, %tmp5_0_2_0_cast" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 386 'add' 'add_ln28_62' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 387 [1/1] (2.10ns)   --->   "%add_ln28_63 = add i17 %add_ln28_58, %tmp5_0_2_0_cast" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 387 'add' 'add_ln28_63' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 388 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_65 = add i16 %trunc_ln28_28, %trunc_ln28_29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 388 'add' 'add_ln28_65' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 389 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_66 = add i16 %add_ln28_65, %trunc_ln28_27" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 389 'add' 'add_ln28_66' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 9.63>
ST_19 : Operation 390 [1/2] (3.25ns)   --->   "%input_load_213 = load i16* %input_addr_258, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 390 'load' 'input_load_213' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_19 : Operation 391 [1/1] (0.00ns)   --->   "%sext_ln28_29 = sext i16 %input_load_213 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 391 'sext' 'sext_ln28_29' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 392 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_31 = mul i30 %sext_ln28_9, %sext_ln28_29" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 392 'mul' 'mul_ln28_31' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 393 [1/1] (0.00ns)   --->   "%trunc_ln28_30 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_31, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 393 'partselect' 'trunc_ln28_30' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 394 [1/2] (3.25ns)   --->   "%input_load_214 = load i16* %input_addr_259, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 394 'load' 'input_load_214' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_19 : Operation 395 [1/1] (0.00ns)   --->   "%sext_ln28_30 = sext i16 %input_load_214 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 395 'sext' 'sext_ln28_30' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 396 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_32 = mul i30 %sext_ln28_11, %sext_ln28_30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 396 'mul' 'mul_ln28_32' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 397 [1/1] (0.00ns)   --->   "%trunc_ln28_31 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_32, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 397 'partselect' 'trunc_ln28_31' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln28_38 = zext i17 %add_ln28_62 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 398 'zext' 'zext_ln28_38' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 399 [1/1] (0.00ns)   --->   "%input_addr_260 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_38" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 399 'getelementptr' 'input_addr_260' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 400 [2/2] (3.25ns)   --->   "%input_load_215 = load i16* %input_addr_260, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 400 'load' 'input_load_215' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_19 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln28_39 = zext i17 %add_ln28_63 to i64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 401 'zext' 'zext_ln28_39' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 402 [1/1] (0.00ns)   --->   "%input_addr_261 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_39" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 402 'getelementptr' 'input_addr_261' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 403 [2/2] (3.25ns)   --->   "%input_load_216 = load i16* %input_addr_261, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 403 'load' 'input_load_216' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 20 <SV = 19> <Delay = 13.5>
ST_20 : Operation 404 [1/2] (3.25ns)   --->   "%input_load_215 = load i16* %input_addr_260, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 404 'load' 'input_load_215' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_20 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln28_31 = sext i16 %input_load_215 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 405 'sext' 'sext_ln28_31' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 406 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_34 = mul i30 %sext_ln28_15, %sext_ln28_31" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 406 'mul' 'mul_ln28_34' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 407 [1/1] (0.00ns)   --->   "%trunc_ln28_33 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_34, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 407 'partselect' 'trunc_ln28_33' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 408 [1/2] (3.25ns)   --->   "%input_load_216 = load i16* %input_addr_261, align 2" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 408 'load' 'input_load_216' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_20 : Operation 409 [1/1] (0.00ns)   --->   "%sext_ln28_32 = sext i16 %input_load_216 to i30" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 409 'sext' 'sext_ln28_32' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 410 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_35 = mul i30 %sext_ln28_17, %sext_ln28_32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 410 'mul' 'mul_ln28_35' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 411 [1/1] (0.00ns)   --->   "%trunc_ln28_34 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_35, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 411 'partselect' 'trunc_ln28_34' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 412 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_69 = add i16 %trunc_ln28_33, %trunc_ln28_34" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 412 'add' 'add_ln28_69' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 413 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_70 = add i16 %add_ln28_69, %trunc_ln28_32" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 413 'add' 'add_ln28_70' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 11.0>
ST_21 : Operation 414 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_67 = add i16 %add_ln28_66, %add_ln28_64" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 414 'add' 'add_ln28_67' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 415 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_68 = add i16 %trunc_ln28_30, %trunc_ln28_31" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 415 'add' 'add_ln28_68' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 416 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_71 = add i16 %add_ln28_70, %add_ln28_68" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 416 'add' 'add_ln28_71' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 417 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln28_72 = add i16 %add_ln28_71, %add_ln28_67" [../layers_c/depthwise_conv2d.cpp:28]   --->   Operation 417 'add' 'add_ln28_72' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln36_5 = zext i17 %add_ln36_3 to i64" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 418 'zext' 'zext_ln36_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 419 [1/1] (0.00ns)   --->   "%output_addr_184 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln36_5" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 419 'getelementptr' 'output_addr_184' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 420 [1/1] (3.25ns)   --->   "store i16 %add_ln28_72, i16* %output_addr_184, align 2" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 420 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_21 : Operation 421 [1/1] (0.00ns)   --->   "br label %.preheader.0" [../layers_c/depthwise_conv2d.cpp:21]   --->   Operation 421 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_width_read    (read             ) [ 0000000000000000000000]
output_height_read   (read             ) [ 0000000000000000000000]
input_width_read     (read             ) [ 0000000000000000000000]
input_height_read    (read             ) [ 0000000000000000000000]
input_width_cast     (sext             ) [ 0000000000000000000000]
output_width_cast    (zext             ) [ 0011111111111111111111]
zext_ln28            (zext             ) [ 0011111111111111111111]
zext_ln36_1          (zext             ) [ 0011111111111111111111]
zext_ln36            (zext             ) [ 0011111111111111111111]
zext_ln36_1_cast_cas (zext             ) [ 0011111111111111111111]
empty                (trunc            ) [ 0011111111111111111111]
br_ln19              (br               ) [ 0111111111111111111111]
out_d_0              (phi              ) [ 0010000000000000000000]
phi_mul              (phi              ) [ 0011111111111111111111]
phi_mul2             (phi              ) [ 0011111111111111111111]
add_ln19             (add              ) [ 0111111111111111111111]
add_ln19_98          (add              ) [ 0111111111111111111111]
icmp_ln19            (icmp             ) [ 0011111111111111111111]
empty_89             (speclooptripcount) [ 0000000000000000000000]
out_d                (add              ) [ 0111111111111111111111]
br_ln19              (br               ) [ 0000000000000000000000]
zext_ln23            (zext             ) [ 0000000000000000000000]
bias_addr            (getelementptr    ) [ 0001111111111111111111]
zext_ln28_1          (zext             ) [ 0000000000000000000000]
trunc_ln28           (trunc            ) [ 0000000000000000000000]
shl_ln               (bitconcatenate   ) [ 0000000000000000000000]
zext_ln28_2          (zext             ) [ 0000000000000000000000]
add_ln28             (add              ) [ 0000000000000000000000]
zext_ln28_3          (zext             ) [ 0000000000000000000000]
kernel_0_addr        (getelementptr    ) [ 0001111111111111111111]
add_ln28_1           (add              ) [ 0000000000000000000000]
zext_ln28_4          (zext             ) [ 0000000000000000000000]
kernel_0_addr_1      (getelementptr    ) [ 0001111111111111111111]
add_ln28_2           (add              ) [ 0000000000000000000000]
zext_ln28_5          (zext             ) [ 0000000000000000000000]
kernel_0_addr_2      (getelementptr    ) [ 0001111111111111111111]
add_ln28_3           (add              ) [ 0000000000000000000000]
zext_ln28_6          (zext             ) [ 0000000000000000000000]
kernel_0_addr_3      (getelementptr    ) [ 0001111111111111111111]
add_ln28_4           (add              ) [ 0000000000000000000000]
zext_ln28_7          (zext             ) [ 0000000000000000000000]
kernel_0_addr_4      (getelementptr    ) [ 0001111111111111111111]
add_ln28_5           (add              ) [ 0000000000000000000000]
zext_ln28_8          (zext             ) [ 0000000000000000000000]
kernel_0_addr_5      (getelementptr    ) [ 0001111111111111111111]
add_ln28_6           (add              ) [ 0000000000000000000000]
zext_ln28_9          (zext             ) [ 0000000000000000000000]
kernel_0_addr_6      (getelementptr    ) [ 0001111111111111111111]
add_ln28_7           (add              ) [ 0000000000000000000000]
zext_ln28_10         (zext             ) [ 0000000000000000000000]
kernel_0_addr_7      (getelementptr    ) [ 0001111111111111111111]
add_ln28_8           (add              ) [ 0000000000000000000000]
zext_ln28_11         (zext             ) [ 0000000000000000000000]
kernel_0_addr_8      (getelementptr    ) [ 0001111111111111111111]
br_ln20              (br               ) [ 0011111111111111111111]
ret_ln0              (ret              ) [ 0000000000000000000000]
out_h_0              (phi              ) [ 0001000000000000000000]
empty_90             (speclooptripcount) [ 0000000000000000000000]
icmp_ln20            (icmp             ) [ 0011111111111111111111]
out_h                (add              ) [ 0011111111111111111111]
br_ln20              (br               ) [ 0000000000000000000000]
zext_ln28_3_cast     (zext             ) [ 0000000000000000000000]
tmp_0_0_0            (add              ) [ 0000000000000000000000]
tmp_0_0_0_cast_cast  (zext             ) [ 0000000000000000000000]
tmp5_0_0_0           (mul              ) [ 0000000000000000000000]
tmp5_0_0_0_cast      (zext             ) [ 0000111111111111111111]
tmp_0_1_0            (add              ) [ 0000000000000000000000]
tmp_0_1_0_cast_cast  (zext             ) [ 0000000000000000000000]
tmp5_0_1_0           (mul              ) [ 0000000000000000000000]
tmp5_0_1_0_cast      (zext             ) [ 0000111111111111111111]
tmp_0_2_0            (add              ) [ 0000000000000000000000]
tmp_0_2_0_cast_cast  (zext             ) [ 0000000000000000000000]
tmp5_0_2_0           (mul              ) [ 0000000000000000000000]
tmp5_0_2_0_cast      (zext             ) [ 0000111111111111111111]
tmp6_0               (add              ) [ 0000000000000000000000]
tmp6_0_cast_cast     (zext             ) [ 0000000000000000000000]
tmp7_0               (mul              ) [ 0000000000000000000000]
tmp7_0_cast          (zext             ) [ 0000111111111111111111]
br_ln21              (br               ) [ 0011111111111111111111]
br_ln0               (br               ) [ 0111111111111111111111]
out_w_0_0            (phi              ) [ 0000111111111111110000]
icmp_ln21            (icmp             ) [ 0011111111111111111111]
br_ln21              (br               ) [ 0000000000000000000000]
zext_ln28_12         (zext             ) [ 0000011111100000000000]
add_ln28_9           (add              ) [ 0000000000000000000000]
zext_ln28_13         (zext             ) [ 0000000000000000000000]
input_addr           (getelementptr    ) [ 0000010000000000000000]
input_load           (load             ) [ 0000001111000000000000]
kernel_0_load        (load             ) [ 0000001111000000000000]
or_ln28              (or               ) [ 0000000000000000000000]
zext_ln28_14         (zext             ) [ 0000001111111110000000]
add_ln28_10          (add              ) [ 0000000000000000000000]
zext_ln28_15         (zext             ) [ 0000000000000000000000]
input_addr_239       (getelementptr    ) [ 0000001000000000000000]
or_ln28_1            (or               ) [ 0000001111100000000000]
zext_ln28_16         (zext             ) [ 0011101111111111111111]
add_ln28_11          (add              ) [ 0000000000000000000000]
zext_ln28_17         (zext             ) [ 0000000000000000000000]
input_addr_240       (getelementptr    ) [ 0000001000000000000000]
icmp_ln21_1          (icmp             ) [ 0011101111111111111111]
input_load_194       (load             ) [ 0000000111000000000000]
kernel_0_load_1      (load             ) [ 0000000111000000000000]
input_load_195       (load             ) [ 0000000111000000000000]
kernel_0_load_2      (load             ) [ 0000000111000000000000]
add_ln28_12          (add              ) [ 0000000000000000000000]
zext_ln28_18         (zext             ) [ 0000000000000000000000]
input_addr_241       (getelementptr    ) [ 0000000100000000000000]
add_ln28_13          (add              ) [ 0000000000000000000000]
zext_ln28_19         (zext             ) [ 0000000000000000000000]
input_addr_242       (getelementptr    ) [ 0000000100000000000000]
input_load_196       (load             ) [ 0000000011000000000000]
kernel_0_load_3      (load             ) [ 0000000011000000000000]
input_load_197       (load             ) [ 0000000011000000000000]
kernel_0_load_4      (load             ) [ 0000000011000000000000]
add_ln28_14          (add              ) [ 0000000000000000000000]
zext_ln28_20         (zext             ) [ 0000000000000000000000]
input_addr_243       (getelementptr    ) [ 0000000010000000000000]
add_ln28_15          (add              ) [ 0000000000000000000000]
zext_ln28_21         (zext             ) [ 0000000000000000000000]
input_addr_244       (getelementptr    ) [ 0000000010000000000000]
input_load_198       (load             ) [ 0000000001000000000000]
kernel_0_load_5      (load             ) [ 0000000001000000000000]
input_load_199       (load             ) [ 0000000001000000000000]
kernel_0_load_6      (load             ) [ 0000000001000000000000]
add_ln28_16          (add              ) [ 0000000000000000000000]
zext_ln28_22         (zext             ) [ 0000000000000000000000]
input_addr_245       (getelementptr    ) [ 0000000001000000000000]
add_ln28_17          (add              ) [ 0000000000000000000000]
zext_ln28_23         (zext             ) [ 0000000000000000000000]
input_addr_246       (getelementptr    ) [ 0000000001000000000000]
sext_ln28            (sext             ) [ 0000000000000000000000]
sext_ln28_1          (sext             ) [ 0011100000111111111111]
mul_ln28             (mul              ) [ 0000000000000000000000]
trunc_ln             (partselect       ) [ 0000000000100000000000]
sext_ln28_2          (sext             ) [ 0000000000100000000000]
sext_ln28_3          (sext             ) [ 0011100000111111111111]
mul_ln28_1           (mul              ) [ 0000000000000000000000]
trunc_ln28_s         (partselect       ) [ 0000000000000000000000]
sext_ln28_4          (sext             ) [ 0000000000111110000000]
sext_ln28_5          (sext             ) [ 0011100000111111111111]
mul_ln28_2           (mul              ) [ 0000000000000000000000]
trunc_ln28_1         (partselect       ) [ 0000000000000000000000]
sext_ln28_6          (sext             ) [ 0000000000000000000000]
sext_ln28_7          (sext             ) [ 0011100000111111111111]
mul_ln28_3           (mul              ) [ 0000000000000000000000]
trunc_ln28_2         (partselect       ) [ 0000000000000000000000]
sext_ln28_8          (sext             ) [ 0000000000100000000000]
sext_ln28_9          (sext             ) [ 0011100000111111111111]
mul_ln28_4           (mul              ) [ 0000000000000000000000]
trunc_ln28_3         (partselect       ) [ 0000000000100000000000]
sext_ln28_10         (sext             ) [ 0000000000111110000000]
sext_ln28_11         (sext             ) [ 0011100000111111111111]
mul_ln28_5           (mul              ) [ 0000000000000000000000]
trunc_ln28_4         (partselect       ) [ 0000000000100000000000]
sext_ln28_12         (sext             ) [ 0000000000000000000000]
sext_ln28_13         (sext             ) [ 0011100000111111111111]
mul_ln28_6           (mul              ) [ 0000000000000000000000]
trunc_ln28_5         (partselect       ) [ 0000000000000000000000]
input_load_200       (load             ) [ 0000000000000000000000]
sext_ln28_14         (sext             ) [ 0000000000100000000000]
kernel_0_load_7      (load             ) [ 0000000000000000000000]
sext_ln28_15         (sext             ) [ 0011100000111111111111]
mul_ln28_7           (mul              ) [ 0000000000000000000000]
trunc_ln28_6         (partselect       ) [ 0000000000000000000000]
input_load_201       (load             ) [ 0000000000000000000000]
sext_ln28_16         (sext             ) [ 0000000000111110000000]
kernel_0_load_8      (load             ) [ 0000000000000000000000]
sext_ln28_17         (sext             ) [ 0011100000111111111111]
mul_ln28_8           (mul              ) [ 0000000000000000000000]
trunc_ln28_7         (partselect       ) [ 0000000000000000000000]
add_ln28_19          (add              ) [ 0000000000000000000000]
add_ln28_20          (add              ) [ 0000000000100000000000]
add_ln28_23          (add              ) [ 0000000000000000000000]
add_ln28_24          (add              ) [ 0000000000100000000000]
bias_load            (load             ) [ 0011100000011111111111]
add_ln28_18          (add              ) [ 0000000000000000000000]
add_ln28_21          (add              ) [ 0000000000000000000000]
add_ln28_22          (add              ) [ 0000000000000000000000]
add_ln28_25          (add              ) [ 0000000000000000000000]
add_ln28_26          (add              ) [ 0000000000000000000000]
add_ln36             (add              ) [ 0000000000000000000000]
zext_ln36_2          (zext             ) [ 0000000000000000000000]
output_addr          (getelementptr    ) [ 0000000000000000000000]
store_ln36           (store            ) [ 0000000000000000000000]
br_ln21              (br               ) [ 0000000000000000000000]
mul_ln28_9           (mul              ) [ 0000000000000000000000]
trunc_ln28_8         (partselect       ) [ 0000000000011110000000]
add_ln28_27          (add              ) [ 0000000000011000000000]
add_ln28_28          (add              ) [ 0000000000000000000000]
zext_ln28_24         (zext             ) [ 0000000000000000000000]
input_addr_247       (getelementptr    ) [ 0000000000010000000000]
or_ln28_2            (or               ) [ 0000000000011110000000]
zext_ln28_25         (zext             ) [ 0011100000011111111111]
add_ln28_29          (add              ) [ 0000000000000000000000]
zext_ln28_26         (zext             ) [ 0000000000000000000000]
input_addr_248       (getelementptr    ) [ 0000000000010000000000]
mul_ln28_12          (mul              ) [ 0000000000000000000000]
trunc_ln28_11        (partselect       ) [ 0000000000010000000000]
mul_ln28_15          (mul              ) [ 0000000000000000000000]
trunc_ln28_14        (partselect       ) [ 0000000000011100000000]
icmp_ln21_2          (icmp             ) [ 0011100000011111111111]
input_load_202       (load             ) [ 0000000000000000000000]
sext_ln28_18         (sext             ) [ 0000000000000000000000]
mul_ln28_10          (mul              ) [ 0000000000000000000000]
trunc_ln28_9         (partselect       ) [ 0000000000000000000000]
input_load_203       (load             ) [ 0000000000000000000000]
sext_ln28_19         (sext             ) [ 0011111111101111111111]
mul_ln28_11          (mul              ) [ 0000000000000000000000]
trunc_ln28_10        (partselect       ) [ 0000000000000000000000]
add_ln28_30          (add              ) [ 0000000000000000000000]
zext_ln28_27         (zext             ) [ 0000000000000000000000]
input_addr_249       (getelementptr    ) [ 0000000000001000000000]
add_ln28_31          (add              ) [ 0000000000000000000000]
zext_ln28_28         (zext             ) [ 0000000000000000000000]
input_addr_250       (getelementptr    ) [ 0000000000001000000000]
add_ln28_35          (add              ) [ 0000000000000000000000]
add_ln28_36          (add              ) [ 0000000000001110000000]
input_load_204       (load             ) [ 0000000000000100000000]
input_load_205       (load             ) [ 0000000000000100000000]
add_ln28_32          (add              ) [ 0000000000000000000000]
zext_ln28_29         (zext             ) [ 0000000000000000000000]
input_addr_251       (getelementptr    ) [ 0000000000000100000000]
add_ln28_33          (add              ) [ 0000000000000000000000]
zext_ln28_30         (zext             ) [ 0000000000000000000000]
input_addr_252       (getelementptr    ) [ 0000000000000100000000]
sext_ln28_20         (sext             ) [ 0000000000000000000000]
mul_ln28_13          (mul              ) [ 0000000000000000000000]
trunc_ln28_12        (partselect       ) [ 0000000000000010000000]
sext_ln28_21         (sext             ) [ 0011111111100011111111]
mul_ln28_14          (mul              ) [ 0000000000000000000000]
trunc_ln28_13        (partselect       ) [ 0000000000000010000000]
input_load_206       (load             ) [ 0000000000000000000000]
sext_ln28_22         (sext             ) [ 0000000000000000000000]
mul_ln28_16          (mul              ) [ 0000000000000000000000]
trunc_ln28_15        (partselect       ) [ 0000000000000000000000]
input_load_207       (load             ) [ 0000000000000000000000]
sext_ln28_23         (sext             ) [ 0011111111100011111111]
mul_ln28_17          (mul              ) [ 0000000000000000000000]
trunc_ln28_16        (partselect       ) [ 0000000000000000000000]
add_ln28_39          (add              ) [ 0000000000000000000000]
add_ln28_40          (add              ) [ 0000000000000010000000]
add_ln28_34          (add              ) [ 0000000000000000000000]
add_ln28_37          (add              ) [ 0000000000000000000000]
add_ln28_38          (add              ) [ 0000000000000000000000]
add_ln28_41          (add              ) [ 0000000000000000000000]
add_ln28_42          (add              ) [ 0000000000000000000000]
add_ln36_1           (add              ) [ 0000000000000000000000]
zext_ln36_3          (zext             ) [ 0000000000000000000000]
output_addr_182      (getelementptr    ) [ 0000000000000000000000]
store_ln36           (store            ) [ 0000000000000000000000]
br_ln21              (br               ) [ 0000000000000000000000]
mul_ln28_18          (mul              ) [ 0000000000000000000000]
trunc_ln28_17        (partselect       ) [ 0011111111100001111111]
add_ln28_43          (add              ) [ 0000000000000001000000]
add_ln28_44          (add              ) [ 0000000000000000000000]
zext_ln28_31         (zext             ) [ 0000000000000000000000]
input_addr_253       (getelementptr    ) [ 0000000000000001000000]
mul_ln28_21          (mul              ) [ 0000000000000000000000]
trunc_ln28_20        (partselect       ) [ 0000000000000001000000]
mul_ln28_24          (mul              ) [ 0000000000000000000000]
trunc_ln28_23        (partselect       ) [ 0000000000000001100000]
icmp_ln21_3          (icmp             ) [ 0011111111100001111111]
mul_ln28_19          (mul              ) [ 0000000000000000000000]
trunc_ln28_18        (partselect       ) [ 0000000000000000000000]
input_load_208       (load             ) [ 0000000000000000000000]
sext_ln28_24         (sext             ) [ 0000000000000000000000]
mul_ln28_20          (mul              ) [ 0000000000000000000000]
trunc_ln28_19        (partselect       ) [ 0000000000000000000000]
add_ln28_45          (add              ) [ 0000000000000000000000]
zext_ln28_32         (zext             ) [ 0000000000000000000000]
input_addr_254       (getelementptr    ) [ 0000000000000000100000]
add_ln28_46          (add              ) [ 0000000000000000000000]
zext_ln28_33         (zext             ) [ 0000000000000000000000]
input_addr_255       (getelementptr    ) [ 0000000000000000100000]
add_ln28_48          (add              ) [ 0000000000000000000000]
add_ln28_49          (add              ) [ 0011111111111110111111]
mul_ln28_22          (mul              ) [ 0000000000000000000000]
trunc_ln28_21        (partselect       ) [ 0011111111111110011111]
input_load_209       (load             ) [ 0000000000000000000000]
sext_ln28_25         (sext             ) [ 0000000000000000000000]
mul_ln28_23          (mul              ) [ 0000000000000000000000]
trunc_ln28_22        (partselect       ) [ 0011111111111110011111]
mul_ln28_25          (mul              ) [ 0000000000000000000000]
trunc_ln28_24        (partselect       ) [ 0000000000000000000000]
input_load_210       (load             ) [ 0000000000000000000000]
sext_ln28_26         (sext             ) [ 0000000000000000000000]
mul_ln28_26          (mul              ) [ 0000000000000000000000]
trunc_ln28_25        (partselect       ) [ 0000000000000000000000]
add_ln28_52          (add              ) [ 0000000000000000000000]
add_ln28_53          (add              ) [ 0011111111111110011111]
add_ln28_47          (add              ) [ 0000000000000000000000]
add_ln28_50          (add              ) [ 0000000000000000000000]
add_ln28_51          (add              ) [ 0000000000000000000000]
add_ln28_54          (add              ) [ 0000000000000000000000]
add_ln28_55          (add              ) [ 0000000000000000000000]
add_ln36_2           (add              ) [ 0000000000000000000000]
zext_ln36_4          (zext             ) [ 0000000000000000000000]
output_addr_183      (getelementptr    ) [ 0000000000000000000000]
store_ln36           (store            ) [ 0000000000000000000000]
br_ln21              (br               ) [ 0000000000000000000000]
mul_ln28_27          (mul              ) [ 0000000000000000000000]
trunc_ln28_26        (partselect       ) [ 0000000000000000000000]
add_ln28_56          (add              ) [ 0000000000000000001000]
add_ln28_57          (add              ) [ 0000000000000000000000]
zext_ln28_34         (zext             ) [ 0000000000000000000000]
input_addr_256       (getelementptr    ) [ 0000000000000000001000]
add_ln28_58          (add              ) [ 0000000000000000001000]
add_ln28_59          (add              ) [ 0000000000000000000000]
zext_ln28_35         (zext             ) [ 0000000000000000000000]
input_addr_257       (getelementptr    ) [ 0000000000000000001000]
mul_ln28_30          (mul              ) [ 0000000000000000000000]
trunc_ln28_29        (partselect       ) [ 0000000000000000001000]
mul_ln28_33          (mul              ) [ 0000000000000000000000]
trunc_ln28_32        (partselect       ) [ 0000000000000000001110]
add_ln28_64          (add              ) [ 0000000000000000001111]
add_ln36_3           (add              ) [ 0000000000000000001111]
add_ln21             (add              ) [ 0011100000000000001111]
br_ln20              (br               ) [ 0011111111111111111111]
input_load_211       (load             ) [ 0000000000000000000000]
sext_ln28_27         (sext             ) [ 0000000000000000000000]
mul_ln28_28          (mul              ) [ 0000000000000000000000]
trunc_ln28_27        (partselect       ) [ 0000000000000000000000]
input_load_212       (load             ) [ 0000000000000000000000]
sext_ln28_28         (sext             ) [ 0000000000000000000000]
mul_ln28_29          (mul              ) [ 0000000000000000000000]
trunc_ln28_28        (partselect       ) [ 0000000000000000000000]
add_ln28_60          (add              ) [ 0000000000000000000000]
zext_ln28_36         (zext             ) [ 0000000000000000000000]
input_addr_258       (getelementptr    ) [ 0000000000000000000100]
add_ln28_61          (add              ) [ 0000000000000000000000]
zext_ln28_37         (zext             ) [ 0000000000000000000000]
input_addr_259       (getelementptr    ) [ 0000000000000000000100]
add_ln28_62          (add              ) [ 0000000000000000000100]
add_ln28_63          (add              ) [ 0000000000000000000100]
add_ln28_65          (add              ) [ 0000000000000000000000]
add_ln28_66          (add              ) [ 0000000000000000000111]
input_load_213       (load             ) [ 0000000000000000000000]
sext_ln28_29         (sext             ) [ 0000000000000000000000]
mul_ln28_31          (mul              ) [ 0000000000000000000000]
trunc_ln28_30        (partselect       ) [ 0000000000000000000011]
input_load_214       (load             ) [ 0000000000000000000000]
sext_ln28_30         (sext             ) [ 0000000000000000000000]
mul_ln28_32          (mul              ) [ 0000000000000000000000]
trunc_ln28_31        (partselect       ) [ 0000000000000000000011]
zext_ln28_38         (zext             ) [ 0000000000000000000000]
input_addr_260       (getelementptr    ) [ 0000000000000000000010]
zext_ln28_39         (zext             ) [ 0000000000000000000000]
input_addr_261       (getelementptr    ) [ 0000000000000000000010]
input_load_215       (load             ) [ 0000000000000000000000]
sext_ln28_31         (sext             ) [ 0000000000000000000000]
mul_ln28_34          (mul              ) [ 0000000000000000000000]
trunc_ln28_33        (partselect       ) [ 0000000000000000000000]
input_load_216       (load             ) [ 0000000000000000000000]
sext_ln28_32         (sext             ) [ 0000000000000000000000]
mul_ln28_35          (mul              ) [ 0000000000000000000000]
trunc_ln28_34        (partselect       ) [ 0000000000000000000000]
add_ln28_69          (add              ) [ 0000000000000000000000]
add_ln28_70          (add              ) [ 0000000000000000000001]
add_ln28_67          (add              ) [ 0000000000000000000000]
add_ln28_68          (add              ) [ 0000000000000000000000]
add_ln28_71          (add              ) [ 0000000000000000000000]
add_ln28_72          (add              ) [ 0000000000000000000000]
zext_ln36_5          (zext             ) [ 0000000000000000000000]
output_addr_184      (getelementptr    ) [ 0000000000000000000000]
store_ln36           (store            ) [ 0000000000000000000000]
br_ln21              (br               ) [ 0011111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_height">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_height"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_width">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_width"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bias">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="output_width_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="6" slack="0"/>
<pin id="84" dir="0" index="1" bw="6" slack="0"/>
<pin id="85" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_width_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="output_height_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="6" slack="0"/>
<pin id="90" dir="0" index="1" bw="6" slack="0"/>
<pin id="91" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_height_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="input_width_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="6" slack="0"/>
<pin id="96" dir="0" index="1" bw="6" slack="0"/>
<pin id="97" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="input_height_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="7" slack="0"/>
<pin id="102" dir="0" index="1" bw="7" slack="0"/>
<pin id="103" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="bias_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="5" slack="0"/>
<pin id="110" dir="1" index="3" bw="4" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="kernel_0_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="16" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="8" slack="0"/>
<pin id="117" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_0_addr/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="kernel_0_addr_1_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="8" slack="0"/>
<pin id="124" dir="1" index="3" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_0_addr_1/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="kernel_0_addr_2_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="16" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="8" slack="0"/>
<pin id="131" dir="1" index="3" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_0_addr_2/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="kernel_0_addr_3_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="8" slack="0"/>
<pin id="138" dir="1" index="3" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_0_addr_3/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="kernel_0_addr_4_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="16" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="8" slack="0"/>
<pin id="145" dir="1" index="3" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_0_addr_4/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="kernel_0_addr_5_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="8" slack="0"/>
<pin id="152" dir="1" index="3" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_0_addr_5/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="kernel_0_addr_6_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="16" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="8" slack="0"/>
<pin id="159" dir="1" index="3" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_0_addr_6/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="kernel_0_addr_7_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="8" slack="0"/>
<pin id="166" dir="1" index="3" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_0_addr_7/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="kernel_0_addr_8_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="16" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="8" slack="0"/>
<pin id="173" dir="1" index="3" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_0_addr_8/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="input_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="17" slack="0"/>
<pin id="180" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/4 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="14" slack="0"/>
<pin id="185" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="0" slack="0"/>
<pin id="209" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="210" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="211" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="16" slack="0"/>
<pin id="212" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/4 input_load_194/5 input_load_195/5 input_load_196/6 input_load_197/6 input_load_198/7 input_load_199/7 input_load_200/8 input_load_201/8 input_load_202/10 input_load_203/10 input_load_204/11 input_load_205/11 input_load_206/12 input_load_207/12 input_load_208/14 input_load_209/15 input_load_210/15 input_load_211/17 input_load_212/17 input_load_213/18 input_load_214/18 input_load_215/19 input_load_216/19 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="2"/>
<pin id="191" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="0" slack="3"/>
<pin id="214" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="215" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="216" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="16" slack="0"/>
<pin id="217" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_0_load/4 kernel_0_load_1/5 kernel_0_load_2/5 kernel_0_load_3/6 kernel_0_load_4/6 kernel_0_load_5/7 kernel_0_load_6/7 kernel_0_load_7/8 kernel_0_load_8/8 "/>
</bind>
</comp>

<comp id="194" class="1004" name="input_addr_239_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="17" slack="0"/>
<pin id="198" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_239/5 "/>
</bind>
</comp>

<comp id="202" class="1004" name="input_addr_240_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="17" slack="0"/>
<pin id="206" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_240/5 "/>
</bind>
</comp>

<comp id="218" class="1004" name="input_addr_241_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="17" slack="0"/>
<pin id="222" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_241/6 "/>
</bind>
</comp>

<comp id="226" class="1004" name="input_addr_242_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="17" slack="0"/>
<pin id="230" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_242/6 "/>
</bind>
</comp>

<comp id="234" class="1004" name="input_addr_243_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="17" slack="0"/>
<pin id="238" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_243/7 "/>
</bind>
</comp>

<comp id="242" class="1004" name="input_addr_244_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="17" slack="0"/>
<pin id="246" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_244/7 "/>
</bind>
</comp>

<comp id="250" class="1004" name="input_addr_245_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="17" slack="0"/>
<pin id="254" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_245/8 "/>
</bind>
</comp>

<comp id="258" class="1004" name="input_addr_246_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="17" slack="0"/>
<pin id="262" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_246/8 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_access_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="7"/>
<pin id="268" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_load/9 "/>
</bind>
</comp>

<comp id="271" class="1004" name="output_addr_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="17" slack="0"/>
<pin id="275" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/10 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_access_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="14" slack="0"/>
<pin id="280" dir="0" index="1" bw="16" slack="0"/>
<pin id="281" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/10 store_ln36/14 store_ln36/17 store_ln36/21 "/>
</bind>
</comp>

<comp id="284" class="1004" name="input_addr_247_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="17" slack="0"/>
<pin id="288" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_247/10 "/>
</bind>
</comp>

<comp id="292" class="1004" name="input_addr_248_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="16" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="17" slack="0"/>
<pin id="296" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_248/10 "/>
</bind>
</comp>

<comp id="300" class="1004" name="input_addr_249_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="17" slack="0"/>
<pin id="304" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_249/11 "/>
</bind>
</comp>

<comp id="308" class="1004" name="input_addr_250_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="17" slack="0"/>
<pin id="312" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_250/11 "/>
</bind>
</comp>

<comp id="316" class="1004" name="input_addr_251_gep_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="17" slack="0"/>
<pin id="320" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_251/12 "/>
</bind>
</comp>

<comp id="324" class="1004" name="input_addr_252_gep_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="17" slack="0"/>
<pin id="328" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_252/12 "/>
</bind>
</comp>

<comp id="332" class="1004" name="output_addr_182_gep_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="16" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="17" slack="0"/>
<pin id="336" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_182/14 "/>
</bind>
</comp>

<comp id="340" class="1004" name="input_addr_253_gep_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="16" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="0" index="2" bw="17" slack="0"/>
<pin id="344" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_253/14 "/>
</bind>
</comp>

<comp id="348" class="1004" name="input_addr_254_gep_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="16" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="0" index="2" bw="17" slack="0"/>
<pin id="352" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_254/15 "/>
</bind>
</comp>

<comp id="356" class="1004" name="input_addr_255_gep_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="16" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="0" index="2" bw="17" slack="0"/>
<pin id="360" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_255/15 "/>
</bind>
</comp>

<comp id="364" class="1004" name="output_addr_183_gep_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="16" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="0" index="2" bw="17" slack="0"/>
<pin id="368" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_183/17 "/>
</bind>
</comp>

<comp id="372" class="1004" name="input_addr_256_gep_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="16" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="0" index="2" bw="17" slack="0"/>
<pin id="376" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_256/17 "/>
</bind>
</comp>

<comp id="380" class="1004" name="input_addr_257_gep_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="16" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="0" index="2" bw="17" slack="0"/>
<pin id="384" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_257/17 "/>
</bind>
</comp>

<comp id="388" class="1004" name="input_addr_258_gep_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="16" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="0" index="2" bw="17" slack="0"/>
<pin id="392" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_258/18 "/>
</bind>
</comp>

<comp id="396" class="1004" name="input_addr_259_gep_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="16" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="0" index="2" bw="17" slack="0"/>
<pin id="400" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_259/18 "/>
</bind>
</comp>

<comp id="404" class="1004" name="input_addr_260_gep_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="16" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="0" index="2" bw="17" slack="0"/>
<pin id="408" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_260/19 "/>
</bind>
</comp>

<comp id="412" class="1004" name="input_addr_261_gep_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="16" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="0" index="2" bw="17" slack="0"/>
<pin id="416" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_261/19 "/>
</bind>
</comp>

<comp id="420" class="1004" name="output_addr_184_gep_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="16" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="0" index="2" bw="17" slack="0"/>
<pin id="424" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_184/21 "/>
</bind>
</comp>

<comp id="428" class="1005" name="out_d_0_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="5" slack="1"/>
<pin id="430" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="432" class="1004" name="out_d_0_phi_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="1"/>
<pin id="434" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="435" dir="0" index="2" bw="5" slack="0"/>
<pin id="436" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="437" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/2 "/>
</bind>
</comp>

<comp id="439" class="1005" name="phi_mul_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="9" slack="1"/>
<pin id="441" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="443" class="1004" name="phi_mul_phi_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="1"/>
<pin id="445" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="446" dir="0" index="2" bw="9" slack="0"/>
<pin id="447" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="448" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="451" class="1005" name="phi_mul2_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="9" slack="1"/>
<pin id="453" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul2 (phireg) "/>
</bind>
</comp>

<comp id="455" class="1004" name="phi_mul2_phi_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="1"/>
<pin id="457" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="458" dir="0" index="2" bw="9" slack="0"/>
<pin id="459" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="460" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul2/2 "/>
</bind>
</comp>

<comp id="463" class="1005" name="out_h_0_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="5" slack="1"/>
<pin id="465" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="467" class="1004" name="out_h_0_phi_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="5" slack="0"/>
<pin id="469" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="470" dir="0" index="2" bw="1" slack="1"/>
<pin id="471" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="472" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/3 "/>
</bind>
</comp>

<comp id="474" class="1005" name="out_w_0_0_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="16" slack="1"/>
<pin id="476" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0_0 (phireg) "/>
</bind>
</comp>

<comp id="478" class="1004" name="out_w_0_0_phi_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="16" slack="1"/>
<pin id="480" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="481" dir="0" index="2" bw="1" slack="1"/>
<pin id="482" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="483" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0_0/4 "/>
</bind>
</comp>

<comp id="486" class="1005" name="reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="16" slack="1"/>
<pin id="488" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load input_load_204 "/>
</bind>
</comp>

<comp id="491" class="1005" name="reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="16" slack="1"/>
<pin id="493" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load_194 input_load_205 "/>
</bind>
</comp>

<comp id="495" class="1004" name="input_width_cast_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="6" slack="0"/>
<pin id="497" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="input_width_cast/1 "/>
</bind>
</comp>

<comp id="499" class="1004" name="output_width_cast_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="6" slack="0"/>
<pin id="501" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="output_width_cast/1 "/>
</bind>
</comp>

<comp id="503" class="1004" name="zext_ln28_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="7" slack="0"/>
<pin id="505" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/1 "/>
</bind>
</comp>

<comp id="507" class="1004" name="zext_ln36_1_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="6" slack="0"/>
<pin id="509" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_1/1 "/>
</bind>
</comp>

<comp id="511" class="1004" name="zext_ln36_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="6" slack="0"/>
<pin id="513" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/1 "/>
</bind>
</comp>

<comp id="515" class="1004" name="zext_ln36_1_cast_cas_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="6" slack="0"/>
<pin id="517" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_1_cast_cas/1 "/>
</bind>
</comp>

<comp id="519" class="1004" name="empty_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="6" slack="0"/>
<pin id="521" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="523" class="1004" name="add_ln19_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="9" slack="0"/>
<pin id="525" dir="0" index="1" bw="6" slack="1"/>
<pin id="526" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="add_ln19_98_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="9" slack="0"/>
<pin id="530" dir="0" index="1" bw="7" slack="1"/>
<pin id="531" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_98/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="icmp_ln19_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="5" slack="0"/>
<pin id="535" dir="0" index="1" bw="5" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="out_d_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="5" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="zext_ln23_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="5" slack="0"/>
<pin id="547" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="zext_ln28_1_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="5" slack="0"/>
<pin id="552" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="trunc_ln28_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="5" slack="0"/>
<pin id="556" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="shl_ln_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="7" slack="0"/>
<pin id="560" dir="0" index="1" bw="4" slack="0"/>
<pin id="561" dir="0" index="2" bw="1" slack="0"/>
<pin id="562" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="zext_ln28_2_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="7" slack="0"/>
<pin id="568" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_2/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="add_ln28_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="5" slack="0"/>
<pin id="572" dir="0" index="1" bw="7" slack="0"/>
<pin id="573" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="zext_ln28_3_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="8" slack="0"/>
<pin id="578" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_3/2 "/>
</bind>
</comp>

<comp id="581" class="1004" name="add_ln28_1_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="8" slack="0"/>
<pin id="584" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="zext_ln28_4_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="0"/>
<pin id="589" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_4/2 "/>
</bind>
</comp>

<comp id="592" class="1004" name="add_ln28_2_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="3" slack="0"/>
<pin id="594" dir="0" index="1" bw="8" slack="0"/>
<pin id="595" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_2/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="zext_ln28_5_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="8" slack="0"/>
<pin id="600" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_5/2 "/>
</bind>
</comp>

<comp id="603" class="1004" name="add_ln28_3_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="3" slack="0"/>
<pin id="605" dir="0" index="1" bw="8" slack="0"/>
<pin id="606" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_3/2 "/>
</bind>
</comp>

<comp id="609" class="1004" name="zext_ln28_6_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="8" slack="0"/>
<pin id="611" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_6/2 "/>
</bind>
</comp>

<comp id="614" class="1004" name="add_ln28_4_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="4" slack="0"/>
<pin id="616" dir="0" index="1" bw="8" slack="0"/>
<pin id="617" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_4/2 "/>
</bind>
</comp>

<comp id="620" class="1004" name="zext_ln28_7_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="8" slack="0"/>
<pin id="622" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_7/2 "/>
</bind>
</comp>

<comp id="625" class="1004" name="add_ln28_5_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="4" slack="0"/>
<pin id="627" dir="0" index="1" bw="8" slack="0"/>
<pin id="628" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_5/2 "/>
</bind>
</comp>

<comp id="631" class="1004" name="zext_ln28_8_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="8" slack="0"/>
<pin id="633" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_8/2 "/>
</bind>
</comp>

<comp id="636" class="1004" name="add_ln28_6_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="4" slack="0"/>
<pin id="638" dir="0" index="1" bw="8" slack="0"/>
<pin id="639" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_6/2 "/>
</bind>
</comp>

<comp id="642" class="1004" name="zext_ln28_9_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="8" slack="0"/>
<pin id="644" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_9/2 "/>
</bind>
</comp>

<comp id="647" class="1004" name="add_ln28_7_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="4" slack="0"/>
<pin id="649" dir="0" index="1" bw="8" slack="0"/>
<pin id="650" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_7/2 "/>
</bind>
</comp>

<comp id="653" class="1004" name="zext_ln28_10_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="8" slack="0"/>
<pin id="655" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_10/2 "/>
</bind>
</comp>

<comp id="658" class="1004" name="add_ln28_8_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="5" slack="0"/>
<pin id="660" dir="0" index="1" bw="8" slack="0"/>
<pin id="661" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_8/2 "/>
</bind>
</comp>

<comp id="664" class="1004" name="zext_ln28_11_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="8" slack="0"/>
<pin id="666" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_11/2 "/>
</bind>
</comp>

<comp id="669" class="1004" name="icmp_ln20_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="5" slack="0"/>
<pin id="671" dir="0" index="1" bw="5" slack="2"/>
<pin id="672" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/3 "/>
</bind>
</comp>

<comp id="674" class="1004" name="out_h_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="5" slack="0"/>
<pin id="676" dir="0" index="1" bw="1" slack="0"/>
<pin id="677" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/3 "/>
</bind>
</comp>

<comp id="680" class="1004" name="zext_ln28_3_cast_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="5" slack="0"/>
<pin id="682" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_3_cast/3 "/>
</bind>
</comp>

<comp id="684" class="1004" name="tmp_0_0_0_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="5" slack="0"/>
<pin id="686" dir="0" index="1" bw="9" slack="1"/>
<pin id="687" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_0_0_0/3 "/>
</bind>
</comp>

<comp id="690" class="1004" name="tmp_0_0_0_cast_cast_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="9" slack="0"/>
<pin id="692" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_0_0_0_cast_cast/3 "/>
</bind>
</comp>

<comp id="694" class="1004" name="tmp5_0_0_0_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="7" slack="2"/>
<pin id="696" dir="0" index="1" bw="9" slack="0"/>
<pin id="697" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp5_0_0_0/3 "/>
</bind>
</comp>

<comp id="699" class="1004" name="tmp5_0_0_0_cast_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="16" slack="0"/>
<pin id="701" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp5_0_0_0_cast/3 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_0_1_0_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="9" slack="0"/>
<pin id="705" dir="0" index="1" bw="1" slack="0"/>
<pin id="706" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_0_1_0/3 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_0_1_0_cast_cast_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="9" slack="0"/>
<pin id="711" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_0_1_0_cast_cast/3 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp5_0_1_0_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="7" slack="2"/>
<pin id="715" dir="0" index="1" bw="9" slack="0"/>
<pin id="716" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp5_0_1_0/3 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp5_0_1_0_cast_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="16" slack="0"/>
<pin id="720" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp5_0_1_0_cast/3 "/>
</bind>
</comp>

<comp id="722" class="1004" name="tmp_0_2_0_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="9" slack="0"/>
<pin id="724" dir="0" index="1" bw="3" slack="0"/>
<pin id="725" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_0_2_0/3 "/>
</bind>
</comp>

<comp id="728" class="1004" name="tmp_0_2_0_cast_cast_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="9" slack="0"/>
<pin id="730" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_0_2_0_cast_cast/3 "/>
</bind>
</comp>

<comp id="732" class="1004" name="tmp5_0_2_0_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="7" slack="2"/>
<pin id="734" dir="0" index="1" bw="9" slack="0"/>
<pin id="735" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp5_0_2_0/3 "/>
</bind>
</comp>

<comp id="737" class="1004" name="tmp5_0_2_0_cast_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="16" slack="0"/>
<pin id="739" dir="1" index="1" bw="17" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp5_0_2_0_cast/3 "/>
</bind>
</comp>

<comp id="741" class="1004" name="tmp6_0_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="5" slack="0"/>
<pin id="743" dir="0" index="1" bw="9" slack="1"/>
<pin id="744" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6_0/3 "/>
</bind>
</comp>

<comp id="747" class="1004" name="tmp6_0_cast_cast_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="9" slack="0"/>
<pin id="749" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp6_0_cast_cast/3 "/>
</bind>
</comp>

<comp id="751" class="1004" name="tmp7_0_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="6" slack="2"/>
<pin id="753" dir="0" index="1" bw="9" slack="0"/>
<pin id="754" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp7_0/3 "/>
</bind>
</comp>

<comp id="756" class="1004" name="tmp7_0_cast_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="15" slack="0"/>
<pin id="758" dir="1" index="1" bw="17" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp7_0_cast/3 "/>
</bind>
</comp>

<comp id="760" class="1004" name="icmp_ln21_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="16" slack="0"/>
<pin id="762" dir="0" index="1" bw="16" slack="3"/>
<pin id="763" dir="1" index="2" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/4 "/>
</bind>
</comp>

<comp id="765" class="1004" name="zext_ln28_12_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="16" slack="0"/>
<pin id="767" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_12/4 "/>
</bind>
</comp>

<comp id="769" class="1004" name="add_ln28_9_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="16" slack="1"/>
<pin id="771" dir="0" index="1" bw="16" slack="0"/>
<pin id="772" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_9/4 "/>
</bind>
</comp>

<comp id="774" class="1004" name="zext_ln28_13_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="17" slack="0"/>
<pin id="776" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_13/4 "/>
</bind>
</comp>

<comp id="779" class="1004" name="or_ln28_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="16" slack="1"/>
<pin id="781" dir="0" index="1" bw="16" slack="0"/>
<pin id="782" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/5 "/>
</bind>
</comp>

<comp id="785" class="1004" name="zext_ln28_14_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="16" slack="0"/>
<pin id="787" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_14/5 "/>
</bind>
</comp>

<comp id="789" class="1004" name="add_ln28_10_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="16" slack="0"/>
<pin id="791" dir="0" index="1" bw="16" slack="2"/>
<pin id="792" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_10/5 "/>
</bind>
</comp>

<comp id="794" class="1004" name="zext_ln28_15_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="17" slack="0"/>
<pin id="796" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_15/5 "/>
</bind>
</comp>

<comp id="799" class="1004" name="or_ln28_1_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="16" slack="1"/>
<pin id="801" dir="0" index="1" bw="16" slack="0"/>
<pin id="802" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_1/5 "/>
</bind>
</comp>

<comp id="805" class="1004" name="zext_ln28_16_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="16" slack="0"/>
<pin id="807" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_16/5 "/>
</bind>
</comp>

<comp id="809" class="1004" name="add_ln28_11_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="16" slack="0"/>
<pin id="811" dir="0" index="1" bw="16" slack="2"/>
<pin id="812" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_11/5 "/>
</bind>
</comp>

<comp id="814" class="1004" name="zext_ln28_17_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="17" slack="0"/>
<pin id="816" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_17/5 "/>
</bind>
</comp>

<comp id="819" class="1004" name="icmp_ln21_1_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="16" slack="0"/>
<pin id="821" dir="0" index="1" bw="16" slack="4"/>
<pin id="822" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21_1/5 "/>
</bind>
</comp>

<comp id="824" class="1004" name="add_ln28_12_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="16" slack="3"/>
<pin id="826" dir="0" index="1" bw="16" slack="2"/>
<pin id="827" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_12/6 "/>
</bind>
</comp>

<comp id="828" class="1004" name="zext_ln28_18_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="17" slack="0"/>
<pin id="830" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_18/6 "/>
</bind>
</comp>

<comp id="833" class="1004" name="add_ln28_13_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="16" slack="1"/>
<pin id="835" dir="0" index="1" bw="16" slack="3"/>
<pin id="836" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_13/6 "/>
</bind>
</comp>

<comp id="837" class="1004" name="zext_ln28_19_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="17" slack="0"/>
<pin id="839" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_19/6 "/>
</bind>
</comp>

<comp id="842" class="1004" name="add_ln28_14_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="16" slack="2"/>
<pin id="844" dir="0" index="1" bw="16" slack="4"/>
<pin id="845" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_14/7 "/>
</bind>
</comp>

<comp id="846" class="1004" name="zext_ln28_20_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="17" slack="0"/>
<pin id="848" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_20/7 "/>
</bind>
</comp>

<comp id="851" class="1004" name="add_ln28_15_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="16" slack="4"/>
<pin id="853" dir="0" index="1" bw="16" slack="3"/>
<pin id="854" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_15/7 "/>
</bind>
</comp>

<comp id="855" class="1004" name="zext_ln28_21_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="17" slack="0"/>
<pin id="857" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_21/7 "/>
</bind>
</comp>

<comp id="860" class="1004" name="add_ln28_16_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="16" slack="3"/>
<pin id="862" dir="0" index="1" bw="16" slack="5"/>
<pin id="863" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_16/8 "/>
</bind>
</comp>

<comp id="864" class="1004" name="zext_ln28_22_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="17" slack="0"/>
<pin id="866" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_22/8 "/>
</bind>
</comp>

<comp id="869" class="1004" name="add_ln28_17_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="16" slack="3"/>
<pin id="871" dir="0" index="1" bw="16" slack="5"/>
<pin id="872" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_17/8 "/>
</bind>
</comp>

<comp id="873" class="1004" name="zext_ln28_23_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="17" slack="0"/>
<pin id="875" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_23/8 "/>
</bind>
</comp>

<comp id="878" class="1004" name="sext_ln28_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="16" slack="4"/>
<pin id="880" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28/9 "/>
</bind>
</comp>

<comp id="882" class="1004" name="sext_ln28_1_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="16" slack="4"/>
<pin id="884" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_1/9 "/>
</bind>
</comp>

<comp id="885" class="1004" name="trunc_ln_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="16" slack="0"/>
<pin id="887" dir="0" index="1" bw="30" slack="0"/>
<pin id="888" dir="0" index="2" bw="5" slack="0"/>
<pin id="889" dir="0" index="3" bw="6" slack="0"/>
<pin id="890" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/9 "/>
</bind>
</comp>

<comp id="894" class="1004" name="sext_ln28_2_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="16" slack="3"/>
<pin id="896" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_2/9 "/>
</bind>
</comp>

<comp id="898" class="1004" name="sext_ln28_3_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="16" slack="3"/>
<pin id="900" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_3/9 "/>
</bind>
</comp>

<comp id="901" class="1004" name="trunc_ln28_s_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="16" slack="0"/>
<pin id="903" dir="0" index="1" bw="30" slack="0"/>
<pin id="904" dir="0" index="2" bw="5" slack="0"/>
<pin id="905" dir="0" index="3" bw="6" slack="0"/>
<pin id="906" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln28_s/9 "/>
</bind>
</comp>

<comp id="910" class="1004" name="sext_ln28_4_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="16" slack="3"/>
<pin id="912" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_4/9 "/>
</bind>
</comp>

<comp id="913" class="1004" name="sext_ln28_5_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="16" slack="3"/>
<pin id="915" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_5/9 "/>
</bind>
</comp>

<comp id="916" class="1004" name="trunc_ln28_1_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="16" slack="0"/>
<pin id="918" dir="0" index="1" bw="30" slack="0"/>
<pin id="919" dir="0" index="2" bw="5" slack="0"/>
<pin id="920" dir="0" index="3" bw="6" slack="0"/>
<pin id="921" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln28_1/9 "/>
</bind>
</comp>

<comp id="925" class="1004" name="sext_ln28_6_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="16" slack="2"/>
<pin id="927" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_6/9 "/>
</bind>
</comp>

<comp id="928" class="1004" name="sext_ln28_7_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="16" slack="2"/>
<pin id="930" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_7/9 "/>
</bind>
</comp>

<comp id="931" class="1004" name="trunc_ln28_2_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="16" slack="0"/>
<pin id="933" dir="0" index="1" bw="30" slack="0"/>
<pin id="934" dir="0" index="2" bw="5" slack="0"/>
<pin id="935" dir="0" index="3" bw="6" slack="0"/>
<pin id="936" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln28_2/9 "/>
</bind>
</comp>

<comp id="940" class="1004" name="sext_ln28_8_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="16" slack="2"/>
<pin id="942" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_8/9 "/>
</bind>
</comp>

<comp id="943" class="1004" name="sext_ln28_9_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="16" slack="2"/>
<pin id="945" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_9/9 "/>
</bind>
</comp>

<comp id="946" class="1004" name="trunc_ln28_3_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="16" slack="0"/>
<pin id="948" dir="0" index="1" bw="30" slack="0"/>
<pin id="949" dir="0" index="2" bw="5" slack="0"/>
<pin id="950" dir="0" index="3" bw="6" slack="0"/>
<pin id="951" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln28_3/9 "/>
</bind>
</comp>

<comp id="955" class="1004" name="sext_ln28_10_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="16" slack="1"/>
<pin id="957" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_10/9 "/>
</bind>
</comp>

<comp id="958" class="1004" name="sext_ln28_11_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="16" slack="1"/>
<pin id="960" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_11/9 "/>
</bind>
</comp>

<comp id="961" class="1004" name="trunc_ln28_4_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="16" slack="0"/>
<pin id="963" dir="0" index="1" bw="30" slack="0"/>
<pin id="964" dir="0" index="2" bw="5" slack="0"/>
<pin id="965" dir="0" index="3" bw="6" slack="0"/>
<pin id="966" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln28_4/9 "/>
</bind>
</comp>

<comp id="970" class="1004" name="sext_ln28_12_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="16" slack="1"/>
<pin id="972" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_12/9 "/>
</bind>
</comp>

<comp id="973" class="1004" name="sext_ln28_13_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="16" slack="1"/>
<pin id="975" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_13/9 "/>
</bind>
</comp>

<comp id="976" class="1004" name="trunc_ln28_5_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="16" slack="0"/>
<pin id="978" dir="0" index="1" bw="30" slack="0"/>
<pin id="979" dir="0" index="2" bw="5" slack="0"/>
<pin id="980" dir="0" index="3" bw="6" slack="0"/>
<pin id="981" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln28_5/9 "/>
</bind>
</comp>

<comp id="985" class="1004" name="sext_ln28_14_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="16" slack="0"/>
<pin id="987" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_14/9 "/>
</bind>
</comp>

<comp id="989" class="1004" name="sext_ln28_15_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="16" slack="0"/>
<pin id="991" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_15/9 "/>
</bind>
</comp>

<comp id="993" class="1004" name="trunc_ln28_6_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="16" slack="0"/>
<pin id="995" dir="0" index="1" bw="30" slack="0"/>
<pin id="996" dir="0" index="2" bw="5" slack="0"/>
<pin id="997" dir="0" index="3" bw="6" slack="0"/>
<pin id="998" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln28_6/9 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="sext_ln28_16_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="16" slack="0"/>
<pin id="1004" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_16/9 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="sext_ln28_17_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="16" slack="0"/>
<pin id="1008" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_17/9 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="trunc_ln28_7_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="16" slack="0"/>
<pin id="1012" dir="0" index="1" bw="30" slack="0"/>
<pin id="1013" dir="0" index="2" bw="5" slack="0"/>
<pin id="1014" dir="0" index="3" bw="6" slack="0"/>
<pin id="1015" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln28_7/9 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="add_ln28_19_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="16" slack="0"/>
<pin id="1021" dir="0" index="1" bw="16" slack="0"/>
<pin id="1022" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_19/9 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="add_ln28_20_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="16" slack="0"/>
<pin id="1027" dir="0" index="1" bw="16" slack="0"/>
<pin id="1028" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_20/9 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="add_ln28_23_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="16" slack="0"/>
<pin id="1033" dir="0" index="1" bw="16" slack="0"/>
<pin id="1034" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_23/9 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="add_ln28_24_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="16" slack="0"/>
<pin id="1039" dir="0" index="1" bw="16" slack="0"/>
<pin id="1040" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_24/9 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="add_ln28_18_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="16" slack="0"/>
<pin id="1045" dir="0" index="1" bw="16" slack="1"/>
<pin id="1046" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_18/10 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="add_ln28_21_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="16" slack="1"/>
<pin id="1050" dir="0" index="1" bw="16" slack="0"/>
<pin id="1051" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_21/10 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="add_ln28_22_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="16" slack="1"/>
<pin id="1055" dir="0" index="1" bw="16" slack="1"/>
<pin id="1056" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_22/10 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="add_ln28_25_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="16" slack="1"/>
<pin id="1059" dir="0" index="1" bw="16" slack="0"/>
<pin id="1060" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_25/10 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="add_ln28_26_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="16" slack="0"/>
<pin id="1064" dir="0" index="1" bw="16" slack="0"/>
<pin id="1065" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_26/10 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="add_ln36_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="15" slack="7"/>
<pin id="1071" dir="0" index="1" bw="16" slack="6"/>
<pin id="1072" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/10 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="zext_ln36_2_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="17" slack="0"/>
<pin id="1075" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_2/10 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="trunc_ln28_8_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="16" slack="0"/>
<pin id="1080" dir="0" index="1" bw="30" slack="0"/>
<pin id="1081" dir="0" index="2" bw="5" slack="0"/>
<pin id="1082" dir="0" index="3" bw="6" slack="0"/>
<pin id="1083" dir="1" index="4" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln28_8/10 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="add_ln28_27_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="16" slack="5"/>
<pin id="1089" dir="0" index="1" bw="1" slack="0"/>
<pin id="1090" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_27/10 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="add_ln28_28_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="17" slack="0"/>
<pin id="1094" dir="0" index="1" bw="16" slack="7"/>
<pin id="1095" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_28/10 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="zext_ln28_24_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="17" slack="0"/>
<pin id="1099" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_24/10 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="or_ln28_2_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="16" slack="6"/>
<pin id="1104" dir="0" index="1" bw="16" slack="0"/>
<pin id="1105" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_2/10 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="zext_ln28_25_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="16" slack="0"/>
<pin id="1110" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_25/10 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="add_ln28_29_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="16" slack="0"/>
<pin id="1114" dir="0" index="1" bw="16" slack="7"/>
<pin id="1115" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_29/10 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="zext_ln28_26_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="17" slack="0"/>
<pin id="1119" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_26/10 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="trunc_ln28_11_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="16" slack="0"/>
<pin id="1124" dir="0" index="1" bw="30" slack="0"/>
<pin id="1125" dir="0" index="2" bw="5" slack="0"/>
<pin id="1126" dir="0" index="3" bw="6" slack="0"/>
<pin id="1127" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln28_11/10 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="trunc_ln28_14_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="16" slack="0"/>
<pin id="1133" dir="0" index="1" bw="30" slack="0"/>
<pin id="1134" dir="0" index="2" bw="5" slack="0"/>
<pin id="1135" dir="0" index="3" bw="6" slack="0"/>
<pin id="1136" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln28_14/10 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="icmp_ln21_2_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="16" slack="5"/>
<pin id="1142" dir="0" index="1" bw="16" slack="9"/>
<pin id="1143" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21_2/10 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="sext_ln28_18_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="16" slack="0"/>
<pin id="1146" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_18/11 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="trunc_ln28_9_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="16" slack="0"/>
<pin id="1150" dir="0" index="1" bw="30" slack="0"/>
<pin id="1151" dir="0" index="2" bw="5" slack="0"/>
<pin id="1152" dir="0" index="3" bw="6" slack="0"/>
<pin id="1153" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln28_9/11 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="sext_ln28_19_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="16" slack="0"/>
<pin id="1159" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_19/11 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="trunc_ln28_10_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="16" slack="0"/>
<pin id="1163" dir="0" index="1" bw="30" slack="0"/>
<pin id="1164" dir="0" index="2" bw="5" slack="0"/>
<pin id="1165" dir="0" index="3" bw="6" slack="0"/>
<pin id="1166" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln28_10/11 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="add_ln28_30_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="17" slack="1"/>
<pin id="1172" dir="0" index="1" bw="16" slack="8"/>
<pin id="1173" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_30/11 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="zext_ln28_27_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="17" slack="0"/>
<pin id="1176" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_27/11 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="add_ln28_31_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="16" slack="1"/>
<pin id="1181" dir="0" index="1" bw="16" slack="8"/>
<pin id="1182" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_31/11 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="zext_ln28_28_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="17" slack="0"/>
<pin id="1185" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_28/11 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="add_ln28_35_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="16" slack="0"/>
<pin id="1190" dir="0" index="1" bw="16" slack="1"/>
<pin id="1191" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_35/11 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="add_ln28_36_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="16" slack="0"/>
<pin id="1195" dir="0" index="1" bw="16" slack="0"/>
<pin id="1196" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_36/11 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="add_ln28_32_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="17" slack="2"/>
<pin id="1201" dir="0" index="1" bw="16" slack="9"/>
<pin id="1202" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_32/12 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="zext_ln28_29_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="17" slack="0"/>
<pin id="1205" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_29/12 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="add_ln28_33_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="16" slack="2"/>
<pin id="1210" dir="0" index="1" bw="16" slack="9"/>
<pin id="1211" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_33/12 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="zext_ln28_30_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="17" slack="0"/>
<pin id="1214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_30/12 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="sext_ln28_20_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="16" slack="1"/>
<pin id="1219" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_20/13 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="trunc_ln28_12_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="16" slack="0"/>
<pin id="1223" dir="0" index="1" bw="30" slack="0"/>
<pin id="1224" dir="0" index="2" bw="5" slack="0"/>
<pin id="1225" dir="0" index="3" bw="6" slack="0"/>
<pin id="1226" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln28_12/13 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="sext_ln28_21_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="16" slack="1"/>
<pin id="1232" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_21/13 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="trunc_ln28_13_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="16" slack="0"/>
<pin id="1236" dir="0" index="1" bw="30" slack="0"/>
<pin id="1237" dir="0" index="2" bw="5" slack="0"/>
<pin id="1238" dir="0" index="3" bw="6" slack="0"/>
<pin id="1239" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln28_13/13 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="sext_ln28_22_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="16" slack="0"/>
<pin id="1245" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_22/13 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="trunc_ln28_15_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="16" slack="0"/>
<pin id="1249" dir="0" index="1" bw="30" slack="0"/>
<pin id="1250" dir="0" index="2" bw="5" slack="0"/>
<pin id="1251" dir="0" index="3" bw="6" slack="0"/>
<pin id="1252" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln28_15/13 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="sext_ln28_23_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="16" slack="0"/>
<pin id="1258" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_23/13 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="trunc_ln28_16_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="16" slack="0"/>
<pin id="1262" dir="0" index="1" bw="30" slack="0"/>
<pin id="1263" dir="0" index="2" bw="5" slack="0"/>
<pin id="1264" dir="0" index="3" bw="6" slack="0"/>
<pin id="1265" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln28_16/13 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="add_ln28_39_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="16" slack="0"/>
<pin id="1271" dir="0" index="1" bw="16" slack="0"/>
<pin id="1272" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_39/13 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="add_ln28_40_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="16" slack="0"/>
<pin id="1277" dir="0" index="1" bw="16" slack="3"/>
<pin id="1278" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_40/13 "/>
</bind>
</comp>

<comp id="1280" class="1004" name="add_ln28_34_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="16" slack="4"/>
<pin id="1282" dir="0" index="1" bw="16" slack="4"/>
<pin id="1283" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_34/14 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="add_ln28_37_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="16" slack="3"/>
<pin id="1286" dir="0" index="1" bw="16" slack="0"/>
<pin id="1287" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_37/14 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="add_ln28_38_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="16" slack="1"/>
<pin id="1291" dir="0" index="1" bw="16" slack="1"/>
<pin id="1292" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_38/14 "/>
</bind>
</comp>

<comp id="1293" class="1004" name="add_ln28_41_fu_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="16" slack="1"/>
<pin id="1295" dir="0" index="1" bw="16" slack="0"/>
<pin id="1296" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_41/14 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="add_ln28_42_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="16" slack="0"/>
<pin id="1300" dir="0" index="1" bw="16" slack="0"/>
<pin id="1301" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_42/14 "/>
</bind>
</comp>

<comp id="1305" class="1004" name="add_ln36_1_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="15" slack="11"/>
<pin id="1307" dir="0" index="1" bw="16" slack="9"/>
<pin id="1308" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_1/14 "/>
</bind>
</comp>

<comp id="1309" class="1004" name="zext_ln36_3_fu_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="17" slack="0"/>
<pin id="1311" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_3/14 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="trunc_ln28_17_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="16" slack="0"/>
<pin id="1316" dir="0" index="1" bw="30" slack="0"/>
<pin id="1317" dir="0" index="2" bw="5" slack="0"/>
<pin id="1318" dir="0" index="3" bw="6" slack="0"/>
<pin id="1319" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln28_17/14 "/>
</bind>
</comp>

<comp id="1323" class="1004" name="add_ln28_43_fu_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="16" slack="9"/>
<pin id="1325" dir="0" index="1" bw="3" slack="0"/>
<pin id="1326" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_43/14 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="add_ln28_44_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="17" slack="0"/>
<pin id="1330" dir="0" index="1" bw="16" slack="11"/>
<pin id="1331" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_44/14 "/>
</bind>
</comp>

<comp id="1333" class="1004" name="zext_ln28_31_fu_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="17" slack="0"/>
<pin id="1335" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_31/14 "/>
</bind>
</comp>

<comp id="1338" class="1004" name="trunc_ln28_20_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="16" slack="0"/>
<pin id="1340" dir="0" index="1" bw="30" slack="0"/>
<pin id="1341" dir="0" index="2" bw="5" slack="0"/>
<pin id="1342" dir="0" index="3" bw="6" slack="0"/>
<pin id="1343" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln28_20/14 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="trunc_ln28_23_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="16" slack="0"/>
<pin id="1349" dir="0" index="1" bw="30" slack="0"/>
<pin id="1350" dir="0" index="2" bw="5" slack="0"/>
<pin id="1351" dir="0" index="3" bw="6" slack="0"/>
<pin id="1352" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln28_23/14 "/>
</bind>
</comp>

<comp id="1356" class="1004" name="icmp_ln21_3_fu_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="16" slack="4"/>
<pin id="1358" dir="0" index="1" bw="16" slack="13"/>
<pin id="1359" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21_3/14 "/>
</bind>
</comp>

<comp id="1360" class="1004" name="trunc_ln28_18_fu_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="16" slack="0"/>
<pin id="1362" dir="0" index="1" bw="30" slack="0"/>
<pin id="1363" dir="0" index="2" bw="5" slack="0"/>
<pin id="1364" dir="0" index="3" bw="6" slack="0"/>
<pin id="1365" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln28_18/15 "/>
</bind>
</comp>

<comp id="1369" class="1004" name="sext_ln28_24_fu_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="16" slack="0"/>
<pin id="1371" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_24/15 "/>
</bind>
</comp>

<comp id="1373" class="1004" name="trunc_ln28_19_fu_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="16" slack="0"/>
<pin id="1375" dir="0" index="1" bw="30" slack="0"/>
<pin id="1376" dir="0" index="2" bw="5" slack="0"/>
<pin id="1377" dir="0" index="3" bw="6" slack="0"/>
<pin id="1378" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln28_19/15 "/>
</bind>
</comp>

<comp id="1382" class="1004" name="add_ln28_45_fu_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="17" slack="1"/>
<pin id="1384" dir="0" index="1" bw="16" slack="12"/>
<pin id="1385" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_45/15 "/>
</bind>
</comp>

<comp id="1386" class="1004" name="zext_ln28_32_fu_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="17" slack="0"/>
<pin id="1388" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_32/15 "/>
</bind>
</comp>

<comp id="1391" class="1004" name="add_ln28_46_fu_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="17" slack="1"/>
<pin id="1393" dir="0" index="1" bw="16" slack="12"/>
<pin id="1394" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_46/15 "/>
</bind>
</comp>

<comp id="1395" class="1004" name="zext_ln28_33_fu_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="17" slack="0"/>
<pin id="1397" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_33/15 "/>
</bind>
</comp>

<comp id="1400" class="1004" name="add_ln28_48_fu_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="16" slack="0"/>
<pin id="1402" dir="0" index="1" bw="16" slack="1"/>
<pin id="1403" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_48/15 "/>
</bind>
</comp>

<comp id="1405" class="1004" name="add_ln28_49_fu_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="16" slack="0"/>
<pin id="1407" dir="0" index="1" bw="16" slack="0"/>
<pin id="1408" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_49/15 "/>
</bind>
</comp>

<comp id="1411" class="1004" name="trunc_ln28_21_fu_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="16" slack="0"/>
<pin id="1413" dir="0" index="1" bw="30" slack="0"/>
<pin id="1414" dir="0" index="2" bw="5" slack="0"/>
<pin id="1415" dir="0" index="3" bw="6" slack="0"/>
<pin id="1416" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln28_21/16 "/>
</bind>
</comp>

<comp id="1420" class="1004" name="sext_ln28_25_fu_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="16" slack="0"/>
<pin id="1422" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_25/16 "/>
</bind>
</comp>

<comp id="1424" class="1004" name="trunc_ln28_22_fu_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="16" slack="0"/>
<pin id="1426" dir="0" index="1" bw="30" slack="0"/>
<pin id="1427" dir="0" index="2" bw="5" slack="0"/>
<pin id="1428" dir="0" index="3" bw="6" slack="0"/>
<pin id="1429" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln28_22/16 "/>
</bind>
</comp>

<comp id="1433" class="1004" name="trunc_ln28_24_fu_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="16" slack="0"/>
<pin id="1435" dir="0" index="1" bw="30" slack="0"/>
<pin id="1436" dir="0" index="2" bw="5" slack="0"/>
<pin id="1437" dir="0" index="3" bw="6" slack="0"/>
<pin id="1438" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln28_24/16 "/>
</bind>
</comp>

<comp id="1442" class="1004" name="sext_ln28_26_fu_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="16" slack="0"/>
<pin id="1444" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_26/16 "/>
</bind>
</comp>

<comp id="1446" class="1004" name="trunc_ln28_25_fu_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="16" slack="0"/>
<pin id="1448" dir="0" index="1" bw="30" slack="0"/>
<pin id="1449" dir="0" index="2" bw="5" slack="0"/>
<pin id="1450" dir="0" index="3" bw="6" slack="0"/>
<pin id="1451" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln28_25/16 "/>
</bind>
</comp>

<comp id="1455" class="1004" name="add_ln28_52_fu_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="16" slack="0"/>
<pin id="1457" dir="0" index="1" bw="16" slack="0"/>
<pin id="1458" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_52/16 "/>
</bind>
</comp>

<comp id="1461" class="1004" name="add_ln28_53_fu_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="16" slack="0"/>
<pin id="1463" dir="0" index="1" bw="16" slack="2"/>
<pin id="1464" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_53/16 "/>
</bind>
</comp>

<comp id="1466" class="1004" name="add_ln28_47_fu_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="16" slack="7"/>
<pin id="1468" dir="0" index="1" bw="16" slack="3"/>
<pin id="1469" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_47/17 "/>
</bind>
</comp>

<comp id="1470" class="1004" name="add_ln28_50_fu_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="16" slack="2"/>
<pin id="1472" dir="0" index="1" bw="16" slack="0"/>
<pin id="1473" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_50/17 "/>
</bind>
</comp>

<comp id="1475" class="1004" name="add_ln28_51_fu_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="16" slack="1"/>
<pin id="1477" dir="0" index="1" bw="16" slack="1"/>
<pin id="1478" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_51/17 "/>
</bind>
</comp>

<comp id="1479" class="1004" name="add_ln28_54_fu_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="16" slack="1"/>
<pin id="1481" dir="0" index="1" bw="16" slack="0"/>
<pin id="1482" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_54/17 "/>
</bind>
</comp>

<comp id="1484" class="1004" name="add_ln28_55_fu_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="16" slack="0"/>
<pin id="1486" dir="0" index="1" bw="16" slack="0"/>
<pin id="1487" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_55/17 "/>
</bind>
</comp>

<comp id="1491" class="1004" name="add_ln36_2_fu_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="15" slack="14"/>
<pin id="1493" dir="0" index="1" bw="16" slack="12"/>
<pin id="1494" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_2/17 "/>
</bind>
</comp>

<comp id="1495" class="1004" name="zext_ln36_4_fu_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="17" slack="0"/>
<pin id="1497" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_4/17 "/>
</bind>
</comp>

<comp id="1500" class="1004" name="trunc_ln28_26_fu_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="16" slack="0"/>
<pin id="1502" dir="0" index="1" bw="30" slack="0"/>
<pin id="1503" dir="0" index="2" bw="5" slack="0"/>
<pin id="1504" dir="0" index="3" bw="6" slack="0"/>
<pin id="1505" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln28_26/17 "/>
</bind>
</comp>

<comp id="1509" class="1004" name="add_ln28_56_fu_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="16" slack="7"/>
<pin id="1511" dir="0" index="1" bw="1" slack="0"/>
<pin id="1512" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_56/17 "/>
</bind>
</comp>

<comp id="1514" class="1004" name="add_ln28_57_fu_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="17" slack="0"/>
<pin id="1516" dir="0" index="1" bw="16" slack="14"/>
<pin id="1517" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_57/17 "/>
</bind>
</comp>

<comp id="1519" class="1004" name="zext_ln28_34_fu_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="17" slack="0"/>
<pin id="1521" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_34/17 "/>
</bind>
</comp>

<comp id="1524" class="1004" name="add_ln28_58_fu_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="16" slack="7"/>
<pin id="1526" dir="0" index="1" bw="3" slack="0"/>
<pin id="1527" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_58/17 "/>
</bind>
</comp>

<comp id="1529" class="1004" name="add_ln28_59_fu_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="17" slack="0"/>
<pin id="1531" dir="0" index="1" bw="16" slack="14"/>
<pin id="1532" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_59/17 "/>
</bind>
</comp>

<comp id="1534" class="1004" name="zext_ln28_35_fu_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="17" slack="0"/>
<pin id="1536" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_35/17 "/>
</bind>
</comp>

<comp id="1539" class="1004" name="trunc_ln28_29_fu_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="16" slack="0"/>
<pin id="1541" dir="0" index="1" bw="30" slack="0"/>
<pin id="1542" dir="0" index="2" bw="5" slack="0"/>
<pin id="1543" dir="0" index="3" bw="6" slack="0"/>
<pin id="1544" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln28_29/17 "/>
</bind>
</comp>

<comp id="1548" class="1004" name="trunc_ln28_32_fu_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="16" slack="0"/>
<pin id="1550" dir="0" index="1" bw="30" slack="0"/>
<pin id="1551" dir="0" index="2" bw="5" slack="0"/>
<pin id="1552" dir="0" index="3" bw="6" slack="0"/>
<pin id="1553" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln28_32/17 "/>
</bind>
</comp>

<comp id="1557" class="1004" name="add_ln28_64_fu_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="16" slack="7"/>
<pin id="1559" dir="0" index="1" bw="16" slack="0"/>
<pin id="1560" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_64/17 "/>
</bind>
</comp>

<comp id="1562" class="1004" name="add_ln36_3_fu_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="15" slack="14"/>
<pin id="1564" dir="0" index="1" bw="16" slack="7"/>
<pin id="1565" dir="1" index="2" bw="17" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_3/17 "/>
</bind>
</comp>

<comp id="1566" class="1004" name="add_ln21_fu_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="16" slack="13"/>
<pin id="1568" dir="0" index="1" bw="4" slack="0"/>
<pin id="1569" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/17 "/>
</bind>
</comp>

<comp id="1572" class="1004" name="sext_ln28_27_fu_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="16" slack="0"/>
<pin id="1574" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_27/18 "/>
</bind>
</comp>

<comp id="1576" class="1004" name="trunc_ln28_27_fu_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="16" slack="0"/>
<pin id="1578" dir="0" index="1" bw="30" slack="0"/>
<pin id="1579" dir="0" index="2" bw="5" slack="0"/>
<pin id="1580" dir="0" index="3" bw="6" slack="0"/>
<pin id="1581" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln28_27/18 "/>
</bind>
</comp>

<comp id="1585" class="1004" name="sext_ln28_28_fu_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="16" slack="0"/>
<pin id="1587" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_28/18 "/>
</bind>
</comp>

<comp id="1589" class="1004" name="trunc_ln28_28_fu_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="16" slack="0"/>
<pin id="1591" dir="0" index="1" bw="30" slack="0"/>
<pin id="1592" dir="0" index="2" bw="5" slack="0"/>
<pin id="1593" dir="0" index="3" bw="6" slack="0"/>
<pin id="1594" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln28_28/18 "/>
</bind>
</comp>

<comp id="1598" class="1004" name="add_ln28_60_fu_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="17" slack="1"/>
<pin id="1600" dir="0" index="1" bw="16" slack="15"/>
<pin id="1601" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_60/18 "/>
</bind>
</comp>

<comp id="1602" class="1004" name="zext_ln28_36_fu_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="17" slack="0"/>
<pin id="1604" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_36/18 "/>
</bind>
</comp>

<comp id="1607" class="1004" name="add_ln28_61_fu_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="17" slack="1"/>
<pin id="1609" dir="0" index="1" bw="16" slack="15"/>
<pin id="1610" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_61/18 "/>
</bind>
</comp>

<comp id="1611" class="1004" name="zext_ln28_37_fu_1611">
<pin_list>
<pin id="1612" dir="0" index="0" bw="17" slack="0"/>
<pin id="1613" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_37/18 "/>
</bind>
</comp>

<comp id="1616" class="1004" name="add_ln28_62_fu_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="17" slack="1"/>
<pin id="1618" dir="0" index="1" bw="16" slack="15"/>
<pin id="1619" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_62/18 "/>
</bind>
</comp>

<comp id="1620" class="1004" name="add_ln28_63_fu_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="17" slack="1"/>
<pin id="1622" dir="0" index="1" bw="16" slack="15"/>
<pin id="1623" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_63/18 "/>
</bind>
</comp>

<comp id="1624" class="1004" name="add_ln28_65_fu_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="16" slack="0"/>
<pin id="1626" dir="0" index="1" bw="16" slack="1"/>
<pin id="1627" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_65/18 "/>
</bind>
</comp>

<comp id="1629" class="1004" name="add_ln28_66_fu_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="16" slack="0"/>
<pin id="1631" dir="0" index="1" bw="16" slack="0"/>
<pin id="1632" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_66/18 "/>
</bind>
</comp>

<comp id="1635" class="1004" name="sext_ln28_29_fu_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="16" slack="0"/>
<pin id="1637" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_29/19 "/>
</bind>
</comp>

<comp id="1639" class="1004" name="trunc_ln28_30_fu_1639">
<pin_list>
<pin id="1640" dir="0" index="0" bw="16" slack="0"/>
<pin id="1641" dir="0" index="1" bw="30" slack="0"/>
<pin id="1642" dir="0" index="2" bw="5" slack="0"/>
<pin id="1643" dir="0" index="3" bw="6" slack="0"/>
<pin id="1644" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln28_30/19 "/>
</bind>
</comp>

<comp id="1648" class="1004" name="sext_ln28_30_fu_1648">
<pin_list>
<pin id="1649" dir="0" index="0" bw="16" slack="0"/>
<pin id="1650" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_30/19 "/>
</bind>
</comp>

<comp id="1652" class="1004" name="trunc_ln28_31_fu_1652">
<pin_list>
<pin id="1653" dir="0" index="0" bw="16" slack="0"/>
<pin id="1654" dir="0" index="1" bw="30" slack="0"/>
<pin id="1655" dir="0" index="2" bw="5" slack="0"/>
<pin id="1656" dir="0" index="3" bw="6" slack="0"/>
<pin id="1657" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln28_31/19 "/>
</bind>
</comp>

<comp id="1661" class="1004" name="zext_ln28_38_fu_1661">
<pin_list>
<pin id="1662" dir="0" index="0" bw="17" slack="1"/>
<pin id="1663" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_38/19 "/>
</bind>
</comp>

<comp id="1665" class="1004" name="zext_ln28_39_fu_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="17" slack="1"/>
<pin id="1667" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_39/19 "/>
</bind>
</comp>

<comp id="1669" class="1004" name="sext_ln28_31_fu_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="16" slack="0"/>
<pin id="1671" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_31/20 "/>
</bind>
</comp>

<comp id="1673" class="1004" name="trunc_ln28_33_fu_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="16" slack="0"/>
<pin id="1675" dir="0" index="1" bw="30" slack="0"/>
<pin id="1676" dir="0" index="2" bw="5" slack="0"/>
<pin id="1677" dir="0" index="3" bw="6" slack="0"/>
<pin id="1678" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln28_33/20 "/>
</bind>
</comp>

<comp id="1682" class="1004" name="sext_ln28_32_fu_1682">
<pin_list>
<pin id="1683" dir="0" index="0" bw="16" slack="0"/>
<pin id="1684" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_32/20 "/>
</bind>
</comp>

<comp id="1686" class="1004" name="trunc_ln28_34_fu_1686">
<pin_list>
<pin id="1687" dir="0" index="0" bw="16" slack="0"/>
<pin id="1688" dir="0" index="1" bw="30" slack="0"/>
<pin id="1689" dir="0" index="2" bw="5" slack="0"/>
<pin id="1690" dir="0" index="3" bw="6" slack="0"/>
<pin id="1691" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln28_34/20 "/>
</bind>
</comp>

<comp id="1695" class="1004" name="add_ln28_69_fu_1695">
<pin_list>
<pin id="1696" dir="0" index="0" bw="16" slack="0"/>
<pin id="1697" dir="0" index="1" bw="16" slack="0"/>
<pin id="1698" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_69/20 "/>
</bind>
</comp>

<comp id="1701" class="1004" name="add_ln28_70_fu_1701">
<pin_list>
<pin id="1702" dir="0" index="0" bw="16" slack="0"/>
<pin id="1703" dir="0" index="1" bw="16" slack="3"/>
<pin id="1704" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_70/20 "/>
</bind>
</comp>

<comp id="1706" class="1004" name="add_ln28_67_fu_1706">
<pin_list>
<pin id="1707" dir="0" index="0" bw="16" slack="3"/>
<pin id="1708" dir="0" index="1" bw="16" slack="4"/>
<pin id="1709" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_67/21 "/>
</bind>
</comp>

<comp id="1710" class="1004" name="add_ln28_68_fu_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="16" slack="2"/>
<pin id="1712" dir="0" index="1" bw="16" slack="2"/>
<pin id="1713" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_68/21 "/>
</bind>
</comp>

<comp id="1714" class="1004" name="add_ln28_71_fu_1714">
<pin_list>
<pin id="1715" dir="0" index="0" bw="16" slack="1"/>
<pin id="1716" dir="0" index="1" bw="16" slack="0"/>
<pin id="1717" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_71/21 "/>
</bind>
</comp>

<comp id="1719" class="1004" name="add_ln28_72_fu_1719">
<pin_list>
<pin id="1720" dir="0" index="0" bw="16" slack="0"/>
<pin id="1721" dir="0" index="1" bw="16" slack="0"/>
<pin id="1722" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_72/21 "/>
</bind>
</comp>

<comp id="1726" class="1004" name="zext_ln36_5_fu_1726">
<pin_list>
<pin id="1727" dir="0" index="0" bw="17" slack="4"/>
<pin id="1728" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_5/21 "/>
</bind>
</comp>

<comp id="1730" class="1007" name="mul_ln28_fu_1730">
<pin_list>
<pin id="1731" dir="0" index="0" bw="16" slack="0"/>
<pin id="1732" dir="0" index="1" bw="16" slack="0"/>
<pin id="1733" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28/9 "/>
</bind>
</comp>

<comp id="1737" class="1007" name="mul_ln28_1_fu_1737">
<pin_list>
<pin id="1738" dir="0" index="0" bw="16" slack="0"/>
<pin id="1739" dir="0" index="1" bw="16" slack="0"/>
<pin id="1740" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_1/9 "/>
</bind>
</comp>

<comp id="1744" class="1007" name="mul_ln28_2_fu_1744">
<pin_list>
<pin id="1745" dir="0" index="0" bw="16" slack="0"/>
<pin id="1746" dir="0" index="1" bw="16" slack="0"/>
<pin id="1747" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_2/9 "/>
</bind>
</comp>

<comp id="1751" class="1007" name="mul_ln28_3_fu_1751">
<pin_list>
<pin id="1752" dir="0" index="0" bw="16" slack="0"/>
<pin id="1753" dir="0" index="1" bw="16" slack="0"/>
<pin id="1754" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_3/9 "/>
</bind>
</comp>

<comp id="1758" class="1007" name="mul_ln28_4_fu_1758">
<pin_list>
<pin id="1759" dir="0" index="0" bw="16" slack="0"/>
<pin id="1760" dir="0" index="1" bw="16" slack="0"/>
<pin id="1761" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_4/9 "/>
</bind>
</comp>

<comp id="1765" class="1007" name="mul_ln28_5_fu_1765">
<pin_list>
<pin id="1766" dir="0" index="0" bw="16" slack="0"/>
<pin id="1767" dir="0" index="1" bw="16" slack="0"/>
<pin id="1768" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_5/9 "/>
</bind>
</comp>

<comp id="1772" class="1007" name="mul_ln28_6_fu_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="16" slack="0"/>
<pin id="1774" dir="0" index="1" bw="16" slack="0"/>
<pin id="1775" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_6/9 "/>
</bind>
</comp>

<comp id="1779" class="1007" name="mul_ln28_7_fu_1779">
<pin_list>
<pin id="1780" dir="0" index="0" bw="16" slack="0"/>
<pin id="1781" dir="0" index="1" bw="16" slack="0"/>
<pin id="1782" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_7/9 "/>
</bind>
</comp>

<comp id="1786" class="1007" name="mul_ln28_8_fu_1786">
<pin_list>
<pin id="1787" dir="0" index="0" bw="16" slack="0"/>
<pin id="1788" dir="0" index="1" bw="16" slack="0"/>
<pin id="1789" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_8/9 "/>
</bind>
</comp>

<comp id="1793" class="1007" name="mul_ln28_9_fu_1793">
<pin_list>
<pin id="1794" dir="0" index="0" bw="16" slack="1"/>
<pin id="1795" dir="0" index="1" bw="16" slack="1"/>
<pin id="1796" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_9/10 "/>
</bind>
</comp>

<comp id="1798" class="1007" name="mul_ln28_12_fu_1798">
<pin_list>
<pin id="1799" dir="0" index="0" bw="16" slack="1"/>
<pin id="1800" dir="0" index="1" bw="16" slack="1"/>
<pin id="1801" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_12/10 "/>
</bind>
</comp>

<comp id="1803" class="1007" name="mul_ln28_15_fu_1803">
<pin_list>
<pin id="1804" dir="0" index="0" bw="16" slack="1"/>
<pin id="1805" dir="0" index="1" bw="16" slack="1"/>
<pin id="1806" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_15/10 "/>
</bind>
</comp>

<comp id="1808" class="1007" name="mul_ln28_10_fu_1808">
<pin_list>
<pin id="1809" dir="0" index="0" bw="16" slack="2"/>
<pin id="1810" dir="0" index="1" bw="16" slack="0"/>
<pin id="1811" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_10/11 "/>
</bind>
</comp>

<comp id="1814" class="1007" name="mul_ln28_11_fu_1814">
<pin_list>
<pin id="1815" dir="0" index="0" bw="16" slack="2"/>
<pin id="1816" dir="0" index="1" bw="16" slack="0"/>
<pin id="1817" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_11/11 "/>
</bind>
</comp>

<comp id="1820" class="1007" name="mul_ln28_13_fu_1820">
<pin_list>
<pin id="1821" dir="0" index="0" bw="16" slack="4"/>
<pin id="1822" dir="0" index="1" bw="16" slack="0"/>
<pin id="1823" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_13/13 "/>
</bind>
</comp>

<comp id="1826" class="1007" name="mul_ln28_14_fu_1826">
<pin_list>
<pin id="1827" dir="0" index="0" bw="16" slack="4"/>
<pin id="1828" dir="0" index="1" bw="16" slack="0"/>
<pin id="1829" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_14/13 "/>
</bind>
</comp>

<comp id="1832" class="1007" name="mul_ln28_16_fu_1832">
<pin_list>
<pin id="1833" dir="0" index="0" bw="16" slack="4"/>
<pin id="1834" dir="0" index="1" bw="16" slack="0"/>
<pin id="1835" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_16/13 "/>
</bind>
</comp>

<comp id="1838" class="1007" name="mul_ln28_17_fu_1838">
<pin_list>
<pin id="1839" dir="0" index="0" bw="16" slack="4"/>
<pin id="1840" dir="0" index="1" bw="16" slack="0"/>
<pin id="1841" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_17/13 "/>
</bind>
</comp>

<comp id="1844" class="1007" name="mul_ln28_18_fu_1844">
<pin_list>
<pin id="1845" dir="0" index="0" bw="16" slack="5"/>
<pin id="1846" dir="0" index="1" bw="16" slack="5"/>
<pin id="1847" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_18/14 "/>
</bind>
</comp>

<comp id="1849" class="1007" name="mul_ln28_21_fu_1849">
<pin_list>
<pin id="1850" dir="0" index="0" bw="16" slack="5"/>
<pin id="1851" dir="0" index="1" bw="16" slack="5"/>
<pin id="1852" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_21/14 "/>
</bind>
</comp>

<comp id="1854" class="1007" name="mul_ln28_24_fu_1854">
<pin_list>
<pin id="1855" dir="0" index="0" bw="16" slack="5"/>
<pin id="1856" dir="0" index="1" bw="16" slack="5"/>
<pin id="1857" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_24/14 "/>
</bind>
</comp>

<comp id="1859" class="1007" name="mul_ln28_19_fu_1859">
<pin_list>
<pin id="1860" dir="0" index="0" bw="16" slack="6"/>
<pin id="1861" dir="0" index="1" bw="16" slack="4"/>
<pin id="1862" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_19/15 "/>
</bind>
</comp>

<comp id="1864" class="1007" name="mul_ln28_20_fu_1864">
<pin_list>
<pin id="1865" dir="0" index="0" bw="16" slack="6"/>
<pin id="1866" dir="0" index="1" bw="16" slack="0"/>
<pin id="1867" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_20/15 "/>
</bind>
</comp>

<comp id="1870" class="1007" name="mul_ln28_22_fu_1870">
<pin_list>
<pin id="1871" dir="0" index="0" bw="16" slack="7"/>
<pin id="1872" dir="0" index="1" bw="16" slack="3"/>
<pin id="1873" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_22/16 "/>
</bind>
</comp>

<comp id="1875" class="1007" name="mul_ln28_23_fu_1875">
<pin_list>
<pin id="1876" dir="0" index="0" bw="16" slack="7"/>
<pin id="1877" dir="0" index="1" bw="16" slack="0"/>
<pin id="1878" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_23/16 "/>
</bind>
</comp>

<comp id="1881" class="1007" name="mul_ln28_25_fu_1881">
<pin_list>
<pin id="1882" dir="0" index="0" bw="16" slack="7"/>
<pin id="1883" dir="0" index="1" bw="16" slack="3"/>
<pin id="1884" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_25/16 "/>
</bind>
</comp>

<comp id="1886" class="1007" name="mul_ln28_26_fu_1886">
<pin_list>
<pin id="1887" dir="0" index="0" bw="16" slack="7"/>
<pin id="1888" dir="0" index="1" bw="16" slack="0"/>
<pin id="1889" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_26/16 "/>
</bind>
</comp>

<comp id="1892" class="1007" name="mul_ln28_27_fu_1892">
<pin_list>
<pin id="1893" dir="0" index="0" bw="16" slack="8"/>
<pin id="1894" dir="0" index="1" bw="16" slack="6"/>
<pin id="1895" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_27/17 "/>
</bind>
</comp>

<comp id="1897" class="1007" name="mul_ln28_30_fu_1897">
<pin_list>
<pin id="1898" dir="0" index="0" bw="16" slack="8"/>
<pin id="1899" dir="0" index="1" bw="16" slack="4"/>
<pin id="1900" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_30/17 "/>
</bind>
</comp>

<comp id="1902" class="1007" name="mul_ln28_33_fu_1902">
<pin_list>
<pin id="1903" dir="0" index="0" bw="16" slack="8"/>
<pin id="1904" dir="0" index="1" bw="16" slack="4"/>
<pin id="1905" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_33/17 "/>
</bind>
</comp>

<comp id="1907" class="1007" name="mul_ln28_28_fu_1907">
<pin_list>
<pin id="1908" dir="0" index="0" bw="16" slack="9"/>
<pin id="1909" dir="0" index="1" bw="16" slack="0"/>
<pin id="1910" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_28/18 "/>
</bind>
</comp>

<comp id="1913" class="1007" name="mul_ln28_29_fu_1913">
<pin_list>
<pin id="1914" dir="0" index="0" bw="16" slack="9"/>
<pin id="1915" dir="0" index="1" bw="16" slack="0"/>
<pin id="1916" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_29/18 "/>
</bind>
</comp>

<comp id="1919" class="1007" name="mul_ln28_31_fu_1919">
<pin_list>
<pin id="1920" dir="0" index="0" bw="16" slack="10"/>
<pin id="1921" dir="0" index="1" bw="16" slack="0"/>
<pin id="1922" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_31/19 "/>
</bind>
</comp>

<comp id="1925" class="1007" name="mul_ln28_32_fu_1925">
<pin_list>
<pin id="1926" dir="0" index="0" bw="16" slack="10"/>
<pin id="1927" dir="0" index="1" bw="16" slack="0"/>
<pin id="1928" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_32/19 "/>
</bind>
</comp>

<comp id="1931" class="1007" name="mul_ln28_34_fu_1931">
<pin_list>
<pin id="1932" dir="0" index="0" bw="16" slack="11"/>
<pin id="1933" dir="0" index="1" bw="16" slack="0"/>
<pin id="1934" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_34/20 "/>
</bind>
</comp>

<comp id="1937" class="1007" name="mul_ln28_35_fu_1937">
<pin_list>
<pin id="1938" dir="0" index="0" bw="16" slack="11"/>
<pin id="1939" dir="0" index="1" bw="16" slack="0"/>
<pin id="1940" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_35/20 "/>
</bind>
</comp>

<comp id="1943" class="1005" name="output_width_cast_reg_1943">
<pin_list>
<pin id="1944" dir="0" index="0" bw="16" slack="3"/>
<pin id="1945" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="output_width_cast "/>
</bind>
</comp>

<comp id="1951" class="1005" name="zext_ln28_reg_1951">
<pin_list>
<pin id="1952" dir="0" index="0" bw="9" slack="1"/>
<pin id="1953" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln28 "/>
</bind>
</comp>

<comp id="1956" class="1005" name="zext_ln36_1_reg_1956">
<pin_list>
<pin id="1957" dir="0" index="0" bw="16" slack="2"/>
<pin id="1958" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln36_1 "/>
</bind>
</comp>

<comp id="1963" class="1005" name="zext_ln36_reg_1963">
<pin_list>
<pin id="1964" dir="0" index="0" bw="9" slack="1"/>
<pin id="1965" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln36 "/>
</bind>
</comp>

<comp id="1968" class="1005" name="zext_ln36_1_cast_cas_reg_1968">
<pin_list>
<pin id="1969" dir="0" index="0" bw="15" slack="2"/>
<pin id="1970" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln36_1_cast_cas "/>
</bind>
</comp>

<comp id="1973" class="1005" name="empty_reg_1973">
<pin_list>
<pin id="1974" dir="0" index="0" bw="5" slack="2"/>
<pin id="1975" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1978" class="1005" name="add_ln19_reg_1978">
<pin_list>
<pin id="1979" dir="0" index="0" bw="9" slack="0"/>
<pin id="1980" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln19 "/>
</bind>
</comp>

<comp id="1983" class="1005" name="add_ln19_98_reg_1983">
<pin_list>
<pin id="1984" dir="0" index="0" bw="9" slack="0"/>
<pin id="1985" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln19_98 "/>
</bind>
</comp>

<comp id="1991" class="1005" name="out_d_reg_1991">
<pin_list>
<pin id="1992" dir="0" index="0" bw="5" slack="0"/>
<pin id="1993" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_d "/>
</bind>
</comp>

<comp id="1996" class="1005" name="bias_addr_reg_1996">
<pin_list>
<pin id="1997" dir="0" index="0" bw="4" slack="7"/>
<pin id="1998" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="bias_addr "/>
</bind>
</comp>

<comp id="2001" class="1005" name="kernel_0_addr_reg_2001">
<pin_list>
<pin id="2002" dir="0" index="0" bw="8" slack="2"/>
<pin id="2003" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="kernel_0_addr "/>
</bind>
</comp>

<comp id="2006" class="1005" name="kernel_0_addr_1_reg_2006">
<pin_list>
<pin id="2007" dir="0" index="0" bw="8" slack="3"/>
<pin id="2008" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="kernel_0_addr_1 "/>
</bind>
</comp>

<comp id="2011" class="1005" name="kernel_0_addr_2_reg_2011">
<pin_list>
<pin id="2012" dir="0" index="0" bw="8" slack="3"/>
<pin id="2013" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="kernel_0_addr_2 "/>
</bind>
</comp>

<comp id="2016" class="1005" name="kernel_0_addr_3_reg_2016">
<pin_list>
<pin id="2017" dir="0" index="0" bw="8" slack="4"/>
<pin id="2018" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="kernel_0_addr_3 "/>
</bind>
</comp>

<comp id="2021" class="1005" name="kernel_0_addr_4_reg_2021">
<pin_list>
<pin id="2022" dir="0" index="0" bw="8" slack="4"/>
<pin id="2023" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="kernel_0_addr_4 "/>
</bind>
</comp>

<comp id="2026" class="1005" name="kernel_0_addr_5_reg_2026">
<pin_list>
<pin id="2027" dir="0" index="0" bw="8" slack="5"/>
<pin id="2028" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="kernel_0_addr_5 "/>
</bind>
</comp>

<comp id="2031" class="1005" name="kernel_0_addr_6_reg_2031">
<pin_list>
<pin id="2032" dir="0" index="0" bw="8" slack="5"/>
<pin id="2033" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="kernel_0_addr_6 "/>
</bind>
</comp>

<comp id="2036" class="1005" name="kernel_0_addr_7_reg_2036">
<pin_list>
<pin id="2037" dir="0" index="0" bw="8" slack="6"/>
<pin id="2038" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="kernel_0_addr_7 "/>
</bind>
</comp>

<comp id="2041" class="1005" name="kernel_0_addr_8_reg_2041">
<pin_list>
<pin id="2042" dir="0" index="0" bw="8" slack="6"/>
<pin id="2043" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="kernel_0_addr_8 "/>
</bind>
</comp>

<comp id="2049" class="1005" name="out_h_reg_2049">
<pin_list>
<pin id="2050" dir="0" index="0" bw="5" slack="0"/>
<pin id="2051" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_h "/>
</bind>
</comp>

<comp id="2054" class="1005" name="tmp5_0_0_0_cast_reg_2054">
<pin_list>
<pin id="2055" dir="0" index="0" bw="17" slack="1"/>
<pin id="2056" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp5_0_0_0_cast "/>
</bind>
</comp>

<comp id="2066" class="1005" name="tmp5_0_1_0_cast_reg_2066">
<pin_list>
<pin id="2067" dir="0" index="0" bw="17" slack="3"/>
<pin id="2068" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opset="tmp5_0_1_0_cast "/>
</bind>
</comp>

<comp id="2078" class="1005" name="tmp5_0_2_0_cast_reg_2078">
<pin_list>
<pin id="2079" dir="0" index="0" bw="17" slack="4"/>
<pin id="2080" dir="1" index="1" bw="17" slack="4"/>
</pin_list>
<bind>
<opset="tmp5_0_2_0_cast "/>
</bind>
</comp>

<comp id="2090" class="1005" name="tmp7_0_cast_reg_2090">
<pin_list>
<pin id="2091" dir="0" index="0" bw="17" slack="7"/>
<pin id="2092" dir="1" index="1" bw="17" slack="7"/>
</pin_list>
<bind>
<opset="tmp7_0_cast "/>
</bind>
</comp>

<comp id="2098" class="1005" name="icmp_ln21_reg_2098">
<pin_list>
<pin id="2099" dir="0" index="0" bw="1" slack="13"/>
<pin id="2100" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="2102" class="1005" name="zext_ln28_12_reg_2102">
<pin_list>
<pin id="2103" dir="0" index="0" bw="17" slack="2"/>
<pin id="2104" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln28_12 "/>
</bind>
</comp>

<comp id="2109" class="1005" name="input_addr_reg_2109">
<pin_list>
<pin id="2110" dir="0" index="0" bw="14" slack="1"/>
<pin id="2111" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="2114" class="1005" name="kernel_0_load_reg_2114">
<pin_list>
<pin id="2115" dir="0" index="0" bw="16" slack="4"/>
<pin id="2116" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="kernel_0_load "/>
</bind>
</comp>

<comp id="2119" class="1005" name="zext_ln28_14_reg_2119">
<pin_list>
<pin id="2120" dir="0" index="0" bw="17" slack="1"/>
<pin id="2121" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln28_14 "/>
</bind>
</comp>

<comp id="2127" class="1005" name="input_addr_239_reg_2127">
<pin_list>
<pin id="2128" dir="0" index="0" bw="14" slack="1"/>
<pin id="2129" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_239 "/>
</bind>
</comp>

<comp id="2132" class="1005" name="or_ln28_1_reg_2132">
<pin_list>
<pin id="2133" dir="0" index="0" bw="16" slack="5"/>
<pin id="2134" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="or_ln28_1 "/>
</bind>
</comp>

<comp id="2137" class="1005" name="zext_ln28_16_reg_2137">
<pin_list>
<pin id="2138" dir="0" index="0" bw="17" slack="2"/>
<pin id="2139" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln28_16 "/>
</bind>
</comp>

<comp id="2145" class="1005" name="input_addr_240_reg_2145">
<pin_list>
<pin id="2146" dir="0" index="0" bw="14" slack="1"/>
<pin id="2147" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_240 "/>
</bind>
</comp>

<comp id="2150" class="1005" name="icmp_ln21_1_reg_2150">
<pin_list>
<pin id="2151" dir="0" index="0" bw="1" slack="5"/>
<pin id="2152" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln21_1 "/>
</bind>
</comp>

<comp id="2154" class="1005" name="kernel_0_load_1_reg_2154">
<pin_list>
<pin id="2155" dir="0" index="0" bw="16" slack="3"/>
<pin id="2156" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="kernel_0_load_1 "/>
</bind>
</comp>

<comp id="2159" class="1005" name="input_load_195_reg_2159">
<pin_list>
<pin id="2160" dir="0" index="0" bw="16" slack="3"/>
<pin id="2161" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="input_load_195 "/>
</bind>
</comp>

<comp id="2164" class="1005" name="kernel_0_load_2_reg_2164">
<pin_list>
<pin id="2165" dir="0" index="0" bw="16" slack="3"/>
<pin id="2166" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="kernel_0_load_2 "/>
</bind>
</comp>

<comp id="2169" class="1005" name="input_addr_241_reg_2169">
<pin_list>
<pin id="2170" dir="0" index="0" bw="14" slack="1"/>
<pin id="2171" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_241 "/>
</bind>
</comp>

<comp id="2174" class="1005" name="input_addr_242_reg_2174">
<pin_list>
<pin id="2175" dir="0" index="0" bw="14" slack="1"/>
<pin id="2176" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_242 "/>
</bind>
</comp>

<comp id="2179" class="1005" name="input_load_196_reg_2179">
<pin_list>
<pin id="2180" dir="0" index="0" bw="16" slack="2"/>
<pin id="2181" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="input_load_196 "/>
</bind>
</comp>

<comp id="2184" class="1005" name="kernel_0_load_3_reg_2184">
<pin_list>
<pin id="2185" dir="0" index="0" bw="16" slack="2"/>
<pin id="2186" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="kernel_0_load_3 "/>
</bind>
</comp>

<comp id="2189" class="1005" name="input_load_197_reg_2189">
<pin_list>
<pin id="2190" dir="0" index="0" bw="16" slack="2"/>
<pin id="2191" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="input_load_197 "/>
</bind>
</comp>

<comp id="2194" class="1005" name="kernel_0_load_4_reg_2194">
<pin_list>
<pin id="2195" dir="0" index="0" bw="16" slack="2"/>
<pin id="2196" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="kernel_0_load_4 "/>
</bind>
</comp>

<comp id="2199" class="1005" name="input_addr_243_reg_2199">
<pin_list>
<pin id="2200" dir="0" index="0" bw="14" slack="1"/>
<pin id="2201" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_243 "/>
</bind>
</comp>

<comp id="2204" class="1005" name="input_addr_244_reg_2204">
<pin_list>
<pin id="2205" dir="0" index="0" bw="14" slack="1"/>
<pin id="2206" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_244 "/>
</bind>
</comp>

<comp id="2209" class="1005" name="input_load_198_reg_2209">
<pin_list>
<pin id="2210" dir="0" index="0" bw="16" slack="1"/>
<pin id="2211" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load_198 "/>
</bind>
</comp>

<comp id="2214" class="1005" name="kernel_0_load_5_reg_2214">
<pin_list>
<pin id="2215" dir="0" index="0" bw="16" slack="1"/>
<pin id="2216" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_0_load_5 "/>
</bind>
</comp>

<comp id="2219" class="1005" name="input_load_199_reg_2219">
<pin_list>
<pin id="2220" dir="0" index="0" bw="16" slack="1"/>
<pin id="2221" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load_199 "/>
</bind>
</comp>

<comp id="2224" class="1005" name="kernel_0_load_6_reg_2224">
<pin_list>
<pin id="2225" dir="0" index="0" bw="16" slack="1"/>
<pin id="2226" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_0_load_6 "/>
</bind>
</comp>

<comp id="2229" class="1005" name="input_addr_245_reg_2229">
<pin_list>
<pin id="2230" dir="0" index="0" bw="14" slack="1"/>
<pin id="2231" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_245 "/>
</bind>
</comp>

<comp id="2234" class="1005" name="input_addr_246_reg_2234">
<pin_list>
<pin id="2235" dir="0" index="0" bw="14" slack="1"/>
<pin id="2236" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_246 "/>
</bind>
</comp>

<comp id="2239" class="1005" name="sext_ln28_1_reg_2239">
<pin_list>
<pin id="2240" dir="0" index="0" bw="30" slack="1"/>
<pin id="2241" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln28_1 "/>
</bind>
</comp>

<comp id="2246" class="1005" name="trunc_ln_reg_2246">
<pin_list>
<pin id="2247" dir="0" index="0" bw="16" slack="1"/>
<pin id="2248" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="2251" class="1005" name="sext_ln28_2_reg_2251">
<pin_list>
<pin id="2252" dir="0" index="0" bw="30" slack="1"/>
<pin id="2253" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln28_2 "/>
</bind>
</comp>

<comp id="2256" class="1005" name="sext_ln28_3_reg_2256">
<pin_list>
<pin id="2257" dir="0" index="0" bw="30" slack="2"/>
<pin id="2258" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln28_3 "/>
</bind>
</comp>

<comp id="2263" class="1005" name="sext_ln28_4_reg_2263">
<pin_list>
<pin id="2264" dir="0" index="0" bw="30" slack="5"/>
<pin id="2265" dir="1" index="1" bw="30" slack="5"/>
</pin_list>
<bind>
<opset="sext_ln28_4 "/>
</bind>
</comp>

<comp id="2268" class="1005" name="sext_ln28_5_reg_2268">
<pin_list>
<pin id="2269" dir="0" index="0" bw="30" slack="2"/>
<pin id="2270" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln28_5 "/>
</bind>
</comp>

<comp id="2275" class="1005" name="sext_ln28_7_reg_2275">
<pin_list>
<pin id="2276" dir="0" index="0" bw="30" slack="1"/>
<pin id="2277" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln28_7 "/>
</bind>
</comp>

<comp id="2282" class="1005" name="sext_ln28_8_reg_2282">
<pin_list>
<pin id="2283" dir="0" index="0" bw="30" slack="1"/>
<pin id="2284" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln28_8 "/>
</bind>
</comp>

<comp id="2287" class="1005" name="sext_ln28_9_reg_2287">
<pin_list>
<pin id="2288" dir="0" index="0" bw="30" slack="4"/>
<pin id="2289" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln28_9 "/>
</bind>
</comp>

<comp id="2294" class="1005" name="trunc_ln28_3_reg_2294">
<pin_list>
<pin id="2295" dir="0" index="0" bw="16" slack="1"/>
<pin id="2296" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln28_3 "/>
</bind>
</comp>

<comp id="2299" class="1005" name="sext_ln28_10_reg_2299">
<pin_list>
<pin id="2300" dir="0" index="0" bw="30" slack="5"/>
<pin id="2301" dir="1" index="1" bw="30" slack="5"/>
</pin_list>
<bind>
<opset="sext_ln28_10 "/>
</bind>
</comp>

<comp id="2304" class="1005" name="sext_ln28_11_reg_2304">
<pin_list>
<pin id="2305" dir="0" index="0" bw="30" slack="4"/>
<pin id="2306" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln28_11 "/>
</bind>
</comp>

<comp id="2311" class="1005" name="trunc_ln28_4_reg_2311">
<pin_list>
<pin id="2312" dir="0" index="0" bw="16" slack="1"/>
<pin id="2313" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln28_4 "/>
</bind>
</comp>

<comp id="2316" class="1005" name="sext_ln28_13_reg_2316">
<pin_list>
<pin id="2317" dir="0" index="0" bw="30" slack="1"/>
<pin id="2318" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln28_13 "/>
</bind>
</comp>

<comp id="2323" class="1005" name="sext_ln28_14_reg_2323">
<pin_list>
<pin id="2324" dir="0" index="0" bw="30" slack="1"/>
<pin id="2325" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln28_14 "/>
</bind>
</comp>

<comp id="2328" class="1005" name="sext_ln28_15_reg_2328">
<pin_list>
<pin id="2329" dir="0" index="0" bw="30" slack="4"/>
<pin id="2330" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln28_15 "/>
</bind>
</comp>

<comp id="2335" class="1005" name="sext_ln28_16_reg_2335">
<pin_list>
<pin id="2336" dir="0" index="0" bw="30" slack="5"/>
<pin id="2337" dir="1" index="1" bw="30" slack="5"/>
</pin_list>
<bind>
<opset="sext_ln28_16 "/>
</bind>
</comp>

<comp id="2340" class="1005" name="sext_ln28_17_reg_2340">
<pin_list>
<pin id="2341" dir="0" index="0" bw="30" slack="4"/>
<pin id="2342" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln28_17 "/>
</bind>
</comp>

<comp id="2347" class="1005" name="add_ln28_20_reg_2347">
<pin_list>
<pin id="2348" dir="0" index="0" bw="16" slack="1"/>
<pin id="2349" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28_20 "/>
</bind>
</comp>

<comp id="2352" class="1005" name="add_ln28_24_reg_2352">
<pin_list>
<pin id="2353" dir="0" index="0" bw="16" slack="1"/>
<pin id="2354" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28_24 "/>
</bind>
</comp>

<comp id="2357" class="1005" name="bias_load_reg_2357">
<pin_list>
<pin id="2358" dir="0" index="0" bw="16" slack="4"/>
<pin id="2359" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="bias_load "/>
</bind>
</comp>

<comp id="2364" class="1005" name="trunc_ln28_8_reg_2364">
<pin_list>
<pin id="2365" dir="0" index="0" bw="16" slack="4"/>
<pin id="2366" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln28_8 "/>
</bind>
</comp>

<comp id="2369" class="1005" name="add_ln28_27_reg_2369">
<pin_list>
<pin id="2370" dir="0" index="0" bw="17" slack="1"/>
<pin id="2371" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28_27 "/>
</bind>
</comp>

<comp id="2375" class="1005" name="input_addr_247_reg_2375">
<pin_list>
<pin id="2376" dir="0" index="0" bw="14" slack="1"/>
<pin id="2377" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_247 "/>
</bind>
</comp>

<comp id="2380" class="1005" name="or_ln28_2_reg_2380">
<pin_list>
<pin id="2381" dir="0" index="0" bw="16" slack="4"/>
<pin id="2382" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="or_ln28_2 "/>
</bind>
</comp>

<comp id="2385" class="1005" name="zext_ln28_25_reg_2385">
<pin_list>
<pin id="2386" dir="0" index="0" bw="17" slack="1"/>
<pin id="2387" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln28_25 "/>
</bind>
</comp>

<comp id="2394" class="1005" name="input_addr_248_reg_2394">
<pin_list>
<pin id="2395" dir="0" index="0" bw="14" slack="1"/>
<pin id="2396" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_248 "/>
</bind>
</comp>

<comp id="2399" class="1005" name="trunc_ln28_11_reg_2399">
<pin_list>
<pin id="2400" dir="0" index="0" bw="16" slack="1"/>
<pin id="2401" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln28_11 "/>
</bind>
</comp>

<comp id="2404" class="1005" name="trunc_ln28_14_reg_2404">
<pin_list>
<pin id="2405" dir="0" index="0" bw="16" slack="3"/>
<pin id="2406" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln28_14 "/>
</bind>
</comp>

<comp id="2409" class="1005" name="icmp_ln21_2_reg_2409">
<pin_list>
<pin id="2410" dir="0" index="0" bw="1" slack="4"/>
<pin id="2411" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln21_2 "/>
</bind>
</comp>

<comp id="2413" class="1005" name="sext_ln28_19_reg_2413">
<pin_list>
<pin id="2414" dir="0" index="0" bw="30" slack="4"/>
<pin id="2415" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln28_19 "/>
</bind>
</comp>

<comp id="2419" class="1005" name="input_addr_249_reg_2419">
<pin_list>
<pin id="2420" dir="0" index="0" bw="14" slack="1"/>
<pin id="2421" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_249 "/>
</bind>
</comp>

<comp id="2424" class="1005" name="input_addr_250_reg_2424">
<pin_list>
<pin id="2425" dir="0" index="0" bw="14" slack="1"/>
<pin id="2426" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_250 "/>
</bind>
</comp>

<comp id="2429" class="1005" name="add_ln28_36_reg_2429">
<pin_list>
<pin id="2430" dir="0" index="0" bw="16" slack="3"/>
<pin id="2431" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="add_ln28_36 "/>
</bind>
</comp>

<comp id="2434" class="1005" name="input_addr_251_reg_2434">
<pin_list>
<pin id="2435" dir="0" index="0" bw="14" slack="1"/>
<pin id="2436" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_251 "/>
</bind>
</comp>

<comp id="2439" class="1005" name="input_addr_252_reg_2439">
<pin_list>
<pin id="2440" dir="0" index="0" bw="14" slack="1"/>
<pin id="2441" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_252 "/>
</bind>
</comp>

<comp id="2444" class="1005" name="trunc_ln28_12_reg_2444">
<pin_list>
<pin id="2445" dir="0" index="0" bw="16" slack="1"/>
<pin id="2446" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln28_12 "/>
</bind>
</comp>

<comp id="2449" class="1005" name="sext_ln28_21_reg_2449">
<pin_list>
<pin id="2450" dir="0" index="0" bw="30" slack="3"/>
<pin id="2451" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln28_21 "/>
</bind>
</comp>

<comp id="2455" class="1005" name="trunc_ln28_13_reg_2455">
<pin_list>
<pin id="2456" dir="0" index="0" bw="16" slack="1"/>
<pin id="2457" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln28_13 "/>
</bind>
</comp>

<comp id="2460" class="1005" name="sext_ln28_23_reg_2460">
<pin_list>
<pin id="2461" dir="0" index="0" bw="30" slack="3"/>
<pin id="2462" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln28_23 "/>
</bind>
</comp>

<comp id="2466" class="1005" name="add_ln28_40_reg_2466">
<pin_list>
<pin id="2467" dir="0" index="0" bw="16" slack="1"/>
<pin id="2468" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28_40 "/>
</bind>
</comp>

<comp id="2471" class="1005" name="trunc_ln28_17_reg_2471">
<pin_list>
<pin id="2472" dir="0" index="0" bw="16" slack="3"/>
<pin id="2473" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln28_17 "/>
</bind>
</comp>

<comp id="2476" class="1005" name="add_ln28_43_reg_2476">
<pin_list>
<pin id="2477" dir="0" index="0" bw="17" slack="1"/>
<pin id="2478" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28_43 "/>
</bind>
</comp>

<comp id="2482" class="1005" name="input_addr_253_reg_2482">
<pin_list>
<pin id="2483" dir="0" index="0" bw="14" slack="1"/>
<pin id="2484" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_253 "/>
</bind>
</comp>

<comp id="2487" class="1005" name="trunc_ln28_20_reg_2487">
<pin_list>
<pin id="2488" dir="0" index="0" bw="16" slack="1"/>
<pin id="2489" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln28_20 "/>
</bind>
</comp>

<comp id="2492" class="1005" name="trunc_ln28_23_reg_2492">
<pin_list>
<pin id="2493" dir="0" index="0" bw="16" slack="2"/>
<pin id="2494" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln28_23 "/>
</bind>
</comp>

<comp id="2497" class="1005" name="icmp_ln21_3_reg_2497">
<pin_list>
<pin id="2498" dir="0" index="0" bw="1" slack="3"/>
<pin id="2499" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln21_3 "/>
</bind>
</comp>

<comp id="2501" class="1005" name="input_addr_254_reg_2501">
<pin_list>
<pin id="2502" dir="0" index="0" bw="14" slack="1"/>
<pin id="2503" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_254 "/>
</bind>
</comp>

<comp id="2506" class="1005" name="input_addr_255_reg_2506">
<pin_list>
<pin id="2507" dir="0" index="0" bw="14" slack="1"/>
<pin id="2508" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_255 "/>
</bind>
</comp>

<comp id="2511" class="1005" name="add_ln28_49_reg_2511">
<pin_list>
<pin id="2512" dir="0" index="0" bw="16" slack="2"/>
<pin id="2513" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln28_49 "/>
</bind>
</comp>

<comp id="2516" class="1005" name="trunc_ln28_21_reg_2516">
<pin_list>
<pin id="2517" dir="0" index="0" bw="16" slack="1"/>
<pin id="2518" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln28_21 "/>
</bind>
</comp>

<comp id="2521" class="1005" name="trunc_ln28_22_reg_2521">
<pin_list>
<pin id="2522" dir="0" index="0" bw="16" slack="1"/>
<pin id="2523" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln28_22 "/>
</bind>
</comp>

<comp id="2526" class="1005" name="add_ln28_53_reg_2526">
<pin_list>
<pin id="2527" dir="0" index="0" bw="16" slack="1"/>
<pin id="2528" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28_53 "/>
</bind>
</comp>

<comp id="2531" class="1005" name="add_ln28_56_reg_2531">
<pin_list>
<pin id="2532" dir="0" index="0" bw="17" slack="1"/>
<pin id="2533" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28_56 "/>
</bind>
</comp>

<comp id="2537" class="1005" name="input_addr_256_reg_2537">
<pin_list>
<pin id="2538" dir="0" index="0" bw="14" slack="1"/>
<pin id="2539" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_256 "/>
</bind>
</comp>

<comp id="2542" class="1005" name="add_ln28_58_reg_2542">
<pin_list>
<pin id="2543" dir="0" index="0" bw="17" slack="1"/>
<pin id="2544" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28_58 "/>
</bind>
</comp>

<comp id="2548" class="1005" name="input_addr_257_reg_2548">
<pin_list>
<pin id="2549" dir="0" index="0" bw="14" slack="1"/>
<pin id="2550" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_257 "/>
</bind>
</comp>

<comp id="2553" class="1005" name="trunc_ln28_29_reg_2553">
<pin_list>
<pin id="2554" dir="0" index="0" bw="16" slack="1"/>
<pin id="2555" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln28_29 "/>
</bind>
</comp>

<comp id="2558" class="1005" name="trunc_ln28_32_reg_2558">
<pin_list>
<pin id="2559" dir="0" index="0" bw="16" slack="3"/>
<pin id="2560" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln28_32 "/>
</bind>
</comp>

<comp id="2563" class="1005" name="add_ln28_64_reg_2563">
<pin_list>
<pin id="2564" dir="0" index="0" bw="16" slack="4"/>
<pin id="2565" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="add_ln28_64 "/>
</bind>
</comp>

<comp id="2568" class="1005" name="add_ln36_3_reg_2568">
<pin_list>
<pin id="2569" dir="0" index="0" bw="17" slack="4"/>
<pin id="2570" dir="1" index="1" bw="17" slack="4"/>
</pin_list>
<bind>
<opset="add_ln36_3 "/>
</bind>
</comp>

<comp id="2573" class="1005" name="add_ln21_reg_2573">
<pin_list>
<pin id="2574" dir="0" index="0" bw="16" slack="1"/>
<pin id="2575" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln21 "/>
</bind>
</comp>

<comp id="2578" class="1005" name="input_addr_258_reg_2578">
<pin_list>
<pin id="2579" dir="0" index="0" bw="14" slack="1"/>
<pin id="2580" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_258 "/>
</bind>
</comp>

<comp id="2583" class="1005" name="input_addr_259_reg_2583">
<pin_list>
<pin id="2584" dir="0" index="0" bw="14" slack="1"/>
<pin id="2585" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_259 "/>
</bind>
</comp>

<comp id="2588" class="1005" name="add_ln28_62_reg_2588">
<pin_list>
<pin id="2589" dir="0" index="0" bw="17" slack="1"/>
<pin id="2590" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28_62 "/>
</bind>
</comp>

<comp id="2593" class="1005" name="add_ln28_63_reg_2593">
<pin_list>
<pin id="2594" dir="0" index="0" bw="17" slack="1"/>
<pin id="2595" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28_63 "/>
</bind>
</comp>

<comp id="2598" class="1005" name="add_ln28_66_reg_2598">
<pin_list>
<pin id="2599" dir="0" index="0" bw="16" slack="3"/>
<pin id="2600" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="add_ln28_66 "/>
</bind>
</comp>

<comp id="2603" class="1005" name="trunc_ln28_30_reg_2603">
<pin_list>
<pin id="2604" dir="0" index="0" bw="16" slack="2"/>
<pin id="2605" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln28_30 "/>
</bind>
</comp>

<comp id="2608" class="1005" name="trunc_ln28_31_reg_2608">
<pin_list>
<pin id="2609" dir="0" index="0" bw="16" slack="2"/>
<pin id="2610" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln28_31 "/>
</bind>
</comp>

<comp id="2613" class="1005" name="input_addr_260_reg_2613">
<pin_list>
<pin id="2614" dir="0" index="0" bw="14" slack="1"/>
<pin id="2615" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_260 "/>
</bind>
</comp>

<comp id="2618" class="1005" name="input_addr_261_reg_2618">
<pin_list>
<pin id="2619" dir="0" index="0" bw="14" slack="1"/>
<pin id="2620" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_261 "/>
</bind>
</comp>

<comp id="2623" class="1005" name="add_ln28_70_reg_2623">
<pin_list>
<pin id="2624" dir="0" index="0" bw="16" slack="1"/>
<pin id="2625" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28_70 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="86"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="32" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="32" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="32" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="32" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="32" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="32" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="32" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="14" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="32" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="32" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="14" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="32" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="4" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="32" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="176" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="199"><net_src comp="4" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="32" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="194" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="207"><net_src comp="4" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="32" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="213"><net_src comp="202" pin="3"/><net_sink comp="183" pin=2"/></net>

<net id="223"><net_src comp="4" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="32" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="218" pin="3"/><net_sink comp="183" pin=2"/></net>

<net id="231"><net_src comp="4" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="32" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="226" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="239"><net_src comp="4" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="32" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="234" pin="3"/><net_sink comp="183" pin=2"/></net>

<net id="247"><net_src comp="4" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="32" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="242" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="255"><net_src comp="4" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="32" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="250" pin="3"/><net_sink comp="183" pin=2"/></net>

<net id="263"><net_src comp="4" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="32" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="258" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="276"><net_src comp="10" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="32" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="283"><net_src comp="271" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="289"><net_src comp="4" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="32" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="284" pin="3"/><net_sink comp="183" pin=2"/></net>

<net id="297"><net_src comp="4" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="32" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="292" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="305"><net_src comp="4" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="32" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="300" pin="3"/><net_sink comp="183" pin=2"/></net>

<net id="313"><net_src comp="4" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="32" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="308" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="321"><net_src comp="4" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="32" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="316" pin="3"/><net_sink comp="183" pin=2"/></net>

<net id="329"><net_src comp="4" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="32" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="324" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="337"><net_src comp="10" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="32" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="332" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="345"><net_src comp="4" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="32" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="340" pin="3"/><net_sink comp="183" pin=2"/></net>

<net id="353"><net_src comp="4" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="32" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="348" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="361"><net_src comp="4" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="32" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="356" pin="3"/><net_sink comp="183" pin=2"/></net>

<net id="369"><net_src comp="10" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="32" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="364" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="377"><net_src comp="4" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="32" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="372" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="385"><net_src comp="4" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="32" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="380" pin="3"/><net_sink comp="183" pin=2"/></net>

<net id="393"><net_src comp="4" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="32" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="388" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="401"><net_src comp="4" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="32" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="403"><net_src comp="396" pin="3"/><net_sink comp="183" pin=2"/></net>

<net id="409"><net_src comp="4" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="32" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="404" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="417"><net_src comp="4" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="32" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="412" pin="3"/><net_sink comp="183" pin=2"/></net>

<net id="425"><net_src comp="10" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="32" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="420" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="431"><net_src comp="20" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="438"><net_src comp="428" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="442"><net_src comp="22" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="449"><net_src comp="439" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="443" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="454"><net_src comp="22" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="461"><net_src comp="451" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="455" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="466"><net_src comp="20" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="473"><net_src comp="463" pin="1"/><net_sink comp="467" pin=2"/></net>

<net id="477"><net_src comp="62" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="484"><net_src comp="474" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="485"><net_src comp="478" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="489"><net_src comp="183" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="183" pin="7"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="183" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="94" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="82" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="100" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="495" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="88" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="82" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="88" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="527"><net_src comp="455" pin="4"/><net_sink comp="523" pin=0"/></net>

<net id="532"><net_src comp="443" pin="4"/><net_sink comp="528" pin=0"/></net>

<net id="537"><net_src comp="432" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="24" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="432" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="30" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="548"><net_src comp="432" pin="4"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="553"><net_src comp="432" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="432" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="563"><net_src comp="34" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="554" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="36" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="569"><net_src comp="558" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="574"><net_src comp="550" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="566" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="579"><net_src comp="570" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="585"><net_src comp="38" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="570" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="590"><net_src comp="581" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="596"><net_src comp="40" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="570" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="601"><net_src comp="592" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="607"><net_src comp="42" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="570" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="612"><net_src comp="603" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="618"><net_src comp="44" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="570" pin="2"/><net_sink comp="614" pin=1"/></net>

<net id="623"><net_src comp="614" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="629"><net_src comp="46" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="570" pin="2"/><net_sink comp="625" pin=1"/></net>

<net id="634"><net_src comp="625" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="640"><net_src comp="48" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="570" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="645"><net_src comp="636" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="651"><net_src comp="50" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="570" pin="2"/><net_sink comp="647" pin=1"/></net>

<net id="656"><net_src comp="647" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="662"><net_src comp="52" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="570" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="667"><net_src comp="658" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="673"><net_src comp="467" pin="4"/><net_sink comp="669" pin=0"/></net>

<net id="678"><net_src comp="467" pin="4"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="30" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="683"><net_src comp="467" pin="4"/><net_sink comp="680" pin=0"/></net>

<net id="688"><net_src comp="680" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="439" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="693"><net_src comp="684" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="698"><net_src comp="690" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="702"><net_src comp="694" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="707"><net_src comp="684" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="58" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="712"><net_src comp="703" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="717"><net_src comp="709" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="721"><net_src comp="713" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="726"><net_src comp="684" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="60" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="731"><net_src comp="722" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="736"><net_src comp="728" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="740"><net_src comp="732" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="745"><net_src comp="680" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="451" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="750"><net_src comp="741" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="755"><net_src comp="747" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="759"><net_src comp="751" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="764"><net_src comp="478" pin="4"/><net_sink comp="760" pin=0"/></net>

<net id="768"><net_src comp="478" pin="4"/><net_sink comp="765" pin=0"/></net>

<net id="773"><net_src comp="765" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="777"><net_src comp="769" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="783"><net_src comp="474" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="64" pin="0"/><net_sink comp="779" pin=1"/></net>

<net id="788"><net_src comp="779" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="793"><net_src comp="785" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="797"><net_src comp="789" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="803"><net_src comp="474" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="66" pin="0"/><net_sink comp="799" pin=1"/></net>

<net id="808"><net_src comp="799" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="813"><net_src comp="805" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="817"><net_src comp="809" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="823"><net_src comp="779" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="831"><net_src comp="824" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="840"><net_src comp="833" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="849"><net_src comp="842" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="858"><net_src comp="851" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="867"><net_src comp="860" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="876"><net_src comp="869" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="881"><net_src comp="486" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="891"><net_src comp="68" pin="0"/><net_sink comp="885" pin=0"/></net>

<net id="892"><net_src comp="70" pin="0"/><net_sink comp="885" pin=2"/></net>

<net id="893"><net_src comp="72" pin="0"/><net_sink comp="885" pin=3"/></net>

<net id="897"><net_src comp="491" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="907"><net_src comp="68" pin="0"/><net_sink comp="901" pin=0"/></net>

<net id="908"><net_src comp="70" pin="0"/><net_sink comp="901" pin=2"/></net>

<net id="909"><net_src comp="72" pin="0"/><net_sink comp="901" pin=3"/></net>

<net id="922"><net_src comp="68" pin="0"/><net_sink comp="916" pin=0"/></net>

<net id="923"><net_src comp="70" pin="0"/><net_sink comp="916" pin=2"/></net>

<net id="924"><net_src comp="72" pin="0"/><net_sink comp="916" pin=3"/></net>

<net id="937"><net_src comp="68" pin="0"/><net_sink comp="931" pin=0"/></net>

<net id="938"><net_src comp="70" pin="0"/><net_sink comp="931" pin=2"/></net>

<net id="939"><net_src comp="72" pin="0"/><net_sink comp="931" pin=3"/></net>

<net id="952"><net_src comp="68" pin="0"/><net_sink comp="946" pin=0"/></net>

<net id="953"><net_src comp="70" pin="0"/><net_sink comp="946" pin=2"/></net>

<net id="954"><net_src comp="72" pin="0"/><net_sink comp="946" pin=3"/></net>

<net id="967"><net_src comp="68" pin="0"/><net_sink comp="961" pin=0"/></net>

<net id="968"><net_src comp="70" pin="0"/><net_sink comp="961" pin=2"/></net>

<net id="969"><net_src comp="72" pin="0"/><net_sink comp="961" pin=3"/></net>

<net id="982"><net_src comp="68" pin="0"/><net_sink comp="976" pin=0"/></net>

<net id="983"><net_src comp="70" pin="0"/><net_sink comp="976" pin=2"/></net>

<net id="984"><net_src comp="72" pin="0"/><net_sink comp="976" pin=3"/></net>

<net id="988"><net_src comp="183" pin="7"/><net_sink comp="985" pin=0"/></net>

<net id="992"><net_src comp="189" pin="7"/><net_sink comp="989" pin=0"/></net>

<net id="999"><net_src comp="68" pin="0"/><net_sink comp="993" pin=0"/></net>

<net id="1000"><net_src comp="70" pin="0"/><net_sink comp="993" pin=2"/></net>

<net id="1001"><net_src comp="72" pin="0"/><net_sink comp="993" pin=3"/></net>

<net id="1005"><net_src comp="183" pin="3"/><net_sink comp="1002" pin=0"/></net>

<net id="1009"><net_src comp="189" pin="3"/><net_sink comp="1006" pin=0"/></net>

<net id="1016"><net_src comp="68" pin="0"/><net_sink comp="1010" pin=0"/></net>

<net id="1017"><net_src comp="70" pin="0"/><net_sink comp="1010" pin=2"/></net>

<net id="1018"><net_src comp="72" pin="0"/><net_sink comp="1010" pin=3"/></net>

<net id="1023"><net_src comp="916" pin="4"/><net_sink comp="1019" pin=0"/></net>

<net id="1024"><net_src comp="931" pin="4"/><net_sink comp="1019" pin=1"/></net>

<net id="1029"><net_src comp="1019" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1030"><net_src comp="901" pin="4"/><net_sink comp="1025" pin=1"/></net>

<net id="1035"><net_src comp="993" pin="4"/><net_sink comp="1031" pin=0"/></net>

<net id="1036"><net_src comp="1010" pin="4"/><net_sink comp="1031" pin=1"/></net>

<net id="1041"><net_src comp="1031" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1042"><net_src comp="976" pin="4"/><net_sink comp="1037" pin=1"/></net>

<net id="1047"><net_src comp="266" pin="3"/><net_sink comp="1043" pin=0"/></net>

<net id="1052"><net_src comp="1043" pin="2"/><net_sink comp="1048" pin=1"/></net>

<net id="1061"><net_src comp="1053" pin="2"/><net_sink comp="1057" pin=1"/></net>

<net id="1066"><net_src comp="1057" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1067"><net_src comp="1048" pin="2"/><net_sink comp="1062" pin=1"/></net>

<net id="1068"><net_src comp="1062" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="1076"><net_src comp="1069" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="1084"><net_src comp="68" pin="0"/><net_sink comp="1078" pin=0"/></net>

<net id="1085"><net_src comp="70" pin="0"/><net_sink comp="1078" pin=2"/></net>

<net id="1086"><net_src comp="72" pin="0"/><net_sink comp="1078" pin=3"/></net>

<net id="1091"><net_src comp="74" pin="0"/><net_sink comp="1087" pin=1"/></net>

<net id="1096"><net_src comp="1087" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1100"><net_src comp="1092" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="1106"><net_src comp="474" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="1107"><net_src comp="76" pin="0"/><net_sink comp="1102" pin=1"/></net>

<net id="1111"><net_src comp="1102" pin="2"/><net_sink comp="1108" pin=0"/></net>

<net id="1116"><net_src comp="1108" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="1120"><net_src comp="1112" pin="2"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="1128"><net_src comp="68" pin="0"/><net_sink comp="1122" pin=0"/></net>

<net id="1129"><net_src comp="70" pin="0"/><net_sink comp="1122" pin=2"/></net>

<net id="1130"><net_src comp="72" pin="0"/><net_sink comp="1122" pin=3"/></net>

<net id="1137"><net_src comp="68" pin="0"/><net_sink comp="1131" pin=0"/></net>

<net id="1138"><net_src comp="70" pin="0"/><net_sink comp="1131" pin=2"/></net>

<net id="1139"><net_src comp="72" pin="0"/><net_sink comp="1131" pin=3"/></net>

<net id="1147"><net_src comp="183" pin="7"/><net_sink comp="1144" pin=0"/></net>

<net id="1154"><net_src comp="68" pin="0"/><net_sink comp="1148" pin=0"/></net>

<net id="1155"><net_src comp="70" pin="0"/><net_sink comp="1148" pin=2"/></net>

<net id="1156"><net_src comp="72" pin="0"/><net_sink comp="1148" pin=3"/></net>

<net id="1160"><net_src comp="183" pin="3"/><net_sink comp="1157" pin=0"/></net>

<net id="1167"><net_src comp="68" pin="0"/><net_sink comp="1161" pin=0"/></net>

<net id="1168"><net_src comp="70" pin="0"/><net_sink comp="1161" pin=2"/></net>

<net id="1169"><net_src comp="72" pin="0"/><net_sink comp="1161" pin=3"/></net>

<net id="1177"><net_src comp="1170" pin="2"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="1186"><net_src comp="1179" pin="2"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="1192"><net_src comp="1161" pin="4"/><net_sink comp="1188" pin=0"/></net>

<net id="1197"><net_src comp="1188" pin="2"/><net_sink comp="1193" pin=0"/></net>

<net id="1198"><net_src comp="1148" pin="4"/><net_sink comp="1193" pin=1"/></net>

<net id="1206"><net_src comp="1199" pin="2"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="1215"><net_src comp="1208" pin="2"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="1220"><net_src comp="486" pin="1"/><net_sink comp="1217" pin=0"/></net>

<net id="1227"><net_src comp="68" pin="0"/><net_sink comp="1221" pin=0"/></net>

<net id="1228"><net_src comp="70" pin="0"/><net_sink comp="1221" pin=2"/></net>

<net id="1229"><net_src comp="72" pin="0"/><net_sink comp="1221" pin=3"/></net>

<net id="1233"><net_src comp="491" pin="1"/><net_sink comp="1230" pin=0"/></net>

<net id="1240"><net_src comp="68" pin="0"/><net_sink comp="1234" pin=0"/></net>

<net id="1241"><net_src comp="70" pin="0"/><net_sink comp="1234" pin=2"/></net>

<net id="1242"><net_src comp="72" pin="0"/><net_sink comp="1234" pin=3"/></net>

<net id="1246"><net_src comp="183" pin="7"/><net_sink comp="1243" pin=0"/></net>

<net id="1253"><net_src comp="68" pin="0"/><net_sink comp="1247" pin=0"/></net>

<net id="1254"><net_src comp="70" pin="0"/><net_sink comp="1247" pin=2"/></net>

<net id="1255"><net_src comp="72" pin="0"/><net_sink comp="1247" pin=3"/></net>

<net id="1259"><net_src comp="183" pin="3"/><net_sink comp="1256" pin=0"/></net>

<net id="1266"><net_src comp="68" pin="0"/><net_sink comp="1260" pin=0"/></net>

<net id="1267"><net_src comp="70" pin="0"/><net_sink comp="1260" pin=2"/></net>

<net id="1268"><net_src comp="72" pin="0"/><net_sink comp="1260" pin=3"/></net>

<net id="1273"><net_src comp="1247" pin="4"/><net_sink comp="1269" pin=0"/></net>

<net id="1274"><net_src comp="1260" pin="4"/><net_sink comp="1269" pin=1"/></net>

<net id="1279"><net_src comp="1269" pin="2"/><net_sink comp="1275" pin=0"/></net>

<net id="1288"><net_src comp="1280" pin="2"/><net_sink comp="1284" pin=1"/></net>

<net id="1297"><net_src comp="1289" pin="2"/><net_sink comp="1293" pin=1"/></net>

<net id="1302"><net_src comp="1293" pin="2"/><net_sink comp="1298" pin=0"/></net>

<net id="1303"><net_src comp="1284" pin="2"/><net_sink comp="1298" pin=1"/></net>

<net id="1304"><net_src comp="1298" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="1312"><net_src comp="1305" pin="2"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="1320"><net_src comp="68" pin="0"/><net_sink comp="1314" pin=0"/></net>

<net id="1321"><net_src comp="70" pin="0"/><net_sink comp="1314" pin=2"/></net>

<net id="1322"><net_src comp="72" pin="0"/><net_sink comp="1314" pin=3"/></net>

<net id="1327"><net_src comp="78" pin="0"/><net_sink comp="1323" pin=1"/></net>

<net id="1332"><net_src comp="1323" pin="2"/><net_sink comp="1328" pin=0"/></net>

<net id="1336"><net_src comp="1328" pin="2"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="1344"><net_src comp="68" pin="0"/><net_sink comp="1338" pin=0"/></net>

<net id="1345"><net_src comp="70" pin="0"/><net_sink comp="1338" pin=2"/></net>

<net id="1346"><net_src comp="72" pin="0"/><net_sink comp="1338" pin=3"/></net>

<net id="1353"><net_src comp="68" pin="0"/><net_sink comp="1347" pin=0"/></net>

<net id="1354"><net_src comp="70" pin="0"/><net_sink comp="1347" pin=2"/></net>

<net id="1355"><net_src comp="72" pin="0"/><net_sink comp="1347" pin=3"/></net>

<net id="1366"><net_src comp="68" pin="0"/><net_sink comp="1360" pin=0"/></net>

<net id="1367"><net_src comp="70" pin="0"/><net_sink comp="1360" pin=2"/></net>

<net id="1368"><net_src comp="72" pin="0"/><net_sink comp="1360" pin=3"/></net>

<net id="1372"><net_src comp="183" pin="7"/><net_sink comp="1369" pin=0"/></net>

<net id="1379"><net_src comp="68" pin="0"/><net_sink comp="1373" pin=0"/></net>

<net id="1380"><net_src comp="70" pin="0"/><net_sink comp="1373" pin=2"/></net>

<net id="1381"><net_src comp="72" pin="0"/><net_sink comp="1373" pin=3"/></net>

<net id="1389"><net_src comp="1382" pin="2"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="1398"><net_src comp="1391" pin="2"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="1404"><net_src comp="1373" pin="4"/><net_sink comp="1400" pin=0"/></net>

<net id="1409"><net_src comp="1400" pin="2"/><net_sink comp="1405" pin=0"/></net>

<net id="1410"><net_src comp="1360" pin="4"/><net_sink comp="1405" pin=1"/></net>

<net id="1417"><net_src comp="68" pin="0"/><net_sink comp="1411" pin=0"/></net>

<net id="1418"><net_src comp="70" pin="0"/><net_sink comp="1411" pin=2"/></net>

<net id="1419"><net_src comp="72" pin="0"/><net_sink comp="1411" pin=3"/></net>

<net id="1423"><net_src comp="183" pin="3"/><net_sink comp="1420" pin=0"/></net>

<net id="1430"><net_src comp="68" pin="0"/><net_sink comp="1424" pin=0"/></net>

<net id="1431"><net_src comp="70" pin="0"/><net_sink comp="1424" pin=2"/></net>

<net id="1432"><net_src comp="72" pin="0"/><net_sink comp="1424" pin=3"/></net>

<net id="1439"><net_src comp="68" pin="0"/><net_sink comp="1433" pin=0"/></net>

<net id="1440"><net_src comp="70" pin="0"/><net_sink comp="1433" pin=2"/></net>

<net id="1441"><net_src comp="72" pin="0"/><net_sink comp="1433" pin=3"/></net>

<net id="1445"><net_src comp="183" pin="7"/><net_sink comp="1442" pin=0"/></net>

<net id="1452"><net_src comp="68" pin="0"/><net_sink comp="1446" pin=0"/></net>

<net id="1453"><net_src comp="70" pin="0"/><net_sink comp="1446" pin=2"/></net>

<net id="1454"><net_src comp="72" pin="0"/><net_sink comp="1446" pin=3"/></net>

<net id="1459"><net_src comp="1433" pin="4"/><net_sink comp="1455" pin=0"/></net>

<net id="1460"><net_src comp="1446" pin="4"/><net_sink comp="1455" pin=1"/></net>

<net id="1465"><net_src comp="1455" pin="2"/><net_sink comp="1461" pin=0"/></net>

<net id="1474"><net_src comp="1466" pin="2"/><net_sink comp="1470" pin=1"/></net>

<net id="1483"><net_src comp="1475" pin="2"/><net_sink comp="1479" pin=1"/></net>

<net id="1488"><net_src comp="1479" pin="2"/><net_sink comp="1484" pin=0"/></net>

<net id="1489"><net_src comp="1470" pin="2"/><net_sink comp="1484" pin=1"/></net>

<net id="1490"><net_src comp="1484" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="1498"><net_src comp="1491" pin="2"/><net_sink comp="1495" pin=0"/></net>

<net id="1499"><net_src comp="1495" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="1506"><net_src comp="68" pin="0"/><net_sink comp="1500" pin=0"/></net>

<net id="1507"><net_src comp="70" pin="0"/><net_sink comp="1500" pin=2"/></net>

<net id="1508"><net_src comp="72" pin="0"/><net_sink comp="1500" pin=3"/></net>

<net id="1513"><net_src comp="74" pin="0"/><net_sink comp="1509" pin=1"/></net>

<net id="1518"><net_src comp="1509" pin="2"/><net_sink comp="1514" pin=0"/></net>

<net id="1522"><net_src comp="1514" pin="2"/><net_sink comp="1519" pin=0"/></net>

<net id="1523"><net_src comp="1519" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="1528"><net_src comp="78" pin="0"/><net_sink comp="1524" pin=1"/></net>

<net id="1533"><net_src comp="1524" pin="2"/><net_sink comp="1529" pin=0"/></net>

<net id="1537"><net_src comp="1529" pin="2"/><net_sink comp="1534" pin=0"/></net>

<net id="1538"><net_src comp="1534" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="1545"><net_src comp="68" pin="0"/><net_sink comp="1539" pin=0"/></net>

<net id="1546"><net_src comp="70" pin="0"/><net_sink comp="1539" pin=2"/></net>

<net id="1547"><net_src comp="72" pin="0"/><net_sink comp="1539" pin=3"/></net>

<net id="1554"><net_src comp="68" pin="0"/><net_sink comp="1548" pin=0"/></net>

<net id="1555"><net_src comp="70" pin="0"/><net_sink comp="1548" pin=2"/></net>

<net id="1556"><net_src comp="72" pin="0"/><net_sink comp="1548" pin=3"/></net>

<net id="1561"><net_src comp="1500" pin="4"/><net_sink comp="1557" pin=1"/></net>

<net id="1570"><net_src comp="474" pin="1"/><net_sink comp="1566" pin=0"/></net>

<net id="1571"><net_src comp="80" pin="0"/><net_sink comp="1566" pin=1"/></net>

<net id="1575"><net_src comp="183" pin="3"/><net_sink comp="1572" pin=0"/></net>

<net id="1582"><net_src comp="68" pin="0"/><net_sink comp="1576" pin=0"/></net>

<net id="1583"><net_src comp="70" pin="0"/><net_sink comp="1576" pin=2"/></net>

<net id="1584"><net_src comp="72" pin="0"/><net_sink comp="1576" pin=3"/></net>

<net id="1588"><net_src comp="183" pin="7"/><net_sink comp="1585" pin=0"/></net>

<net id="1595"><net_src comp="68" pin="0"/><net_sink comp="1589" pin=0"/></net>

<net id="1596"><net_src comp="70" pin="0"/><net_sink comp="1589" pin=2"/></net>

<net id="1597"><net_src comp="72" pin="0"/><net_sink comp="1589" pin=3"/></net>

<net id="1605"><net_src comp="1598" pin="2"/><net_sink comp="1602" pin=0"/></net>

<net id="1606"><net_src comp="1602" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="1614"><net_src comp="1607" pin="2"/><net_sink comp="1611" pin=0"/></net>

<net id="1615"><net_src comp="1611" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="1628"><net_src comp="1589" pin="4"/><net_sink comp="1624" pin=0"/></net>

<net id="1633"><net_src comp="1624" pin="2"/><net_sink comp="1629" pin=0"/></net>

<net id="1634"><net_src comp="1576" pin="4"/><net_sink comp="1629" pin=1"/></net>

<net id="1638"><net_src comp="183" pin="3"/><net_sink comp="1635" pin=0"/></net>

<net id="1645"><net_src comp="68" pin="0"/><net_sink comp="1639" pin=0"/></net>

<net id="1646"><net_src comp="70" pin="0"/><net_sink comp="1639" pin=2"/></net>

<net id="1647"><net_src comp="72" pin="0"/><net_sink comp="1639" pin=3"/></net>

<net id="1651"><net_src comp="183" pin="7"/><net_sink comp="1648" pin=0"/></net>

<net id="1658"><net_src comp="68" pin="0"/><net_sink comp="1652" pin=0"/></net>

<net id="1659"><net_src comp="70" pin="0"/><net_sink comp="1652" pin=2"/></net>

<net id="1660"><net_src comp="72" pin="0"/><net_sink comp="1652" pin=3"/></net>

<net id="1664"><net_src comp="1661" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="1668"><net_src comp="1665" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="1672"><net_src comp="183" pin="3"/><net_sink comp="1669" pin=0"/></net>

<net id="1679"><net_src comp="68" pin="0"/><net_sink comp="1673" pin=0"/></net>

<net id="1680"><net_src comp="70" pin="0"/><net_sink comp="1673" pin=2"/></net>

<net id="1681"><net_src comp="72" pin="0"/><net_sink comp="1673" pin=3"/></net>

<net id="1685"><net_src comp="183" pin="7"/><net_sink comp="1682" pin=0"/></net>

<net id="1692"><net_src comp="68" pin="0"/><net_sink comp="1686" pin=0"/></net>

<net id="1693"><net_src comp="70" pin="0"/><net_sink comp="1686" pin=2"/></net>

<net id="1694"><net_src comp="72" pin="0"/><net_sink comp="1686" pin=3"/></net>

<net id="1699"><net_src comp="1673" pin="4"/><net_sink comp="1695" pin=0"/></net>

<net id="1700"><net_src comp="1686" pin="4"/><net_sink comp="1695" pin=1"/></net>

<net id="1705"><net_src comp="1695" pin="2"/><net_sink comp="1701" pin=0"/></net>

<net id="1718"><net_src comp="1710" pin="2"/><net_sink comp="1714" pin=1"/></net>

<net id="1723"><net_src comp="1714" pin="2"/><net_sink comp="1719" pin=0"/></net>

<net id="1724"><net_src comp="1706" pin="2"/><net_sink comp="1719" pin=1"/></net>

<net id="1725"><net_src comp="1719" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="1729"><net_src comp="1726" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="1734"><net_src comp="882" pin="1"/><net_sink comp="1730" pin=0"/></net>

<net id="1735"><net_src comp="878" pin="1"/><net_sink comp="1730" pin=1"/></net>

<net id="1736"><net_src comp="1730" pin="2"/><net_sink comp="885" pin=1"/></net>

<net id="1741"><net_src comp="898" pin="1"/><net_sink comp="1737" pin=0"/></net>

<net id="1742"><net_src comp="894" pin="1"/><net_sink comp="1737" pin=1"/></net>

<net id="1743"><net_src comp="1737" pin="2"/><net_sink comp="901" pin=1"/></net>

<net id="1748"><net_src comp="913" pin="1"/><net_sink comp="1744" pin=0"/></net>

<net id="1749"><net_src comp="910" pin="1"/><net_sink comp="1744" pin=1"/></net>

<net id="1750"><net_src comp="1744" pin="2"/><net_sink comp="916" pin=1"/></net>

<net id="1755"><net_src comp="928" pin="1"/><net_sink comp="1751" pin=0"/></net>

<net id="1756"><net_src comp="925" pin="1"/><net_sink comp="1751" pin=1"/></net>

<net id="1757"><net_src comp="1751" pin="2"/><net_sink comp="931" pin=1"/></net>

<net id="1762"><net_src comp="943" pin="1"/><net_sink comp="1758" pin=0"/></net>

<net id="1763"><net_src comp="940" pin="1"/><net_sink comp="1758" pin=1"/></net>

<net id="1764"><net_src comp="1758" pin="2"/><net_sink comp="946" pin=1"/></net>

<net id="1769"><net_src comp="958" pin="1"/><net_sink comp="1765" pin=0"/></net>

<net id="1770"><net_src comp="955" pin="1"/><net_sink comp="1765" pin=1"/></net>

<net id="1771"><net_src comp="1765" pin="2"/><net_sink comp="961" pin=1"/></net>

<net id="1776"><net_src comp="973" pin="1"/><net_sink comp="1772" pin=0"/></net>

<net id="1777"><net_src comp="970" pin="1"/><net_sink comp="1772" pin=1"/></net>

<net id="1778"><net_src comp="1772" pin="2"/><net_sink comp="976" pin=1"/></net>

<net id="1783"><net_src comp="989" pin="1"/><net_sink comp="1779" pin=0"/></net>

<net id="1784"><net_src comp="985" pin="1"/><net_sink comp="1779" pin=1"/></net>

<net id="1785"><net_src comp="1779" pin="2"/><net_sink comp="993" pin=1"/></net>

<net id="1790"><net_src comp="1006" pin="1"/><net_sink comp="1786" pin=0"/></net>

<net id="1791"><net_src comp="1002" pin="1"/><net_sink comp="1786" pin=1"/></net>

<net id="1792"><net_src comp="1786" pin="2"/><net_sink comp="1010" pin=1"/></net>

<net id="1797"><net_src comp="1793" pin="2"/><net_sink comp="1078" pin=1"/></net>

<net id="1802"><net_src comp="1798" pin="2"/><net_sink comp="1122" pin=1"/></net>

<net id="1807"><net_src comp="1803" pin="2"/><net_sink comp="1131" pin=1"/></net>

<net id="1812"><net_src comp="1144" pin="1"/><net_sink comp="1808" pin=1"/></net>

<net id="1813"><net_src comp="1808" pin="2"/><net_sink comp="1148" pin=1"/></net>

<net id="1818"><net_src comp="1157" pin="1"/><net_sink comp="1814" pin=1"/></net>

<net id="1819"><net_src comp="1814" pin="2"/><net_sink comp="1161" pin=1"/></net>

<net id="1824"><net_src comp="1217" pin="1"/><net_sink comp="1820" pin=1"/></net>

<net id="1825"><net_src comp="1820" pin="2"/><net_sink comp="1221" pin=1"/></net>

<net id="1830"><net_src comp="1230" pin="1"/><net_sink comp="1826" pin=1"/></net>

<net id="1831"><net_src comp="1826" pin="2"/><net_sink comp="1234" pin=1"/></net>

<net id="1836"><net_src comp="1243" pin="1"/><net_sink comp="1832" pin=1"/></net>

<net id="1837"><net_src comp="1832" pin="2"/><net_sink comp="1247" pin=1"/></net>

<net id="1842"><net_src comp="1256" pin="1"/><net_sink comp="1838" pin=1"/></net>

<net id="1843"><net_src comp="1838" pin="2"/><net_sink comp="1260" pin=1"/></net>

<net id="1848"><net_src comp="1844" pin="2"/><net_sink comp="1314" pin=1"/></net>

<net id="1853"><net_src comp="1849" pin="2"/><net_sink comp="1338" pin=1"/></net>

<net id="1858"><net_src comp="1854" pin="2"/><net_sink comp="1347" pin=1"/></net>

<net id="1863"><net_src comp="1859" pin="2"/><net_sink comp="1360" pin=1"/></net>

<net id="1868"><net_src comp="1369" pin="1"/><net_sink comp="1864" pin=1"/></net>

<net id="1869"><net_src comp="1864" pin="2"/><net_sink comp="1373" pin=1"/></net>

<net id="1874"><net_src comp="1870" pin="2"/><net_sink comp="1411" pin=1"/></net>

<net id="1879"><net_src comp="1420" pin="1"/><net_sink comp="1875" pin=1"/></net>

<net id="1880"><net_src comp="1875" pin="2"/><net_sink comp="1424" pin=1"/></net>

<net id="1885"><net_src comp="1881" pin="2"/><net_sink comp="1433" pin=1"/></net>

<net id="1890"><net_src comp="1442" pin="1"/><net_sink comp="1886" pin=1"/></net>

<net id="1891"><net_src comp="1886" pin="2"/><net_sink comp="1446" pin=1"/></net>

<net id="1896"><net_src comp="1892" pin="2"/><net_sink comp="1500" pin=1"/></net>

<net id="1901"><net_src comp="1897" pin="2"/><net_sink comp="1539" pin=1"/></net>

<net id="1906"><net_src comp="1902" pin="2"/><net_sink comp="1548" pin=1"/></net>

<net id="1911"><net_src comp="1572" pin="1"/><net_sink comp="1907" pin=1"/></net>

<net id="1912"><net_src comp="1907" pin="2"/><net_sink comp="1576" pin=1"/></net>

<net id="1917"><net_src comp="1585" pin="1"/><net_sink comp="1913" pin=1"/></net>

<net id="1918"><net_src comp="1913" pin="2"/><net_sink comp="1589" pin=1"/></net>

<net id="1923"><net_src comp="1635" pin="1"/><net_sink comp="1919" pin=1"/></net>

<net id="1924"><net_src comp="1919" pin="2"/><net_sink comp="1639" pin=1"/></net>

<net id="1929"><net_src comp="1648" pin="1"/><net_sink comp="1925" pin=1"/></net>

<net id="1930"><net_src comp="1925" pin="2"/><net_sink comp="1652" pin=1"/></net>

<net id="1935"><net_src comp="1669" pin="1"/><net_sink comp="1931" pin=1"/></net>

<net id="1936"><net_src comp="1931" pin="2"/><net_sink comp="1673" pin=1"/></net>

<net id="1941"><net_src comp="1682" pin="1"/><net_sink comp="1937" pin=1"/></net>

<net id="1942"><net_src comp="1937" pin="2"/><net_sink comp="1686" pin=1"/></net>

<net id="1946"><net_src comp="499" pin="1"/><net_sink comp="1943" pin=0"/></net>

<net id="1947"><net_src comp="1943" pin="1"/><net_sink comp="760" pin=1"/></net>

<net id="1948"><net_src comp="1943" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="1949"><net_src comp="1943" pin="1"/><net_sink comp="1140" pin=1"/></net>

<net id="1950"><net_src comp="1943" pin="1"/><net_sink comp="1356" pin=1"/></net>

<net id="1954"><net_src comp="503" pin="1"/><net_sink comp="1951" pin=0"/></net>

<net id="1955"><net_src comp="1951" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="1959"><net_src comp="507" pin="1"/><net_sink comp="1956" pin=0"/></net>

<net id="1960"><net_src comp="1956" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="1961"><net_src comp="1956" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="1962"><net_src comp="1956" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="1966"><net_src comp="511" pin="1"/><net_sink comp="1963" pin=0"/></net>

<net id="1967"><net_src comp="1963" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="1971"><net_src comp="515" pin="1"/><net_sink comp="1968" pin=0"/></net>

<net id="1972"><net_src comp="1968" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="1976"><net_src comp="519" pin="1"/><net_sink comp="1973" pin=0"/></net>

<net id="1977"><net_src comp="1973" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="1981"><net_src comp="523" pin="2"/><net_sink comp="1978" pin=0"/></net>

<net id="1982"><net_src comp="1978" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="1986"><net_src comp="528" pin="2"/><net_sink comp="1983" pin=0"/></net>

<net id="1987"><net_src comp="1983" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="1994"><net_src comp="539" pin="2"/><net_sink comp="1991" pin=0"/></net>

<net id="1995"><net_src comp="1991" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="1999"><net_src comp="106" pin="3"/><net_sink comp="1996" pin=0"/></net>

<net id="2000"><net_src comp="1996" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="2004"><net_src comp="113" pin="3"/><net_sink comp="2001" pin=0"/></net>

<net id="2005"><net_src comp="2001" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="2009"><net_src comp="120" pin="3"/><net_sink comp="2006" pin=0"/></net>

<net id="2010"><net_src comp="2006" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="2014"><net_src comp="127" pin="3"/><net_sink comp="2011" pin=0"/></net>

<net id="2015"><net_src comp="2011" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="2019"><net_src comp="134" pin="3"/><net_sink comp="2016" pin=0"/></net>

<net id="2020"><net_src comp="2016" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="2024"><net_src comp="141" pin="3"/><net_sink comp="2021" pin=0"/></net>

<net id="2025"><net_src comp="2021" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="2029"><net_src comp="148" pin="3"/><net_sink comp="2026" pin=0"/></net>

<net id="2030"><net_src comp="2026" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="2034"><net_src comp="155" pin="3"/><net_sink comp="2031" pin=0"/></net>

<net id="2035"><net_src comp="2031" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="2039"><net_src comp="162" pin="3"/><net_sink comp="2036" pin=0"/></net>

<net id="2040"><net_src comp="2036" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="2044"><net_src comp="169" pin="3"/><net_sink comp="2041" pin=0"/></net>

<net id="2045"><net_src comp="2041" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="2052"><net_src comp="674" pin="2"/><net_sink comp="2049" pin=0"/></net>

<net id="2053"><net_src comp="2049" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="2057"><net_src comp="699" pin="1"/><net_sink comp="2054" pin=0"/></net>

<net id="2058"><net_src comp="2054" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="2059"><net_src comp="2054" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="2060"><net_src comp="2054" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="2061"><net_src comp="2054" pin="1"/><net_sink comp="1092" pin=1"/></net>

<net id="2062"><net_src comp="2054" pin="1"/><net_sink comp="1112" pin=1"/></net>

<net id="2063"><net_src comp="2054" pin="1"/><net_sink comp="1328" pin=1"/></net>

<net id="2064"><net_src comp="2054" pin="1"/><net_sink comp="1514" pin=1"/></net>

<net id="2065"><net_src comp="2054" pin="1"/><net_sink comp="1529" pin=1"/></net>

<net id="2069"><net_src comp="718" pin="1"/><net_sink comp="2066" pin=0"/></net>

<net id="2070"><net_src comp="2066" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="2071"><net_src comp="2066" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="2072"><net_src comp="2066" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="2073"><net_src comp="2066" pin="1"/><net_sink comp="1170" pin=1"/></net>

<net id="2074"><net_src comp="2066" pin="1"/><net_sink comp="1179" pin=1"/></net>

<net id="2075"><net_src comp="2066" pin="1"/><net_sink comp="1382" pin=1"/></net>

<net id="2076"><net_src comp="2066" pin="1"/><net_sink comp="1598" pin=1"/></net>

<net id="2077"><net_src comp="2066" pin="1"/><net_sink comp="1607" pin=1"/></net>

<net id="2081"><net_src comp="737" pin="1"/><net_sink comp="2078" pin=0"/></net>

<net id="2082"><net_src comp="2078" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="2083"><net_src comp="2078" pin="1"/><net_sink comp="860" pin=1"/></net>

<net id="2084"><net_src comp="2078" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="2085"><net_src comp="2078" pin="1"/><net_sink comp="1199" pin=1"/></net>

<net id="2086"><net_src comp="2078" pin="1"/><net_sink comp="1208" pin=1"/></net>

<net id="2087"><net_src comp="2078" pin="1"/><net_sink comp="1391" pin=1"/></net>

<net id="2088"><net_src comp="2078" pin="1"/><net_sink comp="1616" pin=1"/></net>

<net id="2089"><net_src comp="2078" pin="1"/><net_sink comp="1620" pin=1"/></net>

<net id="2093"><net_src comp="756" pin="1"/><net_sink comp="2090" pin=0"/></net>

<net id="2094"><net_src comp="2090" pin="1"/><net_sink comp="1069" pin=0"/></net>

<net id="2095"><net_src comp="2090" pin="1"/><net_sink comp="1305" pin=0"/></net>

<net id="2096"><net_src comp="2090" pin="1"/><net_sink comp="1491" pin=0"/></net>

<net id="2097"><net_src comp="2090" pin="1"/><net_sink comp="1562" pin=0"/></net>

<net id="2101"><net_src comp="760" pin="2"/><net_sink comp="2098" pin=0"/></net>

<net id="2105"><net_src comp="765" pin="1"/><net_sink comp="2102" pin=0"/></net>

<net id="2106"><net_src comp="2102" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="2107"><net_src comp="2102" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="2108"><net_src comp="2102" pin="1"/><net_sink comp="1069" pin=1"/></net>

<net id="2112"><net_src comp="176" pin="3"/><net_sink comp="2109" pin=0"/></net>

<net id="2113"><net_src comp="2109" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="2117"><net_src comp="189" pin="3"/><net_sink comp="2114" pin=0"/></net>

<net id="2118"><net_src comp="2114" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="2122"><net_src comp="785" pin="1"/><net_sink comp="2119" pin=0"/></net>

<net id="2123"><net_src comp="2119" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="2124"><net_src comp="2119" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="2125"><net_src comp="2119" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="2126"><net_src comp="2119" pin="1"/><net_sink comp="1305" pin=1"/></net>

<net id="2130"><net_src comp="194" pin="3"/><net_sink comp="2127" pin=0"/></net>

<net id="2131"><net_src comp="2127" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="2135"><net_src comp="799" pin="2"/><net_sink comp="2132" pin=0"/></net>

<net id="2136"><net_src comp="2132" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="2140"><net_src comp="805" pin="1"/><net_sink comp="2137" pin=0"/></net>

<net id="2141"><net_src comp="2137" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="2142"><net_src comp="2137" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="2143"><net_src comp="2137" pin="1"/><net_sink comp="1323" pin=0"/></net>

<net id="2144"><net_src comp="2137" pin="1"/><net_sink comp="1491" pin=1"/></net>

<net id="2148"><net_src comp="202" pin="3"/><net_sink comp="2145" pin=0"/></net>

<net id="2149"><net_src comp="2145" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="2153"><net_src comp="819" pin="2"/><net_sink comp="2150" pin=0"/></net>

<net id="2157"><net_src comp="189" pin="3"/><net_sink comp="2154" pin=0"/></net>

<net id="2158"><net_src comp="2154" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="2162"><net_src comp="183" pin="7"/><net_sink comp="2159" pin=0"/></net>

<net id="2163"><net_src comp="2159" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="2167"><net_src comp="189" pin="7"/><net_sink comp="2164" pin=0"/></net>

<net id="2168"><net_src comp="2164" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="2172"><net_src comp="218" pin="3"/><net_sink comp="2169" pin=0"/></net>

<net id="2173"><net_src comp="2169" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="2177"><net_src comp="226" pin="3"/><net_sink comp="2174" pin=0"/></net>

<net id="2178"><net_src comp="2174" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="2182"><net_src comp="183" pin="7"/><net_sink comp="2179" pin=0"/></net>

<net id="2183"><net_src comp="2179" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="2187"><net_src comp="189" pin="7"/><net_sink comp="2184" pin=0"/></net>

<net id="2188"><net_src comp="2184" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="2192"><net_src comp="183" pin="3"/><net_sink comp="2189" pin=0"/></net>

<net id="2193"><net_src comp="2189" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="2197"><net_src comp="189" pin="3"/><net_sink comp="2194" pin=0"/></net>

<net id="2198"><net_src comp="2194" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="2202"><net_src comp="234" pin="3"/><net_sink comp="2199" pin=0"/></net>

<net id="2203"><net_src comp="2199" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="2207"><net_src comp="242" pin="3"/><net_sink comp="2204" pin=0"/></net>

<net id="2208"><net_src comp="2204" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="2212"><net_src comp="183" pin="7"/><net_sink comp="2209" pin=0"/></net>

<net id="2213"><net_src comp="2209" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="2217"><net_src comp="189" pin="7"/><net_sink comp="2214" pin=0"/></net>

<net id="2218"><net_src comp="2214" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="2222"><net_src comp="183" pin="3"/><net_sink comp="2219" pin=0"/></net>

<net id="2223"><net_src comp="2219" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="2227"><net_src comp="189" pin="3"/><net_sink comp="2224" pin=0"/></net>

<net id="2228"><net_src comp="2224" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="2232"><net_src comp="250" pin="3"/><net_sink comp="2229" pin=0"/></net>

<net id="2233"><net_src comp="2229" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="2237"><net_src comp="258" pin="3"/><net_sink comp="2234" pin=0"/></net>

<net id="2238"><net_src comp="2234" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="2242"><net_src comp="882" pin="1"/><net_sink comp="2239" pin=0"/></net>

<net id="2243"><net_src comp="2239" pin="1"/><net_sink comp="1793" pin=0"/></net>

<net id="2244"><net_src comp="2239" pin="1"/><net_sink comp="1844" pin=0"/></net>

<net id="2245"><net_src comp="2239" pin="1"/><net_sink comp="1892" pin=0"/></net>

<net id="2249"><net_src comp="885" pin="4"/><net_sink comp="2246" pin=0"/></net>

<net id="2250"><net_src comp="2246" pin="1"/><net_sink comp="1043" pin=1"/></net>

<net id="2254"><net_src comp="894" pin="1"/><net_sink comp="2251" pin=0"/></net>

<net id="2255"><net_src comp="2251" pin="1"/><net_sink comp="1793" pin=1"/></net>

<net id="2259"><net_src comp="898" pin="1"/><net_sink comp="2256" pin=0"/></net>

<net id="2260"><net_src comp="2256" pin="1"/><net_sink comp="1808" pin=0"/></net>

<net id="2261"><net_src comp="2256" pin="1"/><net_sink comp="1859" pin=0"/></net>

<net id="2262"><net_src comp="2256" pin="1"/><net_sink comp="1907" pin=0"/></net>

<net id="2266"><net_src comp="910" pin="1"/><net_sink comp="2263" pin=0"/></net>

<net id="2267"><net_src comp="2263" pin="1"/><net_sink comp="1844" pin=1"/></net>

<net id="2271"><net_src comp="913" pin="1"/><net_sink comp="2268" pin=0"/></net>

<net id="2272"><net_src comp="2268" pin="1"/><net_sink comp="1814" pin=0"/></net>

<net id="2273"><net_src comp="2268" pin="1"/><net_sink comp="1864" pin=0"/></net>

<net id="2274"><net_src comp="2268" pin="1"/><net_sink comp="1913" pin=0"/></net>

<net id="2278"><net_src comp="928" pin="1"/><net_sink comp="2275" pin=0"/></net>

<net id="2279"><net_src comp="2275" pin="1"/><net_sink comp="1798" pin=0"/></net>

<net id="2280"><net_src comp="2275" pin="1"/><net_sink comp="1849" pin=0"/></net>

<net id="2281"><net_src comp="2275" pin="1"/><net_sink comp="1897" pin=0"/></net>

<net id="2285"><net_src comp="940" pin="1"/><net_sink comp="2282" pin=0"/></net>

<net id="2286"><net_src comp="2282" pin="1"/><net_sink comp="1798" pin=1"/></net>

<net id="2290"><net_src comp="943" pin="1"/><net_sink comp="2287" pin=0"/></net>

<net id="2291"><net_src comp="2287" pin="1"/><net_sink comp="1820" pin=0"/></net>

<net id="2292"><net_src comp="2287" pin="1"/><net_sink comp="1870" pin=0"/></net>

<net id="2293"><net_src comp="2287" pin="1"/><net_sink comp="1919" pin=0"/></net>

<net id="2297"><net_src comp="946" pin="4"/><net_sink comp="2294" pin=0"/></net>

<net id="2298"><net_src comp="2294" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="2302"><net_src comp="955" pin="1"/><net_sink comp="2299" pin=0"/></net>

<net id="2303"><net_src comp="2299" pin="1"/><net_sink comp="1849" pin=1"/></net>

<net id="2307"><net_src comp="958" pin="1"/><net_sink comp="2304" pin=0"/></net>

<net id="2308"><net_src comp="2304" pin="1"/><net_sink comp="1826" pin=0"/></net>

<net id="2309"><net_src comp="2304" pin="1"/><net_sink comp="1875" pin=0"/></net>

<net id="2310"><net_src comp="2304" pin="1"/><net_sink comp="1925" pin=0"/></net>

<net id="2314"><net_src comp="961" pin="4"/><net_sink comp="2311" pin=0"/></net>

<net id="2315"><net_src comp="2311" pin="1"/><net_sink comp="1053" pin=1"/></net>

<net id="2319"><net_src comp="973" pin="1"/><net_sink comp="2316" pin=0"/></net>

<net id="2320"><net_src comp="2316" pin="1"/><net_sink comp="1803" pin=0"/></net>

<net id="2321"><net_src comp="2316" pin="1"/><net_sink comp="1854" pin=0"/></net>

<net id="2322"><net_src comp="2316" pin="1"/><net_sink comp="1902" pin=0"/></net>

<net id="2326"><net_src comp="985" pin="1"/><net_sink comp="2323" pin=0"/></net>

<net id="2327"><net_src comp="2323" pin="1"/><net_sink comp="1803" pin=1"/></net>

<net id="2331"><net_src comp="989" pin="1"/><net_sink comp="2328" pin=0"/></net>

<net id="2332"><net_src comp="2328" pin="1"/><net_sink comp="1832" pin=0"/></net>

<net id="2333"><net_src comp="2328" pin="1"/><net_sink comp="1881" pin=0"/></net>

<net id="2334"><net_src comp="2328" pin="1"/><net_sink comp="1931" pin=0"/></net>

<net id="2338"><net_src comp="1002" pin="1"/><net_sink comp="2335" pin=0"/></net>

<net id="2339"><net_src comp="2335" pin="1"/><net_sink comp="1854" pin=1"/></net>

<net id="2343"><net_src comp="1006" pin="1"/><net_sink comp="2340" pin=0"/></net>

<net id="2344"><net_src comp="2340" pin="1"/><net_sink comp="1838" pin=0"/></net>

<net id="2345"><net_src comp="2340" pin="1"/><net_sink comp="1886" pin=0"/></net>

<net id="2346"><net_src comp="2340" pin="1"/><net_sink comp="1937" pin=0"/></net>

<net id="2350"><net_src comp="1025" pin="2"/><net_sink comp="2347" pin=0"/></net>

<net id="2351"><net_src comp="2347" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="2355"><net_src comp="1037" pin="2"/><net_sink comp="2352" pin=0"/></net>

<net id="2356"><net_src comp="2352" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="2360"><net_src comp="266" pin="3"/><net_sink comp="2357" pin=0"/></net>

<net id="2361"><net_src comp="2357" pin="1"/><net_sink comp="1280" pin=0"/></net>

<net id="2362"><net_src comp="2357" pin="1"/><net_sink comp="1466" pin=0"/></net>

<net id="2363"><net_src comp="2357" pin="1"/><net_sink comp="1557" pin=0"/></net>

<net id="2367"><net_src comp="1078" pin="4"/><net_sink comp="2364" pin=0"/></net>

<net id="2368"><net_src comp="2364" pin="1"/><net_sink comp="1280" pin=1"/></net>

<net id="2372"><net_src comp="1087" pin="2"/><net_sink comp="2369" pin=0"/></net>

<net id="2373"><net_src comp="2369" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="2374"><net_src comp="2369" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="2378"><net_src comp="284" pin="3"/><net_sink comp="2375" pin=0"/></net>

<net id="2379"><net_src comp="2375" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="2383"><net_src comp="1102" pin="2"/><net_sink comp="2380" pin=0"/></net>

<net id="2384"><net_src comp="2380" pin="1"/><net_sink comp="1356" pin=0"/></net>

<net id="2388"><net_src comp="1108" pin="1"/><net_sink comp="2385" pin=0"/></net>

<net id="2389"><net_src comp="2385" pin="1"/><net_sink comp="1179" pin=0"/></net>

<net id="2390"><net_src comp="2385" pin="1"/><net_sink comp="1208" pin=0"/></net>

<net id="2391"><net_src comp="2385" pin="1"/><net_sink comp="1509" pin=0"/></net>

<net id="2392"><net_src comp="2385" pin="1"/><net_sink comp="1524" pin=0"/></net>

<net id="2393"><net_src comp="2385" pin="1"/><net_sink comp="1562" pin=1"/></net>

<net id="2397"><net_src comp="292" pin="3"/><net_sink comp="2394" pin=0"/></net>

<net id="2398"><net_src comp="2394" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="2402"><net_src comp="1122" pin="4"/><net_sink comp="2399" pin=0"/></net>

<net id="2403"><net_src comp="2399" pin="1"/><net_sink comp="1188" pin=1"/></net>

<net id="2407"><net_src comp="1131" pin="4"/><net_sink comp="2404" pin=0"/></net>

<net id="2408"><net_src comp="2404" pin="1"/><net_sink comp="1275" pin=1"/></net>

<net id="2412"><net_src comp="1140" pin="2"/><net_sink comp="2409" pin=0"/></net>

<net id="2416"><net_src comp="1157" pin="1"/><net_sink comp="2413" pin=0"/></net>

<net id="2417"><net_src comp="2413" pin="1"/><net_sink comp="1859" pin=1"/></net>

<net id="2418"><net_src comp="2413" pin="1"/><net_sink comp="1892" pin=1"/></net>

<net id="2422"><net_src comp="300" pin="3"/><net_sink comp="2419" pin=0"/></net>

<net id="2423"><net_src comp="2419" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="2427"><net_src comp="308" pin="3"/><net_sink comp="2424" pin=0"/></net>

<net id="2428"><net_src comp="2424" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="2432"><net_src comp="1193" pin="2"/><net_sink comp="2429" pin=0"/></net>

<net id="2433"><net_src comp="2429" pin="1"/><net_sink comp="1284" pin=0"/></net>

<net id="2437"><net_src comp="316" pin="3"/><net_sink comp="2434" pin=0"/></net>

<net id="2438"><net_src comp="2434" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="2442"><net_src comp="324" pin="3"/><net_sink comp="2439" pin=0"/></net>

<net id="2443"><net_src comp="2439" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="2447"><net_src comp="1221" pin="4"/><net_sink comp="2444" pin=0"/></net>

<net id="2448"><net_src comp="2444" pin="1"/><net_sink comp="1289" pin=0"/></net>

<net id="2452"><net_src comp="1230" pin="1"/><net_sink comp="2449" pin=0"/></net>

<net id="2453"><net_src comp="2449" pin="1"/><net_sink comp="1870" pin=1"/></net>

<net id="2454"><net_src comp="2449" pin="1"/><net_sink comp="1897" pin=1"/></net>

<net id="2458"><net_src comp="1234" pin="4"/><net_sink comp="2455" pin=0"/></net>

<net id="2459"><net_src comp="2455" pin="1"/><net_sink comp="1289" pin=1"/></net>

<net id="2463"><net_src comp="1256" pin="1"/><net_sink comp="2460" pin=0"/></net>

<net id="2464"><net_src comp="2460" pin="1"/><net_sink comp="1881" pin=1"/></net>

<net id="2465"><net_src comp="2460" pin="1"/><net_sink comp="1902" pin=1"/></net>

<net id="2469"><net_src comp="1275" pin="2"/><net_sink comp="2466" pin=0"/></net>

<net id="2470"><net_src comp="2466" pin="1"/><net_sink comp="1293" pin=0"/></net>

<net id="2474"><net_src comp="1314" pin="4"/><net_sink comp="2471" pin=0"/></net>

<net id="2475"><net_src comp="2471" pin="1"/><net_sink comp="1466" pin=1"/></net>

<net id="2479"><net_src comp="1323" pin="2"/><net_sink comp="2476" pin=0"/></net>

<net id="2480"><net_src comp="2476" pin="1"/><net_sink comp="1382" pin=0"/></net>

<net id="2481"><net_src comp="2476" pin="1"/><net_sink comp="1391" pin=0"/></net>

<net id="2485"><net_src comp="340" pin="3"/><net_sink comp="2482" pin=0"/></net>

<net id="2486"><net_src comp="2482" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="2490"><net_src comp="1338" pin="4"/><net_sink comp="2487" pin=0"/></net>

<net id="2491"><net_src comp="2487" pin="1"/><net_sink comp="1400" pin=1"/></net>

<net id="2495"><net_src comp="1347" pin="4"/><net_sink comp="2492" pin=0"/></net>

<net id="2496"><net_src comp="2492" pin="1"/><net_sink comp="1461" pin=1"/></net>

<net id="2500"><net_src comp="1356" pin="2"/><net_sink comp="2497" pin=0"/></net>

<net id="2504"><net_src comp="348" pin="3"/><net_sink comp="2501" pin=0"/></net>

<net id="2505"><net_src comp="2501" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="2509"><net_src comp="356" pin="3"/><net_sink comp="2506" pin=0"/></net>

<net id="2510"><net_src comp="2506" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="2514"><net_src comp="1405" pin="2"/><net_sink comp="2511" pin=0"/></net>

<net id="2515"><net_src comp="2511" pin="1"/><net_sink comp="1470" pin=0"/></net>

<net id="2519"><net_src comp="1411" pin="4"/><net_sink comp="2516" pin=0"/></net>

<net id="2520"><net_src comp="2516" pin="1"/><net_sink comp="1475" pin=0"/></net>

<net id="2524"><net_src comp="1424" pin="4"/><net_sink comp="2521" pin=0"/></net>

<net id="2525"><net_src comp="2521" pin="1"/><net_sink comp="1475" pin=1"/></net>

<net id="2529"><net_src comp="1461" pin="2"/><net_sink comp="2526" pin=0"/></net>

<net id="2530"><net_src comp="2526" pin="1"/><net_sink comp="1479" pin=0"/></net>

<net id="2534"><net_src comp="1509" pin="2"/><net_sink comp="2531" pin=0"/></net>

<net id="2535"><net_src comp="2531" pin="1"/><net_sink comp="1598" pin=0"/></net>

<net id="2536"><net_src comp="2531" pin="1"/><net_sink comp="1616" pin=0"/></net>

<net id="2540"><net_src comp="372" pin="3"/><net_sink comp="2537" pin=0"/></net>

<net id="2541"><net_src comp="2537" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="2545"><net_src comp="1524" pin="2"/><net_sink comp="2542" pin=0"/></net>

<net id="2546"><net_src comp="2542" pin="1"/><net_sink comp="1607" pin=0"/></net>

<net id="2547"><net_src comp="2542" pin="1"/><net_sink comp="1620" pin=0"/></net>

<net id="2551"><net_src comp="380" pin="3"/><net_sink comp="2548" pin=0"/></net>

<net id="2552"><net_src comp="2548" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="2556"><net_src comp="1539" pin="4"/><net_sink comp="2553" pin=0"/></net>

<net id="2557"><net_src comp="2553" pin="1"/><net_sink comp="1624" pin=1"/></net>

<net id="2561"><net_src comp="1548" pin="4"/><net_sink comp="2558" pin=0"/></net>

<net id="2562"><net_src comp="2558" pin="1"/><net_sink comp="1701" pin=1"/></net>

<net id="2566"><net_src comp="1557" pin="2"/><net_sink comp="2563" pin=0"/></net>

<net id="2567"><net_src comp="2563" pin="1"/><net_sink comp="1706" pin=1"/></net>

<net id="2571"><net_src comp="1562" pin="2"/><net_sink comp="2568" pin=0"/></net>

<net id="2572"><net_src comp="2568" pin="1"/><net_sink comp="1726" pin=0"/></net>

<net id="2576"><net_src comp="1566" pin="2"/><net_sink comp="2573" pin=0"/></net>

<net id="2577"><net_src comp="2573" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="2581"><net_src comp="388" pin="3"/><net_sink comp="2578" pin=0"/></net>

<net id="2582"><net_src comp="2578" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="2586"><net_src comp="396" pin="3"/><net_sink comp="2583" pin=0"/></net>

<net id="2587"><net_src comp="2583" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="2591"><net_src comp="1616" pin="2"/><net_sink comp="2588" pin=0"/></net>

<net id="2592"><net_src comp="2588" pin="1"/><net_sink comp="1661" pin=0"/></net>

<net id="2596"><net_src comp="1620" pin="2"/><net_sink comp="2593" pin=0"/></net>

<net id="2597"><net_src comp="2593" pin="1"/><net_sink comp="1665" pin=0"/></net>

<net id="2601"><net_src comp="1629" pin="2"/><net_sink comp="2598" pin=0"/></net>

<net id="2602"><net_src comp="2598" pin="1"/><net_sink comp="1706" pin=0"/></net>

<net id="2606"><net_src comp="1639" pin="4"/><net_sink comp="2603" pin=0"/></net>

<net id="2607"><net_src comp="2603" pin="1"/><net_sink comp="1710" pin=0"/></net>

<net id="2611"><net_src comp="1652" pin="4"/><net_sink comp="2608" pin=0"/></net>

<net id="2612"><net_src comp="2608" pin="1"/><net_sink comp="1710" pin=1"/></net>

<net id="2616"><net_src comp="404" pin="3"/><net_sink comp="2613" pin=0"/></net>

<net id="2617"><net_src comp="2613" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="2621"><net_src comp="412" pin="3"/><net_sink comp="2618" pin=0"/></net>

<net id="2622"><net_src comp="2618" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="2626"><net_src comp="1701" pin="2"/><net_sink comp="2623" pin=0"/></net>

<net id="2627"><net_src comp="2623" pin="1"/><net_sink comp="1714" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {10 14 17 21 }
	Port: bias | {}
	Port: kernel_0 | {}
 - Input state : 
	Port: depthwise_conv2d_fix.2 : input_height | {1 }
	Port: depthwise_conv2d_fix.2 : input_width | {1 }
	Port: depthwise_conv2d_fix.2 : input_r | {4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
	Port: depthwise_conv2d_fix.2 : output_height | {1 }
	Port: depthwise_conv2d_fix.2 : output_width | {1 }
	Port: depthwise_conv2d_fix.2 : bias | {9 10 }
	Port: depthwise_conv2d_fix.2 : kernel_0 | {4 5 6 7 8 9 }
  - Chain level:
	State 1
		zext_ln36_1 : 1
	State 2
		add_ln19 : 1
		add_ln19_98 : 1
		icmp_ln19 : 1
		out_d : 1
		br_ln19 : 2
		zext_ln23 : 1
		bias_addr : 2
		zext_ln28_1 : 1
		trunc_ln28 : 1
		shl_ln : 2
		zext_ln28_2 : 3
		add_ln28 : 4
		zext_ln28_3 : 5
		kernel_0_addr : 6
		add_ln28_1 : 5
		zext_ln28_4 : 6
		kernel_0_addr_1 : 7
		add_ln28_2 : 5
		zext_ln28_5 : 6
		kernel_0_addr_2 : 7
		add_ln28_3 : 5
		zext_ln28_6 : 6
		kernel_0_addr_3 : 7
		add_ln28_4 : 5
		zext_ln28_7 : 6
		kernel_0_addr_4 : 7
		add_ln28_5 : 5
		zext_ln28_8 : 6
		kernel_0_addr_5 : 7
		add_ln28_6 : 5
		zext_ln28_9 : 6
		kernel_0_addr_6 : 7
		add_ln28_7 : 5
		zext_ln28_10 : 6
		kernel_0_addr_7 : 7
		add_ln28_8 : 5
		zext_ln28_11 : 6
		kernel_0_addr_8 : 7
	State 3
		icmp_ln20 : 1
		out_h : 1
		br_ln20 : 2
		zext_ln28_3_cast : 1
		tmp_0_0_0 : 2
		tmp_0_0_0_cast_cast : 3
		tmp5_0_0_0 : 4
		tmp5_0_0_0_cast : 5
		tmp_0_1_0 : 3
		tmp_0_1_0_cast_cast : 4
		tmp5_0_1_0 : 5
		tmp5_0_1_0_cast : 6
		tmp_0_2_0 : 3
		tmp_0_2_0_cast_cast : 4
		tmp5_0_2_0 : 5
		tmp5_0_2_0_cast : 6
		tmp6_0 : 2
		tmp6_0_cast_cast : 3
		tmp7_0 : 4
		tmp7_0_cast : 5
	State 4
		icmp_ln21 : 1
		br_ln21 : 2
		zext_ln28_12 : 1
		add_ln28_9 : 2
		zext_ln28_13 : 3
		input_addr : 4
		input_load : 5
	State 5
		add_ln28_10 : 1
		zext_ln28_15 : 2
		input_addr_239 : 3
		input_load_194 : 4
		add_ln28_11 : 1
		zext_ln28_17 : 2
		input_addr_240 : 3
		input_load_195 : 4
	State 6
		zext_ln28_18 : 1
		input_addr_241 : 2
		input_load_196 : 3
		zext_ln28_19 : 1
		input_addr_242 : 2
		input_load_197 : 3
	State 7
		zext_ln28_20 : 1
		input_addr_243 : 2
		input_load_198 : 3
		zext_ln28_21 : 1
		input_addr_244 : 2
		input_load_199 : 3
	State 8
		zext_ln28_22 : 1
		input_addr_245 : 2
		input_load_200 : 3
		zext_ln28_23 : 1
		input_addr_246 : 2
		input_load_201 : 3
	State 9
		mul_ln28 : 1
		trunc_ln : 2
		mul_ln28_1 : 1
		trunc_ln28_s : 2
		mul_ln28_2 : 1
		trunc_ln28_1 : 2
		mul_ln28_3 : 1
		trunc_ln28_2 : 2
		mul_ln28_4 : 1
		trunc_ln28_3 : 2
		mul_ln28_5 : 1
		trunc_ln28_4 : 2
		mul_ln28_6 : 1
		trunc_ln28_5 : 2
		sext_ln28_14 : 1
		sext_ln28_15 : 1
		mul_ln28_7 : 2
		trunc_ln28_6 : 3
		sext_ln28_16 : 1
		sext_ln28_17 : 1
		mul_ln28_8 : 2
		trunc_ln28_7 : 3
		add_ln28_19 : 3
		add_ln28_20 : 4
		add_ln28_23 : 4
		add_ln28_24 : 5
	State 10
		add_ln28_18 : 1
		add_ln28_21 : 2
		add_ln28_25 : 1
		add_ln28_26 : 3
		zext_ln36_2 : 1
		output_addr : 2
		store_ln36 : 4
		trunc_ln28_8 : 1
		add_ln28_28 : 1
		zext_ln28_24 : 2
		input_addr_247 : 3
		input_load_202 : 4
		add_ln28_29 : 1
		zext_ln28_26 : 2
		input_addr_248 : 3
		input_load_203 : 4
		trunc_ln28_11 : 1
		trunc_ln28_14 : 1
	State 11
		sext_ln28_18 : 1
		mul_ln28_10 : 2
		trunc_ln28_9 : 3
		sext_ln28_19 : 1
		mul_ln28_11 : 2
		trunc_ln28_10 : 3
		zext_ln28_27 : 1
		input_addr_249 : 2
		input_load_204 : 3
		zext_ln28_28 : 1
		input_addr_250 : 2
		input_load_205 : 3
		add_ln28_35 : 4
		add_ln28_36 : 5
	State 12
		zext_ln28_29 : 1
		input_addr_251 : 2
		input_load_206 : 3
		zext_ln28_30 : 1
		input_addr_252 : 2
		input_load_207 : 3
	State 13
		mul_ln28_13 : 1
		trunc_ln28_12 : 2
		mul_ln28_14 : 1
		trunc_ln28_13 : 2
		sext_ln28_22 : 1
		mul_ln28_16 : 2
		trunc_ln28_15 : 3
		sext_ln28_23 : 1
		mul_ln28_17 : 2
		trunc_ln28_16 : 3
		add_ln28_39 : 4
		add_ln28_40 : 5
	State 14
		add_ln28_37 : 1
		add_ln28_41 : 1
		add_ln28_42 : 2
		zext_ln36_3 : 1
		output_addr_182 : 2
		store_ln36 : 3
		trunc_ln28_17 : 1
		add_ln28_44 : 1
		zext_ln28_31 : 2
		input_addr_253 : 3
		input_load_208 : 4
		trunc_ln28_20 : 1
		trunc_ln28_23 : 1
	State 15
		trunc_ln28_18 : 1
		sext_ln28_24 : 1
		mul_ln28_20 : 2
		trunc_ln28_19 : 3
		zext_ln28_32 : 1
		input_addr_254 : 2
		input_load_209 : 3
		zext_ln28_33 : 1
		input_addr_255 : 2
		input_load_210 : 3
		add_ln28_48 : 4
		add_ln28_49 : 5
	State 16
		trunc_ln28_21 : 1
		sext_ln28_25 : 1
		mul_ln28_23 : 2
		trunc_ln28_22 : 3
		trunc_ln28_24 : 1
		sext_ln28_26 : 1
		mul_ln28_26 : 2
		trunc_ln28_25 : 3
		add_ln28_52 : 4
		add_ln28_53 : 5
	State 17
		add_ln28_50 : 1
		add_ln28_54 : 1
		add_ln28_55 : 2
		zext_ln36_4 : 1
		output_addr_183 : 2
		store_ln36 : 3
		trunc_ln28_26 : 1
		add_ln28_57 : 1
		zext_ln28_34 : 2
		input_addr_256 : 3
		input_load_211 : 4
		add_ln28_59 : 1
		zext_ln28_35 : 2
		input_addr_257 : 3
		input_load_212 : 4
		trunc_ln28_29 : 1
		trunc_ln28_32 : 1
		add_ln28_64 : 2
	State 18
		sext_ln28_27 : 1
		mul_ln28_28 : 2
		trunc_ln28_27 : 3
		sext_ln28_28 : 1
		mul_ln28_29 : 2
		trunc_ln28_28 : 3
		zext_ln28_36 : 1
		input_addr_258 : 2
		input_load_213 : 3
		zext_ln28_37 : 1
		input_addr_259 : 2
		input_load_214 : 3
		add_ln28_65 : 4
		add_ln28_66 : 5
	State 19
		sext_ln28_29 : 1
		mul_ln28_31 : 2
		trunc_ln28_30 : 3
		sext_ln28_30 : 1
		mul_ln28_32 : 2
		trunc_ln28_31 : 3
		input_addr_260 : 1
		input_load_215 : 2
		input_addr_261 : 1
		input_load_216 : 2
	State 20
		sext_ln28_31 : 1
		mul_ln28_34 : 2
		trunc_ln28_33 : 3
		sext_ln28_32 : 1
		mul_ln28_35 : 2
		trunc_ln28_34 : 3
		add_ln28_69 : 4
		add_ln28_70 : 5
	State 21
		add_ln28_71 : 1
		add_ln28_72 : 2
		output_addr_184 : 1
		store_ln36 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln19_fu_523        |    0    |    0    |    15   |
|          |       add_ln19_98_fu_528      |    0    |    0    |    15   |
|          |          out_d_fu_539         |    0    |    0    |    15   |
|          |        add_ln28_fu_570        |    0    |    0    |    15   |
|          |       add_ln28_1_fu_581       |    0    |    0    |    15   |
|          |       add_ln28_2_fu_592       |    0    |    0    |    15   |
|          |       add_ln28_3_fu_603       |    0    |    0    |    15   |
|          |       add_ln28_4_fu_614       |    0    |    0    |    15   |
|          |       add_ln28_5_fu_625       |    0    |    0    |    15   |
|          |       add_ln28_6_fu_636       |    0    |    0    |    15   |
|          |       add_ln28_7_fu_647       |    0    |    0    |    15   |
|          |       add_ln28_8_fu_658       |    0    |    0    |    15   |
|          |          out_h_fu_674         |    0    |    0    |    15   |
|          |        tmp_0_0_0_fu_684       |    0    |    0    |    15   |
|          |        tmp_0_1_0_fu_703       |    0    |    0    |    15   |
|          |        tmp_0_2_0_fu_722       |    0    |    0    |    15   |
|          |         tmp6_0_fu_741         |    0    |    0    |    15   |
|          |       add_ln28_9_fu_769       |    0    |    0    |    23   |
|          |       add_ln28_10_fu_789      |    0    |    0    |    23   |
|          |       add_ln28_11_fu_809      |    0    |    0    |    23   |
|          |       add_ln28_12_fu_824      |    0    |    0    |    23   |
|          |       add_ln28_13_fu_833      |    0    |    0    |    23   |
|          |       add_ln28_14_fu_842      |    0    |    0    |    23   |
|          |       add_ln28_15_fu_851      |    0    |    0    |    23   |
|          |       add_ln28_16_fu_860      |    0    |    0    |    23   |
|          |       add_ln28_17_fu_869      |    0    |    0    |    23   |
|          |      add_ln28_19_fu_1019      |    0    |    0    |    22   |
|          |      add_ln28_20_fu_1025      |    0    |    0    |    22   |
|          |      add_ln28_23_fu_1031      |    0    |    0    |    22   |
|          |      add_ln28_24_fu_1037      |    0    |    0    |    22   |
|          |      add_ln28_18_fu_1043      |    0    |    0    |    23   |
|          |      add_ln28_21_fu_1048      |    0    |    0    |    22   |
|          |      add_ln28_22_fu_1053      |    0    |    0    |    22   |
|          |      add_ln28_25_fu_1057      |    0    |    0    |    22   |
|          |      add_ln28_26_fu_1062      |    0    |    0    |    22   |
|          |        add_ln36_fu_1069       |    0    |    0    |    23   |
|          |      add_ln28_27_fu_1087      |    0    |    0    |    23   |
|          |      add_ln28_28_fu_1092      |    0    |    0    |    24   |
|          |      add_ln28_29_fu_1112      |    0    |    0    |    23   |
|          |      add_ln28_30_fu_1170      |    0    |    0    |    24   |
|          |      add_ln28_31_fu_1179      |    0    |    0    |    23   |
|          |      add_ln28_35_fu_1188      |    0    |    0    |    22   |
|    add   |      add_ln28_36_fu_1193      |    0    |    0    |    22   |
|          |      add_ln28_32_fu_1199      |    0    |    0    |    24   |
|          |      add_ln28_33_fu_1208      |    0    |    0    |    23   |
|          |      add_ln28_39_fu_1269      |    0    |    0    |    22   |
|          |      add_ln28_40_fu_1275      |    0    |    0    |    22   |
|          |      add_ln28_34_fu_1280      |    0    |    0    |    23   |
|          |      add_ln28_37_fu_1284      |    0    |    0    |    22   |
|          |      add_ln28_38_fu_1289      |    0    |    0    |    22   |
|          |      add_ln28_41_fu_1293      |    0    |    0    |    22   |
|          |      add_ln28_42_fu_1298      |    0    |    0    |    22   |
|          |       add_ln36_1_fu_1305      |    0    |    0    |    23   |
|          |      add_ln28_43_fu_1323      |    0    |    0    |    23   |
|          |      add_ln28_44_fu_1328      |    0    |    0    |    24   |
|          |      add_ln28_45_fu_1382      |    0    |    0    |    24   |
|          |      add_ln28_46_fu_1391      |    0    |    0    |    24   |
|          |      add_ln28_48_fu_1400      |    0    |    0    |    22   |
|          |      add_ln28_49_fu_1405      |    0    |    0    |    22   |
|          |      add_ln28_52_fu_1455      |    0    |    0    |    22   |
|          |      add_ln28_53_fu_1461      |    0    |    0    |    22   |
|          |      add_ln28_47_fu_1466      |    0    |    0    |    23   |
|          |      add_ln28_50_fu_1470      |    0    |    0    |    22   |
|          |      add_ln28_51_fu_1475      |    0    |    0    |    22   |
|          |      add_ln28_54_fu_1479      |    0    |    0    |    22   |
|          |      add_ln28_55_fu_1484      |    0    |    0    |    22   |
|          |       add_ln36_2_fu_1491      |    0    |    0    |    23   |
|          |      add_ln28_56_fu_1509      |    0    |    0    |    23   |
|          |      add_ln28_57_fu_1514      |    0    |    0    |    24   |
|          |      add_ln28_58_fu_1524      |    0    |    0    |    23   |
|          |      add_ln28_59_fu_1529      |    0    |    0    |    24   |
|          |      add_ln28_64_fu_1557      |    0    |    0    |    23   |
|          |       add_ln36_3_fu_1562      |    0    |    0    |    23   |
|          |        add_ln21_fu_1566       |    0    |    0    |    23   |
|          |      add_ln28_60_fu_1598      |    0    |    0    |    24   |
|          |      add_ln28_61_fu_1607      |    0    |    0    |    24   |
|          |      add_ln28_62_fu_1616      |    0    |    0    |    24   |
|          |      add_ln28_63_fu_1620      |    0    |    0    |    24   |
|          |      add_ln28_65_fu_1624      |    0    |    0    |    22   |
|          |      add_ln28_66_fu_1629      |    0    |    0    |    22   |
|          |      add_ln28_69_fu_1695      |    0    |    0    |    22   |
|          |      add_ln28_70_fu_1701      |    0    |    0    |    22   |
|          |      add_ln28_67_fu_1706      |    0    |    0    |    22   |
|          |      add_ln28_68_fu_1710      |    0    |    0    |    22   |
|          |      add_ln28_71_fu_1714      |    0    |    0    |    22   |
|          |      add_ln28_72_fu_1719      |    0    |    0    |    22   |
|----------|-------------------------------|---------|---------|---------|
|          |       tmp5_0_0_0_fu_694       |    0    |    0    |    51   |
|          |       tmp5_0_1_0_fu_713       |    0    |    0    |    51   |
|          |       tmp5_0_2_0_fu_732       |    0    |    0    |    51   |
|          |         tmp7_0_fu_751         |    0    |    0    |    51   |
|          |        mul_ln28_fu_1730       |    1    |    0    |    0    |
|          |       mul_ln28_1_fu_1737      |    1    |    0    |    0    |
|          |       mul_ln28_2_fu_1744      |    1    |    0    |    0    |
|          |       mul_ln28_3_fu_1751      |    1    |    0    |    0    |
|          |       mul_ln28_4_fu_1758      |    1    |    0    |    0    |
|          |       mul_ln28_5_fu_1765      |    1    |    0    |    0    |
|          |       mul_ln28_6_fu_1772      |    1    |    0    |    0    |
|          |       mul_ln28_7_fu_1779      |    1    |    0    |    0    |
|          |       mul_ln28_8_fu_1786      |    1    |    0    |    0    |
|          |       mul_ln28_9_fu_1793      |    1    |    0    |    0    |
|          |      mul_ln28_12_fu_1798      |    1    |    0    |    0    |
|          |      mul_ln28_15_fu_1803      |    1    |    0    |    0    |
|          |      mul_ln28_10_fu_1808      |    1    |    0    |    0    |
|          |      mul_ln28_11_fu_1814      |    1    |    0    |    0    |
|          |      mul_ln28_13_fu_1820      |    1    |    0    |    0    |
|    mul   |      mul_ln28_14_fu_1826      |    1    |    0    |    0    |
|          |      mul_ln28_16_fu_1832      |    1    |    0    |    0    |
|          |      mul_ln28_17_fu_1838      |    1    |    0    |    0    |
|          |      mul_ln28_18_fu_1844      |    1    |    0    |    0    |
|          |      mul_ln28_21_fu_1849      |    1    |    0    |    0    |
|          |      mul_ln28_24_fu_1854      |    1    |    0    |    0    |
|          |      mul_ln28_19_fu_1859      |    1    |    0    |    0    |
|          |      mul_ln28_20_fu_1864      |    1    |    0    |    0    |
|          |      mul_ln28_22_fu_1870      |    1    |    0    |    0    |
|          |      mul_ln28_23_fu_1875      |    1    |    0    |    0    |
|          |      mul_ln28_25_fu_1881      |    1    |    0    |    0    |
|          |      mul_ln28_26_fu_1886      |    1    |    0    |    0    |
|          |      mul_ln28_27_fu_1892      |    1    |    0    |    0    |
|          |      mul_ln28_30_fu_1897      |    1    |    0    |    0    |
|          |      mul_ln28_33_fu_1902      |    1    |    0    |    0    |
|          |      mul_ln28_28_fu_1907      |    1    |    0    |    0    |
|          |      mul_ln28_29_fu_1913      |    1    |    0    |    0    |
|          |      mul_ln28_31_fu_1919      |    1    |    0    |    0    |
|          |      mul_ln28_32_fu_1925      |    1    |    0    |    0    |
|          |      mul_ln28_34_fu_1931      |    1    |    0    |    0    |
|          |      mul_ln28_35_fu_1937      |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        icmp_ln19_fu_533       |    0    |    0    |    11   |
|          |        icmp_ln20_fu_669       |    0    |    0    |    11   |
|   icmp   |        icmp_ln21_fu_760       |    0    |    0    |    13   |
|          |       icmp_ln21_1_fu_819      |    0    |    0    |    13   |
|          |      icmp_ln21_2_fu_1140      |    0    |    0    |    13   |
|          |      icmp_ln21_3_fu_1356      |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|          |  output_width_read_read_fu_82 |    0    |    0    |    0    |
|   read   | output_height_read_read_fu_88 |    0    |    0    |    0    |
|          |  input_width_read_read_fu_94  |    0    |    0    |    0    |
|          | input_height_read_read_fu_100 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |    input_width_cast_fu_495    |    0    |    0    |    0    |
|          |        sext_ln28_fu_878       |    0    |    0    |    0    |
|          |       sext_ln28_1_fu_882      |    0    |    0    |    0    |
|          |       sext_ln28_2_fu_894      |    0    |    0    |    0    |
|          |       sext_ln28_3_fu_898      |    0    |    0    |    0    |
|          |       sext_ln28_4_fu_910      |    0    |    0    |    0    |
|          |       sext_ln28_5_fu_913      |    0    |    0    |    0    |
|          |       sext_ln28_6_fu_925      |    0    |    0    |    0    |
|          |       sext_ln28_7_fu_928      |    0    |    0    |    0    |
|          |       sext_ln28_8_fu_940      |    0    |    0    |    0    |
|          |       sext_ln28_9_fu_943      |    0    |    0    |    0    |
|          |      sext_ln28_10_fu_955      |    0    |    0    |    0    |
|          |      sext_ln28_11_fu_958      |    0    |    0    |    0    |
|          |      sext_ln28_12_fu_970      |    0    |    0    |    0    |
|          |      sext_ln28_13_fu_973      |    0    |    0    |    0    |
|          |      sext_ln28_14_fu_985      |    0    |    0    |    0    |
|   sext   |      sext_ln28_15_fu_989      |    0    |    0    |    0    |
|          |      sext_ln28_16_fu_1002     |    0    |    0    |    0    |
|          |      sext_ln28_17_fu_1006     |    0    |    0    |    0    |
|          |      sext_ln28_18_fu_1144     |    0    |    0    |    0    |
|          |      sext_ln28_19_fu_1157     |    0    |    0    |    0    |
|          |      sext_ln28_20_fu_1217     |    0    |    0    |    0    |
|          |      sext_ln28_21_fu_1230     |    0    |    0    |    0    |
|          |      sext_ln28_22_fu_1243     |    0    |    0    |    0    |
|          |      sext_ln28_23_fu_1256     |    0    |    0    |    0    |
|          |      sext_ln28_24_fu_1369     |    0    |    0    |    0    |
|          |      sext_ln28_25_fu_1420     |    0    |    0    |    0    |
|          |      sext_ln28_26_fu_1442     |    0    |    0    |    0    |
|          |      sext_ln28_27_fu_1572     |    0    |    0    |    0    |
|          |      sext_ln28_28_fu_1585     |    0    |    0    |    0    |
|          |      sext_ln28_29_fu_1635     |    0    |    0    |    0    |
|          |      sext_ln28_30_fu_1648     |    0    |    0    |    0    |
|          |      sext_ln28_31_fu_1669     |    0    |    0    |    0    |
|          |      sext_ln28_32_fu_1682     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |    output_width_cast_fu_499   |    0    |    0    |    0    |
|          |        zext_ln28_fu_503       |    0    |    0    |    0    |
|          |       zext_ln36_1_fu_507      |    0    |    0    |    0    |
|          |        zext_ln36_fu_511       |    0    |    0    |    0    |
|          |  zext_ln36_1_cast_cas_fu_515  |    0    |    0    |    0    |
|          |        zext_ln23_fu_545       |    0    |    0    |    0    |
|          |       zext_ln28_1_fu_550      |    0    |    0    |    0    |
|          |       zext_ln28_2_fu_566      |    0    |    0    |    0    |
|          |       zext_ln28_3_fu_576      |    0    |    0    |    0    |
|          |       zext_ln28_4_fu_587      |    0    |    0    |    0    |
|          |       zext_ln28_5_fu_598      |    0    |    0    |    0    |
|          |       zext_ln28_6_fu_609      |    0    |    0    |    0    |
|          |       zext_ln28_7_fu_620      |    0    |    0    |    0    |
|          |       zext_ln28_8_fu_631      |    0    |    0    |    0    |
|          |       zext_ln28_9_fu_642      |    0    |    0    |    0    |
|          |      zext_ln28_10_fu_653      |    0    |    0    |    0    |
|          |      zext_ln28_11_fu_664      |    0    |    0    |    0    |
|          |    zext_ln28_3_cast_fu_680    |    0    |    0    |    0    |
|          |   tmp_0_0_0_cast_cast_fu_690  |    0    |    0    |    0    |
|          |     tmp5_0_0_0_cast_fu_699    |    0    |    0    |    0    |
|          |   tmp_0_1_0_cast_cast_fu_709  |    0    |    0    |    0    |
|          |     tmp5_0_1_0_cast_fu_718    |    0    |    0    |    0    |
|          |   tmp_0_2_0_cast_cast_fu_728  |    0    |    0    |    0    |
|          |     tmp5_0_2_0_cast_fu_737    |    0    |    0    |    0    |
|          |    tmp6_0_cast_cast_fu_747    |    0    |    0    |    0    |
|          |       tmp7_0_cast_fu_756      |    0    |    0    |    0    |
|          |      zext_ln28_12_fu_765      |    0    |    0    |    0    |
|          |      zext_ln28_13_fu_774      |    0    |    0    |    0    |
|   zext   |      zext_ln28_14_fu_785      |    0    |    0    |    0    |
|          |      zext_ln28_15_fu_794      |    0    |    0    |    0    |
|          |      zext_ln28_16_fu_805      |    0    |    0    |    0    |
|          |      zext_ln28_17_fu_814      |    0    |    0    |    0    |
|          |      zext_ln28_18_fu_828      |    0    |    0    |    0    |
|          |      zext_ln28_19_fu_837      |    0    |    0    |    0    |
|          |      zext_ln28_20_fu_846      |    0    |    0    |    0    |
|          |      zext_ln28_21_fu_855      |    0    |    0    |    0    |
|          |      zext_ln28_22_fu_864      |    0    |    0    |    0    |
|          |      zext_ln28_23_fu_873      |    0    |    0    |    0    |
|          |      zext_ln36_2_fu_1073      |    0    |    0    |    0    |
|          |      zext_ln28_24_fu_1097     |    0    |    0    |    0    |
|          |      zext_ln28_25_fu_1108     |    0    |    0    |    0    |
|          |      zext_ln28_26_fu_1117     |    0    |    0    |    0    |
|          |      zext_ln28_27_fu_1174     |    0    |    0    |    0    |
|          |      zext_ln28_28_fu_1183     |    0    |    0    |    0    |
|          |      zext_ln28_29_fu_1203     |    0    |    0    |    0    |
|          |      zext_ln28_30_fu_1212     |    0    |    0    |    0    |
|          |      zext_ln36_3_fu_1309      |    0    |    0    |    0    |
|          |      zext_ln28_31_fu_1333     |    0    |    0    |    0    |
|          |      zext_ln28_32_fu_1386     |    0    |    0    |    0    |
|          |      zext_ln28_33_fu_1395     |    0    |    0    |    0    |
|          |      zext_ln36_4_fu_1495      |    0    |    0    |    0    |
|          |      zext_ln28_34_fu_1519     |    0    |    0    |    0    |
|          |      zext_ln28_35_fu_1534     |    0    |    0    |    0    |
|          |      zext_ln28_36_fu_1602     |    0    |    0    |    0    |
|          |      zext_ln28_37_fu_1611     |    0    |    0    |    0    |
|          |      zext_ln28_38_fu_1661     |    0    |    0    |    0    |
|          |      zext_ln28_39_fu_1665     |    0    |    0    |    0    |
|          |      zext_ln36_5_fu_1726      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |          empty_fu_519         |    0    |    0    |    0    |
|          |       trunc_ln28_fu_554       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|         shl_ln_fu_558         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         or_ln28_fu_779        |    0    |    0    |    0    |
|    or    |        or_ln28_1_fu_799       |    0    |    0    |    0    |
|          |       or_ln28_2_fu_1102       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        trunc_ln_fu_885        |    0    |    0    |    0    |
|          |      trunc_ln28_s_fu_901      |    0    |    0    |    0    |
|          |      trunc_ln28_1_fu_916      |    0    |    0    |    0    |
|          |      trunc_ln28_2_fu_931      |    0    |    0    |    0    |
|          |      trunc_ln28_3_fu_946      |    0    |    0    |    0    |
|          |      trunc_ln28_4_fu_961      |    0    |    0    |    0    |
|          |      trunc_ln28_5_fu_976      |    0    |    0    |    0    |
|          |      trunc_ln28_6_fu_993      |    0    |    0    |    0    |
|          |      trunc_ln28_7_fu_1010     |    0    |    0    |    0    |
|          |      trunc_ln28_8_fu_1078     |    0    |    0    |    0    |
|          |     trunc_ln28_11_fu_1122     |    0    |    0    |    0    |
|          |     trunc_ln28_14_fu_1131     |    0    |    0    |    0    |
|          |      trunc_ln28_9_fu_1148     |    0    |    0    |    0    |
|          |     trunc_ln28_10_fu_1161     |    0    |    0    |    0    |
|          |     trunc_ln28_12_fu_1221     |    0    |    0    |    0    |
|          |     trunc_ln28_13_fu_1234     |    0    |    0    |    0    |
|          |     trunc_ln28_15_fu_1247     |    0    |    0    |    0    |
|partselect|     trunc_ln28_16_fu_1260     |    0    |    0    |    0    |
|          |     trunc_ln28_17_fu_1314     |    0    |    0    |    0    |
|          |     trunc_ln28_20_fu_1338     |    0    |    0    |    0    |
|          |     trunc_ln28_23_fu_1347     |    0    |    0    |    0    |
|          |     trunc_ln28_18_fu_1360     |    0    |    0    |    0    |
|          |     trunc_ln28_19_fu_1373     |    0    |    0    |    0    |
|          |     trunc_ln28_21_fu_1411     |    0    |    0    |    0    |
|          |     trunc_ln28_22_fu_1424     |    0    |    0    |    0    |
|          |     trunc_ln28_24_fu_1433     |    0    |    0    |    0    |
|          |     trunc_ln28_25_fu_1446     |    0    |    0    |    0    |
|          |     trunc_ln28_26_fu_1500     |    0    |    0    |    0    |
|          |     trunc_ln28_29_fu_1539     |    0    |    0    |    0    |
|          |     trunc_ln28_32_fu_1548     |    0    |    0    |    0    |
|          |     trunc_ln28_27_fu_1576     |    0    |    0    |    0    |
|          |     trunc_ln28_28_fu_1589     |    0    |    0    |    0    |
|          |     trunc_ln28_30_fu_1639     |    0    |    0    |    0    |
|          |     trunc_ln28_31_fu_1652     |    0    |    0    |    0    |
|          |     trunc_ln28_33_fu_1673     |    0    |    0    |    0    |
|          |     trunc_ln28_34_fu_1686     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    36   |    0    |   2100  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     add_ln19_98_reg_1983    |    9   |
|      add_ln19_reg_1978      |    9   |
|      add_ln21_reg_2573      |   16   |
|     add_ln28_20_reg_2347    |   16   |
|     add_ln28_24_reg_2352    |   16   |
|     add_ln28_27_reg_2369    |   17   |
|     add_ln28_36_reg_2429    |   16   |
|     add_ln28_40_reg_2466    |   16   |
|     add_ln28_43_reg_2476    |   17   |
|     add_ln28_49_reg_2511    |   16   |
|     add_ln28_53_reg_2526    |   16   |
|     add_ln28_56_reg_2531    |   17   |
|     add_ln28_58_reg_2542    |   17   |
|     add_ln28_62_reg_2588    |   17   |
|     add_ln28_63_reg_2593    |   17   |
|     add_ln28_64_reg_2563    |   16   |
|     add_ln28_66_reg_2598    |   16   |
|     add_ln28_70_reg_2623    |   16   |
|     add_ln36_3_reg_2568     |   17   |
|      bias_addr_reg_1996     |    4   |
|      bias_load_reg_2357     |   16   |
|        empty_reg_1973       |    5   |
|     icmp_ln21_1_reg_2150    |    1   |
|     icmp_ln21_2_reg_2409    |    1   |
|     icmp_ln21_3_reg_2497    |    1   |
|      icmp_ln21_reg_2098     |    1   |
|   input_addr_239_reg_2127   |   14   |
|   input_addr_240_reg_2145   |   14   |
|   input_addr_241_reg_2169   |   14   |
|   input_addr_242_reg_2174   |   14   |
|   input_addr_243_reg_2199   |   14   |
|   input_addr_244_reg_2204   |   14   |
|   input_addr_245_reg_2229   |   14   |
|   input_addr_246_reg_2234   |   14   |
|   input_addr_247_reg_2375   |   14   |
|   input_addr_248_reg_2394   |   14   |
|   input_addr_249_reg_2419   |   14   |
|   input_addr_250_reg_2424   |   14   |
|   input_addr_251_reg_2434   |   14   |
|   input_addr_252_reg_2439   |   14   |
|   input_addr_253_reg_2482   |   14   |
|   input_addr_254_reg_2501   |   14   |
|   input_addr_255_reg_2506   |   14   |
|   input_addr_256_reg_2537   |   14   |
|   input_addr_257_reg_2548   |   14   |
|   input_addr_258_reg_2578   |   14   |
|   input_addr_259_reg_2583   |   14   |
|   input_addr_260_reg_2613   |   14   |
|   input_addr_261_reg_2618   |   14   |
|     input_addr_reg_2109     |   14   |
|   input_load_195_reg_2159   |   16   |
|   input_load_196_reg_2179   |   16   |
|   input_load_197_reg_2189   |   16   |
|   input_load_198_reg_2209   |   16   |
|   input_load_199_reg_2219   |   16   |
|   kernel_0_addr_1_reg_2006  |    8   |
|   kernel_0_addr_2_reg_2011  |    8   |
|   kernel_0_addr_3_reg_2016  |    8   |
|   kernel_0_addr_4_reg_2021  |    8   |
|   kernel_0_addr_5_reg_2026  |    8   |
|   kernel_0_addr_6_reg_2031  |    8   |
|   kernel_0_addr_7_reg_2036  |    8   |
|   kernel_0_addr_8_reg_2041  |    8   |
|    kernel_0_addr_reg_2001   |    8   |
|   kernel_0_load_1_reg_2154  |   16   |
|   kernel_0_load_2_reg_2164  |   16   |
|   kernel_0_load_3_reg_2184  |   16   |
|   kernel_0_load_4_reg_2194  |   16   |
|   kernel_0_load_5_reg_2214  |   16   |
|   kernel_0_load_6_reg_2224  |   16   |
|    kernel_0_load_reg_2114   |   16   |
|      or_ln28_1_reg_2132     |   16   |
|      or_ln28_2_reg_2380     |   16   |
|       out_d_0_reg_428       |    5   |
|        out_d_reg_1991       |    5   |
|       out_h_0_reg_463       |    5   |
|        out_h_reg_2049       |    5   |
|      out_w_0_0_reg_474      |   16   |
|  output_width_cast_reg_1943 |   16   |
|       phi_mul2_reg_451      |    9   |
|       phi_mul_reg_439       |    9   |
|           reg_486           |   16   |
|           reg_491           |   16   |
|    sext_ln28_10_reg_2299    |   30   |
|    sext_ln28_11_reg_2304    |   30   |
|    sext_ln28_13_reg_2316    |   30   |
|    sext_ln28_14_reg_2323    |   30   |
|    sext_ln28_15_reg_2328    |   30   |
|    sext_ln28_16_reg_2335    |   30   |
|    sext_ln28_17_reg_2340    |   30   |
|    sext_ln28_19_reg_2413    |   30   |
|     sext_ln28_1_reg_2239    |   30   |
|    sext_ln28_21_reg_2449    |   30   |
|    sext_ln28_23_reg_2460    |   30   |
|     sext_ln28_2_reg_2251    |   30   |
|     sext_ln28_3_reg_2256    |   30   |
|     sext_ln28_4_reg_2263    |   30   |
|     sext_ln28_5_reg_2268    |   30   |
|     sext_ln28_7_reg_2275    |   30   |
|     sext_ln28_8_reg_2282    |   30   |
|     sext_ln28_9_reg_2287    |   30   |
|   tmp5_0_0_0_cast_reg_2054  |   17   |
|   tmp5_0_1_0_cast_reg_2066  |   17   |
|   tmp5_0_2_0_cast_reg_2078  |   17   |
|     tmp7_0_cast_reg_2090    |   17   |
|    trunc_ln28_11_reg_2399   |   16   |
|    trunc_ln28_12_reg_2444   |   16   |
|    trunc_ln28_13_reg_2455   |   16   |
|    trunc_ln28_14_reg_2404   |   16   |
|    trunc_ln28_17_reg_2471   |   16   |
|    trunc_ln28_20_reg_2487   |   16   |
|    trunc_ln28_21_reg_2516   |   16   |
|    trunc_ln28_22_reg_2521   |   16   |
|    trunc_ln28_23_reg_2492   |   16   |
|    trunc_ln28_29_reg_2553   |   16   |
|    trunc_ln28_30_reg_2603   |   16   |
|    trunc_ln28_31_reg_2608   |   16   |
|    trunc_ln28_32_reg_2558   |   16   |
|    trunc_ln28_3_reg_2294    |   16   |
|    trunc_ln28_4_reg_2311    |   16   |
|    trunc_ln28_8_reg_2364    |   16   |
|      trunc_ln_reg_2246      |   16   |
|    zext_ln28_12_reg_2102    |   17   |
|    zext_ln28_14_reg_2119    |   17   |
|    zext_ln28_16_reg_2137    |   17   |
|    zext_ln28_25_reg_2385    |   17   |
|      zext_ln28_reg_1951     |    9   |
|zext_ln36_1_cast_cas_reg_1968|   15   |
|     zext_ln36_1_reg_1956    |   16   |
|      zext_ln36_reg_1963     |    9   |
+-----------------------------+--------+
|            Total            |  2057  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_183 |  p0  |  24  |  14  |   336  ||   113   |
| grp_access_fu_183 |  p2  |  24  |   0  |    0   ||   113   |
| grp_access_fu_189 |  p0  |   5  |   8  |   40   ||    27   |
| grp_access_fu_189 |  p2  |   4  |   0  |    0   ||    21   |
| grp_access_fu_278 |  p0  |   4  |  14  |   56   ||    21   |
| grp_access_fu_278 |  p1  |   4  |  16  |   64   ||    21   |
|  phi_mul_reg_439  |  p0  |   2  |   9  |   18   ||    9    |
|  phi_mul2_reg_451 |  p0  |   2  |   9  |   18   ||    9    |
| out_w_0_0_reg_474 |  p0  |   2  |  16  |   32   ||    9    |
|      reg_486      |  p0  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   596  || 19.4977 ||   352   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   36   |    -   |    0   |  2100  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   19   |    -   |   352  |
|  Register |    -   |    -   |  2057  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   36   |   19   |  2057  |  2452  |
+-----------+--------+--------+--------+--------+
