|ALU
clk => ~NO_FANOUT~
sw[0] => ~NO_FANOUT~
sw[1] => ~NO_FANOUT~
sw[2] => ~NO_FANOUT~
sw[3] => ~NO_FANOUT~
sw[4] => ~NO_FANOUT~
sw[5] => ~NO_FANOUT~
sw[6] => ~NO_FANOUT~
sw[7] => ~NO_FANOUT~
sseg[0] <= <VCC>
sseg[1] <= <VCC>
sseg[2] <= <GND>
sseg[3] <= <GND>
sseg[4] <= <GND>
sseg[5] <= <GND>
sseg[6] <= <GND>
sseg[7] <= <VCC>
an[0] <= <VCC>
an[1] <= <VCC>
an[2] <= <GND>
an[3] <= <GND>


