<?xml version="1.0" encoding="UTF-8"?>
<register_list name="System" xmlns="http://www.arm.com/core_reg" xmlns:tcf="http://com.arm.targetconfigurationeditor" xmlns:xi="http://www.w3.org/2001/XInclude" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.arm.com/core_reg ../../../Schemas/core_register_definition.xsd">
  <!--PLEASE DO NOT EDIT THIS FILE - Generated from SysReg_xml-00bet19-->
  <register_group name="PMU">
    <gui_name language="en">PMU</gui_name>
    <description language="en">PMU</description>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmccfiltr_el0.html" name="PMCCFILTR_EL0" size="4">
      <gui_name language="en">Performance Monitors Cycle Count Filter Register</gui_name>
      <description language="en">Determines the modes in which the Cycle Counter, PMCCNTR_EL0, increments.</description>
      <bitField enumerationId="PMCCFILTR_EL0_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMCCFILTR_EL0_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMCCFILTR_EL0_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hypervisor) filtering bit. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField name="M">
        <gui_name language="en">M</gui_name>
        <description language="en">Secure EL3 filtering bit. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[26]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmccntr_el0.html" name="PMCCNTR_EL0" size="8">
      <gui_name language="en">Performance Monitors Cycle Count Register</gui_name>
      <description language="en">Holds the value of the processor Cycle Counter, CCNT, that counts processor clock cycles. See  for more information...</description>
      <bitField name="CCNT">
        <gui_name language="en">CCNT</gui_name>
        <description language="en">Cycle count. Depending on the values of PMCR_EL0.</description>
        <definition>[63:0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmceid0_el0.html" name="PMCEID0_EL0" size="4">
      <gui_name language="en">Performance Monitors Common Event Identification register 0</gui_name>
      <description language="en">Defines which common architectural and common microarchitectural feature events in the range 0x000 to 0x01F are implemented. If a particular bit is set to 1, then the event for that bit is implemented.</description>
      <bitField enumerationId="PMCEID0_EL0_ID_31_0" name="ID_31_0">
        <gui_name language="en">ID_31_0</gui_name>
        <description language="en">PMCEID0_EL0[n] maps to event n. For a list of event numbers and descriptions, see .</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmceid1_el0.html" name="PMCEID1_EL0" size="4">
      <gui_name language="en">Performance Monitors Common Event Identification register 1</gui_name>
      <description language="en">Defines which common architectural and common microarchitectural feature events in the range 0x020 to 0x03F are implemented. If a particular bit is set to 1, then the event for that bit is implemented.</description>
      <bitField enumerationId="PMCEID1_EL0_ID_63_32" name="ID_63_32">
        <gui_name language="en">ID_63_32</gui_name>
        <description language="en">PMCEID1_EL0[n] maps to event (n + 32). For a list of event numbers and descriptions, see .</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmcntenclr_el0.html" name="PMCNTENCLR_EL0" size="4">
      <gui_name language="en">Performance Monitors Count Enable Clear register</gui_name>
      <description language="en">Disables the Cycle Count Register, PMCCNTR_EL0, and any implemented event counters PMEVCNTR&lt;n&gt;. Reading this register shows which counters are enabled.</description>
      <bitField enumerationId="PMCNTENCLR_EL0_C" name="C">
        <gui_name language="en">C</gui_name>
        <description language="en">PMCCNTR_EL0 disable bit. Disables the cycle counter register.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_EL0_P_n" name="P30">
        <gui_name language="en">P30</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_EL0_P_n" name="P29">
        <gui_name language="en">P29</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_EL0_P_n" name="P28">
        <gui_name language="en">P28</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_EL0_P_n" name="P27">
        <gui_name language="en">P27</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_EL0_P_n" name="P26">
        <gui_name language="en">P26</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_EL0_P_n" name="P25">
        <gui_name language="en">P25</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_EL0_P_n" name="P24">
        <gui_name language="en">P24</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[24]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_EL0_P_n" name="P23">
        <gui_name language="en">P23</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[23]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_EL0_P_n" name="P22">
        <gui_name language="en">P22</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[22]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_EL0_P_n" name="P21">
        <gui_name language="en">P21</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_EL0_P_n" name="P20">
        <gui_name language="en">P20</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_EL0_P_n" name="P19">
        <gui_name language="en">P19</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_EL0_P_n" name="P18">
        <gui_name language="en">P18</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[18]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_EL0_P_n" name="P17">
        <gui_name language="en">P17</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[17]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_EL0_P_n" name="P16">
        <gui_name language="en">P16</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_EL0_P_n" name="P15">
        <gui_name language="en">P15</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_EL0_P_n" name="P14">
        <gui_name language="en">P14</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[14]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_EL0_P_n" name="P13">
        <gui_name language="en">P13</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_EL0_P_n" name="P12">
        <gui_name language="en">P12</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_EL0_P_n" name="P11">
        <gui_name language="en">P11</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_EL0_P_n" name="P10">
        <gui_name language="en">P10</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[10]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_EL0_P_n" name="P9">
        <gui_name language="en">P9</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_EL0_P_n" name="P8">
        <gui_name language="en">P8</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_EL0_P_n" name="P7">
        <gui_name language="en">P7</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_EL0_P_n" name="P6">
        <gui_name language="en">P6</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_EL0_P_n" name="P5">
        <gui_name language="en">P5</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_EL0_P_n" name="P4">
        <gui_name language="en">P4</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_EL0_P_n" name="P3">
        <gui_name language="en">P3</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_EL0_P_n" name="P2">
        <gui_name language="en">P2</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_EL0_P_n" name="P1">
        <gui_name language="en">P1</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENCLR_EL0_P_n" name="P0">
        <gui_name language="en">P0</gui_name>
        <description language="en">Event counter disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmcntenset_el0.html" name="PMCNTENSET_EL0" size="4">
      <gui_name language="en">Performance Monitors Count Enable Set register</gui_name>
      <description language="en">Enables the Cycle Count Register, PMCCNTR_EL0, and any implemented event counters PMEVCNTR&lt;n&gt;. Reading this register shows which counters are enabled.</description>
      <bitField enumerationId="PMCNTENSET_EL0_C" name="C">
        <gui_name language="en">C</gui_name>
        <description language="en">PMCCNTR_EL0 enable bit. Enables the cycle counter register.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_EL0_P_n" name="P30">
        <gui_name language="en">P30</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_EL0_P_n" name="P29">
        <gui_name language="en">P29</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_EL0_P_n" name="P28">
        <gui_name language="en">P28</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_EL0_P_n" name="P27">
        <gui_name language="en">P27</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_EL0_P_n" name="P26">
        <gui_name language="en">P26</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_EL0_P_n" name="P25">
        <gui_name language="en">P25</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_EL0_P_n" name="P24">
        <gui_name language="en">P24</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[24]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_EL0_P_n" name="P23">
        <gui_name language="en">P23</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[23]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_EL0_P_n" name="P22">
        <gui_name language="en">P22</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[22]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_EL0_P_n" name="P21">
        <gui_name language="en">P21</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_EL0_P_n" name="P20">
        <gui_name language="en">P20</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_EL0_P_n" name="P19">
        <gui_name language="en">P19</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_EL0_P_n" name="P18">
        <gui_name language="en">P18</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[18]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_EL0_P_n" name="P17">
        <gui_name language="en">P17</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[17]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_EL0_P_n" name="P16">
        <gui_name language="en">P16</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_EL0_P_n" name="P15">
        <gui_name language="en">P15</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_EL0_P_n" name="P14">
        <gui_name language="en">P14</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[14]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_EL0_P_n" name="P13">
        <gui_name language="en">P13</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_EL0_P_n" name="P12">
        <gui_name language="en">P12</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_EL0_P_n" name="P11">
        <gui_name language="en">P11</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_EL0_P_n" name="P10">
        <gui_name language="en">P10</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[10]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_EL0_P_n" name="P9">
        <gui_name language="en">P9</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_EL0_P_n" name="P8">
        <gui_name language="en">P8</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_EL0_P_n" name="P7">
        <gui_name language="en">P7</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_EL0_P_n" name="P6">
        <gui_name language="en">P6</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_EL0_P_n" name="P5">
        <gui_name language="en">P5</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_EL0_P_n" name="P4">
        <gui_name language="en">P4</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_EL0_P_n" name="P3">
        <gui_name language="en">P3</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_EL0_P_n" name="P2">
        <gui_name language="en">P2</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_EL0_P_n" name="P1">
        <gui_name language="en">P1</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="PMCNTENSET_EL0_P_n" name="P0">
        <gui_name language="en">P0</gui_name>
        <description language="en">Event counter enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmcr_el0.html" name="PMCR_EL0" size="4">
      <gui_name language="en">Performance Monitors Control Register</gui_name>
      <description language="en">Provides details of the Performance Monitors implementation, including the number of counters implemented, and configures and controls the counters.</description>
      <bitField name="IMP">
        <gui_name language="en">IMP</gui_name>
        <description language="en">Implementer code. This field is RO with an IMPLEMENTATION DEFINED value.</description>
        <definition>[31:24]</definition>
      </bitField>
      <bitField name="IDCODE">
        <gui_name language="en">IDCODE</gui_name>
        <description language="en">Identification code. This field is RO with an IMPLEMENTATION DEFINED value.</description>
        <definition>[23:16]</definition>
      </bitField>
      <bitField name="N">
        <gui_name language="en">N</gui_name>
        <description language="en">Number of event counters. A RO field that indicates the number counters implemented. A value of 0b00000 in this field indicates that only the Cycle Count Register PMCCNTR_EL0 is implemented.</description>
        <definition>[15:11]</definition>
      </bitField>
      <bitField enumerationId="PMCR_EL0_LC" name="LC">
        <gui_name language="en">LC</gui_name>
        <description language="en">Long cycle counter enable. Determines which PMCCNTR_EL0 bit generates an overflow recorded by PMOVSR[31].</description>
        <definition>[6]</definition>
      </bitField>
      <bitField enumerationId="PMCR_EL0_DP" name="DP">
        <gui_name language="en">DP</gui_name>
        <description language="en">Disable cycle counter when event counting is prohibited.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField enumerationId="PMCR_EL0_X" name="X">
        <gui_name language="en">X</gui_name>
        <description language="en">Enable export of events in an IMPLEMENTATION DEFINED event stream.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField enumerationId="PMCR_EL0_D" name="D">
        <gui_name language="en">D</gui_name>
        <description language="en">Clock divider.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField enumerationId="PMCR_EL0_C" name="C">
        <gui_name language="en">C</gui_name>
        <description language="en">Cycle counter reset. This bit is WO.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="PMCR_EL0_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Event counter reset. This bit is WO.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="PMCR_EL0_E" name="E">
        <gui_name language="en">E</gui_name>
        <description language="en">Enable.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevcntrn_el0.html" name="PMEVCNTR0_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevcntrn_el0.html" name="PMEVCNTR1_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevcntrn_el0.html" name="PMEVCNTR2_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevcntrn_el0.html" name="PMEVCNTR3_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevcntrn_el0.html" name="PMEVCNTR4_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevcntrn_el0.html" name="PMEVCNTR5_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevcntrn_el0.html" name="PMEVCNTR6_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevcntrn_el0.html" name="PMEVCNTR7_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevcntrn_el0.html" name="PMEVCNTR8_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevcntrn_el0.html" name="PMEVCNTR9_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevcntrn_el0.html" name="PMEVCNTR10_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevcntrn_el0.html" name="PMEVCNTR11_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevcntrn_el0.html" name="PMEVCNTR12_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevcntrn_el0.html" name="PMEVCNTR13_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevcntrn_el0.html" name="PMEVCNTR14_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevcntrn_el0.html" name="PMEVCNTR15_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevcntrn_el0.html" name="PMEVCNTR16_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevcntrn_el0.html" name="PMEVCNTR17_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevcntrn_el0.html" name="PMEVCNTR18_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevcntrn_el0.html" name="PMEVCNTR19_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevcntrn_el0.html" name="PMEVCNTR20_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevcntrn_el0.html" name="PMEVCNTR21_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevcntrn_el0.html" name="PMEVCNTR22_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevcntrn_el0.html" name="PMEVCNTR23_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevcntrn_el0.html" name="PMEVCNTR24_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevcntrn_el0.html" name="PMEVCNTR25_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevcntrn_el0.html" name="PMEVCNTR26_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevcntrn_el0.html" name="PMEVCNTR27_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevcntrn_el0.html" name="PMEVCNTR28_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevcntrn_el0.html" name="PMEVCNTR29_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevcntrn_el0.html" name="PMEVCNTR30_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Count Registers</gui_name>
      <description language="en">Holds event counter n, which counts events, where n is 0 to 30.</description>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevtypern_el0.html" name="PMEVTYPER0_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_EL0_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hypervisor) filtering. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField name="M">
        <gui_name language="en">M</gui_name>
        <description language="en">Secure EL3 filtering bit. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevtypern_el0.html" name="PMEVTYPER1_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_EL0_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hypervisor) filtering. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField name="M">
        <gui_name language="en">M</gui_name>
        <description language="en">Secure EL3 filtering bit. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevtypern_el0.html" name="PMEVTYPER2_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_EL0_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hypervisor) filtering. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField name="M">
        <gui_name language="en">M</gui_name>
        <description language="en">Secure EL3 filtering bit. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevtypern_el0.html" name="PMEVTYPER3_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_EL0_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hypervisor) filtering. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField name="M">
        <gui_name language="en">M</gui_name>
        <description language="en">Secure EL3 filtering bit. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevtypern_el0.html" name="PMEVTYPER4_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_EL0_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hypervisor) filtering. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField name="M">
        <gui_name language="en">M</gui_name>
        <description language="en">Secure EL3 filtering bit. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevtypern_el0.html" name="PMEVTYPER5_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_EL0_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hypervisor) filtering. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField name="M">
        <gui_name language="en">M</gui_name>
        <description language="en">Secure EL3 filtering bit. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevtypern_el0.html" name="PMEVTYPER6_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_EL0_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hypervisor) filtering. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField name="M">
        <gui_name language="en">M</gui_name>
        <description language="en">Secure EL3 filtering bit. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevtypern_el0.html" name="PMEVTYPER7_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_EL0_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hypervisor) filtering. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField name="M">
        <gui_name language="en">M</gui_name>
        <description language="en">Secure EL3 filtering bit. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevtypern_el0.html" name="PMEVTYPER8_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_EL0_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hypervisor) filtering. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField name="M">
        <gui_name language="en">M</gui_name>
        <description language="en">Secure EL3 filtering bit. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevtypern_el0.html" name="PMEVTYPER9_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_EL0_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hypervisor) filtering. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField name="M">
        <gui_name language="en">M</gui_name>
        <description language="en">Secure EL3 filtering bit. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevtypern_el0.html" name="PMEVTYPER10_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_EL0_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hypervisor) filtering. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField name="M">
        <gui_name language="en">M</gui_name>
        <description language="en">Secure EL3 filtering bit. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevtypern_el0.html" name="PMEVTYPER11_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_EL0_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hypervisor) filtering. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField name="M">
        <gui_name language="en">M</gui_name>
        <description language="en">Secure EL3 filtering bit. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevtypern_el0.html" name="PMEVTYPER12_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_EL0_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hypervisor) filtering. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField name="M">
        <gui_name language="en">M</gui_name>
        <description language="en">Secure EL3 filtering bit. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevtypern_el0.html" name="PMEVTYPER13_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_EL0_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hypervisor) filtering. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField name="M">
        <gui_name language="en">M</gui_name>
        <description language="en">Secure EL3 filtering bit. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevtypern_el0.html" name="PMEVTYPER14_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_EL0_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hypervisor) filtering. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField name="M">
        <gui_name language="en">M</gui_name>
        <description language="en">Secure EL3 filtering bit. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevtypern_el0.html" name="PMEVTYPER15_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_EL0_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hypervisor) filtering. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField name="M">
        <gui_name language="en">M</gui_name>
        <description language="en">Secure EL3 filtering bit. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevtypern_el0.html" name="PMEVTYPER16_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_EL0_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hypervisor) filtering. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField name="M">
        <gui_name language="en">M</gui_name>
        <description language="en">Secure EL3 filtering bit. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevtypern_el0.html" name="PMEVTYPER17_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_EL0_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hypervisor) filtering. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField name="M">
        <gui_name language="en">M</gui_name>
        <description language="en">Secure EL3 filtering bit. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevtypern_el0.html" name="PMEVTYPER18_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_EL0_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hypervisor) filtering. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField name="M">
        <gui_name language="en">M</gui_name>
        <description language="en">Secure EL3 filtering bit. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevtypern_el0.html" name="PMEVTYPER19_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_EL0_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hypervisor) filtering. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField name="M">
        <gui_name language="en">M</gui_name>
        <description language="en">Secure EL3 filtering bit. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevtypern_el0.html" name="PMEVTYPER20_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_EL0_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hypervisor) filtering. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField name="M">
        <gui_name language="en">M</gui_name>
        <description language="en">Secure EL3 filtering bit. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevtypern_el0.html" name="PMEVTYPER21_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_EL0_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hypervisor) filtering. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField name="M">
        <gui_name language="en">M</gui_name>
        <description language="en">Secure EL3 filtering bit. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevtypern_el0.html" name="PMEVTYPER22_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_EL0_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hypervisor) filtering. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField name="M">
        <gui_name language="en">M</gui_name>
        <description language="en">Secure EL3 filtering bit. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevtypern_el0.html" name="PMEVTYPER23_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_EL0_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hypervisor) filtering. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField name="M">
        <gui_name language="en">M</gui_name>
        <description language="en">Secure EL3 filtering bit. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevtypern_el0.html" name="PMEVTYPER24_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_EL0_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hypervisor) filtering. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField name="M">
        <gui_name language="en">M</gui_name>
        <description language="en">Secure EL3 filtering bit. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevtypern_el0.html" name="PMEVTYPER25_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_EL0_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hypervisor) filtering. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField name="M">
        <gui_name language="en">M</gui_name>
        <description language="en">Secure EL3 filtering bit. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevtypern_el0.html" name="PMEVTYPER26_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_EL0_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hypervisor) filtering. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField name="M">
        <gui_name language="en">M</gui_name>
        <description language="en">Secure EL3 filtering bit. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevtypern_el0.html" name="PMEVTYPER27_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_EL0_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hypervisor) filtering. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField name="M">
        <gui_name language="en">M</gui_name>
        <description language="en">Secure EL3 filtering bit. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevtypern_el0.html" name="PMEVTYPER28_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_EL0_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hypervisor) filtering. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField name="M">
        <gui_name language="en">M</gui_name>
        <description language="en">Secure EL3 filtering bit. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevtypern_el0.html" name="PMEVTYPER29_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_EL0_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hypervisor) filtering. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField name="M">
        <gui_name language="en">M</gui_name>
        <description language="en">Secure EL3 filtering bit. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmevtypern_el0.html" name="PMEVTYPER30_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Type Registers</gui_name>
      <description language="en">Configures event counter n, where n is 0 to 30.</description>
      <bitField enumerationId="PMEVTYPER_n_EL0_P" name="P">
        <gui_name language="en">P</gui_name>
        <description language="en">Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_U" name="U">
        <gui_name language="en">U</gui_name>
        <description language="en">User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="NSK">
        <gui_name language="en">NSK</gui_name>
        <description language="en">Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="NSU">
        <gui_name language="en">NSU</gui_name>
        <description language="en">Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_NSH" name="NSH">
        <gui_name language="en">NSH</gui_name>
        <description language="en">Non-secure EL2 (Hypervisor) filtering. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is RES0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField name="M">
        <gui_name language="en">M</gui_name>
        <description language="en">Secure EL3 filtering bit. If EL3 is not implemented, this bit is RES0.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="PMEVTYPER_n_EL0_MT" name="MT">
        <gui_name language="en">MT</gui_name>
        <description language="en">Multithreading.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField name="evtCount">
        <gui_name language="en">evtCount</gui_name>
        <description language="en">Event to count. The event number of the event that is counted by event counter PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[9:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmintenclr_el1.html" name="PMINTENCLR_EL1" size="4">
      <gui_name language="en">Performance Monitors Interrupt Enable Clear register</gui_name>
      <description language="en">Disables the generation of interrupt requests on overflows from the Cycle Count Register, PMCCNTR_EL0, and the event counters PMEVCNTR&lt;n&gt;_EL0. Reading the register shows which overflow interrupt requests are enabled.</description>
      <bitField enumerationId="PMINTENCLR_EL1_C" name="C">
        <gui_name language="en">C</gui_name>
        <description language="en">PMCCNTR_EL0 overflow interrupt request disable bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_EL1_P_n" name="P30">
        <gui_name language="en">P30</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_EL1_P_n" name="P29">
        <gui_name language="en">P29</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_EL1_P_n" name="P28">
        <gui_name language="en">P28</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_EL1_P_n" name="P27">
        <gui_name language="en">P27</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_EL1_P_n" name="P26">
        <gui_name language="en">P26</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_EL1_P_n" name="P25">
        <gui_name language="en">P25</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_EL1_P_n" name="P24">
        <gui_name language="en">P24</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[24]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_EL1_P_n" name="P23">
        <gui_name language="en">P23</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[23]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_EL1_P_n" name="P22">
        <gui_name language="en">P22</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[22]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_EL1_P_n" name="P21">
        <gui_name language="en">P21</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_EL1_P_n" name="P20">
        <gui_name language="en">P20</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_EL1_P_n" name="P19">
        <gui_name language="en">P19</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_EL1_P_n" name="P18">
        <gui_name language="en">P18</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[18]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_EL1_P_n" name="P17">
        <gui_name language="en">P17</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[17]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_EL1_P_n" name="P16">
        <gui_name language="en">P16</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_EL1_P_n" name="P15">
        <gui_name language="en">P15</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_EL1_P_n" name="P14">
        <gui_name language="en">P14</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[14]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_EL1_P_n" name="P13">
        <gui_name language="en">P13</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_EL1_P_n" name="P12">
        <gui_name language="en">P12</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_EL1_P_n" name="P11">
        <gui_name language="en">P11</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_EL1_P_n" name="P10">
        <gui_name language="en">P10</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[10]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_EL1_P_n" name="P9">
        <gui_name language="en">P9</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_EL1_P_n" name="P8">
        <gui_name language="en">P8</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_EL1_P_n" name="P7">
        <gui_name language="en">P7</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_EL1_P_n" name="P6">
        <gui_name language="en">P6</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_EL1_P_n" name="P5">
        <gui_name language="en">P5</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_EL1_P_n" name="P4">
        <gui_name language="en">P4</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_EL1_P_n" name="P3">
        <gui_name language="en">P3</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_EL1_P_n" name="P2">
        <gui_name language="en">P2</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_EL1_P_n" name="P1">
        <gui_name language="en">P1</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="PMINTENCLR_EL1_P_n" name="P0">
        <gui_name language="en">P0</gui_name>
        <description language="en">Event counter overflow interrupt request disable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmintenset_el1.html" name="PMINTENSET_EL1" size="4">
      <gui_name language="en">Performance Monitors Interrupt Enable Set register</gui_name>
      <description language="en">Enables the generation of interrupt requests on overflows from the Cycle Count Register, PMCCNTR_EL0, and the event counters PMEVCNTR&lt;n&gt;_EL0. Reading the register shows which overflow interrupt requests are enabled.</description>
      <bitField enumerationId="PMINTENSET_EL1_C" name="C">
        <gui_name language="en">C</gui_name>
        <description language="en">PMCCNTR_EL0 overflow interrupt request enable bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_EL1_P_n" name="P30">
        <gui_name language="en">P30</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_EL1_P_n" name="P29">
        <gui_name language="en">P29</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_EL1_P_n" name="P28">
        <gui_name language="en">P28</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_EL1_P_n" name="P27">
        <gui_name language="en">P27</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_EL1_P_n" name="P26">
        <gui_name language="en">P26</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_EL1_P_n" name="P25">
        <gui_name language="en">P25</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_EL1_P_n" name="P24">
        <gui_name language="en">P24</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[24]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_EL1_P_n" name="P23">
        <gui_name language="en">P23</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[23]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_EL1_P_n" name="P22">
        <gui_name language="en">P22</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[22]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_EL1_P_n" name="P21">
        <gui_name language="en">P21</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_EL1_P_n" name="P20">
        <gui_name language="en">P20</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_EL1_P_n" name="P19">
        <gui_name language="en">P19</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_EL1_P_n" name="P18">
        <gui_name language="en">P18</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[18]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_EL1_P_n" name="P17">
        <gui_name language="en">P17</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[17]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_EL1_P_n" name="P16">
        <gui_name language="en">P16</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_EL1_P_n" name="P15">
        <gui_name language="en">P15</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_EL1_P_n" name="P14">
        <gui_name language="en">P14</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[14]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_EL1_P_n" name="P13">
        <gui_name language="en">P13</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_EL1_P_n" name="P12">
        <gui_name language="en">P12</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_EL1_P_n" name="P11">
        <gui_name language="en">P11</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_EL1_P_n" name="P10">
        <gui_name language="en">P10</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[10]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_EL1_P_n" name="P9">
        <gui_name language="en">P9</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_EL1_P_n" name="P8">
        <gui_name language="en">P8</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_EL1_P_n" name="P7">
        <gui_name language="en">P7</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_EL1_P_n" name="P6">
        <gui_name language="en">P6</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_EL1_P_n" name="P5">
        <gui_name language="en">P5</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_EL1_P_n" name="P4">
        <gui_name language="en">P4</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_EL1_P_n" name="P3">
        <gui_name language="en">P3</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_EL1_P_n" name="P2">
        <gui_name language="en">P2</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_EL1_P_n" name="P1">
        <gui_name language="en">P1</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="PMINTENSET_EL1_P_n" name="P0">
        <gui_name language="en">P0</gui_name>
        <description language="en">Event counter overflow interrupt request enable bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmovsclr_el0.html" name="PMOVSCLR_EL0" size="4">
      <gui_name language="en">Performance Monitors Overflow Flag Status Clear Register</gui_name>
      <description language="en">Contains the state of the overflow bit for the Cycle Count Register, PMCCNTR_EL0, and each of the implemented event counters PMEVCNTR&lt;n&gt;. Writing to this register clears these bits.</description>
      <bitField enumerationId="PMOVSCLR_EL0_C" name="C">
        <gui_name language="en">C</gui_name>
        <description language="en">PMCCNTR_EL0 overflow bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMOVSCLR_EL0_P_n" name="P30">
        <gui_name language="en">P30</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField enumerationId="PMOVSCLR_EL0_P_n" name="P29">
        <gui_name language="en">P29</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField enumerationId="PMOVSCLR_EL0_P_n" name="P28">
        <gui_name language="en">P28</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMOVSCLR_EL0_P_n" name="P27">
        <gui_name language="en">P27</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="PMOVSCLR_EL0_P_n" name="P26">
        <gui_name language="en">P26</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="PMOVSCLR_EL0_P_n" name="P25">
        <gui_name language="en">P25</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField enumerationId="PMOVSCLR_EL0_P_n" name="P24">
        <gui_name language="en">P24</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[24]</definition>
      </bitField>
      <bitField enumerationId="PMOVSCLR_EL0_P_n" name="P23">
        <gui_name language="en">P23</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[23]</definition>
      </bitField>
      <bitField enumerationId="PMOVSCLR_EL0_P_n" name="P22">
        <gui_name language="en">P22</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[22]</definition>
      </bitField>
      <bitField enumerationId="PMOVSCLR_EL0_P_n" name="P21">
        <gui_name language="en">P21</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField enumerationId="PMOVSCLR_EL0_P_n" name="P20">
        <gui_name language="en">P20</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField enumerationId="PMOVSCLR_EL0_P_n" name="P19">
        <gui_name language="en">P19</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField enumerationId="PMOVSCLR_EL0_P_n" name="P18">
        <gui_name language="en">P18</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[18]</definition>
      </bitField>
      <bitField enumerationId="PMOVSCLR_EL0_P_n" name="P17">
        <gui_name language="en">P17</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[17]</definition>
      </bitField>
      <bitField enumerationId="PMOVSCLR_EL0_P_n" name="P16">
        <gui_name language="en">P16</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField enumerationId="PMOVSCLR_EL0_P_n" name="P15">
        <gui_name language="en">P15</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField enumerationId="PMOVSCLR_EL0_P_n" name="P14">
        <gui_name language="en">P14</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[14]</definition>
      </bitField>
      <bitField enumerationId="PMOVSCLR_EL0_P_n" name="P13">
        <gui_name language="en">P13</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField enumerationId="PMOVSCLR_EL0_P_n" name="P12">
        <gui_name language="en">P12</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField enumerationId="PMOVSCLR_EL0_P_n" name="P11">
        <gui_name language="en">P11</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField enumerationId="PMOVSCLR_EL0_P_n" name="P10">
        <gui_name language="en">P10</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[10]</definition>
      </bitField>
      <bitField enumerationId="PMOVSCLR_EL0_P_n" name="P9">
        <gui_name language="en">P9</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField enumerationId="PMOVSCLR_EL0_P_n" name="P8">
        <gui_name language="en">P8</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField enumerationId="PMOVSCLR_EL0_P_n" name="P7">
        <gui_name language="en">P7</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField enumerationId="PMOVSCLR_EL0_P_n" name="P6">
        <gui_name language="en">P6</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField enumerationId="PMOVSCLR_EL0_P_n" name="P5">
        <gui_name language="en">P5</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField enumerationId="PMOVSCLR_EL0_P_n" name="P4">
        <gui_name language="en">P4</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField enumerationId="PMOVSCLR_EL0_P_n" name="P3">
        <gui_name language="en">P3</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField enumerationId="PMOVSCLR_EL0_P_n" name="P2">
        <gui_name language="en">P2</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="PMOVSCLR_EL0_P_n" name="P1">
        <gui_name language="en">P1</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="PMOVSCLR_EL0_P_n" name="P0">
        <gui_name language="en">P0</gui_name>
        <description language="en">Event counter overflow clear bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmovsset_el0.html" name="PMOVSSET_EL0" size="4">
      <gui_name language="en">Performance Monitors Overflow Flag Status Set register</gui_name>
      <description language="en">Sets the state of the overflow bit for the Cycle Count Register, PMCCNTR_EL0, and each of the implemented event counters PMEVCNTR&lt;n&gt;.</description>
      <bitField enumerationId="PMOVSSET_EL0_C" name="C">
        <gui_name language="en">C</gui_name>
        <description language="en">PMCCNTR_EL0 overflow bit.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_EL0_P_n" name="P30">
        <gui_name language="en">P30</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_EL0_P_n" name="P29">
        <gui_name language="en">P29</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_EL0_P_n" name="P28">
        <gui_name language="en">P28</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_EL0_P_n" name="P27">
        <gui_name language="en">P27</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_EL0_P_n" name="P26">
        <gui_name language="en">P26</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_EL0_P_n" name="P25">
        <gui_name language="en">P25</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_EL0_P_n" name="P24">
        <gui_name language="en">P24</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[24]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_EL0_P_n" name="P23">
        <gui_name language="en">P23</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[23]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_EL0_P_n" name="P22">
        <gui_name language="en">P22</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[22]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_EL0_P_n" name="P21">
        <gui_name language="en">P21</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_EL0_P_n" name="P20">
        <gui_name language="en">P20</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_EL0_P_n" name="P19">
        <gui_name language="en">P19</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_EL0_P_n" name="P18">
        <gui_name language="en">P18</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[18]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_EL0_P_n" name="P17">
        <gui_name language="en">P17</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[17]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_EL0_P_n" name="P16">
        <gui_name language="en">P16</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_EL0_P_n" name="P15">
        <gui_name language="en">P15</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_EL0_P_n" name="P14">
        <gui_name language="en">P14</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[14]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_EL0_P_n" name="P13">
        <gui_name language="en">P13</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_EL0_P_n" name="P12">
        <gui_name language="en">P12</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_EL0_P_n" name="P11">
        <gui_name language="en">P11</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_EL0_P_n" name="P10">
        <gui_name language="en">P10</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[10]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_EL0_P_n" name="P9">
        <gui_name language="en">P9</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_EL0_P_n" name="P8">
        <gui_name language="en">P8</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_EL0_P_n" name="P7">
        <gui_name language="en">P7</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_EL0_P_n" name="P6">
        <gui_name language="en">P6</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_EL0_P_n" name="P5">
        <gui_name language="en">P5</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_EL0_P_n" name="P4">
        <gui_name language="en">P4</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_EL0_P_n" name="P3">
        <gui_name language="en">P3</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_EL0_P_n" name="P2">
        <gui_name language="en">P2</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_EL0_P_n" name="P1">
        <gui_name language="en">P1</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="PMOVSSET_EL0_P_n" name="P0">
        <gui_name language="en">P0</gui_name>
        <description language="en">Event counter overflow set bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmselr_el0.html" name="PMSELR_EL0" size="4">
      <gui_name language="en">Performance Monitors Event Counter Selection Register</gui_name>
      <description language="en">Selects the current event counter PMEVCNTR&lt;n&gt; or the cycle counter, CCNT...</description>
      <bitField name="SEL">
        <gui_name language="en">SEL</gui_name>
        <description language="en">Selects event counter, PMEVCNTR&lt;n&gt;, where n is the value held in this field. This value identifies which event counter is accessed when a subsequent access to PMXEVTYPER_EL0 or PMXEVCNTR_EL0 occurs.</description>
        <definition>[4:0]</definition>
      </bitField>
    </register>
    <register access="WO" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmswinc_el0.html" name="PMSWINC_EL0" size="4">
      <gui_name language="en">Performance Monitors Software Increment register</gui_name>
      <description language="en">Increments a counter that is configured to count the Software increment event, event 0x00. For more information, see  .</description>
      <bitField enumerationId="PMSWINC_EL0_P_n" name="P30">
        <gui_name language="en">P30</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_EL0_P_n" name="P29">
        <gui_name language="en">P29</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_EL0_P_n" name="P28">
        <gui_name language="en">P28</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[28]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_EL0_P_n" name="P27">
        <gui_name language="en">P27</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[27]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_EL0_P_n" name="P26">
        <gui_name language="en">P26</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[26]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_EL0_P_n" name="P25">
        <gui_name language="en">P25</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[25]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_EL0_P_n" name="P24">
        <gui_name language="en">P24</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[24]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_EL0_P_n" name="P23">
        <gui_name language="en">P23</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[23]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_EL0_P_n" name="P22">
        <gui_name language="en">P22</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[22]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_EL0_P_n" name="P21">
        <gui_name language="en">P21</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[21]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_EL0_P_n" name="P20">
        <gui_name language="en">P20</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[20]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_EL0_P_n" name="P19">
        <gui_name language="en">P19</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[19]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_EL0_P_n" name="P18">
        <gui_name language="en">P18</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[18]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_EL0_P_n" name="P17">
        <gui_name language="en">P17</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[17]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_EL0_P_n" name="P16">
        <gui_name language="en">P16</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[16]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_EL0_P_n" name="P15">
        <gui_name language="en">P15</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[15]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_EL0_P_n" name="P14">
        <gui_name language="en">P14</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[14]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_EL0_P_n" name="P13">
        <gui_name language="en">P13</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[13]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_EL0_P_n" name="P12">
        <gui_name language="en">P12</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[12]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_EL0_P_n" name="P11">
        <gui_name language="en">P11</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[11]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_EL0_P_n" name="P10">
        <gui_name language="en">P10</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[10]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_EL0_P_n" name="P9">
        <gui_name language="en">P9</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_EL0_P_n" name="P8">
        <gui_name language="en">P8</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_EL0_P_n" name="P7">
        <gui_name language="en">P7</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_EL0_P_n" name="P6">
        <gui_name language="en">P6</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[6]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_EL0_P_n" name="P5">
        <gui_name language="en">P5</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[5]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_EL0_P_n" name="P4">
        <gui_name language="en">P4</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[4]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_EL0_P_n" name="P3">
        <gui_name language="en">P3</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[3]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_EL0_P_n" name="P2">
        <gui_name language="en">P2</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_EL0_P_n" name="P1">
        <gui_name language="en">P1</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="PMSWINC_EL0_P_n" name="P0">
        <gui_name language="en">P0</gui_name>
        <description language="en">Event counter software increment bit for PMEVCNTR&lt;n&gt;_EL0.</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmuserenr_el0.html" name="PMUSERENR_EL0" size="4">
      <gui_name language="en">Performance Monitors User Enable Register</gui_name>
      <description language="en">Enables or disables EL0 access to the Performance Monitors.</description>
      <bitField enumerationId="PMUSERENR_EL0_ER" name="ER">
        <gui_name language="en">ER</gui_name>
        <description language="en">Event counter read trap control:</description>
        <definition>[3]</definition>
      </bitField>
      <bitField enumerationId="PMUSERENR_EL0_CR" name="CR">
        <gui_name language="en">CR</gui_name>
        <description language="en">Cycle counter read trap control:</description>
        <definition>[2]</definition>
      </bitField>
      <bitField enumerationId="PMUSERENR_EL0_SW" name="SW">
        <gui_name language="en">SW</gui_name>
        <description language="en">Software Increment write trap control:</description>
        <definition>[1]</definition>
      </bitField>
      <bitField enumerationId="PMUSERENR_EL0_EN" name="EN">
        <gui_name language="en">EN</gui_name>
        <description language="en">Traps EL0 accesses to the Performance Monitors registers to EL1, from both Execution states:</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmxevcntr_el0.html" name="PMXEVCNTR_EL0" size="4">
      <gui_name language="en">Performance Monitors Selected Event Count Register</gui_name>
      <description language="en">Reads or writes the value of the selected event counter, PMEVCNTR&lt;n&gt;_EL0. PMSELR_EL0.SEL determines which event counter is selected.</description>
      <bitField name="PMEVCNTR_n">
        <gui_name language="en">PMEVCNTR_n</gui_name>
        <description language="en">Value of the selected event counter, PMEVCNTR&lt;n&gt;_EL0, where n is the value stored in PMSELR_EL0.SEL.</description>
        <definition>[31:0]</definition>
      </bitField>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-pmxevtyper_el0.html" name="PMXEVTYPER_EL0" size="4">
      <gui_name language="en">Performance Monitors Selected Event Type Register</gui_name>
      <description language="en">When PMSELR_EL0.SEL selects an event counter, this accesses a PMEVTYPER&lt;n&gt;_EL0 register. When PMSELR_EL0.SEL selects the cycle counter, this accesses PMCCFILTR_EL0.</description>
    </register>
  </register_group>
  <tcf:enumeration name="PMCCFILTR_EL0_P">
    <tcf:enumItem description="Count cycles in EL1." name="Count_cycles_in_EL1" number="0"/>
    <tcf:enumItem description="Do not count cycles in EL1." name="Do_not_count_cycles_in_EL1" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMCCFILTR_EL0_U">
    <tcf:enumItem description="Count cycles in EL0." name="Count_cycles_in_EL0" number="0"/>
    <tcf:enumItem description="Do not count cycles in EL0." name="Do_not_count_cycles_in_EL0" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMCCFILTR_EL0_NSH">
    <tcf:enumItem description="Do not count cycles in EL2." name="Do_not_count_cycles_in_EL2" number="0"/>
    <tcf:enumItem description="Count cycles in EL2." name="Count_cycles_in_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMCEID0_EL0_ID_31_0">
    <tcf:enumItem description="The common event is not implemented." name="The_common_event_is_not_implemented" number="0"/>
    <tcf:enumItem description="The common event is implemented." name="The_common_event_is_implemented" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMCEID1_EL0_ID_63_32">
    <tcf:enumItem description="The common event is not implemented." name="The_common_event_is_not_implemented" number="0"/>
    <tcf:enumItem description="The common event is implemented." name="The_common_event_is_implemented" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMCNTENCLR_EL0_C">
    <tcf:enumItem description="When read, means the cycle counter is disabled. When written, has no effect." name="When_read_means_the_cycle_counter_is_disabled" number="0"/>
    <tcf:enumItem description="When read, means the cycle counter is enabled. When written, disables the cycle counter." name="When_read_means_the_cycle_counter_is_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMCNTENCLR_EL0_P_n">
    <tcf:enumItem description="When read, means that PMEVCNTR&lt;n&gt;_EL0 is disabled. When written, has no effect." name="When_read_means_that_PMEVCNTR_n_EL0_is_disabled" number="0"/>
    <tcf:enumItem description="When read, means that PMEVCNTR&lt;n&gt;_EL0 is enabled. When written, disables PMEVCNTR&lt;n&gt;_EL0." name="When_read_means_that_PMEVCNTR_n_EL0_is_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMCNTENSET_EL0_C">
    <tcf:enumItem description="When read, means the cycle counter is disabled. When written, has no effect." name="When_read_means_the_cycle_counter_is_disabled" number="0"/>
    <tcf:enumItem description="When read, means the cycle counter is enabled. When written, enables the cycle counter." name="When_read_means_the_cycle_counter_is_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMCNTENSET_EL0_P_n">
    <tcf:enumItem description="When read, means that PMEVCNTR&lt;n&gt;_EL0 is disabled. When written, has no effect." name="When_read_means_that_PMEVCNTR_n_EL0_is_disabled" number="0"/>
    <tcf:enumItem description="When read, means that PMEVCNTR&lt;n&gt;_EL0 event counter is enabled. When written, enables PMEVCNTR&lt;n&gt;_EL0." name="When_read_means_that_PMEVCNTR_n_EL0_event_counter_is_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMCR_EL0_LC">
    <tcf:enumItem description="Cycle counter overflow on increment that changes PMCCNTR_EL0[31] from 1 to 0." name="Cycle_counter_overflow_on_increment_that_changes_PMCCNTR_EL0_31_from_1_to_0" number="0"/>
    <tcf:enumItem description="Cycle counter overflow on increment that changes PMCCNTR_EL0[63] from 1 to 0." name="Cycle_counter_overflow_on_increment_that_changes_PMCCNTR_EL0_63_from_1_to_0" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMCR_EL0_DP">
    <tcf:enumItem description="PMCCNTR_EL0, if enabled, counts when event counting is prohibited." name="PMCCNTR_EL0_if_enabled_counts_when_event_counting_is_prohibited" number="0"/>
    <tcf:enumItem description="PMCCNTR_EL0 does not count when event counting is prohibited." name="PMCCNTR_EL0_does_not_count_when_event_counting_is_prohibited" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMCR_EL0_X">
    <tcf:enumItem description="Do not export events." name="Do_not_export_events" number="0"/>
    <tcf:enumItem description="Export events where not prohibited." name="Export_events_where_not_prohibited" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMCR_EL0_D">
    <tcf:enumItem description="When enabled, PMCCNTR_EL0 counts every clock cycle." name="When_enabled_PMCCNTR_EL0_counts_every_clock_cycle" number="0"/>
    <tcf:enumItem description="When enabled, PMCCNTR_EL0 counts once every 64 clock cycles." name="When_enabled_PMCCNTR_EL0_counts_once_every_64_clock_cycles" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMCR_EL0_C">
    <tcf:enumItem description="No action." name="No_action" number="0"/>
    <tcf:enumItem description="Reset PMCCNTR_EL0 to zero." name="Reset_PMCCNTR_EL0_to_zero" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMCR_EL0_P">
    <tcf:enumItem description="No action." name="No_action" number="0"/>
    <tcf:enumItem description="Reset all event counters accessible in the current EL, not including PMCCNTR_EL0, to zero." name="Reset_all_event_counters_accessible_in_the_current_EL_not_including_PMCCNTR_EL0_to_zero" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMCR_EL0_E">
    <tcf:enumItem description="All counters that are accessible at Non-secure EL1, including PMCCNTR_EL0, are disabled." name="All_counters_that_are_accessible_at_Non_secure_EL1_including_PMCCNTR_EL0_are_disabled" number="0"/>
    <tcf:enumItem description="All counters that are accessible at Non-secure EL1 are enabled by PMCNTENSET_EL0." name="All_counters_that_are_accessible_at_Non_secure_EL1_are_enabled_by_PMCNTENSET_EL0" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMEVTYPER_n_EL0_P">
    <tcf:enumItem description="Count events in EL1." name="Count_events_in_EL1" number="0"/>
    <tcf:enumItem description="Do not count events in EL1." name="Do_not_count_events_in_EL1" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMEVTYPER_n_EL0_U">
    <tcf:enumItem description="Count events in EL0." name="Count_events_in_EL0" number="0"/>
    <tcf:enumItem description="Do not count events in EL0." name="Do_not_count_events_in_EL0" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMEVTYPER_n_EL0_NSH">
    <tcf:enumItem description="Do not count events in EL2." name="Do_not_count_events_in_EL2" number="0"/>
    <tcf:enumItem description="Count events in EL2." name="Count_events_in_EL2" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMEVTYPER_n_EL0_MT">
    <tcf:enumItem description="Count events only on controlling PE." name="Count_events_only_on_controlling_PE" number="0"/>
    <tcf:enumItem description="Count events from any PE with the same affinity at level 1 and above as this PE." name="Count_events_from_any_PE_with_the_same_affinity_at_level_1_and_above_as_this_PE" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMINTENCLR_EL1_C">
    <tcf:enumItem description="When read, means the cycle counter overflow interrupt request is disabled. When written, has no effect." name="When_read_means_the_cycle_counter_overflow_interrupt_request_is_disabled" number="0"/>
    <tcf:enumItem description="When read, means the cycle counter overflow interrupt request is enabled. When written, disables the cycle count overflow interrupt request." name="When_read_means_the_cycle_counter_overflow_interrupt_request_is_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMINTENCLR_EL1_P_n">
    <tcf:enumItem description="When read, means that the PMEVCNTR&lt;n&gt;_EL0 event counter interrupt request is disabled. When written, has no effect." name="When_read_means_that_the_PMEVCNTR_n_EL0_event_counter_interrupt_request_is_disabled" number="0"/>
    <tcf:enumItem description="When read, means that the PMEVCNTR&lt;n&gt;_EL0 event counter interrupt request is enabled. When written, disables the PMEVCNTR&lt;n&gt;_EL0 interrupt request." name="When_read_means_that_the_PMEVCNTR_n_EL0_event_counter_interrupt_request_is_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMINTENSET_EL1_C">
    <tcf:enumItem description="When read, means the cycle counter overflow interrupt request is disabled. When written, has no effect." name="When_read_means_the_cycle_counter_overflow_interrupt_request_is_disabled" number="0"/>
    <tcf:enumItem description="When read, means the cycle counter overflow interrupt request is enabled. When written, enables the cycle count overflow interrupt request." name="When_read_means_the_cycle_counter_overflow_interrupt_request_is_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMINTENSET_EL1_P_n">
    <tcf:enumItem description="When read, means that the PMEVCNTR&lt;n&gt;_EL0 event counter interrupt request is disabled. When written, has no effect." name="When_read_means_that_the_PMEVCNTR_n_EL0_event_counter_interrupt_request_is_disabled" number="0"/>
    <tcf:enumItem description="When read, means that the PMEVCNTR&lt;n&gt;_EL0 event counter interrupt request is enabled. When written, enables the PMEVCNTR&lt;n&gt;_EL0 interrupt request." name="When_read_means_that_the_PMEVCNTR_n_EL0_event_counter_interrupt_request_is_enabled" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMOVSCLR_EL0_C">
    <tcf:enumItem description="When read, means the cycle counter has not overflowed. When written, has no effect." name="When_read_means_the_cycle_counter_has_not_overflowed" number="0"/>
    <tcf:enumItem description="When read, means the cycle counter has overflowed. When written, clears the overflow bit to 0." name="When_read_means_the_cycle_counter_has_overflowed" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMOVSCLR_EL0_P_n">
    <tcf:enumItem description="When read, means that PMEVCNTR&lt;n&gt;_EL0 has not overflowed. When written, has no effect." name="When_read_means_that_PMEVCNTR_n_EL0_has_not_overflowed" number="0"/>
    <tcf:enumItem description="When read, means that PMEVCNTR&lt;n&gt;_EL0 has overflowed. When written, clears the PMEVCNTR&lt;n&gt;_EL0 overflow bit to 0." name="When_read_means_that_PMEVCNTR_n_EL0_has_overflowed" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMOVSSET_EL0_C">
    <tcf:enumItem description="When read, means the cycle counter has not overflowed. When written, has no effect." name="When_read_means_the_cycle_counter_has_not_overflowed" number="0"/>
    <tcf:enumItem description="When read, means the cycle counter has overflowed. When written, sets the overflow bit to 1." name="When_read_means_the_cycle_counter_has_overflowed" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMOVSSET_EL0_P_n">
    <tcf:enumItem description="When read, means that PMEVCNTR&lt;n&gt;_EL0 has not overflowed. When written, has no effect." name="When_read_means_that_PMEVCNTR_n_EL0_has_not_overflowed" number="0"/>
    <tcf:enumItem description="When read, means that PMEVCNTR&lt;n&gt;_EL0 has overflowed. When written, sets the PMEVCNTR&lt;n&gt;_EL0 overflow bit to 1." name="When_read_means_that_PMEVCNTR_n_EL0_has_overflowed" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMSWINC_EL0_P_n">
    <tcf:enumItem description="No action. The write to this bit is ignored." name="No_action" number="0"/>
    <tcf:enumItem description="If PMEVCNTR&lt;n&gt;_EL0 is enabled and configured to count the software increment event, increments PMEVCNTR&lt;n&gt;_EL0 by 1. If PMEVCNTR&lt;n&gt;_EL0 is disabled, or not configured to count the software increment event, the write to this bit is ignored." name="If_PMEVCNTR_n_EL0_is_enabled_and_configured_to_count_the_software_increment_event_increments_PMEVCNTR_n_EL0_by_1" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMUSERENR_EL0_ER">
    <tcf:enumItem description="EL0 using AArch64: EL0 reads of the PMXEVCNTR_EL0 and PMEVCNTR&lt;n&gt;_EL0, and EL0 read/write accesses to the PMSELR_EL0, are trapped to EL1 if PMUSERENR_EL0.EN is also 0..." name="EL0_using_AArch64_EL0_reads_of_the_PMXEVCNTR_EL0_and_PMEVCNTR_n_EL0_and_EL0_read_write_accesses_to_the_PMSELR_EL0_are_trapped_to_EL1_if_PMUSERENR_EL0" number="0"/>
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMUSERENR_EL0_CR">
    <tcf:enumItem description="EL0 using AArch64: EL0 read accesses to the PMCCNTR_EL0 are trapped to EL1 if PMUSERENR_EL0.EN is also 0..." name="EL0_using_AArch64_EL0_read_accesses_to_the_PMCCNTR_EL0_are_trapped_to_EL1_if_PMUSERENR_EL0" number="0"/>
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMUSERENR_EL0_SW">
    <tcf:enumItem description="EL0 using AArch64: EL0 writes to the PMSWINC_EL0 are trapped to EL1 if PMUSERENR_EL0.EN is also 0..." name="EL0_using_AArch64_EL0_writes_to_the_PMSWINC_EL0_are_trapped_to_EL1_if_PMUSERENR_EL0" number="0"/>
    <tcf:enumItem description="This control does not cause any instructions to be trapped." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="PMUSERENR_EL0_EN">
    <tcf:enumItem description="EL0 accesses to the Performance Monitors registers are trapped to EL1, unless enabled by one of PMUSERENR_EL0.{ER, CR, SW}." name="EL0_accesses_to_the_Performance_Monitors_registers_are_trapped_to_EL1_unless_enabled_by_one_of_PMUSERENR_EL0" number="0"/>
    <tcf:enumItem description="This control does not cause any instructions to be trapped. Software can access all PMU registers at EL0." name="This_control_does_not_cause_any_instructions_to_be_trapped" number="1"/>
  </tcf:enumeration>
</register_list>
