 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Tue Nov  9 03:19:49 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: weight_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  weight_reg[3]/CK (DFFR_X2)                            0.0000     0.0000 r
  weight_reg[3]/Q (DFFR_X2)                             0.6928     0.6928 f
  U692/ZN (XNOR2_X2)                                    0.2641     0.9570 f
  U693/ZN (XNOR2_X2)                                    0.2596     1.2166 f
  U702/ZN (XNOR2_X2)                                    0.2678     1.4843 f
  U682/ZN (NAND3_X2)                                    0.2166     1.7010 r
  U681/ZN (NAND2_X2)                                    0.0701     1.7711 f
  U698/ZN (NAND2_X2)                                    0.1202     1.8913 r
  U694/ZN (NAND2_X2)                                    0.0591     1.9504 f
  U1180/ZN (NAND2_X2)                                   0.0829     2.0333 r
  U1181/ZN (NAND2_X2)                                   0.0586     2.0920 f
  dut_sram_write_data_reg[0]/D (DFF_X2)                 0.0000     2.0920 f
  data arrival time                                                2.0920

  clock clk (rise edge)                                 2.4400     2.4400
  clock network delay (ideal)                           0.0000     2.4400
  clock uncertainty                                    -0.0500     2.3900
  dut_sram_write_data_reg[0]/CK (DFF_X2)                0.0000     2.3900 r
  library setup time                                   -0.2977     2.0923
  data required time                                               2.0923
  --------------------------------------------------------------------------
  data required time                                               2.0923
  data arrival time                                               -2.0920
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0004


1
