# RISC-V-Multicycle
Multicycle RISC V written with SystemVerilog

---

- add comments
- synthesize module