$date
	Wed Nov  6 11:16:59 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module shift_register_16bit $end
$var wire 1 ! RESET_N $end
$var wire 1 " SC $end
$var wire 1 # d_in $end
$var reg 16 $ Q [15:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
z#
1"
0!
$end
#2000
1!
#4000
1#
#5000
0"
#10000
0#
b1 $
1"
#15000
0"
#20000
b10 $
1"
#20001
