
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.038333                       # Number of seconds simulated
sim_ticks                                 38332856772                       # Number of ticks simulated
final_tick                               567897236709                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 250116                       # Simulator instruction rate (inst/s)
host_op_rate                                   315865                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2170941                       # Simulator tick rate (ticks/s)
host_mem_usage                               16922140                       # Number of bytes of host memory used
host_seconds                                 17657.26                       # Real time elapsed on the host
sim_insts                                  4416368759                       # Number of instructions simulated
sim_ops                                    5577301959                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3951744                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      4184448                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1580672                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      2335232                       # Number of bytes read from this memory
system.physmem.bytes_read::total             12058624                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6528                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      3359232                       # Number of bytes written to this memory
system.physmem.bytes_written::total           3359232                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        30873                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        32691                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        12349                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        18244                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 94208                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           26244                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                26244                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36731                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    103090256                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        43409                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    109160870                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        46748                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     41235434                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        43409                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     60919853                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               314576711                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36731                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        43409                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        46748                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        43409                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             170298                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          87633229                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               87633229                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          87633229                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36731                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    103090256                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        43409                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    109160870                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        46748                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     41235434                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        43409                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     60919853                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              402209939                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                91925317                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30997130                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25439726                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2019090                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13115829                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12087410                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3158777                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87155                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32055961                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170437938                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30997130                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15246187                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36620339                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10830660                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       9173330                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15677199                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       800629                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     86628314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.417254                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.312220                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        50007975     57.73%     57.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3658269      4.22%     61.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3207862      3.70%     65.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3449716      3.98%     69.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2988462      3.45%     73.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1575864      1.82%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1033200      1.19%     76.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2708571      3.13%     79.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17998395     20.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     86628314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.337199                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.854091                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33716418                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      8756653                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34839009                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       544007                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8772218                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5068980                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6512                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202091920                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51163                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8772218                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35387171                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4738995                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1309657                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33677879                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2742386                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195257201                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        14696                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1711470                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       752114                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           89                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271276232                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910577894                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910577894                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       103016968                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34033                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17986                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7286924                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19250770                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10034729                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       240900                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3305471                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         184058750                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33987                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147845134                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       290168                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61115571                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186859700                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1943                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     86628314                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.706661                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.901947                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     32324531     37.31%     37.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17869526     20.63%     57.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12070038     13.93%     71.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7646715      8.83%     80.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7506180      8.66%     89.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4438076      5.12%     94.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3383755      3.91%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       738187      0.85%     99.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       651306      0.75%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     86628314                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1082556     70.15%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            41      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        202792     13.14%     83.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       257918     16.71%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121623774     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2019554      1.37%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15761268     10.66%     94.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8424516      5.70%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147845134                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.608318                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1543307                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010439                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    384152053                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245209359                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143709003                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149388441                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       262513                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7038641                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          444                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1066                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2293056                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          572                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8772218                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3911791                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       166817                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184092737                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       316412                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19250770                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10034729                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17965                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        119815                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6763                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1066                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1236546                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1128292                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2364838                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145278355                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14809016                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2566775                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22998717                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20586800                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8189701                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.580395                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143853478                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143709003                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93765320                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261855759                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.563323                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358080                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61674930                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2044771                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     77856096                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.572413                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.154597                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32532144     41.78%     41.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20456702     26.28%     68.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8389119     10.78%     78.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4290663      5.51%     84.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3684052      4.73%     89.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1808142      2.32%     91.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2007461      2.58%     93.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1009197      1.30%     95.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3678616      4.72%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     77856096                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3678616                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           258274330                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376974177                       # The number of ROB writes
system.switch_cpus0.timesIdled                  49092                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                5297003                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.919253                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.919253                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.087840                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.087840                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655975177                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197152479                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189564675                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                91925317                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30379866                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24690185                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2073411                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12839974                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11856170                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3207946                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87950                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30505527                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             168520324                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30379866                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15064116                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37061129                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11142528                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       8220194                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14938327                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       889974                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84809445                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.454673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.288671                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47748316     56.30%     56.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3258523      3.84%     60.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2624871      3.10%     63.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6401826      7.55%     70.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1727598      2.04%     72.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2230701      2.63%     75.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1616115      1.91%     77.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          906844      1.07%     78.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18294651     21.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84809445                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.330484                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.833231                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        31913287                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      8031956                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35638272                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       244455                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8981466                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5189358                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        41462                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     201467103                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        78884                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8981466                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34245648                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1713755                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2851230                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33492296                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3525042                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     194384044                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        41445                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1460248                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1086666                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents        10264                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    272158721                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    907485592                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    907485592                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    166755757                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       105402964                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40119                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22712                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9620965                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18124105                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9236316                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       145112                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2962807                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         183807161                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38696                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        146020493                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       291424                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63524932                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    193926471                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6392                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84809445                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.721748                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.882561                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30644755     36.13%     36.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17905679     21.11%     57.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11691363     13.79%     71.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8656856     10.21%     81.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7440932      8.77%     90.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3847655      4.54%     94.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3299856      3.89%     98.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       618411      0.73%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       703938      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84809445                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         854034     71.24%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             8      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        172484     14.39%     85.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       172314     14.37%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121659537     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2078623      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16152      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14501171      9.93%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7765010      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     146020493                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.588469                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1198840                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008210                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    378340695                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    247371428                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    142297691                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     147219333                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       548330                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7149384                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2774                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          639                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2372728                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8981466                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         751416                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        83134                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    183845859                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       397977                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18124105                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9236316                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22544                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         74244                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          639                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1241365                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1164412                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2405777                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    143697641                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13604677                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2322852                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21164654                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20268399                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7559977                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.563200                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             142391620                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            142297691                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92732077                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        261791657                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.547971                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354221                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     97691617                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    119974775                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63872400                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2078445                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75827979                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.582197                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.127865                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     30671296     40.45%     40.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20473435     27.00%     67.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8329044     10.98%     78.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4682184      6.17%     84.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3825329      5.04%     89.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1552307      2.05%     91.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1846863      2.44%     94.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       927497      1.22%     95.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3520024      4.64%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75827979                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     97691617                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     119974775                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17838309                       # Number of memory references committed
system.switch_cpus1.commit.loads             10974721                       # Number of loads committed
system.switch_cpus1.commit.membars              16152                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17238154                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108101569                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2442504                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3520024                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           256155130                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          376681537                       # The number of ROB writes
system.switch_cpus1.timesIdled                  53425                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                7115872                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           97691617                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            119974775                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     97691617                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.940974                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.940974                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.062728                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.062728                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       646464073                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      196678028                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      185912206                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32304                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                91925317                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32710323                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26668887                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2185227                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13847368                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12788933                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3528747                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        96923                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     32730438                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             179669751                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32710323                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16317680                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             39920797                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11612128                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6625022                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16159550                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1061136                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     88676261                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.511182                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.285510                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        48755464     54.98%     54.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2641038      2.98%     57.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4942238      5.57%     63.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4915840      5.54%     69.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3050763      3.44%     72.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2431931      2.74%     75.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1520797      1.71%     76.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1423836      1.61%     78.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18994354     21.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     88676261                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.355836                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.954519                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34134124                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6560976                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         38346005                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       235406                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9399743                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5532802                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          259                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     215574166                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1382                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9399743                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36613822                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1071908                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2094626                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         36054122                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3442034                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     207850235                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           53                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1433114                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1052420                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    291849770                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    969676471                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    969676471                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    180512827                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       111336858                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36993                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17774                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9574072                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19238974                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9812851                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       122785                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3400992                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         195978809                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35548                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        156110083                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       305700                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     66286259                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    202760139                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     88676261                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.760450                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.895528                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     31041619     35.01%     35.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     19050717     21.48%     56.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12604383     14.21%     70.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8247889      9.30%     80.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8689733      9.80%     89.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4199918      4.74%     94.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3316563      3.74%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       754479      0.85%     99.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       770960      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     88676261                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         972625     72.48%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        185685     13.84%     86.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       183531     13.68%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    130577479     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2097008      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17773      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15105829      9.68%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8311994      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     156110083                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.698227                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1341841                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008595                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    402543966                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    262300970                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    152537663                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     157451924                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       485922                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7471470                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2090                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          356                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2358315                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9399743                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         555806                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        93520                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    196014360                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       390783                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19238974                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9812851                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17774                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         73000                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          356                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1366318                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1214616                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2580934                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    154043769                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14411691                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2066312                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22527630                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21839333                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8115939                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.675749                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             152585636                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            152537663                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         97220827                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        279025966                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.659365                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348429                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    105129994                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    129445437                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     66569347                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35548                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2211647                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     79276518                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.632835                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.143367                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     30693284     38.72%     38.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21932924     27.67%     66.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9117106     11.50%     77.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4538539      5.72%     83.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4533422      5.72%     89.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1832215      2.31%     91.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1839753      2.32%     93.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       984797      1.24%     95.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3804478      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     79276518                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    105129994                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     129445437                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19222030                       # Number of memory references committed
system.switch_cpus2.commit.loads             11767497                       # Number of loads committed
system.switch_cpus2.commit.membars              17774                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18684068                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        116620294                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2669741                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3804478                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           271486824                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          401435469                       # The number of ROB writes
system.switch_cpus2.timesIdled                  35819                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                3249056                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          105129994                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            129445437                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    105129994                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.874397                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.874397                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.143646                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.143646                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       691990003                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      211897419                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      198024362                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35548                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                91925317                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31790929                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25874711                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2123597                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13565744                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12536039                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3271134                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        93681                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     35137985                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             173608435                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31790929                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15807173                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             36483685                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10899511                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       7252551                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         17176675                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       854333                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     87613886                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.440635                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.284496                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        51130201     58.36%     58.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1967608      2.25%     60.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2572554      2.94%     63.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3862085      4.41%     67.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3756495      4.29%     72.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2852037      3.26%     75.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1698058      1.94%     77.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2538714      2.90%     80.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        17236134     19.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     87613886                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.345834                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.888581                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        36298701                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      7132789                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         35167835                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       275168                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8739392                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5382097                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          265                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     207707653                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1367                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8739392                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        38225693                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1129051                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3198674                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         33471073                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2849997                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     201648929                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1049                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1233652                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       893765                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          191                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    280960069                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    939111655                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    939111655                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    174688964                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       106271092                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        42676                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        24086                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8054066                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18697743                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9900939                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       191545                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3115406                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         187416643                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40573                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        150970313                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       281496                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     60955294                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    185332044                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6469                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     87613886                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.723132                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.894912                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     31566434     36.03%     36.03% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18882619     21.55%     57.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12157914     13.88%     71.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8325052      9.50%     80.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7790615      8.89%     89.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4154135      4.74%     94.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3059088      3.49%     98.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       915185      1.04%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       762844      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     87613886                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         741347     69.08%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             9      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        152794     14.24%     83.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       178967     16.68%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    125615807     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2133337      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17052      0.01%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14907332      9.87%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8296785      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     150970313                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.642315                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1073117                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007108                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    390909125                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    248413342                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    146727421                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     152043430                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       511788                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7170434                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2260                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          874                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2512485                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          416                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8739392                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         696089                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       101619                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    187457221                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1284783                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18697743                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9900939                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23521                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         76998                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          874                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1300579                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1196663                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2497242                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    148076660                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     14030304                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2893653                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            22141210                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20741528                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8110906                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.610837                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             146765984                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            146727421                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         94275280                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        264750885                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.596159                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356091                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    102305977                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125738121                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     61719453                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34104                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2158624                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     78874494                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.594154                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.143105                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     31457515     39.88%     39.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22169640     28.11%     67.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8174268     10.36%     78.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4677349      5.93%     84.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3901411      4.95%     89.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1905186      2.42%     91.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1919803      2.43%     94.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       817070      1.04%     95.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3852252      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     78874494                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    102305977                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125738121                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18915763                       # Number of memory references committed
system.switch_cpus3.commit.loads             11527309                       # Number of loads committed
system.switch_cpus3.commit.membars              17052                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18033800                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        113335766                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2565541                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3852252                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           262479816                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          383658977                       # The number of ROB writes
system.switch_cpus3.timesIdled                  36608                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                4311431                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          102305977                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125738121                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    102305977                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.898533                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.898533                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.112925                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.112925                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       666361154                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      202651976                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      191834152                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34104                       # number of misc regfile writes
system.l20.replacements                         30884                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                          357386                       # Total number of references to valid blocks.
system.l20.sampled_refs                         32932                       # Sample count of references to valid blocks.
system.l20.avg_refs                         10.852241                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            2.173433                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.450526                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1693.784443                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           351.591598                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001061                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000220                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.827043                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.171676                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        65375                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  65375                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10643                       # number of Writeback hits
system.l20.Writeback_hits::total                10643                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        65375                       # number of demand (read+write) hits
system.l20.demand_hits::total                   65375                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        65375                       # number of overall hits
system.l20.overall_hits::total                  65375                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        30873                       # number of ReadReq misses
system.l20.ReadReq_misses::total                30884                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        30873                       # number of demand (read+write) misses
system.l20.demand_misses::total                 30884                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        30873                       # number of overall misses
system.l20.overall_misses::total                30884                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1430468                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5243030453                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5244460921                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1430468                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5243030453                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5244460921                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1430468                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5243030453                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5244460921                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96248                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96259                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10643                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10643                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96248                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96259                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96248                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96259                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.320765                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.320843                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.320765                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.320843                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.320765                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.320843                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 130042.545455                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 169825.752373                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 169811.582729                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 130042.545455                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 169825.752373                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 169811.582729                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 130042.545455                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 169825.752373                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 169811.582729                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5360                       # number of writebacks
system.l20.writebacks::total                     5360                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        30873                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           30884                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        30873                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            30884                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        30873                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           30884                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1305838                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4891323814                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4892629652                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1305838                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4891323814                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4892629652                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1305838                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4891323814                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4892629652                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.320765                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.320843                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.320765                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.320843                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.320765                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.320843                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 118712.545455                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 158433.706281                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 158419.558736                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 118712.545455                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 158433.706281                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 158419.558736                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 118712.545455                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 158433.706281                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 158419.558736                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         32705                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                          148026                       # Total number of references to valid blocks.
system.l21.sampled_refs                         34753                       # Sample count of references to valid blocks.
system.l21.avg_refs                          4.259373                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            5.035098                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.813976                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1682.330322                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           359.820604                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.002459                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000397                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.821450                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.175694                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        38452                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  38452                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8346                       # number of Writeback hits
system.l21.Writeback_hits::total                 8346                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        38452                       # number of demand (read+write) hits
system.l21.demand_hits::total                   38452                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        38452                       # number of overall hits
system.l21.overall_hits::total                  38452                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        32692                       # number of ReadReq misses
system.l21.ReadReq_misses::total                32705                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        32692                       # number of demand (read+write) misses
system.l21.demand_misses::total                 32705                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        32692                       # number of overall misses
system.l21.overall_misses::total                32705                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1724174                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   5771819974                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     5773544148                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1724174                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   5771819974                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      5773544148                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1724174                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   5771819974                       # number of overall miss cycles
system.l21.overall_miss_latency::total     5773544148                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        71144                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              71157                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8346                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8346                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        71144                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               71157                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        71144                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              71157                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.459519                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.459617                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.459519                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.459617                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.459519                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.459617                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 132628.769231                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 176551.449101                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 176533.990154                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 132628.769231                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 176551.449101                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 176533.990154                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 132628.769231                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 176551.449101                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 176533.990154                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4726                       # number of writebacks
system.l21.writebacks::total                     4726                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        32692                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           32705                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        32692                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            32705                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        32692                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           32705                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1570884                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   5392102776                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   5393673660                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1570884                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   5392102776                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   5393673660                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1570884                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   5392102776                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   5393673660                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.459519                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.459617                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.459519                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.459617                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.459519                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.459617                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 120837.230769                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 164936.460786                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 164918.931662                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 120837.230769                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 164936.460786                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 164918.931662                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 120837.230769                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 164936.460786                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 164918.931662                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         12369                       # number of replacements
system.l22.tagsinuse                             2048                       # Cycle average of tags in use
system.l22.total_refs                          188809                       # Total number of references to valid blocks.
system.l22.sampled_refs                         14417                       # Sample count of references to valid blocks.
system.l22.avg_refs                         13.096275                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           24.367960                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     1.437084                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1535.928385                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data           486.266570                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.011898                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000702                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.749965                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.237435                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        28626                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  28626                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9406                       # number of Writeback hits
system.l22.Writeback_hits::total                 9406                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        28626                       # number of demand (read+write) hits
system.l22.demand_hits::total                   28626                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        28626                       # number of overall hits
system.l22.overall_hits::total                  28626                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        12349                       # number of ReadReq misses
system.l22.ReadReq_misses::total                12363                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        12349                       # number of demand (read+write) misses
system.l22.demand_misses::total                 12363                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        12349                       # number of overall misses
system.l22.overall_misses::total                12363                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1979579                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1963857518                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1965837097                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1979579                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1963857518                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1965837097                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1979579                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1963857518                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1965837097                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        40975                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              40989                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9406                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9406                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        40975                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               40989                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        40975                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              40989                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.301379                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.301618                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.301379                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.301618                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.301379                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.301618                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 141398.500000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 159029.679974                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 159009.714228                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 141398.500000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 159029.679974                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 159009.714228                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 141398.500000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 159029.679974                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 159009.714228                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                5544                       # number of writebacks
system.l22.writebacks::total                     5544                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        12349                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           12363                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        12349                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            12363                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        12349                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           12363                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1820959                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1822960681                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1824781640                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1820959                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1822960681                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1824781640                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1820959                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1822960681                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1824781640                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.301379                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.301618                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.301379                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.301618                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.301379                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.301618                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 130068.500000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 147620.105353                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 147600.229718                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 130068.500000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 147620.105353                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 147600.229718                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 130068.500000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 147620.105353                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 147600.229718                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         18263                       # number of replacements
system.l23.tagsinuse                      2047.990063                       # Cycle average of tags in use
system.l23.total_refs                          209047                       # Total number of references to valid blocks.
system.l23.sampled_refs                         20311                       # Sample count of references to valid blocks.
system.l23.avg_refs                         10.292305                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           17.329670                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     1.079012                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1658.721915                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data           370.859466                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.008462                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000527                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.809923                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.181084                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999995                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        35241                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  35241                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           19912                       # number of Writeback hits
system.l23.Writeback_hits::total                19912                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        35241                       # number of demand (read+write) hits
system.l23.demand_hits::total                   35241                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        35241                       # number of overall hits
system.l23.overall_hits::total                  35241                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        18241                       # number of ReadReq misses
system.l23.ReadReq_misses::total                18254                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        18244                       # number of demand (read+write) misses
system.l23.demand_misses::total                 18257                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        18244                       # number of overall misses
system.l23.overall_misses::total                18257                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3180514                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   2739597236                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     2742777750                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       336288                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       336288                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3180514                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   2739933524                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      2743114038                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3180514                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   2739933524                       # number of overall miss cycles
system.l23.overall_miss_latency::total     2743114038                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        53482                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              53495                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        19912                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            19912                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        53485                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               53498                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        53485                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              53498                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.341068                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.341228                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.341105                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.341265                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.341105                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.341265                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 244654.923077                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 150188.982841                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 150256.258902                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       112096                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       112096                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 244654.923077                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 150182.718921                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 150249.988388                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 244654.923077                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 150182.718921                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 150249.988388                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks               10614                       # number of writebacks
system.l23.writebacks::total                    10614                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        18241                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           18254                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        18244                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            18257                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        18244                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           18257                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3032566                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   2531414420                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   2534446986                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       302298                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       302298                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3032566                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   2531716718                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   2534749284                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3032566                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   2531716718                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   2534749284                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.341068                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.341228                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.341105                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.341265                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.341105                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.341265                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 233274.307692                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 138776.076969                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 138843.376027                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       100766                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       100766                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 233274.307692                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 138769.826683                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 138837.119132                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 233274.307692                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 138769.826683                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 138837.119132                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996516                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015684849                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843348.183303                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996516                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15677188                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15677188                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15677188                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15677188                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15677188                       # number of overall hits
system.cpu0.icache.overall_hits::total       15677188                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1481838                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1481838                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1481838                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1481838                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1481838                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1481838                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15677199                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15677199                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15677199                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15677199                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15677199                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15677199                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 134712.545455                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 134712.545455                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 134712.545455                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 134712.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 134712.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 134712.545455                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1441468                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1441468                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1441468                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1441468                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1441468                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1441468                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 131042.545455                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 131042.545455                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 131042.545455                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 131042.545455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 131042.545455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 131042.545455                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96248                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191902555                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96504                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1988.545086                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.494814                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.505186                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915995                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084005                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11638147                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11638147                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709410                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709410                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17154                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17154                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19347557                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19347557                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19347557                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19347557                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       363935                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       363935                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          115                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          115                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       364050                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        364050                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       364050                       # number of overall misses
system.cpu0.dcache.overall_misses::total       364050                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  23823792847                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  23823792847                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6954518                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6954518                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  23830747365                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23830747365                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  23830747365                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23830747365                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     12002082                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12002082                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17154                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17154                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19711607                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19711607                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19711607                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19711607                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030323                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030323                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018469                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018469                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018469                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018469                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 65461.669933                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 65461.669933                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 60474.069565                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 60474.069565                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 65460.094396                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 65460.094396                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 65460.094396                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 65460.094396                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10643                       # number of writebacks
system.cpu0.dcache.writebacks::total            10643                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       267687                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       267687                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       267802                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       267802                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       267802                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       267802                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96248                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96248                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96248                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96248                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96248                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96248                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5755449537                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5755449537                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5755449537                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5755449537                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5755449537                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5755449537                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008019                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008019                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004883                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004883                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004883                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004883                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 59798.120865                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 59798.120865                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 59798.120865                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 59798.120865                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 59798.120865                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 59798.120865                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996984                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020019066                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056490.052419                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996984                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14938311                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14938311                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14938311                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14938311                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14938311                       # number of overall hits
system.cpu1.icache.overall_hits::total       14938311                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2092572                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2092572                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2092572                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2092572                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2092572                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2092572                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14938327                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14938327                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14938327                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14938327                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14938327                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14938327                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 130785.750000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 130785.750000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 130785.750000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 130785.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 130785.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 130785.750000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1737174                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1737174                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1737174                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1737174                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1737174                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1737174                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 133628.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 133628.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 133628.769231                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 133628.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 133628.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 133628.769231                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 71143                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180931368                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 71399                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2534.088265                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.696341                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.303659                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901158                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098842                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10328225                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10328225                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6831284                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6831284                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        22147                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        22147                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16152                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16152                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17159509                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17159509                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17159509                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17159509                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       158959                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       158959                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       158959                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        158959                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       158959                       # number of overall misses
system.cpu1.dcache.overall_misses::total       158959                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  15492267118                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  15492267118                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  15492267118                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  15492267118                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  15492267118                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  15492267118                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10487184                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10487184                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6831284                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6831284                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        22147                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22147                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16152                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16152                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17318468                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17318468                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17318468                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17318468                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015157                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015157                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009179                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009179                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009179                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009179                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 97460.773646                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 97460.773646                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 97460.773646                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 97460.773646                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 97460.773646                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 97460.773646                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8346                       # number of writebacks
system.cpu1.dcache.writebacks::total             8346                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        87815                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        87815                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        87815                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        87815                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        87815                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        87815                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        71144                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        71144                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        71144                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        71144                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        71144                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        71144                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6075607922                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6075607922                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6075607922                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6075607922                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6075607922                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6075607922                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006784                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006784                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004108                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004108                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004108                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004108                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 85398.739486                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85398.739486                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 85398.739486                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85398.739486                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 85398.739486                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85398.739486                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997837                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1019119407                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2201121.829374                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997837                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022432                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16159533                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16159533                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16159533                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16159533                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16159533                       # number of overall hits
system.cpu2.icache.overall_hits::total       16159533                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2692636                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2692636                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2692636                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2692636                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2692636                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2692636                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16159550                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16159550                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16159550                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16159550                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16159550                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16159550                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 158390.352941                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 158390.352941                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 158390.352941                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 158390.352941                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 158390.352941                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 158390.352941                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1999249                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1999249                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1999249                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1999249                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1999249                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1999249                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 142803.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 142803.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 142803.500000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 142803.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 142803.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 142803.500000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 40975                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               170553628                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 41231                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4136.538721                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.919306                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.080694                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905935                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094065                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10998746                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10998746                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7419570                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7419570                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17774                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17774                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17774                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17774                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18418316                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18418316                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18418316                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18418316                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       106068                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       106068                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       106068                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        106068                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       106068                       # number of overall misses
system.cpu2.dcache.overall_misses::total       106068                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8432376583                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8432376583                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8432376583                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8432376583                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8432376583                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8432376583                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11104814                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11104814                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7419570                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7419570                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17774                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17774                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17774                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17774                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18524384                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18524384                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18524384                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18524384                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009552                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009552                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005726                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005726                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005726                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005726                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 79499.722659                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 79499.722659                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 79499.722659                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 79499.722659                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 79499.722659                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 79499.722659                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9406                       # number of writebacks
system.cpu2.dcache.writebacks::total             9406                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        65093                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        65093                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        65093                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        65093                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        65093                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        65093                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        40975                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        40975                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        40975                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        40975                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        40975                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        40975                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2156134231                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2156134231                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2156134231                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2156134231                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2156134231                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2156134231                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003690                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003690                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002212                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002212                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002212                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002212                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 52620.725589                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 52620.725589                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 52620.725589                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 52620.725589                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 52620.725589                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 52620.725589                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.997125                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1020400079                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2057258.223790                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.997125                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     17176658                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       17176658                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     17176658                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        17176658                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     17176658                       # number of overall hits
system.cpu3.icache.overall_hits::total       17176658                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4287513                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4287513                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4287513                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4287513                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4287513                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4287513                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     17176675                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     17176675                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     17176675                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     17176675                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     17176675                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     17176675                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 252206.647059                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 252206.647059                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 252206.647059                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 252206.647059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 252206.647059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 252206.647059                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3193990                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3193990                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3193990                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3193990                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3193990                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3193990                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 245691.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 245691.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 245691.538462                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 245691.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 245691.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 245691.538462                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 53485                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174528779                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 53741                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3247.590834                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.239802                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.760198                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911093                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088907                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10675217                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10675217                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7349346                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7349346                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18003                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18003                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17052                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17052                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     18024563                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        18024563                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     18024563                       # number of overall hits
system.cpu3.dcache.overall_hits::total       18024563                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       135366                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       135366                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3970                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3970                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       139336                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        139336                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       139336                       # number of overall misses
system.cpu3.dcache.overall_misses::total       139336                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  11135771098                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  11135771098                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    568662502                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    568662502                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  11704433600                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  11704433600                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  11704433600                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  11704433600                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10810583                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10810583                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7353316                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7353316                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18003                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18003                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17052                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17052                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18163899                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18163899                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18163899                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18163899                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012522                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012522                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000540                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000540                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007671                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007671                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007671                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007671                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 82264.166024                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 82264.166024                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 143239.924937                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 143239.924937                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 84001.504277                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 84001.504277                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 84001.504277                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 84001.504277                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1865518                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             23                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 81109.478261                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        19912                       # number of writebacks
system.cpu3.dcache.writebacks::total            19912                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        81884                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        81884                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3967                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3967                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        85851                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        85851                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        85851                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        85851                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        53482                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        53482                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        53485                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        53485                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        53485                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        53485                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3044131680                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3044131680                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       339288                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       339288                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3044470968                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3044470968                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3044470968                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3044470968                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004947                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004947                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002945                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002945                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002945                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002945                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 56918.807823                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 56918.807823                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data       113096                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total       113096                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 56921.958830                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 56921.958830                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 56921.958830                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 56921.958830                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
