{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 19 13:50:46 2011 " "Info: Processing started: Wed Oct 19 13:50:46 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off key_scan -c key_scan " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off key_scan -c key_scan" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Divider/Divider.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Divider/Divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Info: Found entity 1: Divider" {  } { { "../Divider/Divider.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/Divider/Divider.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Shake/Shake.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Shake/Shake.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shake " "Info: Found entity 1: Shake" {  } { { "../Shake/Shake.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/Shake/Shake.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../key_input/key_input.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../key_input/key_input.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 key_input " "Info: Found entity 1: key_input" {  } { { "../key_input/key_input.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/key_input/key_input.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Keyboard_Scan/Keyboard_Scan.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Keyboard_Scan/Keyboard_Scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 Keyboard_Scan " "Info: Found entity 1: Keyboard_Scan" {  } { { "../Keyboard_Scan/Keyboard_Scan.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/Keyboard_Scan/Keyboard_Scan.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Keyboard_Identify/Keyboard_Identify.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Keyboard_Identify/Keyboard_Identify.v" { { "Info" "ISGN_ENTITY_NAME" "1 Keyboard_Identify " "Info: Found entity 1: Keyboard_Identify" {  } { { "../Keyboard_Identify/Keyboard_Identify.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/Keyboard_Identify/Keyboard_Identify.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Divider1/Divider1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Divider1/Divider1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divider1 " "Info: Found entity 1: Divider1" {  } { { "../Divider1/Divider1.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/Divider1/Divider1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../key_fsm/key_fsm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../key_fsm/key_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_fsm " "Info: Found entity 1: key_fsm" {  } { { "../key_fsm/key_fsm.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/key_fsm/key_fsm.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_scan.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file key_scan.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 key_scan " "Info: Found entity 1: key_scan" {  } { { "key_scan.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/key_scan/key_scan.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "key_scan " "Info: Elaborating entity \"key_scan\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_input key_input:inst " "Info: Elaborating entity \"key_input\" for hierarchy \"key_input:inst\"" {  } { { "key_scan.bdf" "inst" { Schematic "E:/Studies/Junior/EDA/Simple CPU/key_scan/key_scan.bdf" { { 160 200 344 320 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shake key_input:inst\|Shake:inst3 " "Info: Elaborating entity \"Shake\" for hierarchy \"key_input:inst\|Shake:inst3\"" {  } { { "../key_input/key_input.bdf" "inst3" { Schematic "E:/Studies/Junior/EDA/Simple CPU/key_input/key_input.bdf" { { 96 616 744 192 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Shake.v(16) " "Warning (10230): Verilog HDL assignment warning at Shake.v(16): truncated value with size 32 to match size of target (3)" {  } { { "../Shake/Shake.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/Shake/Shake.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Shake.v(21) " "Warning (10230): Verilog HDL assignment warning at Shake.v(21): truncated value with size 32 to match size of target (3)" {  } { { "../Shake/Shake.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/Shake/Shake.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard_Identify key_input:inst\|Keyboard_Identify:inst1 " "Info: Elaborating entity \"Keyboard_Identify\" for hierarchy \"key_input:inst\|Keyboard_Identify:inst1\"" {  } { { "../key_input/key_input.bdf" "inst1" { Schematic "E:/Studies/Junior/EDA/Simple CPU/key_input/key_input.bdf" { { 96 400 552 192 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Keyboard_Identify.v(13) " "Warning (10230): Verilog HDL assignment warning at Keyboard_Identify.v(13): truncated value with size 32 to match size of target (1)" {  } { { "../Keyboard_Identify/Keyboard_Identify.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/Keyboard_Identify/Keyboard_Identify.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Keyboard_Identify.v(22) " "Warning (10230): Verilog HDL assignment warning at Keyboard_Identify.v(22): truncated value with size 32 to match size of target (1)" {  } { { "../Keyboard_Identify/Keyboard_Identify.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/Keyboard_Identify/Keyboard_Identify.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Keyboard_Identify.v(27) " "Warning (10230): Verilog HDL assignment warning at Keyboard_Identify.v(27): truncated value with size 32 to match size of target (1)" {  } { { "../Keyboard_Identify/Keyboard_Identify.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/Keyboard_Identify/Keyboard_Identify.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Keyboard_Identify.v(35) " "Warning (10230): Verilog HDL assignment warning at Keyboard_Identify.v(35): truncated value with size 32 to match size of target (1)" {  } { { "../Keyboard_Identify/Keyboard_Identify.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/Keyboard_Identify/Keyboard_Identify.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Keyboard_Identify.v(142) " "Warning (10230): Verilog HDL assignment warning at Keyboard_Identify.v(142): truncated value with size 32 to match size of target (1)" {  } { { "../Keyboard_Identify/Keyboard_Identify.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/Keyboard_Identify/Keyboard_Identify.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard_Scan key_input:inst\|Keyboard_Scan:inst2 " "Info: Elaborating entity \"Keyboard_Scan\" for hierarchy \"key_input:inst\|Keyboard_Scan:inst2\"" {  } { { "../key_input/key_input.bdf" "inst2" { Schematic "E:/Studies/Junior/EDA/Simple CPU/key_input/key_input.bdf" { { 128 232 344 224 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_fsm key_fsm:inst1 " "Info: Elaborating entity \"key_fsm\" for hierarchy \"key_fsm:inst1\"" {  } { { "key_scan.bdf" "inst1" { Schematic "E:/Studies/Junior/EDA/Simple CPU/key_scan/key_scan.bdf" { { 144 624 808 432 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 key_fsm.v(40) " "Warning (10230): Verilog HDL assignment warning at key_fsm.v(40): truncated value with size 32 to match size of target (16)" {  } { { "../key_fsm/key_fsm.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/key_fsm/key_fsm.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 key_fsm.v(41) " "Warning (10230): Verilog HDL assignment warning at key_fsm.v(41): truncated value with size 32 to match size of target (16)" {  } { { "../key_fsm/key_fsm.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/key_fsm/key_fsm.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 key_fsm.v(69) " "Warning (10230): Verilog HDL assignment warning at key_fsm.v(69): truncated value with size 32 to match size of target (2)" {  } { { "../key_fsm/key_fsm.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/key_fsm/key_fsm.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 key_fsm.v(93) " "Warning (10230): Verilog HDL assignment warning at key_fsm.v(93): truncated value with size 32 to match size of target (2)" {  } { { "../key_fsm/key_fsm.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/key_fsm/key_fsm.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 key_fsm.v(177) " "Warning (10230): Verilog HDL assignment warning at key_fsm.v(177): truncated value with size 32 to match size of target (2)" {  } { { "../key_fsm/key_fsm.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/key_fsm/key_fsm.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 key_fsm.v(199) " "Warning (10230): Verilog HDL assignment warning at key_fsm.v(199): truncated value with size 32 to match size of target (2)" {  } { { "../key_fsm/key_fsm.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/key_fsm/key_fsm.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "key_fsm:inst1\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"key_fsm:inst1\|Mult1\"" {  } { { "../key_fsm/key_fsm.v" "Mult1" { Text "E:/Studies/Junior/EDA/Simple CPU/key_fsm/key_fsm.v" 41 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "key_fsm:inst1\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"key_fsm:inst1\|Mult0\"" {  } { { "../key_fsm/key_fsm.v" "Mult0" { Text "E:/Studies/Junior/EDA/Simple CPU/key_fsm/key_fsm.v" 40 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "key_fsm:inst1\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"key_fsm:inst1\|lpm_mult:Mult1\"" {  } { { "../key_fsm/key_fsm.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/key_fsm/key_fsm.v" 41 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "key_fsm:inst1\|lpm_mult:Mult1 " "Info: Instantiated megafunction \"key_fsm:inst1\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Info: Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Info: Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Info: Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Info: Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../key_fsm/key_fsm.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/key_fsm/key_fsm.v" 41 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "key_fsm:inst1\|lpm_mult:Mult1\|multcore:mult_core key_fsm:inst1\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"key_fsm:inst1\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"key_fsm:inst1\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/program files/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "../key_fsm/key_fsm.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/key_fsm/key_fsm.v" 41 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "key_fsm:inst1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder key_fsm:inst1\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"key_fsm:inst1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"key_fsm:inst1\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/program files/altera/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../key_fsm/key_fsm.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/key_fsm/key_fsm.v" 41 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "key_fsm:inst1\|lpm_mult:Mult1\|altshift:external_latency_ffs key_fsm:inst1\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"key_fsm:inst1\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"key_fsm:inst1\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/program files/altera/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "../key_fsm/key_fsm.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/key_fsm/key_fsm.v" 41 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "ALU_OP\[7\] GND " "Warning (13410): Pin \"ALU_OP\[7\]\" is stuck at GND" {  } { { "key_scan.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/key_scan/key_scan.bdf" { { 232 840 1016 248 "ALU_OP\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ALU_OP\[6\] GND " "Warning (13410): Pin \"ALU_OP\[6\]\" is stuck at GND" {  } { { "key_scan.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/key_scan/key_scan.bdf" { { 232 840 1016 248 "ALU_OP\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ALU_OP\[5\] GND " "Warning (13410): Pin \"ALU_OP\[5\]\" is stuck at GND" {  } { { "key_scan.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/key_scan/key_scan.bdf" { { 232 840 1016 248 "ALU_OP\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DSTH\[7\] GND " "Warning (13410): Pin \"DSTH\[7\]\" is stuck at GND" {  } { { "key_scan.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/key_scan/key_scan.bdf" { { 200 840 1016 216 "DSTH\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DSTH\[6\] GND " "Warning (13410): Pin \"DSTH\[6\]\" is stuck at GND" {  } { { "key_scan.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/key_scan/key_scan.bdf" { { 200 840 1016 216 "DSTH\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DSTH\[5\] GND " "Warning (13410): Pin \"DSTH\[5\]\" is stuck at GND" {  } { { "key_scan.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/key_scan/key_scan.bdf" { { 200 840 1016 216 "DSTH\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DSTH\[4\] GND " "Warning (13410): Pin \"DSTH\[4\]\" is stuck at GND" {  } { { "key_scan.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/key_scan/key_scan.bdf" { { 200 840 1016 216 "DSTH\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRCH\[7\] GND " "Warning (13410): Pin \"SRCH\[7\]\" is stuck at GND" {  } { { "key_scan.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/key_scan/key_scan.bdf" { { 168 840 1016 184 "SRCH\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRCH\[6\] GND " "Warning (13410): Pin \"SRCH\[6\]\" is stuck at GND" {  } { { "key_scan.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/key_scan/key_scan.bdf" { { 168 840 1016 184 "SRCH\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRCH\[5\] GND " "Warning (13410): Pin \"SRCH\[5\]\" is stuck at GND" {  } { { "key_scan.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/key_scan/key_scan.bdf" { { 168 840 1016 184 "SRCH\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRCH\[4\] GND " "Warning (13410): Pin \"SRCH\[4\]\" is stuck at GND" {  } { { "key_scan.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/key_scan/key_scan.bdf" { { 168 840 1016 184 "SRCH\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 5 " "Info: 5 registers lost all their fanouts during netlist optimizations. The first 5 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key_fsm:inst1\|state~39 " "Info: Register \"key_fsm:inst1\|state~39\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key_fsm:inst1\|state~40 " "Info: Register \"key_fsm:inst1\|state~40\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key_fsm:inst1\|state~41 " "Info: Register \"key_fsm:inst1\|state~41\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key_input:inst\|Keyboard_Scan:inst2\|state~9 " "Info: Register \"key_input:inst\|Keyboard_Scan:inst2\|state~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "key_input:inst\|Keyboard_Scan:inst2\|state~10 " "Info: Register \"key_input:inst\|Keyboard_Scan:inst2\|state~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "271 " "Info: Implemented 271 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Info: Implemented 79 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "186 " "Info: Implemented 186 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Info: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 19 13:50:50 2011 " "Info: Processing ended: Wed Oct 19 13:50:50 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
