{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744245648482 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744245648483 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  9 21:40:48 2025 " "Processing started: Wed Apr  9 21:40:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744245648483 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744245648483 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pbl1 -c pbl1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pbl1 -c pbl1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744245648483 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744245649238 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744245649239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 3 3 " "Found 3 design units, including 3 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/debounce.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744245665343 ""} { "Info" "ISGN_ENTITY_NAME" "2 DivisorClock " "Found entity 2: DivisorClock" {  } { { "debounce.v" "" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/debounce.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744245665343 ""} { "Info" "ISGN_ENTITY_NAME" "3 FlipFlopEstavel " "Found entity 3: FlipFlopEstavel" {  } { { "debounce.v" "" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/debounce.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744245665343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744245665343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadormatrizes.v 1 1 " "Found 1 design units, including 1 entities, in source file somadormatrizes.v" { { "Info" "ISGN_ENTITY_NAME" "1 SomadorMatrizes " "Found entity 1: SomadorMatrizes" {  } { { "SomadorMatrizes.v" "" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/SomadorMatrizes.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744245665347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744245665347 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "MATRIZ_5x5 SomadorMatrizes.v 3 SubtratorMatrizes.v(3) " "Verilog HDL macro warning at SubtratorMatrizes.v(3): overriding existing definition for macro \"MATRIZ_5x5\", which was defined in \"SomadorMatrizes.v\", line 3" {  } { { "SubtratorMatrizes.v" "" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/SubtratorMatrizes.v" 3 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1744245665350 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "indice SomadorMatrizes.v 4 SubtratorMatrizes.v(4) " "Verilog HDL macro warning at SubtratorMatrizes.v(4): overriding existing definition for macro \"indice\", which was defined in \"SomadorMatrizes.v\", line 4" {  } { { "SubtratorMatrizes.v" "" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/SubtratorMatrizes.v" 4 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1744245665351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtratormatrizes.v 1 1 " "Found 1 design units, including 1 entities, in source file subtratormatrizes.v" { { "Info" "ISGN_ENTITY_NAME" "1 SubtratorMatrizes " "Found entity 1: SubtratorMatrizes" {  } { { "SubtratorMatrizes.v" "" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/SubtratorMatrizes.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744245665352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744245665352 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "MATRIZ_5x5 SomadorMatrizes.v 3 MultiplicadorMatrizes.v(5) " "Verilog HDL macro warning at MultiplicadorMatrizes.v(5): overriding existing definition for macro \"MATRIZ_5x5\", which was defined in \"SomadorMatrizes.v\", line 3" {  } { { "MultiplicadorMatrizes.v" "" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/MultiplicadorMatrizes.v" 5 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1744245665355 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "indice SomadorMatrizes.v 4 MultiplicadorMatrizes.v(6) " "Verilog HDL macro warning at MultiplicadorMatrizes.v(6): overriding existing definition for macro \"indice\", which was defined in \"SomadorMatrizes.v\", line 4" {  } { { "MultiplicadorMatrizes.v" "" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/MultiplicadorMatrizes.v" 6 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1744245665355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicadormatrizes.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicadormatrizes.v" { { "Info" "ISGN_ENTITY_NAME" "1 MultiplicadorMatrizes " "Found entity 1: MultiplicadorMatrizes" {  } { { "MultiplicadorMatrizes.v" "" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/MultiplicadorMatrizes.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744245665356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744245665356 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "MATRIZ_5x5 SomadorMatrizes.v 3 MultiplicadorEscalar.v(4) " "Verilog HDL macro warning at MultiplicadorEscalar.v(4): overriding existing definition for macro \"MATRIZ_5x5\", which was defined in \"SomadorMatrizes.v\", line 3" {  } { { "MultiplicadorEscalar.v" "" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/MultiplicadorEscalar.v" 4 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1744245665359 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ELEMENTO_8 MultiplicadorMatrizes.v 4 MultiplicadorEscalar.v(5) " "Verilog HDL macro warning at MultiplicadorEscalar.v(5): overriding existing definition for macro \"ELEMENTO_8\", which was defined in \"MultiplicadorMatrizes.v\", line 4" {  } { { "MultiplicadorEscalar.v" "" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/MultiplicadorEscalar.v" 5 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1744245665359 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "indice SomadorMatrizes.v 4 MultiplicadorEscalar.v(6) " "Verilog HDL macro warning at MultiplicadorEscalar.v(6): overriding existing definition for macro \"indice\", which was defined in \"SomadorMatrizes.v\", line 4" {  } { { "MultiplicadorEscalar.v" "" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/MultiplicadorEscalar.v" 6 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1744245665359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicadorescalar.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicadorescalar.v" { { "Info" "ISGN_ENTITY_NAME" "1 MultiplicadorEscalar " "Found entity 1: MultiplicadorEscalar" {  } { { "MultiplicadorEscalar.v" "" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/MultiplicadorEscalar.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744245665360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744245665360 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "MATRIZ_5x5 SomadorMatrizes.v 3 TransporMatriz.v(3) " "Verilog HDL macro warning at TransporMatriz.v(3): overriding existing definition for macro \"MATRIZ_5x5\", which was defined in \"SomadorMatrizes.v\", line 3" {  } { { "TransporMatriz.v" "" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/TransporMatriz.v" 3 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1744245665363 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "indice SomadorMatrizes.v 4 TransporMatriz.v(4) " "Verilog HDL macro warning at TransporMatriz.v(4): overriding existing definition for macro \"indice\", which was defined in \"SomadorMatrizes.v\", line 4" {  } { { "TransporMatriz.v" "" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/TransporMatriz.v" 4 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1744245665363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transpormatriz.v 1 1 " "Found 1 design units, including 1 entities, in source file transpormatriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 TransporMatriz " "Found entity 1: TransporMatriz" {  } { { "TransporMatriz.v" "" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/TransporMatriz.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744245665364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744245665364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opostamatriz.v 1 1 " "Found 1 design units, including 1 entities, in source file opostamatriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 OpostaMatriz " "Found entity 1: OpostaMatriz" {  } { { "OpostaMatriz.v" "" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/OpostaMatriz.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744245665367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744245665367 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "MATRIZ_5x5 SomadorMatrizes.v 3 UnidadeOperacoesMatriz.v(3) " "Verilog HDL macro warning at UnidadeOperacoesMatriz.v(3): overriding existing definition for macro \"MATRIZ_5x5\", which was defined in \"SomadorMatrizes.v\", line 3" {  } { { "UnidadeOperacoesMatriz.v" "" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/UnidadeOperacoesMatriz.v" 3 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1744245665370 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ELEMENTO_8 MultiplicadorMatrizes.v 4 UnidadeOperacoesMatriz.v(4) " "Verilog HDL macro warning at UnidadeOperacoesMatriz.v(4): overriding existing definition for macro \"ELEMENTO_8\", which was defined in \"MultiplicadorMatrizes.v\", line 4" {  } { { "UnidadeOperacoesMatriz.v" "" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/UnidadeOperacoesMatriz.v" 4 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1744245665370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadeoperacoesmatriz.v 1 1 " "Found 1 design units, including 1 entities, in source file unidadeoperacoesmatriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadeOperacoesMatriz " "Found entity 1: UnidadeOperacoesMatriz" {  } { { "UnidadeOperacoesMatriz.v" "" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/UnidadeOperacoesMatriz.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744245665371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744245665371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maintoplevel.v 1 1 " "Found 1 design units, including 1 entities, in source file maintoplevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 MainTopLevel " "Found entity 1: MainTopLevel" {  } { { "MainTopLevel.v" "" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/MainTopLevel.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744245665374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744245665374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744245665377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744245665377 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tamanho UnidadeOperacoesMatriz.v(25) " "Verilog HDL Implicit Net warning at UnidadeOperacoesMatriz.v(25): created implicit net for \"tamanho\"" {  } { { "UnidadeOperacoesMatriz.v" "" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/UnidadeOperacoesMatriz.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744245665377 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MainTopLevel " "Elaborating entity \"MainTopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744245665478 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MainTopLevel.v(57) " "Verilog HDL assignment warning at MainTopLevel.v(57): truncated value with size 32 to match size of target (8)" {  } { { "MainTopLevel.v" "" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/MainTopLevel.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744245665485 "|MainTopLevel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MainTopLevel.v(62) " "Verilog HDL assignment warning at MainTopLevel.v(62): truncated value with size 32 to match size of target (3)" {  } { { "MainTopLevel.v" "" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/MainTopLevel.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744245665486 "|MainTopLevel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MainTopLevel.v(63) " "Verilog HDL assignment warning at MainTopLevel.v(63): truncated value with size 32 to match size of target (8)" {  } { { "MainTopLevel.v" "" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/MainTopLevel.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744245665486 "|MainTopLevel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MainTopLevel.v(68) " "Verilog HDL assignment warning at MainTopLevel.v(68): truncated value with size 32 to match size of target (8)" {  } { { "MainTopLevel.v" "" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/MainTopLevel.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744245665486 "|MainTopLevel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MainTopLevel.v(73) " "Verilog HDL assignment warning at MainTopLevel.v(73): truncated value with size 32 to match size of target (3)" {  } { { "MainTopLevel.v" "" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/MainTopLevel.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744245665486 "|MainTopLevel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MainTopLevel.v(74) " "Verilog HDL assignment warning at MainTopLevel.v(74): truncated value with size 32 to match size of target (8)" {  } { { "MainTopLevel.v" "" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/MainTopLevel.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744245665486 "|MainTopLevel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MainTopLevel.v(78) " "Verilog HDL assignment warning at MainTopLevel.v(78): truncated value with size 32 to match size of target (8)" {  } { { "MainTopLevel.v" "" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/MainTopLevel.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744245665486 "|MainTopLevel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MainTopLevel.v(83) " "Verilog HDL assignment warning at MainTopLevel.v(83): truncated value with size 32 to match size of target (8)" {  } { { "MainTopLevel.v" "" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/MainTopLevel.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744245665486 "|MainTopLevel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MainTopLevel.v(88) " "Verilog HDL assignment warning at MainTopLevel.v(88): truncated value with size 32 to match size of target (8)" {  } { { "MainTopLevel.v" "" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/MainTopLevel.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744245665486 "|MainTopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:memory " "Elaborating entity \"ram\" for hierarchy \"ram:memory\"" {  } { { "MainTopLevel.v" "memory" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/MainTopLevel.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744245665648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:memory\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/ram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744245666081 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:memory\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/ram.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744245666099 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744245666100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744245666100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744245666100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744245666100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744245666100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744245666100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744245666100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744245666100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744245666100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744245666100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744245666100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744245666100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 256 " "Parameter \"width_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744245666100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744245666100 ""}  } { { "ram.v" "" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/ram.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744245666100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1pn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1pn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1pn1 " "Found entity 1: altsyncram_1pn1" {  } { { "db/altsyncram_1pn1.tdf" "" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/db/altsyncram_1pn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744245666187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744245666187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1pn1 ram:memory\|altsyncram:altsyncram_component\|altsyncram_1pn1:auto_generated " "Elaborating entity \"altsyncram_1pn1\" for hierarchy \"ram:memory\|altsyncram:altsyncram_component\|altsyncram_1pn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744245666187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k1e2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k1e2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k1e2 " "Found entity 1: altsyncram_k1e2" {  } { { "db/altsyncram_k1e2.tdf" "" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/db/altsyncram_k1e2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744245666351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744245666351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k1e2 ram:memory\|altsyncram:altsyncram_component\|altsyncram_1pn1:auto_generated\|altsyncram_k1e2:altsyncram1 " "Elaborating entity \"altsyncram_k1e2\" for hierarchy \"ram:memory\|altsyncram:altsyncram_component\|altsyncram_1pn1:auto_generated\|altsyncram_k1e2:altsyncram1\"" {  } { { "db/altsyncram_1pn1.tdf" "altsyncram1" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/db/altsyncram_1pn1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744245666351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ram:memory\|altsyncram:altsyncram_component\|altsyncram_1pn1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ram:memory\|altsyncram:altsyncram_component\|altsyncram_1pn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_1pn1.tdf" "mgl_prim2" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/db/altsyncram_1pn1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744245667947 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:memory\|altsyncram:altsyncram_component\|altsyncram_1pn1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ram:memory\|altsyncram:altsyncram_component\|altsyncram_1pn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_1pn1.tdf" "" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/db/altsyncram_1pn1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744245667976 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:memory\|altsyncram:altsyncram_component\|altsyncram_1pn1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ram:memory\|altsyncram:altsyncram_component\|altsyncram_1pn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744245667976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744245667976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744245667976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744245667976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744245667976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 9 " "Parameter \"SHIFT_COUNT_BITS\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744245667976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 256 " "Parameter \"WIDTH_WORD\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744245667976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744245667976 ""}  } { { "db/altsyncram_1pn1.tdf" "" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/db/altsyncram_1pn1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744245667976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ram:memory\|altsyncram:altsyncram_component\|altsyncram_1pn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ram:memory\|altsyncram:altsyncram_component\|altsyncram_1pn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744245668123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ram:memory\|altsyncram:altsyncram_component\|altsyncram_1pn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ram:memory\|altsyncram:altsyncram_component\|altsyncram_1pn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744245668321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ram:memory\|altsyncram:altsyncram_component\|altsyncram_1pn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ram:memory\|altsyncram:altsyncram_component\|altsyncram_1pn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744245668493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeOperacoesMatriz UnidadeOperacoesMatriz:unidade_operacoes " "Elaborating entity \"UnidadeOperacoesMatriz\" for hierarchy \"UnidadeOperacoesMatriz:unidade_operacoes\"" {  } { { "MainTopLevel.v" "unidade_operacoes" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/MainTopLevel.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744245668549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomadorMatrizes UnidadeOperacoesMatriz:unidade_operacoes\|SomadorMatrizes:soma_mod " "Elaborating entity \"SomadorMatrizes\" for hierarchy \"UnidadeOperacoesMatriz:unidade_operacoes\|SomadorMatrizes:soma_mod\"" {  } { { "UnidadeOperacoesMatriz.v" "soma_mod" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/UnidadeOperacoesMatriz.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744245668606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SubtratorMatrizes UnidadeOperacoesMatriz:unidade_operacoes\|SubtratorMatrizes:sub_mod " "Elaborating entity \"SubtratorMatrizes\" for hierarchy \"UnidadeOperacoesMatriz:unidade_operacoes\|SubtratorMatrizes:sub_mod\"" {  } { { "UnidadeOperacoesMatriz.v" "sub_mod" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/UnidadeOperacoesMatriz.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744245668623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultiplicadorEscalar UnidadeOperacoesMatriz:unidade_operacoes\|MultiplicadorEscalar:escalar_mod " "Elaborating entity \"MultiplicadorEscalar\" for hierarchy \"UnidadeOperacoesMatriz:unidade_operacoes\|MultiplicadorEscalar:escalar_mod\"" {  } { { "UnidadeOperacoesMatriz.v" "escalar_mod" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/UnidadeOperacoesMatriz.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744245668644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OpostaMatriz UnidadeOperacoesMatriz:unidade_operacoes\|OpostaMatriz:oposto_mod " "Elaborating entity \"OpostaMatriz\" for hierarchy \"UnidadeOperacoesMatriz:unidade_operacoes\|OpostaMatriz:oposto_mod\"" {  } { { "UnidadeOperacoesMatriz.v" "oposto_mod" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/UnidadeOperacoesMatriz.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744245668666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TransporMatriz UnidadeOperacoesMatriz:unidade_operacoes\|TransporMatriz:transposta_mod " "Elaborating entity \"TransporMatriz\" for hierarchy \"UnidadeOperacoesMatriz:unidade_operacoes\|TransporMatriz:transposta_mod\"" {  } { { "UnidadeOperacoesMatriz.v" "transposta_mod" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/UnidadeOperacoesMatriz.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744245668685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultiplicadorMatrizes UnidadeOperacoesMatriz:unidade_operacoes\|MultiplicadorMatrizes:mult_mod " "Elaborating entity \"MultiplicadorMatrizes\" for hierarchy \"UnidadeOperacoesMatriz:unidade_operacoes\|MultiplicadorMatrizes:mult_mod\"" {  } { { "UnidadeOperacoesMatriz.v" "mult_mod" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/UnidadeOperacoesMatriz.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744245668698 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MultiplicadorMatrizes.v(62) " "Verilog HDL assignment warning at MultiplicadorMatrizes.v(62): truncated value with size 32 to match size of target (8)" {  } { { "MultiplicadorMatrizes.v" "" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/MultiplicadorMatrizes.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744245668766 "|MainTopLevel|UnidadeOperacoesMatriz:unidade_operacoes|MultiplicadorMatrizes:mult_mod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debouncer " "Elaborating entity \"debounce\" for hierarchy \"debounce:debouncer\"" {  } { { "MainTopLevel.v" "debouncer" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/MainTopLevel.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744245669198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorClock debounce:debouncer\|DivisorClock:divisor " "Elaborating entity \"DivisorClock\" for hierarchy \"debounce:debouncer\|DivisorClock:divisor\"" {  } { { "debounce.v" "divisor" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/debounce.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744245669204 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 debounce.v(39) " "Verilog HDL assignment warning at debounce.v(39): truncated value with size 32 to match size of target (27)" {  } { { "debounce.v" "" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/debounce.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744245669205 "|MainTopLevel|debounce:debouncer|DivisorClock:divisor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlopEstavel debounce:debouncer\|FlipFlopEstavel:ff0 " "Elaborating entity \"FlipFlopEstavel\" for hierarchy \"debounce:debouncer\|FlipFlopEstavel:ff0\"" {  } { { "debounce.v" "ff0" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/debounce.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744245669214 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1744245669790 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.04.09.21:41:12 Progress: Loading sldd144d38a/alt_sld_fab_wrapper_hw.tcl " "2025.04.09.21:41:12 Progress: Loading sldd144d38a/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744245672577 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744245674739 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744245674850 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744245676818 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744245676909 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744245677005 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744245677112 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744245677125 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744245677125 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1744245677837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd144d38a/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd144d38a/alt_sld_fab.v" "" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/db/ip/sldd144d38a/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744245678089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744245678089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744245678172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744245678172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744245678185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744245678185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744245678253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744245678253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744245678361 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744245678361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744245678361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/workspace/uefs/Sistemas Digitais/final_attempt_without_const/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744245678425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744245678425 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1744245681512 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744245683766 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744245687046 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744245688278 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744245688278 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2954 " "Implemented 2954 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744245688529 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744245688529 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2640 " "Implemented 2640 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744245688529 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1744245688529 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "45 " "Implemented 45 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1744245688529 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744245688529 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5082 " "Peak virtual memory: 5082 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744245688556 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  9 21:41:28 2025 " "Processing ended: Wed Apr  9 21:41:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744245688556 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744245688556 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744245688556 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744245688556 ""}
