`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 19.11-s087_1
// Generated on: Sep  6 2022 17:00:08 CEST (Sep  6 2022 15:00:08 UTC)

module fir_Xor_1Ux1U_1U_1_1(in2, in1, out1);
  input in2, in1;
  output out1;
  wire in2, in1;
  wire out1;
  wire n_0, n_1;
  OAI22D2BWP g10(.A1 (n_1), .A2 (in1), .B1 (n_0), .B2 (in2), .ZN
       (out1));
  INVD1BWP g11(.I (in2), .ZN (n_1));
  INVD12BWP g12(.I (in1), .ZN (n_0));
endmodule


