#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5652f08529e0 .scope module, "I2S_shift_register_tb" "I2S_shift_register_tb" 2 3;
 .timescale -9 -12;
P_0x5652f0852b60 .param/l "SAMPLE_LEFT_VALUE" 0 2 5, +C4<00000000000000000000000010010001>;
P_0x5652f0852ba0 .param/l "SAMPLE_RIGHT_VALUE" 0 2 6, +C4<00000000000000000000000010010001>;
P_0x5652f0852be0 .param/l "SAMPLE_SIZE_VALUE" 0 2 7, +C4<00000000000000000000000000000000>;
P_0x5652f0852c20 .param/l "S_12BIT" 0 2 4, +C4<00000000000000000000000000000001>;
P_0x5652f0852c60 .param/l "S_16BIT" 0 2 4, +C4<00000000000000000000000000000011>;
P_0x5652f0852ca0 .param/l "S_32BIT" 0 2 4, +C4<00000000000000000000000000000100>;
P_0x5652f0852ce0 .param/l "S_8BIT" 0 2 4, +C4<00000000000000000000000000000000>;
v0x5652f0873ba0_0 .var "CLK", 0 0;
v0x5652f0873c60_0 .net "DATA_OUT", 0 0, v0x5652f0873120_0;  1 drivers
v0x5652f0873d30_0 .var "RST", 0 0;
v0x5652f0873e30_0 .var "SAMPLE_LEFT", 32 0;
v0x5652f0873ed0_0 .var "SAMPLE_RIGHT", 32 0;
v0x5652f0873f70_0 .var "SAMPLE_SIZE", 3 0;
v0x5652f0874030_0 .var "START", 0 0;
v0x5652f0874100_0 .net "WORD_SELECT", 0 0, L_0x5652f0801be0;  1 drivers
E_0x5652f08370f0 .event edge, v0x5652f0872db0_0;
L_0x5652f0874220 .part v0x5652f0873e30_0, 0, 32;
L_0x5652f0874320 .part v0x5652f0873ed0_0, 0, 32;
S_0x5652f0852d30 .scope module, "uut" "shift_register" 2 18, 3 1 0, S_0x5652f08529e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "sample_left"
    .port_info 2 /INPUT 32 "sample_right"
    .port_info 3 /INPUT 4 "sample_size"
    .port_info 4 /INPUT 1 "start"
    .port_info 5 /INPUT 1 "rst"
    .port_info 6 /OUTPUT 1 "busy_right"
    .port_info 7 /OUTPUT 1 "busy_left"
    .port_info 8 /OUTPUT 1 "word_select"
    .port_info 9 /OUTPUT 1 "data_out"
    .port_info 10 /OUTPUT 1 "clk_out"
P_0x5652f0852eb0 .param/l "IDLE_s" 0 3 15, +C4<00000000000000000000000000000000>;
P_0x5652f0852ef0 .param/l "LEFT" 0 3 17, +C4<00000000000000000000000000000000>;
P_0x5652f0852f30 .param/l "RIGHT" 0 3 17, +C4<00000000000000000000000000000001>;
P_0x5652f0852f70 .param/l "RUNNING_s" 0 3 15, +C4<00000000000000000000000000000011>;
P_0x5652f0852fb0 .param/l "START_s" 0 3 15, +C4<00000000000000000000000000000001>;
P_0x5652f0852ff0 .param/l "S_12BIT" 0 3 16, +C4<00000000000000000000000000000001>;
P_0x5652f0853030 .param/l "S_16BIT" 0 3 16, +C4<00000000000000000000000000000011>;
P_0x5652f0853070 .param/l "S_32BIT" 0 3 16, +C4<00000000000000000000000000000100>;
P_0x5652f08530b0 .param/l "S_8BIT" 0 3 16, +C4<00000000000000000000000000000000>;
L_0x5652f0801be0 .functor BUFZ 1, v0x5652f0873060_0, C4<0>, C4<0>, C4<0>;
v0x5652f08511f0_0 .var "bit_counter_left", 7 0;
v0x5652f084b810_0 .var "bit_counter_right", 7 0;
v0x5652f084bc40_0 .var "busy_left", 0 0;
v0x5652f0872cf0_0 .var "busy_right", 0 0;
v0x5652f0872db0_0 .net "clk", 0 0, v0x5652f0873ba0_0;  1 drivers
v0x5652f0872ec0_0 .var "clk_out", 0 0;
v0x5652f0872f80_0 .var "counter_size", 7 0;
v0x5652f0873060_0 .var "current_out", 0 0;
v0x5652f0873120_0 .var "data_out", 0 0;
v0x5652f08731e0_0 .var "next_state", 3 0;
v0x5652f08732c0_0 .net "rst", 0 0, v0x5652f0873d30_0;  1 drivers
v0x5652f0873380_0 .net "sample_left", 31 0, L_0x5652f0874220;  1 drivers
v0x5652f0873460_0 .var "sample_left_r", 7 0;
v0x5652f0873540_0 .net "sample_right", 31 0, L_0x5652f0874320;  1 drivers
v0x5652f0873620_0 .var "sample_right_r", 7 0;
v0x5652f0873700_0 .net "sample_size", 3 0, v0x5652f0873f70_0;  1 drivers
v0x5652f08737e0_0 .net "start", 0 0, v0x5652f0874030_0;  1 drivers
v0x5652f08738a0_0 .var "state", 3 0;
v0x5652f0873980_0 .net "word_select", 0 0, L_0x5652f0801be0;  alias, 1 drivers
E_0x5652f08373e0 .event posedge, v0x5652f0872db0_0;
E_0x5652f08369f0 .event edge, v0x5652f08738a0_0, v0x5652f08737e0_0;
    .scope S_0x5652f0852d30;
T_0 ;
    %wait E_0x5652f08373e0;
    %load/vec4 v0x5652f0873700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0x5652f0872f80_0, 0;
    %jmp T_0.4;
T_0.1 ;
    %pushi/vec4 12, 0, 8;
    %assign/vec4 v0x5652f0872f80_0, 0;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0x5652f0872f80_0, 0;
    %jmp T_0.4;
T_0.3 ;
    %pushi/vec4 32, 0, 8;
    %assign/vec4 v0x5652f0872f80_0, 0;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5652f0852d30;
T_1 ;
    %wait E_0x5652f08373e0;
    %load/vec4 v0x5652f08732c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5652f08738a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5652f08731e0_0;
    %assign/vec4 v0x5652f08738a0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5652f0852d30;
T_2 ;
    %wait E_0x5652f08369f0;
    %load/vec4 v0x5652f08738a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5652f08731e0_0, 0, 4;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x5652f08737e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5652f08731e0_0, 0, 4;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5652f08731e0_0, 0, 4;
T_2.6 ;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5652f08731e0_0, 0, 4;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5652f08731e0_0, 0, 4;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5652f0852d30;
T_3 ;
    %wait E_0x5652f08373e0;
    %load/vec4 v0x5652f08732c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5652f0873460_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5652f0873620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5652f0872cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5652f084bc40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5652f0873120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5652f0872ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5652f0873060_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5652f08738a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x5652f0873380_0;
    %pad/u 8;
    %assign/vec4 v0x5652f0873460_0, 0;
    %load/vec4 v0x5652f0873540_0;
    %pad/u 8;
    %assign/vec4 v0x5652f0873620_0, 0;
    %load/vec4 v0x5652f0872f80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5652f084b810_0, 0;
    %load/vec4 v0x5652f0872f80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5652f08511f0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x5652f08738a0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x5652f0873060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0x5652f08511f0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.8, 4;
    %load/vec4 v0x5652f0873460_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x5652f0873120_0, 0;
    %load/vec4 v0x5652f0873460_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x5652f0873460_0, 0;
    %load/vec4 v0x5652f08511f0_0;
    %pushi/vec4 1, 0, 8;
    %sub;
    %store/vec4 v0x5652f08511f0_0, 0, 8;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5652f0873060_0, 0;
    %load/vec4 v0x5652f0872f80_0;
    %assign/vec4 v0x5652f08511f0_0, 0;
T_3.9 ;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x5652f0873060_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.10, 4;
    %load/vec4 v0x5652f084b810_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.12, 4;
    %load/vec4 v0x5652f0873620_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x5652f0873120_0, 0;
    %load/vec4 v0x5652f0873620_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x5652f0873620_0, 0;
    %load/vec4 v0x5652f084b810_0;
    %pushi/vec4 1, 0, 8;
    %sub;
    %store/vec4 v0x5652f084b810_0, 0, 8;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5652f0873060_0, 0;
    %load/vec4 v0x5652f0872f80_0;
    %assign/vec4 v0x5652f084b810_0, 0;
T_3.13 ;
T_3.10 ;
T_3.7 ;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5652f08529e0;
T_4 ;
    %vpi_call 2 35 "$dumpfile", "I2S_shift_register_test.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5652f0873ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5652f0874030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5652f0873d30_0, 0, 1;
    %pushi/vec4 145, 0, 33;
    %store/vec4 v0x5652f0873e30_0, 0, 33;
    %pushi/vec4 145, 0, 33;
    %store/vec4 v0x5652f0873ed0_0, 0, 33;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5652f0873f70_0, 0, 4;
    %end;
    .thread T_4;
    .scope S_0x5652f08529e0;
T_5 ;
T_5.0 ;
    %load/vec4 v0x5652f0873ba0_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.1, 6;
    %wait E_0x5652f08370f0;
    %jmp T_5.0;
T_5.1 ;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652f0873d30_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5652f0873d30_0, 0, 1;
T_5.2 ;
    %load/vec4 v0x5652f0873ba0_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.3, 6;
    %wait E_0x5652f08370f0;
    %jmp T_5.2;
T_5.3 ;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652f0874030_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5652f0874030_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x5652f08529e0;
T_6 ;
    %delay 3000000, 0;
    %vpi_call 2 63 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5652f08529e0;
T_7 ;
    %delay 2000, 0;
    %load/vec4 v0x5652f0873ba0_0;
    %nor/r;
    %store/vec4 v0x5652f0873ba0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "I2S_shift_register_tb.v";
    "I2S_shift_register.v";
