# CSE-BUBBLE-Processor-Single-Cycle-Execution
This repository contains the implementation of Single-Cycle Execution Processor in Verilog, utilizing a 32-bit ISA (Instruction Set Architecture). 

#To Run the Verilog Code
After changing to the CSE_BUBBLE directory that contains testbench.v,
```bash
iverilog -o testbench.vvp testbench.v
vvp testbench.vvp
```

