
F429ZITX_04_UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000022c4  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000184  08002474  08002474  00012474  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080025f8  080025f8  000125f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08002600  08002600  00012600  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08002604  08002604  00012604  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001dc  20000000  08002608  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  000201dc  2**0
                  CONTENTS
  8 .bss          000000ec  200001dc  200001dc  000201dc  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  200002c8  200002c8  000201dc  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 11 .debug_info   000134f5  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00002628  00000000  00000000  00033701  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00006428  00000000  00000000  00035d29  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000928  00000000  00000000  0003c158  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000c18  00000000  00000000  0003ca80  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00004e36  00000000  00000000  0003d698  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00003bc9  00000000  00000000  000424ce  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  00046097  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00001f88  00000000  00000000  00046114  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800245c 	.word	0x0800245c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	0800245c 	.word	0x0800245c

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b97a 	b.w	800059c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	468c      	mov	ip, r1
 80002c6:	460d      	mov	r5, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	9e08      	ldr	r6, [sp, #32]
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d151      	bne.n	8000374 <__udivmoddi4+0xb4>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d96d      	bls.n	80003b2 <__udivmoddi4+0xf2>
 80002d6:	fab2 fe82 	clz	lr, r2
 80002da:	f1be 0f00 	cmp.w	lr, #0
 80002de:	d00b      	beq.n	80002f8 <__udivmoddi4+0x38>
 80002e0:	f1ce 0c20 	rsb	ip, lr, #32
 80002e4:	fa01 f50e 	lsl.w	r5, r1, lr
 80002e8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002ec:	fa02 f70e 	lsl.w	r7, r2, lr
 80002f0:	ea4c 0c05 	orr.w	ip, ip, r5
 80002f4:	fa00 f40e 	lsl.w	r4, r0, lr
 80002f8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002fc:	0c25      	lsrs	r5, r4, #16
 80002fe:	fbbc f8fa 	udiv	r8, ip, sl
 8000302:	fa1f f987 	uxth.w	r9, r7
 8000306:	fb0a cc18 	mls	ip, sl, r8, ip
 800030a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800030e:	fb08 f309 	mul.w	r3, r8, r9
 8000312:	42ab      	cmp	r3, r5
 8000314:	d90a      	bls.n	800032c <__udivmoddi4+0x6c>
 8000316:	19ed      	adds	r5, r5, r7
 8000318:	f108 32ff 	add.w	r2, r8, #4294967295
 800031c:	f080 8123 	bcs.w	8000566 <__udivmoddi4+0x2a6>
 8000320:	42ab      	cmp	r3, r5
 8000322:	f240 8120 	bls.w	8000566 <__udivmoddi4+0x2a6>
 8000326:	f1a8 0802 	sub.w	r8, r8, #2
 800032a:	443d      	add	r5, r7
 800032c:	1aed      	subs	r5, r5, r3
 800032e:	b2a4      	uxth	r4, r4
 8000330:	fbb5 f0fa 	udiv	r0, r5, sl
 8000334:	fb0a 5510 	mls	r5, sl, r0, r5
 8000338:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800033c:	fb00 f909 	mul.w	r9, r0, r9
 8000340:	45a1      	cmp	r9, r4
 8000342:	d909      	bls.n	8000358 <__udivmoddi4+0x98>
 8000344:	19e4      	adds	r4, r4, r7
 8000346:	f100 33ff 	add.w	r3, r0, #4294967295
 800034a:	f080 810a 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800034e:	45a1      	cmp	r9, r4
 8000350:	f240 8107 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000354:	3802      	subs	r0, #2
 8000356:	443c      	add	r4, r7
 8000358:	eba4 0409 	sub.w	r4, r4, r9
 800035c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000360:	2100      	movs	r1, #0
 8000362:	2e00      	cmp	r6, #0
 8000364:	d061      	beq.n	800042a <__udivmoddi4+0x16a>
 8000366:	fa24 f40e 	lsr.w	r4, r4, lr
 800036a:	2300      	movs	r3, #0
 800036c:	6034      	str	r4, [r6, #0]
 800036e:	6073      	str	r3, [r6, #4]
 8000370:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000374:	428b      	cmp	r3, r1
 8000376:	d907      	bls.n	8000388 <__udivmoddi4+0xc8>
 8000378:	2e00      	cmp	r6, #0
 800037a:	d054      	beq.n	8000426 <__udivmoddi4+0x166>
 800037c:	2100      	movs	r1, #0
 800037e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000382:	4608      	mov	r0, r1
 8000384:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000388:	fab3 f183 	clz	r1, r3
 800038c:	2900      	cmp	r1, #0
 800038e:	f040 808e 	bne.w	80004ae <__udivmoddi4+0x1ee>
 8000392:	42ab      	cmp	r3, r5
 8000394:	d302      	bcc.n	800039c <__udivmoddi4+0xdc>
 8000396:	4282      	cmp	r2, r0
 8000398:	f200 80fa 	bhi.w	8000590 <__udivmoddi4+0x2d0>
 800039c:	1a84      	subs	r4, r0, r2
 800039e:	eb65 0503 	sbc.w	r5, r5, r3
 80003a2:	2001      	movs	r0, #1
 80003a4:	46ac      	mov	ip, r5
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d03f      	beq.n	800042a <__udivmoddi4+0x16a>
 80003aa:	e886 1010 	stmia.w	r6, {r4, ip}
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	b912      	cbnz	r2, 80003ba <__udivmoddi4+0xfa>
 80003b4:	2701      	movs	r7, #1
 80003b6:	fbb7 f7f2 	udiv	r7, r7, r2
 80003ba:	fab7 fe87 	clz	lr, r7
 80003be:	f1be 0f00 	cmp.w	lr, #0
 80003c2:	d134      	bne.n	800042e <__udivmoddi4+0x16e>
 80003c4:	1beb      	subs	r3, r5, r7
 80003c6:	0c3a      	lsrs	r2, r7, #16
 80003c8:	fa1f fc87 	uxth.w	ip, r7
 80003cc:	2101      	movs	r1, #1
 80003ce:	fbb3 f8f2 	udiv	r8, r3, r2
 80003d2:	0c25      	lsrs	r5, r4, #16
 80003d4:	fb02 3318 	mls	r3, r2, r8, r3
 80003d8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003dc:	fb0c f308 	mul.w	r3, ip, r8
 80003e0:	42ab      	cmp	r3, r5
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x134>
 80003e4:	19ed      	adds	r5, r5, r7
 80003e6:	f108 30ff 	add.w	r0, r8, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x132>
 80003ec:	42ab      	cmp	r3, r5
 80003ee:	f200 80d1 	bhi.w	8000594 <__udivmoddi4+0x2d4>
 80003f2:	4680      	mov	r8, r0
 80003f4:	1aed      	subs	r5, r5, r3
 80003f6:	b2a3      	uxth	r3, r4
 80003f8:	fbb5 f0f2 	udiv	r0, r5, r2
 80003fc:	fb02 5510 	mls	r5, r2, r0, r5
 8000400:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000404:	fb0c fc00 	mul.w	ip, ip, r0
 8000408:	45a4      	cmp	ip, r4
 800040a:	d907      	bls.n	800041c <__udivmoddi4+0x15c>
 800040c:	19e4      	adds	r4, r4, r7
 800040e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x15a>
 8000414:	45a4      	cmp	ip, r4
 8000416:	f200 80b8 	bhi.w	800058a <__udivmoddi4+0x2ca>
 800041a:	4618      	mov	r0, r3
 800041c:	eba4 040c 	sub.w	r4, r4, ip
 8000420:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000424:	e79d      	b.n	8000362 <__udivmoddi4+0xa2>
 8000426:	4631      	mov	r1, r6
 8000428:	4630      	mov	r0, r6
 800042a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800042e:	f1ce 0420 	rsb	r4, lr, #32
 8000432:	fa05 f30e 	lsl.w	r3, r5, lr
 8000436:	fa07 f70e 	lsl.w	r7, r7, lr
 800043a:	fa20 f804 	lsr.w	r8, r0, r4
 800043e:	0c3a      	lsrs	r2, r7, #16
 8000440:	fa25 f404 	lsr.w	r4, r5, r4
 8000444:	ea48 0803 	orr.w	r8, r8, r3
 8000448:	fbb4 f1f2 	udiv	r1, r4, r2
 800044c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000450:	fb02 4411 	mls	r4, r2, r1, r4
 8000454:	fa1f fc87 	uxth.w	ip, r7
 8000458:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800045c:	fb01 f30c 	mul.w	r3, r1, ip
 8000460:	42ab      	cmp	r3, r5
 8000462:	fa00 f40e 	lsl.w	r4, r0, lr
 8000466:	d909      	bls.n	800047c <__udivmoddi4+0x1bc>
 8000468:	19ed      	adds	r5, r5, r7
 800046a:	f101 30ff 	add.w	r0, r1, #4294967295
 800046e:	f080 808a 	bcs.w	8000586 <__udivmoddi4+0x2c6>
 8000472:	42ab      	cmp	r3, r5
 8000474:	f240 8087 	bls.w	8000586 <__udivmoddi4+0x2c6>
 8000478:	3902      	subs	r1, #2
 800047a:	443d      	add	r5, r7
 800047c:	1aeb      	subs	r3, r5, r3
 800047e:	fa1f f588 	uxth.w	r5, r8
 8000482:	fbb3 f0f2 	udiv	r0, r3, r2
 8000486:	fb02 3310 	mls	r3, r2, r0, r3
 800048a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800048e:	fb00 f30c 	mul.w	r3, r0, ip
 8000492:	42ab      	cmp	r3, r5
 8000494:	d907      	bls.n	80004a6 <__udivmoddi4+0x1e6>
 8000496:	19ed      	adds	r5, r5, r7
 8000498:	f100 38ff 	add.w	r8, r0, #4294967295
 800049c:	d26f      	bcs.n	800057e <__udivmoddi4+0x2be>
 800049e:	42ab      	cmp	r3, r5
 80004a0:	d96d      	bls.n	800057e <__udivmoddi4+0x2be>
 80004a2:	3802      	subs	r0, #2
 80004a4:	443d      	add	r5, r7
 80004a6:	1aeb      	subs	r3, r5, r3
 80004a8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004ac:	e78f      	b.n	80003ce <__udivmoddi4+0x10e>
 80004ae:	f1c1 0720 	rsb	r7, r1, #32
 80004b2:	fa22 f807 	lsr.w	r8, r2, r7
 80004b6:	408b      	lsls	r3, r1
 80004b8:	fa05 f401 	lsl.w	r4, r5, r1
 80004bc:	ea48 0303 	orr.w	r3, r8, r3
 80004c0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004c4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004c8:	40fd      	lsrs	r5, r7
 80004ca:	ea4e 0e04 	orr.w	lr, lr, r4
 80004ce:	fbb5 f9fc 	udiv	r9, r5, ip
 80004d2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004d6:	fb0c 5519 	mls	r5, ip, r9, r5
 80004da:	fa1f f883 	uxth.w	r8, r3
 80004de:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80004e2:	fb09 f408 	mul.w	r4, r9, r8
 80004e6:	42ac      	cmp	r4, r5
 80004e8:	fa02 f201 	lsl.w	r2, r2, r1
 80004ec:	fa00 fa01 	lsl.w	sl, r0, r1
 80004f0:	d908      	bls.n	8000504 <__udivmoddi4+0x244>
 80004f2:	18ed      	adds	r5, r5, r3
 80004f4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004f8:	d243      	bcs.n	8000582 <__udivmoddi4+0x2c2>
 80004fa:	42ac      	cmp	r4, r5
 80004fc:	d941      	bls.n	8000582 <__udivmoddi4+0x2c2>
 80004fe:	f1a9 0902 	sub.w	r9, r9, #2
 8000502:	441d      	add	r5, r3
 8000504:	1b2d      	subs	r5, r5, r4
 8000506:	fa1f fe8e 	uxth.w	lr, lr
 800050a:	fbb5 f0fc 	udiv	r0, r5, ip
 800050e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000512:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000516:	fb00 f808 	mul.w	r8, r0, r8
 800051a:	45a0      	cmp	r8, r4
 800051c:	d907      	bls.n	800052e <__udivmoddi4+0x26e>
 800051e:	18e4      	adds	r4, r4, r3
 8000520:	f100 35ff 	add.w	r5, r0, #4294967295
 8000524:	d229      	bcs.n	800057a <__udivmoddi4+0x2ba>
 8000526:	45a0      	cmp	r8, r4
 8000528:	d927      	bls.n	800057a <__udivmoddi4+0x2ba>
 800052a:	3802      	subs	r0, #2
 800052c:	441c      	add	r4, r3
 800052e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000532:	eba4 0408 	sub.w	r4, r4, r8
 8000536:	fba0 8902 	umull	r8, r9, r0, r2
 800053a:	454c      	cmp	r4, r9
 800053c:	46c6      	mov	lr, r8
 800053e:	464d      	mov	r5, r9
 8000540:	d315      	bcc.n	800056e <__udivmoddi4+0x2ae>
 8000542:	d012      	beq.n	800056a <__udivmoddi4+0x2aa>
 8000544:	b156      	cbz	r6, 800055c <__udivmoddi4+0x29c>
 8000546:	ebba 030e 	subs.w	r3, sl, lr
 800054a:	eb64 0405 	sbc.w	r4, r4, r5
 800054e:	fa04 f707 	lsl.w	r7, r4, r7
 8000552:	40cb      	lsrs	r3, r1
 8000554:	431f      	orrs	r7, r3
 8000556:	40cc      	lsrs	r4, r1
 8000558:	6037      	str	r7, [r6, #0]
 800055a:	6074      	str	r4, [r6, #4]
 800055c:	2100      	movs	r1, #0
 800055e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000562:	4618      	mov	r0, r3
 8000564:	e6f8      	b.n	8000358 <__udivmoddi4+0x98>
 8000566:	4690      	mov	r8, r2
 8000568:	e6e0      	b.n	800032c <__udivmoddi4+0x6c>
 800056a:	45c2      	cmp	sl, r8
 800056c:	d2ea      	bcs.n	8000544 <__udivmoddi4+0x284>
 800056e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000572:	eb69 0503 	sbc.w	r5, r9, r3
 8000576:	3801      	subs	r0, #1
 8000578:	e7e4      	b.n	8000544 <__udivmoddi4+0x284>
 800057a:	4628      	mov	r0, r5
 800057c:	e7d7      	b.n	800052e <__udivmoddi4+0x26e>
 800057e:	4640      	mov	r0, r8
 8000580:	e791      	b.n	80004a6 <__udivmoddi4+0x1e6>
 8000582:	4681      	mov	r9, r0
 8000584:	e7be      	b.n	8000504 <__udivmoddi4+0x244>
 8000586:	4601      	mov	r1, r0
 8000588:	e778      	b.n	800047c <__udivmoddi4+0x1bc>
 800058a:	3802      	subs	r0, #2
 800058c:	443c      	add	r4, r7
 800058e:	e745      	b.n	800041c <__udivmoddi4+0x15c>
 8000590:	4608      	mov	r0, r1
 8000592:	e708      	b.n	80003a6 <__udivmoddi4+0xe6>
 8000594:	f1a8 0802 	sub.w	r8, r8, #2
 8000598:	443d      	add	r5, r7
 800059a:	e72b      	b.n	80003f4 <__udivmoddi4+0x134>

0800059c <__aeabi_idiv0>:
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop

080005a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005a0:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005a2:	4a0e      	ldr	r2, [pc, #56]	; (80005dc <HAL_InitTick+0x3c>)
 80005a4:	4b0e      	ldr	r3, [pc, #56]	; (80005e0 <HAL_InitTick+0x40>)
{
 80005a6:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005a8:	7818      	ldrb	r0, [r3, #0]
 80005aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005ae:	fbb3 f3f0 	udiv	r3, r3, r0
 80005b2:	6810      	ldr	r0, [r2, #0]
 80005b4:	fbb0 f0f3 	udiv	r0, r0, r3
 80005b8:	f000 f894 	bl	80006e4 <HAL_SYSTICK_Config>
 80005bc:	4604      	mov	r4, r0
 80005be:	b958      	cbnz	r0, 80005d8 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005c0:	2d0f      	cmp	r5, #15
 80005c2:	d809      	bhi.n	80005d8 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005c4:	4602      	mov	r2, r0
 80005c6:	4629      	mov	r1, r5
 80005c8:	f04f 30ff 	mov.w	r0, #4294967295
 80005cc:	f000 f84a 	bl	8000664 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005d0:	4b04      	ldr	r3, [pc, #16]	; (80005e4 <HAL_InitTick+0x44>)
 80005d2:	4620      	mov	r0, r4
 80005d4:	601d      	str	r5, [r3, #0]
 80005d6:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80005d8:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80005da:	bd38      	pop	{r3, r4, r5, pc}
 80005dc:	20000008 	.word	0x20000008
 80005e0:	20000000 	.word	0x20000000
 80005e4:	20000004 	.word	0x20000004

080005e8 <HAL_Init>:
{
 80005e8:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80005ea:	4b0b      	ldr	r3, [pc, #44]	; (8000618 <HAL_Init+0x30>)
 80005ec:	681a      	ldr	r2, [r3, #0]
 80005ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80005f2:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80005f4:	681a      	ldr	r2, [r3, #0]
 80005f6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80005fa:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005fc:	681a      	ldr	r2, [r3, #0]
 80005fe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000602:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000604:	2003      	movs	r0, #3
 8000606:	f000 f81b 	bl	8000640 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800060a:	2000      	movs	r0, #0
 800060c:	f7ff ffc8 	bl	80005a0 <HAL_InitTick>
  HAL_MspInit();
 8000610:	f001 f90a 	bl	8001828 <HAL_MspInit>
}
 8000614:	2000      	movs	r0, #0
 8000616:	bd08      	pop	{r3, pc}
 8000618:	40023c00 	.word	0x40023c00

0800061c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800061c:	4a03      	ldr	r2, [pc, #12]	; (800062c <HAL_IncTick+0x10>)
 800061e:	4b04      	ldr	r3, [pc, #16]	; (8000630 <HAL_IncTick+0x14>)
 8000620:	6811      	ldr	r1, [r2, #0]
 8000622:	781b      	ldrb	r3, [r3, #0]
 8000624:	440b      	add	r3, r1
 8000626:	6013      	str	r3, [r2, #0]
 8000628:	4770      	bx	lr
 800062a:	bf00      	nop
 800062c:	20000204 	.word	0x20000204
 8000630:	20000000 	.word	0x20000000

08000634 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000634:	4b01      	ldr	r3, [pc, #4]	; (800063c <HAL_GetTick+0x8>)
 8000636:	6818      	ldr	r0, [r3, #0]
}
 8000638:	4770      	bx	lr
 800063a:	bf00      	nop
 800063c:	20000204 	.word	0x20000204

08000640 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000640:	4a07      	ldr	r2, [pc, #28]	; (8000660 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000642:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000644:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000648:	041b      	lsls	r3, r3, #16
 800064a:	0c1b      	lsrs	r3, r3, #16
 800064c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000650:	0200      	lsls	r0, r0, #8
 8000652:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000656:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 800065a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 800065c:	60d3      	str	r3, [r2, #12]
 800065e:	4770      	bx	lr
 8000660:	e000ed00 	.word	0xe000ed00

08000664 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000664:	4b17      	ldr	r3, [pc, #92]	; (80006c4 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000666:	b530      	push	{r4, r5, lr}
 8000668:	68dc      	ldr	r4, [r3, #12]
 800066a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800066e:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000672:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000674:	2b04      	cmp	r3, #4
 8000676:	bf28      	it	cs
 8000678:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800067a:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800067c:	f04f 0501 	mov.w	r5, #1
 8000680:	fa05 f303 	lsl.w	r3, r5, r3
 8000684:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000688:	bf8c      	ite	hi
 800068a:	3c03      	subhi	r4, #3
 800068c:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800068e:	4019      	ands	r1, r3
 8000690:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000692:	fa05 f404 	lsl.w	r4, r5, r4
 8000696:	3c01      	subs	r4, #1
 8000698:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 800069a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800069c:	ea42 0201 	orr.w	r2, r2, r1
 80006a0:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006a4:	bfaf      	iteee	ge
 80006a6:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006aa:	f000 000f 	andlt.w	r0, r0, #15
 80006ae:	4b06      	ldrlt	r3, [pc, #24]	; (80006c8 <HAL_NVIC_SetPriority+0x64>)
 80006b0:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006b2:	bfa5      	ittet	ge
 80006b4:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 80006b8:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006ba:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006bc:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80006c0:	bd30      	pop	{r4, r5, pc}
 80006c2:	bf00      	nop
 80006c4:	e000ed00 	.word	0xe000ed00
 80006c8:	e000ed14 	.word	0xe000ed14

080006cc <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80006cc:	0942      	lsrs	r2, r0, #5
 80006ce:	2301      	movs	r3, #1
 80006d0:	f000 001f 	and.w	r0, r0, #31
 80006d4:	fa03 f000 	lsl.w	r0, r3, r0
 80006d8:	4b01      	ldr	r3, [pc, #4]	; (80006e0 <HAL_NVIC_EnableIRQ+0x14>)
 80006da:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80006de:	4770      	bx	lr
 80006e0:	e000e100 	.word	0xe000e100

080006e4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006e4:	3801      	subs	r0, #1
 80006e6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80006ea:	d20a      	bcs.n	8000702 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006ec:	4b06      	ldr	r3, [pc, #24]	; (8000708 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006ee:	4a07      	ldr	r2, [pc, #28]	; (800070c <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006f0:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006f2:	21f0      	movs	r1, #240	; 0xf0
 80006f4:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006f8:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006fa:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006fc:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006fe:	601a      	str	r2, [r3, #0]
 8000700:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000702:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000704:	4770      	bx	lr
 8000706:	bf00      	nop
 8000708:	e000e010 	.word	0xe000e010
 800070c:	e000ed00 	.word	0xe000ed00

08000710 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000710:	4b04      	ldr	r3, [pc, #16]	; (8000724 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000712:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000714:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000716:	bf0c      	ite	eq
 8000718:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 800071c:	f022 0204 	bicne.w	r2, r2, #4
 8000720:	601a      	str	r2, [r3, #0]
 8000722:	4770      	bx	lr
 8000724:	e000e010 	.word	0xe000e010

08000728 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000728:	4770      	bx	lr

0800072a <HAL_SYSTICK_IRQHandler>:
{
 800072a:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 800072c:	f7ff fffc 	bl	8000728 <HAL_SYSTICK_Callback>
 8000730:	bd08      	pop	{r3, pc}

08000732 <HAL_DMA_Abort_IT>:
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000732:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8000736:	2b02      	cmp	r3, #2
 8000738:	d003      	beq.n	8000742 <HAL_DMA_Abort_IT+0x10>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800073a:	2380      	movs	r3, #128	; 0x80
 800073c:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 800073e:	2001      	movs	r0, #1
 8000740:	4770      	bx	lr
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000742:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8000744:	2305      	movs	r3, #5
 8000746:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 800074a:	6813      	ldr	r3, [r2, #0]
 800074c:	f023 0301 	bic.w	r3, r3, #1
 8000750:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8000752:	2000      	movs	r0, #0
}
 8000754:	4770      	bx	lr
	...

08000758 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800075c:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800075e:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000760:	f8df 81c4 	ldr.w	r8, [pc, #452]	; 8000928 <HAL_GPIO_Init+0x1d0>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000764:	4a6e      	ldr	r2, [pc, #440]	; (8000920 <HAL_GPIO_Init+0x1c8>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000766:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 800092c <HAL_GPIO_Init+0x1d4>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800076a:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800076c:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 800076e:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000772:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 8000774:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000778:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 800077c:	45b6      	cmp	lr, r6
 800077e:	f040 80b6 	bne.w	80008ee <HAL_GPIO_Init+0x196>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000782:	684c      	ldr	r4, [r1, #4]
 8000784:	f024 0710 	bic.w	r7, r4, #16
 8000788:	2f02      	cmp	r7, #2
 800078a:	d116      	bne.n	80007ba <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 800078c:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8000790:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000794:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8000798:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800079c:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 80007a0:	f04f 0c0f 	mov.w	ip, #15
 80007a4:	fa0c fc0b 	lsl.w	ip, ip, fp
 80007a8:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80007ac:	690d      	ldr	r5, [r1, #16]
 80007ae:	fa05 f50b 	lsl.w	r5, r5, fp
 80007b2:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 80007b6:	f8ca 5020 	str.w	r5, [sl, #32]
 80007ba:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80007be:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 80007c0:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80007c4:	fa05 f50a 	lsl.w	r5, r5, sl
 80007c8:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80007ca:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80007ce:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80007d2:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80007d6:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80007d8:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80007dc:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 80007de:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80007e2:	d811      	bhi.n	8000808 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 80007e4:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80007e6:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 80007ea:	68cf      	ldr	r7, [r1, #12]
 80007ec:	fa07 fc0a 	lsl.w	ip, r7, sl
 80007f0:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 80007f4:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80007f6:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80007f8:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80007fc:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8000800:	409f      	lsls	r7, r3
 8000802:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8000806:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8000808:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800080a:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800080c:	688f      	ldr	r7, [r1, #8]
 800080e:	fa07 f70a 	lsl.w	r7, r7, sl
 8000812:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8000814:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000816:	00e5      	lsls	r5, r4, #3
 8000818:	d569      	bpl.n	80008ee <HAL_GPIO_Init+0x196>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800081a:	f04f 0b00 	mov.w	fp, #0
 800081e:	f8cd b00c 	str.w	fp, [sp, #12]
 8000822:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000826:	4d3f      	ldr	r5, [pc, #252]	; (8000924 <HAL_GPIO_Init+0x1cc>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000828:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 800082c:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 8000830:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 8000834:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8000838:	9703      	str	r7, [sp, #12]
 800083a:	9f03      	ldr	r7, [sp, #12]
 800083c:	f023 0703 	bic.w	r7, r3, #3
 8000840:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8000844:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000848:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 800084c:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000850:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8000854:	f04f 0e0f 	mov.w	lr, #15
 8000858:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800085c:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800085e:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000862:	d04b      	beq.n	80008fc <HAL_GPIO_Init+0x1a4>
 8000864:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000868:	42a8      	cmp	r0, r5
 800086a:	d049      	beq.n	8000900 <HAL_GPIO_Init+0x1a8>
 800086c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000870:	42a8      	cmp	r0, r5
 8000872:	d047      	beq.n	8000904 <HAL_GPIO_Init+0x1ac>
 8000874:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000878:	42a8      	cmp	r0, r5
 800087a:	d045      	beq.n	8000908 <HAL_GPIO_Init+0x1b0>
 800087c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000880:	42a8      	cmp	r0, r5
 8000882:	d043      	beq.n	800090c <HAL_GPIO_Init+0x1b4>
 8000884:	4548      	cmp	r0, r9
 8000886:	d043      	beq.n	8000910 <HAL_GPIO_Init+0x1b8>
 8000888:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800088c:	42a8      	cmp	r0, r5
 800088e:	d041      	beq.n	8000914 <HAL_GPIO_Init+0x1bc>
 8000890:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000894:	42a8      	cmp	r0, r5
 8000896:	d03f      	beq.n	8000918 <HAL_GPIO_Init+0x1c0>
 8000898:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800089c:	42a8      	cmp	r0, r5
 800089e:	d03d      	beq.n	800091c <HAL_GPIO_Init+0x1c4>
 80008a0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80008a4:	42a8      	cmp	r0, r5
 80008a6:	bf14      	ite	ne
 80008a8:	250a      	movne	r5, #10
 80008aa:	2509      	moveq	r5, #9
 80008ac:	fa05 f50c 	lsl.w	r5, r5, ip
 80008b0:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 80008b4:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 80008b6:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 80008b8:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80008ba:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 80008be:	bf0c      	ite	eq
 80008c0:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80008c2:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 80008c4:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 80008c6:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80008c8:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 80008cc:	bf0c      	ite	eq
 80008ce:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80008d0:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 80008d2:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80008d4:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80008d6:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 80008da:	bf0c      	ite	eq
 80008dc:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80008de:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 80008e0:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 80008e2:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80008e4:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 80008e6:	bf54      	ite	pl
 80008e8:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 80008ea:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 80008ec:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80008ee:	3301      	adds	r3, #1
 80008f0:	2b10      	cmp	r3, #16
 80008f2:	f47f af3c 	bne.w	800076e <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 80008f6:	b005      	add	sp, #20
 80008f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80008fc:	465d      	mov	r5, fp
 80008fe:	e7d5      	b.n	80008ac <HAL_GPIO_Init+0x154>
 8000900:	2501      	movs	r5, #1
 8000902:	e7d3      	b.n	80008ac <HAL_GPIO_Init+0x154>
 8000904:	2502      	movs	r5, #2
 8000906:	e7d1      	b.n	80008ac <HAL_GPIO_Init+0x154>
 8000908:	2503      	movs	r5, #3
 800090a:	e7cf      	b.n	80008ac <HAL_GPIO_Init+0x154>
 800090c:	2504      	movs	r5, #4
 800090e:	e7cd      	b.n	80008ac <HAL_GPIO_Init+0x154>
 8000910:	2505      	movs	r5, #5
 8000912:	e7cb      	b.n	80008ac <HAL_GPIO_Init+0x154>
 8000914:	2506      	movs	r5, #6
 8000916:	e7c9      	b.n	80008ac <HAL_GPIO_Init+0x154>
 8000918:	2507      	movs	r5, #7
 800091a:	e7c7      	b.n	80008ac <HAL_GPIO_Init+0x154>
 800091c:	2508      	movs	r5, #8
 800091e:	e7c5      	b.n	80008ac <HAL_GPIO_Init+0x154>
 8000920:	40013c00 	.word	0x40013c00
 8000924:	40020000 	.word	0x40020000
 8000928:	40023800 	.word	0x40023800
 800092c:	40021400 	.word	0x40021400

08000930 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000930:	b10a      	cbz	r2, 8000936 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000932:	6181      	str	r1, [r0, #24]
 8000934:	4770      	bx	lr
 8000936:	0409      	lsls	r1, r1, #16
 8000938:	e7fb      	b.n	8000932 <HAL_GPIO_WritePin+0x2>
	...

0800093c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800093c:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t tickstart = 0U;

  __HAL_RCC_PWR_CLK_ENABLE();
 800093e:	2300      	movs	r3, #0
 8000940:	9301      	str	r3, [sp, #4]
 8000942:	4b18      	ldr	r3, [pc, #96]	; (80009a4 <HAL_PWREx_EnableOverDrive+0x68>)
  __HAL_PWR_OVERDRIVE_ENABLE();

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8000944:	4c18      	ldr	r4, [pc, #96]	; (80009a8 <HAL_PWREx_EnableOverDrive+0x6c>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8000946:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000948:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800094c:	641a      	str	r2, [r3, #64]	; 0x40
 800094e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000950:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000954:	9301      	str	r3, [sp, #4]
 8000956:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 8000958:	4b14      	ldr	r3, [pc, #80]	; (80009ac <HAL_PWREx_EnableOverDrive+0x70>)
 800095a:	2201      	movs	r2, #1
 800095c:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 800095e:	f7ff fe69 	bl	8000634 <HAL_GetTick>
 8000962:	4605      	mov	r5, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8000964:	6863      	ldr	r3, [r4, #4]
 8000966:	03da      	lsls	r2, r3, #15
 8000968:	d50b      	bpl.n	8000982 <HAL_PWREx_EnableOverDrive+0x46>
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800096a:	4b11      	ldr	r3, [pc, #68]	; (80009b0 <HAL_PWREx_EnableOverDrive+0x74>)

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800096c:	4c0e      	ldr	r4, [pc, #56]	; (80009a8 <HAL_PWREx_EnableOverDrive+0x6c>)
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800096e:	2201      	movs	r2, #1
 8000970:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8000972:	f7ff fe5f 	bl	8000634 <HAL_GetTick>
 8000976:	4605      	mov	r5, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8000978:	6863      	ldr	r3, [r4, #4]
 800097a:	039b      	lsls	r3, r3, #14
 800097c:	d50a      	bpl.n	8000994 <HAL_PWREx_EnableOverDrive+0x58>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 800097e:	2000      	movs	r0, #0
 8000980:	e006      	b.n	8000990 <HAL_PWREx_EnableOverDrive+0x54>
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8000982:	f7ff fe57 	bl	8000634 <HAL_GetTick>
 8000986:	1b40      	subs	r0, r0, r5
 8000988:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800098c:	d9ea      	bls.n	8000964 <HAL_PWREx_EnableOverDrive+0x28>
      return HAL_TIMEOUT;
 800098e:	2003      	movs	r0, #3
}
 8000990:	b003      	add	sp, #12
 8000992:	bd30      	pop	{r4, r5, pc}
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8000994:	f7ff fe4e 	bl	8000634 <HAL_GetTick>
 8000998:	1b40      	subs	r0, r0, r5
 800099a:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800099e:	d9eb      	bls.n	8000978 <HAL_PWREx_EnableOverDrive+0x3c>
 80009a0:	e7f5      	b.n	800098e <HAL_PWREx_EnableOverDrive+0x52>
 80009a2:	bf00      	nop
 80009a4:	40023800 	.word	0x40023800
 80009a8:	40007000 	.word	0x40007000
 80009ac:	420e0040 	.word	0x420e0040
 80009b0:	420e0044 	.word	0x420e0044

080009b4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80009b4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80009b8:	4604      	mov	r4, r0
 80009ba:	b918      	cbnz	r0, 80009c4 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 80009bc:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 80009be:	b002      	add	sp, #8
 80009c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80009c4:	6803      	ldr	r3, [r0, #0]
 80009c6:	07dd      	lsls	r5, r3, #31
 80009c8:	d410      	bmi.n	80009ec <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80009ca:	6823      	ldr	r3, [r4, #0]
 80009cc:	0798      	lsls	r0, r3, #30
 80009ce:	d458      	bmi.n	8000a82 <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80009d0:	6823      	ldr	r3, [r4, #0]
 80009d2:	071a      	lsls	r2, r3, #28
 80009d4:	f100 809a 	bmi.w	8000b0c <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80009d8:	6823      	ldr	r3, [r4, #0]
 80009da:	075b      	lsls	r3, r3, #29
 80009dc:	f100 80b8 	bmi.w	8000b50 <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80009e0:	69a2      	ldr	r2, [r4, #24]
 80009e2:	2a00      	cmp	r2, #0
 80009e4:	f040 8119 	bne.w	8000c1a <HAL_RCC_OscConfig+0x266>
  return HAL_OK;
 80009e8:	2000      	movs	r0, #0
 80009ea:	e7e8      	b.n	80009be <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80009ec:	4ba6      	ldr	r3, [pc, #664]	; (8000c88 <HAL_RCC_OscConfig+0x2d4>)
 80009ee:	689a      	ldr	r2, [r3, #8]
 80009f0:	f002 020c 	and.w	r2, r2, #12
 80009f4:	2a04      	cmp	r2, #4
 80009f6:	d007      	beq.n	8000a08 <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80009f8:	689a      	ldr	r2, [r3, #8]
 80009fa:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80009fe:	2a08      	cmp	r2, #8
 8000a00:	d10a      	bne.n	8000a18 <HAL_RCC_OscConfig+0x64>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000a02:	685b      	ldr	r3, [r3, #4]
 8000a04:	0259      	lsls	r1, r3, #9
 8000a06:	d507      	bpl.n	8000a18 <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a08:	4b9f      	ldr	r3, [pc, #636]	; (8000c88 <HAL_RCC_OscConfig+0x2d4>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	039a      	lsls	r2, r3, #14
 8000a0e:	d5dc      	bpl.n	80009ca <HAL_RCC_OscConfig+0x16>
 8000a10:	6863      	ldr	r3, [r4, #4]
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d1d9      	bne.n	80009ca <HAL_RCC_OscConfig+0x16>
 8000a16:	e7d1      	b.n	80009bc <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a18:	6863      	ldr	r3, [r4, #4]
 8000a1a:	4d9b      	ldr	r5, [pc, #620]	; (8000c88 <HAL_RCC_OscConfig+0x2d4>)
 8000a1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000a20:	d111      	bne.n	8000a46 <HAL_RCC_OscConfig+0x92>
 8000a22:	682b      	ldr	r3, [r5, #0]
 8000a24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000a28:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000a2a:	f7ff fe03 	bl	8000634 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000a2e:	4d96      	ldr	r5, [pc, #600]	; (8000c88 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000a30:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000a32:	682b      	ldr	r3, [r5, #0]
 8000a34:	039b      	lsls	r3, r3, #14
 8000a36:	d4c8      	bmi.n	80009ca <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000a38:	f7ff fdfc 	bl	8000634 <HAL_GetTick>
 8000a3c:	1b80      	subs	r0, r0, r6
 8000a3e:	2864      	cmp	r0, #100	; 0x64
 8000a40:	d9f7      	bls.n	8000a32 <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 8000a42:	2003      	movs	r0, #3
 8000a44:	e7bb      	b.n	80009be <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a46:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000a4a:	d104      	bne.n	8000a56 <HAL_RCC_OscConfig+0xa2>
 8000a4c:	682b      	ldr	r3, [r5, #0]
 8000a4e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000a52:	602b      	str	r3, [r5, #0]
 8000a54:	e7e5      	b.n	8000a22 <HAL_RCC_OscConfig+0x6e>
 8000a56:	682a      	ldr	r2, [r5, #0]
 8000a58:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000a5c:	602a      	str	r2, [r5, #0]
 8000a5e:	682a      	ldr	r2, [r5, #0]
 8000a60:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000a64:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d1df      	bne.n	8000a2a <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
 8000a6a:	f7ff fde3 	bl	8000634 <HAL_GetTick>
 8000a6e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000a70:	682b      	ldr	r3, [r5, #0]
 8000a72:	039f      	lsls	r7, r3, #14
 8000a74:	d5a9      	bpl.n	80009ca <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000a76:	f7ff fddd 	bl	8000634 <HAL_GetTick>
 8000a7a:	1b80      	subs	r0, r0, r6
 8000a7c:	2864      	cmp	r0, #100	; 0x64
 8000a7e:	d9f7      	bls.n	8000a70 <HAL_RCC_OscConfig+0xbc>
 8000a80:	e7df      	b.n	8000a42 <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000a82:	4b81      	ldr	r3, [pc, #516]	; (8000c88 <HAL_RCC_OscConfig+0x2d4>)
 8000a84:	689a      	ldr	r2, [r3, #8]
 8000a86:	f012 0f0c 	tst.w	r2, #12
 8000a8a:	d007      	beq.n	8000a9c <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000a8c:	689a      	ldr	r2, [r3, #8]
 8000a8e:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000a92:	2a08      	cmp	r2, #8
 8000a94:	d111      	bne.n	8000aba <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000a96:	685b      	ldr	r3, [r3, #4]
 8000a98:	025e      	lsls	r6, r3, #9
 8000a9a:	d40e      	bmi.n	8000aba <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000a9c:	4b7a      	ldr	r3, [pc, #488]	; (8000c88 <HAL_RCC_OscConfig+0x2d4>)
 8000a9e:	681a      	ldr	r2, [r3, #0]
 8000aa0:	0795      	lsls	r5, r2, #30
 8000aa2:	d502      	bpl.n	8000aaa <HAL_RCC_OscConfig+0xf6>
 8000aa4:	68e2      	ldr	r2, [r4, #12]
 8000aa6:	2a01      	cmp	r2, #1
 8000aa8:	d188      	bne.n	80009bc <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000aaa:	681a      	ldr	r2, [r3, #0]
 8000aac:	6921      	ldr	r1, [r4, #16]
 8000aae:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8000ab2:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8000ab6:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ab8:	e78a      	b.n	80009d0 <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000aba:	68e2      	ldr	r2, [r4, #12]
 8000abc:	4b73      	ldr	r3, [pc, #460]	; (8000c8c <HAL_RCC_OscConfig+0x2d8>)
 8000abe:	b1b2      	cbz	r2, 8000aee <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 8000ac0:	2201      	movs	r2, #1
 8000ac2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000ac4:	f7ff fdb6 	bl	8000634 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ac8:	4d6f      	ldr	r5, [pc, #444]	; (8000c88 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000aca:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000acc:	682b      	ldr	r3, [r5, #0]
 8000ace:	0798      	lsls	r0, r3, #30
 8000ad0:	d507      	bpl.n	8000ae2 <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ad2:	682b      	ldr	r3, [r5, #0]
 8000ad4:	6922      	ldr	r2, [r4, #16]
 8000ad6:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000ada:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000ade:	602b      	str	r3, [r5, #0]
 8000ae0:	e776      	b.n	80009d0 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000ae2:	f7ff fda7 	bl	8000634 <HAL_GetTick>
 8000ae6:	1b80      	subs	r0, r0, r6
 8000ae8:	2802      	cmp	r0, #2
 8000aea:	d9ef      	bls.n	8000acc <HAL_RCC_OscConfig+0x118>
 8000aec:	e7a9      	b.n	8000a42 <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 8000aee:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000af0:	f7ff fda0 	bl	8000634 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000af4:	4d64      	ldr	r5, [pc, #400]	; (8000c88 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000af6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000af8:	682b      	ldr	r3, [r5, #0]
 8000afa:	0799      	lsls	r1, r3, #30
 8000afc:	f57f af68 	bpl.w	80009d0 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000b00:	f7ff fd98 	bl	8000634 <HAL_GetTick>
 8000b04:	1b80      	subs	r0, r0, r6
 8000b06:	2802      	cmp	r0, #2
 8000b08:	d9f6      	bls.n	8000af8 <HAL_RCC_OscConfig+0x144>
 8000b0a:	e79a      	b.n	8000a42 <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000b0c:	6962      	ldr	r2, [r4, #20]
 8000b0e:	4b60      	ldr	r3, [pc, #384]	; (8000c90 <HAL_RCC_OscConfig+0x2dc>)
 8000b10:	b17a      	cbz	r2, 8000b32 <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 8000b12:	2201      	movs	r2, #1
 8000b14:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000b16:	f7ff fd8d 	bl	8000634 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000b1a:	4d5b      	ldr	r5, [pc, #364]	; (8000c88 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000b1c:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000b1e:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000b20:	079f      	lsls	r7, r3, #30
 8000b22:	f53f af59 	bmi.w	80009d8 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000b26:	f7ff fd85 	bl	8000634 <HAL_GetTick>
 8000b2a:	1b80      	subs	r0, r0, r6
 8000b2c:	2802      	cmp	r0, #2
 8000b2e:	d9f6      	bls.n	8000b1e <HAL_RCC_OscConfig+0x16a>
 8000b30:	e787      	b.n	8000a42 <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 8000b32:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000b34:	f7ff fd7e 	bl	8000634 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000b38:	4d53      	ldr	r5, [pc, #332]	; (8000c88 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000b3a:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000b3c:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000b3e:	0798      	lsls	r0, r3, #30
 8000b40:	f57f af4a 	bpl.w	80009d8 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000b44:	f7ff fd76 	bl	8000634 <HAL_GetTick>
 8000b48:	1b80      	subs	r0, r0, r6
 8000b4a:	2802      	cmp	r0, #2
 8000b4c:	d9f6      	bls.n	8000b3c <HAL_RCC_OscConfig+0x188>
 8000b4e:	e778      	b.n	8000a42 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000b50:	4b4d      	ldr	r3, [pc, #308]	; (8000c88 <HAL_RCC_OscConfig+0x2d4>)
 8000b52:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b54:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8000b58:	d128      	bne.n	8000bac <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000b5a:	9201      	str	r2, [sp, #4]
 8000b5c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b5e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000b62:	641a      	str	r2, [r3, #64]	; 0x40
 8000b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b6a:	9301      	str	r3, [sp, #4]
 8000b6c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000b6e:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000b70:	4d48      	ldr	r5, [pc, #288]	; (8000c94 <HAL_RCC_OscConfig+0x2e0>)
 8000b72:	682b      	ldr	r3, [r5, #0]
 8000b74:	05d9      	lsls	r1, r3, #23
 8000b76:	d51b      	bpl.n	8000bb0 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000b78:	68a3      	ldr	r3, [r4, #8]
 8000b7a:	4d43      	ldr	r5, [pc, #268]	; (8000c88 <HAL_RCC_OscConfig+0x2d4>)
 8000b7c:	2b01      	cmp	r3, #1
 8000b7e:	d127      	bne.n	8000bd0 <HAL_RCC_OscConfig+0x21c>
 8000b80:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000b82:	f043 0301 	orr.w	r3, r3, #1
 8000b86:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8000b88:	f7ff fd54 	bl	8000634 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b8c:	4d3e      	ldr	r5, [pc, #248]	; (8000c88 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000b8e:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b90:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b94:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000b96:	079b      	lsls	r3, r3, #30
 8000b98:	d539      	bpl.n	8000c0e <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 8000b9a:	2e00      	cmp	r6, #0
 8000b9c:	f43f af20 	beq.w	80009e0 <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000ba0:	4a39      	ldr	r2, [pc, #228]	; (8000c88 <HAL_RCC_OscConfig+0x2d4>)
 8000ba2:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8000ba4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000ba8:	6413      	str	r3, [r2, #64]	; 0x40
 8000baa:	e719      	b.n	80009e0 <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 8000bac:	2600      	movs	r6, #0
 8000bae:	e7df      	b.n	8000b70 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000bb0:	682b      	ldr	r3, [r5, #0]
 8000bb2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000bb6:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8000bb8:	f7ff fd3c 	bl	8000634 <HAL_GetTick>
 8000bbc:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000bbe:	682b      	ldr	r3, [r5, #0]
 8000bc0:	05da      	lsls	r2, r3, #23
 8000bc2:	d4d9      	bmi.n	8000b78 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000bc4:	f7ff fd36 	bl	8000634 <HAL_GetTick>
 8000bc8:	1bc0      	subs	r0, r0, r7
 8000bca:	2802      	cmp	r0, #2
 8000bcc:	d9f7      	bls.n	8000bbe <HAL_RCC_OscConfig+0x20a>
 8000bce:	e738      	b.n	8000a42 <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000bd0:	2b05      	cmp	r3, #5
 8000bd2:	d104      	bne.n	8000bde <HAL_RCC_OscConfig+0x22a>
 8000bd4:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000bd6:	f043 0304 	orr.w	r3, r3, #4
 8000bda:	672b      	str	r3, [r5, #112]	; 0x70
 8000bdc:	e7d0      	b.n	8000b80 <HAL_RCC_OscConfig+0x1cc>
 8000bde:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000be0:	f022 0201 	bic.w	r2, r2, #1
 8000be4:	672a      	str	r2, [r5, #112]	; 0x70
 8000be6:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000be8:	f022 0204 	bic.w	r2, r2, #4
 8000bec:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d1ca      	bne.n	8000b88 <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 8000bf2:	f7ff fd1f 	bl	8000634 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000bf6:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000bfa:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000bfc:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000bfe:	0798      	lsls	r0, r3, #30
 8000c00:	d5cb      	bpl.n	8000b9a <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000c02:	f7ff fd17 	bl	8000634 <HAL_GetTick>
 8000c06:	1bc0      	subs	r0, r0, r7
 8000c08:	4540      	cmp	r0, r8
 8000c0a:	d9f7      	bls.n	8000bfc <HAL_RCC_OscConfig+0x248>
 8000c0c:	e719      	b.n	8000a42 <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000c0e:	f7ff fd11 	bl	8000634 <HAL_GetTick>
 8000c12:	1bc0      	subs	r0, r0, r7
 8000c14:	4540      	cmp	r0, r8
 8000c16:	d9bd      	bls.n	8000b94 <HAL_RCC_OscConfig+0x1e0>
 8000c18:	e713      	b.n	8000a42 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000c1a:	4d1b      	ldr	r5, [pc, #108]	; (8000c88 <HAL_RCC_OscConfig+0x2d4>)
 8000c1c:	68ab      	ldr	r3, [r5, #8]
 8000c1e:	f003 030c 	and.w	r3, r3, #12
 8000c22:	2b08      	cmp	r3, #8
 8000c24:	f43f aeca 	beq.w	80009bc <HAL_RCC_OscConfig+0x8>
 8000c28:	4e1b      	ldr	r6, [pc, #108]	; (8000c98 <HAL_RCC_OscConfig+0x2e4>)
 8000c2a:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000c2c:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000c2e:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000c30:	d134      	bne.n	8000c9c <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 8000c32:	f7ff fcff 	bl	8000634 <HAL_GetTick>
 8000c36:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000c38:	682b      	ldr	r3, [r5, #0]
 8000c3a:	0199      	lsls	r1, r3, #6
 8000c3c:	d41e      	bmi.n	8000c7c <HAL_RCC_OscConfig+0x2c8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000c3e:	6a22      	ldr	r2, [r4, #32]
 8000c40:	69e3      	ldr	r3, [r4, #28]
 8000c42:	4313      	orrs	r3, r2
 8000c44:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000c46:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8000c4a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000c4c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000c50:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000c52:	4c0d      	ldr	r4, [pc, #52]	; (8000c88 <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000c54:	0852      	lsrs	r2, r2, #1
 8000c56:	3a01      	subs	r2, #1
 8000c58:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c5c:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8000c5e:	2301      	movs	r3, #1
 8000c60:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000c62:	f7ff fce7 	bl	8000634 <HAL_GetTick>
 8000c66:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000c68:	6823      	ldr	r3, [r4, #0]
 8000c6a:	019a      	lsls	r2, r3, #6
 8000c6c:	f53f aebc 	bmi.w	80009e8 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000c70:	f7ff fce0 	bl	8000634 <HAL_GetTick>
 8000c74:	1b40      	subs	r0, r0, r5
 8000c76:	2802      	cmp	r0, #2
 8000c78:	d9f6      	bls.n	8000c68 <HAL_RCC_OscConfig+0x2b4>
 8000c7a:	e6e2      	b.n	8000a42 <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000c7c:	f7ff fcda 	bl	8000634 <HAL_GetTick>
 8000c80:	1bc0      	subs	r0, r0, r7
 8000c82:	2802      	cmp	r0, #2
 8000c84:	d9d8      	bls.n	8000c38 <HAL_RCC_OscConfig+0x284>
 8000c86:	e6dc      	b.n	8000a42 <HAL_RCC_OscConfig+0x8e>
 8000c88:	40023800 	.word	0x40023800
 8000c8c:	42470000 	.word	0x42470000
 8000c90:	42470e80 	.word	0x42470e80
 8000c94:	40007000 	.word	0x40007000
 8000c98:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 8000c9c:	f7ff fcca 	bl	8000634 <HAL_GetTick>
 8000ca0:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000ca2:	682b      	ldr	r3, [r5, #0]
 8000ca4:	019b      	lsls	r3, r3, #6
 8000ca6:	f57f ae9f 	bpl.w	80009e8 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000caa:	f7ff fcc3 	bl	8000634 <HAL_GetTick>
 8000cae:	1b00      	subs	r0, r0, r4
 8000cb0:	2802      	cmp	r0, #2
 8000cb2:	d9f6      	bls.n	8000ca2 <HAL_RCC_OscConfig+0x2ee>
 8000cb4:	e6c5      	b.n	8000a42 <HAL_RCC_OscConfig+0x8e>
 8000cb6:	bf00      	nop

08000cb8 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000cb8:	4913      	ldr	r1, [pc, #76]	; (8000d08 <HAL_RCC_GetSysClockFreq+0x50>)
{
 8000cba:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000cbc:	688b      	ldr	r3, [r1, #8]
 8000cbe:	f003 030c 	and.w	r3, r3, #12
 8000cc2:	2b04      	cmp	r3, #4
 8000cc4:	d003      	beq.n	8000cce <HAL_RCC_GetSysClockFreq+0x16>
 8000cc6:	2b08      	cmp	r3, #8
 8000cc8:	d003      	beq.n	8000cd2 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000cca:	4810      	ldr	r0, [pc, #64]	; (8000d0c <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000ccc:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8000cce:	4810      	ldr	r0, [pc, #64]	; (8000d10 <HAL_RCC_GetSysClockFreq+0x58>)
 8000cd0:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000cd2:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000cd4:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000cd6:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000cd8:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000cdc:	bf14      	ite	ne
 8000cde:	480c      	ldrne	r0, [pc, #48]	; (8000d10 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000ce0:	480a      	ldreq	r0, [pc, #40]	; (8000d0c <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000ce2:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8000ce6:	bf18      	it	ne
 8000ce8:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000cea:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000cee:	fba1 0100 	umull	r0, r1, r1, r0
 8000cf2:	f7ff facd 	bl	8000290 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8000cf6:	4b04      	ldr	r3, [pc, #16]	; (8000d08 <HAL_RCC_GetSysClockFreq+0x50>)
 8000cf8:	685b      	ldr	r3, [r3, #4]
 8000cfa:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8000cfe:	3301      	adds	r3, #1
 8000d00:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8000d02:	fbb0 f0f3 	udiv	r0, r0, r3
 8000d06:	bd08      	pop	{r3, pc}
 8000d08:	40023800 	.word	0x40023800
 8000d0c:	00f42400 	.word	0x00f42400
 8000d10:	007a1200 	.word	0x007a1200

08000d14 <HAL_RCC_ClockConfig>:
{
 8000d14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000d18:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	b910      	cbnz	r0, 8000d24 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8000d1e:	2001      	movs	r0, #1
 8000d20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000d24:	4b44      	ldr	r3, [pc, #272]	; (8000e38 <HAL_RCC_ClockConfig+0x124>)
 8000d26:	681a      	ldr	r2, [r3, #0]
 8000d28:	f002 020f 	and.w	r2, r2, #15
 8000d2c:	428a      	cmp	r2, r1
 8000d2e:	d328      	bcc.n	8000d82 <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000d30:	6821      	ldr	r1, [r4, #0]
 8000d32:	078f      	lsls	r7, r1, #30
 8000d34:	d42d      	bmi.n	8000d92 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000d36:	07c8      	lsls	r0, r1, #31
 8000d38:	d440      	bmi.n	8000dbc <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000d3a:	4b3f      	ldr	r3, [pc, #252]	; (8000e38 <HAL_RCC_ClockConfig+0x124>)
 8000d3c:	681a      	ldr	r2, [r3, #0]
 8000d3e:	f002 020f 	and.w	r2, r2, #15
 8000d42:	4295      	cmp	r5, r2
 8000d44:	d366      	bcc.n	8000e14 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000d46:	6822      	ldr	r2, [r4, #0]
 8000d48:	0751      	lsls	r1, r2, #29
 8000d4a:	d46c      	bmi.n	8000e26 <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000d4c:	0713      	lsls	r3, r2, #28
 8000d4e:	d507      	bpl.n	8000d60 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000d50:	4a3a      	ldr	r2, [pc, #232]	; (8000e3c <HAL_RCC_ClockConfig+0x128>)
 8000d52:	6921      	ldr	r1, [r4, #16]
 8000d54:	6893      	ldr	r3, [r2, #8]
 8000d56:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000d5a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000d5e:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000d60:	f7ff ffaa 	bl	8000cb8 <HAL_RCC_GetSysClockFreq>
 8000d64:	4b35      	ldr	r3, [pc, #212]	; (8000e3c <HAL_RCC_ClockConfig+0x128>)
 8000d66:	4a36      	ldr	r2, [pc, #216]	; (8000e40 <HAL_RCC_ClockConfig+0x12c>)
 8000d68:	689b      	ldr	r3, [r3, #8]
 8000d6a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000d6e:	5cd3      	ldrb	r3, [r2, r3]
 8000d70:	40d8      	lsrs	r0, r3
 8000d72:	4b34      	ldr	r3, [pc, #208]	; (8000e44 <HAL_RCC_ClockConfig+0x130>)
 8000d74:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000d76:	2000      	movs	r0, #0
 8000d78:	f7ff fc12 	bl	80005a0 <HAL_InitTick>
  return HAL_OK;
 8000d7c:	2000      	movs	r0, #0
 8000d7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d82:	b2ca      	uxtb	r2, r1
 8000d84:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	f003 030f 	and.w	r3, r3, #15
 8000d8c:	4299      	cmp	r1, r3
 8000d8e:	d1c6      	bne.n	8000d1e <HAL_RCC_ClockConfig+0xa>
 8000d90:	e7ce      	b.n	8000d30 <HAL_RCC_ClockConfig+0x1c>
 8000d92:	4b2a      	ldr	r3, [pc, #168]	; (8000e3c <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000d94:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000d98:	bf1e      	ittt	ne
 8000d9a:	689a      	ldrne	r2, [r3, #8]
 8000d9c:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8000da0:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000da2:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000da4:	bf42      	ittt	mi
 8000da6:	689a      	ldrmi	r2, [r3, #8]
 8000da8:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8000dac:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000dae:	689a      	ldr	r2, [r3, #8]
 8000db0:	68a0      	ldr	r0, [r4, #8]
 8000db2:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000db6:	4302      	orrs	r2, r0
 8000db8:	609a      	str	r2, [r3, #8]
 8000dba:	e7bc      	b.n	8000d36 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000dbc:	6862      	ldr	r2, [r4, #4]
 8000dbe:	4b1f      	ldr	r3, [pc, #124]	; (8000e3c <HAL_RCC_ClockConfig+0x128>)
 8000dc0:	2a01      	cmp	r2, #1
 8000dc2:	d11d      	bne.n	8000e00 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000dca:	d0a8      	beq.n	8000d1e <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000dcc:	4e1b      	ldr	r6, [pc, #108]	; (8000e3c <HAL_RCC_ClockConfig+0x128>)
 8000dce:	68b3      	ldr	r3, [r6, #8]
 8000dd0:	f023 0303 	bic.w	r3, r3, #3
 8000dd4:	4313      	orrs	r3, r2
 8000dd6:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8000dd8:	f7ff fc2c 	bl	8000634 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000ddc:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8000de0:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000de2:	68b3      	ldr	r3, [r6, #8]
 8000de4:	6862      	ldr	r2, [r4, #4]
 8000de6:	f003 030c 	and.w	r3, r3, #12
 8000dea:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000dee:	d0a4      	beq.n	8000d3a <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000df0:	f7ff fc20 	bl	8000634 <HAL_GetTick>
 8000df4:	1bc0      	subs	r0, r0, r7
 8000df6:	4540      	cmp	r0, r8
 8000df8:	d9f3      	bls.n	8000de2 <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8000dfa:	2003      	movs	r0, #3
}
 8000dfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000e00:	1e91      	subs	r1, r2, #2
 8000e02:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000e04:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000e06:	d802      	bhi.n	8000e0e <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000e08:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000e0c:	e7dd      	b.n	8000dca <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e0e:	f013 0f02 	tst.w	r3, #2
 8000e12:	e7da      	b.n	8000dca <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000e14:	b2ea      	uxtb	r2, r5
 8000e16:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	f003 030f 	and.w	r3, r3, #15
 8000e1e:	429d      	cmp	r5, r3
 8000e20:	f47f af7d 	bne.w	8000d1e <HAL_RCC_ClockConfig+0xa>
 8000e24:	e78f      	b.n	8000d46 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000e26:	4905      	ldr	r1, [pc, #20]	; (8000e3c <HAL_RCC_ClockConfig+0x128>)
 8000e28:	68e0      	ldr	r0, [r4, #12]
 8000e2a:	688b      	ldr	r3, [r1, #8]
 8000e2c:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8000e30:	4303      	orrs	r3, r0
 8000e32:	608b      	str	r3, [r1, #8]
 8000e34:	e78a      	b.n	8000d4c <HAL_RCC_ClockConfig+0x38>
 8000e36:	bf00      	nop
 8000e38:	40023c00 	.word	0x40023c00
 8000e3c:	40023800 	.word	0x40023800
 8000e40:	080024a0 	.word	0x080024a0
 8000e44:	20000008 	.word	0x20000008

08000e48 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8000e48:	4b01      	ldr	r3, [pc, #4]	; (8000e50 <HAL_RCC_GetHCLKFreq+0x8>)
 8000e4a:	6818      	ldr	r0, [r3, #0]
 8000e4c:	4770      	bx	lr
 8000e4e:	bf00      	nop
 8000e50:	20000008 	.word	0x20000008

08000e54 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8000e54:	4b04      	ldr	r3, [pc, #16]	; (8000e68 <HAL_RCC_GetPCLK1Freq+0x14>)
 8000e56:	4a05      	ldr	r2, [pc, #20]	; (8000e6c <HAL_RCC_GetPCLK1Freq+0x18>)
 8000e58:	689b      	ldr	r3, [r3, #8]
 8000e5a:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8000e5e:	5cd3      	ldrb	r3, [r2, r3]
 8000e60:	4a03      	ldr	r2, [pc, #12]	; (8000e70 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000e62:	6810      	ldr	r0, [r2, #0]
}
 8000e64:	40d8      	lsrs	r0, r3
 8000e66:	4770      	bx	lr
 8000e68:	40023800 	.word	0x40023800
 8000e6c:	080024b0 	.word	0x080024b0
 8000e70:	20000008 	.word	0x20000008

08000e74 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8000e74:	4b04      	ldr	r3, [pc, #16]	; (8000e88 <HAL_RCC_GetPCLK2Freq+0x14>)
 8000e76:	4a05      	ldr	r2, [pc, #20]	; (8000e8c <HAL_RCC_GetPCLK2Freq+0x18>)
 8000e78:	689b      	ldr	r3, [r3, #8]
 8000e7a:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8000e7e:	5cd3      	ldrb	r3, [r2, r3]
 8000e80:	4a03      	ldr	r2, [pc, #12]	; (8000e90 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8000e82:	6810      	ldr	r0, [r2, #0]
}
 8000e84:	40d8      	lsrs	r0, r3
 8000e86:	4770      	bx	lr
 8000e88:	40023800 	.word	0x40023800
 8000e8c:	080024b0 	.word	0x080024b0
 8000e90:	20000008 	.word	0x20000008

08000e94 <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8000e94:	6803      	ldr	r3, [r0, #0]
 8000e96:	68da      	ldr	r2, [r3, #12]
 8000e98:	f042 0201 	orr.w	r2, r2, #1
 8000e9c:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8000e9e:	681a      	ldr	r2, [r3, #0]
 8000ea0:	f042 0201 	orr.w	r2, r2, #1
 8000ea4:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
}
 8000ea6:	2000      	movs	r0, #0
 8000ea8:	4770      	bx	lr

08000eaa <HAL_TIM_PeriodElapsedCallback>:
 8000eaa:	4770      	bx	lr

08000eac <HAL_TIM_OC_DelayElapsedCallback>:
 8000eac:	4770      	bx	lr

08000eae <HAL_TIM_IC_CaptureCallback>:
 8000eae:	4770      	bx	lr

08000eb0 <HAL_TIM_PWM_PulseFinishedCallback>:
 8000eb0:	4770      	bx	lr

08000eb2 <HAL_TIM_TriggerCallback>:
 8000eb2:	4770      	bx	lr

08000eb4 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000eb4:	6803      	ldr	r3, [r0, #0]
 8000eb6:	691a      	ldr	r2, [r3, #16]
 8000eb8:	0791      	lsls	r1, r2, #30
{
 8000eba:	b510      	push	{r4, lr}
 8000ebc:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000ebe:	d50e      	bpl.n	8000ede <HAL_TIM_IRQHandler+0x2a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8000ec0:	68da      	ldr	r2, [r3, #12]
 8000ec2:	0792      	lsls	r2, r2, #30
 8000ec4:	d50b      	bpl.n	8000ede <HAL_TIM_IRQHandler+0x2a>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8000ec6:	f06f 0202 	mvn.w	r2, #2
 8000eca:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000ecc:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000ece:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000ed0:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000ed2:	7602      	strb	r2, [r0, #24]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000ed4:	d077      	beq.n	8000fc6 <HAL_TIM_IRQHandler+0x112>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8000ed6:	f7ff ffea 	bl	8000eae <HAL_TIM_IC_CaptureCallback>
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000eda:	2300      	movs	r3, #0
 8000edc:	7623      	strb	r3, [r4, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8000ede:	6823      	ldr	r3, [r4, #0]
 8000ee0:	691a      	ldr	r2, [r3, #16]
 8000ee2:	0750      	lsls	r0, r2, #29
 8000ee4:	d510      	bpl.n	8000f08 <HAL_TIM_IRQHandler+0x54>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8000ee6:	68da      	ldr	r2, [r3, #12]
 8000ee8:	0751      	lsls	r1, r2, #29
 8000eea:	d50d      	bpl.n	8000f08 <HAL_TIM_IRQHandler+0x54>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8000eec:	f06f 0204 	mvn.w	r2, #4
 8000ef0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000ef2:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8000ef4:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000ef6:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8000efa:	7622      	strb	r2, [r4, #24]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8000efc:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000efe:	d068      	beq.n	8000fd2 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8000f00:	f7ff ffd5 	bl	8000eae <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000f04:	2300      	movs	r3, #0
 8000f06:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8000f08:	6823      	ldr	r3, [r4, #0]
 8000f0a:	691a      	ldr	r2, [r3, #16]
 8000f0c:	0712      	lsls	r2, r2, #28
 8000f0e:	d50f      	bpl.n	8000f30 <HAL_TIM_IRQHandler+0x7c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8000f10:	68da      	ldr	r2, [r3, #12]
 8000f12:	0710      	lsls	r0, r2, #28
 8000f14:	d50c      	bpl.n	8000f30 <HAL_TIM_IRQHandler+0x7c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8000f16:	f06f 0208 	mvn.w	r2, #8
 8000f1a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000f1c:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8000f1e:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000f20:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8000f22:	7622      	strb	r2, [r4, #24]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8000f24:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000f26:	d05a      	beq.n	8000fde <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8000f28:	f7ff ffc1 	bl	8000eae <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8000f30:	6823      	ldr	r3, [r4, #0]
 8000f32:	691a      	ldr	r2, [r3, #16]
 8000f34:	06d2      	lsls	r2, r2, #27
 8000f36:	d510      	bpl.n	8000f5a <HAL_TIM_IRQHandler+0xa6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8000f38:	68da      	ldr	r2, [r3, #12]
 8000f3a:	06d0      	lsls	r0, r2, #27
 8000f3c:	d50d      	bpl.n	8000f5a <HAL_TIM_IRQHandler+0xa6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8000f3e:	f06f 0210 	mvn.w	r2, #16
 8000f42:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000f44:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8000f46:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000f48:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8000f4c:	7622      	strb	r2, [r4, #24]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8000f4e:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000f50:	d04b      	beq.n	8000fea <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8000f52:	f7ff ffac 	bl	8000eae <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000f56:	2300      	movs	r3, #0
 8000f58:	7623      	strb	r3, [r4, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8000f5a:	6823      	ldr	r3, [r4, #0]
 8000f5c:	691a      	ldr	r2, [r3, #16]
 8000f5e:	07d1      	lsls	r1, r2, #31
 8000f60:	d508      	bpl.n	8000f74 <HAL_TIM_IRQHandler+0xc0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8000f62:	68da      	ldr	r2, [r3, #12]
 8000f64:	07d2      	lsls	r2, r2, #31
 8000f66:	d505      	bpl.n	8000f74 <HAL_TIM_IRQHandler+0xc0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8000f68:	f06f 0201 	mvn.w	r2, #1
 8000f6c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8000f6e:	4620      	mov	r0, r4
 8000f70:	f7ff ff9b 	bl	8000eaa <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8000f74:	6823      	ldr	r3, [r4, #0]
 8000f76:	691a      	ldr	r2, [r3, #16]
 8000f78:	0610      	lsls	r0, r2, #24
 8000f7a:	d508      	bpl.n	8000f8e <HAL_TIM_IRQHandler+0xda>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8000f7c:	68da      	ldr	r2, [r3, #12]
 8000f7e:	0611      	lsls	r1, r2, #24
 8000f80:	d505      	bpl.n	8000f8e <HAL_TIM_IRQHandler+0xda>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8000f82:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8000f86:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8000f88:	4620      	mov	r0, r4
 8000f8a:	f000 f8b4 	bl	80010f6 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8000f8e:	6823      	ldr	r3, [r4, #0]
 8000f90:	691a      	ldr	r2, [r3, #16]
 8000f92:	0652      	lsls	r2, r2, #25
 8000f94:	d508      	bpl.n	8000fa8 <HAL_TIM_IRQHandler+0xf4>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8000f96:	68da      	ldr	r2, [r3, #12]
 8000f98:	0650      	lsls	r0, r2, #25
 8000f9a:	d505      	bpl.n	8000fa8 <HAL_TIM_IRQHandler+0xf4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8000f9c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8000fa0:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8000fa2:	4620      	mov	r0, r4
 8000fa4:	f7ff ff85 	bl	8000eb2 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8000fa8:	6823      	ldr	r3, [r4, #0]
 8000faa:	691a      	ldr	r2, [r3, #16]
 8000fac:	0691      	lsls	r1, r2, #26
 8000fae:	d522      	bpl.n	8000ff6 <HAL_TIM_IRQHandler+0x142>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8000fb0:	68da      	ldr	r2, [r3, #12]
 8000fb2:	0692      	lsls	r2, r2, #26
 8000fb4:	d51f      	bpl.n	8000ff6 <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8000fb6:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8000fba:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8000fbc:	611a      	str	r2, [r3, #16]
    }
  }
}
 8000fbe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 8000fc2:	f000 b897 	b.w	80010f4 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8000fc6:	f7ff ff71 	bl	8000eac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000fca:	4620      	mov	r0, r4
 8000fcc:	f7ff ff70 	bl	8000eb0 <HAL_TIM_PWM_PulseFinishedCallback>
 8000fd0:	e783      	b.n	8000eda <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000fd2:	f7ff ff6b 	bl	8000eac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000fd6:	4620      	mov	r0, r4
 8000fd8:	f7ff ff6a 	bl	8000eb0 <HAL_TIM_PWM_PulseFinishedCallback>
 8000fdc:	e792      	b.n	8000f04 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000fde:	f7ff ff65 	bl	8000eac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8000fe2:	4620      	mov	r0, r4
 8000fe4:	f7ff ff64 	bl	8000eb0 <HAL_TIM_PWM_PulseFinishedCallback>
 8000fe8:	e7a0      	b.n	8000f2c <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000fea:	f7ff ff5f 	bl	8000eac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000fee:	4620      	mov	r0, r4
 8000ff0:	f7ff ff5e 	bl	8000eb0 <HAL_TIM_PWM_PulseFinishedCallback>
 8000ff4:	e7af      	b.n	8000f56 <HAL_TIM_IRQHandler+0xa2>
 8000ff6:	bd10      	pop	{r4, pc}

08000ff8 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8000ff8:	4a2e      	ldr	r2, [pc, #184]	; (80010b4 <TIM_Base_SetConfig+0xbc>)
  tmpcr1 = TIMx->CR1;
 8000ffa:	6803      	ldr	r3, [r0, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8000ffc:	4290      	cmp	r0, r2
 8000ffe:	d012      	beq.n	8001026 <TIM_Base_SetConfig+0x2e>
 8001000:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001004:	d00f      	beq.n	8001026 <TIM_Base_SetConfig+0x2e>
 8001006:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800100a:	4290      	cmp	r0, r2
 800100c:	d00b      	beq.n	8001026 <TIM_Base_SetConfig+0x2e>
 800100e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001012:	4290      	cmp	r0, r2
 8001014:	d007      	beq.n	8001026 <TIM_Base_SetConfig+0x2e>
 8001016:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800101a:	4290      	cmp	r0, r2
 800101c:	d003      	beq.n	8001026 <TIM_Base_SetConfig+0x2e>
 800101e:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8001022:	4290      	cmp	r0, r2
 8001024:	d11d      	bne.n	8001062 <TIM_Base_SetConfig+0x6a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8001026:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001028:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800102c:	4313      	orrs	r3, r2
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 800102e:	4a21      	ldr	r2, [pc, #132]	; (80010b4 <TIM_Base_SetConfig+0xbc>)
 8001030:	4290      	cmp	r0, r2
 8001032:	d104      	bne.n	800103e <TIM_Base_SetConfig+0x46>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001034:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001036:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800103a:	4313      	orrs	r3, r2
 800103c:	e028      	b.n	8001090 <TIM_Base_SetConfig+0x98>
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 800103e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001042:	d0f7      	beq.n	8001034 <TIM_Base_SetConfig+0x3c>
 8001044:	4a1c      	ldr	r2, [pc, #112]	; (80010b8 <TIM_Base_SetConfig+0xc0>)
 8001046:	4290      	cmp	r0, r2
 8001048:	d0f4      	beq.n	8001034 <TIM_Base_SetConfig+0x3c>
 800104a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800104e:	4290      	cmp	r0, r2
 8001050:	d0f0      	beq.n	8001034 <TIM_Base_SetConfig+0x3c>
 8001052:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001056:	4290      	cmp	r0, r2
 8001058:	d0ec      	beq.n	8001034 <TIM_Base_SetConfig+0x3c>
 800105a:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800105e:	4290      	cmp	r0, r2
 8001060:	d0e8      	beq.n	8001034 <TIM_Base_SetConfig+0x3c>
 8001062:	4a16      	ldr	r2, [pc, #88]	; (80010bc <TIM_Base_SetConfig+0xc4>)
 8001064:	4290      	cmp	r0, r2
 8001066:	d0e5      	beq.n	8001034 <TIM_Base_SetConfig+0x3c>
 8001068:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800106c:	4290      	cmp	r0, r2
 800106e:	d0e1      	beq.n	8001034 <TIM_Base_SetConfig+0x3c>
 8001070:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001074:	4290      	cmp	r0, r2
 8001076:	d0dd      	beq.n	8001034 <TIM_Base_SetConfig+0x3c>
 8001078:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 800107c:	4290      	cmp	r0, r2
 800107e:	d0d9      	beq.n	8001034 <TIM_Base_SetConfig+0x3c>
 8001080:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001084:	4290      	cmp	r0, r2
 8001086:	d0d5      	beq.n	8001034 <TIM_Base_SetConfig+0x3c>
 8001088:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800108c:	4290      	cmp	r0, r2
 800108e:	d0d1      	beq.n	8001034 <TIM_Base_SetConfig+0x3c>
  }

  TIMx->CR1 = tmpcr1;
 8001090:	6003      	str	r3, [r0, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001092:	688b      	ldr	r3, [r1, #8]
 8001094:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001096:	680b      	ldr	r3, [r1, #0]
 8001098:	6283      	str	r3, [r0, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 800109a:	4b06      	ldr	r3, [pc, #24]	; (80010b4 <TIM_Base_SetConfig+0xbc>)
 800109c:	4298      	cmp	r0, r3
 800109e:	d006      	beq.n	80010ae <TIM_Base_SetConfig+0xb6>
 80010a0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80010a4:	4298      	cmp	r0, r3
 80010a6:	d002      	beq.n	80010ae <TIM_Base_SetConfig+0xb6>
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80010a8:	2301      	movs	r3, #1
 80010aa:	6143      	str	r3, [r0, #20]
}
 80010ac:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 80010ae:	690b      	ldr	r3, [r1, #16]
 80010b0:	6303      	str	r3, [r0, #48]	; 0x30
 80010b2:	e7f9      	b.n	80010a8 <TIM_Base_SetConfig+0xb0>
 80010b4:	40010000 	.word	0x40010000
 80010b8:	40000400 	.word	0x40000400
 80010bc:	40014000 	.word	0x40014000

080010c0 <HAL_TIM_Base_Init>:
{ 
 80010c0:	b510      	push	{r4, lr}
  if(htim == NULL)
 80010c2:	4604      	mov	r4, r0
 80010c4:	b1a0      	cbz	r0, 80010f0 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 80010c6:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80010ca:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80010ce:	b91b      	cbnz	r3, 80010d8 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80010d0:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_Base_MspInit(htim);
 80010d4:	f000 fbd8 	bl	8001888 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 80010d8:	2302      	movs	r3, #2
 80010da:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80010de:	6820      	ldr	r0, [r4, #0]
 80010e0:	1d21      	adds	r1, r4, #4
 80010e2:	f7ff ff89 	bl	8000ff8 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80010e6:	2301      	movs	r3, #1
 80010e8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 80010ec:	2000      	movs	r0, #0
 80010ee:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80010f0:	2001      	movs	r0, #1
}
 80010f2:	bd10      	pop	{r4, pc}

080010f4 <HAL_TIMEx_CommutationCallback>:
 80010f4:	4770      	bx	lr

080010f6 <HAL_TIMEx_BreakCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80010f6:	4770      	bx	lr

080010f8 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80010f8:	6803      	ldr	r3, [r0, #0]
 80010fa:	68da      	ldr	r2, [r3, #12]
 80010fc:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001100:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001102:	695a      	ldr	r2, [r3, #20]
 8001104:	f022 0201 	bic.w	r2, r2, #1
 8001108:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800110a:	2320      	movs	r3, #32
 800110c:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8001110:	4770      	bx	lr
	...

08001114 <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001114:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8001118:	6806      	ldr	r6, [r0, #0]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 800111a:	68c2      	ldr	r2, [r0, #12]
  tmpreg = huart->Instance->CR2;
 800111c:	6933      	ldr	r3, [r6, #16]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800111e:	69c1      	ldr	r1, [r0, #28]
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8001120:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8001124:	4313      	orrs	r3, r2
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8001126:	6133      	str	r3, [r6, #16]
{
 8001128:	4604      	mov	r4, r0
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800112a:	6883      	ldr	r3, [r0, #8]
 800112c:	6900      	ldr	r0, [r0, #16]
  tmpreg = huart->Instance->CR1;
 800112e:	68f2      	ldr	r2, [r6, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001130:	4303      	orrs	r3, r0
 8001132:	6960      	ldr	r0, [r4, #20]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8001134:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001138:	4303      	orrs	r3, r0
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 800113a:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800113e:	430b      	orrs	r3, r1
 8001140:	4313      	orrs	r3, r2
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8001142:	60f3      	str	r3, [r6, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8001144:	6973      	ldr	r3, [r6, #20]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8001146:	69a2      	ldr	r2, [r4, #24]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8001148:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  tmpreg |= huart->Init.HwFlowCtl;
 800114c:	4313      	orrs	r3, r2
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800114e:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8001152:	6173      	str	r3, [r6, #20]
 8001154:	4b7a      	ldr	r3, [pc, #488]	; (8001340 <UART_SetConfig+0x22c>)
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001156:	d17c      	bne.n	8001252 <UART_SetConfig+0x13e>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8001158:	429e      	cmp	r6, r3
 800115a:	d003      	beq.n	8001164 <UART_SetConfig+0x50>
 800115c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001160:	429e      	cmp	r6, r3
 8001162:	d144      	bne.n	80011ee <UART_SetConfig+0xda>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001164:	f7ff fe86 	bl	8000e74 <HAL_RCC_GetPCLK2Freq>
 8001168:	2519      	movs	r5, #25
 800116a:	fb05 f300 	mul.w	r3, r5, r0
 800116e:	6860      	ldr	r0, [r4, #4]
 8001170:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001174:	0040      	lsls	r0, r0, #1
 8001176:	fbb3 f3f0 	udiv	r3, r3, r0
 800117a:	fbb3 f3f9 	udiv	r3, r3, r9
 800117e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8001182:	f7ff fe77 	bl	8000e74 <HAL_RCC_GetPCLK2Freq>
 8001186:	6863      	ldr	r3, [r4, #4]
 8001188:	4368      	muls	r0, r5
 800118a:	005b      	lsls	r3, r3, #1
 800118c:	fbb0 f7f3 	udiv	r7, r0, r3
 8001190:	f7ff fe70 	bl	8000e74 <HAL_RCC_GetPCLK2Freq>
 8001194:	6863      	ldr	r3, [r4, #4]
 8001196:	4368      	muls	r0, r5
 8001198:	005b      	lsls	r3, r3, #1
 800119a:	fbb0 f3f3 	udiv	r3, r0, r3
 800119e:	fbb3 f3f9 	udiv	r3, r3, r9
 80011a2:	fb09 7313 	mls	r3, r9, r3, r7
 80011a6:	00db      	lsls	r3, r3, #3
 80011a8:	3332      	adds	r3, #50	; 0x32
 80011aa:	fbb3 f3f9 	udiv	r3, r3, r9
 80011ae:	005b      	lsls	r3, r3, #1
 80011b0:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 80011b4:	f7ff fe5e 	bl	8000e74 <HAL_RCC_GetPCLK2Freq>
 80011b8:	6862      	ldr	r2, [r4, #4]
 80011ba:	4368      	muls	r0, r5
 80011bc:	0052      	lsls	r2, r2, #1
 80011be:	fbb0 faf2 	udiv	sl, r0, r2
 80011c2:	f7ff fe57 	bl	8000e74 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80011c6:	6863      	ldr	r3, [r4, #4]
 80011c8:	4368      	muls	r0, r5
 80011ca:	005b      	lsls	r3, r3, #1
 80011cc:	fbb0 f3f3 	udiv	r3, r0, r3
 80011d0:	fbb3 f3f9 	udiv	r3, r3, r9
 80011d4:	fb09 a313 	mls	r3, r9, r3, sl
 80011d8:	00db      	lsls	r3, r3, #3
 80011da:	3332      	adds	r3, #50	; 0x32
 80011dc:	fbb3 f3f9 	udiv	r3, r3, r9
 80011e0:	f003 0307 	and.w	r3, r3, #7
 80011e4:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80011e6:	443b      	add	r3, r7
 80011e8:	60b3      	str	r3, [r6, #8]
 80011ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80011ee:	f7ff fe31 	bl	8000e54 <HAL_RCC_GetPCLK1Freq>
 80011f2:	2519      	movs	r5, #25
 80011f4:	fb05 f300 	mul.w	r3, r5, r0
 80011f8:	6860      	ldr	r0, [r4, #4]
 80011fa:	f04f 0964 	mov.w	r9, #100	; 0x64
 80011fe:	0040      	lsls	r0, r0, #1
 8001200:	fbb3 f3f0 	udiv	r3, r3, r0
 8001204:	fbb3 f3f9 	udiv	r3, r3, r9
 8001208:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800120c:	f7ff fe22 	bl	8000e54 <HAL_RCC_GetPCLK1Freq>
 8001210:	6863      	ldr	r3, [r4, #4]
 8001212:	4368      	muls	r0, r5
 8001214:	005b      	lsls	r3, r3, #1
 8001216:	fbb0 f7f3 	udiv	r7, r0, r3
 800121a:	f7ff fe1b 	bl	8000e54 <HAL_RCC_GetPCLK1Freq>
 800121e:	6863      	ldr	r3, [r4, #4]
 8001220:	4368      	muls	r0, r5
 8001222:	005b      	lsls	r3, r3, #1
 8001224:	fbb0 f3f3 	udiv	r3, r0, r3
 8001228:	fbb3 f3f9 	udiv	r3, r3, r9
 800122c:	fb09 7313 	mls	r3, r9, r3, r7
 8001230:	00db      	lsls	r3, r3, #3
 8001232:	3332      	adds	r3, #50	; 0x32
 8001234:	fbb3 f3f9 	udiv	r3, r3, r9
 8001238:	005b      	lsls	r3, r3, #1
 800123a:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 800123e:	f7ff fe09 	bl	8000e54 <HAL_RCC_GetPCLK1Freq>
 8001242:	6862      	ldr	r2, [r4, #4]
 8001244:	4368      	muls	r0, r5
 8001246:	0052      	lsls	r2, r2, #1
 8001248:	fbb0 faf2 	udiv	sl, r0, r2
 800124c:	f7ff fe02 	bl	8000e54 <HAL_RCC_GetPCLK1Freq>
 8001250:	e7b9      	b.n	80011c6 <UART_SetConfig+0xb2>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8001252:	429e      	cmp	r6, r3
 8001254:	d002      	beq.n	800125c <UART_SetConfig+0x148>
 8001256:	4b3b      	ldr	r3, [pc, #236]	; (8001344 <UART_SetConfig+0x230>)
 8001258:	429e      	cmp	r6, r3
 800125a:	d140      	bne.n	80012de <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800125c:	f7ff fe0a 	bl	8000e74 <HAL_RCC_GetPCLK2Freq>
 8001260:	6867      	ldr	r7, [r4, #4]
 8001262:	2519      	movs	r5, #25
 8001264:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001268:	fb05 f300 	mul.w	r3, r5, r0
 800126c:	00bf      	lsls	r7, r7, #2
 800126e:	fbb3 f3f7 	udiv	r3, r3, r7
 8001272:	fbb3 f3f9 	udiv	r3, r3, r9
 8001276:	011f      	lsls	r7, r3, #4
 8001278:	f7ff fdfc 	bl	8000e74 <HAL_RCC_GetPCLK2Freq>
 800127c:	6863      	ldr	r3, [r4, #4]
 800127e:	4368      	muls	r0, r5
 8001280:	009b      	lsls	r3, r3, #2
 8001282:	fbb0 f8f3 	udiv	r8, r0, r3
 8001286:	f7ff fdf5 	bl	8000e74 <HAL_RCC_GetPCLK2Freq>
 800128a:	6863      	ldr	r3, [r4, #4]
 800128c:	4368      	muls	r0, r5
 800128e:	009b      	lsls	r3, r3, #2
 8001290:	fbb0 f3f3 	udiv	r3, r0, r3
 8001294:	fbb3 f3f9 	udiv	r3, r3, r9
 8001298:	fb09 8313 	mls	r3, r9, r3, r8
 800129c:	011b      	lsls	r3, r3, #4
 800129e:	3332      	adds	r3, #50	; 0x32
 80012a0:	fbb3 f3f9 	udiv	r3, r3, r9
 80012a4:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 80012a8:	f7ff fde4 	bl	8000e74 <HAL_RCC_GetPCLK2Freq>
 80012ac:	6862      	ldr	r2, [r4, #4]
 80012ae:	4368      	muls	r0, r5
 80012b0:	0092      	lsls	r2, r2, #2
 80012b2:	fbb0 faf2 	udiv	sl, r0, r2
 80012b6:	f7ff fddd 	bl	8000e74 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80012ba:	6863      	ldr	r3, [r4, #4]
 80012bc:	4368      	muls	r0, r5
 80012be:	009b      	lsls	r3, r3, #2
 80012c0:	fbb0 f3f3 	udiv	r3, r0, r3
 80012c4:	fbb3 f3f9 	udiv	r3, r3, r9
 80012c8:	fb09 a313 	mls	r3, r9, r3, sl
 80012cc:	011b      	lsls	r3, r3, #4
 80012ce:	3332      	adds	r3, #50	; 0x32
 80012d0:	fbb3 f3f9 	udiv	r3, r3, r9
 80012d4:	f003 030f 	and.w	r3, r3, #15
 80012d8:	ea43 0308 	orr.w	r3, r3, r8
 80012dc:	e783      	b.n	80011e6 <UART_SetConfig+0xd2>
 80012de:	f7ff fdb9 	bl	8000e54 <HAL_RCC_GetPCLK1Freq>
 80012e2:	6867      	ldr	r7, [r4, #4]
 80012e4:	2519      	movs	r5, #25
 80012e6:	f04f 0964 	mov.w	r9, #100	; 0x64
 80012ea:	fb05 f300 	mul.w	r3, r5, r0
 80012ee:	00bf      	lsls	r7, r7, #2
 80012f0:	fbb3 f3f7 	udiv	r3, r3, r7
 80012f4:	fbb3 f3f9 	udiv	r3, r3, r9
 80012f8:	011f      	lsls	r7, r3, #4
 80012fa:	f7ff fdab 	bl	8000e54 <HAL_RCC_GetPCLK1Freq>
 80012fe:	6863      	ldr	r3, [r4, #4]
 8001300:	4368      	muls	r0, r5
 8001302:	009b      	lsls	r3, r3, #2
 8001304:	fbb0 f8f3 	udiv	r8, r0, r3
 8001308:	f7ff fda4 	bl	8000e54 <HAL_RCC_GetPCLK1Freq>
 800130c:	6863      	ldr	r3, [r4, #4]
 800130e:	4368      	muls	r0, r5
 8001310:	009b      	lsls	r3, r3, #2
 8001312:	fbb0 f3f3 	udiv	r3, r0, r3
 8001316:	fbb3 f3f9 	udiv	r3, r3, r9
 800131a:	fb09 8313 	mls	r3, r9, r3, r8
 800131e:	011b      	lsls	r3, r3, #4
 8001320:	3332      	adds	r3, #50	; 0x32
 8001322:	fbb3 f3f9 	udiv	r3, r3, r9
 8001326:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 800132a:	f7ff fd93 	bl	8000e54 <HAL_RCC_GetPCLK1Freq>
 800132e:	6862      	ldr	r2, [r4, #4]
 8001330:	4368      	muls	r0, r5
 8001332:	0092      	lsls	r2, r2, #2
 8001334:	fbb0 faf2 	udiv	sl, r0, r2
 8001338:	f7ff fd8c 	bl	8000e54 <HAL_RCC_GetPCLK1Freq>
 800133c:	e7bd      	b.n	80012ba <UART_SetConfig+0x1a6>
 800133e:	bf00      	nop
 8001340:	40011000 	.word	0x40011000
 8001344:	40011400 	.word	0x40011400

08001348 <HAL_UART_Init>:
{
 8001348:	b510      	push	{r4, lr}
  if(huart == NULL)
 800134a:	4604      	mov	r4, r0
 800134c:	b340      	cbz	r0, 80013a0 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 800134e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001352:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001356:	b91b      	cbnz	r3, 8001360 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8001358:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 800135c:	f000 faca 	bl	80018f4 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8001360:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001362:	2324      	movs	r3, #36	; 0x24
 8001364:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8001368:	68d3      	ldr	r3, [r2, #12]
 800136a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800136e:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001370:	4620      	mov	r0, r4
 8001372:	f7ff fecf 	bl	8001114 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001376:	6823      	ldr	r3, [r4, #0]
 8001378:	691a      	ldr	r2, [r3, #16]
 800137a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800137e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001380:	695a      	ldr	r2, [r3, #20]
 8001382:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001386:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8001388:	68da      	ldr	r2, [r3, #12]
 800138a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800138e:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001390:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 8001392:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001394:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8001396:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 800139a:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 800139e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80013a0:	2001      	movs	r0, #1
}
 80013a2:	bd10      	pop	{r4, pc}

080013a4 <HAL_UART_Transmit_IT>:
  if(huart->gState == HAL_UART_STATE_READY)
 80013a4:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80013a8:	2b20      	cmp	r3, #32
 80013aa:	d118      	bne.n	80013de <HAL_UART_Transmit_IT+0x3a>
    if((pData == NULL ) || (Size == 0)) 
 80013ac:	b1a9      	cbz	r1, 80013da <HAL_UART_Transmit_IT+0x36>
 80013ae:	b1a2      	cbz	r2, 80013da <HAL_UART_Transmit_IT+0x36>
    __HAL_LOCK(huart);
 80013b0:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80013b4:	2b01      	cmp	r3, #1
 80013b6:	d012      	beq.n	80013de <HAL_UART_Transmit_IT+0x3a>
    huart->TxXferCount = Size;
 80013b8:	84c2      	strh	r2, [r0, #38]	; 0x26
    huart->pTxBuffPtr = pData;
 80013ba:	6201      	str	r1, [r0, #32]
    huart->TxXferSize = Size;
 80013bc:	8482      	strh	r2, [r0, #36]	; 0x24
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80013be:	2300      	movs	r3, #0
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80013c0:	6801      	ldr	r1, [r0, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80013c2:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80013c4:	2221      	movs	r2, #33	; 0x21
 80013c6:	f880 2039 	strb.w	r2, [r0, #57]	; 0x39
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80013ca:	68ca      	ldr	r2, [r1, #12]
    __HAL_UNLOCK(huart);
 80013cc:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80013d0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80013d4:	60ca      	str	r2, [r1, #12]
    return HAL_OK;
 80013d6:	4618      	mov	r0, r3
 80013d8:	4770      	bx	lr
      return HAL_ERROR;
 80013da:	2001      	movs	r0, #1
 80013dc:	4770      	bx	lr
    return HAL_BUSY;   
 80013de:	2002      	movs	r0, #2
}
 80013e0:	4770      	bx	lr

080013e2 <HAL_UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_READY)
 80013e2:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 80013e6:	2b20      	cmp	r3, #32
 80013e8:	d11c      	bne.n	8001424 <HAL_UART_Receive_IT+0x42>
    if((pData == NULL ) || (Size == 0)) 
 80013ea:	b1c9      	cbz	r1, 8001420 <HAL_UART_Receive_IT+0x3e>
 80013ec:	b1c2      	cbz	r2, 8001420 <HAL_UART_Receive_IT+0x3e>
    __HAL_LOCK(huart);
 80013ee:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80013f2:	2b01      	cmp	r3, #1
 80013f4:	d016      	beq.n	8001424 <HAL_UART_Receive_IT+0x42>
    huart->RxXferCount = Size;
 80013f6:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 80013f8:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80013fa:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80013fc:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80013fe:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001400:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001404:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 8001406:	6281      	str	r1, [r0, #40]	; 0x28
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001408:	6951      	ldr	r1, [r2, #20]
    __HAL_UNLOCK(huart);
 800140a:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800140e:	f041 0101 	orr.w	r1, r1, #1
 8001412:	6151      	str	r1, [r2, #20]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8001414:	68d1      	ldr	r1, [r2, #12]
 8001416:	f441 7190 	orr.w	r1, r1, #288	; 0x120
 800141a:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 800141c:	4618      	mov	r0, r3
 800141e:	4770      	bx	lr
      return HAL_ERROR;
 8001420:	2001      	movs	r0, #1
 8001422:	4770      	bx	lr
    return HAL_BUSY; 
 8001424:	2002      	movs	r0, #2
}
 8001426:	4770      	bx	lr

08001428 <HAL_UART_TxCpltCallback>:
 8001428:	4770      	bx	lr

0800142a <UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 800142a:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 800142e:	2b22      	cmp	r3, #34	; 0x22
{
 8001430:	b510      	push	{r4, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8001432:	d132      	bne.n	800149a <UART_Receive_IT+0x70>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001434:	6883      	ldr	r3, [r0, #8]
 8001436:	6901      	ldr	r1, [r0, #16]
 8001438:	6802      	ldr	r2, [r0, #0]
 800143a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800143e:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001440:	d11f      	bne.n	8001482 <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001442:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8001444:	b9c9      	cbnz	r1, 800147a <UART_Receive_IT+0x50>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001446:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800144a:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 800144e:	6283      	str	r3, [r0, #40]	; 0x28
    if(--huart->RxXferCount == 0U)
 8001450:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8001452:	3c01      	subs	r4, #1
 8001454:	b2a4      	uxth	r4, r4
 8001456:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8001458:	b96c      	cbnz	r4, 8001476 <UART_Receive_IT+0x4c>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800145a:	6803      	ldr	r3, [r0, #0]
 800145c:	68da      	ldr	r2, [r3, #12]
 800145e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001462:	60da      	str	r2, [r3, #12]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001464:	695a      	ldr	r2, [r3, #20]
 8001466:	f022 0201 	bic.w	r2, r2, #1
 800146a:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 800146c:	2320      	movs	r3, #32
 800146e:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8001472:	f000 f8bd 	bl	80015f0 <HAL_UART_RxCpltCallback>
    if(--huart->RxXferCount == 0U)
 8001476:	2000      	movs	r0, #0
}
 8001478:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800147a:	b2d2      	uxtb	r2, r2
 800147c:	f823 2b01 	strh.w	r2, [r3], #1
 8001480:	e7e5      	b.n	800144e <UART_Receive_IT+0x24>
      if(huart->Init.Parity == UART_PARITY_NONE)
 8001482:	b921      	cbnz	r1, 800148e <UART_Receive_IT+0x64>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001484:	1c59      	adds	r1, r3, #1
 8001486:	6852      	ldr	r2, [r2, #4]
 8001488:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800148a:	701a      	strb	r2, [r3, #0]
 800148c:	e7e0      	b.n	8001450 <UART_Receive_IT+0x26>
 800148e:	6852      	ldr	r2, [r2, #4]
 8001490:	1c59      	adds	r1, r3, #1
 8001492:	6281      	str	r1, [r0, #40]	; 0x28
 8001494:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001498:	e7f7      	b.n	800148a <UART_Receive_IT+0x60>
    return HAL_BUSY;
 800149a:	2002      	movs	r0, #2
 800149c:	bd10      	pop	{r4, pc}

0800149e <HAL_UART_ErrorCallback>:
 800149e:	4770      	bx	lr

080014a0 <HAL_UART_IRQHandler>:
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80014a0:	6803      	ldr	r3, [r0, #0]
 80014a2:	681a      	ldr	r2, [r3, #0]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80014a4:	68d9      	ldr	r1, [r3, #12]
{
 80014a6:	b570      	push	{r4, r5, r6, lr}
  if(errorflags == RESET)
 80014a8:	0716      	lsls	r6, r2, #28
{
 80014aa:	4604      	mov	r4, r0
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80014ac:	695d      	ldr	r5, [r3, #20]
  if(errorflags == RESET)
 80014ae:	d107      	bne.n	80014c0 <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80014b0:	0696      	lsls	r6, r2, #26
 80014b2:	d55a      	bpl.n	800156a <HAL_UART_IRQHandler+0xca>
 80014b4:	068d      	lsls	r5, r1, #26
 80014b6:	d558      	bpl.n	800156a <HAL_UART_IRQHandler+0xca>
}
 80014b8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 80014bc:	f7ff bfb5 	b.w	800142a <UART_Receive_IT>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80014c0:	f015 0501 	ands.w	r5, r5, #1
 80014c4:	d102      	bne.n	80014cc <HAL_UART_IRQHandler+0x2c>
 80014c6:	f411 7f90 	tst.w	r1, #288	; 0x120
 80014ca:	d04e      	beq.n	800156a <HAL_UART_IRQHandler+0xca>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80014cc:	07d3      	lsls	r3, r2, #31
 80014ce:	d505      	bpl.n	80014dc <HAL_UART_IRQHandler+0x3c>
 80014d0:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80014d2:	bf42      	ittt	mi
 80014d4:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 80014d6:	f043 0301 	orrmi.w	r3, r3, #1
 80014da:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80014dc:	0750      	lsls	r0, r2, #29
 80014de:	d504      	bpl.n	80014ea <HAL_UART_IRQHandler+0x4a>
 80014e0:	b11d      	cbz	r5, 80014ea <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80014e2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80014e4:	f043 0302 	orr.w	r3, r3, #2
 80014e8:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80014ea:	0793      	lsls	r3, r2, #30
 80014ec:	d504      	bpl.n	80014f8 <HAL_UART_IRQHandler+0x58>
 80014ee:	b11d      	cbz	r5, 80014f8 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80014f0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80014f2:	f043 0304 	orr.w	r3, r3, #4
 80014f6:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80014f8:	0716      	lsls	r6, r2, #28
 80014fa:	d504      	bpl.n	8001506 <HAL_UART_IRQHandler+0x66>
 80014fc:	b11d      	cbz	r5, 8001506 <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80014fe:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001500:	f043 0308 	orr.w	r3, r3, #8
 8001504:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001506:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001508:	2b00      	cmp	r3, #0
 800150a:	d066      	beq.n	80015da <HAL_UART_IRQHandler+0x13a>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800150c:	0695      	lsls	r5, r2, #26
 800150e:	d504      	bpl.n	800151a <HAL_UART_IRQHandler+0x7a>
 8001510:	0688      	lsls	r0, r1, #26
 8001512:	d502      	bpl.n	800151a <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 8001514:	4620      	mov	r0, r4
 8001516:	f7ff ff88 	bl	800142a <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800151a:	6823      	ldr	r3, [r4, #0]
 800151c:	695d      	ldr	r5, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800151e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001520:	0711      	lsls	r1, r2, #28
        UART_EndRxTransfer(huart);
 8001522:	4620      	mov	r0, r4
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001524:	d402      	bmi.n	800152c <HAL_UART_IRQHandler+0x8c>
 8001526:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 800152a:	d01a      	beq.n	8001562 <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 800152c:	f7ff fde4 	bl	80010f8 <UART_EndRxTransfer>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001530:	6823      	ldr	r3, [r4, #0]
 8001532:	695a      	ldr	r2, [r3, #20]
 8001534:	0652      	lsls	r2, r2, #25
 8001536:	d510      	bpl.n	800155a <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001538:	695a      	ldr	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 800153a:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800153c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001540:	615a      	str	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8001542:	b150      	cbz	r0, 800155a <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001544:	4b25      	ldr	r3, [pc, #148]	; (80015dc <HAL_UART_IRQHandler+0x13c>)
 8001546:	6503      	str	r3, [r0, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001548:	f7ff f8f3 	bl	8000732 <HAL_DMA_Abort_IT>
 800154c:	2800      	cmp	r0, #0
 800154e:	d044      	beq.n	80015da <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001550:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 8001552:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001556:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8001558:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 800155a:	4620      	mov	r0, r4
 800155c:	f7ff ff9f 	bl	800149e <HAL_UART_ErrorCallback>
 8001560:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8001562:	f7ff ff9c 	bl	800149e <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001566:	63e5      	str	r5, [r4, #60]	; 0x3c
 8001568:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800156a:	0616      	lsls	r6, r2, #24
 800156c:	d527      	bpl.n	80015be <HAL_UART_IRQHandler+0x11e>
 800156e:	060d      	lsls	r5, r1, #24
 8001570:	d525      	bpl.n	80015be <HAL_UART_IRQHandler+0x11e>
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8001572:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8001576:	2a21      	cmp	r2, #33	; 0x21
 8001578:	d12f      	bne.n	80015da <HAL_UART_IRQHandler+0x13a>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800157a:	68a2      	ldr	r2, [r4, #8]
 800157c:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8001580:	6a22      	ldr	r2, [r4, #32]
 8001582:	d117      	bne.n	80015b4 <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8001584:	8811      	ldrh	r1, [r2, #0]
 8001586:	f3c1 0108 	ubfx	r1, r1, #0, #9
 800158a:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800158c:	6921      	ldr	r1, [r4, #16]
 800158e:	b979      	cbnz	r1, 80015b0 <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 8001590:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 8001592:	6222      	str	r2, [r4, #32]
    if(--huart->TxXferCount == 0U)
 8001594:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8001596:	3a01      	subs	r2, #1
 8001598:	b292      	uxth	r2, r2
 800159a:	84e2      	strh	r2, [r4, #38]	; 0x26
 800159c:	b9ea      	cbnz	r2, 80015da <HAL_UART_IRQHandler+0x13a>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800159e:	68da      	ldr	r2, [r3, #12]
 80015a0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80015a4:	60da      	str	r2, [r3, #12]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80015a6:	68da      	ldr	r2, [r3, #12]
 80015a8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80015ac:	60da      	str	r2, [r3, #12]
 80015ae:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 80015b0:	3201      	adds	r2, #1
 80015b2:	e7ee      	b.n	8001592 <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80015b4:	1c51      	adds	r1, r2, #1
 80015b6:	6221      	str	r1, [r4, #32]
 80015b8:	7812      	ldrb	r2, [r2, #0]
 80015ba:	605a      	str	r2, [r3, #4]
 80015bc:	e7ea      	b.n	8001594 <HAL_UART_IRQHandler+0xf4>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80015be:	0650      	lsls	r0, r2, #25
 80015c0:	d50b      	bpl.n	80015da <HAL_UART_IRQHandler+0x13a>
 80015c2:	064a      	lsls	r2, r1, #25
 80015c4:	d509      	bpl.n	80015da <HAL_UART_IRQHandler+0x13a>
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80015c6:	68da      	ldr	r2, [r3, #12]
 80015c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80015cc:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 80015ce:	2320      	movs	r3, #32
 80015d0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 80015d4:	4620      	mov	r0, r4
 80015d6:	f7ff ff27 	bl	8001428 <HAL_UART_TxCpltCallback>
 80015da:	bd70      	pop	{r4, r5, r6, pc}
 80015dc:	080015e1 	.word	0x080015e1

080015e0 <UART_DMAAbortOnError>:
{
 80015e0:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80015e2:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 80015e4:	2300      	movs	r3, #0
 80015e6:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0U;
 80015e8:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 80015ea:	f7ff ff58 	bl	800149e <HAL_UART_ErrorCallback>
 80015ee:	bd08      	pop	{r3, pc}

080015f0 <HAL_UART_RxCpltCallback>:
	HAL_GPIO_TogglePin(LED_Green_GPIO_Port,LED_Green_Pin);
	//zmiana stanu pinu na diodzie LED

}
*/
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80015f0:	b530      	push	{r4, r5, lr}
 uint8_t Data[50]; // Tablica przechowujaca wysylana wiadomosc.
 uint16_t size = 0; // Rozmiar wysylanej wiadomosci

 // Odebrany znak zostaje przekonwertowany na liczbe calkowita i sprawdzony
 // instrukcja warunkowa
 switch (atoi(&Received)) {
 80015f2:	4d19      	ldr	r5, [pc, #100]	; (8001658 <HAL_UART_RxCpltCallback+0x68>)
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80015f4:	b08f      	sub	sp, #60	; 0x3c
 switch (atoi(&Received)) {
 80015f6:	4628      	mov	r0, r5
 80015f8:	f000 fa1d 	bl	8001a36 <atoi>
 80015fc:	4604      	mov	r4, r0
 80015fe:	b140      	cbz	r0, 8001612 <HAL_UART_RxCpltCallback+0x22>
 8001600:	2801      	cmp	r0, #1
 8001602:	d01c      	beq.n	800163e <HAL_UART_RxCpltCallback+0x4e>
		 size = sprintf(Data, "START\n\r");
		 HAL_GPIO_WritePin(LED_Green_GPIO_Port, LED_Green_Pin, GPIO_PIN_SET);
		 break;

		 default: // Jezeli odebrano nieobslugiwany znak
		 size = sprintf(Data, "Odebrano nieznany znak: %c\n\r", Received);
 8001604:	782a      	ldrb	r2, [r5, #0]
 8001606:	4915      	ldr	r1, [pc, #84]	; (800165c <HAL_UART_RxCpltCallback+0x6c>)
 8001608:	a801      	add	r0, sp, #4
 800160a:	f000 fa3d 	bl	8001a88 <siprintf>
 800160e:	b282      	uxth	r2, r0
		 break;
 8001610:	e00a      	b.n	8001628 <HAL_UART_RxCpltCallback+0x38>
		 size = sprintf(Data, "STOP\n\r");
 8001612:	4913      	ldr	r1, [pc, #76]	; (8001660 <HAL_UART_RxCpltCallback+0x70>)
 8001614:	a801      	add	r0, sp, #4
 8001616:	f000 fa5b 	bl	8001ad0 <strcpy>
		 HAL_GPIO_WritePin(LED_Green_GPIO_Port, LED_Green_Pin, GPIO_PIN_RESET);
 800161a:	4622      	mov	r2, r4
 800161c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001620:	4810      	ldr	r0, [pc, #64]	; (8001664 <HAL_UART_RxCpltCallback+0x74>)
 8001622:	f7ff f985 	bl	8000930 <HAL_GPIO_WritePin>
		 size = sprintf(Data, "STOP\n\r");
 8001626:	2206      	movs	r2, #6
 }

 HAL_UART_Transmit_IT(&huart1, Data, size); // Rozpoczecie nadawania danych z wykorzystaniem przerwan
 8001628:	a901      	add	r1, sp, #4
 800162a:	480f      	ldr	r0, [pc, #60]	; (8001668 <HAL_UART_RxCpltCallback+0x78>)
 800162c:	f7ff feba 	bl	80013a4 <HAL_UART_Transmit_IT>
 HAL_UART_Receive_IT(&huart1, &Received, 1); // Ponowne wczenie nasuchiwania
 8001630:	2201      	movs	r2, #1
 8001632:	4909      	ldr	r1, [pc, #36]	; (8001658 <HAL_UART_RxCpltCallback+0x68>)
 8001634:	480c      	ldr	r0, [pc, #48]	; (8001668 <HAL_UART_RxCpltCallback+0x78>)
 8001636:	f7ff fed4 	bl	80013e2 <HAL_UART_Receive_IT>
}
 800163a:	b00f      	add	sp, #60	; 0x3c
 800163c:	bd30      	pop	{r4, r5, pc}
		 size = sprintf(Data, "START\n\r");
 800163e:	490b      	ldr	r1, [pc, #44]	; (800166c <HAL_UART_RxCpltCallback+0x7c>)
 8001640:	a801      	add	r0, sp, #4
 8001642:	f000 fa45 	bl	8001ad0 <strcpy>
		 HAL_GPIO_WritePin(LED_Green_GPIO_Port, LED_Green_Pin, GPIO_PIN_SET);
 8001646:	4622      	mov	r2, r4
 8001648:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800164c:	4805      	ldr	r0, [pc, #20]	; (8001664 <HAL_UART_RxCpltCallback+0x74>)
 800164e:	f7ff f96f 	bl	8000930 <HAL_GPIO_WritePin>
		 size = sprintf(Data, "START\n\r");
 8001652:	2207      	movs	r2, #7
		 break;
 8001654:	e7e8      	b.n	8001628 <HAL_UART_RxCpltCallback+0x38>
 8001656:	bf00      	nop
 8001658:	20000208 	.word	0x20000208
 800165c:	08002483 	.word	0x08002483
 8001660:	08002474 	.word	0x08002474
 8001664:	40021800 	.word	0x40021800
 8001668:	20000248 	.word	0x20000248
 800166c:	0800247b 	.word	0x0800247b

08001670 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001670:	b530      	push	{r4, r5, lr}
 8001672:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001674:	2200      	movs	r2, #0
 8001676:	4b29      	ldr	r3, [pc, #164]	; (800171c <SystemClock_Config+0xac>)
 8001678:	9201      	str	r2, [sp, #4]
 800167a:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800167c:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8001680:	6419      	str	r1, [r3, #64]	; 0x40
 8001682:	6c1b      	ldr	r3, [r3, #64]	; 0x40

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001684:	4926      	ldr	r1, [pc, #152]	; (8001720 <SystemClock_Config+0xb0>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8001686:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800168a:	9301      	str	r3, [sp, #4]
 800168c:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800168e:	9202      	str	r2, [sp, #8]
 8001690:	680b      	ldr	r3, [r1, #0]
 8001692:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001696:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800169a:	600b      	str	r3, [r1, #0]
 800169c:	680b      	ldr	r3, [r1, #0]
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800169e:	920f      	str	r2, [sp, #60]	; 0x3c
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80016a0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80016a4:	9302      	str	r3, [sp, #8]
 80016a6:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016a8:	2301      	movs	r3, #1
 80016aa:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = 16;
 80016ac:	2310      	movs	r3, #16
 80016ae:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLM = 8;
 80016b0:	2308      	movs	r3, #8
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80016b2:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLM = 8;
 80016b4:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 90;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80016b6:	2504      	movs	r5, #4
  RCC_OscInitStruct.PLL.PLLN = 90;
 80016b8:	235a      	movs	r3, #90	; 0x5a
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016ba:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80016bc:	9408      	str	r4, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016be:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLN = 90;
 80016c0:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80016c2:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80016c4:	9513      	str	r5, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016c6:	f7ff f975 	bl	80009b4 <HAL_RCC_OscConfig>
 80016ca:	b100      	cbz	r0, 80016ce <SystemClock_Config+0x5e>
 80016cc:	e7fe      	b.n	80016cc <SystemClock_Config+0x5c>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Activate the Over-Drive mode 
    */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80016ce:	f7ff f935 	bl	800093c <HAL_PWREx_EnableOverDrive>
 80016d2:	b100      	cbz	r0, 80016d6 <SystemClock_Config+0x66>
 80016d4:	e7fe      	b.n	80016d4 <SystemClock_Config+0x64>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016d6:	230f      	movs	r3, #15
 80016d8:	9303      	str	r3, [sp, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016da:	9005      	str	r0, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80016dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016e0:	9007      	str	r0, [sp, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80016e2:	4621      	mov	r1, r4
 80016e4:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016e6:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80016e8:	9306      	str	r3, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80016ea:	f7ff fb13 	bl	8000d14 <HAL_RCC_ClockConfig>
 80016ee:	4604      	mov	r4, r0
 80016f0:	b100      	cbz	r0, 80016f4 <SystemClock_Config+0x84>
 80016f2:	e7fe      	b.n	80016f2 <SystemClock_Config+0x82>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80016f4:	f7ff fba8 	bl	8000e48 <HAL_RCC_GetHCLKFreq>
 80016f8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016fc:	fbb0 f0f3 	udiv	r0, r0, r3
 8001700:	f7fe fff0 	bl	80006e4 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001704:	4628      	mov	r0, r5
 8001706:	f7ff f803 	bl	8000710 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800170a:	4622      	mov	r2, r4
 800170c:	4621      	mov	r1, r4
 800170e:	f04f 30ff 	mov.w	r0, #4294967295
 8001712:	f7fe ffa7 	bl	8000664 <HAL_NVIC_SetPriority>
}
 8001716:	b015      	add	sp, #84	; 0x54
 8001718:	bd30      	pop	{r4, r5, pc}
 800171a:	bf00      	nop
 800171c:	40023800 	.word	0x40023800
 8001720:	40007000 	.word	0x40007000

08001724 <main>:
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b088      	sub	sp, #32
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001728:	2400      	movs	r4, #0
  HAL_Init();
 800172a:	f7fe ff5d 	bl	80005e8 <HAL_Init>
  SystemClock_Config();
 800172e:	f7ff ff9f 	bl	8001670 <SystemClock_Config>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001732:	4b34      	ldr	r3, [pc, #208]	; (8001804 <main+0xe0>)
 8001734:	9400      	str	r4, [sp, #0]
 8001736:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOG_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LED_Green_Pin|LED_red_Pin, GPIO_PIN_RESET);
 8001738:	4833      	ldr	r0, [pc, #204]	; (8001808 <main+0xe4>)
  htim10.Instance = TIM10;
 800173a:	4d34      	ldr	r5, [pc, #208]	; (800180c <main+0xe8>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800173c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001740:	631a      	str	r2, [r3, #48]	; 0x30
 8001742:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001744:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8001748:	9200      	str	r2, [sp, #0]
 800174a:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800174c:	9401      	str	r4, [sp, #4]
 800174e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001750:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001754:	631a      	str	r2, [r3, #48]	; 0x30
 8001756:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001758:	f002 0240 	and.w	r2, r2, #64	; 0x40
 800175c:	9201      	str	r2, [sp, #4]
 800175e:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001760:	9402      	str	r4, [sp, #8]
 8001762:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001764:	f042 0202 	orr.w	r2, r2, #2
 8001768:	631a      	str	r2, [r3, #48]	; 0x30
 800176a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800176c:	f003 0302 	and.w	r3, r3, #2
 8001770:	9302      	str	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOG, LED_Green_Pin|LED_red_Pin, GPIO_PIN_RESET);
 8001772:	4622      	mov	r2, r4
 8001774:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001778:	9b02      	ldr	r3, [sp, #8]

  /*Configure GPIO pins : LED_Green_Pin LED_red_Pin */
  GPIO_InitStruct.Pin = LED_Green_Pin|LED_red_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800177a:	2601      	movs	r6, #1
  HAL_GPIO_WritePin(GPIOG, LED_Green_Pin|LED_red_Pin, GPIO_PIN_RESET);
 800177c:	f7ff f8d8 	bl	8000930 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = LED_Green_Pin|LED_red_Pin;
 8001780:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001784:	4820      	ldr	r0, [pc, #128]	; (8001808 <main+0xe4>)
  GPIO_InitStruct.Pin = LED_Green_Pin|LED_red_Pin;
 8001786:	9303      	str	r3, [sp, #12]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001788:	a903      	add	r1, sp, #12
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800178a:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178c:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800178e:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001790:	f7fe ffe2 	bl	8000758 <HAL_GPIO_Init>
  htim10.Init.Prescaler = 9999;
 8001794:	4b1e      	ldr	r3, [pc, #120]	; (8001810 <main+0xec>)
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001796:	60ac      	str	r4, [r5, #8]
  htim10.Init.Prescaler = 9999;
 8001798:	f242 770f 	movw	r7, #9999	; 0x270f
 800179c:	e885 0088 	stmia.w	r5, {r3, r7}
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80017a0:	4628      	mov	r0, r5
  htim10.Init.Period = 8999;
 80017a2:	f242 3327 	movw	r3, #8999	; 0x2327
 80017a6:	60eb      	str	r3, [r5, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017a8:	612c      	str	r4, [r5, #16]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80017aa:	f7ff fc89 	bl	80010c0 <HAL_TIM_Base_Init>
 80017ae:	b100      	cbz	r0, 80017b2 <main+0x8e>
 80017b0:	e7fe      	b.n	80017b0 <main+0x8c>
  htim11.Instance = TIM11;
 80017b2:	4b18      	ldr	r3, [pc, #96]	; (8001814 <main+0xf0>)
 80017b4:	4a18      	ldr	r2, [pc, #96]	; (8001818 <main+0xf4>)
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017b6:	6098      	str	r0, [r3, #8]
  htim11.Init.Prescaler = 9999;
 80017b8:	e883 0084 	stmia.w	r3, {r2, r7}
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017bc:	6118      	str	r0, [r3, #16]
  htim11.Init.Period = 2249;
 80017be:	f640 02c9 	movw	r2, #2249	; 0x8c9
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80017c2:	4618      	mov	r0, r3
  htim11.Init.Period = 2249;
 80017c4:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80017c6:	f7ff fc7b 	bl	80010c0 <HAL_TIM_Base_Init>
 80017ca:	b100      	cbz	r0, 80017ce <main+0xaa>
 80017cc:	e7fe      	b.n	80017cc <main+0xa8>
  huart1.Instance = USART1;
 80017ce:	4c13      	ldr	r4, [pc, #76]	; (800181c <main+0xf8>)
  huart1.Init.BaudRate = 115200;
 80017d0:	4a13      	ldr	r2, [pc, #76]	; (8001820 <main+0xfc>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80017d2:	60a0      	str	r0, [r4, #8]
  huart1.Init.BaudRate = 115200;
 80017d4:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80017d8:	e884 000c 	stmia.w	r4, {r2, r3}
  huart1.Init.StopBits = UART_STOPBITS_1;
 80017dc:	60e0      	str	r0, [r4, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80017de:	6120      	str	r0, [r4, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80017e0:	230c      	movs	r3, #12
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017e2:	61a0      	str	r0, [r4, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80017e4:	61e0      	str	r0, [r4, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80017e6:	4620      	mov	r0, r4
  huart1.Init.Mode = UART_MODE_TX_RX;
 80017e8:	6163      	str	r3, [r4, #20]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80017ea:	f7ff fdad 	bl	8001348 <HAL_UART_Init>
 80017ee:	b100      	cbz	r0, 80017f2 <main+0xce>
 80017f0:	e7fe      	b.n	80017f0 <main+0xcc>
  HAL_TIM_Base_Start_IT(&htim10);
 80017f2:	4628      	mov	r0, r5
 80017f4:	f7ff fb4e 	bl	8000e94 <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_IT(&huart1, &Received,1);
 80017f8:	4632      	mov	r2, r6
 80017fa:	490a      	ldr	r1, [pc, #40]	; (8001824 <main+0x100>)
 80017fc:	4620      	mov	r0, r4
 80017fe:	f7ff fdf0 	bl	80013e2 <HAL_UART_Receive_IT>
 8001802:	e7fe      	b.n	8001802 <main+0xde>
 8001804:	40023800 	.word	0x40023800
 8001808:	40021800 	.word	0x40021800
 800180c:	2000020c 	.word	0x2000020c
 8001810:	40014400 	.word	0x40014400
 8001814:	20000288 	.word	0x20000288
 8001818:	40014800 	.word	0x40014800
 800181c:	20000248 	.word	0x20000248
 8001820:	40011000 	.word	0x40011000
 8001824:	20000208 	.word	0x20000208

08001828 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001828:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800182a:	2003      	movs	r0, #3
 800182c:	f7fe ff08 	bl	8000640 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8001830:	2200      	movs	r2, #0
 8001832:	4611      	mov	r1, r2
 8001834:	f06f 000b 	mvn.w	r0, #11
 8001838:	f7fe ff14 	bl	8000664 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 800183c:	2200      	movs	r2, #0
 800183e:	4611      	mov	r1, r2
 8001840:	f06f 000a 	mvn.w	r0, #10
 8001844:	f7fe ff0e 	bl	8000664 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8001848:	2200      	movs	r2, #0
 800184a:	4611      	mov	r1, r2
 800184c:	f06f 0009 	mvn.w	r0, #9
 8001850:	f7fe ff08 	bl	8000664 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8001854:	2200      	movs	r2, #0
 8001856:	4611      	mov	r1, r2
 8001858:	f06f 0004 	mvn.w	r0, #4
 800185c:	f7fe ff02 	bl	8000664 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8001860:	2200      	movs	r2, #0
 8001862:	4611      	mov	r1, r2
 8001864:	f06f 0003 	mvn.w	r0, #3
 8001868:	f7fe fefc 	bl	8000664 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 800186c:	2200      	movs	r2, #0
 800186e:	4611      	mov	r1, r2
 8001870:	f06f 0001 	mvn.w	r0, #1
 8001874:	f7fe fef6 	bl	8000664 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001878:	2200      	movs	r2, #0
 800187a:	4611      	mov	r1, r2
 800187c:	f04f 30ff 	mov.w	r0, #4294967295

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001880:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001884:	f7fe beee 	b.w	8000664 <HAL_NVIC_SetPriority>

08001888 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001888:	b507      	push	{r0, r1, r2, lr}

  if(htim_base->Instance==TIM10)
 800188a:	6803      	ldr	r3, [r0, #0]
 800188c:	4a16      	ldr	r2, [pc, #88]	; (80018e8 <HAL_TIM_Base_MspInit+0x60>)
 800188e:	4293      	cmp	r3, r2
 8001890:	d115      	bne.n	80018be <HAL_TIM_Base_MspInit+0x36>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 8001892:	2200      	movs	r2, #0
 8001894:	4b15      	ldr	r3, [pc, #84]	; (80018ec <HAL_TIM_Base_MspInit+0x64>)
 8001896:	9200      	str	r2, [sp, #0]
 8001898:	6c59      	ldr	r1, [r3, #68]	; 0x44
 800189a:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800189e:	6459      	str	r1, [r3, #68]	; 0x44
 80018a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018a6:	9300      	str	r3, [sp, #0]
    /* TIM10 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80018a8:	2019      	movs	r0, #25
 80018aa:	4611      	mov	r1, r2
    __HAL_RCC_TIM10_CLK_ENABLE();
 80018ac:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80018ae:	f7fe fed9 	bl	8000664 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80018b2:	2019      	movs	r0, #25
  /* USER CODE END TIM11_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
    /* TIM11 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80018b4:	f7fe ff0a 	bl	80006cc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 80018b8:	b003      	add	sp, #12
 80018ba:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(htim_base->Instance==TIM11)
 80018be:	4a0c      	ldr	r2, [pc, #48]	; (80018f0 <HAL_TIM_Base_MspInit+0x68>)
 80018c0:	4293      	cmp	r3, r2
 80018c2:	d1f9      	bne.n	80018b8 <HAL_TIM_Base_MspInit+0x30>
    __HAL_RCC_TIM11_CLK_ENABLE();
 80018c4:	2200      	movs	r2, #0
 80018c6:	4b09      	ldr	r3, [pc, #36]	; (80018ec <HAL_TIM_Base_MspInit+0x64>)
 80018c8:	9201      	str	r2, [sp, #4]
 80018ca:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80018cc:	f441 2180 	orr.w	r1, r1, #262144	; 0x40000
 80018d0:	6459      	str	r1, [r3, #68]	; 0x44
 80018d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018d4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80018d8:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 80018da:	201a      	movs	r0, #26
 80018dc:	4611      	mov	r1, r2
    __HAL_RCC_TIM11_CLK_ENABLE();
 80018de:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 80018e0:	f7fe fec0 	bl	8000664 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80018e4:	201a      	movs	r0, #26
 80018e6:	e7e5      	b.n	80018b4 <HAL_TIM_Base_MspInit+0x2c>
 80018e8:	40014400 	.word	0x40014400
 80018ec:	40023800 	.word	0x40023800
 80018f0:	40014800 	.word	0x40014800

080018f4 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80018f4:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 80018f6:	6802      	ldr	r2, [r0, #0]
 80018f8:	4b14      	ldr	r3, [pc, #80]	; (800194c <HAL_UART_MspInit+0x58>)
 80018fa:	429a      	cmp	r2, r3
{
 80018fc:	b086      	sub	sp, #24
  if(huart->Instance==USART1)
 80018fe:	d122      	bne.n	8001946 <HAL_UART_MspInit+0x52>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001900:	2400      	movs	r4, #0
 8001902:	f503 3394 	add.w	r3, r3, #75776	; 0x12800
 8001906:	9400      	str	r4, [sp, #0]
 8001908:	6c59      	ldr	r1, [r3, #68]	; 0x44
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800190a:	4811      	ldr	r0, [pc, #68]	; (8001950 <HAL_UART_MspInit+0x5c>)
    __HAL_RCC_USART1_CLK_ENABLE();
 800190c:	f041 0110 	orr.w	r1, r1, #16
 8001910:	6459      	str	r1, [r3, #68]	; 0x44
 8001912:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001914:	f003 0310 	and.w	r3, r3, #16
 8001918:	9300      	str	r3, [sp, #0]
 800191a:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800191c:	23c0      	movs	r3, #192	; 0xc0
 800191e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001920:	2302      	movs	r3, #2
 8001922:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001924:	2301      	movs	r3, #1
 8001926:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001928:	2303      	movs	r3, #3
 800192a:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800192c:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800192e:	2307      	movs	r3, #7
 8001930:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001932:	f7fe ff11 	bl	8000758 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001936:	2025      	movs	r0, #37	; 0x25
 8001938:	4622      	mov	r2, r4
 800193a:	4621      	mov	r1, r4
 800193c:	f7fe fe92 	bl	8000664 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001940:	2025      	movs	r0, #37	; 0x25
 8001942:	f7fe fec3 	bl	80006cc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001946:	b006      	add	sp, #24
 8001948:	bd10      	pop	{r4, pc}
 800194a:	bf00      	nop
 800194c:	40011000 	.word	0x40011000
 8001950:	40020400 	.word	0x40020400

08001954 <NMI_Handler>:
 8001954:	4770      	bx	lr

08001956 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8001956:	e7fe      	b.n	8001956 <HardFault_Handler>

08001958 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8001958:	e7fe      	b.n	8001958 <MemManage_Handler>

0800195a <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 800195a:	e7fe      	b.n	800195a <BusFault_Handler>

0800195c <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 800195c:	e7fe      	b.n	800195c <UsageFault_Handler>

0800195e <SVC_Handler>:
 800195e:	4770      	bx	lr

08001960 <DebugMon_Handler>:
 8001960:	4770      	bx	lr

08001962 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8001962:	4770      	bx	lr

08001964 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8001964:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001966:	f7fe fe59 	bl	800061c <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800196a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 800196e:	f7fe bedc 	b.w	800072a <HAL_SYSTICK_IRQHandler>
	...

08001974 <TIM1_UP_TIM10_IRQHandler>:
void TIM1_UP_TIM10_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8001974:	4801      	ldr	r0, [pc, #4]	; (800197c <TIM1_UP_TIM10_IRQHandler+0x8>)
 8001976:	f7ff ba9d 	b.w	8000eb4 <HAL_TIM_IRQHandler>
 800197a:	bf00      	nop
 800197c:	2000020c 	.word	0x2000020c

08001980 <TIM1_TRG_COM_TIM11_IRQHandler>:
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8001980:	4801      	ldr	r0, [pc, #4]	; (8001988 <TIM1_TRG_COM_TIM11_IRQHandler+0x8>)
 8001982:	f7ff ba97 	b.w	8000eb4 <HAL_TIM_IRQHandler>
 8001986:	bf00      	nop
 8001988:	20000288 	.word	0x20000288

0800198c <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800198c:	4801      	ldr	r0, [pc, #4]	; (8001994 <USART1_IRQHandler+0x8>)
 800198e:	f7ff bd87 	b.w	80014a0 <HAL_UART_IRQHandler>
 8001992:	bf00      	nop
 8001994:	20000248 	.word	0x20000248

08001998 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001998:	490f      	ldr	r1, [pc, #60]	; (80019d8 <SystemInit+0x40>)
 800199a:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800199e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80019a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80019a6:	4b0d      	ldr	r3, [pc, #52]	; (80019dc <SystemInit+0x44>)
 80019a8:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80019aa:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 80019ac:	f042 0201 	orr.w	r2, r2, #1
 80019b0:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 80019b2:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80019b4:	681a      	ldr	r2, [r3, #0]
 80019b6:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80019ba:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80019be:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80019c0:	4a07      	ldr	r2, [pc, #28]	; (80019e0 <SystemInit+0x48>)
 80019c2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80019c4:	681a      	ldr	r2, [r3, #0]
 80019c6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80019ca:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80019cc:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80019ce:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80019d2:	608b      	str	r3, [r1, #8]
 80019d4:	4770      	bx	lr
 80019d6:	bf00      	nop
 80019d8:	e000ed00 	.word	0xe000ed00
 80019dc:	40023800 	.word	0x40023800
 80019e0:	24003010 	.word	0x24003010

080019e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80019e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001a1c <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80019e8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80019ea:	e003      	b.n	80019f4 <LoopCopyDataInit>

080019ec <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80019ec:	4b0c      	ldr	r3, [pc, #48]	; (8001a20 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80019ee:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80019f0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80019f2:	3104      	adds	r1, #4

080019f4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80019f4:	480b      	ldr	r0, [pc, #44]	; (8001a24 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80019f6:	4b0c      	ldr	r3, [pc, #48]	; (8001a28 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80019f8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80019fa:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80019fc:	d3f6      	bcc.n	80019ec <CopyDataInit>
  ldr  r2, =_sbss
 80019fe:	4a0b      	ldr	r2, [pc, #44]	; (8001a2c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001a00:	e002      	b.n	8001a08 <LoopFillZerobss>

08001a02 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001a02:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001a04:	f842 3b04 	str.w	r3, [r2], #4

08001a08 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001a08:	4b09      	ldr	r3, [pc, #36]	; (8001a30 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001a0a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001a0c:	d3f9      	bcc.n	8001a02 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001a0e:	f7ff ffc3 	bl	8001998 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001a12:	f000 f815 	bl	8001a40 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a16:	f7ff fe85 	bl	8001724 <main>
  bx  lr    
 8001a1a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001a1c:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8001a20:	08002608 	.word	0x08002608
  ldr  r0, =_sdata
 8001a24:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001a28:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 8001a2c:	200001dc 	.word	0x200001dc
  ldr  r3, = _ebss
 8001a30:	200002c8 	.word	0x200002c8

08001a34 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a34:	e7fe      	b.n	8001a34 <ADC_IRQHandler>

08001a36 <atoi>:
 8001a36:	220a      	movs	r2, #10
 8001a38:	2100      	movs	r1, #0
 8001a3a:	f000 b8d1 	b.w	8001be0 <strtol>
	...

08001a40 <__libc_init_array>:
 8001a40:	b570      	push	{r4, r5, r6, lr}
 8001a42:	4e0d      	ldr	r6, [pc, #52]	; (8001a78 <__libc_init_array+0x38>)
 8001a44:	4c0d      	ldr	r4, [pc, #52]	; (8001a7c <__libc_init_array+0x3c>)
 8001a46:	1ba4      	subs	r4, r4, r6
 8001a48:	10a4      	asrs	r4, r4, #2
 8001a4a:	2500      	movs	r5, #0
 8001a4c:	42a5      	cmp	r5, r4
 8001a4e:	d109      	bne.n	8001a64 <__libc_init_array+0x24>
 8001a50:	4e0b      	ldr	r6, [pc, #44]	; (8001a80 <__libc_init_array+0x40>)
 8001a52:	4c0c      	ldr	r4, [pc, #48]	; (8001a84 <__libc_init_array+0x44>)
 8001a54:	f000 fd02 	bl	800245c <_init>
 8001a58:	1ba4      	subs	r4, r4, r6
 8001a5a:	10a4      	asrs	r4, r4, #2
 8001a5c:	2500      	movs	r5, #0
 8001a5e:	42a5      	cmp	r5, r4
 8001a60:	d105      	bne.n	8001a6e <__libc_init_array+0x2e>
 8001a62:	bd70      	pop	{r4, r5, r6, pc}
 8001a64:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001a68:	4798      	blx	r3
 8001a6a:	3501      	adds	r5, #1
 8001a6c:	e7ee      	b.n	8001a4c <__libc_init_array+0xc>
 8001a6e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001a72:	4798      	blx	r3
 8001a74:	3501      	adds	r5, #1
 8001a76:	e7f2      	b.n	8001a5e <__libc_init_array+0x1e>
 8001a78:	08002600 	.word	0x08002600
 8001a7c:	08002600 	.word	0x08002600
 8001a80:	08002600 	.word	0x08002600
 8001a84:	08002604 	.word	0x08002604

08001a88 <siprintf>:
 8001a88:	b40e      	push	{r1, r2, r3}
 8001a8a:	b500      	push	{lr}
 8001a8c:	b09c      	sub	sp, #112	; 0x70
 8001a8e:	f44f 7102 	mov.w	r1, #520	; 0x208
 8001a92:	ab1d      	add	r3, sp, #116	; 0x74
 8001a94:	f8ad 1014 	strh.w	r1, [sp, #20]
 8001a98:	9002      	str	r0, [sp, #8]
 8001a9a:	9006      	str	r0, [sp, #24]
 8001a9c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8001aa0:	480a      	ldr	r0, [pc, #40]	; (8001acc <siprintf+0x44>)
 8001aa2:	9104      	str	r1, [sp, #16]
 8001aa4:	9107      	str	r1, [sp, #28]
 8001aa6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001aaa:	f853 2b04 	ldr.w	r2, [r3], #4
 8001aae:	f8ad 1016 	strh.w	r1, [sp, #22]
 8001ab2:	6800      	ldr	r0, [r0, #0]
 8001ab4:	9301      	str	r3, [sp, #4]
 8001ab6:	a902      	add	r1, sp, #8
 8001ab8:	f000 f918 	bl	8001cec <_svfiprintf_r>
 8001abc:	9b02      	ldr	r3, [sp, #8]
 8001abe:	2200      	movs	r2, #0
 8001ac0:	701a      	strb	r2, [r3, #0]
 8001ac2:	b01c      	add	sp, #112	; 0x70
 8001ac4:	f85d eb04 	ldr.w	lr, [sp], #4
 8001ac8:	b003      	add	sp, #12
 8001aca:	4770      	bx	lr
 8001acc:	2000000c 	.word	0x2000000c

08001ad0 <strcpy>:
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8001ad6:	f803 2b01 	strb.w	r2, [r3], #1
 8001ada:	2a00      	cmp	r2, #0
 8001adc:	d1f9      	bne.n	8001ad2 <strcpy+0x2>
 8001ade:	4770      	bx	lr

08001ae0 <_strtol_l.isra.0>:
 8001ae0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001ae4:	4680      	mov	r8, r0
 8001ae6:	4689      	mov	r9, r1
 8001ae8:	4692      	mov	sl, r2
 8001aea:	461f      	mov	r7, r3
 8001aec:	468b      	mov	fp, r1
 8001aee:	465d      	mov	r5, fp
 8001af0:	980a      	ldr	r0, [sp, #40]	; 0x28
 8001af2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8001af6:	f000 f889 	bl	8001c0c <__locale_ctype_ptr_l>
 8001afa:	4420      	add	r0, r4
 8001afc:	7846      	ldrb	r6, [r0, #1]
 8001afe:	f016 0608 	ands.w	r6, r6, #8
 8001b02:	d10b      	bne.n	8001b1c <_strtol_l.isra.0+0x3c>
 8001b04:	2c2d      	cmp	r4, #45	; 0x2d
 8001b06:	d10b      	bne.n	8001b20 <_strtol_l.isra.0+0x40>
 8001b08:	782c      	ldrb	r4, [r5, #0]
 8001b0a:	2601      	movs	r6, #1
 8001b0c:	f10b 0502 	add.w	r5, fp, #2
 8001b10:	b167      	cbz	r7, 8001b2c <_strtol_l.isra.0+0x4c>
 8001b12:	2f10      	cmp	r7, #16
 8001b14:	d114      	bne.n	8001b40 <_strtol_l.isra.0+0x60>
 8001b16:	2c30      	cmp	r4, #48	; 0x30
 8001b18:	d00a      	beq.n	8001b30 <_strtol_l.isra.0+0x50>
 8001b1a:	e011      	b.n	8001b40 <_strtol_l.isra.0+0x60>
 8001b1c:	46ab      	mov	fp, r5
 8001b1e:	e7e6      	b.n	8001aee <_strtol_l.isra.0+0xe>
 8001b20:	2c2b      	cmp	r4, #43	; 0x2b
 8001b22:	bf04      	itt	eq
 8001b24:	782c      	ldrbeq	r4, [r5, #0]
 8001b26:	f10b 0502 	addeq.w	r5, fp, #2
 8001b2a:	e7f1      	b.n	8001b10 <_strtol_l.isra.0+0x30>
 8001b2c:	2c30      	cmp	r4, #48	; 0x30
 8001b2e:	d127      	bne.n	8001b80 <_strtol_l.isra.0+0xa0>
 8001b30:	782b      	ldrb	r3, [r5, #0]
 8001b32:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8001b36:	2b58      	cmp	r3, #88	; 0x58
 8001b38:	d14b      	bne.n	8001bd2 <_strtol_l.isra.0+0xf2>
 8001b3a:	786c      	ldrb	r4, [r5, #1]
 8001b3c:	2710      	movs	r7, #16
 8001b3e:	3502      	adds	r5, #2
 8001b40:	2e00      	cmp	r6, #0
 8001b42:	bf0c      	ite	eq
 8001b44:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8001b48:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	fbb1 fef7 	udiv	lr, r1, r7
 8001b52:	4610      	mov	r0, r2
 8001b54:	fb07 1c1e 	mls	ip, r7, lr, r1
 8001b58:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8001b5c:	2b09      	cmp	r3, #9
 8001b5e:	d811      	bhi.n	8001b84 <_strtol_l.isra.0+0xa4>
 8001b60:	461c      	mov	r4, r3
 8001b62:	42a7      	cmp	r7, r4
 8001b64:	dd1d      	ble.n	8001ba2 <_strtol_l.isra.0+0xc2>
 8001b66:	1c53      	adds	r3, r2, #1
 8001b68:	d007      	beq.n	8001b7a <_strtol_l.isra.0+0x9a>
 8001b6a:	4586      	cmp	lr, r0
 8001b6c:	d316      	bcc.n	8001b9c <_strtol_l.isra.0+0xbc>
 8001b6e:	d101      	bne.n	8001b74 <_strtol_l.isra.0+0x94>
 8001b70:	45a4      	cmp	ip, r4
 8001b72:	db13      	blt.n	8001b9c <_strtol_l.isra.0+0xbc>
 8001b74:	fb00 4007 	mla	r0, r0, r7, r4
 8001b78:	2201      	movs	r2, #1
 8001b7a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8001b7e:	e7eb      	b.n	8001b58 <_strtol_l.isra.0+0x78>
 8001b80:	270a      	movs	r7, #10
 8001b82:	e7dd      	b.n	8001b40 <_strtol_l.isra.0+0x60>
 8001b84:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8001b88:	2b19      	cmp	r3, #25
 8001b8a:	d801      	bhi.n	8001b90 <_strtol_l.isra.0+0xb0>
 8001b8c:	3c37      	subs	r4, #55	; 0x37
 8001b8e:	e7e8      	b.n	8001b62 <_strtol_l.isra.0+0x82>
 8001b90:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8001b94:	2b19      	cmp	r3, #25
 8001b96:	d804      	bhi.n	8001ba2 <_strtol_l.isra.0+0xc2>
 8001b98:	3c57      	subs	r4, #87	; 0x57
 8001b9a:	e7e2      	b.n	8001b62 <_strtol_l.isra.0+0x82>
 8001b9c:	f04f 32ff 	mov.w	r2, #4294967295
 8001ba0:	e7eb      	b.n	8001b7a <_strtol_l.isra.0+0x9a>
 8001ba2:	1c53      	adds	r3, r2, #1
 8001ba4:	d108      	bne.n	8001bb8 <_strtol_l.isra.0+0xd8>
 8001ba6:	2322      	movs	r3, #34	; 0x22
 8001ba8:	f8c8 3000 	str.w	r3, [r8]
 8001bac:	4608      	mov	r0, r1
 8001bae:	f1ba 0f00 	cmp.w	sl, #0
 8001bb2:	d107      	bne.n	8001bc4 <_strtol_l.isra.0+0xe4>
 8001bb4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001bb8:	b106      	cbz	r6, 8001bbc <_strtol_l.isra.0+0xdc>
 8001bba:	4240      	negs	r0, r0
 8001bbc:	f1ba 0f00 	cmp.w	sl, #0
 8001bc0:	d00c      	beq.n	8001bdc <_strtol_l.isra.0+0xfc>
 8001bc2:	b122      	cbz	r2, 8001bce <_strtol_l.isra.0+0xee>
 8001bc4:	3d01      	subs	r5, #1
 8001bc6:	f8ca 5000 	str.w	r5, [sl]
 8001bca:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001bce:	464d      	mov	r5, r9
 8001bd0:	e7f9      	b.n	8001bc6 <_strtol_l.isra.0+0xe6>
 8001bd2:	2430      	movs	r4, #48	; 0x30
 8001bd4:	2f00      	cmp	r7, #0
 8001bd6:	d1b3      	bne.n	8001b40 <_strtol_l.isra.0+0x60>
 8001bd8:	2708      	movs	r7, #8
 8001bda:	e7b1      	b.n	8001b40 <_strtol_l.isra.0+0x60>
 8001bdc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001be0 <strtol>:
 8001be0:	4b08      	ldr	r3, [pc, #32]	; (8001c04 <strtol+0x24>)
 8001be2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8001be4:	681c      	ldr	r4, [r3, #0]
 8001be6:	4d08      	ldr	r5, [pc, #32]	; (8001c08 <strtol+0x28>)
 8001be8:	6a23      	ldr	r3, [r4, #32]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	bf08      	it	eq
 8001bee:	462b      	moveq	r3, r5
 8001bf0:	9300      	str	r3, [sp, #0]
 8001bf2:	4613      	mov	r3, r2
 8001bf4:	460a      	mov	r2, r1
 8001bf6:	4601      	mov	r1, r0
 8001bf8:	4620      	mov	r0, r4
 8001bfa:	f7ff ff71 	bl	8001ae0 <_strtol_l.isra.0>
 8001bfe:	b003      	add	sp, #12
 8001c00:	bd30      	pop	{r4, r5, pc}
 8001c02:	bf00      	nop
 8001c04:	2000000c 	.word	0x2000000c
 8001c08:	20000070 	.word	0x20000070

08001c0c <__locale_ctype_ptr_l>:
 8001c0c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8001c10:	4770      	bx	lr

08001c12 <__ascii_mbtowc>:
 8001c12:	b082      	sub	sp, #8
 8001c14:	b901      	cbnz	r1, 8001c18 <__ascii_mbtowc+0x6>
 8001c16:	a901      	add	r1, sp, #4
 8001c18:	b142      	cbz	r2, 8001c2c <__ascii_mbtowc+0x1a>
 8001c1a:	b14b      	cbz	r3, 8001c30 <__ascii_mbtowc+0x1e>
 8001c1c:	7813      	ldrb	r3, [r2, #0]
 8001c1e:	600b      	str	r3, [r1, #0]
 8001c20:	7812      	ldrb	r2, [r2, #0]
 8001c22:	1c10      	adds	r0, r2, #0
 8001c24:	bf18      	it	ne
 8001c26:	2001      	movne	r0, #1
 8001c28:	b002      	add	sp, #8
 8001c2a:	4770      	bx	lr
 8001c2c:	4610      	mov	r0, r2
 8001c2e:	e7fb      	b.n	8001c28 <__ascii_mbtowc+0x16>
 8001c30:	f06f 0001 	mvn.w	r0, #1
 8001c34:	e7f8      	b.n	8001c28 <__ascii_mbtowc+0x16>

08001c36 <__ssputs_r>:
 8001c36:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001c3a:	688e      	ldr	r6, [r1, #8]
 8001c3c:	429e      	cmp	r6, r3
 8001c3e:	4682      	mov	sl, r0
 8001c40:	460c      	mov	r4, r1
 8001c42:	4691      	mov	r9, r2
 8001c44:	4698      	mov	r8, r3
 8001c46:	d835      	bhi.n	8001cb4 <__ssputs_r+0x7e>
 8001c48:	898a      	ldrh	r2, [r1, #12]
 8001c4a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8001c4e:	d031      	beq.n	8001cb4 <__ssputs_r+0x7e>
 8001c50:	6825      	ldr	r5, [r4, #0]
 8001c52:	6909      	ldr	r1, [r1, #16]
 8001c54:	1a6f      	subs	r7, r5, r1
 8001c56:	6965      	ldr	r5, [r4, #20]
 8001c58:	2302      	movs	r3, #2
 8001c5a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001c5e:	fb95 f5f3 	sdiv	r5, r5, r3
 8001c62:	f108 0301 	add.w	r3, r8, #1
 8001c66:	443b      	add	r3, r7
 8001c68:	429d      	cmp	r5, r3
 8001c6a:	bf38      	it	cc
 8001c6c:	461d      	movcc	r5, r3
 8001c6e:	0553      	lsls	r3, r2, #21
 8001c70:	d531      	bpl.n	8001cd6 <__ssputs_r+0xa0>
 8001c72:	4629      	mov	r1, r5
 8001c74:	f000 fb44 	bl	8002300 <_malloc_r>
 8001c78:	4606      	mov	r6, r0
 8001c7a:	b950      	cbnz	r0, 8001c92 <__ssputs_r+0x5c>
 8001c7c:	230c      	movs	r3, #12
 8001c7e:	f8ca 3000 	str.w	r3, [sl]
 8001c82:	89a3      	ldrh	r3, [r4, #12]
 8001c84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001c88:	81a3      	strh	r3, [r4, #12]
 8001c8a:	f04f 30ff 	mov.w	r0, #4294967295
 8001c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001c92:	463a      	mov	r2, r7
 8001c94:	6921      	ldr	r1, [r4, #16]
 8001c96:	f000 fac0 	bl	800221a <memcpy>
 8001c9a:	89a3      	ldrh	r3, [r4, #12]
 8001c9c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8001ca0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ca4:	81a3      	strh	r3, [r4, #12]
 8001ca6:	6126      	str	r6, [r4, #16]
 8001ca8:	6165      	str	r5, [r4, #20]
 8001caa:	443e      	add	r6, r7
 8001cac:	1bed      	subs	r5, r5, r7
 8001cae:	6026      	str	r6, [r4, #0]
 8001cb0:	60a5      	str	r5, [r4, #8]
 8001cb2:	4646      	mov	r6, r8
 8001cb4:	4546      	cmp	r6, r8
 8001cb6:	bf28      	it	cs
 8001cb8:	4646      	movcs	r6, r8
 8001cba:	4632      	mov	r2, r6
 8001cbc:	4649      	mov	r1, r9
 8001cbe:	6820      	ldr	r0, [r4, #0]
 8001cc0:	f000 fab6 	bl	8002230 <memmove>
 8001cc4:	68a3      	ldr	r3, [r4, #8]
 8001cc6:	1b9b      	subs	r3, r3, r6
 8001cc8:	60a3      	str	r3, [r4, #8]
 8001cca:	6823      	ldr	r3, [r4, #0]
 8001ccc:	441e      	add	r6, r3
 8001cce:	6026      	str	r6, [r4, #0]
 8001cd0:	2000      	movs	r0, #0
 8001cd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001cd6:	462a      	mov	r2, r5
 8001cd8:	f000 fb70 	bl	80023bc <_realloc_r>
 8001cdc:	4606      	mov	r6, r0
 8001cde:	2800      	cmp	r0, #0
 8001ce0:	d1e1      	bne.n	8001ca6 <__ssputs_r+0x70>
 8001ce2:	6921      	ldr	r1, [r4, #16]
 8001ce4:	4650      	mov	r0, sl
 8001ce6:	f000 fabd 	bl	8002264 <_free_r>
 8001cea:	e7c7      	b.n	8001c7c <__ssputs_r+0x46>

08001cec <_svfiprintf_r>:
 8001cec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001cf0:	b09d      	sub	sp, #116	; 0x74
 8001cf2:	4680      	mov	r8, r0
 8001cf4:	9303      	str	r3, [sp, #12]
 8001cf6:	898b      	ldrh	r3, [r1, #12]
 8001cf8:	061c      	lsls	r4, r3, #24
 8001cfa:	460d      	mov	r5, r1
 8001cfc:	4616      	mov	r6, r2
 8001cfe:	d50f      	bpl.n	8001d20 <_svfiprintf_r+0x34>
 8001d00:	690b      	ldr	r3, [r1, #16]
 8001d02:	b96b      	cbnz	r3, 8001d20 <_svfiprintf_r+0x34>
 8001d04:	2140      	movs	r1, #64	; 0x40
 8001d06:	f000 fafb 	bl	8002300 <_malloc_r>
 8001d0a:	6028      	str	r0, [r5, #0]
 8001d0c:	6128      	str	r0, [r5, #16]
 8001d0e:	b928      	cbnz	r0, 8001d1c <_svfiprintf_r+0x30>
 8001d10:	230c      	movs	r3, #12
 8001d12:	f8c8 3000 	str.w	r3, [r8]
 8001d16:	f04f 30ff 	mov.w	r0, #4294967295
 8001d1a:	e0c5      	b.n	8001ea8 <_svfiprintf_r+0x1bc>
 8001d1c:	2340      	movs	r3, #64	; 0x40
 8001d1e:	616b      	str	r3, [r5, #20]
 8001d20:	2300      	movs	r3, #0
 8001d22:	9309      	str	r3, [sp, #36]	; 0x24
 8001d24:	2320      	movs	r3, #32
 8001d26:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001d2a:	2330      	movs	r3, #48	; 0x30
 8001d2c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001d30:	f04f 0b01 	mov.w	fp, #1
 8001d34:	4637      	mov	r7, r6
 8001d36:	463c      	mov	r4, r7
 8001d38:	f814 3b01 	ldrb.w	r3, [r4], #1
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d13c      	bne.n	8001dba <_svfiprintf_r+0xce>
 8001d40:	ebb7 0a06 	subs.w	sl, r7, r6
 8001d44:	d00b      	beq.n	8001d5e <_svfiprintf_r+0x72>
 8001d46:	4653      	mov	r3, sl
 8001d48:	4632      	mov	r2, r6
 8001d4a:	4629      	mov	r1, r5
 8001d4c:	4640      	mov	r0, r8
 8001d4e:	f7ff ff72 	bl	8001c36 <__ssputs_r>
 8001d52:	3001      	adds	r0, #1
 8001d54:	f000 80a3 	beq.w	8001e9e <_svfiprintf_r+0x1b2>
 8001d58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001d5a:	4453      	add	r3, sl
 8001d5c:	9309      	str	r3, [sp, #36]	; 0x24
 8001d5e:	783b      	ldrb	r3, [r7, #0]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	f000 809c 	beq.w	8001e9e <_svfiprintf_r+0x1b2>
 8001d66:	2300      	movs	r3, #0
 8001d68:	f04f 32ff 	mov.w	r2, #4294967295
 8001d6c:	9304      	str	r3, [sp, #16]
 8001d6e:	9307      	str	r3, [sp, #28]
 8001d70:	9205      	str	r2, [sp, #20]
 8001d72:	9306      	str	r3, [sp, #24]
 8001d74:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001d78:	931a      	str	r3, [sp, #104]	; 0x68
 8001d7a:	2205      	movs	r2, #5
 8001d7c:	7821      	ldrb	r1, [r4, #0]
 8001d7e:	4850      	ldr	r0, [pc, #320]	; (8001ec0 <_svfiprintf_r+0x1d4>)
 8001d80:	f7fe fa36 	bl	80001f0 <memchr>
 8001d84:	1c67      	adds	r7, r4, #1
 8001d86:	9b04      	ldr	r3, [sp, #16]
 8001d88:	b9d8      	cbnz	r0, 8001dc2 <_svfiprintf_r+0xd6>
 8001d8a:	06d9      	lsls	r1, r3, #27
 8001d8c:	bf44      	itt	mi
 8001d8e:	2220      	movmi	r2, #32
 8001d90:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001d94:	071a      	lsls	r2, r3, #28
 8001d96:	bf44      	itt	mi
 8001d98:	222b      	movmi	r2, #43	; 0x2b
 8001d9a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001d9e:	7822      	ldrb	r2, [r4, #0]
 8001da0:	2a2a      	cmp	r2, #42	; 0x2a
 8001da2:	d016      	beq.n	8001dd2 <_svfiprintf_r+0xe6>
 8001da4:	9a07      	ldr	r2, [sp, #28]
 8001da6:	2100      	movs	r1, #0
 8001da8:	200a      	movs	r0, #10
 8001daa:	4627      	mov	r7, r4
 8001dac:	3401      	adds	r4, #1
 8001dae:	783b      	ldrb	r3, [r7, #0]
 8001db0:	3b30      	subs	r3, #48	; 0x30
 8001db2:	2b09      	cmp	r3, #9
 8001db4:	d951      	bls.n	8001e5a <_svfiprintf_r+0x16e>
 8001db6:	b1c9      	cbz	r1, 8001dec <_svfiprintf_r+0x100>
 8001db8:	e011      	b.n	8001dde <_svfiprintf_r+0xf2>
 8001dba:	2b25      	cmp	r3, #37	; 0x25
 8001dbc:	d0c0      	beq.n	8001d40 <_svfiprintf_r+0x54>
 8001dbe:	4627      	mov	r7, r4
 8001dc0:	e7b9      	b.n	8001d36 <_svfiprintf_r+0x4a>
 8001dc2:	4a3f      	ldr	r2, [pc, #252]	; (8001ec0 <_svfiprintf_r+0x1d4>)
 8001dc4:	1a80      	subs	r0, r0, r2
 8001dc6:	fa0b f000 	lsl.w	r0, fp, r0
 8001dca:	4318      	orrs	r0, r3
 8001dcc:	9004      	str	r0, [sp, #16]
 8001dce:	463c      	mov	r4, r7
 8001dd0:	e7d3      	b.n	8001d7a <_svfiprintf_r+0x8e>
 8001dd2:	9a03      	ldr	r2, [sp, #12]
 8001dd4:	1d11      	adds	r1, r2, #4
 8001dd6:	6812      	ldr	r2, [r2, #0]
 8001dd8:	9103      	str	r1, [sp, #12]
 8001dda:	2a00      	cmp	r2, #0
 8001ddc:	db01      	blt.n	8001de2 <_svfiprintf_r+0xf6>
 8001dde:	9207      	str	r2, [sp, #28]
 8001de0:	e004      	b.n	8001dec <_svfiprintf_r+0x100>
 8001de2:	4252      	negs	r2, r2
 8001de4:	f043 0302 	orr.w	r3, r3, #2
 8001de8:	9207      	str	r2, [sp, #28]
 8001dea:	9304      	str	r3, [sp, #16]
 8001dec:	783b      	ldrb	r3, [r7, #0]
 8001dee:	2b2e      	cmp	r3, #46	; 0x2e
 8001df0:	d10e      	bne.n	8001e10 <_svfiprintf_r+0x124>
 8001df2:	787b      	ldrb	r3, [r7, #1]
 8001df4:	2b2a      	cmp	r3, #42	; 0x2a
 8001df6:	f107 0101 	add.w	r1, r7, #1
 8001dfa:	d132      	bne.n	8001e62 <_svfiprintf_r+0x176>
 8001dfc:	9b03      	ldr	r3, [sp, #12]
 8001dfe:	1d1a      	adds	r2, r3, #4
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	9203      	str	r2, [sp, #12]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	bfb8      	it	lt
 8001e08:	f04f 33ff 	movlt.w	r3, #4294967295
 8001e0c:	3702      	adds	r7, #2
 8001e0e:	9305      	str	r3, [sp, #20]
 8001e10:	4c2c      	ldr	r4, [pc, #176]	; (8001ec4 <_svfiprintf_r+0x1d8>)
 8001e12:	7839      	ldrb	r1, [r7, #0]
 8001e14:	2203      	movs	r2, #3
 8001e16:	4620      	mov	r0, r4
 8001e18:	f7fe f9ea 	bl	80001f0 <memchr>
 8001e1c:	b138      	cbz	r0, 8001e2e <_svfiprintf_r+0x142>
 8001e1e:	2340      	movs	r3, #64	; 0x40
 8001e20:	1b00      	subs	r0, r0, r4
 8001e22:	fa03 f000 	lsl.w	r0, r3, r0
 8001e26:	9b04      	ldr	r3, [sp, #16]
 8001e28:	4303      	orrs	r3, r0
 8001e2a:	9304      	str	r3, [sp, #16]
 8001e2c:	3701      	adds	r7, #1
 8001e2e:	7839      	ldrb	r1, [r7, #0]
 8001e30:	4825      	ldr	r0, [pc, #148]	; (8001ec8 <_svfiprintf_r+0x1dc>)
 8001e32:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001e36:	2206      	movs	r2, #6
 8001e38:	1c7e      	adds	r6, r7, #1
 8001e3a:	f7fe f9d9 	bl	80001f0 <memchr>
 8001e3e:	2800      	cmp	r0, #0
 8001e40:	d035      	beq.n	8001eae <_svfiprintf_r+0x1c2>
 8001e42:	4b22      	ldr	r3, [pc, #136]	; (8001ecc <_svfiprintf_r+0x1e0>)
 8001e44:	b9fb      	cbnz	r3, 8001e86 <_svfiprintf_r+0x19a>
 8001e46:	9b03      	ldr	r3, [sp, #12]
 8001e48:	3307      	adds	r3, #7
 8001e4a:	f023 0307 	bic.w	r3, r3, #7
 8001e4e:	3308      	adds	r3, #8
 8001e50:	9303      	str	r3, [sp, #12]
 8001e52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001e54:	444b      	add	r3, r9
 8001e56:	9309      	str	r3, [sp, #36]	; 0x24
 8001e58:	e76c      	b.n	8001d34 <_svfiprintf_r+0x48>
 8001e5a:	fb00 3202 	mla	r2, r0, r2, r3
 8001e5e:	2101      	movs	r1, #1
 8001e60:	e7a3      	b.n	8001daa <_svfiprintf_r+0xbe>
 8001e62:	2300      	movs	r3, #0
 8001e64:	9305      	str	r3, [sp, #20]
 8001e66:	4618      	mov	r0, r3
 8001e68:	240a      	movs	r4, #10
 8001e6a:	460f      	mov	r7, r1
 8001e6c:	3101      	adds	r1, #1
 8001e6e:	783a      	ldrb	r2, [r7, #0]
 8001e70:	3a30      	subs	r2, #48	; 0x30
 8001e72:	2a09      	cmp	r2, #9
 8001e74:	d903      	bls.n	8001e7e <_svfiprintf_r+0x192>
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d0ca      	beq.n	8001e10 <_svfiprintf_r+0x124>
 8001e7a:	9005      	str	r0, [sp, #20]
 8001e7c:	e7c8      	b.n	8001e10 <_svfiprintf_r+0x124>
 8001e7e:	fb04 2000 	mla	r0, r4, r0, r2
 8001e82:	2301      	movs	r3, #1
 8001e84:	e7f1      	b.n	8001e6a <_svfiprintf_r+0x17e>
 8001e86:	ab03      	add	r3, sp, #12
 8001e88:	9300      	str	r3, [sp, #0]
 8001e8a:	462a      	mov	r2, r5
 8001e8c:	4b10      	ldr	r3, [pc, #64]	; (8001ed0 <_svfiprintf_r+0x1e4>)
 8001e8e:	a904      	add	r1, sp, #16
 8001e90:	4640      	mov	r0, r8
 8001e92:	f3af 8000 	nop.w
 8001e96:	f1b0 3fff 	cmp.w	r0, #4294967295
 8001e9a:	4681      	mov	r9, r0
 8001e9c:	d1d9      	bne.n	8001e52 <_svfiprintf_r+0x166>
 8001e9e:	89ab      	ldrh	r3, [r5, #12]
 8001ea0:	065b      	lsls	r3, r3, #25
 8001ea2:	f53f af38 	bmi.w	8001d16 <_svfiprintf_r+0x2a>
 8001ea6:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001ea8:	b01d      	add	sp, #116	; 0x74
 8001eaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001eae:	ab03      	add	r3, sp, #12
 8001eb0:	9300      	str	r3, [sp, #0]
 8001eb2:	462a      	mov	r2, r5
 8001eb4:	4b06      	ldr	r3, [pc, #24]	; (8001ed0 <_svfiprintf_r+0x1e4>)
 8001eb6:	a904      	add	r1, sp, #16
 8001eb8:	4640      	mov	r0, r8
 8001eba:	f000 f881 	bl	8001fc0 <_printf_i>
 8001ebe:	e7ea      	b.n	8001e96 <_svfiprintf_r+0x1aa>
 8001ec0:	080024c2 	.word	0x080024c2
 8001ec4:	080024c8 	.word	0x080024c8
 8001ec8:	080024cc 	.word	0x080024cc
 8001ecc:	00000000 	.word	0x00000000
 8001ed0:	08001c37 	.word	0x08001c37

08001ed4 <_printf_common>:
 8001ed4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001ed8:	4691      	mov	r9, r2
 8001eda:	461f      	mov	r7, r3
 8001edc:	688a      	ldr	r2, [r1, #8]
 8001ede:	690b      	ldr	r3, [r1, #16]
 8001ee0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001ee4:	4293      	cmp	r3, r2
 8001ee6:	bfb8      	it	lt
 8001ee8:	4613      	movlt	r3, r2
 8001eea:	f8c9 3000 	str.w	r3, [r9]
 8001eee:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001ef2:	4606      	mov	r6, r0
 8001ef4:	460c      	mov	r4, r1
 8001ef6:	b112      	cbz	r2, 8001efe <_printf_common+0x2a>
 8001ef8:	3301      	adds	r3, #1
 8001efa:	f8c9 3000 	str.w	r3, [r9]
 8001efe:	6823      	ldr	r3, [r4, #0]
 8001f00:	0699      	lsls	r1, r3, #26
 8001f02:	bf42      	ittt	mi
 8001f04:	f8d9 3000 	ldrmi.w	r3, [r9]
 8001f08:	3302      	addmi	r3, #2
 8001f0a:	f8c9 3000 	strmi.w	r3, [r9]
 8001f0e:	6825      	ldr	r5, [r4, #0]
 8001f10:	f015 0506 	ands.w	r5, r5, #6
 8001f14:	d107      	bne.n	8001f26 <_printf_common+0x52>
 8001f16:	f104 0a19 	add.w	sl, r4, #25
 8001f1a:	68e3      	ldr	r3, [r4, #12]
 8001f1c:	f8d9 2000 	ldr.w	r2, [r9]
 8001f20:	1a9b      	subs	r3, r3, r2
 8001f22:	429d      	cmp	r5, r3
 8001f24:	db29      	blt.n	8001f7a <_printf_common+0xa6>
 8001f26:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8001f2a:	6822      	ldr	r2, [r4, #0]
 8001f2c:	3300      	adds	r3, #0
 8001f2e:	bf18      	it	ne
 8001f30:	2301      	movne	r3, #1
 8001f32:	0692      	lsls	r2, r2, #26
 8001f34:	d42e      	bmi.n	8001f94 <_printf_common+0xc0>
 8001f36:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001f3a:	4639      	mov	r1, r7
 8001f3c:	4630      	mov	r0, r6
 8001f3e:	47c0      	blx	r8
 8001f40:	3001      	adds	r0, #1
 8001f42:	d021      	beq.n	8001f88 <_printf_common+0xb4>
 8001f44:	6823      	ldr	r3, [r4, #0]
 8001f46:	68e5      	ldr	r5, [r4, #12]
 8001f48:	f8d9 2000 	ldr.w	r2, [r9]
 8001f4c:	f003 0306 	and.w	r3, r3, #6
 8001f50:	2b04      	cmp	r3, #4
 8001f52:	bf08      	it	eq
 8001f54:	1aad      	subeq	r5, r5, r2
 8001f56:	68a3      	ldr	r3, [r4, #8]
 8001f58:	6922      	ldr	r2, [r4, #16]
 8001f5a:	bf0c      	ite	eq
 8001f5c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001f60:	2500      	movne	r5, #0
 8001f62:	4293      	cmp	r3, r2
 8001f64:	bfc4      	itt	gt
 8001f66:	1a9b      	subgt	r3, r3, r2
 8001f68:	18ed      	addgt	r5, r5, r3
 8001f6a:	f04f 0900 	mov.w	r9, #0
 8001f6e:	341a      	adds	r4, #26
 8001f70:	454d      	cmp	r5, r9
 8001f72:	d11b      	bne.n	8001fac <_printf_common+0xd8>
 8001f74:	2000      	movs	r0, #0
 8001f76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	4652      	mov	r2, sl
 8001f7e:	4639      	mov	r1, r7
 8001f80:	4630      	mov	r0, r6
 8001f82:	47c0      	blx	r8
 8001f84:	3001      	adds	r0, #1
 8001f86:	d103      	bne.n	8001f90 <_printf_common+0xbc>
 8001f88:	f04f 30ff 	mov.w	r0, #4294967295
 8001f8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001f90:	3501      	adds	r5, #1
 8001f92:	e7c2      	b.n	8001f1a <_printf_common+0x46>
 8001f94:	18e1      	adds	r1, r4, r3
 8001f96:	1c5a      	adds	r2, r3, #1
 8001f98:	2030      	movs	r0, #48	; 0x30
 8001f9a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001f9e:	4422      	add	r2, r4
 8001fa0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001fa4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001fa8:	3302      	adds	r3, #2
 8001faa:	e7c4      	b.n	8001f36 <_printf_common+0x62>
 8001fac:	2301      	movs	r3, #1
 8001fae:	4622      	mov	r2, r4
 8001fb0:	4639      	mov	r1, r7
 8001fb2:	4630      	mov	r0, r6
 8001fb4:	47c0      	blx	r8
 8001fb6:	3001      	adds	r0, #1
 8001fb8:	d0e6      	beq.n	8001f88 <_printf_common+0xb4>
 8001fba:	f109 0901 	add.w	r9, r9, #1
 8001fbe:	e7d7      	b.n	8001f70 <_printf_common+0x9c>

08001fc0 <_printf_i>:
 8001fc0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001fc4:	4617      	mov	r7, r2
 8001fc6:	7e0a      	ldrb	r2, [r1, #24]
 8001fc8:	b085      	sub	sp, #20
 8001fca:	2a6e      	cmp	r2, #110	; 0x6e
 8001fcc:	4698      	mov	r8, r3
 8001fce:	4606      	mov	r6, r0
 8001fd0:	460c      	mov	r4, r1
 8001fd2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8001fd4:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8001fd8:	f000 80bc 	beq.w	8002154 <_printf_i+0x194>
 8001fdc:	d81a      	bhi.n	8002014 <_printf_i+0x54>
 8001fde:	2a63      	cmp	r2, #99	; 0x63
 8001fe0:	d02e      	beq.n	8002040 <_printf_i+0x80>
 8001fe2:	d80a      	bhi.n	8001ffa <_printf_i+0x3a>
 8001fe4:	2a00      	cmp	r2, #0
 8001fe6:	f000 80c8 	beq.w	800217a <_printf_i+0x1ba>
 8001fea:	2a58      	cmp	r2, #88	; 0x58
 8001fec:	f000 808a 	beq.w	8002104 <_printf_i+0x144>
 8001ff0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001ff4:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8001ff8:	e02a      	b.n	8002050 <_printf_i+0x90>
 8001ffa:	2a64      	cmp	r2, #100	; 0x64
 8001ffc:	d001      	beq.n	8002002 <_printf_i+0x42>
 8001ffe:	2a69      	cmp	r2, #105	; 0x69
 8002000:	d1f6      	bne.n	8001ff0 <_printf_i+0x30>
 8002002:	6821      	ldr	r1, [r4, #0]
 8002004:	681a      	ldr	r2, [r3, #0]
 8002006:	f011 0f80 	tst.w	r1, #128	; 0x80
 800200a:	d023      	beq.n	8002054 <_printf_i+0x94>
 800200c:	1d11      	adds	r1, r2, #4
 800200e:	6019      	str	r1, [r3, #0]
 8002010:	6813      	ldr	r3, [r2, #0]
 8002012:	e027      	b.n	8002064 <_printf_i+0xa4>
 8002014:	2a73      	cmp	r2, #115	; 0x73
 8002016:	f000 80b4 	beq.w	8002182 <_printf_i+0x1c2>
 800201a:	d808      	bhi.n	800202e <_printf_i+0x6e>
 800201c:	2a6f      	cmp	r2, #111	; 0x6f
 800201e:	d02a      	beq.n	8002076 <_printf_i+0xb6>
 8002020:	2a70      	cmp	r2, #112	; 0x70
 8002022:	d1e5      	bne.n	8001ff0 <_printf_i+0x30>
 8002024:	680a      	ldr	r2, [r1, #0]
 8002026:	f042 0220 	orr.w	r2, r2, #32
 800202a:	600a      	str	r2, [r1, #0]
 800202c:	e003      	b.n	8002036 <_printf_i+0x76>
 800202e:	2a75      	cmp	r2, #117	; 0x75
 8002030:	d021      	beq.n	8002076 <_printf_i+0xb6>
 8002032:	2a78      	cmp	r2, #120	; 0x78
 8002034:	d1dc      	bne.n	8001ff0 <_printf_i+0x30>
 8002036:	2278      	movs	r2, #120	; 0x78
 8002038:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 800203c:	496e      	ldr	r1, [pc, #440]	; (80021f8 <_printf_i+0x238>)
 800203e:	e064      	b.n	800210a <_printf_i+0x14a>
 8002040:	681a      	ldr	r2, [r3, #0]
 8002042:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8002046:	1d11      	adds	r1, r2, #4
 8002048:	6019      	str	r1, [r3, #0]
 800204a:	6813      	ldr	r3, [r2, #0]
 800204c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002050:	2301      	movs	r3, #1
 8002052:	e0a3      	b.n	800219c <_printf_i+0x1dc>
 8002054:	f011 0f40 	tst.w	r1, #64	; 0x40
 8002058:	f102 0104 	add.w	r1, r2, #4
 800205c:	6019      	str	r1, [r3, #0]
 800205e:	d0d7      	beq.n	8002010 <_printf_i+0x50>
 8002060:	f9b2 3000 	ldrsh.w	r3, [r2]
 8002064:	2b00      	cmp	r3, #0
 8002066:	da03      	bge.n	8002070 <_printf_i+0xb0>
 8002068:	222d      	movs	r2, #45	; 0x2d
 800206a:	425b      	negs	r3, r3
 800206c:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8002070:	4962      	ldr	r1, [pc, #392]	; (80021fc <_printf_i+0x23c>)
 8002072:	220a      	movs	r2, #10
 8002074:	e017      	b.n	80020a6 <_printf_i+0xe6>
 8002076:	6820      	ldr	r0, [r4, #0]
 8002078:	6819      	ldr	r1, [r3, #0]
 800207a:	f010 0f80 	tst.w	r0, #128	; 0x80
 800207e:	d003      	beq.n	8002088 <_printf_i+0xc8>
 8002080:	1d08      	adds	r0, r1, #4
 8002082:	6018      	str	r0, [r3, #0]
 8002084:	680b      	ldr	r3, [r1, #0]
 8002086:	e006      	b.n	8002096 <_printf_i+0xd6>
 8002088:	f010 0f40 	tst.w	r0, #64	; 0x40
 800208c:	f101 0004 	add.w	r0, r1, #4
 8002090:	6018      	str	r0, [r3, #0]
 8002092:	d0f7      	beq.n	8002084 <_printf_i+0xc4>
 8002094:	880b      	ldrh	r3, [r1, #0]
 8002096:	4959      	ldr	r1, [pc, #356]	; (80021fc <_printf_i+0x23c>)
 8002098:	2a6f      	cmp	r2, #111	; 0x6f
 800209a:	bf14      	ite	ne
 800209c:	220a      	movne	r2, #10
 800209e:	2208      	moveq	r2, #8
 80020a0:	2000      	movs	r0, #0
 80020a2:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 80020a6:	6865      	ldr	r5, [r4, #4]
 80020a8:	60a5      	str	r5, [r4, #8]
 80020aa:	2d00      	cmp	r5, #0
 80020ac:	f2c0 809c 	blt.w	80021e8 <_printf_i+0x228>
 80020b0:	6820      	ldr	r0, [r4, #0]
 80020b2:	f020 0004 	bic.w	r0, r0, #4
 80020b6:	6020      	str	r0, [r4, #0]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d13f      	bne.n	800213c <_printf_i+0x17c>
 80020bc:	2d00      	cmp	r5, #0
 80020be:	f040 8095 	bne.w	80021ec <_printf_i+0x22c>
 80020c2:	4675      	mov	r5, lr
 80020c4:	2a08      	cmp	r2, #8
 80020c6:	d10b      	bne.n	80020e0 <_printf_i+0x120>
 80020c8:	6823      	ldr	r3, [r4, #0]
 80020ca:	07da      	lsls	r2, r3, #31
 80020cc:	d508      	bpl.n	80020e0 <_printf_i+0x120>
 80020ce:	6923      	ldr	r3, [r4, #16]
 80020d0:	6862      	ldr	r2, [r4, #4]
 80020d2:	429a      	cmp	r2, r3
 80020d4:	bfde      	ittt	le
 80020d6:	2330      	movle	r3, #48	; 0x30
 80020d8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80020dc:	f105 35ff 	addle.w	r5, r5, #4294967295
 80020e0:	ebae 0305 	sub.w	r3, lr, r5
 80020e4:	6123      	str	r3, [r4, #16]
 80020e6:	f8cd 8000 	str.w	r8, [sp]
 80020ea:	463b      	mov	r3, r7
 80020ec:	aa03      	add	r2, sp, #12
 80020ee:	4621      	mov	r1, r4
 80020f0:	4630      	mov	r0, r6
 80020f2:	f7ff feef 	bl	8001ed4 <_printf_common>
 80020f6:	3001      	adds	r0, #1
 80020f8:	d155      	bne.n	80021a6 <_printf_i+0x1e6>
 80020fa:	f04f 30ff 	mov.w	r0, #4294967295
 80020fe:	b005      	add	sp, #20
 8002100:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002104:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8002108:	493c      	ldr	r1, [pc, #240]	; (80021fc <_printf_i+0x23c>)
 800210a:	6822      	ldr	r2, [r4, #0]
 800210c:	6818      	ldr	r0, [r3, #0]
 800210e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002112:	f100 0504 	add.w	r5, r0, #4
 8002116:	601d      	str	r5, [r3, #0]
 8002118:	d001      	beq.n	800211e <_printf_i+0x15e>
 800211a:	6803      	ldr	r3, [r0, #0]
 800211c:	e002      	b.n	8002124 <_printf_i+0x164>
 800211e:	0655      	lsls	r5, r2, #25
 8002120:	d5fb      	bpl.n	800211a <_printf_i+0x15a>
 8002122:	8803      	ldrh	r3, [r0, #0]
 8002124:	07d0      	lsls	r0, r2, #31
 8002126:	bf44      	itt	mi
 8002128:	f042 0220 	orrmi.w	r2, r2, #32
 800212c:	6022      	strmi	r2, [r4, #0]
 800212e:	b91b      	cbnz	r3, 8002138 <_printf_i+0x178>
 8002130:	6822      	ldr	r2, [r4, #0]
 8002132:	f022 0220 	bic.w	r2, r2, #32
 8002136:	6022      	str	r2, [r4, #0]
 8002138:	2210      	movs	r2, #16
 800213a:	e7b1      	b.n	80020a0 <_printf_i+0xe0>
 800213c:	4675      	mov	r5, lr
 800213e:	fbb3 f0f2 	udiv	r0, r3, r2
 8002142:	fb02 3310 	mls	r3, r2, r0, r3
 8002146:	5ccb      	ldrb	r3, [r1, r3]
 8002148:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800214c:	4603      	mov	r3, r0
 800214e:	2800      	cmp	r0, #0
 8002150:	d1f5      	bne.n	800213e <_printf_i+0x17e>
 8002152:	e7b7      	b.n	80020c4 <_printf_i+0x104>
 8002154:	6808      	ldr	r0, [r1, #0]
 8002156:	681a      	ldr	r2, [r3, #0]
 8002158:	6949      	ldr	r1, [r1, #20]
 800215a:	f010 0f80 	tst.w	r0, #128	; 0x80
 800215e:	d004      	beq.n	800216a <_printf_i+0x1aa>
 8002160:	1d10      	adds	r0, r2, #4
 8002162:	6018      	str	r0, [r3, #0]
 8002164:	6813      	ldr	r3, [r2, #0]
 8002166:	6019      	str	r1, [r3, #0]
 8002168:	e007      	b.n	800217a <_printf_i+0x1ba>
 800216a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800216e:	f102 0004 	add.w	r0, r2, #4
 8002172:	6018      	str	r0, [r3, #0]
 8002174:	6813      	ldr	r3, [r2, #0]
 8002176:	d0f6      	beq.n	8002166 <_printf_i+0x1a6>
 8002178:	8019      	strh	r1, [r3, #0]
 800217a:	2300      	movs	r3, #0
 800217c:	6123      	str	r3, [r4, #16]
 800217e:	4675      	mov	r5, lr
 8002180:	e7b1      	b.n	80020e6 <_printf_i+0x126>
 8002182:	681a      	ldr	r2, [r3, #0]
 8002184:	1d11      	adds	r1, r2, #4
 8002186:	6019      	str	r1, [r3, #0]
 8002188:	6815      	ldr	r5, [r2, #0]
 800218a:	6862      	ldr	r2, [r4, #4]
 800218c:	2100      	movs	r1, #0
 800218e:	4628      	mov	r0, r5
 8002190:	f7fe f82e 	bl	80001f0 <memchr>
 8002194:	b108      	cbz	r0, 800219a <_printf_i+0x1da>
 8002196:	1b40      	subs	r0, r0, r5
 8002198:	6060      	str	r0, [r4, #4]
 800219a:	6863      	ldr	r3, [r4, #4]
 800219c:	6123      	str	r3, [r4, #16]
 800219e:	2300      	movs	r3, #0
 80021a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80021a4:	e79f      	b.n	80020e6 <_printf_i+0x126>
 80021a6:	6923      	ldr	r3, [r4, #16]
 80021a8:	462a      	mov	r2, r5
 80021aa:	4639      	mov	r1, r7
 80021ac:	4630      	mov	r0, r6
 80021ae:	47c0      	blx	r8
 80021b0:	3001      	adds	r0, #1
 80021b2:	d0a2      	beq.n	80020fa <_printf_i+0x13a>
 80021b4:	6823      	ldr	r3, [r4, #0]
 80021b6:	079b      	lsls	r3, r3, #30
 80021b8:	d507      	bpl.n	80021ca <_printf_i+0x20a>
 80021ba:	2500      	movs	r5, #0
 80021bc:	f104 0919 	add.w	r9, r4, #25
 80021c0:	68e3      	ldr	r3, [r4, #12]
 80021c2:	9a03      	ldr	r2, [sp, #12]
 80021c4:	1a9b      	subs	r3, r3, r2
 80021c6:	429d      	cmp	r5, r3
 80021c8:	db05      	blt.n	80021d6 <_printf_i+0x216>
 80021ca:	68e0      	ldr	r0, [r4, #12]
 80021cc:	9b03      	ldr	r3, [sp, #12]
 80021ce:	4298      	cmp	r0, r3
 80021d0:	bfb8      	it	lt
 80021d2:	4618      	movlt	r0, r3
 80021d4:	e793      	b.n	80020fe <_printf_i+0x13e>
 80021d6:	2301      	movs	r3, #1
 80021d8:	464a      	mov	r2, r9
 80021da:	4639      	mov	r1, r7
 80021dc:	4630      	mov	r0, r6
 80021de:	47c0      	blx	r8
 80021e0:	3001      	adds	r0, #1
 80021e2:	d08a      	beq.n	80020fa <_printf_i+0x13a>
 80021e4:	3501      	adds	r5, #1
 80021e6:	e7eb      	b.n	80021c0 <_printf_i+0x200>
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d1a7      	bne.n	800213c <_printf_i+0x17c>
 80021ec:	780b      	ldrb	r3, [r1, #0]
 80021ee:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80021f2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80021f6:	e765      	b.n	80020c4 <_printf_i+0x104>
 80021f8:	080024e4 	.word	0x080024e4
 80021fc:	080024d3 	.word	0x080024d3

08002200 <__ascii_wctomb>:
 8002200:	b149      	cbz	r1, 8002216 <__ascii_wctomb+0x16>
 8002202:	2aff      	cmp	r2, #255	; 0xff
 8002204:	bf85      	ittet	hi
 8002206:	238a      	movhi	r3, #138	; 0x8a
 8002208:	6003      	strhi	r3, [r0, #0]
 800220a:	700a      	strbls	r2, [r1, #0]
 800220c:	f04f 30ff 	movhi.w	r0, #4294967295
 8002210:	bf98      	it	ls
 8002212:	2001      	movls	r0, #1
 8002214:	4770      	bx	lr
 8002216:	4608      	mov	r0, r1
 8002218:	4770      	bx	lr

0800221a <memcpy>:
 800221a:	b510      	push	{r4, lr}
 800221c:	1e43      	subs	r3, r0, #1
 800221e:	440a      	add	r2, r1
 8002220:	4291      	cmp	r1, r2
 8002222:	d100      	bne.n	8002226 <memcpy+0xc>
 8002224:	bd10      	pop	{r4, pc}
 8002226:	f811 4b01 	ldrb.w	r4, [r1], #1
 800222a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800222e:	e7f7      	b.n	8002220 <memcpy+0x6>

08002230 <memmove>:
 8002230:	4288      	cmp	r0, r1
 8002232:	b510      	push	{r4, lr}
 8002234:	eb01 0302 	add.w	r3, r1, r2
 8002238:	d803      	bhi.n	8002242 <memmove+0x12>
 800223a:	1e42      	subs	r2, r0, #1
 800223c:	4299      	cmp	r1, r3
 800223e:	d10c      	bne.n	800225a <memmove+0x2a>
 8002240:	bd10      	pop	{r4, pc}
 8002242:	4298      	cmp	r0, r3
 8002244:	d2f9      	bcs.n	800223a <memmove+0xa>
 8002246:	1881      	adds	r1, r0, r2
 8002248:	1ad2      	subs	r2, r2, r3
 800224a:	42d3      	cmn	r3, r2
 800224c:	d100      	bne.n	8002250 <memmove+0x20>
 800224e:	bd10      	pop	{r4, pc}
 8002250:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002254:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8002258:	e7f7      	b.n	800224a <memmove+0x1a>
 800225a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800225e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8002262:	e7eb      	b.n	800223c <memmove+0xc>

08002264 <_free_r>:
 8002264:	b538      	push	{r3, r4, r5, lr}
 8002266:	4605      	mov	r5, r0
 8002268:	2900      	cmp	r1, #0
 800226a:	d045      	beq.n	80022f8 <_free_r+0x94>
 800226c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002270:	1f0c      	subs	r4, r1, #4
 8002272:	2b00      	cmp	r3, #0
 8002274:	bfb8      	it	lt
 8002276:	18e4      	addlt	r4, r4, r3
 8002278:	f000 f8d6 	bl	8002428 <__malloc_lock>
 800227c:	4a1f      	ldr	r2, [pc, #124]	; (80022fc <_free_r+0x98>)
 800227e:	6813      	ldr	r3, [r2, #0]
 8002280:	4610      	mov	r0, r2
 8002282:	b933      	cbnz	r3, 8002292 <_free_r+0x2e>
 8002284:	6063      	str	r3, [r4, #4]
 8002286:	6014      	str	r4, [r2, #0]
 8002288:	4628      	mov	r0, r5
 800228a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800228e:	f000 b8cc 	b.w	800242a <__malloc_unlock>
 8002292:	42a3      	cmp	r3, r4
 8002294:	d90c      	bls.n	80022b0 <_free_r+0x4c>
 8002296:	6821      	ldr	r1, [r4, #0]
 8002298:	1862      	adds	r2, r4, r1
 800229a:	4293      	cmp	r3, r2
 800229c:	bf04      	itt	eq
 800229e:	681a      	ldreq	r2, [r3, #0]
 80022a0:	685b      	ldreq	r3, [r3, #4]
 80022a2:	6063      	str	r3, [r4, #4]
 80022a4:	bf04      	itt	eq
 80022a6:	1852      	addeq	r2, r2, r1
 80022a8:	6022      	streq	r2, [r4, #0]
 80022aa:	6004      	str	r4, [r0, #0]
 80022ac:	e7ec      	b.n	8002288 <_free_r+0x24>
 80022ae:	4613      	mov	r3, r2
 80022b0:	685a      	ldr	r2, [r3, #4]
 80022b2:	b10a      	cbz	r2, 80022b8 <_free_r+0x54>
 80022b4:	42a2      	cmp	r2, r4
 80022b6:	d9fa      	bls.n	80022ae <_free_r+0x4a>
 80022b8:	6819      	ldr	r1, [r3, #0]
 80022ba:	1858      	adds	r0, r3, r1
 80022bc:	42a0      	cmp	r0, r4
 80022be:	d10b      	bne.n	80022d8 <_free_r+0x74>
 80022c0:	6820      	ldr	r0, [r4, #0]
 80022c2:	4401      	add	r1, r0
 80022c4:	1858      	adds	r0, r3, r1
 80022c6:	4282      	cmp	r2, r0
 80022c8:	6019      	str	r1, [r3, #0]
 80022ca:	d1dd      	bne.n	8002288 <_free_r+0x24>
 80022cc:	6810      	ldr	r0, [r2, #0]
 80022ce:	6852      	ldr	r2, [r2, #4]
 80022d0:	605a      	str	r2, [r3, #4]
 80022d2:	4401      	add	r1, r0
 80022d4:	6019      	str	r1, [r3, #0]
 80022d6:	e7d7      	b.n	8002288 <_free_r+0x24>
 80022d8:	d902      	bls.n	80022e0 <_free_r+0x7c>
 80022da:	230c      	movs	r3, #12
 80022dc:	602b      	str	r3, [r5, #0]
 80022de:	e7d3      	b.n	8002288 <_free_r+0x24>
 80022e0:	6820      	ldr	r0, [r4, #0]
 80022e2:	1821      	adds	r1, r4, r0
 80022e4:	428a      	cmp	r2, r1
 80022e6:	bf04      	itt	eq
 80022e8:	6811      	ldreq	r1, [r2, #0]
 80022ea:	6852      	ldreq	r2, [r2, #4]
 80022ec:	6062      	str	r2, [r4, #4]
 80022ee:	bf04      	itt	eq
 80022f0:	1809      	addeq	r1, r1, r0
 80022f2:	6021      	streq	r1, [r4, #0]
 80022f4:	605c      	str	r4, [r3, #4]
 80022f6:	e7c7      	b.n	8002288 <_free_r+0x24>
 80022f8:	bd38      	pop	{r3, r4, r5, pc}
 80022fa:	bf00      	nop
 80022fc:	200001f8 	.word	0x200001f8

08002300 <_malloc_r>:
 8002300:	b570      	push	{r4, r5, r6, lr}
 8002302:	1ccd      	adds	r5, r1, #3
 8002304:	f025 0503 	bic.w	r5, r5, #3
 8002308:	3508      	adds	r5, #8
 800230a:	2d0c      	cmp	r5, #12
 800230c:	bf38      	it	cc
 800230e:	250c      	movcc	r5, #12
 8002310:	2d00      	cmp	r5, #0
 8002312:	4606      	mov	r6, r0
 8002314:	db01      	blt.n	800231a <_malloc_r+0x1a>
 8002316:	42a9      	cmp	r1, r5
 8002318:	d903      	bls.n	8002322 <_malloc_r+0x22>
 800231a:	230c      	movs	r3, #12
 800231c:	6033      	str	r3, [r6, #0]
 800231e:	2000      	movs	r0, #0
 8002320:	bd70      	pop	{r4, r5, r6, pc}
 8002322:	f000 f881 	bl	8002428 <__malloc_lock>
 8002326:	4a23      	ldr	r2, [pc, #140]	; (80023b4 <_malloc_r+0xb4>)
 8002328:	6814      	ldr	r4, [r2, #0]
 800232a:	4621      	mov	r1, r4
 800232c:	b991      	cbnz	r1, 8002354 <_malloc_r+0x54>
 800232e:	4c22      	ldr	r4, [pc, #136]	; (80023b8 <_malloc_r+0xb8>)
 8002330:	6823      	ldr	r3, [r4, #0]
 8002332:	b91b      	cbnz	r3, 800233c <_malloc_r+0x3c>
 8002334:	4630      	mov	r0, r6
 8002336:	f000 f867 	bl	8002408 <_sbrk_r>
 800233a:	6020      	str	r0, [r4, #0]
 800233c:	4629      	mov	r1, r5
 800233e:	4630      	mov	r0, r6
 8002340:	f000 f862 	bl	8002408 <_sbrk_r>
 8002344:	1c43      	adds	r3, r0, #1
 8002346:	d126      	bne.n	8002396 <_malloc_r+0x96>
 8002348:	230c      	movs	r3, #12
 800234a:	6033      	str	r3, [r6, #0]
 800234c:	4630      	mov	r0, r6
 800234e:	f000 f86c 	bl	800242a <__malloc_unlock>
 8002352:	e7e4      	b.n	800231e <_malloc_r+0x1e>
 8002354:	680b      	ldr	r3, [r1, #0]
 8002356:	1b5b      	subs	r3, r3, r5
 8002358:	d41a      	bmi.n	8002390 <_malloc_r+0x90>
 800235a:	2b0b      	cmp	r3, #11
 800235c:	d90f      	bls.n	800237e <_malloc_r+0x7e>
 800235e:	600b      	str	r3, [r1, #0]
 8002360:	50cd      	str	r5, [r1, r3]
 8002362:	18cc      	adds	r4, r1, r3
 8002364:	4630      	mov	r0, r6
 8002366:	f000 f860 	bl	800242a <__malloc_unlock>
 800236a:	f104 000b 	add.w	r0, r4, #11
 800236e:	1d23      	adds	r3, r4, #4
 8002370:	f020 0007 	bic.w	r0, r0, #7
 8002374:	1ac3      	subs	r3, r0, r3
 8002376:	d01b      	beq.n	80023b0 <_malloc_r+0xb0>
 8002378:	425a      	negs	r2, r3
 800237a:	50e2      	str	r2, [r4, r3]
 800237c:	bd70      	pop	{r4, r5, r6, pc}
 800237e:	428c      	cmp	r4, r1
 8002380:	bf0d      	iteet	eq
 8002382:	6863      	ldreq	r3, [r4, #4]
 8002384:	684b      	ldrne	r3, [r1, #4]
 8002386:	6063      	strne	r3, [r4, #4]
 8002388:	6013      	streq	r3, [r2, #0]
 800238a:	bf18      	it	ne
 800238c:	460c      	movne	r4, r1
 800238e:	e7e9      	b.n	8002364 <_malloc_r+0x64>
 8002390:	460c      	mov	r4, r1
 8002392:	6849      	ldr	r1, [r1, #4]
 8002394:	e7ca      	b.n	800232c <_malloc_r+0x2c>
 8002396:	1cc4      	adds	r4, r0, #3
 8002398:	f024 0403 	bic.w	r4, r4, #3
 800239c:	42a0      	cmp	r0, r4
 800239e:	d005      	beq.n	80023ac <_malloc_r+0xac>
 80023a0:	1a21      	subs	r1, r4, r0
 80023a2:	4630      	mov	r0, r6
 80023a4:	f000 f830 	bl	8002408 <_sbrk_r>
 80023a8:	3001      	adds	r0, #1
 80023aa:	d0cd      	beq.n	8002348 <_malloc_r+0x48>
 80023ac:	6025      	str	r5, [r4, #0]
 80023ae:	e7d9      	b.n	8002364 <_malloc_r+0x64>
 80023b0:	bd70      	pop	{r4, r5, r6, pc}
 80023b2:	bf00      	nop
 80023b4:	200001f8 	.word	0x200001f8
 80023b8:	200001fc 	.word	0x200001fc

080023bc <_realloc_r>:
 80023bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023be:	4607      	mov	r7, r0
 80023c0:	4614      	mov	r4, r2
 80023c2:	460e      	mov	r6, r1
 80023c4:	b921      	cbnz	r1, 80023d0 <_realloc_r+0x14>
 80023c6:	4611      	mov	r1, r2
 80023c8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80023cc:	f7ff bf98 	b.w	8002300 <_malloc_r>
 80023d0:	b922      	cbnz	r2, 80023dc <_realloc_r+0x20>
 80023d2:	f7ff ff47 	bl	8002264 <_free_r>
 80023d6:	4625      	mov	r5, r4
 80023d8:	4628      	mov	r0, r5
 80023da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80023dc:	f000 f826 	bl	800242c <_malloc_usable_size_r>
 80023e0:	4284      	cmp	r4, r0
 80023e2:	d90f      	bls.n	8002404 <_realloc_r+0x48>
 80023e4:	4621      	mov	r1, r4
 80023e6:	4638      	mov	r0, r7
 80023e8:	f7ff ff8a 	bl	8002300 <_malloc_r>
 80023ec:	4605      	mov	r5, r0
 80023ee:	2800      	cmp	r0, #0
 80023f0:	d0f2      	beq.n	80023d8 <_realloc_r+0x1c>
 80023f2:	4631      	mov	r1, r6
 80023f4:	4622      	mov	r2, r4
 80023f6:	f7ff ff10 	bl	800221a <memcpy>
 80023fa:	4631      	mov	r1, r6
 80023fc:	4638      	mov	r0, r7
 80023fe:	f7ff ff31 	bl	8002264 <_free_r>
 8002402:	e7e9      	b.n	80023d8 <_realloc_r+0x1c>
 8002404:	4635      	mov	r5, r6
 8002406:	e7e7      	b.n	80023d8 <_realloc_r+0x1c>

08002408 <_sbrk_r>:
 8002408:	b538      	push	{r3, r4, r5, lr}
 800240a:	4c06      	ldr	r4, [pc, #24]	; (8002424 <_sbrk_r+0x1c>)
 800240c:	2300      	movs	r3, #0
 800240e:	4605      	mov	r5, r0
 8002410:	4608      	mov	r0, r1
 8002412:	6023      	str	r3, [r4, #0]
 8002414:	f000 f814 	bl	8002440 <_sbrk>
 8002418:	1c43      	adds	r3, r0, #1
 800241a:	d102      	bne.n	8002422 <_sbrk_r+0x1a>
 800241c:	6823      	ldr	r3, [r4, #0]
 800241e:	b103      	cbz	r3, 8002422 <_sbrk_r+0x1a>
 8002420:	602b      	str	r3, [r5, #0]
 8002422:	bd38      	pop	{r3, r4, r5, pc}
 8002424:	200002c4 	.word	0x200002c4

08002428 <__malloc_lock>:
 8002428:	4770      	bx	lr

0800242a <__malloc_unlock>:
 800242a:	4770      	bx	lr

0800242c <_malloc_usable_size_r>:
 800242c:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8002430:	2800      	cmp	r0, #0
 8002432:	f1a0 0004 	sub.w	r0, r0, #4
 8002436:	bfbc      	itt	lt
 8002438:	580b      	ldrlt	r3, [r1, r0]
 800243a:	18c0      	addlt	r0, r0, r3
 800243c:	4770      	bx	lr
	...

08002440 <_sbrk>:
 8002440:	4b04      	ldr	r3, [pc, #16]	; (8002454 <_sbrk+0x14>)
 8002442:	6819      	ldr	r1, [r3, #0]
 8002444:	4602      	mov	r2, r0
 8002446:	b909      	cbnz	r1, 800244c <_sbrk+0xc>
 8002448:	4903      	ldr	r1, [pc, #12]	; (8002458 <_sbrk+0x18>)
 800244a:	6019      	str	r1, [r3, #0]
 800244c:	6818      	ldr	r0, [r3, #0]
 800244e:	4402      	add	r2, r0
 8002450:	601a      	str	r2, [r3, #0]
 8002452:	4770      	bx	lr
 8002454:	20000200 	.word	0x20000200
 8002458:	200002c8 	.word	0x200002c8

0800245c <_init>:
 800245c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800245e:	bf00      	nop
 8002460:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002462:	bc08      	pop	{r3}
 8002464:	469e      	mov	lr, r3
 8002466:	4770      	bx	lr

08002468 <_fini>:
 8002468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800246a:	bf00      	nop
 800246c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800246e:	bc08      	pop	{r3}
 8002470:	469e      	mov	lr, r3
 8002472:	4770      	bx	lr
