// Seed: 4107965621
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wor id_4 = 1;
  assign id_1[1] = 1;
endmodule
module module_0 (
    output tri0 id_0,
    input wor id_1,
    output uwire id_2,
    input wand id_3,
    input tri1 id_4,
    input wire id_5,
    output supply1 id_6,
    input supply1 id_7,
    input tri id_8,
    input wand id_9,
    input tri0 id_10,
    input tri0 module_1,
    input tri0 id_12,
    output wand id_13,
    input tri1 id_14,
    input wire id_15,
    output wor id_16,
    output wor id_17,
    output tri0 id_18,
    input supply1 id_19,
    output tri0 id_20,
    input supply0 id_21,
    output uwire id_22,
    input supply1 id_23,
    input supply0 id_24,
    input supply1 id_25,
    input supply0 id_26
);
  id_28(
      .min(1), .id_0(1)
  );
  wire id_29;
  assign id_13 = id_4;
  logic [7:0] id_30;
  module_0(
      id_30, id_29, id_29
  );
  assign id_6 = 1 ? id_14 == id_30[1] : id_1 == 1;
endmodule
