// Seed: 853358936
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_4 = 1;
  assign module_1.id_4 = 0;
endmodule
module module_0 (
    output tri0  id_0,
    output uwire id_1,
    input  wand  module_1,
    input  wor   id_3,
    output tri   id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2 (
    input  tri   id_0,
    output logic id_1,
    output wire  id_2
);
  assign id_2 = 1;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  always_ff begin : LABEL_0
    id_1 <= 1;
  end
  assign id_1 = 1;
endmodule
