# Computer Science and Engineering Laboratory II

ì»´í“¨í„°ê³µí•™ ì„¤ê³„ ë° ì‹¤í—˜ II (CSE3016)

2020ë…„ 2í•™ê¸°

| Week              | Contents                                               |
| ----------------- | ------------------------------------------------------ |
| [1ì£¼ì°¨](/01ì£¼ì°¨)  | FPGA overview                                          |
| [2ì£¼ì°¨](/02ì£¼ì°¨)  | Verilog syntax                                         |
| [3ì£¼ì°¨](/03ì£¼ì°¨)  | Loigical Gate                                          |
| [4ì£¼ì°¨](/04ì£¼ì°¨)  | Logical Gate applications                              |
| [5ì£¼ì°¨](/05ì£¼ì°¨)  | De Morgan's Laws                                       |
| [6ì£¼ì°¨](/06ì£¼ì°¨)  | Adder / Subtractor, Code Converter                     |
| [7ì£¼ì°¨](/07ì£¼ì°¨)  | Parity bit Generator/Checker, 2-bit binary comparator  |
| [8ì£¼ì°¨](/08ì£¼ì°¨)  | 2 to 4 Decoder, 4 to 2 Encoder, BCD to Decimal Decoder |
| [9ì£¼ì°¨](/09ì£¼ì°¨)  | 8 to 1 line MUX, 1 to 4 line deMUX                     |
| [10ì£¼ì°¨](/10ì£¼ì°¨) | 4 Bit Binary Parallel Adder / Subtractor, BCD Adder    |
| [11ì£¼ì°¨](/11ì£¼ì°¨) | RS / D / JK Flip-Flop                                  |
| [12ì£¼ì°¨](/12ì£¼ì°¨) | 2-bit Counter, 4-bit Decade Counter                    |
| [13ì£¼ì°¨](/13ì£¼ì°¨) | 4-bit Shift Register / Ring Counter / Up-Down counter  |
| [14ì£¼ì°¨](/14ì£¼ì°¨) | State / Mealy / Moore Machine, Sequence Detector       |

## ğŸ—‚ï¸ Sogang University Courses Repository

ì´ í”„ë¡œì íŠ¸ ì™¸ì—ë„ ë‹¤ì–‘í•œ ê³¼ëª©ë³„ ê³¼ì œ/í”„ë¡œì íŠ¸ ìë£Œë¥¼ í™•ì¸í•˜ë ¤ë©´, ë‹¤ìŒì˜ ë§í¬ë¥¼ í†µí•´ ì „ì²´ ê°œìš”ë¥¼ í™•ì¸í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤. ê° ê³¼ëª©ë³„ë¡œ ì„¸ë¶€ í”„ë¡œì íŠ¸ì™€ ì½”ë“œê°€ ì •ë¦¬ë˜ì–´ ìˆìœ¼ë‹ˆ ì°¸ê³ í•˜ì‹œê¸° ë°”ëë‹ˆë‹¤.

- [sogang-courses](https://github.com/kevink1113/sogang-univ-courses)
