begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/***********************license start***************  * Copyright (c) 2003-2012  Cavium Inc. (support@cavium.com). All rights  * reserved.  *  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions are  * met:  *  *   * Redistributions of source code must retain the above copyright  *     notice, this list of conditions and the following disclaimer.  *  *   * Redistributions in binary form must reproduce the above  *     copyright notice, this list of conditions and the following  *     disclaimer in the documentation and/or other materials provided  *     with the distribution.   *   * Neither the name of Cavium Inc. nor the names of  *     its contributors may be used to endorse or promote products  *     derived from this software without specific prior written  *     permission.   * This Software, including technical data, may be subject to U.S. export  control  * laws, including the U.S. Export Administration Act and its  associated  * regulations, and may be subject to export or import  regulations in other  * countries.   * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"  * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR  * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO  * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR  * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM  * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,  * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF  * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR  * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR  * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.  ***********************license end**************************************/
end_comment

begin_comment
comment|/**  * cvmx-key-defs.h  *  * Configuration and status register (CSR) type definitions for  * Octeon key.  *  * This file is auto generated. Do not edit.  *  *<hr>$Revision$<hr>  *  */
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|__CVMX_KEY_DEFS_H__
end_ifndef

begin_define
define|#
directive|define
name|__CVMX_KEY_DEFS_H__
end_define

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_define
define|#
directive|define
name|CVMX_KEY_BIST_REG
value|CVMX_KEY_BIST_REG_FUNC()
end_define

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_KEY_BIST_REG_FUNC
parameter_list|(
name|void
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN38XX
argument_list|)
operator|||
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN56XX
argument_list|)
operator|||
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN58XX
argument_list|)
operator|||
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN61XX
argument_list|)
operator|||
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|||
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|||
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN68XX
argument_list|)
operator|||
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CNF71XX
argument_list|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_KEY_BIST_REG not supported on this chip\n"
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x0001180020000018ull
argument_list|)
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_KEY_BIST_REG
value|(CVMX_ADD_IO_SEG(0x0001180020000018ull))
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_define
define|#
directive|define
name|CVMX_KEY_CTL_STATUS
value|CVMX_KEY_CTL_STATUS_FUNC()
end_define

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_KEY_CTL_STATUS_FUNC
parameter_list|(
name|void
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN38XX
argument_list|)
operator|||
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN56XX
argument_list|)
operator|||
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN58XX
argument_list|)
operator|||
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN61XX
argument_list|)
operator|||
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|||
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|||
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN68XX
argument_list|)
operator|||
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CNF71XX
argument_list|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_KEY_CTL_STATUS not supported on this chip\n"
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x0001180020000010ull
argument_list|)
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_KEY_CTL_STATUS
value|(CVMX_ADD_IO_SEG(0x0001180020000010ull))
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_define
define|#
directive|define
name|CVMX_KEY_INT_ENB
value|CVMX_KEY_INT_ENB_FUNC()
end_define

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_KEY_INT_ENB_FUNC
parameter_list|(
name|void
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN38XX
argument_list|)
operator|||
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN56XX
argument_list|)
operator|||
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN58XX
argument_list|)
operator|||
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN61XX
argument_list|)
operator|||
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|||
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|||
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN68XX
argument_list|)
operator|||
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CNF71XX
argument_list|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_KEY_INT_ENB not supported on this chip\n"
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x0001180020000008ull
argument_list|)
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_KEY_INT_ENB
value|(CVMX_ADD_IO_SEG(0x0001180020000008ull))
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|CVMX_ENABLE_CSR_ADDRESS_CHECKING
end_if

begin_define
define|#
directive|define
name|CVMX_KEY_INT_SUM
value|CVMX_KEY_INT_SUM_FUNC()
end_define

begin_function
specifier|static
specifier|inline
name|uint64_t
name|CVMX_KEY_INT_SUM_FUNC
parameter_list|(
name|void
parameter_list|)
block|{
if|if
condition|(
operator|!
operator|(
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN38XX
argument_list|)
operator|||
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN56XX
argument_list|)
operator|||
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN58XX
argument_list|)
operator|||
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN61XX
argument_list|)
operator|||
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN63XX
argument_list|)
operator|||
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN66XX
argument_list|)
operator|||
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CN68XX
argument_list|)
operator|||
name|OCTEON_IS_MODEL
argument_list|(
name|OCTEON_CNF71XX
argument_list|)
operator|)
condition|)
name|cvmx_warn
argument_list|(
literal|"CVMX_KEY_INT_SUM not supported on this chip\n"
argument_list|)
expr_stmt|;
return|return
name|CVMX_ADD_IO_SEG
argument_list|(
literal|0x0001180020000000ull
argument_list|)
return|;
block|}
end_function

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|CVMX_KEY_INT_SUM
value|(CVMX_ADD_IO_SEG(0x0001180020000000ull))
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/**  * cvmx_key_bist_reg  *  * KEY_BIST_REG = KEY's BIST Status Register  *  * The KEY's BIST status for memories.  */
end_comment

begin_union
union|union
name|cvmx_key_bist_reg
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_key_bist_reg_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|reserved_3_63
range|:
literal|61
decl_stmt|;
name|uint64_t
name|rrc
range|:
literal|1
decl_stmt|;
comment|/**< RRC bist status. */
name|uint64_t
name|mem1
range|:
literal|1
decl_stmt|;
comment|/**< MEM - 1 bist status. */
name|uint64_t
name|mem0
range|:
literal|1
decl_stmt|;
comment|/**< MEM - 0 bist status. */
else|#
directive|else
name|uint64_t
name|mem0
range|:
literal|1
decl_stmt|;
name|uint64_t
name|mem1
range|:
literal|1
decl_stmt|;
name|uint64_t
name|rrc
range|:
literal|1
decl_stmt|;
name|uint64_t
name|reserved_3_63
range|:
literal|61
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
name|struct
name|cvmx_key_bist_reg_s
name|cn38xx
decl_stmt|;
name|struct
name|cvmx_key_bist_reg_s
name|cn38xxp2
decl_stmt|;
name|struct
name|cvmx_key_bist_reg_s
name|cn56xx
decl_stmt|;
name|struct
name|cvmx_key_bist_reg_s
name|cn56xxp1
decl_stmt|;
name|struct
name|cvmx_key_bist_reg_s
name|cn58xx
decl_stmt|;
name|struct
name|cvmx_key_bist_reg_s
name|cn58xxp1
decl_stmt|;
name|struct
name|cvmx_key_bist_reg_s
name|cn61xx
decl_stmt|;
name|struct
name|cvmx_key_bist_reg_s
name|cn63xx
decl_stmt|;
name|struct
name|cvmx_key_bist_reg_s
name|cn63xxp1
decl_stmt|;
name|struct
name|cvmx_key_bist_reg_s
name|cn66xx
decl_stmt|;
name|struct
name|cvmx_key_bist_reg_s
name|cn68xx
decl_stmt|;
name|struct
name|cvmx_key_bist_reg_s
name|cn68xxp1
decl_stmt|;
name|struct
name|cvmx_key_bist_reg_s
name|cnf71xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_key_bist_reg
name|cvmx_key_bist_reg_t
typedef|;
end_typedef

begin_comment
comment|/**  * cvmx_key_ctl_status  *  * KEY_CTL_STATUS = KEY's Control/Status Register  *  * The KEY's interrupt enable register.  */
end_comment

begin_union
union|union
name|cvmx_key_ctl_status
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_key_ctl_status_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|reserved_14_63
range|:
literal|50
decl_stmt|;
name|uint64_t
name|mem1_err
range|:
literal|7
decl_stmt|;
comment|/**< Causes a flip of the ECC bit associated 38:32                                                          respective to bit 13:7 of this field, for FPF                                                          FIFO 1. */
name|uint64_t
name|mem0_err
range|:
literal|7
decl_stmt|;
comment|/**< Causes a flip of the ECC bit associated 38:32                                                          respective to bit 6:0 of this field, for FPF                                                          FIFO 0. */
else|#
directive|else
name|uint64_t
name|mem0_err
range|:
literal|7
decl_stmt|;
name|uint64_t
name|mem1_err
range|:
literal|7
decl_stmt|;
name|uint64_t
name|reserved_14_63
range|:
literal|50
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
name|struct
name|cvmx_key_ctl_status_s
name|cn38xx
decl_stmt|;
name|struct
name|cvmx_key_ctl_status_s
name|cn38xxp2
decl_stmt|;
name|struct
name|cvmx_key_ctl_status_s
name|cn56xx
decl_stmt|;
name|struct
name|cvmx_key_ctl_status_s
name|cn56xxp1
decl_stmt|;
name|struct
name|cvmx_key_ctl_status_s
name|cn58xx
decl_stmt|;
name|struct
name|cvmx_key_ctl_status_s
name|cn58xxp1
decl_stmt|;
name|struct
name|cvmx_key_ctl_status_s
name|cn61xx
decl_stmt|;
name|struct
name|cvmx_key_ctl_status_s
name|cn63xx
decl_stmt|;
name|struct
name|cvmx_key_ctl_status_s
name|cn63xxp1
decl_stmt|;
name|struct
name|cvmx_key_ctl_status_s
name|cn66xx
decl_stmt|;
name|struct
name|cvmx_key_ctl_status_s
name|cn68xx
decl_stmt|;
name|struct
name|cvmx_key_ctl_status_s
name|cn68xxp1
decl_stmt|;
name|struct
name|cvmx_key_ctl_status_s
name|cnf71xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_key_ctl_status
name|cvmx_key_ctl_status_t
typedef|;
end_typedef

begin_comment
comment|/**  * cvmx_key_int_enb  *  * KEY_INT_ENB = KEY's Interrupt Enable  *  * The KEY's interrupt enable register.  */
end_comment

begin_union
union|union
name|cvmx_key_int_enb
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_key_int_enb_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|reserved_4_63
range|:
literal|60
decl_stmt|;
name|uint64_t
name|ked1_dbe
range|:
literal|1
decl_stmt|;
comment|/**< When set (1) and bit 3 of the KEY_INT_SUM                                                          register is asserted the KEY will assert an                                                          interrupt. */
name|uint64_t
name|ked1_sbe
range|:
literal|1
decl_stmt|;
comment|/**< When set (1) and bit 2 of the KEY_INT_SUM                                                          register is asserted the KEY will assert an                                                          interrupt. */
name|uint64_t
name|ked0_dbe
range|:
literal|1
decl_stmt|;
comment|/**< When set (1) and bit 1 of the KEY_INT_SUM                                                          register is asserted the KEY will assert an                                                          interrupt. */
name|uint64_t
name|ked0_sbe
range|:
literal|1
decl_stmt|;
comment|/**< When set (1) and bit 0 of the KEY_INT_SUM                                                          register is asserted the KEY will assert an                                                          interrupt. */
else|#
directive|else
name|uint64_t
name|ked0_sbe
range|:
literal|1
decl_stmt|;
name|uint64_t
name|ked0_dbe
range|:
literal|1
decl_stmt|;
name|uint64_t
name|ked1_sbe
range|:
literal|1
decl_stmt|;
name|uint64_t
name|ked1_dbe
range|:
literal|1
decl_stmt|;
name|uint64_t
name|reserved_4_63
range|:
literal|60
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
name|struct
name|cvmx_key_int_enb_s
name|cn38xx
decl_stmt|;
name|struct
name|cvmx_key_int_enb_s
name|cn38xxp2
decl_stmt|;
name|struct
name|cvmx_key_int_enb_s
name|cn56xx
decl_stmt|;
name|struct
name|cvmx_key_int_enb_s
name|cn56xxp1
decl_stmt|;
name|struct
name|cvmx_key_int_enb_s
name|cn58xx
decl_stmt|;
name|struct
name|cvmx_key_int_enb_s
name|cn58xxp1
decl_stmt|;
name|struct
name|cvmx_key_int_enb_s
name|cn61xx
decl_stmt|;
name|struct
name|cvmx_key_int_enb_s
name|cn63xx
decl_stmt|;
name|struct
name|cvmx_key_int_enb_s
name|cn63xxp1
decl_stmt|;
name|struct
name|cvmx_key_int_enb_s
name|cn66xx
decl_stmt|;
name|struct
name|cvmx_key_int_enb_s
name|cn68xx
decl_stmt|;
name|struct
name|cvmx_key_int_enb_s
name|cn68xxp1
decl_stmt|;
name|struct
name|cvmx_key_int_enb_s
name|cnf71xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_key_int_enb
name|cvmx_key_int_enb_t
typedef|;
end_typedef

begin_comment
comment|/**  * cvmx_key_int_sum  *  * KEY_INT_SUM = KEY's Interrupt Summary Register  *  * Contains the diffrent interrupt summary bits of the KEY.  */
end_comment

begin_union
union|union
name|cvmx_key_int_sum
block|{
name|uint64_t
name|u64
decl_stmt|;
struct|struct
name|cvmx_key_int_sum_s
block|{
ifdef|#
directive|ifdef
name|__BIG_ENDIAN_BITFIELD
name|uint64_t
name|reserved_4_63
range|:
literal|60
decl_stmt|;
name|uint64_t
name|ked1_dbe
range|:
literal|1
decl_stmt|;
name|uint64_t
name|ked1_sbe
range|:
literal|1
decl_stmt|;
name|uint64_t
name|ked0_dbe
range|:
literal|1
decl_stmt|;
name|uint64_t
name|ked0_sbe
range|:
literal|1
decl_stmt|;
else|#
directive|else
name|uint64_t
name|ked0_sbe
range|:
literal|1
decl_stmt|;
name|uint64_t
name|ked0_dbe
range|:
literal|1
decl_stmt|;
name|uint64_t
name|ked1_sbe
range|:
literal|1
decl_stmt|;
name|uint64_t
name|ked1_dbe
range|:
literal|1
decl_stmt|;
name|uint64_t
name|reserved_4_63
range|:
literal|60
decl_stmt|;
endif|#
directive|endif
block|}
name|s
struct|;
name|struct
name|cvmx_key_int_sum_s
name|cn38xx
decl_stmt|;
name|struct
name|cvmx_key_int_sum_s
name|cn38xxp2
decl_stmt|;
name|struct
name|cvmx_key_int_sum_s
name|cn56xx
decl_stmt|;
name|struct
name|cvmx_key_int_sum_s
name|cn56xxp1
decl_stmt|;
name|struct
name|cvmx_key_int_sum_s
name|cn58xx
decl_stmt|;
name|struct
name|cvmx_key_int_sum_s
name|cn58xxp1
decl_stmt|;
name|struct
name|cvmx_key_int_sum_s
name|cn61xx
decl_stmt|;
name|struct
name|cvmx_key_int_sum_s
name|cn63xx
decl_stmt|;
name|struct
name|cvmx_key_int_sum_s
name|cn63xxp1
decl_stmt|;
name|struct
name|cvmx_key_int_sum_s
name|cn66xx
decl_stmt|;
name|struct
name|cvmx_key_int_sum_s
name|cn68xx
decl_stmt|;
name|struct
name|cvmx_key_int_sum_s
name|cn68xxp1
decl_stmt|;
name|struct
name|cvmx_key_int_sum_s
name|cnf71xx
decl_stmt|;
block|}
union|;
end_union

begin_typedef
typedef|typedef
name|union
name|cvmx_key_int_sum
name|cvmx_key_int_sum_t
typedef|;
end_typedef

begin_endif
endif|#
directive|endif
end_endif

end_unit

