$date
	Mon Jan  2 15:36:33 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! out_xor $end
$var wire 1 " out_or $end
$var wire 1 # out_and $end
$var reg 4 $ in [3:0] $end
$scope module dut $end
$var wire 4 % in [3:0] $end
$var wire 1 # out_and $end
$var wire 1 " out_or $end
$var wire 1 ! out_xor $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 & i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b100 %
b100 $
0#
1"
1!
$end
#1
1"
1!
b1 $
b1 %
b1 &
#2
0!
b1001 $
b1001 %
b10 &
#3
0!
b11 $
b11 %
b11 &
#4
0#
1!
b1101 $
b1101 %
b100 &
#5
b101 &
#6
0!
b101 $
b101 %
b110 &
#7
1!
b10 $
b10 %
b111 &
#8
b1000 &
