
---------- Begin Simulation Statistics ----------
host_inst_rate                                 432490                       # Simulator instruction rate (inst/s)
host_mem_usage                                 402620                       # Number of bytes of host memory used
host_seconds                                    46.24                       # Real time elapsed on the host
host_tick_rate                              362050347                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000003                       # Number of instructions simulated
sim_seconds                                  0.016743                       # Number of seconds simulated
sim_ticks                                 16742712000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            3147213                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 17591.034218                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 14716.196745                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                3089817                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency     1009655000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.018237                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                57396                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits              1180                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency    827271000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.017862                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           56215                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2942187                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 30946.102450                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 27640.841703                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2939942                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency      69474000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.000763                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses                2245                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits              154                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency     57797000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.000711                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses           2091                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 45613.636364                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                 104.147269                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              22                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      1003500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6089400                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 18093.744236                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 15179.707063                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6029759                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      1079129000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.009794                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 59641                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits               1334                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency    885068000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.009575                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            58306                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.954147                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            977.046772                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6089400                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 18093.744236                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 15179.707063                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6029759                       # number of overall hits
system.cpu.dcache.overall_miss_latency     1079129000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.009794                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                59641                       # number of overall misses
system.cpu.dcache.overall_mshr_hits              1334                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency    885068000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.009575                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           58306                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  56877                       # number of replacements
system.cpu.dcache.sampled_refs                  57901                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                977.046772                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6030231                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           505475480000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                     2045                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11678370                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency        47125                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 57428.571429                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11678358                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency         565500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   12                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency       402000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses               7                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        20500                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               1459794.750000                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets        20500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11678370                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency        47125                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 57428.571429                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11678358                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency          565500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    12                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency       402000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses                7                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.012386                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0              6.341402                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11678370                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency        47125                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 57428.571429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11678358                       # number of overall hits
system.cpu.icache.overall_miss_latency         565500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   12                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency       402000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses               7                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                      8                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                  6.341402                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11678358                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 31189.911463                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency       185299264                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                  5941                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                     1685                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     56651.162791                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 40713.662791                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         1341                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency             19488000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.204154                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                        344                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency        14005500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.204154                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                   344                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      56224                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       56302.144470                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  40614.889291                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          51794                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              249418500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.078792                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                         4430                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                         2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         179761500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.078721                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    4426                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                     406                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    56039.408867                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40119.458128                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency            22752000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                       406                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency       16288500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                  406                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                     2045                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                         2045                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           4.845207                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                       57909                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        56327.293674                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   40622.012579                       # average overall mshr miss latency
system.l2.demand_hits                           53135                       # number of demand (read+write) hits
system.l2.demand_miss_latency               268906500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.082440                       # miss rate for demand accesses
system.l2.demand_misses                          4774                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                          2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          193767000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.082371                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                     4770                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.310747                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.035999                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   5091.271951                       # Average occupied blocks per context
system.l2.occ_blocks::1                    589.803035                       # Average occupied blocks per context
system.l2.overall_accesses                      57909                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       56327.293674                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  35390.371020                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          53135                       # number of overall hits
system.l2.overall_miss_latency              268906500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.082440                       # miss rate for overall accesses
system.l2.overall_misses                         4774                       # number of overall misses
system.l2.overall_mshr_hits                         2                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency         379066264                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.184963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   10711                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.767043                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          4557                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher           44                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified         6055                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued             6009                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit            2                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                             66                       # number of replacements
system.l2.sampled_refs                          10640                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       5681.074986                       # Cycle average of tags in use
system.l2.total_refs                            51553                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                               16                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2980384                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2980266                       # DTB hits
system.switch_cpus.dtb.data_misses                118                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1546342                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1546235                       # DTB read hits
system.switch_cpus.dtb.read_misses                107                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1434042                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1434031                       # DTB write hits
system.switch_cpus.dtb.write_misses                11                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10000121                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10000120                       # ITB hits
system.switch_cpus.itb.fetch_misses                 1                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 27478405                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2980384                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1512378                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1521740                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        37204                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1682617                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1703850                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1550214                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events        34982                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      5889708                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.713973                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.778633                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      1309880     22.24%     22.24% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2995249     50.86%     73.10% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2        42564      0.72%     73.82% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3        25268      0.43%     74.25% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       753881     12.80%     87.05% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       724849     12.31%     99.35% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6         2253      0.04%     99.39% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7          782      0.01%     99.41% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8        34982      0.59%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      5889708                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10094798                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1558455                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3066611                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        37201                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10094798                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts       736669                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.600702                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.600702                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles         3255                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           77                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        20645                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     11087904                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3357058                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      2529010                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       116146                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts            1                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles          384                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3200260                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3200140                       # DTB hits
system.switch_cpus_1.dtb.data_misses              120                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        1632245                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            1632134                       # DTB read hits
system.switch_cpus_1.dtb.read_misses              111                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1568015                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1568006                       # DTB write hits
system.switch_cpus_1.dtb.write_misses               9                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1703850                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1678248                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             4218183                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        10663                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             11155993                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles         39252                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.283643                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1678248                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1512378                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.857160                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      6005854                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.857520                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.748348                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        3465919     57.71%     57.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         790587     13.16%     70.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          34535      0.58%     71.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3           8678      0.14%     71.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         239052      3.98%     75.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         614744     10.24%     85.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6           6146      0.10%     85.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         566046      9.42%     95.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8         280147      4.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      6005854                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                  1164                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1623400                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              186756                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.740971                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            3200260                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1568015                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         8572548                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            10437727                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.736254                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6311576                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.737589                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             10438198                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        38957                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles           199                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      1656297                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        69511                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1597986                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     10833284                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      1632245                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts        54673                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     10458047                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents           15                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       116146                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles           15                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked           57                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        31119                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses         1848                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         1966                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads        97840                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores        89828                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         1966                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         6256                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        32701                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.664719                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.664719                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      7297740     69.42%     69.42% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult            0      0.00%     69.42% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     69.42% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd            0      0.00%     69.42% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     69.42% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     69.42% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult            0      0.00%     69.42% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     69.42% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     69.42% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      1635891     15.56%     84.98% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1579090     15.02%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     10512721                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt         2608                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.000248                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu         2608    100.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      6005854                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.750412                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.138652                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0       489286      8.15%      8.15% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2345128     39.05%     47.19% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      2275243     37.88%     85.08% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3        40423      0.67%     85.75% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       796641     13.26%     99.02% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5        47596      0.79%     99.81% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6         9475      0.16%     99.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         2052      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8           10      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      6005854                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.750073                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         10646528                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        10512721                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined       585346                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued           76                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       252370                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1678249                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1678248                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               1                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       727103                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores          538                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      1656297                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1597986                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                6007018                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles         1719                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      6941630                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents           45                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3369456                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents         1473                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     15772369                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     11046552                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      7544747                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      2516991                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       116146                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles         1541                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps       603108                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts         2594                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                    17                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
