# iverilog -c compile.vf
basicio_test.v
../../serial_fpga/serial_fpga.v
../../serial_fpga/send_recv.v
../../common/uart.v
../../common/hba_master.v
../../common/hba_arbiter.v
../../common/hba_or_masters.v
../../common/hba_or_slaves.v
../../hba_reg_bank/hba_reg_bank.v
../../hba_basicio/hba_basicio.v

