Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o I:/PRJ/VHDL/ISE/q718/q718_isim_beh.exe -prj I:/PRJ/VHDL/ISE/q718/q718_beh.prj work.q718 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "I:/PRJ/VHDL/ISE/q718/../../5.2.7.vhd" into library work
Parsing VHDL file "I:/PRJ/VHDL/ISE/q718/../../7.1.8.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture a527 of entity q527 [q527_default]
Compiling architecture q718_arch of entity q718
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable I:/PRJ/VHDL/ISE/q718/q718_isim_beh.exe
Fuse Memory Usage: 29660 KB
Fuse CPU Usage: 312 ms
