// Seed: 3515925204
module module_0 (
    id_1,
    id_2
);
  output supply0 id_2;
  output wire id_1;
  assign module_1._id_5 = 0;
  wire [1 : -1] id_3;
  assign id_2 = -1;
  assign id_2 = id_3;
  assign id_3 = id_3;
  logic id_4;
  ;
  wire [1 'b0 : -1] id_5;
endmodule
module module_1 #(
    parameter id_5 = 32'd55
) (
    input uwire id_0,
    output tri1 id_1,
    input tri id_2,
    input wire id_3,
    output tri id_4,
    input supply1 _id_5,
    input wand id_6[1 : id_5]
);
  logic id_8;
  ;
  module_0 modCall_1 (
      id_8,
      id_8
  );
endmodule
