<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/Surelog" target="_blank">Surelog</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p701.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p701.sv</a>
time_elapsed: 0.268s
ram usage: 28916 KB
</pre>
<pre class="log">

[INFO :CM0023] Creating log file ./slpp_all/surelog.log.

[SYNTX:PA0207] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p701.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p701.sv:9</a> Syntax error: extraneous input &#39;input&#39; expecting {&#39;;&#39;, &#39;default&#39;, &#39;module&#39;, &#39;endmodule&#39;, &#39;extern&#39;, &#39;macromodule&#39;, &#39;interface&#39;, &#39;program&#39;, &#39;virtual&#39;, &#39;class&#39;, &#39;timeunit&#39;, &#39;timeprecision&#39;, &#39;checker&#39;, &#39;type&#39;, &#39;clocking&#39;, &#39;defparam&#39;, &#39;bind&#39;, &#39;const&#39;, &#39;function&#39;, &#39;static&#39;, &#39;constraint&#39;, &#39;if&#39;, &#39;automatic&#39;, &#39;localparam&#39;, &#39;parameter&#39;, &#39;specparam&#39;, &#39;import&#39;, &#39;genvar&#39;, &#39;typedef&#39;, &#39;enum&#39;, &#39;struct&#39;, &#39;union&#39;, &#39;string&#39;, &#39;chandle&#39;, &#39;event&#39;, &#39;[&#39;, &#39;byte&#39;, &#39;shortint&#39;, &#39;int&#39;, &#39;longint&#39;, &#39;integer&#39;, &#39;time&#39;, &#39;bit&#39;, &#39;logic&#39;, &#39;reg&#39;, &#39;shortreal&#39;, &#39;real&#39;, &#39;realtime&#39;, &#39;supply0&#39;, &#39;supply1&#39;, &#39;tri&#39;, &#39;triand&#39;, &#39;trior&#39;, &#39;tri0&#39;, &#39;tri1&#39;, &#39;wire&#39;, &#39;uwire&#39;, &#39;wand&#39;, &#39;wor&#39;, &#39;trireg&#39;, &#39;signed&#39;, &#39;unsigned&#39;, &#39;interconnect&#39;, &#39;var&#39;, &#39;$&#39;, &#39;export&#39;, DOLLAR_UNIT, &#39;(*&#39;, &#39;assert&#39;, &#39;property&#39;, &#39;assume&#39;, &#39;cover&#39;, &#39;not&#39;, &#39;or&#39;, &#39;and&#39;, &#39;sequence&#39;, &#39;covergroup&#39;, &#39;pulldown&#39;, &#39;pullup&#39;, &#39;cmos&#39;, &#39;rcmos&#39;, &#39;bufif0&#39;, &#39;bufif1&#39;, &#39;notif0&#39;, &#39;notif1&#39;, &#39;nmos&#39;, &#39;pmos&#39;, &#39;rnmos&#39;, &#39;rpmos&#39;, &#39;nand&#39;, &#39;nor&#39;, &#39;xor&#39;, &#39;xnor&#39;, &#39;buf&#39;, &#39;tranif0&#39;, &#39;tranif1&#39;, &#39;rtranif1&#39;, &#39;rtranif0&#39;, &#39;tran&#39;, &#39;rtran&#39;, &#39;generate&#39;, &#39;case&#39;, &#39;for&#39;, &#39;global&#39;, &#39;initial&#39;, &#39;assign&#39;, &#39;alias&#39;, &#39;always&#39;, &#39;always_comb&#39;, &#39;always_latch&#39;, &#39;always_ff&#39;, &#39;restrict&#39;, &#39;let&#39;, &#39;this&#39;, DOLLAR_ROOT, &#39;randomize&#39;, &#39;final&#39;, &#39;task&#39;, &#39;specify&#39;, &#39;sample&#39;, &#39;=&#39;, &#39;nettype&#39;, Escaped_identifier, Simple_identifier, &#39;`pragma&#39;, SURELOG_MACRO_NOT_DEFINED},
input a;
^-- ./slpp_all/work/<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p701.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p701.sv:9</a> col:0.

[WARNI:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p701.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p701.sv:1</a> No timescale set for &#34;renamed_concat&#34;.

[WARNI:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p701.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p701.sv:4</a> No timescale set for &#34;same_input&#34;.

[WARNI:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p701.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p701.sv:8</a> No timescale set for &#34;mixed_direction&#34;.

[INFO :CP0300] Compilation...

[INFO :CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p701.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p701.sv:8</a> Compile module &#34;work@mixed_direction&#34;.

[INFO :CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p701.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p701.sv:1</a> Compile module &#34;work@renamed_concat&#34;.

[INFO :CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p701.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p701.sv:4</a> Compile module &#34;work@same_input&#34;.

[WARNI:CP0310] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p701.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p701.sv:8</a> Port &#34;p&#34; definition missing its direction (input, output, inout).

[WARNI:CP0310] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p701.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p701.sv:1</a> Port &#34;a&#34; definition missing its direction (input, output, inout),
there are 2 more instances of this message.

[WARNI:CP0310] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p701.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p701.sv:4</a> Port &#34;a&#34; definition missing its direction (input, output, inout).

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 0

</pre>
</body>