read -sv run_verilog_mid/adder_32b_8_82_fb4bf294c08bb76d761a9911fa134959.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_82_fb4bf294c08bb76d761a9911fa134959_yosys.v
