

================================================================
== Vivado HLS Report for 'operator_float_div10'
================================================================
* Date:           Fri Aug  3 10:39:52 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_float_div
* Solution:       div10
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    21.443|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------+----------------+-----+-----+-----+-----+---------+
        |                                       |                |  Latency  |  Interval | Pipeline|
        |                Instance               |     Module     | min | max | min | max |   Type  |
        +---------------------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_div5_chunk_fu_115              |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_122              |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_128              |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_134              |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |call_ret4_7_i_i_lut_div5_chunk_fu_140  |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |call_ret4_8_i_i_lut_div5_chunk_fu_146  |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        +---------------------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     419|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|    9828|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     108|
|Register         |        -|      -|      61|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      61|   10355|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |      10|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------------------+----------------+---------+-------+---+------+
    |                Instance               |     Module     | BRAM_18K| DSP48E| FF|  LUT |
    +---------------------------------------+----------------+---------+-------+---+------+
    |grp_lut_div5_chunk_fu_115              |lut_div5_chunk  |        0|      0|  0|  1638|
    |grp_lut_div5_chunk_fu_122              |lut_div5_chunk  |        0|      0|  0|  1638|
    |grp_lut_div5_chunk_fu_128              |lut_div5_chunk  |        0|      0|  0|  1638|
    |grp_lut_div5_chunk_fu_134              |lut_div5_chunk  |        0|      0|  0|  1638|
    |call_ret4_7_i_i_lut_div5_chunk_fu_140  |lut_div5_chunk  |        0|      0|  0|  1638|
    |call_ret4_8_i_i_lut_div5_chunk_fu_146  |lut_div5_chunk  |        0|      0|  0|  1638|
    +---------------------------------------+----------------+---------+-------+---+------+
    |Total                                  |                |        0|      0|  0|  9828|
    +---------------------------------------+----------------+---------+-------+---+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |shift_V_1_fu_306_p2          |     +    |      0|  0|  15|           3|           8|
    |xf_V_fu_422_p2               |     +    |      0|  0|  35|           2|          28|
    |new_exp_V_1_fu_246_p2        |     -    |      0|  0|  15|           8|           8|
    |shift_V_fu_300_p2            |     -    |      0|  0|  15|           2|           8|
    |sel_tmp2_fu_318_p2           |    and   |      0|  0|   6|           1|           1|
    |sel_tmp7_fu_344_p2           |    and   |      0|  0|   6|           1|           1|
    |icmp_fu_220_p2               |   icmp   |      0|  0|   8|           2|           1|
    |tmp_1_fu_234_p2              |   icmp   |      0|  0|  11|           8|           2|
    |tmp_2_fu_240_p2              |   icmp   |      0|  0|  11|           8|           8|
    |tmp_4_fu_274_p2              |   icmp   |      0|  0|  11|           8|           1|
    |tmp_5_fu_280_p2              |   icmp   |      0|  0|  11|           8|           8|
    |tmp_7_fu_294_p2              |   icmp   |      0|  0|  11|           8|           2|
    |tmp_8_fu_394_p2              |   lshr   |      0|  0|  64|          24|          24|
    |sel_tmp6_demorgan_fu_332_p2  |    or    |      0|  0|   6|           1|           1|
    |tmp_9_fu_260_p2              |    or    |      0|  0|   6|           1|           1|
    |p_Repl2_1_fu_266_p3          |  select  |      0|  0|   8|           1|           8|
    |p_cast_cast_fu_226_p3        |  select  |      0|  0|   3|           1|           3|
    |p_new_exp_V_1_fu_252_p3      |  select  |      0|  0|   2|           1|           2|
    |shift_V_2_fu_324_p3          |  select  |      0|  0|   8|           1|           8|
    |shift_V_3_fu_350_p3          |  select  |      0|  0|   8|           1|           8|
    |shift_V_4_fu_358_p3          |  select  |      0|  0|   8|           1|           1|
    |shift_V_cast_cast_fu_286_p3  |  select  |      0|  0|   2|           1|           2|
    |xf_V_1_fu_374_p3             |  select  |      0|  0|  24|           1|          24|
    |xf_V_2_fu_414_p3             |  select  |      0|  0|  28|           1|          28|
    |tmp_10_fu_400_p2             |    shl   |      0|  0|  85|          32|          32|
    |sel_tmp6_fu_338_p2           |    xor   |      0|  0|   6|           1|           2|
    |sel_tmp_fu_312_p2            |    xor   |      0|  0|   6|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 419|         128|         222|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  15|          3|    1|          3|
    |ap_phi_mux_p_Repl2_s_phi_fu_109_p4  |   9|          2|   23|         46|
    |grp_lut_div5_chunk_fu_115_d_V       |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_115_r_in_V    |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_122_d_V       |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_128_d_V       |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_134_d_V       |  15|          3|    3|          9|
    |p_Repl2_s_reg_106                   |   9|          2|   23|         46|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 108|         22|   62|        140|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   2|   0|    2|          0|
    |p_Repl2_1_reg_598             |   8|   0|    8|          0|
    |p_Repl2_2_reg_584             |   1|   0|    1|          0|
    |p_Repl2_s_reg_106             |  23|   0|   23|          0|
    |p_Result_22_3_i_i_reg_613     |   3|   0|    3|          0|
    |p_Result_22_4_i_i_reg_618     |   3|   0|    3|          0|
    |p_Result_22_5_i_i_reg_623     |   3|   0|    3|          0|
    |p_Result_22_6_i_i_reg_628     |   3|   0|    3|          0|
    |p_Result_22_7_i_i_reg_633     |   3|   0|    3|          0|
    |q_chunk_V_ret2_2_i_i_reg_603  |   3|   0|    3|          0|
    |r_V_ret3_2_i_i_reg_608        |   3|   0|    3|          0|
    |tmp_15_reg_638                |   3|   0|    3|          0|
    |tmp_16_reg_643                |   2|   0|    2|          0|
    |tmp_1_reg_594                 |   1|   0|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |  61|   0|   61|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_float_div10 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_float_div10 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_float_div10 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_float_div10 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_float_div10 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_float_div10 | return value |
|ap_return  | out |   32| ap_ctrl_hs | operator_float_div10 | return value |
|in_r       |  in |   32|   ap_none  |         in_r         |    scalar    |
+-----------+-----+-----+------------+----------------------+--------------+

