Classic Timing Analyzer report for adder_4_b
Tue Nov 19 21:13:10 2019
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 10.154 ns   ; A[1] ; S[3] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 10.154 ns       ; A[1] ; S[3] ;
; N/A   ; None              ; 10.118 ns       ; A[1] ; S[2] ;
; N/A   ; None              ; 10.022 ns       ; B[1] ; S[3] ;
; N/A   ; None              ; 10.006 ns       ; A[0] ; S[3] ;
; N/A   ; None              ; 9.980 ns        ; B[1] ; S[2] ;
; N/A   ; None              ; 9.978 ns        ; B[0] ; S[3] ;
; N/A   ; None              ; 9.959 ns        ; A[1] ; C4   ;
; N/A   ; None              ; 9.950 ns        ; A[0] ; S[2] ;
; N/A   ; None              ; 9.922 ns        ; B[0] ; S[2] ;
; N/A   ; None              ; 9.918 ns        ; C0   ; S[3] ;
; N/A   ; None              ; 9.862 ns        ; C0   ; S[2] ;
; N/A   ; None              ; 9.827 ns        ; B[1] ; C4   ;
; N/A   ; None              ; 9.811 ns        ; A[0] ; C4   ;
; N/A   ; None              ; 9.783 ns        ; B[0] ; C4   ;
; N/A   ; None              ; 9.745 ns        ; B[2] ; S[3] ;
; N/A   ; None              ; 9.723 ns        ; C0   ; C4   ;
; N/A   ; None              ; 9.643 ns        ; A[2] ; S[3] ;
; N/A   ; None              ; 9.640 ns        ; B[2] ; S[2] ;
; N/A   ; None              ; 9.623 ns        ; B[3] ; S[3] ;
; N/A   ; None              ; 9.566 ns        ; A[1] ; S[1] ;
; N/A   ; None              ; 9.551 ns        ; A[2] ; S[2] ;
; N/A   ; None              ; 9.536 ns        ; B[2] ; C4   ;
; N/A   ; None              ; 9.484 ns        ; A[0] ; S[1] ;
; N/A   ; None              ; 9.464 ns        ; B[3] ; C4   ;
; N/A   ; None              ; 9.462 ns        ; A[3] ; S[3] ;
; N/A   ; None              ; 9.456 ns        ; B[0] ; S[1] ;
; N/A   ; None              ; 9.426 ns        ; A[2] ; C4   ;
; N/A   ; None              ; 9.415 ns        ; B[1] ; S[1] ;
; N/A   ; None              ; 9.396 ns        ; C0   ; S[1] ;
; N/A   ; None              ; 9.316 ns        ; A[3] ; C4   ;
; N/A   ; None              ; 8.672 ns        ; A[0] ; S[0] ;
; N/A   ; None              ; 8.662 ns        ; B[0] ; S[0] ;
; N/A   ; None              ; 8.597 ns        ; C0   ; S[0] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Nov 19 21:13:10 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off adder_4_b -c adder_4_b --timing_analysis_only
Info: Longest tpd from source pin "A[1]" to destination pin "S[3]" is 10.154 ns
    Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_U22; Fanout = 3; PIN Node = 'A[1]'
    Info: 2: + IC(4.240 ns) + CELL(0.545 ns) = 5.615 ns; Loc. = LCCOMB_X23_Y3_N2; Fanout = 2; COMB Node = '_~6'
    Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 5.650 ns; Loc. = LCCOMB_X23_Y3_N4; Fanout = 2; COMB Node = '_~10'
    Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 5.775 ns; Loc. = LCCOMB_X23_Y3_N6; Fanout = 1; COMB Node = '_~13'
    Info: 5: + IC(2.343 ns) + CELL(2.036 ns) = 10.154 ns; Loc. = PIN_D10; Fanout = 0; PIN Node = 'S[3]'
    Info: Total cell delay = 3.571 ns ( 35.17 % )
    Info: Total interconnect delay = 6.583 ns ( 64.83 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 198 megabytes
    Info: Processing ended: Tue Nov 19 21:13:10 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


