02:03:38 DEBUG : Logs will be stored at 'C:/Users/darkr/Documents/vitisProjects2/IDE.log'.
02:03:45 INFO  : Platform repository initialization has completed.
02:03:45 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\darkr\Documents\vitisProjects2\temp_xsdb_launch_script.tcl
02:03:45 INFO  : Registering command handlers for Vitis TCF services
02:03:47 INFO  : XSCT server has started successfully.
02:03:47 INFO  : plnx-install-location is set to ''
02:03:47 INFO  : Successfully done setting XSCT server connection channel  
02:03:47 INFO  : Successfully done query RDI_DATADIR 
02:03:47 INFO  : Successfully done setting workspace for the tool. 
02:05:15 INFO  : Result from executing command 'getProjects': pmod_wrapper
02:05:15 INFO  : Result from executing command 'getPlatforms': 
02:05:15 WARN  : An unexpected exception occurred in the module 'platform project logging'
02:05:15 INFO  : Platform 'pmod_wrapper' is added to custom repositories.
02:05:25 INFO  : Platform 'pmod_wrapper' is added to custom repositories.
02:08:17 INFO  : Result from executing command 'getProjects': pmod_wrapper
02:08:17 INFO  : Result from executing command 'getPlatforms': pmod_wrapper|C:/Users/darkr/Documents/vitisProjects2/pmod_wrapper/export/pmod_wrapper/pmod_wrapper.xpfm
02:08:17 INFO  : Checking for BSP changes to sync application flags for project 'uart_app'...
02:18:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:18:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB759FA' is selected.
02:18:23 INFO  : 'jtag frequency' command is executed.
02:18:23 INFO  : Context for 'APU' is selected.
02:18:23 INFO  : System reset is completed.
02:18:26 INFO  : 'after 3000' command is executed.
02:18:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}' command is executed.
02:18:28 INFO  : Device configured successfully with "C:/Users/darkr/Documents/vitisProjects2/uart_app/_ide/bitstream/pmod_wrapper.bit"
02:18:28 INFO  : Context for 'APU' is selected.
02:18:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/darkr/Documents/vitisProjects2/pmod_wrapper/export/pmod_wrapper/hw/pmod_wrapper.xsa'.
02:18:28 INFO  : 'configparams force-mem-access 1' command is executed.
02:18:28 INFO  : Context for 'APU' is selected.
02:18:28 INFO  : Sourcing of 'C:/Users/darkr/Documents/vitisProjects2/uart_app/_ide/psinit/ps7_init.tcl' is done.
02:18:28 INFO  : 'ps7_init' command is executed.
02:18:28 INFO  : 'ps7_post_config' command is executed.
02:18:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:18:28 INFO  : The application 'C:/Users/darkr/Documents/vitisProjects2/uart_app/Debug/uart_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:18:28 INFO  : 'configparams force-mem-access 0' command is executed.
02:18:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}
fpga -file C:/Users/darkr/Documents/vitisProjects2/uart_app/_ide/bitstream/pmod_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/darkr/Documents/vitisProjects2/pmod_wrapper/export/pmod_wrapper/hw/pmod_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/darkr/Documents/vitisProjects2/uart_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/darkr/Documents/vitisProjects2/uart_app/Debug/uart_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:18:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:18:29 INFO  : 'con' command is executed.
02:18:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:18:29 INFO  : Launch script is exported to file 'C:\Users\darkr\Documents\vitisProjects2\uart_app_system\_ide\scripts\debugger_uart_app-default.tcl'
02:21:03 INFO  : Disconnected from the channel tcfchan#3.
02:21:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:21:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

02:21:14 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
02:24:19 INFO  : Checking for BSP changes to sync application flags for project 'uart_app'...
02:24:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:24:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB759FA' is selected.
02:24:53 INFO  : 'jtag frequency' command is executed.
02:24:53 INFO  : Context for 'APU' is selected.
02:24:53 INFO  : System reset is completed.
02:24:56 INFO  : 'after 3000' command is executed.
02:24:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}' command is executed.
02:24:58 INFO  : Device configured successfully with "C:/Users/darkr/Documents/vitisProjects2/uart_app/_ide/bitstream/pmod_wrapper.bit"
02:24:58 INFO  : Context for 'APU' is selected.
02:24:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/darkr/Documents/vitisProjects2/pmod_wrapper/export/pmod_wrapper/hw/pmod_wrapper.xsa'.
02:24:58 INFO  : 'configparams force-mem-access 1' command is executed.
02:24:58 INFO  : Context for 'APU' is selected.
02:24:58 INFO  : Sourcing of 'C:/Users/darkr/Documents/vitisProjects2/uart_app/_ide/psinit/ps7_init.tcl' is done.
02:24:58 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
02:24:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}
fpga -file C:/Users/darkr/Documents/vitisProjects2/uart_app/_ide/bitstream/pmod_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/darkr/Documents/vitisProjects2/pmod_wrapper/export/pmod_wrapper/hw/pmod_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/darkr/Documents/vitisProjects2/uart_app/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

02:24:58 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
02:26:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:26:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB759FA' is selected.
02:26:01 INFO  : 'jtag frequency' command is executed.
02:26:01 INFO  : Context for 'APU' is selected.
02:26:01 INFO  : System reset is completed.
02:26:04 INFO  : 'after 3000' command is executed.
02:26:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}' command is executed.
02:26:05 INFO  : Device configured successfully with "C:/Users/darkr/Documents/vitisProjects2/uart_app/_ide/bitstream/pmod_wrapper.bit"
02:26:05 INFO  : Context for 'APU' is selected.
02:26:05 INFO  : Hardware design and registers information is loaded from 'C:/Users/darkr/Documents/vitisProjects2/pmod_wrapper/export/pmod_wrapper/hw/pmod_wrapper.xsa'.
02:26:05 INFO  : 'configparams force-mem-access 1' command is executed.
02:26:05 INFO  : Context for 'APU' is selected.
02:26:05 INFO  : Sourcing of 'C:/Users/darkr/Documents/vitisProjects2/uart_app/_ide/psinit/ps7_init.tcl' is done.
02:26:06 INFO  : 'ps7_init' command is executed.
02:26:06 INFO  : 'ps7_post_config' command is executed.
02:26:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:26:06 INFO  : The application 'C:/Users/darkr/Documents/vitisProjects2/uart_app/Debug/uart_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:26:06 INFO  : 'configparams force-mem-access 0' command is executed.
02:26:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}
fpga -file C:/Users/darkr/Documents/vitisProjects2/uart_app/_ide/bitstream/pmod_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/darkr/Documents/vitisProjects2/pmod_wrapper/export/pmod_wrapper/hw/pmod_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/darkr/Documents/vitisProjects2/uart_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/darkr/Documents/vitisProjects2/uart_app/Debug/uart_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:26:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:26:06 INFO  : 'con' command is executed.
02:26:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:26:06 INFO  : Launch script is exported to file 'C:\Users\darkr\Documents\vitisProjects2\uart_app_system\_ide\scripts\debugger_uart_app-default.tcl'
02:26:37 INFO  : Checking for BSP changes to sync application flags for project 'uart_app'...
02:27:01 INFO  : Disconnected from the channel tcfchan#4.
02:27:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:27:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB759FA' is selected.
02:27:02 INFO  : 'jtag frequency' command is executed.
02:27:03 INFO  : Context for 'APU' is selected.
02:27:03 INFO  : System reset is completed.
02:27:06 INFO  : 'after 3000' command is executed.
02:27:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}' command is executed.
02:27:07 INFO  : Device configured successfully with "C:/Users/darkr/Documents/vitisProjects2/uart_app/_ide/bitstream/pmod_wrapper.bit"
02:27:07 INFO  : Context for 'APU' is selected.
02:27:07 INFO  : Hardware design and registers information is loaded from 'C:/Users/darkr/Documents/vitisProjects2/pmod_wrapper/export/pmod_wrapper/hw/pmod_wrapper.xsa'.
02:27:07 INFO  : 'configparams force-mem-access 1' command is executed.
02:27:07 INFO  : Context for 'APU' is selected.
02:27:07 INFO  : Sourcing of 'C:/Users/darkr/Documents/vitisProjects2/uart_app/_ide/psinit/ps7_init.tcl' is done.
02:27:07 INFO  : 'ps7_init' command is executed.
02:27:07 INFO  : 'ps7_post_config' command is executed.
02:27:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:27:08 INFO  : The application 'C:/Users/darkr/Documents/vitisProjects2/uart_app/Debug/uart_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:27:08 INFO  : 'configparams force-mem-access 0' command is executed.
02:27:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}
fpga -file C:/Users/darkr/Documents/vitisProjects2/uart_app/_ide/bitstream/pmod_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/darkr/Documents/vitisProjects2/pmod_wrapper/export/pmod_wrapper/hw/pmod_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/darkr/Documents/vitisProjects2/uart_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/darkr/Documents/vitisProjects2/uart_app/Debug/uart_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:27:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:27:08 INFO  : 'con' command is executed.
02:27:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:27:08 INFO  : Launch script is exported to file 'C:\Users\darkr\Documents\vitisProjects2\uart_app_system\_ide\scripts\debugger_uart_app-default.tcl'
02:28:55 INFO  : Disconnected from the channel tcfchan#7.
00:08:11 DEBUG : Logs will be stored at 'C:/Users/darkr/Documents/vitisProjects2/IDE.log'.
00:08:15 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\darkr\Documents\vitisProjects2\temp_xsdb_launch_script.tcl
00:08:24 INFO  : Platform repository initialization has completed.
00:08:25 INFO  : Registering command handlers for Vitis TCF services
00:08:26 INFO  : XSCT server has started successfully.
00:08:51 INFO  : plnx-install-location is set to ''
00:08:51 INFO  : Successfully done setting XSCT server connection channel  
00:08:51 INFO  : Successfully done query RDI_DATADIR 
00:08:51 INFO  : Successfully done setting workspace for the tool. 
11:15:04 DEBUG : Logs will be stored at 'C:/Users/darkr/Documents/vitisProjects2/IDE.log'.
11:15:06 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\darkr\Documents\vitisProjects2\temp_xsdb_launch_script.tcl
11:15:13 INFO  : Platform repository initialization has completed.
11:15:13 INFO  : Registering command handlers for Vitis TCF services
11:15:15 INFO  : XSCT server has started successfully.
11:15:38 INFO  : Successfully done setting XSCT server connection channel  
11:15:38 INFO  : plnx-install-location is set to ''
11:15:38 INFO  : Successfully done query RDI_DATADIR 
11:15:38 INFO  : Successfully done setting workspace for the tool. 
13:55:07 INFO  : Result from executing command 'getProjects': pmod_wrapper
13:55:07 INFO  : Result from executing command 'getPlatforms': pmod_wrapper|C:/Users/darkr/Documents/vitisProjects2/pmod_wrapper/export/pmod_wrapper/pmod_wrapper.xpfm
13:55:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:55:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB759FA' is selected.
13:55:15 INFO  : 'jtag frequency' command is executed.
13:55:17 INFO  : Context for 'APU' is selected.
13:55:17 INFO  : System reset is completed.
13:55:20 INFO  : 'after 3000' command is executed.
13:55:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}' command is executed.
13:55:24 INFO  : Device configured successfully with "C:/Users/darkr/Documents/vitisProjects2/uart2/_ide/bitstream/pmod_wrapper.bit"
13:55:24 INFO  : Context for 'APU' is selected.
13:55:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/darkr/Documents/vitisProjects2/pmod_wrapper/export/pmod_wrapper/hw/pmod_wrapper.xsa'.
13:55:24 INFO  : 'configparams force-mem-access 1' command is executed.
13:55:24 INFO  : Context for 'APU' is selected.
13:55:24 INFO  : Sourcing of 'C:/Users/darkr/Documents/vitisProjects2/uart2/_ide/psinit/ps7_init.tcl' is done.
13:55:24 INFO  : 'ps7_init' command is executed.
13:55:24 INFO  : 'ps7_post_config' command is executed.
13:55:24 INFO  : 'configparams force-mem-access 0' command is executed.
13:55:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}
fpga -file C:/Users/darkr/Documents/vitisProjects2/uart2/_ide/bitstream/pmod_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/darkr/Documents/vitisProjects2/pmod_wrapper/export/pmod_wrapper/hw/pmod_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/darkr/Documents/vitisProjects2/uart2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

13:55:25 INFO  : Launch script is exported to file 'C:\Users\darkr\Documents\vitisProjects2\uart2_system\_ide\scripts\debugger_uart2-default.tcl'
14:21:50 INFO  : Result from executing command 'getProjects': pmod_wrapper;pmod_wrapper_1
14:21:50 INFO  : Result from executing command 'getPlatforms': 
14:21:50 WARN  : An unexpected exception occurred in the module 'platform project logging'
14:21:50 INFO  : Platform 'pmod_wrapper_1' is added to custom repositories.
14:21:59 INFO  : Platform 'pmod_wrapper_1' is added to custom repositories.
14:22:39 INFO  : Result from executing command 'getProjects': pmod_wrapper;pmod_wrapper_1
14:22:39 INFO  : Result from executing command 'getPlatforms': pmod_wrapper_1|C:/Users/darkr/Documents/vitisProjects2/pmod_wrapper_1/export/pmod_wrapper_1/pmod_wrapper_1.xpfm;pmod_wrapper|C:/Users/darkr/Documents/vitisProjects2/pmod_wrapper/export/pmod_wrapper/pmod_wrapper.xpfm
14:22:39 INFO  : Checking for BSP changes to sync application flags for project 'uart2'...
14:22:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB759FA' is selected.
14:22:52 INFO  : 'jtag frequency' command is executed.
14:22:52 INFO  : Context for 'APU' is selected.
14:22:52 INFO  : System reset is completed.
14:22:55 INFO  : 'after 3000' command is executed.
14:22:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}' command is executed.
14:22:57 INFO  : Device configured successfully with "C:/Users/darkr/Documents/vitisProjects2/uart2/_ide/bitstream/pmod_wrapper.bit"
14:22:57 INFO  : Context for 'APU' is selected.
14:22:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/darkr/Documents/vitisProjects2/pmod_wrapper_1/export/pmod_wrapper_1/hw/pmod_wrapper.xsa'.
14:22:57 INFO  : 'configparams force-mem-access 1' command is executed.
14:22:57 INFO  : Context for 'APU' is selected.
14:22:57 INFO  : Sourcing of 'C:/Users/darkr/Documents/vitisProjects2/uart2/_ide/psinit/ps7_init.tcl' is done.
14:22:57 INFO  : 'ps7_init' command is executed.
14:22:57 INFO  : 'ps7_post_config' command is executed.
14:22:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:57 INFO  : The application 'C:/Users/darkr/Documents/vitisProjects2/uart2/Debug/uart2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:22:58 INFO  : 'configparams force-mem-access 0' command is executed.
14:22:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}
fpga -file C:/Users/darkr/Documents/vitisProjects2/uart2/_ide/bitstream/pmod_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/darkr/Documents/vitisProjects2/pmod_wrapper_1/export/pmod_wrapper_1/hw/pmod_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/darkr/Documents/vitisProjects2/uart2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/darkr/Documents/vitisProjects2/uart2/Debug/uart2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:22:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:58 INFO  : 'con' command is executed.
14:22:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:22:58 INFO  : Launch script is exported to file 'C:\Users\darkr\Documents\vitisProjects2\uart2_system\_ide\scripts\debugger_uart2-default.tcl'
14:23:46 INFO  : Checking for BSP changes to sync application flags for project 'uart2'...
14:23:55 INFO  : Checking for BSP changes to sync application flags for project 'uart2'...
14:24:05 INFO  : Disconnected from the channel tcfchan#2.
14:24:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB759FA' is selected.
14:24:06 INFO  : 'jtag frequency' command is executed.
14:24:06 INFO  : Context for 'APU' is selected.
14:24:06 INFO  : System reset is completed.
14:24:09 INFO  : 'after 3000' command is executed.
14:24:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}' command is executed.
14:24:11 INFO  : Device configured successfully with "C:/Users/darkr/Documents/vitisProjects2/uart2/_ide/bitstream/pmod_wrapper.bit"
14:24:11 INFO  : Context for 'APU' is selected.
14:24:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/darkr/Documents/vitisProjects2/pmod_wrapper_1/export/pmod_wrapper_1/hw/pmod_wrapper.xsa'.
14:24:11 INFO  : 'configparams force-mem-access 1' command is executed.
14:24:11 INFO  : Context for 'APU' is selected.
14:24:11 INFO  : Sourcing of 'C:/Users/darkr/Documents/vitisProjects2/uart2/_ide/psinit/ps7_init.tcl' is done.
14:24:11 INFO  : 'ps7_init' command is executed.
14:24:11 INFO  : 'ps7_post_config' command is executed.
14:24:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:11 INFO  : The application 'C:/Users/darkr/Documents/vitisProjects2/uart2/Debug/uart2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:24:11 INFO  : 'configparams force-mem-access 0' command is executed.
14:24:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}
fpga -file C:/Users/darkr/Documents/vitisProjects2/uart2/_ide/bitstream/pmod_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/darkr/Documents/vitisProjects2/pmod_wrapper_1/export/pmod_wrapper_1/hw/pmod_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/darkr/Documents/vitisProjects2/uart2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/darkr/Documents/vitisProjects2/uart2/Debug/uart2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:24:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:12 INFO  : 'con' command is executed.
14:24:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:24:12 INFO  : Launch script is exported to file 'C:\Users\darkr\Documents\vitisProjects2\uart2_system\_ide\scripts\debugger_uart2-default.tcl'
14:25:19 INFO  : Disconnected from the channel tcfchan#4.
14:25:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB759FA' is selected.
14:25:21 INFO  : 'jtag frequency' command is executed.
14:25:21 INFO  : Context for 'APU' is selected.
14:25:21 INFO  : System reset is completed.
14:25:24 INFO  : 'after 3000' command is executed.
14:25:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}' command is executed.
14:25:25 INFO  : Device configured successfully with "C:/Users/darkr/Documents/vitisProjects2/uart_app/_ide/bitstream/pmod_wrapper.bit"
14:25:25 INFO  : Context for 'APU' is selected.
14:25:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/darkr/Documents/vitisProjects2/pmod_wrapper/export/pmod_wrapper/hw/pmod_wrapper.xsa'.
14:25:28 INFO  : 'configparams force-mem-access 1' command is executed.
14:25:28 INFO  : Context for 'APU' is selected.
14:25:28 INFO  : Sourcing of 'C:/Users/darkr/Documents/vitisProjects2/uart_app/_ide/psinit/ps7_init.tcl' is done.
14:25:28 INFO  : 'ps7_init' command is executed.
14:25:28 INFO  : 'ps7_post_config' command is executed.
14:25:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:28 INFO  : The application 'C:/Users/darkr/Documents/vitisProjects2/uart_app/Debug/uart_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:25:28 INFO  : 'configparams force-mem-access 0' command is executed.
14:25:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}
fpga -file C:/Users/darkr/Documents/vitisProjects2/uart_app/_ide/bitstream/pmod_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/darkr/Documents/vitisProjects2/pmod_wrapper/export/pmod_wrapper/hw/pmod_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/darkr/Documents/vitisProjects2/uart_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/darkr/Documents/vitisProjects2/uart_app/Debug/uart_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:25:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:28 INFO  : 'con' command is executed.
14:25:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:25:28 INFO  : Launch script is exported to file 'C:\Users\darkr\Documents\vitisProjects2\uart_app_system\_ide\scripts\debugger_uart_app-default.tcl'
14:26:50 INFO  : Checking for BSP changes to sync application flags for project 'uart2'...
14:27:04 INFO  : Disconnected from the channel tcfchan#5.
14:27:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:27:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB759FA' is selected.
14:27:05 INFO  : 'jtag frequency' command is executed.
14:27:05 INFO  : Context for 'APU' is selected.
14:27:05 INFO  : System reset is completed.
14:27:08 INFO  : 'after 3000' command is executed.
14:27:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}' command is executed.
14:27:10 INFO  : Device configured successfully with "C:/Users/darkr/Documents/vitisProjects2/uart_app/_ide/bitstream/pmod_wrapper.bit"
14:27:10 INFO  : Context for 'APU' is selected.
14:27:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/darkr/Documents/vitisProjects2/pmod_wrapper/export/pmod_wrapper/hw/pmod_wrapper.xsa'.
14:27:10 INFO  : 'configparams force-mem-access 1' command is executed.
14:27:10 INFO  : Context for 'APU' is selected.
14:27:10 INFO  : Sourcing of 'C:/Users/darkr/Documents/vitisProjects2/uart_app/_ide/psinit/ps7_init.tcl' is done.
14:27:10 INFO  : 'ps7_init' command is executed.
14:27:10 INFO  : 'ps7_post_config' command is executed.
14:27:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:10 INFO  : The application 'C:/Users/darkr/Documents/vitisProjects2/uart_app/Debug/uart_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:27:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:27:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}
fpga -file C:/Users/darkr/Documents/vitisProjects2/uart_app/_ide/bitstream/pmod_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/darkr/Documents/vitisProjects2/pmod_wrapper/export/pmod_wrapper/hw/pmod_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/darkr/Documents/vitisProjects2/uart_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/darkr/Documents/vitisProjects2/uart_app/Debug/uart_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:27:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:10 INFO  : 'con' command is executed.
14:27:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:27:10 INFO  : Launch script is exported to file 'C:\Users\darkr\Documents\vitisProjects2\uart_app_system\_ide\scripts\debugger_uart_app-default.tcl'
14:28:57 INFO  : Disconnected from the channel tcfchan#6.
14:28:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB759FA' is selected.
14:28:59 INFO  : 'jtag frequency' command is executed.
14:28:59 INFO  : Context for 'APU' is selected.
14:28:59 INFO  : System reset is completed.
14:29:02 INFO  : 'after 3000' command is executed.
14:29:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}' command is executed.
14:29:03 INFO  : Device configured successfully with "C:/Users/darkr/Documents/vitisProjects2/uart_app/_ide/bitstream/pmod_wrapper.bit"
14:29:03 INFO  : Context for 'APU' is selected.
14:29:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/darkr/Documents/vitisProjects2/pmod_wrapper/export/pmod_wrapper/hw/pmod_wrapper.xsa'.
14:29:03 INFO  : 'configparams force-mem-access 1' command is executed.
14:29:03 INFO  : Context for 'APU' is selected.
14:29:03 INFO  : Sourcing of 'C:/Users/darkr/Documents/vitisProjects2/uart_app/_ide/psinit/ps7_init.tcl' is done.
14:29:04 INFO  : 'ps7_init' command is executed.
14:29:04 INFO  : 'ps7_post_config' command is executed.
14:29:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:04 INFO  : The application 'C:/Users/darkr/Documents/vitisProjects2/uart_app/Debug/uart_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:29:04 INFO  : 'configparams force-mem-access 0' command is executed.
14:29:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}
fpga -file C:/Users/darkr/Documents/vitisProjects2/uart_app/_ide/bitstream/pmod_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/darkr/Documents/vitisProjects2/pmod_wrapper/export/pmod_wrapper/hw/pmod_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/darkr/Documents/vitisProjects2/uart_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/darkr/Documents/vitisProjects2/uart_app/Debug/uart_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:29:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:04 INFO  : 'con' command is executed.
14:29:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:29:04 INFO  : Launch script is exported to file 'C:\Users\darkr\Documents\vitisProjects2\uart_app_system\_ide\scripts\debugger_uart_app-default.tcl'
14:30:26 INFO  : Disconnected from the channel tcfchan#7.
14:30:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB759FA' is selected.
14:30:27 INFO  : 'jtag frequency' command is executed.
14:30:27 INFO  : Context for 'APU' is selected.
14:30:27 INFO  : System reset is completed.
14:30:30 INFO  : 'after 3000' command is executed.
14:30:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}' command is executed.
14:30:32 INFO  : Device configured successfully with "C:/Users/darkr/Documents/vitisProjects2/uart_app/_ide/bitstream/pmod_wrapper.bit"
14:30:32 INFO  : Context for 'APU' is selected.
14:30:32 INFO  : Hardware design and registers information is loaded from 'C:/Users/darkr/Documents/vitisProjects2/pmod_wrapper/export/pmod_wrapper/hw/pmod_wrapper.xsa'.
14:30:32 INFO  : 'configparams force-mem-access 1' command is executed.
14:30:32 INFO  : Context for 'APU' is selected.
14:30:32 INFO  : Sourcing of 'C:/Users/darkr/Documents/vitisProjects2/uart_app/_ide/psinit/ps7_init.tcl' is done.
14:30:32 INFO  : 'ps7_init' command is executed.
14:30:32 INFO  : 'ps7_post_config' command is executed.
14:30:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:32 INFO  : The application 'C:/Users/darkr/Documents/vitisProjects2/uart_app/Debug/uart_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:30:32 INFO  : 'configparams force-mem-access 0' command is executed.
14:30:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}
fpga -file C:/Users/darkr/Documents/vitisProjects2/uart_app/_ide/bitstream/pmod_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/darkr/Documents/vitisProjects2/pmod_wrapper/export/pmod_wrapper/hw/pmod_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/darkr/Documents/vitisProjects2/uart_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/darkr/Documents/vitisProjects2/uart_app/Debug/uart_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:30:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:32 INFO  : 'con' command is executed.
14:30:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:30:32 INFO  : Launch script is exported to file 'C:\Users\darkr\Documents\vitisProjects2\uart_app_system\_ide\scripts\debugger_uart_app-default.tcl'
14:31:49 INFO  : Disconnected from the channel tcfchan#8.
14:31:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB759FA' is selected.
14:31:50 INFO  : 'jtag frequency' command is executed.
14:31:50 INFO  : Context for 'APU' is selected.
14:31:50 INFO  : System reset is completed.
14:31:53 INFO  : 'after 3000' command is executed.
14:31:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}' command is executed.
14:31:55 INFO  : Device configured successfully with "C:/Users/darkr/Documents/vitisProjects2/uart2/_ide/bitstream/pmod_wrapper.bit"
14:31:55 INFO  : Context for 'APU' is selected.
14:31:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/darkr/Documents/vitisProjects2/pmod_wrapper_1/export/pmod_wrapper_1/hw/pmod_wrapper.xsa'.
14:31:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:31:55 INFO  : Context for 'APU' is selected.
14:31:55 INFO  : Sourcing of 'C:/Users/darkr/Documents/vitisProjects2/uart2/_ide/psinit/ps7_init.tcl' is done.
14:31:55 INFO  : 'ps7_init' command is executed.
14:31:55 INFO  : 'ps7_post_config' command is executed.
14:31:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:55 INFO  : The application 'C:/Users/darkr/Documents/vitisProjects2/uart2/Debug/uart2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:31:55 INFO  : 'configparams force-mem-access 0' command is executed.
14:31:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}
fpga -file C:/Users/darkr/Documents/vitisProjects2/uart2/_ide/bitstream/pmod_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/darkr/Documents/vitisProjects2/pmod_wrapper_1/export/pmod_wrapper_1/hw/pmod_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/darkr/Documents/vitisProjects2/uart2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/darkr/Documents/vitisProjects2/uart2/Debug/uart2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:31:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:55 INFO  : 'con' command is executed.
14:31:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:31:55 INFO  : Launch script is exported to file 'C:\Users\darkr\Documents\vitisProjects2\uart2_system\_ide\scripts\debugger_uart2-default.tcl'
14:36:33 INFO  : Checking for BSP changes to sync application flags for project 'uart_app'...
14:36:43 INFO  : Disconnected from the channel tcfchan#9.
14:36:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB759FA' is selected.
14:36:44 INFO  : 'jtag frequency' command is executed.
14:36:44 INFO  : Context for 'APU' is selected.
14:36:45 INFO  : System reset is completed.
14:36:48 INFO  : 'after 3000' command is executed.
14:36:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}' command is executed.
14:36:49 INFO  : Device configured successfully with "C:/Users/darkr/Documents/vitisProjects2/uart2/_ide/bitstream/pmod_wrapper.bit"
14:36:49 INFO  : Context for 'APU' is selected.
14:36:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/darkr/Documents/vitisProjects2/pmod_wrapper_1/export/pmod_wrapper_1/hw/pmod_wrapper.xsa'.
14:36:49 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:49 INFO  : Context for 'APU' is selected.
14:36:49 INFO  : Sourcing of 'C:/Users/darkr/Documents/vitisProjects2/uart2/_ide/psinit/ps7_init.tcl' is done.
14:36:49 INFO  : 'ps7_init' command is executed.
14:36:49 INFO  : 'ps7_post_config' command is executed.
14:36:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:49 INFO  : The application 'C:/Users/darkr/Documents/vitisProjects2/uart2/Debug/uart2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:36:49 INFO  : 'configparams force-mem-access 0' command is executed.
14:36:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}
fpga -file C:/Users/darkr/Documents/vitisProjects2/uart2/_ide/bitstream/pmod_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/darkr/Documents/vitisProjects2/pmod_wrapper_1/export/pmod_wrapper_1/hw/pmod_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/darkr/Documents/vitisProjects2/uart2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/darkr/Documents/vitisProjects2/uart2/Debug/uart2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:36:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:50 INFO  : 'con' command is executed.
14:36:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:36:50 INFO  : Launch script is exported to file 'C:\Users\darkr\Documents\vitisProjects2\uart2_system\_ide\scripts\debugger_uart2-default.tcl'
17:37:03 INFO  : Checking for BSP changes to sync application flags for project 'uart_app'...
17:37:27 ERROR : Emulation support is not available for Windows OS. 
17:37:31 INFO  : Disconnected from the channel tcfchan#10.
17:37:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB759FA' is selected.
17:37:32 INFO  : 'jtag frequency' command is executed.
17:37:33 INFO  : Context for 'APU' is selected.
17:37:33 INFO  : System reset is completed.
17:37:36 INFO  : 'after 3000' command is executed.
17:37:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}' command is executed.
17:37:37 INFO  : Device configured successfully with "C:/Users/darkr/Documents/vitisProjects2/uart2/_ide/bitstream/pmod_wrapper.bit"
17:37:37 INFO  : Context for 'APU' is selected.
17:37:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/darkr/Documents/vitisProjects2/pmod_wrapper_1/export/pmod_wrapper_1/hw/pmod_wrapper.xsa'.
17:37:37 INFO  : 'configparams force-mem-access 1' command is executed.
17:37:37 INFO  : Context for 'APU' is selected.
17:37:37 INFO  : Sourcing of 'C:/Users/darkr/Documents/vitisProjects2/uart2/_ide/psinit/ps7_init.tcl' is done.
17:37:38 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
17:37:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}
fpga -file C:/Users/darkr/Documents/vitisProjects2/uart2/_ide/bitstream/pmod_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/darkr/Documents/vitisProjects2/pmod_wrapper_1/export/pmod_wrapper_1/hw/pmod_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/darkr/Documents/vitisProjects2/uart2/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

17:37:38 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
17:38:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB759FA' is selected.
17:38:12 INFO  : 'jtag frequency' command is executed.
17:38:12 INFO  : Context for 'APU' is selected.
17:38:13 INFO  : System reset is completed.
17:38:16 INFO  : 'after 3000' command is executed.
17:38:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}' command is executed.
17:38:17 INFO  : Device configured successfully with "C:/Users/darkr/Documents/vitisProjects2/uart2/_ide/bitstream/pmod_wrapper.bit"
17:38:17 INFO  : Context for 'APU' is selected.
17:38:17 INFO  : Hardware design and registers information is loaded from 'C:/Users/darkr/Documents/vitisProjects2/pmod_wrapper_1/export/pmod_wrapper_1/hw/pmod_wrapper.xsa'.
17:38:17 INFO  : 'configparams force-mem-access 1' command is executed.
17:38:17 INFO  : Context for 'APU' is selected.
17:38:17 INFO  : Sourcing of 'C:/Users/darkr/Documents/vitisProjects2/uart2/_ide/psinit/ps7_init.tcl' is done.
17:38:17 INFO  : 'ps7_init' command is executed.
17:38:17 INFO  : 'ps7_post_config' command is executed.
17:38:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:17 INFO  : The application 'C:/Users/darkr/Documents/vitisProjects2/uart2/Debug/uart2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:38:17 INFO  : 'configparams force-mem-access 0' command is executed.
17:38:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}
fpga -file C:/Users/darkr/Documents/vitisProjects2/uart2/_ide/bitstream/pmod_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/darkr/Documents/vitisProjects2/pmod_wrapper_1/export/pmod_wrapper_1/hw/pmod_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/darkr/Documents/vitisProjects2/uart2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/darkr/Documents/vitisProjects2/uart2/Debug/uart2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:38:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:18 INFO  : 'con' command is executed.
17:38:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:38:18 INFO  : Launch script is exported to file 'C:\Users\darkr\Documents\vitisProjects2\uart2_system\_ide\scripts\debugger_uart2-default.tcl'
17:39:49 INFO  : Checking for BSP changes to sync application flags for project 'uart_app'...
17:40:07 INFO  : Checking for BSP changes to sync application flags for project 'uart2'...
17:41:14 INFO  : Checking for BSP changes to sync application flags for project 'uart2'...
17:41:28 INFO  : Disconnected from the channel tcfchan#11.
17:41:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB759FA' is selected.
17:41:29 INFO  : 'jtag frequency' command is executed.
17:41:29 INFO  : Context for 'APU' is selected.
17:41:29 INFO  : System reset is completed.
17:41:32 INFO  : 'after 3000' command is executed.
17:41:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}' command is executed.
17:41:33 INFO  : Device configured successfully with "C:/Users/darkr/Documents/vitisProjects2/uart2/_ide/bitstream/pmod_wrapper.bit"
17:41:34 INFO  : Context for 'APU' is selected.
17:41:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/darkr/Documents/vitisProjects2/pmod_wrapper_1/export/pmod_wrapper_1/hw/pmod_wrapper.xsa'.
17:41:34 INFO  : 'configparams force-mem-access 1' command is executed.
17:41:34 INFO  : Context for 'APU' is selected.
17:41:34 INFO  : Sourcing of 'C:/Users/darkr/Documents/vitisProjects2/uart2/_ide/psinit/ps7_init.tcl' is done.
17:41:34 INFO  : 'ps7_init' command is executed.
17:41:34 INFO  : 'ps7_post_config' command is executed.
17:41:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:34 INFO  : The application 'C:/Users/darkr/Documents/vitisProjects2/uart2/Debug/uart2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:41:34 INFO  : 'configparams force-mem-access 0' command is executed.
17:41:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}
fpga -file C:/Users/darkr/Documents/vitisProjects2/uart2/_ide/bitstream/pmod_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/darkr/Documents/vitisProjects2/pmod_wrapper_1/export/pmod_wrapper_1/hw/pmod_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/darkr/Documents/vitisProjects2/uart2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/darkr/Documents/vitisProjects2/uart2/Debug/uart2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:41:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:34 INFO  : 'con' command is executed.
17:41:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:41:34 INFO  : Launch script is exported to file 'C:\Users\darkr\Documents\vitisProjects2\uart2_system\_ide\scripts\debugger_uart2-default.tcl'
17:44:33 INFO  : Checking for BSP changes to sync application flags for project 'uart2'...
17:44:40 INFO  : Disconnected from the channel tcfchan#12.
17:44:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB759FA' is selected.
17:44:41 INFO  : 'jtag frequency' command is executed.
17:44:41 INFO  : Context for 'APU' is selected.
17:44:41 INFO  : System reset is completed.
17:44:44 INFO  : 'after 3000' command is executed.
17:44:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}' command is executed.
17:44:45 INFO  : Device configured successfully with "C:/Users/darkr/Documents/vitisProjects2/uart2/_ide/bitstream/pmod_wrapper.bit"
17:44:45 INFO  : Context for 'APU' is selected.
17:44:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/darkr/Documents/vitisProjects2/pmod_wrapper_1/export/pmod_wrapper_1/hw/pmod_wrapper.xsa'.
17:44:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:44:45 INFO  : Context for 'APU' is selected.
17:44:45 INFO  : Sourcing of 'C:/Users/darkr/Documents/vitisProjects2/uart2/_ide/psinit/ps7_init.tcl' is done.
17:44:46 INFO  : 'ps7_init' command is executed.
17:44:46 INFO  : 'ps7_post_config' command is executed.
17:44:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:46 INFO  : The application 'C:/Users/darkr/Documents/vitisProjects2/uart2/Debug/uart2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:44:46 INFO  : 'configparams force-mem-access 0' command is executed.
17:44:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}
fpga -file C:/Users/darkr/Documents/vitisProjects2/uart2/_ide/bitstream/pmod_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/darkr/Documents/vitisProjects2/pmod_wrapper_1/export/pmod_wrapper_1/hw/pmod_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/darkr/Documents/vitisProjects2/uart2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/darkr/Documents/vitisProjects2/uart2/Debug/uart2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:44:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:46 INFO  : 'con' command is executed.
17:44:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:44:46 INFO  : Launch script is exported to file 'C:\Users\darkr\Documents\vitisProjects2\uart2_system\_ide\scripts\debugger_uart2-default.tcl'
17:47:12 INFO  : Disconnected from the channel tcfchan#13.
17:47:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB759FA' is selected.
17:47:13 INFO  : 'jtag frequency' command is executed.
17:47:13 INFO  : Context for 'APU' is selected.
17:47:14 INFO  : System reset is completed.
17:47:17 INFO  : 'after 3000' command is executed.
17:47:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}' command is executed.
17:47:18 INFO  : Device configured successfully with "C:/Users/darkr/Documents/vitisProjects2/uart2/_ide/bitstream/pmod_wrapper.bit"
17:47:18 INFO  : Context for 'APU' is selected.
17:47:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/darkr/Documents/vitisProjects2/pmod_wrapper_1/export/pmod_wrapper_1/hw/pmod_wrapper.xsa'.
17:47:18 INFO  : 'configparams force-mem-access 1' command is executed.
17:47:18 INFO  : Context for 'APU' is selected.
17:47:18 INFO  : Sourcing of 'C:/Users/darkr/Documents/vitisProjects2/uart2/_ide/psinit/ps7_init.tcl' is done.
17:47:18 INFO  : 'ps7_init' command is executed.
17:47:18 INFO  : 'ps7_post_config' command is executed.
17:47:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:19 INFO  : The application 'C:/Users/darkr/Documents/vitisProjects2/uart2/Debug/uart2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:47:19 INFO  : 'configparams force-mem-access 0' command is executed.
17:47:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}
fpga -file C:/Users/darkr/Documents/vitisProjects2/uart2/_ide/bitstream/pmod_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/darkr/Documents/vitisProjects2/pmod_wrapper_1/export/pmod_wrapper_1/hw/pmod_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/darkr/Documents/vitisProjects2/uart2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/darkr/Documents/vitisProjects2/uart2/Debug/uart2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:47:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:19 INFO  : 'con' command is executed.
17:47:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:47:19 INFO  : Launch script is exported to file 'C:\Users\darkr\Documents\vitisProjects2\uart2_system\_ide\scripts\debugger_uart2-default.tcl'
20:10:34 WARN  : channel "tcfchan#2" closed
20:10:34 INFO  : Disconnected from the channel tcfchan#14.
23:11:58 DEBUG : Logs will be stored at 'C:/Users/darkr/Documents/vitisProjects2/IDE.log'.
23:12:06 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\darkr\Documents\vitisProjects2\temp_xsdb_launch_script.tcl
23:12:16 INFO  : Platform repository initialization has completed.
23:12:17 INFO  : Registering command handlers for Vitis TCF services
23:12:24 INFO  : XSCT server has started successfully.
23:13:35 INFO  : plnx-install-location is set to ''
23:13:35 INFO  : Successfully done setting XSCT server connection channel  
23:13:35 INFO  : Successfully done query RDI_DATADIR 
23:13:35 INFO  : Successfully done setting workspace for the tool. 
05:41:40 INFO  : Result from executing command 'getProjects': pmod_wrapper;pmod_wrapper_1;uart_pl_wrapper
05:41:40 INFO  : Result from executing command 'getPlatforms': pmod_wrapper_1|C:/Users/darkr/Documents/vitisProjects2/pmod_wrapper_1/export/pmod_wrapper_1/pmod_wrapper_1.xpfm;pmod_wrapper|C:/Users/darkr/Documents/vitisProjects2/pmod_wrapper/export/pmod_wrapper/pmod_wrapper.xpfm
05:41:41 WARN  : An unexpected exception occurred in the module 'platform project logging'
05:41:41 INFO  : Platform 'uart_pl_wrapper' is added to custom repositories.
05:41:52 INFO  : Platform 'uart_pl_wrapper' is added to custom repositories.
05:48:11 INFO  : Result from executing command 'getProjects': pmod_wrapper;pmod_wrapper_1;uart_pl_wrapper
05:48:11 INFO  : Result from executing command 'getPlatforms': pmod_wrapper_1|C:/Users/darkr/Documents/vitisProjects2/pmod_wrapper_1/export/pmod_wrapper_1/pmod_wrapper_1.xpfm;pmod_wrapper|C:/Users/darkr/Documents/vitisProjects2/pmod_wrapper/export/pmod_wrapper/pmod_wrapper.xpfm;uart_pl_wrapper|C:/Users/darkr/Documents/vitisProjects2/uart_pl_wrapper/export/uart_pl_wrapper/uart_pl_wrapper.xpfm
05:48:12 INFO  : Checking for BSP changes to sync application flags for project 'uart-pl'...
05:49:28 INFO  : Checking for BSP changes to sync application flags for project 'uart-pl'...
05:49:58 INFO  : Checking for BSP changes to sync application flags for project 'uart-pl'...
05:50:38 INFO  : Checking for BSP changes to sync application flags for project 'uart-pl'...
05:51:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:51:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB759FA' is selected.
05:51:09 INFO  : 'jtag frequency' command is executed.
05:51:10 INFO  : Context for 'APU' is selected.
05:51:11 INFO  : System reset is completed.
05:51:14 INFO  : 'after 3000' command is executed.
05:51:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}' command is executed.
05:51:17 INFO  : Device configured successfully with "C:/Users/darkr/Documents/vitisProjects2/uart-pl/_ide/bitstream/uart_pl_wrapper.bit"
05:51:17 INFO  : Context for 'APU' is selected.
05:51:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/darkr/Documents/vitisProjects2/uart_pl_wrapper/export/uart_pl_wrapper/hw/uart_pl_wrapper.xsa'.
05:51:18 INFO  : 'configparams force-mem-access 1' command is executed.
05:51:18 INFO  : Context for 'APU' is selected.
05:51:18 INFO  : Sourcing of 'C:/Users/darkr/Documents/vitisProjects2/uart-pl/_ide/psinit/ps7_init.tcl' is done.
05:51:18 INFO  : 'ps7_init' command is executed.
05:51:18 INFO  : 'ps7_post_config' command is executed.
05:51:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:51:18 INFO  : The application 'C:/Users/darkr/Documents/vitisProjects2/uart-pl/Debug/uart-pl.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:51:18 INFO  : 'configparams force-mem-access 0' command is executed.
05:51:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}
fpga -file C:/Users/darkr/Documents/vitisProjects2/uart-pl/_ide/bitstream/uart_pl_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/darkr/Documents/vitisProjects2/uart_pl_wrapper/export/uart_pl_wrapper/hw/uart_pl_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/darkr/Documents/vitisProjects2/uart-pl/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/darkr/Documents/vitisProjects2/uart-pl/Debug/uart-pl.elf
configparams force-mem-access 0
----------------End of Script----------------

05:51:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:51:18 INFO  : 'con' command is executed.
05:51:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:51:18 INFO  : Launch script is exported to file 'C:\Users\darkr\Documents\vitisProjects2\uart-pl_system\_ide\scripts\debugger_uart-pl-default.tcl'
05:52:00 INFO  : Disconnected from the channel tcfchan#2.
05:52:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:52:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

05:52:03 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
05:52:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:52:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB759FA' is selected.
05:52:23 INFO  : 'jtag frequency' command is executed.
05:52:23 INFO  : Context for 'APU' is selected.
05:52:24 INFO  : System reset is completed.
05:52:27 INFO  : 'after 3000' command is executed.
05:52:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}' command is executed.
05:52:28 INFO  : Device configured successfully with "C:/Users/darkr/Documents/vitisProjects2/uart-pl/_ide/bitstream/uart_pl_wrapper.bit"
05:52:28 INFO  : Context for 'APU' is selected.
05:52:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/darkr/Documents/vitisProjects2/uart_pl_wrapper/export/uart_pl_wrapper/hw/uart_pl_wrapper.xsa'.
05:52:28 INFO  : 'configparams force-mem-access 1' command is executed.
05:52:28 INFO  : Context for 'APU' is selected.
05:52:28 INFO  : Sourcing of 'C:/Users/darkr/Documents/vitisProjects2/uart-pl/_ide/psinit/ps7_init.tcl' is done.
05:52:28 INFO  : 'ps7_init' command is executed.
05:52:28 INFO  : 'ps7_post_config' command is executed.
05:52:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:52:28 INFO  : The application 'C:/Users/darkr/Documents/vitisProjects2/uart-pl/Debug/uart-pl.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:52:28 INFO  : 'configparams force-mem-access 0' command is executed.
05:52:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}
fpga -file C:/Users/darkr/Documents/vitisProjects2/uart-pl/_ide/bitstream/uart_pl_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/darkr/Documents/vitisProjects2/uart_pl_wrapper/export/uart_pl_wrapper/hw/uart_pl_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/darkr/Documents/vitisProjects2/uart-pl/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/darkr/Documents/vitisProjects2/uart-pl/Debug/uart-pl.elf
configparams force-mem-access 0
----------------End of Script----------------

05:52:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:52:29 INFO  : 'con' command is executed.
05:52:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:52:29 INFO  : Launch script is exported to file 'C:\Users\darkr\Documents\vitisProjects2\uart-pl_system\_ide\scripts\debugger_uart-pl-default.tcl'
05:53:55 INFO  : Disconnected from the channel tcfchan#3.
05:53:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:54:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

05:54:05 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
05:54:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:54:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB759FA' is selected.
05:54:12 INFO  : 'jtag frequency' command is executed.
05:54:12 INFO  : Context for 'APU' is selected.
05:54:12 INFO  : System reset is completed.
05:54:15 INFO  : 'after 3000' command is executed.
05:54:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}' command is executed.
05:54:17 INFO  : Device configured successfully with "C:/Users/darkr/Documents/vitisProjects2/uart2/_ide/bitstream/pmod_wrapper.bit"
05:54:17 INFO  : Context for 'APU' is selected.
05:54:17 INFO  : Hardware design and registers information is loaded from 'C:/Users/darkr/Documents/vitisProjects2/pmod_wrapper_1/export/pmod_wrapper_1/hw/pmod_wrapper.xsa'.
05:54:17 INFO  : 'configparams force-mem-access 1' command is executed.
05:54:17 INFO  : Context for 'APU' is selected.
05:54:17 INFO  : Sourcing of 'C:/Users/darkr/Documents/vitisProjects2/uart2/_ide/psinit/ps7_init.tcl' is done.
05:54:17 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
05:54:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}
fpga -file C:/Users/darkr/Documents/vitisProjects2/uart2/_ide/bitstream/pmod_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/darkr/Documents/vitisProjects2/pmod_wrapper_1/export/pmod_wrapper_1/hw/pmod_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/darkr/Documents/vitisProjects2/uart2/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

05:54:17 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
05:54:25 INFO  : Checking for BSP changes to sync application flags for project 'uart-pl'...
05:54:35 INFO  : Checking for BSP changes to sync application flags for project 'uart2'...
05:54:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:54:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB759FA' is selected.
05:54:52 INFO  : 'jtag frequency' command is executed.
05:54:52 INFO  : Context for 'APU' is selected.
05:54:52 INFO  : System reset is completed.
05:54:55 INFO  : 'after 3000' command is executed.
05:54:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}' command is executed.
05:54:57 INFO  : Device configured successfully with "C:/Users/darkr/Documents/vitisProjects2/uart2/_ide/bitstream/pmod_wrapper.bit"
05:54:57 INFO  : Context for 'APU' is selected.
05:54:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/darkr/Documents/vitisProjects2/pmod_wrapper_1/export/pmod_wrapper_1/hw/pmod_wrapper.xsa'.
05:54:57 INFO  : 'configparams force-mem-access 1' command is executed.
05:54:57 INFO  : Context for 'APU' is selected.
05:54:57 INFO  : Sourcing of 'C:/Users/darkr/Documents/vitisProjects2/uart2/_ide/psinit/ps7_init.tcl' is done.
05:54:57 INFO  : 'ps7_init' command is executed.
05:54:57 INFO  : 'ps7_post_config' command is executed.
05:54:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:54:57 INFO  : The application 'C:/Users/darkr/Documents/vitisProjects2/uart2/Debug/uart2.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:54:57 INFO  : 'configparams force-mem-access 0' command is executed.
05:54:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}
fpga -file C:/Users/darkr/Documents/vitisProjects2/uart2/_ide/bitstream/pmod_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/darkr/Documents/vitisProjects2/pmod_wrapper_1/export/pmod_wrapper_1/hw/pmod_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/darkr/Documents/vitisProjects2/uart2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/darkr/Documents/vitisProjects2/uart2/Debug/uart2.elf
configparams force-mem-access 0
----------------End of Script----------------

05:54:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:54:58 INFO  : 'con' command is executed.
05:54:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:54:58 INFO  : Launch script is exported to file 'C:\Users\darkr\Documents\vitisProjects2\uart2_system\_ide\scripts\debugger_uart2-default.tcl'
05:55:32 INFO  : Checking for BSP changes to sync application flags for project 'uart-pl'...
05:55:44 INFO  : Disconnected from the channel tcfchan#4.
05:55:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:55:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

05:55:45 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
05:55:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:55:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB759FA' is selected.
05:55:51 INFO  : 'jtag frequency' command is executed.
05:55:51 INFO  : Context for 'APU' is selected.
05:55:51 INFO  : System reset is completed.
05:55:54 INFO  : 'after 3000' command is executed.
05:55:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}' command is executed.
05:55:56 INFO  : Device configured successfully with "C:/Users/darkr/Documents/vitisProjects2/uart-pl/_ide/bitstream/uart_pl_wrapper.bit"
05:55:56 INFO  : Context for 'APU' is selected.
05:55:56 INFO  : Hardware design and registers information is loaded from 'C:/Users/darkr/Documents/vitisProjects2/uart_pl_wrapper/export/uart_pl_wrapper/hw/uart_pl_wrapper.xsa'.
05:55:56 INFO  : 'configparams force-mem-access 1' command is executed.
05:55:56 INFO  : Context for 'APU' is selected.
05:55:56 INFO  : Sourcing of 'C:/Users/darkr/Documents/vitisProjects2/uart-pl/_ide/psinit/ps7_init.tcl' is done.
05:55:56 INFO  : 'ps7_init' command is executed.
05:55:56 INFO  : 'ps7_post_config' command is executed.
05:55:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:55:56 INFO  : The application 'C:/Users/darkr/Documents/vitisProjects2/uart-pl/Debug/uart-pl.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:55:56 INFO  : 'configparams force-mem-access 0' command is executed.
05:55:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}
fpga -file C:/Users/darkr/Documents/vitisProjects2/uart-pl/_ide/bitstream/uart_pl_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/darkr/Documents/vitisProjects2/uart_pl_wrapper/export/uart_pl_wrapper/hw/uart_pl_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/darkr/Documents/vitisProjects2/uart-pl/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/darkr/Documents/vitisProjects2/uart-pl/Debug/uart-pl.elf
configparams force-mem-access 0
----------------End of Script----------------

05:55:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:55:56 INFO  : 'con' command is executed.
05:55:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:55:56 INFO  : Launch script is exported to file 'C:\Users\darkr\Documents\vitisProjects2\uart-pl_system\_ide\scripts\debugger_uart-pl-default.tcl'
05:56:35 INFO  : Disconnected from the channel tcfchan#7.
05:56:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:56:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

05:56:45 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
05:56:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:56:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB759FA' is selected.
05:56:58 INFO  : 'jtag frequency' command is executed.
05:56:58 INFO  : Context for 'APU' is selected.
05:56:58 INFO  : System reset is completed.
05:57:01 INFO  : 'after 3000' command is executed.
05:57:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}' command is executed.
05:57:02 INFO  : Device configured successfully with "C:/Users/darkr/Documents/vitisProjects2/uart-pl/_ide/bitstream/uart_pl_wrapper.bit"
05:57:02 INFO  : Context for 'APU' is selected.
05:57:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/darkr/Documents/vitisProjects2/uart_pl_wrapper/export/uart_pl_wrapper/hw/uart_pl_wrapper.xsa'.
05:57:02 INFO  : 'configparams force-mem-access 1' command is executed.
05:57:02 INFO  : Context for 'APU' is selected.
05:57:02 INFO  : Sourcing of 'C:/Users/darkr/Documents/vitisProjects2/uart-pl/_ide/psinit/ps7_init.tcl' is done.
05:57:02 INFO  : 'ps7_init' command is executed.
05:57:02 INFO  : 'ps7_post_config' command is executed.
05:57:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:57:03 INFO  : The application 'C:/Users/darkr/Documents/vitisProjects2/uart-pl/Debug/uart-pl.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:57:03 INFO  : 'configparams force-mem-access 0' command is executed.
05:57:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}
fpga -file C:/Users/darkr/Documents/vitisProjects2/uart-pl/_ide/bitstream/uart_pl_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/darkr/Documents/vitisProjects2/uart_pl_wrapper/export/uart_pl_wrapper/hw/uart_pl_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/darkr/Documents/vitisProjects2/uart-pl/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/darkr/Documents/vitisProjects2/uart-pl/Debug/uart-pl.elf
configparams force-mem-access 0
----------------End of Script----------------

05:57:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:57:03 INFO  : 'con' command is executed.
05:57:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:57:03 INFO  : Launch script is exported to file 'C:\Users\darkr\Documents\vitisProjects2\uart-pl_system\_ide\scripts\debugger_uart-pl-default.tcl'
05:58:25 INFO  : Checking for BSP changes to sync application flags for project 'uart-pl'...
05:59:21 INFO  : Disconnected from the channel tcfchan#8.
05:59:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:59:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

05:59:31 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
05:59:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:59:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB759FA' is selected.
05:59:37 INFO  : 'jtag frequency' command is executed.
05:59:37 INFO  : Context for 'APU' is selected.
05:59:37 INFO  : System reset is completed.
05:59:40 INFO  : 'after 3000' command is executed.
05:59:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}' command is executed.
05:59:41 INFO  : Device configured successfully with "C:/Users/darkr/Documents/vitisProjects2/uart-pl/_ide/bitstream/uart_pl_wrapper.bit"
05:59:41 INFO  : Context for 'APU' is selected.
05:59:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/darkr/Documents/vitisProjects2/uart_pl_wrapper/export/uart_pl_wrapper/hw/uart_pl_wrapper.xsa'.
05:59:42 INFO  : 'configparams force-mem-access 1' command is executed.
05:59:42 INFO  : Context for 'APU' is selected.
05:59:42 INFO  : Sourcing of 'C:/Users/darkr/Documents/vitisProjects2/uart-pl/_ide/psinit/ps7_init.tcl' is done.
05:59:42 INFO  : 'ps7_init' command is executed.
05:59:42 INFO  : 'ps7_post_config' command is executed.
05:59:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:59:42 INFO  : The application 'C:/Users/darkr/Documents/vitisProjects2/uart-pl/Debug/uart-pl.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:59:42 INFO  : 'configparams force-mem-access 0' command is executed.
05:59:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}
fpga -file C:/Users/darkr/Documents/vitisProjects2/uart-pl/_ide/bitstream/uart_pl_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/darkr/Documents/vitisProjects2/uart_pl_wrapper/export/uart_pl_wrapper/hw/uart_pl_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/darkr/Documents/vitisProjects2/uart-pl/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/darkr/Documents/vitisProjects2/uart-pl/Debug/uart-pl.elf
configparams force-mem-access 0
----------------End of Script----------------

05:59:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:59:42 INFO  : 'con' command is executed.
05:59:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

05:59:42 INFO  : Launch script is exported to file 'C:\Users\darkr\Documents\vitisProjects2\uart-pl_system\_ide\scripts\debugger_uart-pl-default.tcl'
06:26:10 INFO  : Checking for BSP changes to sync application flags for project 'uart-pl'...
06:26:58 INFO  : Checking for BSP changes to sync application flags for project 'uart-pl'...
06:29:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:29:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}' command is executed.
06:29:13 INFO  : Device configured successfully with "C:/Users/darkr/Documents/vitisProjects2/uart-pl/_ide/bitstream/uart_pl_wrapper.bit"
06:30:38 INFO  : Disconnected from the channel tcfchan#10.
06:30:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:30:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB759FA' is selected.
06:30:40 INFO  : 'jtag frequency' command is executed.
06:30:40 INFO  : Context for 'APU' is selected.
06:30:40 INFO  : System reset is completed.
06:30:43 INFO  : 'after 3000' command is executed.
06:30:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}' command is executed.
06:30:44 INFO  : Device configured successfully with "C:/Users/darkr/Documents/vitisProjects2/uart-pl/_ide/bitstream/uart_pl_wrapper.bit"
06:30:44 INFO  : Context for 'APU' is selected.
06:30:44 INFO  : Hardware design and registers information is loaded from 'C:/Users/darkr/Documents/vitisProjects2/uart_pl_wrapper/export/uart_pl_wrapper/hw/uart_pl_wrapper.xsa'.
06:30:44 INFO  : 'configparams force-mem-access 1' command is executed.
06:30:44 INFO  : Context for 'APU' is selected.
06:30:44 INFO  : Sourcing of 'C:/Users/darkr/Documents/vitisProjects2/uart-pl/_ide/psinit/ps7_init.tcl' is done.
06:30:45 INFO  : 'ps7_init' command is executed.
06:30:45 INFO  : 'ps7_post_config' command is executed.
06:30:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:30:45 INFO  : The application 'C:/Users/darkr/Documents/vitisProjects2/uart-pl/Debug/uart-pl.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:30:45 INFO  : 'configparams force-mem-access 0' command is executed.
06:30:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}
fpga -file C:/Users/darkr/Documents/vitisProjects2/uart-pl/_ide/bitstream/uart_pl_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/darkr/Documents/vitisProjects2/uart_pl_wrapper/export/uart_pl_wrapper/hw/uart_pl_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/darkr/Documents/vitisProjects2/uart-pl/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/darkr/Documents/vitisProjects2/uart-pl/Debug/uart-pl.elf
configparams force-mem-access 0
----------------End of Script----------------

06:30:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:30:45 INFO  : 'con' command is executed.
06:30:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:30:45 INFO  : Launch script is exported to file 'C:\Users\darkr\Documents\vitisProjects2\uart-pl_system\_ide\scripts\debugger_uart-pl-default.tcl'
06:31:23 INFO  : Checking for BSP changes to sync application flags for project 'uart-pl'...
06:31:40 INFO  : Disconnected from the channel tcfchan#13.
06:31:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:31:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB759FA' is selected.
06:31:41 INFO  : 'jtag frequency' command is executed.
06:31:41 INFO  : Context for 'APU' is selected.
06:31:42 INFO  : System reset is completed.
06:31:45 INFO  : 'after 3000' command is executed.
06:31:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}' command is executed.
06:31:46 INFO  : Device configured successfully with "C:/Users/darkr/Documents/vitisProjects2/uart-pl/_ide/bitstream/uart_pl_wrapper.bit"
06:31:46 INFO  : Context for 'APU' is selected.
06:31:46 INFO  : Hardware design and registers information is loaded from 'C:/Users/darkr/Documents/vitisProjects2/uart_pl_wrapper/export/uart_pl_wrapper/hw/uart_pl_wrapper.xsa'.
06:31:46 INFO  : 'configparams force-mem-access 1' command is executed.
06:31:46 INFO  : Context for 'APU' is selected.
06:31:46 INFO  : Sourcing of 'C:/Users/darkr/Documents/vitisProjects2/uart-pl/_ide/psinit/ps7_init.tcl' is done.
06:31:46 INFO  : 'ps7_init' command is executed.
06:31:46 INFO  : 'ps7_post_config' command is executed.
06:31:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:31:47 INFO  : The application 'C:/Users/darkr/Documents/vitisProjects2/uart-pl/Debug/uart-pl.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:31:47 INFO  : 'configparams force-mem-access 0' command is executed.
06:31:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}
fpga -file C:/Users/darkr/Documents/vitisProjects2/uart-pl/_ide/bitstream/uart_pl_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/darkr/Documents/vitisProjects2/uart_pl_wrapper/export/uart_pl_wrapper/hw/uart_pl_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/darkr/Documents/vitisProjects2/uart-pl/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/darkr/Documents/vitisProjects2/uart-pl/Debug/uart-pl.elf
configparams force-mem-access 0
----------------End of Script----------------

06:31:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:31:47 INFO  : 'con' command is executed.
06:31:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:31:47 INFO  : Launch script is exported to file 'C:\Users\darkr\Documents\vitisProjects2\uart-pl_system\_ide\scripts\debugger_uart-pl-default.tcl'
06:32:12 INFO  : Checking for BSP changes to sync application flags for project 'uart-pl'...
06:32:34 INFO  : Disconnected from the channel tcfchan#14.
06:32:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:32:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB759FA' is selected.
06:32:36 ERROR : port closed
06:32:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

06:32:36 ERROR : port closed
06:32:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:32:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB759FA' is selected.
06:32:56 INFO  : 'jtag frequency' command is executed.
06:32:56 INFO  : Context for 'APU' is selected.
06:32:56 INFO  : System reset is completed.
06:32:59 INFO  : 'after 3000' command is executed.
06:32:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}' command is executed.
06:33:01 INFO  : Device configured successfully with "C:/Users/darkr/Documents/vitisProjects2/uart-pl/_ide/bitstream/uart_pl_wrapper.bit"
06:33:01 INFO  : Context for 'APU' is selected.
06:33:01 INFO  : Hardware design and registers information is loaded from 'C:/Users/darkr/Documents/vitisProjects2/uart_pl_wrapper/export/uart_pl_wrapper/hw/uart_pl_wrapper.xsa'.
06:33:01 INFO  : 'configparams force-mem-access 1' command is executed.
06:33:01 INFO  : Context for 'APU' is selected.
06:33:01 INFO  : Sourcing of 'C:/Users/darkr/Documents/vitisProjects2/uart-pl/_ide/psinit/ps7_init.tcl' is done.
06:33:01 INFO  : 'ps7_init' command is executed.
06:33:01 INFO  : 'ps7_post_config' command is executed.
06:33:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:33:01 INFO  : The application 'C:/Users/darkr/Documents/vitisProjects2/uart-pl/Debug/uart-pl.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:33:01 INFO  : 'configparams force-mem-access 0' command is executed.
06:33:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}
fpga -file C:/Users/darkr/Documents/vitisProjects2/uart-pl/_ide/bitstream/uart_pl_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/darkr/Documents/vitisProjects2/uart_pl_wrapper/export/uart_pl_wrapper/hw/uart_pl_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/darkr/Documents/vitisProjects2/uart-pl/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/darkr/Documents/vitisProjects2/uart-pl/Debug/uart-pl.elf
configparams force-mem-access 0
----------------End of Script----------------

06:33:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:33:01 INFO  : 'con' command is executed.
06:33:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:33:01 INFO  : Launch script is exported to file 'C:\Users\darkr\Documents\vitisProjects2\uart-pl_system\_ide\scripts\debugger_uart-pl-default.tcl'
06:34:24 INFO  : Checking for BSP changes to sync application flags for project 'uart-pl'...
06:34:42 INFO  : Disconnected from the channel tcfchan#15.
06:34:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:34:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB759FA' is selected.
06:34:43 INFO  : 'jtag frequency' command is executed.
06:34:43 INFO  : Context for 'APU' is selected.
06:34:44 INFO  : System reset is completed.
06:34:47 INFO  : 'after 3000' command is executed.
06:34:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}' command is executed.
06:34:48 INFO  : Device configured successfully with "C:/Users/darkr/Documents/vitisProjects2/uart-pl/_ide/bitstream/uart_pl_wrapper.bit"
06:34:48 INFO  : Context for 'APU' is selected.
06:34:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/darkr/Documents/vitisProjects2/uart_pl_wrapper/export/uart_pl_wrapper/hw/uart_pl_wrapper.xsa'.
06:34:48 INFO  : 'configparams force-mem-access 1' command is executed.
06:34:48 INFO  : Context for 'APU' is selected.
06:34:48 INFO  : Sourcing of 'C:/Users/darkr/Documents/vitisProjects2/uart-pl/_ide/psinit/ps7_init.tcl' is done.
06:34:48 INFO  : 'ps7_init' command is executed.
06:34:48 INFO  : 'ps7_post_config' command is executed.
06:34:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:34:48 INFO  : The application 'C:/Users/darkr/Documents/vitisProjects2/uart-pl/Debug/uart-pl.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:34:48 INFO  : 'configparams force-mem-access 0' command is executed.
06:34:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}
fpga -file C:/Users/darkr/Documents/vitisProjects2/uart-pl/_ide/bitstream/uart_pl_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/darkr/Documents/vitisProjects2/uart_pl_wrapper/export/uart_pl_wrapper/hw/uart_pl_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/darkr/Documents/vitisProjects2/uart-pl/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/darkr/Documents/vitisProjects2/uart-pl/Debug/uart-pl.elf
configparams force-mem-access 0
----------------End of Script----------------

06:34:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:34:49 INFO  : 'con' command is executed.
06:34:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:34:49 INFO  : Launch script is exported to file 'C:\Users\darkr\Documents\vitisProjects2\uart-pl_system\_ide\scripts\debugger_uart-pl-default.tcl'
06:37:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:37:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}' command is executed.
06:37:51 INFO  : Device configured successfully with "C:/Users/darkr/Documents/vitisProjects2/uart-pl/_ide/bitstream/uart_pl_wrapper.bit"
06:38:08 INFO  : Disconnected from the channel tcfchan#16.
06:38:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:38:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

06:38:18 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
06:38:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:38:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB759FA' is selected.
06:38:22 INFO  : 'jtag frequency' command is executed.
06:38:22 INFO  : Context for 'APU' is selected.
06:38:22 INFO  : System reset is completed.
06:38:25 INFO  : 'after 3000' command is executed.
06:38:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}' command is executed.
06:38:26 INFO  : Device configured successfully with "C:/Users/darkr/Documents/vitisProjects2/uart-pl/_ide/bitstream/uart_pl_wrapper.bit"
06:38:27 INFO  : Context for 'APU' is selected.
06:38:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/darkr/Documents/vitisProjects2/uart_pl_wrapper/export/uart_pl_wrapper/hw/uart_pl_wrapper.xsa'.
06:38:27 INFO  : 'configparams force-mem-access 1' command is executed.
06:38:27 INFO  : Context for 'APU' is selected.
06:38:27 INFO  : Sourcing of 'C:/Users/darkr/Documents/vitisProjects2/uart-pl/_ide/psinit/ps7_init.tcl' is done.
06:38:27 INFO  : 'ps7_init' command is executed.
06:38:27 INFO  : 'ps7_post_config' command is executed.
06:38:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:38:27 INFO  : The application 'C:/Users/darkr/Documents/vitisProjects2/uart-pl/Debug/uart-pl.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:38:27 INFO  : 'configparams force-mem-access 0' command is executed.
06:38:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}
fpga -file C:/Users/darkr/Documents/vitisProjects2/uart-pl/_ide/bitstream/uart_pl_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/darkr/Documents/vitisProjects2/uart_pl_wrapper/export/uart_pl_wrapper/hw/uart_pl_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/darkr/Documents/vitisProjects2/uart-pl/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/darkr/Documents/vitisProjects2/uart-pl/Debug/uart-pl.elf
configparams force-mem-access 0
----------------End of Script----------------

06:38:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:38:27 INFO  : 'con' command is executed.
06:38:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

06:38:27 INFO  : Launch script is exported to file 'C:\Users\darkr\Documents\vitisProjects2\uart-pl_system\_ide\scripts\debugger_uart-pl-default.tcl'
06:46:13 INFO  : Hardware specification for platform project 'uart_pl_wrapper' is updated.
06:46:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:46:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}' command is executed.
06:46:37 INFO  : Device configured successfully with "C:/Users/darkr/Documents/vitisProjects2/uart-pl/_ide/bitstream/uart_pl_wrapper.bit"
06:48:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:48:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB759FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AB759FA-13722093-0"}' command is executed.
06:48:19 INFO  : Device configured successfully with "C:/Users/darkr/Documents/vitisProjects2/uart-pl/_ide/bitstream/uart_pl_wrapper.bit"
06:48:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:09:08 ERROR : An unexpected exception occurred in the module 'reading platform'
07:09:13 ERROR : An unexpected exception occurred in the module 'reading platform'
07:10:42 INFO  : Disconnected from the channel tcfchan#17.
07:13:07 DEBUG : Logs will be stored at 'C:/Users/darkr/Documents/vitisProjects2/IDE.log'.
07:13:08 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\darkr\Documents\vitisProjects2\temp_xsdb_launch_script.tcl
07:13:11 INFO  : XSCT server has started successfully.
07:13:11 INFO  : Successfully done setting XSCT server connection channel  
07:13:11 INFO  : plnx-install-location is set to ''
07:13:11 INFO  : Successfully done setting workspace for the tool. 
07:13:12 INFO  : Platform repository initialization has completed.
07:13:12 INFO  : Successfully done query RDI_DATADIR 
07:13:13 INFO  : Registering command handlers for Vitis TCF services
07:18:24 DEBUG : Logs will be stored at 'C:/Users/darkr/Documents/vivadoProjects/uart-pl/vitis/IDE.log'.
07:18:24 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\darkr\Documents\vivadoProjects\uart-pl\vitis\temp_xsdb_launch_script.tcl
07:18:26 INFO  : XSCT server has started successfully.
07:18:26 INFO  : plnx-install-location is set to ''
07:18:26 INFO  : Successfully done setting XSCT server connection channel  
07:18:26 INFO  : Successfully done setting workspace for the tool. 
07:18:27 INFO  : Platform repository initialization has completed.
07:18:27 INFO  : Successfully done query RDI_DATADIR 
07:18:28 INFO  : Registering command handlers for Vitis TCF services
