
*** Running vivado
    with args -log design_1_microblaze_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_microblaze_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_microblaze_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 297.840 ; gain = 87.672
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex1_1/ex1_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_0' (63#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex1_1/ex1_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:190]
Finished RTL Elaboration : Time (s): cpu = 00:00:36 ; elapsed = 00:00:52 . Memory (MB): peak = 494.813 ; gain = 284.645
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:54 . Memory (MB): peak = 494.813 ; gain = 284.645
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 739.555 ; gain = 1.926
Finished Constraint Validation : Time (s): cpu = 00:01:06 ; elapsed = 00:01:28 . Memory (MB): peak = 739.555 ; gain = 529.387
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:06 ; elapsed = 00:01:28 . Memory (MB): peak = 739.555 ; gain = 529.387
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:28 . Memory (MB): peak = 739.555 ; gain = 529.387
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:18 ; elapsed = 00:01:42 . Memory (MB): peak = 739.555 ; gain = 529.387
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:11 ; elapsed = 00:02:42 . Memory (MB): peak = 739.555 ; gain = 529.387
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:32 ; elapsed = 00:03:05 . Memory (MB): peak = 739.555 ; gain = 529.387
Finished Timing Optimization : Time (s): cpu = 00:02:38 ; elapsed = 00:03:11 . Memory (MB): peak = 739.555 ; gain = 529.387
Finished Technology Mapping : Time (s): cpu = 00:02:45 ; elapsed = 00:03:19 . Memory (MB): peak = 739.555 ; gain = 529.387
Finished IO Insertion : Time (s): cpu = 00:02:46 ; elapsed = 00:03:21 . Memory (MB): peak = 739.555 ; gain = 529.387
Finished Renaming Generated Instances : Time (s): cpu = 00:02:47 ; elapsed = 00:03:21 . Memory (MB): peak = 739.555 ; gain = 529.387
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:48 ; elapsed = 00:03:23 . Memory (MB): peak = 739.555 ; gain = 529.387
Finished Renaming Generated Ports : Time (s): cpu = 00:02:48 ; elapsed = 00:03:23 . Memory (MB): peak = 739.555 ; gain = 529.387
Finished Handling Custom Attributes : Time (s): cpu = 00:02:48 ; elapsed = 00:03:23 . Memory (MB): peak = 739.555 ; gain = 529.387
Finished Renaming Generated Nets : Time (s): cpu = 00:02:48 ; elapsed = 00:03:23 . Memory (MB): peak = 739.555 ; gain = 529.387

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |AND2B1L    |     4|
|2     |CARRY4     |     1|
|3     |LUT1       |    31|
|4     |LUT2       |    90|
|5     |LUT3       |   326|
|6     |LUT4       |   182|
|7     |LUT5       |   337|
|8     |LUT6       |   493|
|9     |LUT6_2     |    64|
|10    |MULT_AND   |     1|
|11    |MUXCY_L    |   173|
|12    |MUXF7      |   120|
|13    |RAM32M     |    16|
|14    |RAM32X1D   |    32|
|15    |RAMB36E1   |     2|
|16    |RAMB36E1_1 |     4|
|17    |SRL16E     |   162|
|18    |SRLC16E    |     8|
|19    |XORCY      |    94|
|20    |FDCE       |   143|
|21    |FDE        |    32|
|22    |FDR        |   123|
|23    |FDRE       |  1758|
|24    |FDS        |     1|
|25    |FDSE       |    60|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:48 ; elapsed = 00:03:23 . Memory (MB): peak = 739.555 ; gain = 529.387
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1139.109 ; gain = 399.555
synth_design: Time (s): cpu = 00:02:56 ; elapsed = 00:03:22 . Memory (MB): peak = 1139.113 ; gain = 922.223
