module ultimate(data_to_pc, data_from_pc, fast_clock, l0, l1, l2, l3, start_process, start_transmit, g1, g2, g3);

				wire [ 7: 0] dm_out_a;
				wire [ 7: 0] dm_out_b;
				wire [ 7: 0] dm_out_c;
				wire [ 7: 0] dm_out_d;	
				wire [ 15: 0] im_out_a;
				wire [ 15: 0] im_out_b;
				wire [ 15: 0] im_out_c;
				wire [ 15: 0] im_out_d;
				wire [ 15: 0] r2_out_a;
				wire [ 15: 0] r2_out_b;
				wire [ 15: 0] r2_out_c;
				wire [ 15: 0] r2_out_d;
				wire dm_en_a;
				wire dm_en_b;
				wire dm_en_c;
				wire dm_en_d;
				wire [ 15: 0] ar_out_a;
				wire [ 15: 0] ar_out_b;
				wire [ 15: 0] ar_out_c;
				wire [ 15: 0] ar_out_d;
				wire [ 15: 0] pc_out_a;
				wire [ 15: 0] pc_out_b;
				wire [ 15: 0] pc_out_c;
				wire [ 15: 0] pc_out_d;

				wire end_process;

				wire [ 1: 0] status;
				
				input wire start_process;
				input wire fast_clock;
				wire clock;
				reg begin_process;