

================================================================
== Vivado HLS Report for 'dct_Loop_Xpose_Col_Outer_Loop_proc'
================================================================
* Date:           Fri Mar 13 22:15:21 2015

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        DCT_HLS_Project
* Solution:       solution5
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      4.78|        1.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   67|   67|   67|   67|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |   65|   65|         3|          1|          1|    64|    yes   |
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     54|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     19|
|Register         |        -|      -|      39|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      39|     73|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_141_p2                    |     +    |      0|  0|   4|           4|           1|
    |indvar_flatten_next_fu_107_p2  |     +    |      0|  0|   7|           7|           1|
    |j6_fu_127_p2                   |     +    |      0|  0|   4|           4|           1|
    |p_addr1_fu_161_p2              |     +    |      0|  0|   8|           8|           8|
    |p_addr5_fu_186_p2              |     +    |      0|  0|   8|           8|           8|
    |i_3_i_mid2_fu_119_p3           |  Select  |      0|  0|   4|           1|           1|
    |j_1_i_mid2_fu_133_p3           |  Select  |      0|  0|   4|           1|           4|
    |exitcond_flatten_fu_101_p2     |   icmp   |      0|  0|   8|           7|           8|
    |exitcond_i8_fu_113_p2          |   icmp   |      0|  0|   5|           4|           5|
    |ap_sig_bdd_76                  |    or    |      0|  0|   2|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|  54|          45|          38|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |i_3_i_reg_89           |   4|          2|    4|          8|
    |indvar_flatten_reg_67  |   7|          2|    7|         14|
    |j_1_i_phi_fu_82_p4     |   4|          2|    4|          8|
    |j_1_i_reg_78           |   4|          2|    4|          8|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  19|          8|   19|         38|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+---+-----+-----------+
    |                      Name                     | FF| Bits| Const Bits|
    +-----------------------------------------------+---+-----+-----------+
    |ap_CS_fsm                                      |  2|    2|          0|
    |ap_done_reg                                    |  1|    1|          0|
    |ap_reg_ppiten_pp0_it0                          |  1|    1|          0|
    |ap_reg_ppiten_pp0_it1                          |  1|    1|          0|
    |ap_reg_ppiten_pp0_it2                          |  1|    1|          0|
    |ap_reg_ppstg_exitcond_flatten_reg_197_pp0_it1  |  1|    1|          0|
    |ap_reg_ppstg_i_3_i_mid2_reg_206_pp0_it1        |  4|    4|          0|
    |ap_reg_ppstg_j_1_i_mid2_reg_212_pp0_it1        |  4|    4|          0|
    |exitcond_flatten_reg_197                       |  1|    1|          0|
    |i_3_i_mid2_reg_206                             |  4|    4|          0|
    |i_3_i_reg_89                                   |  4|    4|          0|
    |indvar_flatten_reg_67                          |  7|    7|          0|
    |j_1_i_mid2_reg_212                             |  4|    4|          0|
    |j_1_i_reg_78                                   |  4|    4|          0|
    +-----------------------------------------------+---+-----+-----------+
    |Total                                          | 39|   39|          0|
    +-----------------------------------------------+---+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+---------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | dct_Loop_Xpose_Col_Outer_Loop_proc | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | dct_Loop_Xpose_Col_Outer_Loop_proc | return value |
|ap_start             |  in |    1| ap_ctrl_hs | dct_Loop_Xpose_Col_Outer_Loop_proc | return value |
|ap_done              | out |    1| ap_ctrl_hs | dct_Loop_Xpose_Col_Outer_Loop_proc | return value |
|ap_continue          |  in |    1| ap_ctrl_hs | dct_Loop_Xpose_Col_Outer_Loop_proc | return value |
|ap_idle              | out |    1| ap_ctrl_hs | dct_Loop_Xpose_Col_Outer_Loop_proc | return value |
|ap_ready             | out |    1| ap_ctrl_hs | dct_Loop_Xpose_Col_Outer_Loop_proc | return value |
|col_outbuf_address0  | out |    6|  ap_memory |             col_outbuf             |     array    |
|col_outbuf_ce0       | out |    1|  ap_memory |             col_outbuf             |     array    |
|col_outbuf_q0        |  in |   16|  ap_memory |             col_outbuf             |     array    |
|buf_2d_out_address0  | out |    6|  ap_memory |             buf_2d_out             |     array    |
|buf_2d_out_ce0       | out |    1|  ap_memory |             buf_2d_out             |     array    |
|buf_2d_out_we0       | out |    1|  ap_memory |             buf_2d_out             |     array    |
|buf_2d_out_d0        | out |   16|  ap_memory |             buf_2d_out             |     array    |
+---------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
* FSM state operations: 

 <State 1>: 1.35ns
ST_1: stg_6 [1/1] 1.35ns
newFuncRoot:0  br label %0


 <State 2>: 4.05ns
ST_2: indvar_flatten [1/1] 0.00ns
:0  %indvar_flatten = phi i7 [ 0, %newFuncRoot ], [ %indvar_flatten_next, %.preheader.i ]

ST_2: j_1_i [1/1] 0.00ns
:1  %j_1_i = phi i4 [ 0, %newFuncRoot ], [ %j_1_i_mid2, %.preheader.i ]

ST_2: i_3_i [1/1] 0.00ns
:2  %i_3_i = phi i4 [ 0, %newFuncRoot ], [ %i, %.preheader.i ]

ST_2: exitcond_flatten [1/1] 1.97ns
:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_2: indvar_flatten_next [1/1] 1.72ns
:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_2: stg_12 [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %dct_2d.exit.exitStub, label %.preheader.i

ST_2: exitcond_i8 [1/1] 1.88ns
.preheader.i:2  %exitcond_i8 = icmp eq i4 %i_3_i, -8

ST_2: i_3_i_mid2 [1/1] 1.37ns
.preheader.i:3  %i_3_i_mid2 = select i1 %exitcond_i8, i4 0, i4 %i_3_i

ST_2: j6 [1/1] 0.80ns
.preheader.i:4  %j6 = add i4 %j_1_i, 1

ST_2: j_1_i_mid2 [1/1] 1.37ns
.preheader.i:5  %j_1_i_mid2 = select i1 %exitcond_i8, i4 %j6, i4 %j_1_i

ST_2: i [1/1] 0.80ns
.preheader.i:24  %i = add i4 %i_3_i_mid2, 1


 <State 3>: 4.11ns
ST_3: tmp_9_trn_cast [1/1] 0.00ns
.preheader.i:10  %tmp_9_trn_cast = zext i4 %j_1_i_mid2 to i8

ST_3: tmp [1/1] 0.00ns
.preheader.i:11  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_3_i_mid2, i3 0)

ST_3: p_addr_cast [1/1] 0.00ns
.preheader.i:12  %p_addr_cast = zext i7 %tmp to i8

ST_3: p_addr1 [1/1] 1.72ns
.preheader.i:13  %p_addr1 = add i8 %p_addr_cast, %tmp_9_trn_cast

ST_3: tmp_s [1/1] 0.00ns
.preheader.i:14  %tmp_s = zext i8 %p_addr1 to i64

ST_3: col_outbuf_addr [1/1] 0.00ns
.preheader.i:15  %col_outbuf_addr = getelementptr [64 x i16]* %col_outbuf, i64 0, i64 %tmp_s

ST_3: col_outbuf_load [2/2] 2.39ns
.preheader.i:16  %col_outbuf_load = load i16* %col_outbuf_addr, align 2


 <State 4>: 4.78ns
ST_4: stg_25 [1/1] 0.00ns
.preheader.i:0  call void (...)* @_ssdm_op_SpecLoopName([42 x i8]* @str6)

ST_4: empty [1/1] 0.00ns
.preheader.i:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

ST_4: stg_27 [1/1] 0.00ns
.preheader.i:6  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str8) nounwind

ST_4: tmp_6 [1/1] 0.00ns
.preheader.i:7  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str8) nounwind

ST_4: stg_29 [1/1] 0.00ns
.preheader.i:8  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str1) nounwind

ST_4: tmp_trn_cast [1/1] 0.00ns
.preheader.i:9  %tmp_trn_cast = zext i4 %i_3_i_mid2 to i8

ST_4: col_outbuf_load [1/2] 2.39ns
.preheader.i:16  %col_outbuf_load = load i16* %col_outbuf_addr, align 2

ST_4: tmp_35 [1/1] 0.00ns
.preheader.i:17  %tmp_35 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %j_1_i_mid2, i3 0)

ST_4: p_addr4_cast [1/1] 0.00ns
.preheader.i:18  %p_addr4_cast = zext i7 %tmp_35 to i8

ST_4: p_addr5 [1/1] 1.72ns
.preheader.i:19  %p_addr5 = add i8 %p_addr4_cast, %tmp_trn_cast

ST_4: tmp_36 [1/1] 0.00ns
.preheader.i:20  %tmp_36 = zext i8 %p_addr5 to i64

ST_4: buf_2d_out_addr [1/1] 0.00ns
.preheader.i:21  %buf_2d_out_addr = getelementptr [64 x i16]* %buf_2d_out, i64 0, i64 %tmp_36

ST_4: stg_37 [1/1] 2.39ns
.preheader.i:22  store i16 %col_outbuf_load, i16* %buf_2d_out_addr, align 2

ST_4: empty_22 [1/1] 0.00ns
.preheader.i:23  %empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str8, i32 %tmp_6) nounwind

ST_4: stg_39 [1/1] 0.00ns
.preheader.i:25  br label %0


 <State 5>: 0.00ns
ST_5: stg_40 [1/1] 0.00ns
dct_2d.exit.exitStub:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ col_outbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x36e4d20; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf_2d_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x37f1260; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_6               (br               ) [ 011110]
indvar_flatten      (phi              ) [ 001000]
j_1_i               (phi              ) [ 001000]
i_3_i               (phi              ) [ 001000]
exitcond_flatten    (icmp             ) [ 001110]
indvar_flatten_next (add              ) [ 011110]
stg_12              (br               ) [ 000000]
exitcond_i8         (icmp             ) [ 000000]
i_3_i_mid2          (select           ) [ 001110]
j6                  (add              ) [ 000000]
j_1_i_mid2          (select           ) [ 011110]
i                   (add              ) [ 011110]
tmp_9_trn_cast      (zext             ) [ 000000]
tmp                 (bitconcatenate   ) [ 000000]
p_addr_cast         (zext             ) [ 000000]
p_addr1             (add              ) [ 000000]
tmp_s               (zext             ) [ 000000]
col_outbuf_addr     (getelementptr    ) [ 001010]
stg_25              (specloopname     ) [ 000000]
empty               (speclooptripcount) [ 000000]
stg_27              (specloopname     ) [ 000000]
tmp_6               (specregionbegin  ) [ 000000]
stg_29              (specpipeline     ) [ 000000]
tmp_trn_cast        (zext             ) [ 000000]
col_outbuf_load     (load             ) [ 000000]
tmp_35              (bitconcatenate   ) [ 000000]
p_addr4_cast        (zext             ) [ 000000]
p_addr5             (add              ) [ 000000]
tmp_36              (zext             ) [ 000000]
buf_2d_out_addr     (getelementptr    ) [ 000000]
stg_37              (store            ) [ 000000]
empty_22            (specregionend    ) [ 000000]
stg_39              (br               ) [ 011110]
stg_40              (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="col_outbuf">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_outbuf"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf_2d_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="col_outbuf_addr_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="16" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="8" slack="0"/>
<pin id="46" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_outbuf_addr/3 "/>
</bind>
</comp>

<comp id="49" class="1004" name="grp_access_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="6" slack="0"/>
<pin id="51" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="52" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_outbuf_load/3 "/>
</bind>
</comp>

<comp id="54" class="1004" name="buf_2d_out_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="8" slack="0"/>
<pin id="58" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_out_addr/4 "/>
</bind>
</comp>

<comp id="61" class="1004" name="stg_37_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="6" slack="0"/>
<pin id="63" dir="0" index="1" bw="16" slack="0"/>
<pin id="64" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_37/4 "/>
</bind>
</comp>

<comp id="67" class="1005" name="indvar_flatten_reg_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="7" slack="1"/>
<pin id="69" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="71" class="1004" name="indvar_flatten_phi_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="1" slack="1"/>
<pin id="73" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="7" slack="0"/>
<pin id="75" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="78" class="1005" name="j_1_i_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="4" slack="1"/>
<pin id="80" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_1_i (phireg) "/>
</bind>
</comp>

<comp id="82" class="1004" name="j_1_i_phi_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="1"/>
<pin id="84" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="4" slack="0"/>
<pin id="86" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1_i/2 "/>
</bind>
</comp>

<comp id="89" class="1005" name="i_3_i_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="4" slack="1"/>
<pin id="91" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_3_i (phireg) "/>
</bind>
</comp>

<comp id="93" class="1004" name="i_3_i_phi_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="1"/>
<pin id="95" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="4" slack="0"/>
<pin id="97" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3_i/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="exitcond_flatten_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="7" slack="0"/>
<pin id="103" dir="0" index="1" bw="7" slack="0"/>
<pin id="104" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="indvar_flatten_next_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="7" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="exitcond_i8_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="4" slack="0"/>
<pin id="115" dir="0" index="1" bw="4" slack="0"/>
<pin id="116" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i8/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="i_3_i_mid2_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="4" slack="0"/>
<pin id="122" dir="0" index="2" bw="4" slack="0"/>
<pin id="123" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_3_i_mid2/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="j6_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="4" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j6/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="j_1_i_mid2_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="4" slack="0"/>
<pin id="136" dir="0" index="2" bw="4" slack="0"/>
<pin id="137" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_1_i_mid2/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="i_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="4" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_9_trn_cast_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="1"/>
<pin id="149" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_trn_cast/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="7" slack="0"/>
<pin id="152" dir="0" index="1" bw="4" slack="1"/>
<pin id="153" dir="0" index="2" bw="1" slack="0"/>
<pin id="154" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="p_addr_cast_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="7" slack="0"/>
<pin id="159" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr_cast/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="p_addr1_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="7" slack="0"/>
<pin id="163" dir="0" index="1" bw="4" slack="0"/>
<pin id="164" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr1/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_s_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_trn_cast_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="2"/>
<pin id="174" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_trn_cast/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_35_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="7" slack="0"/>
<pin id="177" dir="0" index="1" bw="4" slack="2"/>
<pin id="178" dir="0" index="2" bw="1" slack="0"/>
<pin id="179" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_35/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="p_addr4_cast_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="7" slack="0"/>
<pin id="184" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr4_cast/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_addr5_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="7" slack="0"/>
<pin id="188" dir="0" index="1" bw="4" slack="0"/>
<pin id="189" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr5/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_36_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_36/4 "/>
</bind>
</comp>

<comp id="197" class="1005" name="exitcond_flatten_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="201" class="1005" name="indvar_flatten_next_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="7" slack="0"/>
<pin id="203" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="206" class="1005" name="i_3_i_mid2_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="1"/>
<pin id="208" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_3_i_mid2 "/>
</bind>
</comp>

<comp id="212" class="1005" name="j_1_i_mid2_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="0"/>
<pin id="214" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_1_i_mid2 "/>
</bind>
</comp>

<comp id="219" class="1005" name="i_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="0"/>
<pin id="221" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="224" class="1005" name="col_outbuf_addr_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="6" slack="1"/>
<pin id="226" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="col_outbuf_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="20" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="42" pin="3"/><net_sink comp="49" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="20" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="49" pin="2"/><net_sink comp="61" pin=1"/></net>

<net id="66"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="70"><net_src comp="4" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="77"><net_src comp="67" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="78" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="89" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="105"><net_src comp="71" pin="4"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="71" pin="4"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="93" pin="4"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="124"><net_src comp="113" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="93" pin="4"/><net_sink comp="119" pin=2"/></net>

<net id="131"><net_src comp="82" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="138"><net_src comp="113" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="127" pin="2"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="82" pin="4"/><net_sink comp="133" pin=2"/></net>

<net id="145"><net_src comp="119" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="18" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="160"><net_src comp="150" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="147" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="161" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="180"><net_src comp="16" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="18" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="185"><net_src comp="175" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="182" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="172" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="186" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="200"><net_src comp="101" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="107" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="209"><net_src comp="119" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="211"><net_src comp="206" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="215"><net_src comp="133" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="218"><net_src comp="212" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="222"><net_src comp="141" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="227"><net_src comp="42" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="49" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_12 : 2
		exitcond_i8 : 1
		i_3_i_mid2 : 2
		j6 : 1
		j_1_i_mid2 : 2
		i : 3
	State 3
		p_addr_cast : 1
		p_addr1 : 2
		tmp_s : 3
		col_outbuf_addr : 4
		col_outbuf_load : 5
	State 4
		p_addr4_cast : 1
		p_addr5 : 2
		tmp_36 : 3
		buf_2d_out_addr : 4
		stg_37 : 5
		empty_22 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          | indvar_flatten_next_fu_107 |    0    |    7    |
|          |          j6_fu_127         |    0    |    4    |
|    add   |          i_fu_141          |    0    |    4    |
|          |       p_addr1_fu_161       |    0    |    7    |
|          |       p_addr5_fu_186       |    0    |    7    |
|----------|----------------------------|---------|---------|
|   icmp   |   exitcond_flatten_fu_101  |    0    |    7    |
|          |     exitcond_i8_fu_113     |    0    |    4    |
|----------|----------------------------|---------|---------|
|  select  |      i_3_i_mid2_fu_119     |    0    |    4    |
|          |      j_1_i_mid2_fu_133     |    0    |    4    |
|----------|----------------------------|---------|---------|
|          |    tmp_9_trn_cast_fu_147   |    0    |    0    |
|          |     p_addr_cast_fu_157     |    0    |    0    |
|   zext   |        tmp_s_fu_167        |    0    |    0    |
|          |     tmp_trn_cast_fu_172    |    0    |    0    |
|          |     p_addr4_cast_fu_182    |    0    |    0    |
|          |        tmp_36_fu_192       |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|         tmp_fu_150         |    0    |    0    |
|          |        tmp_35_fu_175       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    48   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  col_outbuf_addr_reg_224  |    6   |
|  exitcond_flatten_reg_197 |    1   |
|     i_3_i_mid2_reg_206    |    4   |
|        i_3_i_reg_89       |    4   |
|         i_reg_219         |    4   |
|indvar_flatten_next_reg_201|    7   |
|   indvar_flatten_reg_67   |    7   |
|     j_1_i_mid2_reg_212    |    4   |
|        j_1_i_reg_78       |    4   |
+---------------------------+--------+
|           Total           |   41   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_49 |  p0  |   2  |   6  |   12   ||    6    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||  1.3025 ||    6    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   48   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    6   |
|  Register |    -   |   41   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   41   |   54   |
+-----------+--------+--------+--------+
