<?xml version="1.0" encoding="utf-8"?>
<feed xmlns="http://www.w3.org/2005/Atom">

  <title><![CDATA[Category: power | Paris Blog]]></title>
  <link href="http://pyeh.github.io/blog/categories/power/atom.xml" rel="self"/>
  <link href="http://pyeh.github.io/"/>
  <updated>2013-12-04T20:09:52+08:00</updated>
  <id>http://pyeh.github.io/</id>
  <author>
    <name><![CDATA[Han-Chun Yeh (Paris)]]></name>
    
  </author>
  <generator uri="http://octopress.org/">Octopress</generator>

  
  <entry>
    <title type="html"><![CDATA[Intel_mid: Android power management flow for suspend/resume using S0i3 implementation]]></title>
    <link href="http://pyeh.github.io/blog/2013/12/04/intel-mid-android-power-management-flow-for-suspend-slash-resume-using-s0i3-implementation/"/>
    <updated>2013-12-04T11:19:00+08:00</updated>
    <id>http://pyeh.github.io/blog/2013/12/04/intel-mid-android-power-management-flow-for-suspend-slash-resume-using-s0i3-implementation</id>
    <content type="html"><![CDATA[<p>The main PMU driver (arch/x86/platform/intel-mid/intel_soc_pmu.c) hooks to support Linux PM suspend/resume flows as follows.</p>

<ul>
<li>Register PMU driver as PCI device<br/>
The PMU driver registers mid_suspend_ops via suspend_set_ops().
```c mid_pci_register_init
/**</li>
<li>mid_pci_register_init &ndash; register the PMU driver as PCI device
*/
static struct pci_driver driver = {                                                                                               <br/>
     .name = PMU_DRV_NAME,
     .id_table = mid_pm_ids,
     .probe = mid_pmu_probe,
     .remove = mid_pmu_remove,
     .shutdown = mid_pmu_shutdown
};</li>
</ul>


<p>static int __init mid_pci_register_init(void)
{</p>

<pre><code>    int ret;

    mid_pmu_cxt = kzalloc(sizeof(struct mid_pmu_dev), GFP_KERNEL);

    if (mid_pmu_cxt == NULL)
            return -ENOMEM;

    mid_pmu_cxt-&gt;s3_restrict_qos =
            kzalloc(sizeof(struct pm_qos_request), GFP_KERNEL);
    if (mid_pmu_cxt-&gt;s3_restrict_qos) {
            pm_qos_add_request(mid_pmu_cxt-&gt;s3_restrict_qos,
                     PM_QOS_CPU_DMA_LATENCY, PM_QOS_DEFAULT_VALUE);
    } else {
            return -ENOMEM;
    }

    init_nc_device_states();

    mid_pmu_cxt-&gt;nc_restrict_qos =
            kzalloc(sizeof(struct pm_qos_request), GFP_KERNEL);
    if (mid_pmu_cxt-&gt;nc_restrict_qos == NULL)
            return -ENOMEM;

    /* initialize the semaphores */
    sema_init(&amp;mid_pmu_cxt-&gt;scu_ready_sem, 1);

    /* registering PCI device */
    ret = pci_register_driver(&amp;driver);
    suspend_set_ops(&amp;mid_suspend_ops);

    return ret;
</code></pre>

<p>}
<code>
- mid_suspend_enter() performs the required S3 state over standby_enter()  
check_nc_sc_status() hooked by mrfld_nc_sc_status_check() (defind at arch/x86/platform/intel-mid/intel_soc_mrfld.c) is to check north complex (NC) and soutch complex (SC) device status. Return true if all NC and SC devices are in D0i3.
</code> c mid_suspend_enter()
static const struct platform_suspend_ops mid_suspend_ops = {</p>

<pre><code>    .begin = mid_suspend_begin,
    .valid = mid_suspend_valid,
    .prepare = mid_suspend_prepare,
    .prepare_late = mid_suspend_prepare_late,
    .enter = mid_suspend_enter,
    .end = mid_suspend_end,
</code></pre>

<p>};</p>

<p>static int mid_suspend_enter(suspend_state_t state)                                                                               <br/>
{</p>

<pre><code>    int ret;

    if (state != PM_SUSPEND_MEM)
            return -EINVAL;

    /* one last check before entering standby */
    if (pmu_ops-&gt;check_nc_sc_status) {
            if (!(pmu_ops-&gt;check_nc_sc_status())) {
                    trace_printk("Device d0ix status check failed! Aborting Standby entry!\n");
                    WARN_ON(1);
            }
    }

    trace_printk("s3_entry\n");
    ret = standby_enter();
    trace_printk("s3_exit %d\n", ret);
    if (ret != 0)
            dev_dbg(&amp;mid_pmu_cxt-&gt;pmu_dev-&gt;dev,
                            "Failed to enter S3 status: %d\n", ret);

    return ret;
</code></pre>

<p>}</p>

<p>```</p>

<ul>
<li>standby_enter() peforms required S3 state over mid_s01x_enter()

<ul>
<li>mid_state_to_sys_state() maps power states to driver&rsquo;s internal indexes.</li>
<li>mid_s01x_enter() perform required S3 state</li>
<li><p>__mwait(mid_pmu_cxt->s3_hint, 1) is issued with a hint to enter S0i3(S3 emulation using S0i3, as I observed that MRFLD_S3_HINT with 0x64 is same as MID_S0I3_STATE with 0x64). When both core issue an mwait C7, it is a hint provided by the idle driver to enter an S0ix state.
``` c standby_enter()
static int standby_enter(void)
{
  u32 temp = 0;
  int s3_state = mid_state_to_sys_state(MID_S3_STATE);</p>

<p>  if (mid_s0ix_enter(MID_S3_STATE) != MID_S3_STATE) {
          pmu_set_s0ix_complete();
          return -EINVAL;
  }</p>

<p>  /<em> time stamp for end of s3 entry </em>/
  time_stamp_for_sleep_state_latency(s3_state, false, true);</p>

<p>  <strong>monitor((void *) &amp;temp, 0, 0);
  smp_mb();
  </strong>mwait(mid_pmu_cxt->s3_hint, 1);</p>

<p>  /<em> time stamp for start of s3 exit </em>/
  time_stamp_for_sleep_state_latency(s3_state, true, false);</p>

<p>  pmu_set_s0ix_complete();</p>

<p>  /<em>set wkc to appropriate value suitable for s0ix</em>/
  writel(mid_pmu_cxt->ss_config->wake_state.wake_enable[0],
                 &amp;mid_pmu_cxt->pmu_reg->pm_wkc[0]);
  writel(mid_pmu_cxt->ss_config->wake_state.wake_enable[1],
                 &amp;mid_pmu_cxt->pmu_reg->pm_wkc[1]);</p>

<p>  mid_pmu_cxt->camera_off = 0;
  mid_pmu_cxt->display_off = 0;</p>

<p>  if (platform_is(INTEL_ATOM_MRFLD))
          up(&amp;mid_pmu_cxt->scu_ready_sem);</p>

<p>  return 0;
}
```</p></li>
</ul>
</li>
<li>mid_s01x_enter()

<ul>
<li>pmu_prepare_wake() will mask wakeup from AONT timers for s3. If s3 is aborted for any reason, we don&rsquo;t want to leave AONT timers masked until next suspend, otherwise if next to happen is s0ix, no timer could wakeup SoC from s0ix and we might miss to kick the kernel watchdog.</li>
<li><p>enter() hooked by mrfld_pmu_enter (defined at arch/x86/platform/intel-mid/intel_soc_mrfld.c). Compared to Medfield and Covertail platform, PM_CMD is not required to send to SCU.
``` c mid_s01x_enter()
int mid_s0ix_enter(int s0ix_state)
{
  int ret = 0;</p>

<p>  if (unlikely(!pmu_ops || !pmu_ops->enter))
          goto ret;</p>

<p>  /* check if we can acquire scu_ready_sem</p>

<ul>
<li> if we are not able to then do a c6 */
if (down_trylock(&amp;mid_pmu_cxt->scu_ready_sem))
      goto ret;</li>
</ul>


<p>  /<em> If PMU is busy, we&rsquo;ll retry on next C6 </em>/
  if (unlikely(_pmu_read_status(PMU_BUSY_STATUS))) {
          up(&amp;mid_pmu_cxt->scu_ready_sem);
          pr_debug(&ldquo;mid_pmu_cxt->scu_read_sem is up\n&rdquo;);
          goto ret;
  }</p>

<p>  pmu_prepare_wake(s0ix_state);</p>

<p>  /<em> no need to proceed if schedule pending </em>/
  if (unlikely(need_resched())) {
          pmu_stat_clear();
          up(&amp;mid_pmu_cxt->scu_ready_sem);
          goto ret;
  }</p>

<p>  /<em> entry function for pmu driver ops </em>/
  if (pmu_ops->enter(s0ix_state))
          ret = s0ix_state;</p></li>
</ul>
</li>
</ul>


<p>ret:</p>

<pre><code>    return ret;
</code></pre>

<p>}</p>

<p>```</p>
]]></content>
  </entry>
  
</feed>
