// Seed: 903686493
`define pp_10 0
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    output logic id_3,
    input id_4
    , id_10,
    input logic id_5,
    output id_6,
    input id_7,
    input id_8,
    output id_9
);
  always @(id_2 or posedge id_2);
  assign id_6 = 1 - id_8;
  assign id_9 = id_0;
  logic id_11;
  type_16(
      1, id_5, 1
  ); type_17(
      id_3, id_4, id_4
  );
endmodule
