

================================================================
== Vitis HLS Report for 'hls_object_green_classification_Pipeline_pass5_out_pass5_in'
================================================================
* Date:           Wed Nov 12 17:49:00 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Obj_detect_ver4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.186 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    76814|    76814|  0.768 ms|  0.768 ms|  76814|  76814|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- pass5_out_pass5_in  |    76812|    76812|        14|          1|          1|  76800|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 1, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 17 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 18 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i24 %out_stream_V_data_V, i3 %out_stream_V_keep_V, i3 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V, void @empty_12"   --->   Operation 20 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %center_is_green, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %label_map, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %imgB, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %imgG, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %imgR, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %out_stream_V_dest_V, i1 %out_stream_V_id_V, i1 %out_stream_V_last_V, i1 %out_stream_V_user_V, i3 %out_stream_V_strb_V, i3 %out_stream_V_keep_V, i24 %out_stream_V_data_V, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten13"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %y"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %x"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body640"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.53>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i17 %indvar_flatten13" [obj_detect.cpp:291]   --->   Operation 40 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.10ns)   --->   "%icmp_ln291 = icmp_eq  i17 %indvar_flatten13_load, i17 76800" [obj_detect.cpp:291]   --->   Operation 41 'icmp' 'icmp_ln291' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (2.10ns)   --->   "%add_ln291_1 = add i17 %indvar_flatten13_load, i17 1" [obj_detect.cpp:291]   --->   Operation 42 'add' 'add_ln291_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln291 = br i1 %icmp_ln291, void %for.inc702, void %for.end704.exitStub" [obj_detect.cpp:291]   --->   Operation 43 'br' 'br_ln291' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%x_load = load i9 %x" [obj_detect.cpp:292]   --->   Operation 44 'load' 'x_load' <Predicate = (!icmp_ln291)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%y_load = load i8 %y" [obj_detect.cpp:291]   --->   Operation 45 'load' 'y_load' <Predicate = (!icmp_ln291)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.91ns)   --->   "%add_ln291 = add i8 %y_load, i8 1" [obj_detect.cpp:291]   --->   Operation 46 'add' 'add_ln291' <Predicate = (!icmp_ln291)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.82ns)   --->   "%icmp_ln292 = icmp_eq  i9 %x_load, i9 320" [obj_detect.cpp:292]   --->   Operation 47 'icmp' 'icmp_ln292' <Predicate = (!icmp_ln291)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.96ns)   --->   "%select_ln291 = select i1 %icmp_ln292, i9 0, i9 %x_load" [obj_detect.cpp:291]   --->   Operation 48 'select' 'select_ln291' <Predicate = (!icmp_ln291)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.24ns)   --->   "%select_ln291_1 = select i1 %icmp_ln292, i8 %add_ln291, i8 %y_load" [obj_detect.cpp:291]   --->   Operation 49 'select' 'select_ln291_1' <Predicate = (!icmp_ln291)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.91ns)   --->   "%cmp695_mid1 = icmp_eq  i8 %add_ln291, i8 239" [obj_detect.cpp:291]   --->   Operation 50 'icmp' 'cmp695_mid1' <Predicate = (!icmp_ln291)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.91ns)   --->   "%cmp69560 = icmp_eq  i8 %y_load, i8 239" [obj_detect.cpp:291]   --->   Operation 51 'icmp' 'cmp69560' <Predicate = (!icmp_ln291)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node out_pix_last)   --->   "%select_ln291_2 = select i1 %icmp_ln292, i1 %cmp695_mid1, i1 %cmp69560" [obj_detect.cpp:291]   --->   Operation 52 'select' 'select_ln291_2' <Predicate = (!icmp_ln291)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [13/13] (3.74ns)   --->   "%urem_ln292 = urem i9 %select_ln291, i9 3" [obj_detect.cpp:292]   --->   Operation 53 'urem' 'urem_ln292' <Predicate = (!icmp_ln291)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.82ns)   --->   "%icmp_ln310 = icmp_eq  i9 %select_ln291, i9 319" [obj_detect.cpp:310]   --->   Operation 54 'icmp' 'icmp_ln310' <Predicate = (!icmp_ln291)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.99ns) (out node of the LUT)   --->   "%out_pix_last = and i1 %select_ln291_2, i1 %icmp_ln310" [obj_detect.cpp:310]   --->   Operation 55 'and' 'out_pix_last' <Predicate = (!icmp_ln291)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.82ns)   --->   "%add_ln292 = add i9 %select_ln291, i9 1" [obj_detect.cpp:292]   --->   Operation 56 'add' 'add_ln292' <Predicate = (!icmp_ln291)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln292 = store i17 %add_ln291_1, i17 %indvar_flatten13" [obj_detect.cpp:292]   --->   Operation 57 'store' 'store_ln292' <Predicate = (!icmp_ln291)> <Delay = 1.58>
ST_2 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln292 = store i8 %select_ln291_1, i8 %y" [obj_detect.cpp:292]   --->   Operation 58 'store' 'store_ln292' <Predicate = (!icmp_ln291)> <Delay = 1.58>
ST_2 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln292 = store i9 %add_ln292, i9 %x" [obj_detect.cpp:292]   --->   Operation 59 'store' 'store_ln292' <Predicate = (!icmp_ln291)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 4.38>
ST_3 : Operation 60 [12/12] (4.38ns)   --->   "%urem_ln291 = urem i8 %select_ln291_1, i8 3" [obj_detect.cpp:291]   --->   Operation 60 'urem' 'urem_ln291' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [12/13] (3.74ns)   --->   "%urem_ln292 = urem i9 %select_ln291, i9 3" [obj_detect.cpp:292]   --->   Operation 61 'urem' 'urem_ln292' <Predicate = true> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.38>
ST_4 : Operation 62 [11/12] (4.38ns)   --->   "%urem_ln291 = urem i8 %select_ln291_1, i8 3" [obj_detect.cpp:291]   --->   Operation 62 'urem' 'urem_ln291' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [11/13] (3.74ns)   --->   "%urem_ln292 = urem i9 %select_ln291, i9 3" [obj_detect.cpp:292]   --->   Operation 63 'urem' 'urem_ln292' <Predicate = true> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.38>
ST_5 : Operation 64 [10/12] (4.38ns)   --->   "%urem_ln291 = urem i8 %select_ln291_1, i8 3" [obj_detect.cpp:291]   --->   Operation 64 'urem' 'urem_ln291' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [10/13] (3.74ns)   --->   "%urem_ln292 = urem i9 %select_ln291, i9 3" [obj_detect.cpp:292]   --->   Operation 65 'urem' 'urem_ln292' <Predicate = true> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.38>
ST_6 : Operation 66 [9/12] (4.38ns)   --->   "%urem_ln291 = urem i8 %select_ln291_1, i8 3" [obj_detect.cpp:291]   --->   Operation 66 'urem' 'urem_ln291' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [9/13] (3.74ns)   --->   "%urem_ln292 = urem i9 %select_ln291, i9 3" [obj_detect.cpp:292]   --->   Operation 67 'urem' 'urem_ln292' <Predicate = true> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.38>
ST_7 : Operation 68 [8/12] (4.38ns)   --->   "%urem_ln291 = urem i8 %select_ln291_1, i8 3" [obj_detect.cpp:291]   --->   Operation 68 'urem' 'urem_ln291' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [8/13] (3.74ns)   --->   "%urem_ln292 = urem i9 %select_ln291, i9 3" [obj_detect.cpp:292]   --->   Operation 69 'urem' 'urem_ln292' <Predicate = true> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.38>
ST_8 : Operation 70 [7/12] (4.38ns)   --->   "%urem_ln291 = urem i8 %select_ln291_1, i8 3" [obj_detect.cpp:291]   --->   Operation 70 'urem' 'urem_ln291' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [7/13] (3.74ns)   --->   "%urem_ln292 = urem i9 %select_ln291, i9 3" [obj_detect.cpp:292]   --->   Operation 71 'urem' 'urem_ln292' <Predicate = true> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.38>
ST_9 : Operation 72 [6/12] (4.38ns)   --->   "%urem_ln291 = urem i8 %select_ln291_1, i8 3" [obj_detect.cpp:291]   --->   Operation 72 'urem' 'urem_ln291' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 73 [6/13] (3.74ns)   --->   "%urem_ln292 = urem i9 %select_ln291, i9 3" [obj_detect.cpp:292]   --->   Operation 73 'urem' 'urem_ln292' <Predicate = true> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.57>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln291 = zext i8 %select_ln291_1" [obj_detect.cpp:291]   --->   Operation 74 'zext' 'zext_ln291' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (4.52ns)   --->   "%mul_ln291 = mul i17 %zext_ln291, i17 342" [obj_detect.cpp:291]   --->   Operation 75 'mul' 'mul_ln291' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%tmp = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul_ln291, i32 10, i32 16" [obj_detect.cpp:291]   --->   Operation 76 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln300 = zext i7 %tmp" [obj_detect.cpp:300]   --->   Operation 77 'zext' 'zext_ln300' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [3/3] (1.05ns) (grouped into DSP with root node add_ln300)   --->   "%mul_ln300 = mul i14 %zext_ln300, i14 107" [obj_detect.cpp:300]   --->   Operation 78 'mul' 'mul_ln300' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 79 [5/12] (4.38ns)   --->   "%urem_ln291 = urem i8 %select_ln291_1, i8 3" [obj_detect.cpp:291]   --->   Operation 79 'urem' 'urem_ln291' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 80 [5/13] (3.74ns)   --->   "%urem_ln292 = urem i9 %select_ln291, i9 3" [obj_detect.cpp:292]   --->   Operation 80 'urem' 'urem_ln292' <Predicate = true> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.63>
ST_11 : Operation 81 [2/3] (1.05ns) (grouped into DSP with root node add_ln300)   --->   "%mul_ln300 = mul i14 %zext_ln300, i14 107" [obj_detect.cpp:300]   --->   Operation 81 'mul' 'mul_ln300' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 82 [4/12] (4.38ns)   --->   "%urem_ln291 = urem i8 %select_ln291_1, i8 3" [obj_detect.cpp:291]   --->   Operation 82 'urem' 'urem_ln291' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln292 = zext i9 %select_ln291" [obj_detect.cpp:292]   --->   Operation 83 'zext' 'zext_ln292' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (5.63ns)   --->   "%mul_ln292 = mul i19 %zext_ln292, i19 683" [obj_detect.cpp:292]   --->   Operation 84 'mul' 'mul_ln292' <Predicate = true> <Delay = 5.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln292, i32 11, i32 18" [obj_detect.cpp:292]   --->   Operation 85 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [4/13] (3.74ns)   --->   "%urem_ln292 = urem i9 %select_ln291, i9 3" [obj_detect.cpp:292]   --->   Operation 86 'urem' 'urem_ln292' <Predicate = true> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.38>
ST_12 : Operation 87 [1/3] (0.00ns) (grouped into DSP with root node add_ln300)   --->   "%mul_ln300 = mul i14 %zext_ln300, i14 107" [obj_detect.cpp:300]   --->   Operation 87 'mul' 'mul_ln300' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 88 [3/12] (4.38ns)   --->   "%urem_ln291 = urem i8 %select_ln291_1, i8 3" [obj_detect.cpp:291]   --->   Operation 88 'urem' 'urem_ln291' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln300_1 = zext i8 %tmp_1" [obj_detect.cpp:300]   --->   Operation 89 'zext' 'zext_ln300_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln300 = add i14 %mul_ln300, i14 %zext_ln300_1" [obj_detect.cpp:300]   --->   Operation 90 'add' 'add_ln300' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 91 [3/13] (3.74ns)   --->   "%urem_ln292 = urem i9 %select_ln291, i9 3" [obj_detect.cpp:292]   --->   Operation 91 'urem' 'urem_ln292' <Predicate = true> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.18>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln291_1, i8 0" [obj_detect.cpp:297]   --->   Operation 92 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln297 = zext i16 %tmp_s" [obj_detect.cpp:297]   --->   Operation 93 'zext' 'zext_ln297' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %select_ln291_1, i6 0" [obj_detect.cpp:297]   --->   Operation 94 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln297_1 = zext i14 %tmp_2" [obj_detect.cpp:297]   --->   Operation 95 'zext' 'zext_ln297_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln297 = add i17 %zext_ln297, i17 %zext_ln297_1" [obj_detect.cpp:297]   --->   Operation 96 'add' 'add_ln297' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 97 [2/12] (4.38ns)   --->   "%urem_ln291 = urem i8 %select_ln291_1, i8 3" [obj_detect.cpp:291]   --->   Operation 97 'urem' 'urem_ln291' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln297_2 = zext i9 %select_ln291" [obj_detect.cpp:297]   --->   Operation 98 'zext' 'zext_ln297_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%add_ln297_1 = add i17 %add_ln297, i17 %zext_ln297_2" [obj_detect.cpp:297]   --->   Operation 99 'add' 'add_ln297_1' <Predicate = true> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln297_3 = zext i17 %add_ln297_1" [obj_detect.cpp:297]   --->   Operation 100 'zext' 'zext_ln297_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%label_map_addr = getelementptr i16 %label_map, i64 0, i64 %zext_ln297_3" [obj_detect.cpp:299]   --->   Operation 101 'getelementptr' 'label_map_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 102 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln300 = add i14 %mul_ln300, i14 %zext_ln300_1" [obj_detect.cpp:300]   --->   Operation 102 'add' 'add_ln300' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln300_2 = zext i14 %add_ln300" [obj_detect.cpp:300]   --->   Operation 103 'zext' 'zext_ln300_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_9 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8, i64 0, i64 %zext_ln300_2" [obj_detect.cpp:300]   --->   Operation 104 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_10 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7, i64 0, i64 %zext_ln300_2" [obj_detect.cpp:300]   --->   Operation 105 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_11 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6, i64 0, i64 %zext_ln300_2" [obj_detect.cpp:300]   --->   Operation 106 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_12 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5, i64 0, i64 %zext_ln300_2" [obj_detect.cpp:300]   --->   Operation 107 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_13 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4, i64 0, i64 %zext_ln300_2" [obj_detect.cpp:300]   --->   Operation 108 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_14 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3, i64 0, i64 %zext_ln300_2" [obj_detect.cpp:300]   --->   Operation 109 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_15 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2, i64 0, i64 %zext_ln300_2" [obj_detect.cpp:300]   --->   Operation 110 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_16 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1, i64 0, i64 %zext_ln300_2" [obj_detect.cpp:300]   --->   Operation 111 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_17 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm, i64 0, i64 %zext_ln300_2" [obj_detect.cpp:300]   --->   Operation 112 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 113 [2/13] (3.74ns)   --->   "%urem_ln292 = urem i9 %select_ln291, i9 3" [obj_detect.cpp:292]   --->   Operation 113 'urem' 'urem_ln292' <Predicate = true> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 114 [2/2] (3.25ns)   --->   "%lbl = load i17 %label_map_addr" [obj_detect.cpp:299]   --->   Operation 114 'load' 'lbl' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 76800> <RAM>
ST_13 : Operation 115 [2/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_18 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_9" [obj_detect.cpp:300]   --->   Operation 115 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_13 : Operation 116 [2/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_19 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_10" [obj_detect.cpp:300]   --->   Operation 116 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_13 : Operation 117 [2/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_20 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_11" [obj_detect.cpp:300]   --->   Operation 117 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_13 : Operation 118 [2/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_21 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_12" [obj_detect.cpp:300]   --->   Operation 118 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_13 : Operation 119 [2/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_22 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_13" [obj_detect.cpp:300]   --->   Operation 119 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_13 : Operation 120 [2/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_23 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_14" [obj_detect.cpp:300]   --->   Operation 120 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_13 : Operation 121 [2/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_24 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_15" [obj_detect.cpp:300]   --->   Operation 121 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_13 : Operation 122 [2/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_25 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_16" [obj_detect.cpp:300]   --->   Operation 122 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_13 : Operation 123 [2/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_26 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_17" [obj_detect.cpp:300]   --->   Operation 123 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>

State 14 <SV = 13> <Delay = 7.15>
ST_14 : Operation 124 [1/12] (4.38ns)   --->   "%urem_ln291 = urem i8 %select_ln291_1, i8 3" [obj_detect.cpp:291]   --->   Operation 124 'urem' 'urem_ln291' <Predicate = true> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln291 = trunc i2 %urem_ln291" [obj_detect.cpp:291]   --->   Operation 125 'trunc' 'trunc_ln291' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%imgB_addr = getelementptr i8 %imgB, i64 0, i64 %zext_ln297_3" [obj_detect.cpp:297]   --->   Operation 126 'getelementptr' 'imgB_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%imgG_addr = getelementptr i8 %imgG, i64 0, i64 %zext_ln297_3" [obj_detect.cpp:296]   --->   Operation 127 'getelementptr' 'imgG_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%imgR_addr = getelementptr i8 %imgR, i64 0, i64 %zext_ln297_3" [obj_detect.cpp:295]   --->   Operation 128 'getelementptr' 'imgR_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 129 [1/13] (3.74ns)   --->   "%urem_ln292 = urem i9 %select_ln291, i9 3" [obj_detect.cpp:292]   --->   Operation 129 'urem' 'urem_ln292' <Predicate = true> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln292 = trunc i2 %urem_ln292" [obj_detect.cpp:292]   --->   Operation 130 'trunc' 'trunc_ln292' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 131 [2/2] (3.25ns)   --->   "%R = load i17 %imgR_addr" [obj_detect.cpp:295]   --->   Operation 131 'load' 'R' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_14 : Operation 132 [2/2] (3.25ns)   --->   "%G = load i17 %imgG_addr" [obj_detect.cpp:296]   --->   Operation 132 'load' 'G' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_14 : Operation 133 [2/2] (3.25ns)   --->   "%B = load i17 %imgB_addr" [obj_detect.cpp:297]   --->   Operation 133 'load' 'B' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_14 : Operation 134 [1/2] (3.25ns)   --->   "%lbl = load i17 %label_map_addr" [obj_detect.cpp:299]   --->   Operation 134 'load' 'lbl' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 76800> <RAM>
ST_14 : Operation 135 [1/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_18 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_9" [obj_detect.cpp:300]   --->   Operation 135 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_14 : Operation 136 [1/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_19 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_10" [obj_detect.cpp:300]   --->   Operation 136 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_14 : Operation 137 [1/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_20 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_11" [obj_detect.cpp:300]   --->   Operation 137 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_14 : Operation 138 [1/1] (1.70ns)   --->   "%tmp_3 = mux i1 @_ssdm_op_Mux.ap_auto.3i1.i2, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_18, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_19, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_20, i2 %trunc_ln292" [obj_detect.cpp:300]   --->   Operation 138 'mux' 'tmp_3' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 139 [1/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_21 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_12" [obj_detect.cpp:300]   --->   Operation 139 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_14 : Operation 140 [1/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_22 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_13" [obj_detect.cpp:300]   --->   Operation 140 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_14 : Operation 141 [1/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_23 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_14" [obj_detect.cpp:300]   --->   Operation 141 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_14 : Operation 142 [1/1] (1.70ns)   --->   "%tmp_4 = mux i1 @_ssdm_op_Mux.ap_auto.3i1.i2, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_21, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_22, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_23, i2 %trunc_ln292" [obj_detect.cpp:300]   --->   Operation 142 'mux' 'tmp_4' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 143 [1/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_24 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_15" [obj_detect.cpp:300]   --->   Operation 143 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_14 : Operation 144 [1/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_25 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_16" [obj_detect.cpp:300]   --->   Operation 144 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_14 : Operation 145 [1/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_26 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_17" [obj_detect.cpp:300]   --->   Operation 145 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_14 : Operation 146 [1/1] (1.70ns)   --->   "%tmp_5 = mux i1 @_ssdm_op_Mux.ap_auto.3i1.i2, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_24, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_25, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_26, i2 %trunc_ln292" [obj_detect.cpp:300]   --->   Operation 146 'mux' 'tmp_5' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 147 [1/1] (1.70ns)   --->   "%tmp_6 = mux i1 @_ssdm_op_Mux.ap_auto.3i1.i2, i1 %tmp_3, i1 %tmp_4, i1 %tmp_5, i2 %trunc_ln291" [obj_detect.cpp:300]   --->   Operation 147 'mux' 'tmp_6' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 148 [1/1] (2.07ns)   --->   "%icmp_ln300 = icmp_ne  i16 %lbl, i16 0" [obj_detect.cpp:300]   --->   Operation 148 'icmp' 'icmp_ln300' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln301 = zext i16 %lbl" [obj_detect.cpp:301]   --->   Operation 149 'zext' 'zext_ln301' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%center_is_green_addr = getelementptr i1 %center_is_green, i64 0, i64 %zext_ln301" [obj_detect.cpp:301]   --->   Operation 150 'getelementptr' 'center_is_green_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 151 [2/2] (3.25ns)   --->   "%G_1 = load i9 %center_is_green_addr" [obj_detect.cpp:301]   --->   Operation 151 'load' 'G_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 512> <RAM>
ST_14 : Operation 170 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 170 'ret' 'ret_ln0' <Predicate = (icmp_ln291)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 4.50>
ST_15 : Operation 152 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @pass5_out_pass5_in_str"   --->   Operation 152 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 76800, i64 76800, i64 76800"   --->   Operation 153 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "%specpipeline_ln294 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [obj_detect.cpp:294]   --->   Operation 154 'specpipeline' 'specpipeline_ln294' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 155 [1/1] (0.00ns)   --->   "%specloopname_ln292 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [obj_detect.cpp:292]   --->   Operation 155 'specloopname' 'specloopname_ln292' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 156 [1/2] (3.25ns)   --->   "%R = load i17 %imgR_addr" [obj_detect.cpp:295]   --->   Operation 156 'load' 'R' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_15 : Operation 157 [1/2] (3.25ns)   --->   "%G = load i17 %imgG_addr" [obj_detect.cpp:296]   --->   Operation 157 'load' 'G' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_15 : Operation 158 [1/2] (3.25ns)   --->   "%B = load i17 %imgB_addr" [obj_detect.cpp:297]   --->   Operation 158 'load' 'B' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_15 : Operation 159 [1/1] (0.97ns)   --->   "%and_ln300 = and i1 %tmp_6, i1 %icmp_ln300" [obj_detect.cpp:300]   --->   Operation 159 'and' 'and_ln300' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 160 [1/2] (3.25ns)   --->   "%G_1 = load i9 %center_is_green_addr" [obj_detect.cpp:301]   --->   Operation 160 'load' 'G_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 512> <RAM>
ST_15 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node R_2)   --->   "%R_1 = xor i1 %G_1, i1 1" [obj_detect.cpp:301]   --->   Operation 161 'xor' 'R_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node R_2)   --->   "%select_ln301 = select i1 %R_1, i8 255, i8 0" [obj_detect.cpp:301]   --->   Operation 162 'select' 'select_ln301' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node G_2)   --->   "%select_ln301_1 = select i1 %G_1, i8 255, i8 0" [obj_detect.cpp:301]   --->   Operation 163 'select' 'select_ln301_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 164 [1/1] (1.24ns) (out node of the LUT)   --->   "%R_2 = select i1 %and_ln300, i8 %select_ln301, i8 %R" [obj_detect.cpp:300]   --->   Operation 164 'select' 'R_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 165 [1/1] (1.24ns) (out node of the LUT)   --->   "%G_2 = select i1 %and_ln300, i8 %select_ln301_1, i8 %G" [obj_detect.cpp:300]   --->   Operation 165 'select' 'G_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 166 [1/1] (1.24ns)   --->   "%B_1 = select i1 %and_ln300, i8 0, i8 %B" [obj_detect.cpp:300]   --->   Operation 166 'select' 'B_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 167 [1/1] (0.00ns)   --->   "%out_pix_data = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %B_1, i8 %G_2, i8 %R_2" [obj_detect.cpp:306]   --->   Operation 167 'bitconcatenate' 'out_pix_data' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "%write_ln312 = write void @_ssdm_op_Write.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A.i1P0A.i1P0A, i24 %out_stream_V_data_V, i3 %out_stream_V_keep_V, i3 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V, i24 %out_pix_data, i3 7, i3 7, i1 0, i1 %out_pix_last, i1 0, i1 0" [obj_detect.cpp:312]   --->   Operation 168 'write' 'write_ln312' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln292 = br void %for.body640" [obj_detect.cpp:292]   --->   Operation 169 'br' 'br_ln292' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten13') [24]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten13' [41]  (1.588 ns)

 <State 2>: 6.534ns
The critical path consists of the following:
	'load' operation ('x_load', obj_detect.cpp:292) on local variable 'x' [51]  (0.000 ns)
	'icmp' operation ('icmp_ln292', obj_detect.cpp:292) [56]  (1.823 ns)
	'select' operation ('select_ln291', obj_detect.cpp:291) [57]  (0.968 ns)
	'urem' operation ('urem_ln292', obj_detect.cpp:292) [98]  (3.743 ns)

 <State 3>: 4.386ns
The critical path consists of the following:
	'urem' operation ('urem_ln291', obj_detect.cpp:291) [69]  (4.386 ns)

 <State 4>: 4.386ns
The critical path consists of the following:
	'urem' operation ('urem_ln291', obj_detect.cpp:291) [69]  (4.386 ns)

 <State 5>: 4.386ns
The critical path consists of the following:
	'urem' operation ('urem_ln291', obj_detect.cpp:291) [69]  (4.386 ns)

 <State 6>: 4.386ns
The critical path consists of the following:
	'urem' operation ('urem_ln291', obj_detect.cpp:291) [69]  (4.386 ns)

 <State 7>: 4.386ns
The critical path consists of the following:
	'urem' operation ('urem_ln291', obj_detect.cpp:291) [69]  (4.386 ns)

 <State 8>: 4.386ns
The critical path consists of the following:
	'urem' operation ('urem_ln291', obj_detect.cpp:291) [69]  (4.386 ns)

 <State 9>: 4.386ns
The critical path consists of the following:
	'urem' operation ('urem_ln291', obj_detect.cpp:291) [69]  (4.386 ns)

 <State 10>: 5.570ns
The critical path consists of the following:
	'mul' operation ('mul_ln291', obj_detect.cpp:291) [65]  (4.520 ns)
	'mul' operation of DSP[87] ('mul_ln300', obj_detect.cpp:300) [68]  (1.050 ns)

 <State 11>: 5.630ns
The critical path consists of the following:
	'mul' operation ('mul_ln292', obj_detect.cpp:292) [84]  (5.630 ns)

 <State 12>: 4.386ns
The critical path consists of the following:
	'urem' operation ('urem_ln291', obj_detect.cpp:291) [69]  (4.386 ns)

 <State 13>: 7.186ns
The critical path consists of the following:
	'add' operation ('add_ln297', obj_detect.cpp:297) [63]  (0.000 ns)
	'add' operation ('add_ln297_1', obj_detect.cpp:297) [75]  (3.932 ns)
	'getelementptr' operation ('label_map_addr', obj_detect.cpp:299) [80]  (0.000 ns)
	'load' operation ('lbl', obj_detect.cpp:299) on array 'label_map' [103]  (3.254 ns)

 <State 14>: 7.158ns
The critical path consists of the following:
	'urem' operation ('urem_ln292', obj_detect.cpp:292) [98]  (3.743 ns)
	'mux' operation ('tmp_3', obj_detect.cpp:300) [107]  (1.707 ns)
	'mux' operation ('tmp_6', obj_detect.cpp:300) [116]  (1.707 ns)

 <State 15>: 4.502ns
The critical path consists of the following:
	'load' operation ('R', obj_detect.cpp:295) on array 'imgR' [100]  (3.254 ns)
	'select' operation ('R', obj_detect.cpp:300) [125]  (1.248 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
