// Seed: 4017230273
module module_0 (
    input  wire  id_0,
    output uwire id_1,
    input  wor   id_2
);
  wire id_4;
  ;
  assign module_1.id_0 = 0;
endmodule
module module_0 (
    input uwire id_0,
    input tri0 id_1,
    input tri0 id_2,
    input wor id_3,
    input tri0 id_4,
    input uwire id_5,
    output tri1 id_6,
    input supply0 id_7,
    inout wand module_1,
    input tri id_9
);
  assign id_6 = -1;
  wire id_11;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_4
  );
  logic id_12 = 1;
endmodule
module module_2 (
    input tri1 id_0,
    output tri0 id_1,
    output wire id_2,
    input wire id_3,
    input supply0 id_4,
    output tri id_5
);
  parameter id_7 = $signed(14);
  ;
  assign id_2 = id_0;
  and primCall (id_5, id_4, id_0, id_3);
  module_0 modCall_1 (
      id_3,
      id_5,
      id_4
  );
  assign modCall_1.id_0 = 0;
endmodule
