[INFO ODB-0227] LEF file: Nangate45/Nangate45.lef, created 22 layers, 27 vias, 135 library cells
[INFO IFP-0001] Added 857 rows of 210 site FreePDK45_38x28_10R_NP_162NW_34O.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: (  0.000  0.000 ) ( 39.900 1199.800 ) um
[WARNING GPL-0001] clk toplevel port is not placed!
       Replace will regard clk is placed in (0, 0)
[INFO GPL-0006] Total GPL instances:                21
[INFO GPL-0007] Movable instances:                  21
[INFO GPL-0008] Fixed instances:                     0
[INFO GPL-0009] Dummy instances:                     0
[INFO GPL-0010] Number of nets:                     11
[INFO GPL-0011] Number of pins:                     38
[INFO GPL-0012] Die BBox:  (  0.000  0.000 ) ( 40.000 1200.000 ) um
[INFO GPL-0013] Core BBox: (  0.000  0.000 ) ( 39.900 1199.800 ) um
[INFO GPL-0016] Core area:                   47872.020 um^2
[INFO GPL-0017] Fixed instances area:            0.000 um^2
[INFO GPL-0018] Movable instances area:         60.382 um^2
[INFO GPL-0019] Utilization:                     0.126 %
[INFO GPL-0020] Standard cells area:            60.382 um^2
[INFO GPL-0021] Large instances area:            0.000 um^2
[InitialPlace]  Iter: 1 conjugate gradient residual: 0.00000008 HPWL: 74500
[InitialPlace]  Iter: 2 conjugate gradient residual: 0.00000006 HPWL: 86059
[InitialPlace]  Iter: 3 conjugate gradient residual: 0.00000007 HPWL: 84408
[InitialPlace]  Iter: 4 conjugate gradient residual: 0.00000006 HPWL: 84180
[InitialPlace]  Iter: 5 conjugate gradient residual: 0.00000008 HPWL: 83747
Placement Analysis
---------------------------------
total displacement        169.9 u
average displacement        8.1 u
max displacement           11.0 u
original HPWL               4.6 u
legalized HPWL             90.9 u
delta HPWL                 1870 %

Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: slow

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ r1/CK (DFF_X1)
   0.27    0.27 v r1/Q (DFF_X1)
   0.11    0.38 v u1/Z (BUF_X1)
   0.09    0.46 v bc1/u2/Z (BUF_X1)
   0.08    0.55 v bc1/u3/Z (BUF_X1)
   0.00    0.55 v r2/D (DFF_X1)
           0.55   data arrival time

   0.30    0.30   clock clk (rise edge)
   0.00    0.30   clock network delay (ideal)
   0.00    0.30   clock reconvergence pessimism
           0.30 ^ r2/CK (DFF_X1)
  -0.16    0.14   library setup time
           0.14   data required time
---------------------------------------------------------
           0.14   data required time
          -0.55   data arrival time
---------------------------------------------------------
          -0.40   slack (VIOLATED)


Repair timing output passed/skipped equivalence test
Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: slow

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ r1/CK (DFF_X1)
   0.36    0.36 ^ r1/Q (DFF_X1)
   0.11    0.48 ^ u1/Z (BUF_X1)
   0.03    0.50 v bc1/u4/ZN (INV_X1)
   0.03    0.53 ^ bc1/u5/ZN (INV_X1)
   0.00    0.53 ^ r2/D (DFF_X1)
           0.53   data arrival time

   0.30    0.30   clock clk (rise edge)
   0.00    0.30   clock network delay (ideal)
   0.00    0.30   clock reconvergence pessimism
           0.30 ^ r2/CK (DFF_X1)
  -0.07    0.23   library setup time
           0.23   data required time
---------------------------------------------------------
           0.23   data required time
          -0.53   data arrival time
---------------------------------------------------------
          -0.30   slack (VIOLATED)


