Time_Left:
# 8 weeks before submission
## CAV2025 submission ddl delay to 1/31 (from 1/20)
## annual leave from Edinburgh on from 1/25?

Finish:

To_Do:
# add support for non-clk module prep

# Write a new preprocessing code
## Automatic variables poicker for sygus 
### polish up the picker -- more better ini file

Plan:

# Write the paper - Overleaf
## Research paper format
## Abstract

# Setup the benchmark
# Evalute the assertions
## we might get different assertions when we run the sygus as there is different possible
## Mutate the verilog circut and check the assertion is violate
### ideas about waht is mutation and how is the mutation
## Check multiply false states
## Benchmark
### realworld && Companying work
### compare with other tools
### compare with the real assertion
### a large case test

# Speed up plan
## cvc5 speed up by multi call
## gather some rules from the traces
---------------------------


# add support for bv value
## make support for assertion like (value_a != 0bv8)

# Dockerfile

Future:


Sideway_Work: 
##  unbound checking
##  liveness property