# Benchmark "merge" written by ABC on Sat Oct 19 00:53:14 2024
.model merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins[22] ins[23] ins[24] \
 ins_valid[0] ins_valid[1] ins_valid[2] ins_valid[3] ins_valid[4] \
 outs_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] ins_ready[4] \
 outs[0] outs[1] outs[2] outs[3] outs[4] outs_valid

.latch        n90 tehb_inst.dataReg[0]  0
.latch        n95 tehb_inst.dataReg[1]  0
.latch       n100 tehb_inst.dataReg[2]  0
.latch       n105 tehb_inst.dataReg[3]  0
.latch       n110 tehb_inst.dataReg[4]  0
.latch       n115 tehb_inst.control.fullReg  0

.names tehb_inst.dataReg[0] tehb_inst.control.fullReg new_n63
11 1
.names ins[0] ins_valid[4] new_n64
10 1
.names ins[20] ins_valid[4] new_n65
11 1
.names new_n64 new_n65 new_n66
00 1
.names ins_valid[3] new_n66 new_n67
00 1
.names ins[15] ins_valid[3] new_n68
11 1
.names new_n67 new_n68 new_n69
00 1
.names ins_valid[2] new_n69 new_n70
00 1
.names ins[10] ins_valid[2] new_n71
11 1
.names new_n70 new_n71 new_n72
00 1
.names ins_valid[1] new_n72 new_n73
00 1
.names ins[5] ins_valid[1] new_n74
11 1
.names new_n73 new_n74 new_n75
00 1
.names ins_valid[0] new_n75 new_n76
00 1
.names ins[0] ins_valid[0] new_n77
11 1
.names new_n76 new_n77 new_n78
00 1
.names tehb_inst.control.fullReg new_n78 new_n79
00 1
.names new_n63 new_n79 outs[0]
00 0
.names tehb_inst.dataReg[1] tehb_inst.control.fullReg new_n81
11 1
.names ins[1] ins_valid[4] new_n82
10 1
.names ins[21] ins_valid[4] new_n83
11 1
.names new_n82 new_n83 new_n84
00 1
.names ins_valid[3] new_n84 new_n85
00 1
.names ins[16] ins_valid[3] new_n86
11 1
.names new_n85 new_n86 new_n87
00 1
.names ins_valid[2] new_n87 new_n88
00 1
.names ins[11] ins_valid[2] new_n89
11 1
.names new_n88 new_n89 new_n90_1
00 1
.names ins_valid[1] new_n90_1 new_n91
00 1
.names ins[6] ins_valid[1] new_n92
11 1
.names new_n91 new_n92 new_n93
00 1
.names ins_valid[0] new_n93 new_n94
00 1
.names ins[1] ins_valid[0] new_n95_1
11 1
.names new_n94 new_n95_1 new_n96
00 1
.names tehb_inst.control.fullReg new_n96 new_n97
00 1
.names new_n81 new_n97 outs[1]
00 0
.names tehb_inst.dataReg[2] tehb_inst.control.fullReg new_n99
11 1
.names ins[2] ins_valid[4] new_n100_1
10 1
.names ins[22] ins_valid[4] new_n101
11 1
.names new_n100_1 new_n101 new_n102
00 1
.names ins_valid[3] new_n102 new_n103
00 1
.names ins[17] ins_valid[3] new_n104
11 1
.names new_n103 new_n104 new_n105_1
00 1
.names ins_valid[2] new_n105_1 new_n106
00 1
.names ins[12] ins_valid[2] new_n107
11 1
.names new_n106 new_n107 new_n108
00 1
.names ins_valid[1] new_n108 new_n109
00 1
.names ins[7] ins_valid[1] new_n110_1
11 1
.names new_n109 new_n110_1 new_n111
00 1
.names ins_valid[0] new_n111 new_n112
00 1
.names ins[2] ins_valid[0] new_n113
11 1
.names new_n112 new_n113 new_n114
00 1
.names tehb_inst.control.fullReg new_n114 new_n115_1
00 1
.names new_n99 new_n115_1 outs[2]
00 0
.names tehb_inst.dataReg[3] tehb_inst.control.fullReg new_n117
11 1
.names ins[3] ins_valid[4] new_n118
10 1
.names ins[23] ins_valid[4] new_n119
11 1
.names new_n118 new_n119 new_n120
00 1
.names ins_valid[3] new_n120 new_n121
00 1
.names ins[18] ins_valid[3] new_n122
11 1
.names new_n121 new_n122 new_n123
00 1
.names ins_valid[2] new_n123 new_n124
00 1
.names ins[13] ins_valid[2] new_n125
11 1
.names new_n124 new_n125 new_n126
00 1
.names ins_valid[1] new_n126 new_n127
00 1
.names ins[8] ins_valid[1] new_n128
11 1
.names new_n127 new_n128 new_n129
00 1
.names ins_valid[0] new_n129 new_n130
00 1
.names ins[3] ins_valid[0] new_n131
11 1
.names new_n130 new_n131 new_n132
00 1
.names tehb_inst.control.fullReg new_n132 new_n133
00 1
.names new_n117 new_n133 outs[3]
00 0
.names tehb_inst.dataReg[4] tehb_inst.control.fullReg new_n135
11 1
.names ins[4] ins_valid[4] new_n136
10 1
.names ins[24] ins_valid[4] new_n137
11 1
.names new_n136 new_n137 new_n138
00 1
.names ins_valid[3] new_n138 new_n139
00 1
.names ins[19] ins_valid[3] new_n140
11 1
.names new_n139 new_n140 new_n141
00 1
.names ins_valid[2] new_n141 new_n142
00 1
.names ins[14] ins_valid[2] new_n143
11 1
.names new_n142 new_n143 new_n144
00 1
.names ins_valid[1] new_n144 new_n145
00 1
.names ins[9] ins_valid[1] new_n146
11 1
.names new_n145 new_n146 new_n147
00 1
.names ins_valid[0] new_n147 new_n148
00 1
.names ins[4] ins_valid[0] new_n149
11 1
.names new_n148 new_n149 new_n150
00 1
.names tehb_inst.control.fullReg new_n150 new_n151
00 1
.names new_n135 new_n151 outs[4]
00 0
.names ins_valid[0] ins_valid[1] new_n153
00 1
.names ins_valid[2] ins_valid[3] new_n154
00 1
.names ins_valid[4] new_n154 new_n155
01 1
.names new_n153 new_n155 new_n156
11 1
.names tehb_inst.control.fullReg new_n156 outs_valid
01 0
.names outs_ready tehb_inst.control.fullReg new_n158
00 1
.names new_n156 new_n158 new_n159
01 1
.names tehb_inst.dataReg[0] new_n159 new_n160
10 1
.names new_n78 new_n159 new_n161
01 1
.names new_n160 new_n161 new_n162
00 1
.names rst new_n162 n90
00 1
.names tehb_inst.dataReg[1] new_n159 new_n164
10 1
.names new_n96 new_n159 new_n165
01 1
.names new_n164 new_n165 new_n166
00 1
.names rst new_n166 n95
00 1
.names tehb_inst.dataReg[2] new_n159 new_n168
10 1
.names new_n114 new_n159 new_n169
01 1
.names new_n168 new_n169 new_n170
00 1
.names rst new_n170 n100
00 1
.names tehb_inst.dataReg[3] new_n159 new_n172
10 1
.names new_n132 new_n159 new_n173
01 1
.names new_n172 new_n173 new_n174
00 1
.names rst new_n174 n105
00 1
.names tehb_inst.dataReg[4] new_n159 new_n176
10 1
.names new_n150 new_n159 new_n177
01 1
.names new_n176 new_n177 new_n178
00 1
.names rst new_n178 n110
00 1
.names rst outs_ready new_n180
00 1
.names outs_valid new_n180 n115
11 1
.names tehb_inst.control.fullReg ins_ready[0]
0 1
.names ins_ready[0] ins_ready[1]
1 1
.names ins_ready[0] ins_ready[2]
1 1
.names ins_ready[0] ins_ready[3]
1 1
.names ins_ready[0] ins_ready[4]
1 1
.end
