#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12bccc060 .scope module, "fault_checker_tb" "fault_checker_tb" 2 3;
 .timescale -9 -12;
P_0x12bcd0ff0 .param/l "ES" 0 2 10, +C4<00000000000000000000000000000010>;
P_0x12bcd1030 .param/l "FRAC_SIZE" 0 2 11, +C4<00000000000000000000000000000011>;
P_0x12bcd1070 .param/l "FULL_NBITS" 0 2 8, +C4<00000000000000000000000000100000>;
P_0x12bcd10b0 .param/l "TRUNC_NBITS" 0 2 9, +C4<00000000000000000000000000010000>;
v0x12baa5730_0 .var "A", 31 0;
v0x12baa57e0_0 .var "B", 31 0;
v0x12baa5880_0 .net "fault", 0 0, v0x12baa43a0_0;  1 drivers
v0x12baa5950_0 .var/i "infile", 31 0;
v0x12baa59e0_0 .var/i "line_no", 31 0;
v0x12baa5ad0_0 .net "mode", 0 0, v0x12baa4740_0;  1 drivers
v0x12baa5b60_0 .var/i "rc", 31 0;
v0x12baa5c00_0 .net "true_scale", 6 0, v0x12baa4d00_0;  1 drivers
v0x12baa5cc0_0 .net "true_sum", 31 0, v0x12baa4d90_0;  1 drivers
v0x12baa5df0_0 .net "used_scale", 6 0, v0x12baa5560_0;  1 drivers
v0x12baa5e80_0 .net "used_sum", 31 0, v0x12baa55f0_0;  1 drivers
S_0x12bccb9e0 .scope module, "dut" "fault_checker" 2 34, 3 3 0, S_0x12bccc060;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "fault";
    .port_info 3 /OUTPUT 1 "mode";
    .port_info 4 /OUTPUT 1 "reverse_mode";
    .port_info 5 /OUTPUT 32 "true_sum";
    .port_info 6 /OUTPUT 32 "used_sum";
    .port_info 7 /OUTPUT 7 "true_scale";
    .port_info 8 /OUTPUT 7 "used_scale";
P_0x12bce5c40 .param/l "ES" 0 3 6, +C4<00000000000000000000000000000010>;
P_0x12bce5c80 .param/l "FRAC_SIZE" 0 3 7, +C4<00000000000000000000000000000011>;
P_0x12bce5cc0 .param/l "FULL_NBITS" 0 3 4, +C4<00000000000000000000000000100000>;
P_0x12bce5d00 .param/l "TRUNC_NBITS" 0 3 5, +C4<00000000000000000000000000010000>;
L_0x12baa6280 .functor BUFZ 16, L_0x12baa5f10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x12baa6740 .functor NOT 16, L_0x12baa65e0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1380400a0 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
L_0x12baa6930 .functor AND 16, L_0x12baa67f0, L_0x1380400a0, C4<1111111111111111>, C4<1111111111111111>;
L_0x102f0ef10 .functor NOT 1, v0x12baa4740_0, C4<0>, C4<0>, C4<0>;
L_0x102f2d5f0 .functor NOT 1, v0x12baa49f0_0, C4<0>, C4<0>, C4<0>;
L_0x102f2d660 .functor AND 1, v0x12baa4740_0, L_0x102f2d5f0, C4<1>, C4<1>;
L_0x102f4b700 .functor AND 1, v0x12baa4740_0, v0x12baa49f0_0, C4<1>, C4<1>;
L_0x102f4b7b0 .functor BUFT 16, L_0x12baa6930, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x12baa3890_0 .net "A", 31 0, v0x12baa5730_0;  1 drivers
v0x12baa3940_0 .net "B", 31 0, v0x12baa57e0_0;  1 drivers
v0x12baa3a20_0 .net *"_ivl_11", 31 0, L_0x12baa6330;  1 drivers
v0x12baa3ae0_0 .net *"_ivl_13", 31 0, L_0x12baa63d0;  1 drivers
v0x12baa3b90_0 .net *"_ivl_14", 0 0, L_0x12baa64c0;  1 drivers
v0x12baa3c70_0 .net *"_ivl_18", 15 0, L_0x12baa6740;  1 drivers
L_0x138040058 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12baa3d20_0 .net/2u *"_ivl_20", 15 0, L_0x138040058;  1 drivers
v0x12baa3dd0_0 .net *"_ivl_22", 15 0, L_0x12baa67f0;  1 drivers
v0x12baa3e80_0 .net/2u *"_ivl_24", 15 0, L_0x1380400a0;  1 drivers
v0x12baa3f90_0 .net *"_ivl_36", 0 0, L_0x102f2d5f0;  1 drivers
v0x12baa4040_0 .net "adder_full_out", 31 0, L_0x12bad81e0;  1 drivers
v0x12baa4100_0 .net "adder_punt_out", 31 0, L_0x102f0e4a0;  1 drivers
v0x12baa41c0_0 .net "adder_trunc_out", 15 0, L_0x102f2d220;  1 drivers
v0x12baa4280_0 .net "adder_trunc_reverse_out", 15 0, L_0x102f4acd0;  1 drivers
v0x12baa4310_0 .var "expected_scale_reg", 6 0;
v0x12baa43a0_0 .var "fault", 0 0;
v0x12baa4430_0 .net "full_done", 0 0, L_0x12bad8a50;  1 drivers
v0x12baa45e0_0 .net "full_inf", 0 0, L_0x12baa8530;  1 drivers
v0x12baa4690_0 .net "full_zero", 0 0, L_0x12baa8620;  1 drivers
v0x12baa4740_0 .var "mode", 0 0;
v0x12baa47e0_0 .net "punt_done", 0 0, L_0x102f0ed50;  1 drivers
v0x12baa4890_0 .net "punt_inf", 0 0, L_0x12bada510;  1 drivers
v0x12baa4940_0 .net "punt_zero", 0 0, L_0x12bada600;  1 drivers
v0x12baa49f0_0 .var "reverse_mode", 0 0;
v0x12baa4a90_0 .net "reverse_operand_A", 15 0, L_0x12baa6280;  1 drivers
v0x12baa4b50_0 .net "reverse_operand_B", 15 0, L_0x12baa65e0;  1 drivers
v0x12baa4be0_0 .net "reverse_operand_B_negated", 15 0, L_0x12baa6930;  1 drivers
L_0x138040010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12baa4c70_0 .net "reverse_subtract", 0 0, L_0x138040010;  1 drivers
v0x12baa4d00_0 .var "true_scale", 6 0;
v0x12baa4d90_0 .var "true_sum", 31 0;
v0x12baa4e20_0 .net "trunc_A", 15 0, L_0x12baa6010;  1 drivers
v0x12baa4ed0_0 .net "trunc_B", 15 0, L_0x12baa6140;  1 drivers
v0x12baa4f80_0 .net "trunc_C", 15 0, L_0x12baa5f10;  1 drivers
v0x12baa44e0_0 .net "trunc_done", 0 0, L_0x102f2d340;  1 drivers
v0x12baa5210_0 .net "trunc_inf", 0 0, L_0x102f10a60;  1 drivers
v0x12baa52a0_0 .net "trunc_reverse_done", 0 0, L_0x102f4b540;  1 drivers
v0x12baa5350_0 .net "trunc_reverse_inf", 0 0, L_0x102f2f1e0;  1 drivers
v0x12baa5400_0 .net "trunc_reverse_zero", 0 0, L_0x102f2f290;  1 drivers
v0x12baa54b0_0 .net "trunc_zero", 0 0, L_0x102f10b10;  1 drivers
v0x12baa5560_0 .var "used_scale", 6 0;
v0x12baa55f0_0 .var "used_sum", 31 0;
E_0x11b1e6f50/0 .event anyedge, v0x11b2c2a10_0, v0x11b2c2b50_0, v0x11b2c37f0_0, v0x12baa24b0_0;
E_0x11b1e6f50/1 .event anyedge, v0x12ba4f8b0_0, v0x10ae38880_0, v0x12baa55f0_0, v0x12baa49f0_0;
E_0x11b1e6f50/2 .event anyedge, v0x12baa4ed0_0, v0x12baa5560_0, v0x12baa4310_0, v0x12baa4e20_0;
E_0x11b1e6f50/3 .event anyedge, v0x12baa4d00_0;
E_0x11b1e6f50 .event/or E_0x11b1e6f50/0, E_0x11b1e6f50/1, E_0x11b1e6f50/2, E_0x11b1e6f50/3;
L_0x12baa5f10 .ufunc/vec4 TD_fault_checker_tb.dut.trunc_posit, 16, L_0x12bad81e0 (v0x12ba51190_0) S_0x12ba50fd0;
L_0x12baa6010 .ufunc/vec4 TD_fault_checker_tb.dut.trunc_posit, 16, v0x12baa5730_0 (v0x12ba51190_0) S_0x12ba50fd0;
L_0x12baa6140 .ufunc/vec4 TD_fault_checker_tb.dut.trunc_posit, 16, v0x12baa57e0_0 (v0x12ba51190_0) S_0x12ba50fd0;
L_0x12baa6330 .ufunc/vec4 TD_fault_checker_tb.dut.full_nbits_abs, 32, v0x12baa5730_0 (v0x11b2c4d90_0) S_0x11b2c4bd0;
L_0x12baa63d0 .ufunc/vec4 TD_fault_checker_tb.dut.full_nbits_abs, 32, v0x12baa57e0_0 (v0x11b2c4d90_0) S_0x11b2c4bd0;
L_0x12baa64c0 .cmp/ge 32, L_0x12baa63d0, L_0x12baa6330;
L_0x12baa65e0 .functor MUXZ 16, L_0x12baa6140, L_0x12baa6010, L_0x12baa64c0, C4<>;
L_0x12baa67f0 .arith/sum 16, L_0x12baa6740, L_0x138040058;
L_0x102f2d500 .ufunc/vec4 TD_fault_checker_tb.dut.trunc_posit, 16, v0x12baa5730_0 (v0x12ba51190_0) S_0x12ba50fd0;
L_0x102f2cd30 .ufunc/vec4 TD_fault_checker_tb.dut.trunc_posit, 16, v0x12baa57e0_0 (v0x12ba51190_0) S_0x12ba50fd0;
S_0x12bcd0d30 .scope function.vec4.s1, "catastrophic_cancellation_risk" "catastrophic_cancellation_risk" 3 166, 3 166 0, S_0x12bccb9e0;
 .timescale -9 -12;
v0x12bcd5ca0_0 .var "PA", 31 0;
v0x12bcd3230_0 .var "PB", 31 0;
v0x12bcd89f0_0 .var "PC", 31 0;
; Variable catastrophic_cancellation_risk is vec4 return value of scope S_0x12bcd0d30
v0x12bce3470_0 .var "scale_A", 6 0;
v0x12bcdf290_0 .var "scale_B", 6 0;
v0x12bcdc820_0 .var "scale_C", 6 0;
v0x12bce1fe0_0 .var/i "scale_diff_AB", 31 0;
v0x12bce08b0_0 .var/i "scale_diff_result", 31 0;
v0x12bcf8a20_0 .var "sign_A", 0 0;
v0x12bcf88d0_0 .var "sign_B", 0 0;
v0x12bcef2c0_0 .var "sign_C", 0 0;
TD_fault_checker_tb.dut.catastrophic_cancellation_risk ;
    %load/vec4 v0x12bcd5ca0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x12bcf8a20_0, 0, 1;
    %load/vec4 v0x12bcd3230_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x12bcf88d0_0, 0, 1;
    %load/vec4 v0x12bcd89f0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x12bcef2c0_0, 0, 1;
    %load/vec4 v0x12bcd5ca0_0;
    %store/vec4 v0x11b2c4d90_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.full_nbits_abs, S_0x11b2c4bd0;
    %pushi/vec4 32, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x11b2c5be0_0, 0, 32;
    %store/vec4 v0x11b2c5a40_0, 0, 32;
    %store/vec4 v0x11b2c58f0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_scale, S_0x11b2c5670;
    %store/vec4 v0x12bce3470_0, 0, 7;
    %load/vec4 v0x12bcd3230_0;
    %store/vec4 v0x11b2c4d90_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.full_nbits_abs, S_0x11b2c4bd0;
    %pushi/vec4 32, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x11b2c5be0_0, 0, 32;
    %store/vec4 v0x11b2c5a40_0, 0, 32;
    %store/vec4 v0x11b2c58f0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_scale, S_0x11b2c5670;
    %store/vec4 v0x12bcdf290_0, 0, 7;
    %load/vec4 v0x12bcd89f0_0;
    %store/vec4 v0x11b2c4d90_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.full_nbits_abs, S_0x11b2c4bd0;
    %pushi/vec4 32, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x11b2c5be0_0, 0, 32;
    %store/vec4 v0x11b2c5a40_0, 0, 32;
    %store/vec4 v0x11b2c58f0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_scale, S_0x11b2c5670;
    %store/vec4 v0x12bcdc820_0, 0, 7;
    %load/vec4 v0x12bcf8a20_0;
    %load/vec4 v0x12bcf88d0_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x12bcdf290_0;
    %load/vec4 v0x12bce3470_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.2, 8;
    %load/vec4 v0x12bce3470_0;
    %pad/u 32;
    %load/vec4 v0x12bcdf290_0;
    %pad/u 32;
    %sub;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v0x12bcdf290_0;
    %pad/u 32;
    %load/vec4 v0x12bce3470_0;
    %pad/u 32;
    %sub;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %store/vec4 v0x12bce1fe0_0, 0, 32;
    %load/vec4 v0x12bce1fe0_0;
    %cmpi/s 2, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.4, 5;
    %load/vec4 v0x12bcdc820_0;
    %load/vec4 v0x12bce3470_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.6, 8;
    %load/vec4 v0x12bce3470_0;
    %pad/u 32;
    %load/vec4 v0x12bcdc820_0;
    %pad/u 32;
    %sub;
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %load/vec4 v0x12bce3470_0;
    %pad/u 32;
    %load/vec4 v0x12bcdc820_0;
    %pad/u 32;
    %sub;
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %store/vec4 v0x12bce08b0_0, 0, 32;
    %load/vec4 v0x12bcdc820_0;
    %load/vec4 v0x12bcdf290_0;
    %cmp/u;
    %jmp/0xz  T_0.8, 5;
    %load/vec4 v0x12bce08b0_0;
    %load/vec4 v0x12bcdf290_0;
    %pad/u 32;
    %load/vec4 v0x12bcdc820_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.10, 8;
    %load/vec4 v0x12bcdf290_0;
    %pad/u 32;
    %load/vec4 v0x12bcdc820_0;
    %pad/u 32;
    %sub;
    %jmp/1 T_0.11, 8;
T_0.10 ; End of true expr.
    %load/vec4 v0x12bce08b0_0;
    %jmp/0 T_0.11, 8;
 ; End of false expr.
    %blend;
T_0.11;
    %store/vec4 v0x12bce08b0_0, 0, 32;
T_0.8 ;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x12bce08b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %ret/vec4 0, 0, 1;  Assign to catastrophic_cancellation_risk (store_vec4_to_lval)
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to catastrophic_cancellation_risk (store_vec4_to_lval)
T_0.5 ;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to catastrophic_cancellation_risk (store_vec4_to_lval)
T_0.1 ;
    %end;
S_0x12bcd3440 .scope function.vec4.u32, "count_leading_zeros" "count_leading_zeros" 3 47, 3 47 0, S_0x12bccb9e0;
 .timescale -9 -12;
; Variable count_leading_zeros is vec4 return value of scope S_0x12bcd3440
v0x12bce7330_0 .var/i "i", 31 0;
v0x12bcecaf0_0 .var/i "width", 31 0;
v0x12bceb3c0_0 .var "x", 31 0;
TD_fault_checker_tb.dut.count_leading_zeros ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to count_leading_zeros (store_vec4_to_lval)
    %load/vec4 v0x12bcecaf0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12bce7330_0, 0, 32;
T_1.12 ;
    %load/vec4 v0x12bce7330_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_1.13, 5;
    %load/vec4 v0x12bceb3c0_0;
    %load/vec4 v0x12bce7330_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x12bce7330_0, 0, 32;
    %jmp T_1.15;
T_1.14 ;
    %retload/vec4 0; Load count_leading_zeros (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to count_leading_zeros (store_vec4_to_lval)
T_1.15 ;
    %load/vec4 v0x12bce7330_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12bce7330_0, 0, 32;
    %jmp T_1.12;
T_1.13 ;
    %end;
S_0x12bcd74d0 .scope module, "full_adder" "posit_add" 3 235, 4 2 0, S_0x12bccb9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /OUTPUT 1 "inf";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 1 "done";
P_0x12bcf7570 .param/l "Bs" 0 4 14, C4<00000000000000000000000000000101>;
P_0x12bcf75b0 .param/l "N" 0 4 13, +C4<00000000000000000000000000100000>;
P_0x12bcf75f0 .param/l "es" 0 4 15, +C4<00000000000000000000000000000010>;
L_0x138042020 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12baa74a0 .functor BUFZ 1, L_0x138042020, C4<0>, C4<0>, C4<0>;
L_0x12baa7bf0 .functor NOT 1, L_0x12baa7720, C4<0>, C4<0>, C4<0>;
L_0x12baa60c0 .functor AND 1, L_0x12baa7a50, L_0x12baa7bf0, C4<1>, C4<1>;
L_0x12baa6200 .functor NOT 1, L_0x12baa7900, C4<0>, C4<0>, C4<0>;
L_0x12baa7f60 .functor AND 1, L_0x12baa7d00, L_0x12baa6200, C4<1>, C4<1>;
L_0x12baa80f0 .functor OR 1, L_0x12baa8050, L_0x12baa7720, C4<0>, C4<0>;
L_0x12baa81a0 .functor NOT 1, L_0x12baa80f0, C4<0>, C4<0>, C4<0>;
L_0x12baa83a0 .functor OR 1, L_0x12baa8290, L_0x12baa7900, C4<0>, C4<0>;
L_0x12baa8470 .functor NOT 1, L_0x12baa83a0, C4<0>, C4<0>, C4<0>;
L_0x12baa8530 .functor OR 1, L_0x12baa60c0, L_0x12baa7f60, C4<0>, C4<0>;
L_0x12baa8620 .functor AND 1, L_0x12baa81a0, L_0x12baa8470, C4<1>, C4<1>;
L_0x12bac33a0 .functor XNOR 1, L_0x12baa7510, L_0x12baa75b0, C4<0>, C4<0>;
L_0x12bac4fd0 .functor BUFZ 5, L_0x12bab7c40, C4<00000>, C4<00000>, C4<00000>;
L_0x12bac4f60 .functor OR 1, L_0x12bac4ea0, L_0x12bac70f0, C4<0>, C4<0>;
L_0x12bad6b80 .functor OR 1, L_0x12bad6a40, L_0x12bad6e40, C4<0>, C4<0>;
L_0x12bac50c0 .functor AND 1, L_0x12bad4540, L_0x12bad6b80, C4<1>, C4<1>;
L_0x12bad7060 .functor AND 1, L_0x12bad44a0, L_0x12bad4540, C4<1>, C4<1>;
L_0x12bad71a0 .functor OR 1, L_0x12bad6a40, L_0x12bad6e40, C4<0>, C4<0>;
L_0x12bad7210 .functor NOT 1, L_0x12bad71a0, C4<0>, C4<0>, C4<0>;
L_0x12bad6f60 .functor AND 1, L_0x12bad7060, L_0x12bad7210, C4<1>, C4<1>;
L_0x12bad73e0 .functor OR 1, L_0x12bac50c0, L_0x12bad6f60, C4<0>, C4<0>;
L_0x12bad8300 .functor OR 1, L_0x12baa8530, L_0x12baa8620, C4<0>, C4<0>;
L_0x12bad8410 .functor NOT 1, L_0x12bad8370, C4<0>, C4<0>, C4<0>;
L_0x12bad8580 .functor OR 1, L_0x12bad8300, L_0x12bad8410, C4<0>, C4<0>;
L_0x12bad8a50 .functor BUFZ 1, L_0x12baa74a0, C4<0>, C4<0>, C4<0>;
v0x11b2bf6d0_0 .net "DSR_e_diff", 4 0, L_0x12bac4fd0;  1 drivers
v0x11b2bf780_0 .net "DSR_left_out", 31 0, L_0x12bad37b0;  1 drivers
v0x11b2bf820_0 .net "DSR_left_out_t", 31 0, L_0x12bad3580;  1 drivers
v0x11b2bf8f0_0 .net "DSR_right_in", 31 0, L_0x12baa6a40;  1 drivers
v0x11b2bf9a0_0 .net "DSR_right_out", 31 0, L_0x12bac6580;  1 drivers
v0x11b2bfaf0_0 .net "G", 0 0, L_0x12bad4540;  1 drivers
v0x11b2bfb80_0 .net "L", 0 0, L_0x12bad44a0;  1 drivers
v0x11b2bfc10_0 .net "LOD_in", 31 0, L_0x12bac72e0;  1 drivers
v0x11b2bfcb0_0 .net "R", 0 0, L_0x12bad6a40;  1 drivers
v0x11b2bfdc0_0 .net "St", 0 0, L_0x12bad6e40;  1 drivers
v0x11b2bfe50_0 .net *"_ivl_10", 30 0, L_0x12baa7680;  1 drivers
v0x11b2bff00_0 .net *"_ivl_100", 0 0, L_0x12bac4c30;  1 drivers
L_0x138041210 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x11b2bffa0_0 .net/2u *"_ivl_101", 4 0, L_0x138041210;  1 drivers
v0x11b2c0050_0 .net *"_ivl_104", 4 0, L_0x12bab7ba0;  1 drivers
v0x11b2c0100_0 .net *"_ivl_112", 0 0, L_0x12bac4ea0;  1 drivers
v0x11b2c01b0_0 .net *"_ivl_114", 0 0, L_0x12bac70f0;  1 drivers
v0x11b2c0260_0 .net *"_ivl_115", 0 0, L_0x12bac4f60;  1 drivers
v0x11b2c03f0_0 .net *"_ivl_118", 30 0, L_0x12bac6f70;  1 drivers
v0x11b2c0480_0 .net *"_ivl_124", 0 0, L_0x12bad3710;  1 drivers
v0x11b2c0530_0 .net *"_ivl_126", 30 0, L_0x12bac73c0;  1 drivers
L_0x138041a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2c05e0_0 .net/2u *"_ivl_127", 0 0, L_0x138041a80;  1 drivers
v0x11b2c0690_0 .net *"_ivl_129", 31 0, L_0x12bad3920;  1 drivers
L_0x138041b58 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x11b2c0740_0 .net/2u *"_ivl_135", 2 0, L_0x138041b58;  1 drivers
v0x11b2c07f0_0 .net *"_ivl_14", 30 0, L_0x12baa7860;  1 drivers
L_0x138041de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11b2c08a0_0 .net/2u *"_ivl_143", 31 0, L_0x138041de0;  1 drivers
v0x11b2c0950_0 .net *"_ivl_154", 33 0, L_0x12bad6ae0;  1 drivers
v0x11b2c0a00_0 .net *"_ivl_157", 0 0, L_0x12bad6b80;  1 drivers
v0x11b2c0ab0_0 .net *"_ivl_159", 0 0, L_0x12bac50c0;  1 drivers
v0x11b2c0b60_0 .net *"_ivl_161", 0 0, L_0x12bad7060;  1 drivers
v0x11b2c0c10_0 .net *"_ivl_163", 0 0, L_0x12bad71a0;  1 drivers
v0x11b2c0cc0_0 .net *"_ivl_165", 0 0, L_0x12bad7210;  1 drivers
v0x11b2c0d70_0 .net *"_ivl_167", 0 0, L_0x12bad6f60;  1 drivers
L_0x138041e28 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11b2c0e20_0 .net/2u *"_ivl_171", 30 0, L_0x138041e28;  1 drivers
v0x11b2c0310_0 .net *"_ivl_177", 31 0, L_0x12bad7ab0;  1 drivers
v0x11b2c10b0_0 .net *"_ivl_18", 0 0, L_0x12baa7a50;  1 drivers
L_0x138041f00 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11b2c1140_0 .net *"_ivl_180", 26 0, L_0x138041f00;  1 drivers
L_0x138041f48 .functor BUFT 1, C4<00000000000000000000000000011100>, C4<0>, C4<0>, C4<0>;
v0x11b2c11e0_0 .net/2u *"_ivl_181", 31 0, L_0x138041f48;  1 drivers
v0x11b2c1290_0 .net *"_ivl_183", 0 0, L_0x12bad7610;  1 drivers
v0x11b2c1330_0 .net *"_ivl_186", 31 0, L_0x12bad7730;  1 drivers
v0x11b2c13e0_0 .net *"_ivl_188", 31 0, L_0x12bad7b50;  1 drivers
v0x11b2c1490_0 .net *"_ivl_19", 0 0, L_0x12baa7bf0;  1 drivers
L_0x138041f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11b2c1540_0 .net *"_ivl_191", 31 0, L_0x138041f90;  1 drivers
v0x11b2c15f0_0 .net *"_ivl_194", 31 0, L_0x12bad7dc0;  1 drivers
v0x11b2c16a0_0 .net *"_ivl_197", 0 0, L_0x12bad8300;  1 drivers
v0x11b2c1750_0 .net *"_ivl_200", 0 0, L_0x12bad8370;  1 drivers
v0x11b2c1800_0 .net *"_ivl_201", 0 0, L_0x12bad8410;  1 drivers
v0x11b2c18b0_0 .net *"_ivl_203", 0 0, L_0x12bad8580;  1 drivers
L_0x138041fd8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11b2c1960_0 .net/2u *"_ivl_205", 30 0, L_0x138041fd8;  1 drivers
v0x11b2c1a10_0 .net *"_ivl_207", 31 0, L_0x12bad8630;  1 drivers
v0x11b2c1ac0_0 .net *"_ivl_210", 30 0, L_0x12bad8060;  1 drivers
v0x11b2c1b70_0 .net *"_ivl_211", 31 0, L_0x12bad8100;  1 drivers
v0x11b2c1c20_0 .net *"_ivl_24", 0 0, L_0x12baa7d00;  1 drivers
v0x11b2c1cd0_0 .net *"_ivl_25", 0 0, L_0x12baa6200;  1 drivers
v0x11b2c1d80_0 .net *"_ivl_30", 0 0, L_0x12baa8050;  1 drivers
v0x11b2c1e30_0 .net *"_ivl_31", 0 0, L_0x12baa80f0;  1 drivers
v0x11b2c1ee0_0 .net *"_ivl_36", 0 0, L_0x12baa8290;  1 drivers
v0x11b2c1f90_0 .net *"_ivl_37", 0 0, L_0x12baa83a0;  1 drivers
L_0x1380401c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11b2c2040_0 .net *"_ivl_45", 31 0, L_0x1380401c0;  1 drivers
v0x11b2c20f0_0 .net *"_ivl_48", 31 0, L_0x12baa87b0;  1 drivers
L_0x138040208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11b2c21a0_0 .net *"_ivl_51", 31 0, L_0x138040208;  1 drivers
v0x11b2c2250_0 .net *"_ivl_54", 31 0, L_0x12baa8a10;  1 drivers
v0x11b2c2300_0 .net *"_ivl_62", 30 0, L_0x12bac2ef0;  1 drivers
v0x11b2c23b0_0 .net *"_ivl_64", 30 0, L_0x12bac3010;  1 drivers
v0x11b2c2460_0 .net *"_ivl_65", 0 0, L_0x12bac2e50;  1 drivers
L_0x138040f40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x11b2c2500_0 .net/2u *"_ivl_67", 0 0, L_0x138040f40;  1 drivers
L_0x138040f88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2c0ed0_0 .net/2u *"_ivl_69", 0 0, L_0x138040f88;  1 drivers
v0x11b2c0f80_0 .net *"_ivl_98", 2 0, L_0x12bac4d80;  1 drivers
v0x11b2c2590_0 .net "add_m", 32 0, L_0x12bac6c90;  1 drivers
v0x11b2c2620_0 .net "add_m_in1", 31 0, L_0x12baa6bc0;  1 drivers
v0x11b2c26b0_0 .net "diff", 8 0, L_0x12bac4a30;  1 drivers
v0x11b2c2740_0 .net "done", 0 0, L_0x12bad8a50;  alias, 1 drivers
v0x11b2c27d0_0 .net "e1", 1 0, L_0x12bab59a0;  1 drivers
v0x11b2c2860_0 .net "e2", 1 0, L_0x12bac29c0;  1 drivers
v0x11b2c28f0_0 .net "e_o", 1 0, L_0x12bad4060;  1 drivers
v0x11b2c2980_0 .net "exp_diff", 4 0, L_0x12bab7c40;  1 drivers
v0x11b2c2a10_0 .net "in1", 31 0, v0x12baa5730_0;  alias, 1 drivers
v0x11b2c2ab0_0 .net "in1_gt_in2", 0 0, L_0x12bac3160;  1 drivers
v0x11b2c2b50_0 .net "in2", 31 0, v0x12baa57e0_0;  alias, 1 drivers
v0x11b2c2c00_0 .net "inf", 0 0, L_0x12baa8530;  alias, 1 drivers
v0x11b2c2ca0_0 .net "inf1", 0 0, L_0x12baa60c0;  1 drivers
v0x11b2c2d40_0 .net "inf2", 0 0, L_0x12baa7f60;  1 drivers
v0x11b2c2de0_0 .net "le", 1 0, L_0x12bac3a20;  1 drivers
v0x11b2c2e90_0 .net "le_o", 8 0, L_0x12bad4240;  1 drivers
v0x11b2c2f50_0 .net "le_o_tmp", 8 0, L_0x12bad3d80;  1 drivers
v0x11b2c2fe0_0 .net "left_shift", 4 0, L_0x12bad1e30;  1 drivers
v0x11b2c3080_0 .net "lm", 30 0, L_0x12bac3d50;  1 drivers
v0x11b2c3130_0 .net "lr", 4 0, L_0x12bac3200;  1 drivers
v0x11b2c31f0_0 .net "lr_N", 5 0, L_0x12bac4190;  1 drivers
v0x11b2c32a0_0 .net "lrc", 0 0, L_0x12bac3550;  1 drivers
v0x11b2c3350_0 .net "ls", 0 0, L_0x12bac32c0;  1 drivers
v0x11b2c33e0_0 .net "m1", 30 0, L_0x12bac2c10;  1 drivers
v0x11b2c3480_0 .net "m2", 30 0, L_0x12bac2d30;  1 drivers
v0x11b2c3530_0 .net "mant1", 29 0, L_0x12bab5ad0;  1 drivers
v0x11b2c35f0_0 .net "mant2", 29 0, L_0x12bac2af0;  1 drivers
v0x11b2c36a0_0 .net "mant_ovf", 1 0, L_0x12bac6e70;  1 drivers
v0x11b2c3740_0 .net "op", 0 0, L_0x12bac33a0;  1 drivers
v0x11b2c37f0_0 .net "out", 31 0, L_0x12bad81e0;  alias, 1 drivers
v0x11b2c3890_0 .net "r_o", 4 0, L_0x12bad5130;  1 drivers
v0x11b2c3970_0 .net "rc1", 0 0, L_0x12baa8d30;  1 drivers
v0x11b2c3a00_0 .net "rc2", 0 0, L_0x12bab5c60;  1 drivers
v0x11b2c3ab0_0 .net "regime1", 4 0, L_0x12bab4060;  1 drivers
v0x11b2c3b60_0 .net "regime2", 4 0, L_0x12bac1060;  1 drivers
v0x11b2c3c10_0 .net "rnd_ulp", 31 0, L_0x12bad7490;  1 drivers
v0x11b2c3cc0_0 .net "s1", 0 0, L_0x12baa7510;  1 drivers
v0x11b2c3d50_0 .net "s2", 0 0, L_0x12baa75b0;  1 drivers
v0x11b2c3de0_0 .net "se", 1 0, L_0x12bac3bb0;  1 drivers
v0x11b2c3e90_0 .net "sm", 30 0, L_0x12bac3ac0;  1 drivers
v0x11b2c3f40_0 .net "sr", 4 0, L_0x12bac38c0;  1 drivers
v0x11b2c4000_0 .net "sr_N", 5 0, L_0x12bac4670;  1 drivers
v0x11b2c40b0_0 .net "src", 0 0, L_0x12bac36c0;  1 drivers
v0x11b2c4160_0 .net "start", 0 0, L_0x138042020;  1 drivers
v0x11b2c41f0_0 .net "start0", 0 0, L_0x12baa74a0;  1 drivers
v0x11b2c4280_0 .net "tmp1_o", 98 0, L_0x12bad6870;  1 drivers
v0x11b2c4340_0 .net "tmp1_oN", 31 0, L_0x12bad7f00;  1 drivers
v0x11b2c43e0_0 .net "tmp1_o_rnd", 31 0, L_0x12bad7fc0;  1 drivers
v0x11b2c4490_0 .net "tmp1_o_rnd_ulp", 32 0, L_0x12bad78d0;  1 drivers
v0x11b2c4570_0 .net "tmp_o", 66 0, L_0x12baa72c0;  1 drivers
v0x11b2c4620_0 .net "ulp", 0 0, L_0x12bad73e0;  1 drivers
v0x11b2c46c0_0 .net "xin1", 31 0, L_0x12baa88b0;  1 drivers
v0x11b2c4760_0 .net "xin2", 31 0, L_0x12baa8b50;  1 drivers
v0x11b2c4810_0 .net "zero", 0 0, L_0x12baa8620;  alias, 1 drivers
v0x11b2c48a0_0 .net "zero1", 0 0, L_0x12baa81a0;  1 drivers
v0x11b2c4940_0 .net "zero2", 0 0, L_0x12baa8470;  1 drivers
v0x11b2c49e0_0 .net "zero_tmp1", 0 0, L_0x12baa7720;  1 drivers
v0x11b2c4a80_0 .net "zero_tmp2", 0 0, L_0x12baa7900;  1 drivers
L_0x12baa6d20 .part L_0x12bad4240, 7, 1;
L_0x12baa7160 .part L_0x12bad4240, 7, 1;
L_0x12baa7200 .part L_0x12bad37b0, 0, 31;
L_0x12baa7510 .part v0x12baa5730_0, 31, 1;
L_0x12baa75b0 .part v0x12baa57e0_0, 31, 1;
L_0x12baa7680 .part v0x12baa5730_0, 0, 31;
L_0x12baa7720 .reduce/or L_0x12baa7680;
L_0x12baa7860 .part v0x12baa57e0_0, 0, 31;
L_0x12baa7900 .reduce/or L_0x12baa7860;
L_0x12baa7a50 .part v0x12baa5730_0, 31, 1;
L_0x12baa7d00 .part v0x12baa57e0_0, 31, 1;
L_0x12baa8050 .part v0x12baa5730_0, 31, 1;
L_0x12baa8290 .part v0x12baa57e0_0, 31, 1;
L_0x12baa87b0 .arith/sub 32, L_0x1380401c0, v0x12baa5730_0;
L_0x12baa88b0 .functor MUXZ 32, v0x12baa5730_0, L_0x12baa87b0, L_0x12baa7510, C4<>;
L_0x12baa8a10 .arith/sub 32, L_0x138040208, v0x12baa57e0_0;
L_0x12baa8b50 .functor MUXZ 32, v0x12baa57e0_0, L_0x12baa8a10, L_0x12baa75b0, C4<>;
L_0x12bac2c10 .concat [ 30 1 0 0], L_0x12bab5ad0, L_0x12baa7720;
L_0x12bac2d30 .concat [ 30 1 0 0], L_0x12bac2af0, L_0x12baa7900;
L_0x12bac2ef0 .part L_0x12baa88b0, 0, 31;
L_0x12bac3010 .part L_0x12baa8b50, 0, 31;
L_0x12bac2e50 .cmp/ge 31, L_0x12bac2ef0, L_0x12bac3010;
L_0x12bac3160 .functor MUXZ 1, L_0x138040f88, L_0x138040f40, L_0x12bac2e50, C4<>;
L_0x12bac32c0 .functor MUXZ 1, L_0x12baa75b0, L_0x12baa7510, L_0x12bac3160, C4<>;
L_0x12bac3550 .functor MUXZ 1, L_0x12bab5c60, L_0x12baa8d30, L_0x12bac3160, C4<>;
L_0x12bac36c0 .functor MUXZ 1, L_0x12baa8d30, L_0x12bab5c60, L_0x12bac3160, C4<>;
L_0x12bac3200 .functor MUXZ 5, L_0x12bac1060, L_0x12bab4060, L_0x12bac3160, C4<>;
L_0x12bac38c0 .functor MUXZ 5, L_0x12bab4060, L_0x12bac1060, L_0x12bac3160, C4<>;
L_0x12bac3a20 .functor MUXZ 2, L_0x12bac29c0, L_0x12bab59a0, L_0x12bac3160, C4<>;
L_0x12bac3bb0 .functor MUXZ 2, L_0x12bab59a0, L_0x12bac29c0, L_0x12bac3160, C4<>;
L_0x12bac3d50 .functor MUXZ 31, L_0x12bac2d30, L_0x12bac2c10, L_0x12bac3160, C4<>;
L_0x12bac3ac0 .functor MUXZ 31, L_0x12bac2c10, L_0x12bac2d30, L_0x12bac3160, C4<>;
L_0x12bac4b30 .concat [ 2 6 0 0], L_0x12bac3a20, L_0x12bac4190;
L_0x12bac3df0 .concat [ 2 6 0 0], L_0x12bac3bb0, L_0x12bac4670;
L_0x12bac4d80 .part L_0x12bac4a30, 5, 3;
L_0x12bac4c30 .reduce/or L_0x12bac4d80;
L_0x12bab7ba0 .part L_0x12bac4a30, 0, 5;
L_0x12bab7c40 .functor MUXZ 5, L_0x12bab7ba0, L_0x138041210, L_0x12bac4c30, C4<>;
L_0x12bac6e70 .part L_0x12bac6c90, 31, 2;
L_0x12bac4ea0 .part L_0x12bac6c90, 32, 1;
L_0x12bac70f0 .part L_0x12bac6c90, 31, 1;
L_0x12bac6f70 .part L_0x12bac6c90, 0, 31;
L_0x12bac72e0 .concat [ 31 1 0 0], L_0x12bac6f70, L_0x12bac4f60;
L_0x12bad3670 .part L_0x12bac6c90, 1, 32;
L_0x12bad3710 .part L_0x12bad3580, 31, 1;
L_0x12bac73c0 .part L_0x12bad3580, 0, 31;
L_0x12bad3920 .concat [ 1 31 0 0], L_0x138041a80, L_0x12bac73c0;
L_0x12bad37b0 .functor MUXZ 32, L_0x12bad3920, L_0x12bad3580, L_0x12bad3710, C4<>;
L_0x12bad3f00 .concat [ 2 6 0 0], L_0x12bac3a20, L_0x12bac4190;
L_0x12bad39c0 .concat [ 5 3 0 0], L_0x12bad1e30, L_0x138041b58;
L_0x12bad43c0 .part L_0x12bac6e70, 1, 1;
L_0x12bad5210 .part L_0x12bad4240, 0, 8;
L_0x12bad6960 .concat [ 32 67 0 0], L_0x138041de0, L_0x12baa72c0;
L_0x12bad44a0 .part L_0x12bad6870, 36, 1;
L_0x12bad4540 .part L_0x12bad6870, 35, 1;
L_0x12bad6a40 .part L_0x12bad6870, 34, 1;
L_0x12bad6ae0 .part L_0x12bad6870, 0, 34;
L_0x12bad6e40 .reduce/or L_0x12bad6ae0;
L_0x12bad7490 .concat [ 1 31 0 0], L_0x12bad73e0, L_0x138041e28;
L_0x12bad79d0 .part L_0x12bad6870, 35, 32;
L_0x12bad7ab0 .concat [ 5 27 0 0], L_0x12bad5130, L_0x138041f00;
L_0x12bad7610 .cmp/gt 32, L_0x138041f48, L_0x12bad7ab0;
L_0x12bad7730 .part L_0x12bad78d0, 0, 32;
L_0x12bad7b50 .part L_0x12bad6870, 35, 32;
L_0x12bad7fc0 .functor MUXZ 32, L_0x12bad7b50, L_0x12bad7730, L_0x12bad7610, C4<>;
L_0x12bad7dc0 .arith/sub 32, L_0x138041f90, L_0x12bad7fc0;
L_0x12bad7f00 .functor MUXZ 32, L_0x12bad7fc0, L_0x12bad7dc0, L_0x12bac32c0, C4<>;
L_0x12bad8370 .part L_0x12bad37b0, 31, 1;
L_0x12bad8630 .concat [ 31 1 0 0], L_0x138041fd8, L_0x12baa8530;
L_0x12bad8060 .part L_0x12bad7f00, 1, 31;
L_0x12bad8100 .concat [ 31 1 0 0], L_0x12bad8060, L_0x12bac32c0;
L_0x12bad81e0 .functor MUXZ 32, L_0x12bad8100, L_0x12bad8630, L_0x12bad8580, C4<>;
S_0x12bcdb420 .scope module, "dsl1" "DSR_left_N_S" 4 108, 4 285 0, S_0x12bcd74d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x12bceb450 .param/l "N" 0 4 286, +C4<00000000000000000000000000100000>;
P_0x12bceb490 .param/l "S" 0 4 287, C4<00000000000000000000000000000101>;
L_0x12bad3580 .functor BUFZ 32, L_0x12bad2fd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x138041a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12bca6a70_0 .net *"_ivl_11", 0 0, L_0x138041a38;  1 drivers
v0x12bc92900_0 .net *"_ivl_6", 0 0, L_0x12bad30f0;  1 drivers
v0x12bc915e0_0 .net *"_ivl_7", 31 0, L_0x12bad3280;  1 drivers
v0x12bc91490_0 .net *"_ivl_9", 30 0, L_0x12bad31c0;  1 drivers
v0x12bc87e30_0 .net "a", 31 0, L_0x12bad3670;  1 drivers
v0x12bc86af0_0 .net "b", 4 0, L_0x12bad1e30;  alias, 1 drivers
v0x12bc814d0_0 .net "c", 31 0, L_0x12bad3580;  alias, 1 drivers
v0x12bc85660 .array "tmp", 0 4;
v0x12bc85660_0 .net v0x12bc85660 0, 31 0, L_0x12bad3420; 1 drivers
v0x12bc85660_1 .net v0x12bc85660 1, 31 0, L_0x12bad22f0; 1 drivers
v0x12bc85660_2 .net v0x12bc85660 2, 31 0, L_0x12bad2730; 1 drivers
v0x12bc85660_3 .net v0x12bc85660 3, 31 0, L_0x12bad2b50; 1 drivers
v0x12bc85660_4 .net v0x12bc85660 4, 31 0, L_0x12bad2fd0; 1 drivers
L_0x12bad1ff0 .part L_0x12bad1e30, 1, 1;
L_0x12bad2450 .part L_0x12bad1e30, 2, 1;
L_0x12bad2850 .part L_0x12bad1e30, 3, 1;
L_0x12bad2c70 .part L_0x12bad1e30, 4, 1;
L_0x12bad30f0 .part L_0x12bad1e30, 0, 1;
L_0x12bad31c0 .part L_0x12bad3670, 0, 31;
L_0x12bad3280 .concat [ 1 31 0 0], L_0x138041a38, L_0x12bad31c0;
L_0x12bad3420 .functor MUXZ 32, L_0x12bad3670, L_0x12bad3280, L_0x12bad30f0, C4<>;
S_0x12bcdca30 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x12bcdb420;
 .timescale -9 -12;
P_0x11b1b7c00 .param/l "i" 1 4 296, +C4<01>;
v0x12bcf0920_0 .net *"_ivl_1", 0 0, L_0x12bad1ff0;  1 drivers
v0x12bcf60e0_0 .net *"_ivl_3", 31 0, L_0x12bad2190;  1 drivers
v0x12bcf49b0_0 .net *"_ivl_5", 29 0, L_0x12bad2090;  1 drivers
L_0x138041918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12bcfd010_0 .net *"_ivl_7", 1 0, L_0x138041918;  1 drivers
L_0x12bad2090 .part L_0x12bad3420, 0, 30;
L_0x12bad2190 .concat [ 2 30 0 0], L_0x138041918, L_0x12bad2090;
L_0x12bad22f0 .functor MUXZ 32, L_0x12bad3420, L_0x12bad2190, L_0x12bad1ff0, C4<>;
S_0x12bce0ac0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x12bcdb420;
 .timescale -9 -12;
P_0x11b140950 .param/l "i" 1 4 296, +C4<010>;
v0x12bcc8a60_0 .net *"_ivl_1", 0 0, L_0x12bad2450;  1 drivers
v0x12bcc82a0_0 .net *"_ivl_3", 31 0, L_0x12bad25d0;  1 drivers
v0x12bcbf200_0 .net *"_ivl_5", 27 0, L_0x12bad24f0;  1 drivers
L_0x138041960 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x12bcbeb70_0 .net *"_ivl_7", 3 0, L_0x138041960;  1 drivers
L_0x12bad24f0 .part L_0x12bad22f0, 0, 28;
L_0x12bad25d0 .concat [ 4 28 0 0], L_0x138041960, L_0x12bad24f0;
L_0x12bad2730 .functor MUXZ 32, L_0x12bad22f0, L_0x12bad25d0, L_0x12bad2450, C4<>;
S_0x12bce7540 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x12bcdb420;
 .timescale -9 -12;
P_0x11b1902f0 .param/l "i" 1 4 296, +C4<011>;
v0x12bcb2fa0_0 .net *"_ivl_1", 0 0, L_0x12bad2850;  1 drivers
v0x12bcb2020_0 .net *"_ivl_3", 31 0, L_0x12bad29f0;  1 drivers
v0x12bcaf410_0 .net *"_ivl_5", 23 0, L_0x12bad28f0;  1 drivers
L_0x1380419a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12bcb43e0_0 .net *"_ivl_7", 7 0, L_0x1380419a8;  1 drivers
L_0x12bad28f0 .part L_0x12bad2730, 0, 24;
L_0x12bad29f0 .concat [ 8 24 0 0], L_0x1380419a8, L_0x12bad28f0;
L_0x12bad2b50 .functor MUXZ 32, L_0x12bad2730, L_0x12bad29f0, L_0x12bad2850, C4<>;
S_0x12bceb5d0 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 296, 4 296 0, S_0x12bcdb420;
 .timescale -9 -12;
P_0x11b13a410 .param/l "i" 1 4 296, +C4<0100>;
v0x12bc7d500_0 .net *"_ivl_1", 0 0, L_0x12bad2c70;  1 drivers
v0x12bc7cff0_0 .net *"_ivl_3", 31 0, L_0x12bad2ef0;  1 drivers
v0x12bc7bf80_0 .net *"_ivl_5", 15 0, L_0x12bad2e10;  1 drivers
L_0x1380419f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12bca6bc0_0 .net *"_ivl_7", 15 0, L_0x1380419f0;  1 drivers
L_0x12bad2e10 .part L_0x12bad2b50, 0, 16;
L_0x12bad2ef0 .concat [ 16 16 0 0], L_0x1380419f0, L_0x12bad2e10;
L_0x12bad2fd0 .functor MUXZ 32, L_0x12bad2b50, L_0x12bad2ef0, L_0x12bad2c70, C4<>;
S_0x12bcef520 .scope module, "dsr1" "DSR_right_N_S" 4 86, 4 306 0, S_0x12bcd74d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x12bc856f0 .param/l "N" 0 4 307, +C4<00000000000000000000000000100000>;
P_0x12bc85730 .param/l "S" 0 4 308, C4<00000000000000000000000000000101>;
L_0x12bac6580 .functor BUFZ 32, L_0x12bac5ff0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x138041378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12bca2df0_0 .net *"_ivl_11", 0 0, L_0x138041378;  1 drivers
v0x12bca16c0_0 .net *"_ivl_6", 0 0, L_0x12bac6110;  1 drivers
v0x12bcbdda0_0 .net *"_ivl_7", 31 0, L_0x12bac6280;  1 drivers
v0x12bcb7680_0 .net *"_ivl_9", 30 0, L_0x12bac61e0;  1 drivers
v0x12bc7b030_0 .net "a", 31 0, L_0x12baa6a40;  alias, 1 drivers
v0x12bc79a40_0 .net "b", 4 0, L_0x12bac4fd0;  alias, 1 drivers
v0x12bc79580_0 .net "c", 31 0, L_0x12bac6580;  alias, 1 drivers
v0x12bcaeda0 .array "tmp", 0 4;
v0x12bcaeda0_0 .net v0x12bcaeda0 0, 31 0, L_0x12bac6420; 1 drivers
v0x12bcaeda0_1 .net v0x12bcaeda0 1, 31 0, L_0x12bac5390; 1 drivers
v0x12bcaeda0_2 .net v0x12bcaeda0 2, 31 0, L_0x12bac57d0; 1 drivers
v0x12bcaeda0_3 .net v0x12bcaeda0 3, 31 0, L_0x12bac5bf0; 1 drivers
v0x12bcaeda0_4 .net v0x12bcaeda0 4, 31 0, L_0x12bac5ff0; 1 drivers
L_0x12bac5130 .part L_0x12bac4fd0, 1, 1;
L_0x12bac54f0 .part L_0x12bac4fd0, 2, 1;
L_0x12bac58f0 .part L_0x12bac4fd0, 3, 1;
L_0x12bac5d10 .part L_0x12bac4fd0, 4, 1;
L_0x12bac6110 .part L_0x12bac4fd0, 0, 1;
L_0x12bac61e0 .part L_0x12baa6a40, 1, 31;
L_0x12bac6280 .concat [ 31 1 0 0], L_0x12bac61e0, L_0x138041378;
L_0x12bac6420 .functor MUXZ 32, L_0x12baa6a40, L_0x12bac6280, L_0x12bac6110, C4<>;
S_0x12bcf0b30 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x12bcef520;
 .timescale -9 -12;
P_0x11b164a10 .param/l "i" 1 4 317, +C4<01>;
v0x12bc83f30_0 .net *"_ivl_1", 0 0, L_0x12bac5130;  1 drivers
v0x12bc90130_0 .net *"_ivl_3", 31 0, L_0x12bac5270;  1 drivers
v0x12bc8bf50_0 .net *"_ivl_5", 29 0, L_0x12bac51d0;  1 drivers
L_0x138041258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12bc894e0_0 .net *"_ivl_7", 1 0, L_0x138041258;  1 drivers
L_0x12bac51d0 .part L_0x12bac6420, 2, 30;
L_0x12bac5270 .concat [ 30 2 0 0], L_0x12bac51d0, L_0x138041258;
L_0x12bac5390 .functor MUXZ 32, L_0x12bac6420, L_0x12bac5270, L_0x12bac5130, C4<>;
S_0x12bcf4bc0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x12bcef520;
 .timescale -9 -12;
P_0x11b26f3a0 .param/l "i" 1 4 317, +C4<010>;
v0x12bc8eca0_0 .net *"_ivl_1", 0 0, L_0x12bac54f0;  1 drivers
v0x12bc8d570_0 .net *"_ivl_3", 31 0, L_0x12bac56b0;  1 drivers
v0x12bca5730_0 .net *"_ivl_5", 27 0, L_0x12bac5610;  1 drivers
L_0x1380412a0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x12bca55e0_0 .net *"_ivl_7", 3 0, L_0x1380412a0;  1 drivers
L_0x12bac5610 .part L_0x12bac5390, 4, 28;
L_0x12bac56b0 .concat [ 28 4 0 0], L_0x12bac5610, L_0x1380412a0;
L_0x12bac57d0 .functor MUXZ 32, L_0x12bac5390, L_0x12bac56b0, L_0x12bac54f0, C4<>;
S_0x12bcffcf0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x12bcef520;
 .timescale -9 -12;
P_0x11b2a7650 .param/l "i" 1 4 317, +C4<011>;
v0x12bc9bfd0_0 .net *"_ivl_1", 0 0, L_0x12bac58f0;  1 drivers
v0x12bc96ab0_0 .net *"_ivl_3", 31 0, L_0x12bac5a90;  1 drivers
v0x12bc94040_0 .net *"_ivl_5", 23 0, L_0x12bac5990;  1 drivers
L_0x1380412e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12bc99800_0 .net *"_ivl_7", 7 0, L_0x1380412e8;  1 drivers
L_0x12bac5990 .part L_0x12bac57d0, 8, 24;
L_0x12bac5a90 .concat [ 24 8 0 0], L_0x12bac5990, L_0x1380412e8;
L_0x12bac5bf0 .functor MUXZ 32, L_0x12bac57d0, L_0x12bac5a90, L_0x12bac58f0, C4<>;
S_0x12bcfe670 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 317, 4 317 0, S_0x12bcef520;
 .timescale -9 -12;
P_0x11b279cd0 .param/l "i" 1 4 317, +C4<0100>;
v0x12bc980d0_0 .net *"_ivl_1", 0 0, L_0x12bac5d10;  1 drivers
v0x12bca4280_0 .net *"_ivl_3", 31 0, L_0x12bac5e90;  1 drivers
v0x12bca00a0_0 .net *"_ivl_5", 15 0, L_0x12bac5db0;  1 drivers
L_0x138041330 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12bc9d630_0 .net *"_ivl_7", 15 0, L_0x138041330;  1 drivers
L_0x12bac5db0 .part L_0x12bac5bf0, 16, 16;
L_0x12bac5e90 .concat [ 16 16 0 0], L_0x12bac5db0, L_0x138041330;
L_0x12bac5ff0 .functor MUXZ 32, L_0x12bac5bf0, L_0x12bac5e90, L_0x12bac5d10, C4<>;
S_0x12bcc7770 .scope module, "dsr2" "DSR_right_N_S" 4 134, 4 306 0, S_0x12bcd74d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 99 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 99 "c";
P_0x12bcaee30 .param/l "N" 0 4 307, +C4<00000000000000000000000000000000000000000000000000000000001100011>;
P_0x12bcaee70 .param/l "S" 0 4 308, C4<00000000000000000000000000000101>;
L_0x12bad6870 .functor BUFZ 99, L_0x12bad6220, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x138041d98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b1d81e0_0 .net *"_ivl_11", 0 0, L_0x138041d98;  1 drivers
v0x11b1a4950_0 .net *"_ivl_6", 0 0, L_0x12bad6340;  1 drivers
v0x11b1ae9a0_0 .net *"_ivl_7", 98 0, L_0x12bad65b0;  1 drivers
v0x11b1a9520_0 .net *"_ivl_9", 97 0, L_0x12bad6510;  1 drivers
v0x11b1a6b00_0 .net "a", 98 0, L_0x12bad6960;  1 drivers
v0x11b1ac1d0_0 .net "b", 4 0, L_0x12bad5130;  alias, 1 drivers
v0x11b1aaaf0_0 .net "c", 98 0, L_0x12bad6870;  alias, 1 drivers
v0x11b1b6b60 .array "tmp", 0 4;
v0x11b1b6b60_0 .net v0x11b1b6b60 0, 98 0, L_0x12bad6710; 1 drivers
v0x11b1b6b60_1 .net v0x11b1b6b60 1, 98 0, L_0x12bad55d0; 1 drivers
v0x11b1b6b60_2 .net v0x11b1b6b60 2, 98 0, L_0x12bad59f0; 1 drivers
v0x11b1b6b60_3 .net v0x11b1b6b60 3, 98 0, L_0x12bad5e10; 1 drivers
v0x11b1b6b60_4 .net v0x11b1b6b60 4, 98 0, L_0x12bad6220; 1 drivers
L_0x12bad52b0 .part L_0x12bad5130, 1, 1;
L_0x12bad5730 .part L_0x12bad5130, 2, 1;
L_0x12bad5b10 .part L_0x12bad5130, 3, 1;
L_0x12bad5f30 .part L_0x12bad5130, 4, 1;
L_0x12bad6340 .part L_0x12bad5130, 0, 1;
L_0x12bad6510 .part L_0x12bad6960, 1, 98;
L_0x12bad65b0 .concat [ 98 1 0 0], L_0x12bad6510, L_0x138041d98;
L_0x12bad6710 .functor MUXZ 99, L_0x12bad6960, L_0x12bad65b0, L_0x12bad6340, C4<>;
S_0x12bcc34b0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x12bcc7770;
 .timescale -9 -12;
P_0x11b291e80 .param/l "i" 1 4 317, +C4<01>;
v0x12bca8680_0 .net *"_ivl_1", 0 0, L_0x12bad52b0;  1 drivers
v0x11b1e7030_0 .net *"_ivl_3", 98 0, L_0x12bad5470;  1 drivers
v0x11b19e6a0_0 .net *"_ivl_5", 96 0, L_0x12bad53d0;  1 drivers
L_0x138041c78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11b1f0ee0_0 .net *"_ivl_7", 1 0, L_0x138041c78;  1 drivers
L_0x12bad53d0 .part L_0x12bad6710, 2, 97;
L_0x12bad5470 .concat [ 97 2 0 0], L_0x12bad53d0, L_0x138041c78;
L_0x12bad55d0 .functor MUXZ 99, L_0x12bad6710, L_0x12bad5470, L_0x12bad52b0, C4<>;
S_0x12bcbf9d0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x12bcc7770;
 .timescale -9 -12;
P_0x11b21c530 .param/l "i" 1 4 317, +C4<010>;
v0x11b1c18f0_0 .net *"_ivl_1", 0 0, L_0x12bad5730;  1 drivers
v0x11b1cb940_0 .net *"_ivl_3", 98 0, L_0x12bad58b0;  1 drivers
v0x11b1c64c0_0 .net *"_ivl_5", 94 0, L_0x12bad57d0;  1 drivers
L_0x138041cc0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x11b1c3aa0_0 .net *"_ivl_7", 3 0, L_0x138041cc0;  1 drivers
L_0x12bad57d0 .part L_0x12bad55d0, 4, 95;
L_0x12bad58b0 .concat [ 95 4 0 0], L_0x12bad57d0, L_0x138041cc0;
L_0x12bad59f0 .functor MUXZ 99, L_0x12bad55d0, L_0x12bad58b0, L_0x12bad5730, C4<>;
S_0x12bcb3210 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x12bcc7770;
 .timescale -9 -12;
P_0x11b1d4d70 .param/l "i" 1 4 317, +C4<011>;
v0x11b1c9170_0 .net *"_ivl_1", 0 0, L_0x12bad5b10;  1 drivers
v0x11b1c7a90_0 .net *"_ivl_3", 98 0, L_0x12bad5cb0;  1 drivers
v0x11b1d3bf0_0 .net *"_ivl_5", 90 0, L_0x12bad5bb0;  1 drivers
L_0x138041d08 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x11b1cf9c0_0 .net *"_ivl_7", 7 0, L_0x138041d08;  1 drivers
L_0x12bad5bb0 .part L_0x12bad59f0, 8, 91;
L_0x12bad5cb0 .concat [ 91 8 0 0], L_0x12bad5bb0, L_0x138041d08;
L_0x12bad5e10 .functor MUXZ 99, L_0x12bad59f0, L_0x12bad5cb0, L_0x12bad5b10, C4<>;
S_0x12bc81880 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 317, 4 317 0, S_0x12bcc7770;
 .timescale -9 -12;
P_0x11b1e8ea0 .param/l "i" 1 4 317, +C4<0100>;
v0x11b1ccfa0_0 .net *"_ivl_1", 0 0, L_0x12bad5f30;  1 drivers
v0x11b1d2760_0 .net *"_ivl_3", 98 0, L_0x12bad60c0;  1 drivers
v0x11b1d1030_0 .net *"_ivl_5", 82 0, L_0x12bad5fd0;  1 drivers
L_0x138041d50 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11b1dd1e0_0 .net *"_ivl_7", 15 0, L_0x138041d50;  1 drivers
L_0x12bad5fd0 .part L_0x12bad5e10, 16, 83;
L_0x12bad60c0 .concat [ 83 16 0 0], L_0x12bad5fd0, L_0x138041d50;
L_0x12bad6220 .functor MUXZ 99, L_0x12bad5e10, L_0x12bad60c0, L_0x12bad5f30, C4<>;
S_0x12bc7ef90 .scope generate, "genblk1" "genblk1" 4 78, 4 78 0, S_0x12bcd74d0;
 .timescale -9 -12;
L_0x1380400e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b1b2a20_0 .net/2u *"_ivl_0", 0 0, L_0x1380400e8;  1 drivers
L_0x12baa6a40 .concat [ 1 31 0 0], L_0x1380400e8, L_0x12bac3ac0;
S_0x12bc803b0 .scope generate, "genblk2" "genblk2" 4 91, 4 91 0, S_0x12bcd74d0;
 .timescale -9 -12;
L_0x138040130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b1b0000_0 .net/2u *"_ivl_0", 0 0, L_0x138040130;  1 drivers
L_0x12baa6bc0 .concat [ 1 31 0 0], L_0x138040130, L_0x12bac3d50;
S_0x12bc82b60 .scope generate, "genblk3" "genblk3" 4 124, 4 124 0, S_0x12bcd74d0;
 .timescale -9 -12;
L_0x12baa6e20 .functor NOT 1, L_0x12baa6d20, C4<0>, C4<0>, C4<0>;
v0x11b1b56d0_0 .net *"_ivl_0", 0 0, L_0x12baa6d20;  1 drivers
v0x11b1b3ff0_0 .net *"_ivl_1", 0 0, L_0x12baa6e20;  1 drivers
v0x11b1c0150_0 .net *"_ivl_3", 31 0, L_0x12baa6ef0;  1 drivers
v0x11b1bb150_0 .net *"_ivl_5", 0 0, L_0x12baa7160;  1 drivers
v0x11b1f0a90_0 .net *"_ivl_6", 30 0, L_0x12baa7200;  1 drivers
L_0x138040178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b1fbb60_0 .net/2u *"_ivl_7", 0 0, L_0x138040178;  1 drivers
LS_0x12baa6ef0_0_0 .concat [ 1 1 1 1], L_0x12baa6e20, L_0x12baa6e20, L_0x12baa6e20, L_0x12baa6e20;
LS_0x12baa6ef0_0_4 .concat [ 1 1 1 1], L_0x12baa6e20, L_0x12baa6e20, L_0x12baa6e20, L_0x12baa6e20;
LS_0x12baa6ef0_0_8 .concat [ 1 1 1 1], L_0x12baa6e20, L_0x12baa6e20, L_0x12baa6e20, L_0x12baa6e20;
LS_0x12baa6ef0_0_12 .concat [ 1 1 1 1], L_0x12baa6e20, L_0x12baa6e20, L_0x12baa6e20, L_0x12baa6e20;
LS_0x12baa6ef0_0_16 .concat [ 1 1 1 1], L_0x12baa6e20, L_0x12baa6e20, L_0x12baa6e20, L_0x12baa6e20;
LS_0x12baa6ef0_0_20 .concat [ 1 1 1 1], L_0x12baa6e20, L_0x12baa6e20, L_0x12baa6e20, L_0x12baa6e20;
LS_0x12baa6ef0_0_24 .concat [ 1 1 1 1], L_0x12baa6e20, L_0x12baa6e20, L_0x12baa6e20, L_0x12baa6e20;
LS_0x12baa6ef0_0_28 .concat [ 1 1 1 1], L_0x12baa6e20, L_0x12baa6e20, L_0x12baa6e20, L_0x12baa6e20;
LS_0x12baa6ef0_1_0 .concat [ 4 4 4 4], LS_0x12baa6ef0_0_0, LS_0x12baa6ef0_0_4, LS_0x12baa6ef0_0_8, LS_0x12baa6ef0_0_12;
LS_0x12baa6ef0_1_4 .concat [ 4 4 4 4], LS_0x12baa6ef0_0_16, LS_0x12baa6ef0_0_20, LS_0x12baa6ef0_0_24, LS_0x12baa6ef0_0_28;
L_0x12baa6ef0 .concat [ 16 16 0 0], LS_0x12baa6ef0_1_0, LS_0x12baa6ef0_1_4;
LS_0x12baa72c0_0_0 .concat [ 1 31 2 1], L_0x138040178, L_0x12baa7200, L_0x12bad4060, L_0x12baa7160;
LS_0x12baa72c0_0_4 .concat [ 32 0 0 0], L_0x12baa6ef0;
L_0x12baa72c0 .concat [ 35 32 0 0], LS_0x12baa72c0_0_0, LS_0x12baa72c0_0_4;
S_0x12bc84140 .scope module, "l2" "LOD_N" 4 104, 4 327 0, S_0x12bcd74d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x12bca8710 .param/l "N" 0 4 338, +C4<00000000000000000000000000100000>;
P_0x12bca8750 .param/l "S" 0 4 339, C4<00000000000000000000000000000101>;
v0x11b144ce0_0 .net "in", 31 0, L_0x12bac72e0;  alias, 1 drivers
v0x11b108f50_0 .net "out", 4 0, L_0x12bad1e30;  alias, 1 drivers
v0x11b13c430_0 .net "vld", 0 0, L_0x12bad1b00;  1 drivers
S_0x12bc880e0 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x12bc84140;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12bc79610 .param/l "N" 0 4 360, +C4<00000000000000000000000000100000>;
P_0x12bc79650 .param/l "S" 0 4 361, C4<00000000000000000000000000000101>;
v0x11b185200_0 .net "in", 31 0, L_0x12bac72e0;  alias, 1 drivers
v0x11b150a30_0 .net "out", 4 0, L_0x12bad1e30;  alias, 1 drivers
v0x11b150ac0_0 .net "vld", 0 0, L_0x12bad1b00;  alias, 1 drivers
L_0x12bacc670 .part L_0x12bac72e0, 0, 16;
L_0x12bad1a60 .part L_0x12bac72e0, 16, 16;
S_0x12bc896f0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12bc880e0;
 .timescale -9 -12;
L_0x12bad1b00 .functor OR 1, L_0x12bacc1e0, L_0x12bad15d0, C4<0>, C4<0>;
L_0x1380418d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b13eaa0_0 .net/2u *"_ivl_4", 0 0, L_0x1380418d0;  1 drivers
v0x11b13eb30_0 .net *"_ivl_6", 4 0, L_0x12bad1bd0;  1 drivers
v0x11b13e6d0_0 .net *"_ivl_8", 4 0, L_0x12bad1cf0;  1 drivers
v0x11b13e770_0 .net "out_h", 3 0, L_0x12bad18e0;  1 drivers
v0x11b13ce90_0 .net "out_l", 3 0, L_0x12bacc4f0;  1 drivers
v0x11b13cab0_0 .net "out_vh", 0 0, L_0x12bad15d0;  1 drivers
v0x11b13cb40_0 .net "out_vl", 0 0, L_0x12bacc1e0;  1 drivers
L_0x12bad1bd0 .concat [ 4 1 0 0], L_0x12bad18e0, L_0x1380418d0;
L_0x12bad1cf0 .concat [ 4 1 0 0], L_0x12bacc4f0, L_0x12bacc1e0;
L_0x12bad1e30 .functor MUXZ 5, L_0x12bad1cf0, L_0x12bad1bd0, L_0x12bad15d0, C4<>;
S_0x12bc8d780 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12bc896f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12bc79ad0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x12bc79b10 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x11b192240_0 .net "in", 15 0, L_0x12bad1a60;  1 drivers
v0x12bccb1a0_0 .net "out", 3 0, L_0x12bad18e0;  alias, 1 drivers
v0x12bccb230_0 .net "vld", 0 0, L_0x12bad15d0;  alias, 1 drivers
L_0x12bacede0 .part L_0x12bad1a60, 0, 8;
L_0x12bad14f0 .part L_0x12bad1a60, 8, 8;
S_0x12bc94250 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12bc8d780;
 .timescale -9 -12;
L_0x12bad15d0 .functor OR 1, L_0x12bace950, L_0x12bad1060, C4<0>, C4<0>;
L_0x138041888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b206af0_0 .net/2u *"_ivl_4", 0 0, L_0x138041888;  1 drivers
v0x11b2053c0_0 .net *"_ivl_6", 3 0, L_0x12bad1680;  1 drivers
v0x11b21d790_0 .net *"_ivl_8", 3 0, L_0x12bad17a0;  1 drivers
v0x11b218740_0 .net "out_h", 2 0, L_0x12bad1370;  1 drivers
v0x11b20ff00_0 .net "out_l", 2 0, L_0x12bacec60;  1 drivers
v0x11b20af40_0 .net "out_vh", 0 0, L_0x12bad1060;  1 drivers
v0x12bcbea00_0 .net "out_vl", 0 0, L_0x12bace950;  1 drivers
L_0x12bad1680 .concat [ 3 1 0 0], L_0x12bad1370, L_0x138041888;
L_0x12bad17a0 .concat [ 3 1 0 0], L_0x12bacec60, L_0x12bace950;
L_0x12bad18e0 .functor MUXZ 4, L_0x12bad17a0, L_0x12bad1680, L_0x12bad1060, C4<>;
S_0x12bc982e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12bc94250;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12bc7b0c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x12bc7b100 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x11b174eb0_0 .net "in", 7 0, L_0x12bad14f0;  1 drivers
v0x11b191550_0 .net "out", 2 0, L_0x12bad1370;  alias, 1 drivers
v0x11b18adf0_0 .net "vld", 0 0, L_0x12bad1060;  alias, 1 drivers
L_0x12bacfeb0 .part L_0x12bad14f0, 0, 4;
L_0x12bad0f80 .part L_0x12bad14f0, 4, 4;
S_0x12bc9c230 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12bc982e0;
 .timescale -9 -12;
L_0x12bad1060 .functor OR 1, L_0x12bacfa20, L_0x12bad0af0, C4<0>, C4<0>;
L_0x138041840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b16f7c0_0 .net/2u *"_ivl_4", 0 0, L_0x138041840;  1 drivers
v0x11b16a2a0_0 .net *"_ivl_6", 2 0, L_0x12bad1110;  1 drivers
v0x11b167830_0 .net *"_ivl_8", 2 0, L_0x12bad1230;  1 drivers
v0x11b16cff0_0 .net "out_h", 1 0, L_0x12bad0e00;  1 drivers
v0x11b16b8c0_0 .net "out_l", 1 0, L_0x12bacfd30;  1 drivers
v0x11b177a70_0 .net "out_vh", 0 0, L_0x12bad0af0;  1 drivers
v0x11b173890_0 .net "out_vl", 0 0, L_0x12bacfa20;  1 drivers
L_0x12bad1110 .concat [ 2 1 0 0], L_0x12bad0e00, L_0x138041840;
L_0x12bad1230 .concat [ 2 1 0 0], L_0x12bacfd30, L_0x12bacfa20;
L_0x12bad1370 .functor MUXZ 3, L_0x12bad1230, L_0x12bad1110, L_0x12bad0af0, C4<>;
S_0x12bc9d840 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12bc9c230;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12bc9d6c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12bc9d700 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x11b119f30_0 .net "in", 3 0, L_0x12bad0f80;  1 drivers
v0x11b118800_0 .net "out", 1 0, L_0x12bad0e00;  alias, 1 drivers
v0x11b130970_0 .net "vld", 0 0, L_0x12bad0af0;  alias, 1 drivers
L_0x12bad0420 .part L_0x12bad0f80, 0, 2;
L_0x12bad09d0 .part L_0x12bad0f80, 2, 2;
S_0x12bca18d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12bc9d840;
 .timescale -9 -12;
L_0x12bad0af0 .functor OR 1, L_0x12bacff50, L_0x12bad0540, C4<0>, C4<0>;
L_0x1380417f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b11db90_0 .net/2u *"_ivl_4", 0 0, L_0x1380417f8;  1 drivers
v0x11b113110_0 .net *"_ivl_6", 1 0, L_0x12bad0ba0;  1 drivers
v0x11b10dbf0_0 .net *"_ivl_8", 1 0, L_0x12bad0cc0;  1 drivers
v0x11b10b180_0 .net "out_h", 0 0, L_0x12bad0880;  1 drivers
v0x11b110940_0 .net "out_l", 0 0, L_0x12bad02d0;  1 drivers
v0x11b10f210_0 .net "out_vh", 0 0, L_0x12bad0540;  1 drivers
v0x11b11b3c0_0 .net "out_vl", 0 0, L_0x12bacff50;  1 drivers
L_0x12bad0ba0 .concat [ 1 1 0 0], L_0x12bad0880, L_0x1380417f8;
L_0x12bad0cc0 .concat [ 1 1 0 0], L_0x12bad02d0, L_0x12bacff50;
L_0x12bad0e00 .functor MUXZ 2, L_0x12bad0cc0, L_0x12bad0ba0, L_0x12bad0540, C4<>;
S_0x12bcba410 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12bca18d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12bc940d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12bc94110 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b19c210_0 .net "in", 1 0, L_0x12bad09d0;  1 drivers
v0x11b19ba50_0 .net "out", 0 0, L_0x12bad0880;  alias, 1 drivers
v0x11b1ee050_0 .net "vld", 0 0, L_0x12bad0540;  alias, 1 drivers
L_0x12bad0600 .part L_0x12bad09d0, 1, 1;
L_0x12bad07e0 .part L_0x12bad09d0, 0, 1;
S_0x12bcb8cf0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12bcba410;
 .timescale -9 -12;
L_0x12bad0710 .functor NOT 1, L_0x12bad0600, C4<0>, C4<0>, C4<0>;
L_0x12bad0880 .functor AND 1, L_0x12bad0710, L_0x12bad07e0, C4<1>, C4<1>;
v0x11b1f65f0_0 .net *"_ivl_2", 0 0, L_0x12bad0600;  1 drivers
v0x11b1f3b80_0 .net *"_ivl_3", 0 0, L_0x12bad0710;  1 drivers
v0x11b1f9390_0 .net *"_ivl_5", 0 0, L_0x12bad07e0;  1 drivers
L_0x12bad0540 .reduce/or L_0x12bad09d0;
S_0x12bc7ae30 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12bcba410;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12bc7ae30
v0x11b1fd260_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x11b1fd260_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b1fd260_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_2.16 ;
    %load/vec4 v0x11b1fd260_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.17, 5;
    %load/vec4 v0x11b1fd260_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b1fd260_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_2.16;
T_2.17 ;
    %end;
S_0x12bcab410 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12bca18d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12bc83fc0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12bc84000 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b185810_0 .net "in", 1 0, L_0x12bad0420;  1 drivers
v0x11b182c00_0 .net "out", 0 0, L_0x12bad02d0;  alias, 1 drivers
v0x11b187bb0_0 .net "vld", 0 0, L_0x12bacff50;  alias, 1 drivers
L_0x12bad0050 .part L_0x12bad0420, 1, 1;
L_0x12bad0230 .part L_0x12bad0420, 0, 1;
S_0x12bca9cf0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12bcab410;
 .timescale -9 -12;
L_0x12bad0160 .functor NOT 1, L_0x12bad0050, C4<0>, C4<0>, C4<0>;
L_0x12bad02d0 .functor AND 1, L_0x12bad0160, L_0x12bad0230, C4<1>, C4<1>;
v0x11b1e9050_0 .net *"_ivl_2", 0 0, L_0x12bad0050;  1 drivers
v0x11b1454c0_0 .net *"_ivl_3", 0 0, L_0x12bad0160;  1 drivers
v0x11b1929b0_0 .net *"_ivl_5", 0 0, L_0x12bad0230;  1 drivers
L_0x12bacff50 .reduce/or L_0x12bad0420;
S_0x11b19fa40 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12bcab410;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b19fa40
v0x11b186790_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x11b186790_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b186790_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_3.18 ;
    %load/vec4 v0x11b186790_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.19, 5;
    %load/vec4 v0x11b186790_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b186790_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_3.18;
T_3.19 ;
    %end;
S_0x11b19f3c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12bc9d840;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b19f3c0
v0x11b114770_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x11b114770_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b114770_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_4.20 ;
    %load/vec4 v0x11b114770_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_4.21, 5;
    %load/vec4 v0x11b114770_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b114770_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_4.20;
T_4.21 ;
    %end;
S_0x11b1e83f0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12bc9c230;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12bcaf4a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12bcaf4e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x11b160db0_0 .net "in", 3 0, L_0x12bacfeb0;  1 drivers
v0x11b178f20_0 .net "out", 1 0, L_0x12bacfd30;  alias, 1 drivers
v0x11b178dd0_0 .net "vld", 0 0, L_0x12bacfa20;  alias, 1 drivers
L_0x12bacf350 .part L_0x12bacfeb0, 0, 2;
L_0x12bacf900 .part L_0x12bacfeb0, 2, 2;
S_0x11b1de310 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b1e83f0;
 .timescale -9 -12;
L_0x12bacfa20 .functor OR 1, L_0x12bacee80, L_0x12bacf470, C4<0>, C4<0>;
L_0x1380417b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b15b6c0_0 .net/2u *"_ivl_4", 0 0, L_0x1380417b0;  1 drivers
v0x11b1561a0_0 .net *"_ivl_6", 1 0, L_0x12bacfad0;  1 drivers
v0x11b153730_0 .net *"_ivl_8", 1 0, L_0x12bacfbf0;  1 drivers
v0x11b158ef0_0 .net "out_h", 0 0, L_0x12bacf7b0;  1 drivers
v0x11b1577c0_0 .net "out_l", 0 0, L_0x12bacf200;  1 drivers
v0x11b163970_0 .net "out_vh", 0 0, L_0x12bacf470;  1 drivers
v0x11b15f790_0 .net "out_vl", 0 0, L_0x12bacee80;  1 drivers
L_0x12bacfad0 .concat [ 1 1 0 0], L_0x12bacf7b0, L_0x1380417b0;
L_0x12bacfbf0 .concat [ 1 1 0 0], L_0x12bacf200, L_0x12bacee80;
L_0x12bacfd30 .functor MUXZ 2, L_0x12bacfbf0, L_0x12bacfad0, L_0x12bacf470, C4<>;
S_0x11b1c1630 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b1de310;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12bcb3030 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12bcb3070 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b123310_0 .net "in", 1 0, L_0x12bacf900;  1 drivers
v0x11b12f4c0_0 .net "out", 0 0, L_0x12bacf7b0;  alias, 1 drivers
v0x11b12b2e0_0 .net "vld", 0 0, L_0x12bacf470;  alias, 1 drivers
L_0x12bacf530 .part L_0x12bacf900, 1, 1;
L_0x12bacf710 .part L_0x12bacf900, 0, 1;
S_0x11b1c66b0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b1c1630;
 .timescale -9 -12;
L_0x12bacf640 .functor NOT 1, L_0x12bacf530, C4<0>, C4<0>, C4<0>;
L_0x12bacf7b0 .functor AND 1, L_0x12bacf640, L_0x12bacf710, C4<1>, C4<1>;
v0x11b130820_0 .net *"_ivl_2", 0 0, L_0x12bacf530;  1 drivers
v0x11b127210_0 .net *"_ivl_3", 0 0, L_0x12bacf640;  1 drivers
v0x11b121cf0_0 .net *"_ivl_5", 0 0, L_0x12bacf710;  1 drivers
L_0x12bacf470 .reduce/or L_0x12bacf900;
S_0x11b1cbba0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b1c1630;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b1cbba0
v0x11b124a40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x11b124a40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b124a40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_5.22 ;
    %load/vec4 v0x11b124a40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_5.23, 5;
    %load/vec4 v0x11b124a40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b124a40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_5.22;
T_5.23 ;
    %end;
S_0x11b1d1240 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b1de310;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12bce9e30 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12bce9e70 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b1077a0_0 .net "in", 1 0, L_0x12bacf350;  1 drivers
v0x11b150650_0 .net "out", 0 0, L_0x12bacf200;  alias, 1 drivers
v0x11b166140_0 .net "vld", 0 0, L_0x12bacee80;  alias, 1 drivers
L_0x12bacef80 .part L_0x12bacf350, 1, 1;
L_0x12bacf160 .part L_0x12bacf350, 0, 1;
S_0x11b1daf60 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b1d1240;
 .timescale -9 -12;
L_0x12bacf090 .functor NOT 1, L_0x12bacef80, C4<0>, C4<0>, C4<0>;
L_0x12bacf200 .functor AND 1, L_0x12bacf090, L_0x12bacf160, C4<1>, C4<1>;
v0x11b128870_0 .net *"_ivl_2", 0 0, L_0x12bacef80;  1 drivers
v0x11b12e030_0 .net *"_ivl_3", 0 0, L_0x12bacf090;  1 drivers
v0x11b12c900_0 .net *"_ivl_5", 0 0, L_0x12bacf160;  1 drivers
L_0x12bacee80 .reduce/or L_0x12bacf350;
S_0x11b1d9840 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b1d1240;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b1d9840
v0x11b134f60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x11b134f60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b134f60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_6.24 ;
    %load/vec4 v0x11b134f60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_6.25, 5;
    %load/vec4 v0x11b134f60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b134f60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_6.24;
T_6.25 ;
    %end;
S_0x11b1c1280 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b1e83f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b1c1280
v0x11b1624e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x11b1624e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b1624e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_7.26 ;
    %load/vec4 v0x11b1624e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_7.27, 5;
    %load/vec4 v0x11b1624e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b1624e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_7.26;
T_7.27 ;
    %end;
S_0x11b1a4690 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12bc982e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b1a4690
v0x11b1765e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x11b1765e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b1765e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_8.28 ;
    %load/vec4 v0x11b1765e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_8.29, 5;
    %load/vec4 v0x11b1765e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b1765e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_8.28;
T_8.29 ;
    %end;
S_0x11b1a9710 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12bc94250;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b174f40 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x11b174f80 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x11b210570_0 .net "in", 7 0, L_0x12bacede0;  1 drivers
v0x11b215520_0 .net "out", 2 0, L_0x12bacec60;  alias, 1 drivers
v0x11b207f80_0 .net "vld", 0 0, L_0x12bace950;  alias, 1 drivers
L_0x12bacd7a0 .part L_0x12bacede0, 0, 4;
L_0x12bace870 .part L_0x12bacede0, 4, 4;
S_0x11b1aec00 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b1a9710;
 .timescale -9 -12;
L_0x12bace950 .functor OR 1, L_0x12bacd310, L_0x12bace3e0, C4<0>, C4<0>;
L_0x138041768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b27af30_0 .net/2u *"_ivl_4", 0 0, L_0x138041768;  1 drivers
v0x11b275f30_0 .net *"_ivl_6", 2 0, L_0x12bacea00;  1 drivers
v0x11b298d60_0 .net *"_ivl_8", 2 0, L_0x12baceb20;  1 drivers
v0x11b293da0_0 .net "out_h", 1 0, L_0x12bace6f0;  1 drivers
v0x11b21ed50_0 .net "out_l", 1 0, L_0x12bacd620;  1 drivers
v0x11b21e930_0 .net "out_vh", 0 0, L_0x12bace3e0;  1 drivers
v0x11b21e510_0 .net "out_vl", 0 0, L_0x12bacd310;  1 drivers
L_0x12bacea00 .concat [ 2 1 0 0], L_0x12bace6f0, L_0x138041768;
L_0x12baceb20 .concat [ 2 1 0 0], L_0x12bacd620, L_0x12bacd310;
L_0x12bacec60 .functor MUXZ 3, L_0x12baceb20, L_0x12bacea00, L_0x12bace3e0, C4<>;
S_0x11b1b2c10 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b1aec00;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b176670 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x11b1766b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x11b25df10_0 .net "in", 3 0, L_0x12bace870;  1 drivers
v0x11b26a0c0_0 .net "out", 1 0, L_0x12bace6f0;  alias, 1 drivers
v0x11b2650c0_0 .net "vld", 0 0, L_0x12bace3e0;  alias, 1 drivers
L_0x12bacdd10 .part L_0x12bace870, 0, 2;
L_0x12bace2c0 .part L_0x12bace870, 2, 2;
S_0x11b1bded0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b1b2c10;
 .timescale -9 -12;
L_0x12bace3e0 .functor OR 1, L_0x12bacd840, L_0x12bacde30, C4<0>, C4<0>;
L_0x138041720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b258730_0 .net/2u *"_ivl_4", 0 0, L_0x138041720;  1 drivers
v0x11b2531c0_0 .net *"_ivl_6", 1 0, L_0x12bace490;  1 drivers
v0x11b250750_0 .net *"_ivl_8", 1 0, L_0x12bace5b0;  1 drivers
v0x11b255f60_0 .net "out_h", 0 0, L_0x12bace170;  1 drivers
v0x11b254830_0 .net "out_l", 0 0, L_0x12bacdbc0;  1 drivers
v0x11b260ad0_0 .net "out_vh", 0 0, L_0x12bacde30;  1 drivers
v0x11b25c8a0_0 .net "out_vl", 0 0, L_0x12bacd840;  1 drivers
L_0x12bace490 .concat [ 1 1 0 0], L_0x12bace170, L_0x138041720;
L_0x12bace5b0 .concat [ 1 1 0 0], L_0x12bacdbc0, L_0x12bacd840;
L_0x12bace6f0 .functor MUXZ 2, L_0x12bace5b0, L_0x12bace490, L_0x12bacde30, C4<>;
S_0x11b1bc7b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b1bded0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b1678c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b167900 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b273f10_0 .net "in", 1 0, L_0x12bace2c0;  1 drivers
v0x11b22b030_0 .net "out", 0 0, L_0x12bace170;  alias, 1 drivers
v0x11b2a7bb0_0 .net "vld", 0 0, L_0x12bacde30;  alias, 1 drivers
L_0x12bacdef0 .part L_0x12bace2c0, 1, 1;
L_0x12bace0d0 .part L_0x12bace2c0, 0, 1;
S_0x11b1f3d90 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b1bc7b0;
 .timescale -9 -12;
L_0x12bace000 .functor NOT 1, L_0x12bacdef0, C4<0>, C4<0>, C4<0>;
L_0x12bace170 .functor AND 1, L_0x12bace000, L_0x12bace0d0, C4<1>, C4<1>;
v0x11b14dc10_0 .net *"_ivl_2", 0 0, L_0x12bacdef0;  1 drivers
v0x11b147500_0 .net *"_ivl_3", 0 0, L_0x12bace000;  1 drivers
v0x11b182590_0 .net *"_ivl_5", 0 0, L_0x12bace0d0;  1 drivers
L_0x12bacde30 .reduce/or L_0x12bace2c0;
S_0x11b1f7e70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b1bc7b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b1f7e70
v0x11b2b0500_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x11b2b0500_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2b0500_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_9.30 ;
    %load/vec4 v0x11b2b0500_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_9.31, 5;
    %load/vec4 v0x11b2b0500_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2b0500_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_9.30;
T_9.31 ;
    %end;
S_0x11b1fd470 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b1bded0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b14dca0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b14dce0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b27ddc0_0 .net "in", 1 0, L_0x12bacdd10;  1 drivers
v0x11b29e380_0 .net "out", 0 0, L_0x12bacdbc0;  alias, 1 drivers
v0x11b24e500_0 .net "vld", 0 0, L_0x12bacd840;  alias, 1 drivers
L_0x12bacd940 .part L_0x12bacdd10, 1, 1;
L_0x12bacdb20 .part L_0x12bacdd10, 0, 1;
S_0x11b1ffde0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b1fd470;
 .timescale -9 -12;
L_0x12bacda50 .functor NOT 1, L_0x12bacd940, C4<0>, C4<0>, C4<0>;
L_0x12bacdbc0 .functor AND 1, L_0x12bacda50, L_0x12bacdb20, C4<1>, C4<1>;
v0x11b2a7790_0 .net *"_ivl_2", 0 0, L_0x12bacd940;  1 drivers
v0x11b2a7370_0 .net *"_ivl_3", 0 0, L_0x12bacda50;  1 drivers
v0x11b29cf60_0 .net *"_ivl_5", 0 0, L_0x12bacdb20;  1 drivers
L_0x12bacd840 .reduce/or L_0x12bacdd10;
S_0x11b1ebdd0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b1fd470;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b1ebdd0
v0x11b2993d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x11b2993d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2993d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_10.32 ;
    %load/vec4 v0x11b2993d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_10.33, 5;
    %load/vec4 v0x11b2993d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2993d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_10.32;
T_10.33 ;
    %end;
S_0x11b1ea6b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b1b2c10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b1ea6b0
v0x11b25f640_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x11b25f640_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b25f640_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_11.34 ;
    %load/vec4 v0x11b25f640_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_11.35, 5;
    %load/vec4 v0x11b25f640_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b25f640_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_11.34;
T_11.35 ;
    %end;
S_0x11b19af20 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b1aec00;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b13b700 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x11b13b740 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x11b228420_0 .net "in", 3 0, L_0x12bacd7a0;  1 drivers
v0x11b2a65f0_0 .net "out", 1 0, L_0x12bacd620;  alias, 1 drivers
v0x11b2a15a0_0 .net "vld", 0 0, L_0x12bacd310;  alias, 1 drivers
L_0x12baccc40 .part L_0x12bacd7a0, 0, 2;
L_0x12bacd1f0 .part L_0x12bacd7a0, 2, 2;
S_0x11b196c60 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b19af20;
 .timescale -9 -12;
L_0x12bacd310 .functor OR 1, L_0x12bacc790, L_0x12baccd60, C4<0>, C4<0>;
L_0x1380416d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b280a60_0 .net/2u *"_ivl_4", 0 0, L_0x1380416d8;  1 drivers
v0x11b286270_0 .net *"_ivl_6", 1 0, L_0x12bacd3c0;  1 drivers
v0x11b284b40_0 .net *"_ivl_8", 1 0, L_0x12bacd4e0;  1 drivers
v0x11b290de0_0 .net "out_h", 0 0, L_0x12bacd0a0;  1 drivers
v0x11b28cbb0_0 .net "out_l", 0 0, L_0x12baccaf0;  1 drivers
v0x11b28a140_0 .net "out_vh", 0 0, L_0x12baccd60;  1 drivers
v0x11b28f950_0 .net "out_vl", 0 0, L_0x12bacc790;  1 drivers
L_0x12bacd3c0 .concat [ 1 1 0 0], L_0x12bacd0a0, L_0x1380416d8;
L_0x12bacd4e0 .concat [ 1 1 0 0], L_0x12baccaf0, L_0x12bacc790;
L_0x12bacd620 .functor MUXZ 2, L_0x12bacd4e0, L_0x12bacd3c0, L_0x12baccd60, C4<>;
S_0x11b193180 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b196c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b12e0c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b12e100 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b237570_0 .net "in", 1 0, L_0x12bacd1f0;  1 drivers
v0x11b243770_0 .net "out", 0 0, L_0x12bacd0a0;  alias, 1 drivers
v0x11b23f590_0 .net "vld", 0 0, L_0x12baccd60;  alias, 1 drivers
L_0x12bacce20 .part L_0x12bacd1f0, 1, 1;
L_0x12bacd000 .part L_0x12bacd1f0, 0, 1;
S_0x11b1468a0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b193180;
 .timescale -9 -12;
L_0x12baccf30 .functor NOT 1, L_0x12bacce20, C4<0>, C4<0>, C4<0>;
L_0x12bacd0a0 .functor AND 1, L_0x12baccf30, L_0x12bacd000, C4<1>, C4<1>;
v0x11b2312e0_0 .net *"_ivl_2", 0 0, L_0x12bacce20;  1 drivers
v0x11b23b470_0 .net *"_ivl_3", 0 0, L_0x12baccf30;  1 drivers
v0x11b235f50_0 .net *"_ivl_5", 0 0, L_0x12bacd000;  1 drivers
L_0x12baccd60 .reduce/or L_0x12bacd1f0;
S_0x11b186a00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b193180;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b186a00
v0x11b238ca0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x11b238ca0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b238ca0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_12.36 ;
    %load/vec4 v0x11b238ca0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_12.37, 5;
    %load/vec4 v0x11b238ca0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b238ca0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_12.36;
T_12.37 ;
    %end;
S_0x11b13c7a0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b196c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b118890 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b1188d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b27d970_0 .net "in", 1 0, L_0x12baccc40;  1 drivers
v0x11b288a40_0 .net "out", 0 0, L_0x12baccaf0;  alias, 1 drivers
v0x11b2834d0_0 .net "vld", 0 0, L_0x12bacc790;  alias, 1 drivers
L_0x12bacc870 .part L_0x12baccc40, 1, 1;
L_0x12bacca50 .part L_0x12baccc40, 0, 1;
S_0x11b10b390 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b13c7a0;
 .timescale -9 -12;
L_0x12bacc980 .functor NOT 1, L_0x12bacc870, C4<0>, C4<0>, C4<0>;
L_0x12baccaf0 .functor AND 1, L_0x12bacc980, L_0x12bacca50, C4<1>, C4<1>;
v0x11b23cb20_0 .net *"_ivl_2", 0 0, L_0x12bacc870;  1 drivers
v0x11b2422e0_0 .net *"_ivl_3", 0 0, L_0x12bacc980;  1 drivers
v0x11b240bb0_0 .net *"_ivl_5", 0 0, L_0x12bacca50;  1 drivers
L_0x12bacc790 .reduce/or L_0x12baccc40;
S_0x11b10f420 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b13c7a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b10f420
v0x11b247d60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x11b247d60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b247d60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_13.38 ;
    %load/vec4 v0x11b247d60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_13.39, 5;
    %load/vec4 v0x11b247d60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b247d60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_13.38;
T_13.39 ;
    %end;
S_0x11b113370 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b19af20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b113370
v0x11b228ba0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x11b228ba0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b228ba0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_14.40 ;
    %load/vec4 v0x11b228ba0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_14.41, 5;
    %load/vec4 v0x11b228ba0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b228ba0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_14.40;
T_14.41 ;
    %end;
S_0x11b114980 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b1a9710;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b114980
v0x11b213180_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x11b213180_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b213180_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_15.42 ;
    %load/vec4 v0x11b213180_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_15.43, 5;
    %load/vec4 v0x11b213180_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b213180_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_15.42;
T_15.43 ;
    %end;
S_0x11b118a10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12bc8d780;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b118a10
v0x11b1921b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.log2 ;
    %load/vec4 v0x11b1921b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b1921b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_16.44 ;
    %load/vec4 v0x11b1921b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_16.45, 5;
    %load/vec4 v0x11b1921b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b1921b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_16.44;
T_16.45 ;
    %end;
S_0x11b11f490 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12bc896f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b1fd2f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x11b1fd330 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x11b13f330_0 .net "in", 15 0, L_0x12bacc670;  1 drivers
v0x11b13ee90_0 .net "out", 3 0, L_0x12bacc4f0;  alias, 1 drivers
v0x11b13ef20_0 .net "vld", 0 0, L_0x12bacc1e0;  alias, 1 drivers
L_0x12bac99f0 .part L_0x12bacc670, 0, 8;
L_0x12bacc100 .part L_0x12bacc670, 8, 8;
S_0x11b123520 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b11f490;
 .timescale -9 -12;
L_0x12bacc1e0 .functor OR 1, L_0x12bac9560, L_0x12bacbc70, C4<0>, C4<0>;
L_0x138041690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b1402e0_0 .net/2u *"_ivl_4", 0 0, L_0x138041690;  1 drivers
v0x11b140370_0 .net *"_ivl_6", 3 0, L_0x12bacc290;  1 drivers
v0x11b13fed0_0 .net *"_ivl_8", 3 0, L_0x12bacc3b0;  1 drivers
v0x11b13ff60_0 .net "out_h", 2 0, L_0x12bacbf80;  1 drivers
v0x11b13fac0_0 .net "out_l", 2 0, L_0x12bac9870;  1 drivers
v0x11b13fb50_0 .net "out_vh", 0 0, L_0x12bacbc70;  1 drivers
v0x11b13f6b0_0 .net "out_vl", 0 0, L_0x12bac9560;  1 drivers
L_0x12bacc290 .concat [ 3 1 0 0], L_0x12bacbf80, L_0x138041690;
L_0x12bacc3b0 .concat [ 3 1 0 0], L_0x12bac9870, L_0x12bac9560;
L_0x12bacc4f0 .functor MUXZ 4, L_0x12bacc3b0, L_0x12bacc290, L_0x12bacbc70, C4<>;
S_0x11b127470 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b123520;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b1f7cf0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x11b1f7d30 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x11b1e22f0_0 .net "in", 7 0, L_0x12bacc100;  1 drivers
v0x11b1e1e50_0 .net "out", 2 0, L_0x12bacbf80;  alias, 1 drivers
v0x11b1e1ee0_0 .net "vld", 0 0, L_0x12bacbc70;  alias, 1 drivers
L_0x12bacaac0 .part L_0x12bacc100, 0, 4;
L_0x12bacbb90 .part L_0x12bacc100, 4, 4;
S_0x11b128a80 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b127470;
 .timescale -9 -12;
L_0x12bacbc70 .functor OR 1, L_0x12baca630, L_0x12bacb700, C4<0>, C4<0>;
L_0x138041648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12bca2c70_0 .net/2u *"_ivl_4", 0 0, L_0x138041648;  1 drivers
v0x12bca2d00_0 .net *"_ivl_6", 2 0, L_0x12bacbd20;  1 drivers
v0x12bc7abd0_0 .net *"_ivl_8", 2 0, L_0x12bacbe40;  1 drivers
v0x12bc7ac60_0 .net "out_h", 1 0, L_0x12bacba10;  1 drivers
v0x11b19b270_0 .net "out_l", 1 0, L_0x12baca940;  1 drivers
v0x11b19b300_0 .net "out_vh", 0 0, L_0x12bacb700;  1 drivers
v0x11b1e2670_0 .net "out_vl", 0 0, L_0x12baca630;  1 drivers
L_0x12bacbd20 .concat [ 2 1 0 0], L_0x12bacba10, L_0x138041648;
L_0x12bacbe40 .concat [ 2 1 0 0], L_0x12baca940, L_0x12baca630;
L_0x12bacbf80 .functor MUXZ 3, L_0x12bacbe40, L_0x12bacbd20, L_0x12bacb700, C4<>;
S_0x11b12cb10 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b128a80;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b1bb1e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x11b1bb220 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12bcb66d0_0 .net "in", 3 0, L_0x12bacbb90;  1 drivers
v0x12bcc2a80_0 .net "out", 1 0, L_0x12bacba10;  alias, 1 drivers
v0x12bcc2b10_0 .net "vld", 0 0, L_0x12bacb700;  alias, 1 drivers
L_0x12bacb030 .part L_0x12bacbb90, 0, 2;
L_0x12bacb5e0 .part L_0x12bacbb90, 2, 2;
S_0x11b137ce0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b12cb10;
 .timescale -9 -12;
L_0x12bacb700 .functor OR 1, L_0x12bacab60, L_0x12bacb150, C4<0>, C4<0>;
L_0x138041600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12bcb6bd0_0 .net/2u *"_ivl_4", 0 0, L_0x138041600;  1 drivers
v0x12bcb6c60_0 .net *"_ivl_6", 1 0, L_0x12bacb7b0;  1 drivers
v0x12bcb1980_0 .net *"_ivl_8", 1 0, L_0x12bacb8d0;  1 drivers
v0x12bcb1a10_0 .net "out_h", 0 0, L_0x12bacb490;  1 drivers
v0x12bc7ea60_0 .net "out_l", 0 0, L_0x12bacaee0;  1 drivers
v0x12bc7eaf0_0 .net "out_vh", 0 0, L_0x12bacb150;  1 drivers
v0x12bc7d8e0_0 .net "out_vl", 0 0, L_0x12bacab60;  1 drivers
L_0x12bacb7b0 .concat [ 1 1 0 0], L_0x12bacb490, L_0x138041600;
L_0x12bacb8d0 .concat [ 1 1 0 0], L_0x12bacaee0, L_0x12bacab60;
L_0x12bacba10 .functor MUXZ 2, L_0x12bacb8d0, L_0x12bacb7b0, L_0x12bacb150, C4<>;
S_0x11b1365c0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b137ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b1b2ab0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b1b2af0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12bcd8900_0 .net "in", 1 0, L_0x12bacb5e0;  1 drivers
v0x12bce32f0_0 .net "out", 0 0, L_0x12bacb490;  alias, 1 drivers
v0x12bce3380_0 .net "vld", 0 0, L_0x12bacb150;  alias, 1 drivers
L_0x12bacb210 .part L_0x12bacb5e0, 1, 1;
L_0x12bacb3f0 .part L_0x12bacb5e0, 0, 1;
S_0x11b1088f0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b1365c0;
 .timescale -9 -12;
L_0x12bacb320 .functor NOT 1, L_0x12bacb210, C4<0>, C4<0>, C4<0>;
L_0x12bacb490 .functor AND 1, L_0x12bacb320, L_0x12bacb3f0, C4<1>, C4<1>;
v0x12bccf280_0 .net *"_ivl_2", 0 0, L_0x12bacb210;  1 drivers
v0x12bccf310_0 .net *"_ivl_3", 0 0, L_0x12bacb320;  1 drivers
v0x12bcceed0_0 .net *"_ivl_5", 0 0, L_0x12bacb3f0;  1 drivers
L_0x12bacb150 .reduce/or L_0x12bacb5e0;
S_0x11b1054f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b1365c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b1054f0
v0x12bcd8870_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12bcd8870_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12bcd8870_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_17.46 ;
    %load/vec4 v0x12bcd8870_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_17.47, 5;
    %load/vec4 v0x12bcd8870_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12bcd8870_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_17.46;
T_17.47 ;
    %end;
S_0x11b153940 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b137ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b1d10c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b1d1100 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12bcf7480_0 .net "in", 1 0, L_0x12bacb030;  1 drivers
v0x12bcf5f60_0 .net "out", 0 0, L_0x12bacaee0;  alias, 1 drivers
v0x12bcf5ff0_0 .net "vld", 0 0, L_0x12bacab60;  alias, 1 drivers
L_0x12bacac60 .part L_0x12bacb030, 1, 1;
L_0x12bacae40 .part L_0x12bacb030, 0, 1;
S_0x11b1579d0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b153940;
 .timescale -9 -12;
L_0x12bacad70 .functor NOT 1, L_0x12bacac60, C4<0>, C4<0>, C4<0>;
L_0x12bacaee0 .functor AND 1, L_0x12bacad70, L_0x12bacae40, C4<1>, C4<1>;
v0x12bce1e60_0 .net *"_ivl_2", 0 0, L_0x12bacac60;  1 drivers
v0x12bce1ef0_0 .net *"_ivl_3", 0 0, L_0x12bacad70;  1 drivers
v0x12bcec970_0 .net *"_ivl_5", 0 0, L_0x12bacae40;  1 drivers
L_0x12bacab60 .reduce/or L_0x12bacb030;
S_0x11b15b920 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b153940;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b15b920
v0x12bcf73f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12bcf73f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12bcf73f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_18.48 ;
    %load/vec4 v0x12bcf73f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_18.49, 5;
    %load/vec4 v0x12bcf73f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12bcf73f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_18.48;
T_18.49 ;
    %end;
S_0x11b15cf30 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b12cb10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b15cf30
v0x12bcb6640_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12bcb6640_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12bcb6640_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_19.50 ;
    %load/vec4 v0x12bcb6640_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_19.51, 5;
    %load/vec4 v0x12bcb6640_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12bcb6640_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_19.50;
T_19.51 ;
    %end;
S_0x11b160fc0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b128a80;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b1c1980 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x11b1c19c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12bc99710_0 .net "in", 3 0, L_0x12bacaac0;  1 drivers
v0x12bca4100_0 .net "out", 1 0, L_0x12baca940;  alias, 1 drivers
v0x12bca4190_0 .net "vld", 0 0, L_0x12baca630;  alias, 1 drivers
L_0x12bac9f60 .part L_0x12bacaac0, 0, 2;
L_0x12baca510 .part L_0x12bacaac0, 2, 2;
S_0x11b167a40 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b160fc0;
 .timescale -9 -12;
L_0x12baca630 .functor OR 1, L_0x12bac9a90, L_0x12baca080, C4<0>, C4<0>;
L_0x1380415b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12bc81090_0 .net/2u *"_ivl_4", 0 0, L_0x1380415b8;  1 drivers
v0x12bc81120_0 .net *"_ivl_6", 1 0, L_0x12baca6e0;  1 drivers
v0x12bc854e0_0 .net *"_ivl_8", 1 0, L_0x12baca800;  1 drivers
v0x12bc85570_0 .net "out_h", 0 0, L_0x12baca3c0;  1 drivers
v0x12bc8ffb0_0 .net "out_l", 0 0, L_0x12bac9e10;  1 drivers
v0x12bc90040_0 .net "out_vh", 0 0, L_0x12baca080;  1 drivers
v0x12bc8eb20_0 .net "out_vl", 0 0, L_0x12bac9a90;  1 drivers
L_0x12baca6e0 .concat [ 1 1 0 0], L_0x12baca3c0, L_0x1380415b8;
L_0x12baca800 .concat [ 1 1 0 0], L_0x12bac9e10, L_0x12bac9a90;
L_0x12baca940 .functor MUXZ 2, L_0x12baca800, L_0x12baca6e0, L_0x12baca080, C4<>;
S_0x11b16bad0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b167a40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b19e730 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b19e770 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12bc7bc80_0 .net "in", 1 0, L_0x12baca510;  1 drivers
v0x12bc7b620_0 .net "out", 0 0, L_0x12baca3c0;  alias, 1 drivers
v0x12bc7b6b0_0 .net "vld", 0 0, L_0x12baca080;  alias, 1 drivers
L_0x12baca140 .part L_0x12baca510, 1, 1;
L_0x12baca320 .part L_0x12baca510, 0, 1;
S_0x11b16fa20 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b16bad0;
 .timescale -9 -12;
L_0x12baca250 .functor NOT 1, L_0x12baca140, C4<0>, C4<0>, C4<0>;
L_0x12baca3c0 .functor AND 1, L_0x12baca250, L_0x12baca320, C4<1>, C4<1>;
v0x12bc7cc60_0 .net *"_ivl_2", 0 0, L_0x12baca140;  1 drivers
v0x12bc7ccf0_0 .net *"_ivl_3", 0 0, L_0x12baca250;  1 drivers
v0x12bc7c690_0 .net *"_ivl_5", 0 0, L_0x12baca320;  1 drivers
L_0x12baca080 .reduce/or L_0x12baca510;
S_0x11b171030 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b16bad0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b171030
v0x12bc7bbf0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12bc7bbf0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12bc7bbf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_20.52 ;
    %load/vec4 v0x12bc7bbf0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_20.53, 5;
    %load/vec4 v0x12bc7bbf0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12bc7bbf0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_20.52;
T_20.53 ;
    %end;
S_0x11b1750c0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b167a40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b206b80 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b206bc0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12bc82400_0 .net "in", 1 0, L_0x12bac9f60;  1 drivers
v0x12bc7fc50_0 .net "out", 0 0, L_0x12bac9e10;  alias, 1 drivers
v0x12bc7fce0_0 .net "vld", 0 0, L_0x12bac9a90;  alias, 1 drivers
L_0x12bac9b90 .part L_0x12bac9f60, 1, 1;
L_0x12bac9d70 .part L_0x12bac9f60, 0, 1;
S_0x11b18dbc0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b1750c0;
 .timescale -9 -12;
L_0x12bac9ca0 .functor NOT 1, L_0x12bac9b90, C4<0>, C4<0>, C4<0>;
L_0x12bac9e10 .functor AND 1, L_0x12bac9ca0, L_0x12bac9d70, C4<1>, C4<1>;
v0x12bcb1430_0 .net *"_ivl_2", 0 0, L_0x12bac9b90;  1 drivers
v0x12bcb14c0_0 .net *"_ivl_3", 0 0, L_0x12bac9ca0;  1 drivers
v0x12bc86970_0 .net *"_ivl_5", 0 0, L_0x12bac9d70;  1 drivers
L_0x12bac9a90 .reduce/or L_0x12bac9f60;
S_0x11b18c4a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b1750c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b18c4a0
v0x12bc82370_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12bc82370_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12bc82370_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_21.54 ;
    %load/vec4 v0x12bc82370_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_21.55, 5;
    %load/vec4 v0x12bc82370_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12bc82370_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_21.54;
T_21.55 ;
    %end;
S_0x11b14a280 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b160fc0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b14a280
v0x12bc99680_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12bc99680_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12bc99680_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_22.56 ;
    %load/vec4 v0x12bc99680_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_22.57, 5;
    %load/vec4 v0x12bc99680_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12bc99680_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_22.56;
T_22.57 ;
    %end;
S_0x11b148b60 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b127470;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b148b60
v0x11b1e2260_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x11b1e2260_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b1e2260_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_23.58 ;
    %load/vec4 v0x11b1e2260_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_23.59, 5;
    %load/vec4 v0x11b1e2260_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b1e2260_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_23.58;
T_23.59 ;
    %end;
S_0x11b17ec00 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b123520;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2a1630 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x11b2a1670 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x11b140b90_0 .net "in", 7 0, L_0x12bac99f0;  1 drivers
v0x11b1406f0_0 .net "out", 2 0, L_0x12bac9870;  alias, 1 drivers
v0x11b140780_0 .net "vld", 0 0, L_0x12bac9560;  alias, 1 drivers
L_0x12bac83b0 .part L_0x12bac99f0, 0, 4;
L_0x12bac9480 .part L_0x12bac99f0, 4, 4;
S_0x11b17d4e0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b17ec00;
 .timescale -9 -12;
L_0x12bac9560 .functor OR 1, L_0x12bac7f20, L_0x12bac8ff0, C4<0>, C4<0>;
L_0x138041570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b1f0510_0 .net/2u *"_ivl_4", 0 0, L_0x138041570;  1 drivers
v0x11b1f05a0_0 .net *"_ivl_6", 2 0, L_0x12bac9610;  1 drivers
v0x11b1ef250_0 .net *"_ivl_8", 2 0, L_0x12bac9730;  1 drivers
v0x11b1ef2e0_0 .net "out_h", 1 0, L_0x12bac9300;  1 drivers
v0x11b1f9210_0 .net "out_l", 1 0, L_0x12bac8230;  1 drivers
v0x11b1f92a0_0 .net "out_vh", 0 0, L_0x12bac8ff0;  1 drivers
v0x11b1ffb30_0 .net "out_vl", 0 0, L_0x12bac7f20;  1 drivers
L_0x12bac9610 .concat [ 2 1 0 0], L_0x12bac9300, L_0x138041570;
L_0x12bac9730 .concat [ 2 1 0 0], L_0x12bac8230, L_0x12bac7f20;
L_0x12bac9870 .functor MUXZ 3, L_0x12bac9730, L_0x12bac9610, L_0x12bac8ff0, C4<>;
S_0x11b2277a0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b17d4e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2284b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x11b2284f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x11b1e6850_0 .net "in", 3 0, L_0x12bac9480;  1 drivers
v0x11b1ddfa0_0 .net "out", 1 0, L_0x12bac9300;  alias, 1 drivers
v0x11b1de030_0 .net "vld", 0 0, L_0x12bac8ff0;  alias, 1 drivers
L_0x12bac8920 .part L_0x12bac9480, 0, 2;
L_0x12bac8ed0 .part L_0x12bac9480, 2, 2;
S_0x11b2274b0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b2277a0;
 .timescale -9 -12;
L_0x12bac8ff0 .functor OR 1, L_0x12bac8450, L_0x12bac8a40, C4<0>, C4<0>;
L_0x138041528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b1de9e0_0 .net/2u *"_ivl_4", 0 0, L_0x138041528;  1 drivers
v0x11b1dea70_0 .net *"_ivl_6", 1 0, L_0x12bac90a0;  1 drivers
v0x11b1de630_0 .net *"_ivl_8", 1 0, L_0x12bac91c0;  1 drivers
v0x11b1de6c0_0 .net "out_h", 0 0, L_0x12bac8d80;  1 drivers
v0x11b1a2c60_0 .net "out_l", 0 0, L_0x12bac87d0;  1 drivers
v0x11b1a2cf0_0 .net "out_vh", 0 0, L_0x12bac8a40;  1 drivers
v0x11b1a28b0_0 .net "out_vl", 0 0, L_0x12bac8450;  1 drivers
L_0x12bac90a0 .concat [ 1 1 0 0], L_0x12bac8d80, L_0x138041528;
L_0x12bac91c0 .concat [ 1 1 0 0], L_0x12bac87d0, L_0x12bac8450;
L_0x12bac9300 .functor MUXZ 2, L_0x12bac91c0, L_0x12bac90a0, L_0x12bac8a40, C4<>;
S_0x11b2afe40 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b2274b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b28cc40 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b28cc80 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b1e12b0_0 .net "in", 1 0, L_0x12bac8ed0;  1 drivers
v0x11b19eb80_0 .net "out", 0 0, L_0x12bac8d80;  alias, 1 drivers
v0x11b19ec10_0 .net "vld", 0 0, L_0x12bac8a40;  alias, 1 drivers
L_0x12bac8b00 .part L_0x12bac8ed0, 1, 1;
L_0x12bac8ce0 .part L_0x12bac8ed0, 0, 1;
S_0x11b2abc40 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b2afe40;
 .timescale -9 -12;
L_0x12bac8c10 .functor NOT 1, L_0x12bac8b00, C4<0>, C4<0>, C4<0>;
L_0x12bac8d80 .functor AND 1, L_0x12bac8c10, L_0x12bac8ce0, C4<1>, C4<1>;
v0x11b1e1a40_0 .net *"_ivl_2", 0 0, L_0x12bac8b00;  1 drivers
v0x11b1e1ad0_0 .net *"_ivl_3", 0 0, L_0x12bac8c10;  1 drivers
v0x11b1e1630_0 .net *"_ivl_5", 0 0, L_0x12bac8ce0;  1 drivers
L_0x12bac8a40 .reduce/or L_0x12bac8ed0;
S_0x11b22c3d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2afe40;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b22c3d0
v0x11b1e1220_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x11b1e1220_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b1e1220_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_24.60 ;
    %load/vec4 v0x11b1e1220_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_24.61, 5;
    %load/vec4 v0x11b1e1220_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b1e1220_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_24.60;
T_24.61 ;
    %end;
S_0x11b2a81c0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b2274b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b240c40 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b240c80 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b1e06a0_0 .net "in", 1 0, L_0x12bac8920;  1 drivers
v0x11b1e0240_0 .net "out", 0 0, L_0x12bac87d0;  alias, 1 drivers
v0x11b1e02d0_0 .net "vld", 0 0, L_0x12bac8450;  alias, 1 drivers
L_0x12bac8550 .part L_0x12bac8920, 1, 1;
L_0x12bac8730 .part L_0x12bac8920, 0, 1;
S_0x11b22bd50 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b2a81c0;
 .timescale -9 -12;
L_0x12bac8660 .functor NOT 1, L_0x12bac8550, C4<0>, C4<0>, C4<0>;
L_0x12bac87d0 .functor AND 1, L_0x12bac8660, L_0x12bac8730, C4<1>, C4<1>;
v0x11b1e0e10_0 .net *"_ivl_2", 0 0, L_0x12bac8550;  1 drivers
v0x11b1e0ea0_0 .net *"_ivl_3", 0 0, L_0x12bac8660;  1 drivers
v0x11b1e0a00_0 .net *"_ivl_5", 0 0, L_0x12bac8730;  1 drivers
L_0x12bac8450 .reduce/or L_0x12bac8920;
S_0x11b2752d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2a81c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2752d0
v0x11b1e0610_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x11b1e0610_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b1e0610_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_25.62 ;
    %load/vec4 v0x11b1e0610_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_25.63, 5;
    %load/vec4 v0x11b1e0610_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b1e0610_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_25.62;
T_25.63 ;
    %end;
S_0x11b29d1d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2277a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b29d1d0
v0x11b1e67c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x11b1e67c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b1e67c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_26.64 ;
    %load/vec4 v0x11b1e67c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_26.65, 5;
    %load/vec4 v0x11b1e67c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b1e67c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_26.64;
T_26.65 ;
    %end;
S_0x11b26b1f0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b17d4e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b231370 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x11b2313b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x11b1b55e0_0 .net "in", 3 0, L_0x12bac83b0;  1 drivers
v0x11b1b41e0_0 .net "out", 1 0, L_0x12bac8230;  alias, 1 drivers
v0x11b1b4270_0 .net "vld", 0 0, L_0x12bac7f20;  alias, 1 drivers
L_0x12bac7860 .part L_0x12bac83b0, 0, 2;
L_0x12bac7e00 .part L_0x12bac83b0, 2, 2;
S_0x11b24e240 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b26b1f0;
 .timescale -9 -12;
L_0x12bac7f20 .functor OR 1, L_0x12bac7190, L_0x12bac7980, C4<0>, C4<0>;
L_0x1380414e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b1ac050_0 .net/2u *"_ivl_4", 0 0, L_0x1380414e0;  1 drivers
v0x11b1ac0e0_0 .net *"_ivl_6", 1 0, L_0x12bac7fd0;  1 drivers
v0x11b1aace0_0 .net *"_ivl_8", 1 0, L_0x12bac80f0;  1 drivers
v0x11b1aad70_0 .net "out_h", 0 0, L_0x12bac7cb0;  1 drivers
v0x11b1b69e0_0 .net "out_l", 0 0, L_0x12bac7710;  1 drivers
v0x11b1b6a70_0 .net "out_vh", 0 0, L_0x12bac7980;  1 drivers
v0x11b1b01f0_0 .net "out_vl", 0 0, L_0x12bac7190;  1 drivers
L_0x12bac7fd0 .concat [ 1 1 0 0], L_0x12bac7cb0, L_0x1380414e0;
L_0x12bac80f0 .concat [ 1 1 0 0], L_0x12bac7710, L_0x12bac7190;
L_0x12bac8230 .functor MUXZ 2, L_0x12bac80f0, L_0x12bac7fd0, L_0x12bac7980, C4<>;
S_0x11b250960 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b24e240;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b26a150 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b26a190 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b1c7d10_0 .net "in", 1 0, L_0x12bac7e00;  1 drivers
v0x11b1d3a70_0 .net "out", 0 0, L_0x12bac7cb0;  alias, 1 drivers
v0x11b1d3b00_0 .net "vld", 0 0, L_0x12bac7980;  alias, 1 drivers
L_0x12bac7a30 .part L_0x12bac7e00, 1, 1;
L_0x12bac7c10 .part L_0x12bac7e00, 0, 1;
S_0x11b254a40 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b250960;
 .timescale -9 -12;
L_0x12bac7b40 .functor NOT 1, L_0x12bac7a30, C4<0>, C4<0>, C4<0>;
L_0x12bac7cb0 .functor AND 1, L_0x12bac7b40, L_0x12bac7c10, C4<1>, C4<1>;
v0x11b1c3c90_0 .net *"_ivl_2", 0 0, L_0x12bac7a30;  1 drivers
v0x11b1c3d20_0 .net *"_ivl_3", 0 0, L_0x12bac7b40;  1 drivers
v0x11b1c8ff0_0 .net *"_ivl_5", 0 0, L_0x12bac7c10;  1 drivers
L_0x12bac7980 .reduce/or L_0x12bac7e00;
S_0x11b25a040 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b250960;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b25a040
v0x11b1c7c80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x11b1c7c80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b1c7c80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_27.66 ;
    %load/vec4 v0x11b1c7c80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_27.67, 5;
    %load/vec4 v0x11b1c7c80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b1c7c80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_27.66;
T_27.67 ;
    %end;
S_0x11b25e120 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b24e240;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b24e590 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b24e5d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b1c0fa0_0 .net "in", 1 0, L_0x12bac7860;  1 drivers
v0x11b1a6cf0_0 .net "out", 0 0, L_0x12bac7710;  alias, 1 drivers
v0x11b1a6d80_0 .net "vld", 0 0, L_0x12bac7190;  alias, 1 drivers
L_0x12bac7520 .part L_0x12bac7860, 1, 1;
L_0x12bac7670 .part L_0x12bac7860, 0, 1;
S_0x11b267e40 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b25e120;
 .timescale -9 -12;
L_0x12bac75c0 .functor NOT 1, L_0x12bac7520, C4<0>, C4<0>, C4<0>;
L_0x12bac7710 .functor AND 1, L_0x12bac75c0, L_0x12bac7670, C4<1>, C4<1>;
v0x11b1cd190_0 .net *"_ivl_2", 0 0, L_0x12bac7520;  1 drivers
v0x11b1cd220_0 .net *"_ivl_3", 0 0, L_0x12bac75c0;  1 drivers
v0x11b1d25e0_0 .net *"_ivl_5", 0 0, L_0x12bac7670;  1 drivers
L_0x12bac7190 .reduce/or L_0x12bac7860;
S_0x11b266720 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b25e120;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b266720
v0x11b1c0f10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x11b1c0f10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b1c0f10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_28.68 ;
    %load/vec4 v0x11b1c0f10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_28.69, 5;
    %load/vec4 v0x11b1c0f10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b1c0f10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_28.68;
T_28.69 ;
    %end;
S_0x11b24de90 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b26b1f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b24de90
v0x11b1b5550_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x11b1b5550_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b1b5550_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_29.70 ;
    %load/vec4 v0x11b1b5550_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_29.71, 5;
    %load/vec4 v0x11b1b5550_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b1b5550_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_29.70;
T_29.71 ;
    %end;
S_0x11b231020 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b17ec00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b231020
v0x11b140b00_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x11b140b00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b140b00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_30.72 ;
    %load/vec4 v0x11b140b00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_30.73, 5;
    %load/vec4 v0x11b140b00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b140b00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_30.72;
T_30.73 ;
    %end;
S_0x11b2336f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b11f490;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2336f0
v0x11b13f2a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.log2 ;
    %load/vec4 v0x11b13f2a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b13f2a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_31.74 ;
    %load/vec4 v0x11b13f2a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_31.75, 5;
    %load/vec4 v0x11b13f2a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b13f2a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_31.74;
T_31.75 ;
    %end;
S_0x11b237780 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12bc880e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b237780
v0x11b185170_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.log2 ;
    %load/vec4 v0x11b185170_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b185170_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_32.76 ;
    %load/vec4 v0x11b185170_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_32.77, 5;
    %load/vec4 v0x11b185170_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b185170_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_32.76;
T_32.77 ;
    %end;
S_0x11b23b720 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x12bc84140;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b23b720
v0x11b144c50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.log2 ;
    %load/vec4 v0x11b144c50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b144c50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_33.78 ;
    %load/vec4 v0x11b144c50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_33.79, 5;
    %load/vec4 v0x11b144c50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b144c50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_33.78;
T_33.79 ;
    %end;
S_0x11b23cd30 .scope function.vec4.s32, "log2" "log2" 4 4, 4 4 0, S_0x12bcd74d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b23cd30
v0x11b108d30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.log2 ;
    %load/vec4 v0x11b108d30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b108d30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_34.80 ;
    %load/vec4 v0x11b108d30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_34.81, 5;
    %load/vec4 v0x11b108d30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b108d30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_34.80;
T_34.81 ;
    %end;
S_0x11b240dc0 .scope module, "sub3" "sub_N" 4 114, 4 194 0, S_0x12bcd74d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x11b147350 .param/l "N" 0 4 195, C4<0000000000000000000000000000001000>;
L_0x138041ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b12f370_0 .net/2u *"_ivl_0", 0 0, L_0x138041ac8;  1 drivers
L_0x138041b10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b12deb0_0 .net/2u *"_ivl_4", 0 0, L_0x138041b10;  1 drivers
v0x11b12df40_0 .net "a", 7 0, L_0x12bad3f00;  1 drivers
v0x11b108580_0 .net "ain", 8 0, L_0x12bad3b40;  1 drivers
v0x11b108610_0 .net "b", 7 0, L_0x12bad39c0;  1 drivers
v0x11b196270_0 .net "bin", 8 0, L_0x12bad3c60;  1 drivers
v0x11b1500d0_0 .net "c", 8 0, L_0x12bad3d80;  alias, 1 drivers
L_0x12bad3b40 .concat [ 8 1 0 0], L_0x12bad3f00, L_0x138041ac8;
L_0x12bad3c60 .concat [ 8 1 0 0], L_0x12bad39c0, L_0x138041b10;
S_0x11b24aae0 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x11b240dc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x11b11b320 .param/l "N" 0 4 215, C4<0000000000000000000000000000001000>;
v0x11b11b240_0 .net "a", 8 0, L_0x12bad3b40;  alias, 1 drivers
v0x11b1248c0_0 .net "b", 8 0, L_0x12bad3c60;  alias, 1 drivers
v0x11b124950_0 .net "c", 8 0, L_0x12bad3d80;  alias, 1 drivers
L_0x12bad3d80 .arith/sub 9, L_0x12bad3b40, L_0x12bad3c60;
S_0x11b2493c0 .scope module, "uut_abs_regime1" "abs_regime" 4 70, 4 252 0, S_0x12bcd74d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 5 "regime";
    .port_info 2 /OUTPUT 6 "regime_N";
P_0x11b1501b0 .param/l "N" 0 4 253, C4<00000000000000000000000000000101>;
L_0x138040fd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b184c20_0 .net/2u *"_ivl_0", 0 0, L_0x138040fd0;  1 drivers
v0x11b184cb0_0 .net *"_ivl_11", 5 0, L_0x12bac40b0;  1 drivers
v0x11b158d70_0 .net *"_ivl_2", 5 0, L_0x12bac3ef0;  1 drivers
L_0x138041018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b158e00_0 .net/2u *"_ivl_4", 0 0, L_0x138041018;  1 drivers
v0x11b1637f0_0 .net *"_ivl_6", 5 0, L_0x12bac3f90;  1 drivers
L_0x138041060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x11b163880_0 .net *"_ivl_8", 5 0, L_0x138041060;  1 drivers
v0x11b162360_0 .net "rc", 0 0, L_0x12bac3550;  alias, 1 drivers
v0x11b1623f0_0 .net "regime", 4 0, L_0x12bac3200;  alias, 1 drivers
v0x11b16ce70_0 .net "regime_N", 5 0, L_0x12bac4190;  alias, 1 drivers
L_0x12bac3ef0 .concat [ 5 1 0 0], L_0x12bac3200, L_0x138040fd0;
L_0x12bac3f90 .concat [ 5 1 0 0], L_0x12bac3200, L_0x138041018;
L_0x12bac40b0 .arith/sub 6, L_0x138041060, L_0x12bac3f90;
L_0x12bac4190 .functor MUXZ 6, L_0x12bac40b0, L_0x12bac3ef0, L_0x12bac3550, C4<>;
S_0x11b280c70 .scope module, "uut_abs_regime2" "abs_regime" 4 71, 4 252 0, S_0x12bcd74d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 5 "regime";
    .port_info 2 /OUTPUT 6 "regime_N";
P_0x11b14ee60 .param/l "N" 0 4 253, C4<00000000000000000000000000000101>;
L_0x1380410a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b1764d0_0 .net/2u *"_ivl_0", 0 0, L_0x1380410a8;  1 drivers
v0x11b26f550_0 .net *"_ivl_11", 5 0, L_0x12bac4510;  1 drivers
v0x11b26f5e0_0 .net *"_ivl_2", 5 0, L_0x12bac42f0;  1 drivers
L_0x1380410f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b26f140_0 .net/2u *"_ivl_4", 0 0, L_0x1380410f0;  1 drivers
v0x11b26f1d0_0 .net *"_ivl_6", 5 0, L_0x12bac43d0;  1 drivers
L_0x138041138 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x11b26ed30_0 .net *"_ivl_8", 5 0, L_0x138041138;  1 drivers
v0x11b26edd0_0 .net "rc", 0 0, L_0x12bac36c0;  alias, 1 drivers
v0x11b26e920_0 .net "regime", 4 0, L_0x12bac38c0;  alias, 1 drivers
v0x11b26e9d0_0 .net "regime_N", 5 0, L_0x12bac4670;  alias, 1 drivers
L_0x12bac42f0 .concat [ 5 1 0 0], L_0x12bac38c0, L_0x1380410a8;
L_0x12bac43d0 .concat [ 5 1 0 0], L_0x12bac38c0, L_0x1380410f0;
L_0x12bac4510 .arith/sub 6, L_0x138041138, L_0x12bac43d0;
L_0x12bac4670 .functor MUXZ 6, L_0x12bac4510, L_0x12bac42f0, L_0x12bac36c0, C4<>;
S_0x11b284d50 .scope module, "uut_add_mantovf" "add_1" 4 115, 4 243 0, S_0x12bcd74d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 1 "mant_ovf";
    .port_info 2 /OUTPUT 9 "c";
P_0x11b1779d0 .param/l "N" 0 4 244, C4<0000000000000000000000000000001000>;
v0x11b26e140_0 .net *"_ivl_0", 8 0, L_0x12bad3a60;  1 drivers
L_0x138041ba0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x11b22b560_0 .net *"_ivl_3", 7 0, L_0x138041ba0;  1 drivers
v0x11b26dcf0_0 .net "a", 8 0, L_0x12bad3d80;  alias, 1 drivers
v0x11b26dd80_0 .net "c", 8 0, L_0x12bad4240;  alias, 1 drivers
v0x11b26d8e0_0 .net "mant_ovf", 0 0, L_0x12bad43c0;  1 drivers
L_0x12bad3a60 .concat [ 1 8 0 0], L_0x12bad43c0, L_0x138041ba0;
L_0x12bad4240 .arith/sum 9, L_0x12bad3d80, L_0x12bad3a60;
S_0x11b28a350 .scope module, "uut_add_sub_N" "add_sub_N" 4 98, 4 230 0, S_0x12bcd74d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "op";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 33 "c";
P_0x11b26d4f0 .param/l "N" 0 4 231, +C4<00000000000000000000000000100000>;
v0x11b2ab210_0 .net "a", 31 0, L_0x12baa6bc0;  alias, 1 drivers
v0x11b2ab2a0_0 .net "b", 31 0, L_0x12bac6580;  alias, 1 drivers
v0x11b27d3f0_0 .net "c", 32 0, L_0x12bac6c90;  alias, 1 drivers
v0x11b27d480_0 .net "c_add", 32 0, L_0x12bac6870;  1 drivers
v0x11b27c170_0 .net "c_sub", 32 0, L_0x12bac6b90;  1 drivers
v0x11b29b430_0 .net "op", 0 0, L_0x12bac33a0;  alias, 1 drivers
L_0x12bac6c90 .functor MUXZ 33, L_0x12bac6b90, L_0x12bac6870, L_0x12bac33a0, C4<>;
S_0x11b28e430 .scope module, "a11" "add_N" 4 237, 4 204 0, S_0x11b28a350;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x11b26d1d0 .param/l "N" 0 4 205, +C4<00000000000000000000000000100000>;
L_0x1380413c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b22f250_0 .net/2u *"_ivl_0", 0 0, L_0x1380413c0;  1 drivers
L_0x138041408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2a0b50_0 .net/2u *"_ivl_4", 0 0, L_0x138041408;  1 drivers
v0x11b2a0be0_0 .net "a", 31 0, L_0x12baa6bc0;  alias, 1 drivers
v0x11b29b940_0 .net "ain", 32 0, L_0x12bac6630;  1 drivers
v0x11b29b9d0_0 .net "b", 31 0, L_0x12bac6580;  alias, 1 drivers
v0x11b2a0600_0 .net "bin", 32 0, L_0x12bac6750;  1 drivers
v0x11b2736a0_0 .net "c", 32 0, L_0x12bac6870;  alias, 1 drivers
L_0x12bac6630 .concat [ 32 1 0 0], L_0x12baa6bc0, L_0x1380413c0;
L_0x12bac6750 .concat [ 32 1 0 0], L_0x12bac6580, L_0x138041408;
S_0x11b2a4370 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x11b28e430;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x11b26b980 .param/l "N" 0 4 223, +C4<00000000000000000000000000100000>;
v0x11b26b5a0_0 .net "a", 32 0, L_0x12bac6630;  alias, 1 drivers
v0x11b22f600_0 .net "b", 32 0, L_0x12bac6750;  alias, 1 drivers
v0x11b22f6a0_0 .net "c", 32 0, L_0x12bac6870;  alias, 1 drivers
L_0x12bac6870 .arith/sum 33, L_0x12bac6630, L_0x12bac6750;
S_0x11b2a2c50 .scope module, "s11" "sub_N" 4 238, 4 194 0, S_0x11b28a350;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x11b273780 .param/l "N" 0 4 195, +C4<00000000000000000000000000100000>;
L_0x138041450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b25f550_0 .net/2u *"_ivl_0", 0 0, L_0x138041450;  1 drivers
L_0x138041498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b24db20_0 .net/2u *"_ivl_4", 0 0, L_0x138041498;  1 drivers
v0x11b24dbc0_0 .net "a", 31 0, L_0x12baa6bc0;  alias, 1 drivers
v0x11b238b60_0 .net "ain", 32 0, L_0x12bac6970;  1 drivers
v0x11b2435f0_0 .net "b", 31 0, L_0x12bac6580;  alias, 1 drivers
v0x11b242160_0 .net "bin", 32 0, L_0x12bac6ab0;  1 drivers
v0x11b2421f0_0 .net "c", 32 0, L_0x12bac6b90;  alias, 1 drivers
L_0x12bac6970 .concat [ 32 1 0 0], L_0x12baa6bc0, L_0x138041450;
L_0x12bac6ab0 .concat [ 32 1 0 0], L_0x12bac6580, L_0x138041498;
S_0x11b278cb0 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x11b2a2c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x11b255e30 .param/l "N" 0 4 215, +C4<00000000000000000000000000100000>;
v0x11b260950_0 .net "a", 32 0, L_0x12bac6970;  alias, 1 drivers
v0x11b2609e0_0 .net "b", 32 0, L_0x12bac6ab0;  alias, 1 drivers
v0x11b25f4c0_0 .net "c", 32 0, L_0x12bac6b90;  alias, 1 drivers
L_0x12bac6b90 .arith/sub 33, L_0x12bac6970, L_0x12bac6ab0;
S_0x11b277590 .scope module, "uut_add_ulp" "add_N" 4 143, 4 204 0, S_0x12bcd74d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x11b2860f0 .param/l "N" 0 4 205, +C4<00000000000000000000000000100000>;
L_0x138041e70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b212ae0_0 .net/2u *"_ivl_0", 0 0, L_0x138041e70;  1 drivers
L_0x138041eb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b212b70_0 .net/2u *"_ivl_4", 0 0, L_0x138041eb8;  1 drivers
v0x11b217760_0 .net "a", 31 0, L_0x12bad79d0;  1 drivers
v0x11b2177f0_0 .net "ain", 32 0, L_0x12bad6c70;  1 drivers
v0x11b2223b0_0 .net "b", 31 0, L_0x12bad7490;  alias, 1 drivers
v0x11b212590_0 .net "bin", 32 0, L_0x12bad77f0;  1 drivers
v0x11b212620_0 .net "c", 32 0, L_0x12bad78d0;  alias, 1 drivers
L_0x12bad6c70 .concat [ 32 1 0 0], L_0x12bad79d0, L_0x138041e70;
L_0x12bad77f0 .concat [ 32 1 0 0], L_0x12bad7490, L_0x138041eb8;
S_0x11b296ae0 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x11b277590;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x11b2861f0 .param/l "N" 0 4 223, +C4<00000000000000000000000000100000>;
v0x11b28f820_0 .net "a", 32 0, L_0x12bad6c70;  alias, 1 drivers
v0x11b217cf0_0 .net "b", 32 0, L_0x12bad77f0;  alias, 1 drivers
v0x11b217d80_0 .net "c", 32 0, L_0x12bad78d0;  alias, 1 drivers
L_0x12bad78d0 .arith/sum 33, L_0x12bad6c70, L_0x12bad77f0;
S_0x11b2953c0 .scope module, "uut_de1" "data_extract_v1" 4 42, 4 155 0, S_0x12bcd74d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 5 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 30 "mant";
P_0x11b207e00 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000101>;
P_0x11b207e40 .param/l "N" 0 4 165, +C4<00000000000000000000000000100000>;
P_0x11b207e80 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x12baa8cc0 .functor BUFZ 32, L_0x12baa88b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12baa8e10 .functor NOT 32, L_0x12baa8cc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x138040688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bab3c70 .functor XOR 1, L_0x12baa8d30, L_0x138040688, C4<0>, C4<0>;
v0x11b135be0_0 .net/2u *"_ivl_10", 0 0, L_0x138040688;  1 drivers
v0x11b108240_0 .net *"_ivl_12", 0 0, L_0x12bab3c70;  1 drivers
L_0x1380406d0 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x11b1082d0_0 .net/2u *"_ivl_16", 4 0, L_0x1380406d0;  1 drivers
v0x11b1075e0_0 .net *"_ivl_18", 4 0, L_0x12bab3f20;  1 drivers
v0x11b107670_0 .net *"_ivl_23", 29 0, L_0x12bab57a0;  1 drivers
L_0x138040880 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11b107360_0 .net/2u *"_ivl_24", 1 0, L_0x138040880;  1 drivers
v0x11b107400_0 .net *"_ivl_4", 31 0, L_0x12baa8e10;  1 drivers
v0x11b106160_0 .net *"_ivl_9", 30 0, L_0x12bab3b90;  1 drivers
v0x11b106200_0 .net "exp", 1 0, L_0x12bab59a0;  alias, 1 drivers
v0x11b104ad0_0 .net "in", 31 0, L_0x12baa88b0;  alias, 1 drivers
v0x11b195e10_0 .net "k", 4 0, L_0x12bab39d0;  1 drivers
v0x11b195ea0_0 .net "mant", 29 0, L_0x12bab5ad0;  alias, 1 drivers
v0x11b195750_0 .net "rc", 0 0, L_0x12baa8d30;  alias, 1 drivers
v0x11b1957e0_0 .net "regime", 4 0, L_0x12bab4060;  alias, 1 drivers
v0x11b14fcb0_0 .net "xin", 31 0, L_0x12baa8cc0;  1 drivers
v0x11b14fd40_0 .net "xin_r", 31 0, L_0x12baa8e80;  1 drivers
v0x11b14f5f0_0 .net "xin_tmp", 31 0, L_0x12bab56b0;  1 drivers
L_0x12baa8d30 .part L_0x12baa8cc0, 30, 1;
L_0x12baa8e80 .functor MUXZ 32, L_0x12baa8cc0, L_0x12baa8e10, L_0x12baa8d30, C4<>;
L_0x12bab3b90 .part L_0x12baa8e80, 0, 31;
L_0x12bab3da0 .concat [ 1 31 0 0], L_0x12bab3c70, L_0x12bab3b90;
L_0x12bab3f20 .arith/sub 5, L_0x12bab39d0, L_0x1380406d0;
L_0x12bab4060 .functor MUXZ 5, L_0x12bab39d0, L_0x12bab3f20, L_0x12baa8d30, C4<>;
L_0x12bab57a0 .part L_0x12baa8cc0, 0, 30;
L_0x12bab5880 .concat [ 2 30 0 0], L_0x138040880, L_0x12bab57a0;
L_0x12bab59a0 .part L_0x12bab56b0, 30, 2;
L_0x12bab5ad0 .part L_0x12bab56b0, 0, 30;
S_0x11b226fe0 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x11b2953c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b226fe0
v0x12bcce040_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.log2 ;
    %load/vec4 v0x12bcce040_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12bcce040_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_35.82 ;
    %load/vec4 v0x12bcce040_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_35.83, 5;
    %load/vec4 v0x12bcce040_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12bcce040_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_35.82;
T_35.83 ;
    %end;
S_0x11b222de0 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x11b2953c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x12bccd530 .param/l "N" 0 4 286, +C4<00000000000000000000000000100000>;
P_0x12bccd570 .param/l "S" 0 4 287, C4<00000000000000000000000000000101>;
L_0x12bab56b0 .functor BUFZ 32, L_0x12bab5100, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x138040838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b22e470_0 .net *"_ivl_11", 0 0, L_0x138040838;  1 drivers
v0x11b22d8d0_0 .net *"_ivl_6", 0 0, L_0x12bab5220;  1 drivers
v0x11b2aa060_0 .net *"_ivl_7", 31 0, L_0x12bab53b0;  1 drivers
v0x11b2aa0f0_0 .net *"_ivl_9", 30 0, L_0x12bab52f0;  1 drivers
v0x11b29dbd0_0 .net "a", 31 0, L_0x12bab5880;  1 drivers
v0x11b29dc70_0 .net "b", 4 0, L_0x12bab39d0;  alias, 1 drivers
v0x11b221200_0 .net "c", 31 0, L_0x12bab56b0;  alias, 1 drivers
v0x11b2212b0 .array "tmp", 0 4;
v0x11b2212b0_0 .net v0x11b2212b0 0, 31 0, L_0x12bab5550; 1 drivers
v0x11b2212b0_1 .net v0x11b2212b0 1, 31 0, L_0x12bab4420; 1 drivers
v0x11b2212b0_2 .net v0x11b2212b0 2, 31 0, L_0x12bab48e0; 1 drivers
v0x11b2212b0_3 .net v0x11b2212b0 3, 31 0, L_0x12bab4d00; 1 drivers
v0x11b2212b0_4 .net v0x11b2212b0 4, 31 0, L_0x12bab5100; 1 drivers
L_0x12bab4180 .part L_0x12bab39d0, 1, 1;
L_0x12bab4580 .part L_0x12bab39d0, 2, 1;
L_0x12bab4a00 .part L_0x12bab39d0, 3, 1;
L_0x12bab4e20 .part L_0x12bab39d0, 4, 1;
L_0x12bab5220 .part L_0x12bab39d0, 0, 1;
L_0x12bab52f0 .part L_0x12bab5880, 0, 31;
L_0x12bab53b0 .concat [ 1 31 0 0], L_0x138040838, L_0x12bab52f0;
L_0x12bab5550 .functor MUXZ 32, L_0x12bab5880, L_0x12bab53b0, L_0x12bab5220, C4<>;
S_0x11b21f360 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x11b222de0;
 .timescale -9 -12;
P_0x12bcbe770 .param/l "i" 1 4 296, +C4<01>;
v0x12bcb3c70_0 .net *"_ivl_1", 0 0, L_0x12bab4180;  1 drivers
v0x11b1e6d00_0 .net *"_ivl_3", 31 0, L_0x12bab42c0;  1 drivers
v0x11b1e6d90_0 .net *"_ivl_5", 29 0, L_0x12bab4220;  1 drivers
L_0x138040718 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11b1a2510_0 .net *"_ivl_7", 1 0, L_0x138040718;  1 drivers
L_0x12bab4220 .part L_0x12bab5550, 0, 30;
L_0x12bab42c0 .concat [ 2 30 0 0], L_0x138040718, L_0x12bab4220;
L_0x12bab4420 .functor MUXZ 32, L_0x12bab5550, L_0x12bab42c0, L_0x12bab4180, C4<>;
S_0x11b214370 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x11b222de0;
 .timescale -9 -12;
P_0x12bccd5d0 .param/l "i" 1 4 296, +C4<010>;
v0x11b1a1a20_0 .net *"_ivl_1", 0 0, L_0x12bab4580;  1 drivers
v0x11b1a1ab0_0 .net *"_ivl_3", 31 0, L_0x12bab4800;  1 drivers
v0x11b1a0f10_0 .net *"_ivl_5", 27 0, L_0x12bab4720;  1 drivers
L_0x138040760 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x11b1a0fa0_0 .net *"_ivl_7", 3 0, L_0x138040760;  1 drivers
L_0x12bab4720 .part L_0x12bab4420, 0, 28;
L_0x12bab4800 .concat [ 4 28 0 0], L_0x138040760, L_0x12bab4720;
L_0x12bab48e0 .functor MUXZ 32, L_0x12bab4420, L_0x12bab4800, L_0x12bab4580, C4<>;
S_0x11b2055d0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x11b222de0;
 .timescale -9 -12;
P_0x11b1451b0 .param/l "i" 1 4 296, +C4<011>;
v0x11b145240_0 .net *"_ivl_1", 0 0, L_0x12bab4a00;  1 drivers
v0x11b191e50_0 .net *"_ivl_3", 31 0, L_0x12bab4ba0;  1 drivers
v0x11b191f00_0 .net *"_ivl_5", 23 0, L_0x12bab4aa0;  1 drivers
L_0x1380407a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x11b187430_0 .net *"_ivl_7", 7 0, L_0x1380407a8;  1 drivers
L_0x12bab4aa0 .part L_0x12bab48e0, 0, 24;
L_0x12bab4ba0 .concat [ 8 24 0 0], L_0x1380407a8, L_0x12bab4aa0;
L_0x12bab4d00 .functor MUXZ 32, L_0x12bab48e0, L_0x12bab4ba0, L_0x12bab4a00, C4<>;
S_0x11b21b510 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 296, 4 296 0, S_0x11b222de0;
 .timescale -9 -12;
P_0x11b273be0 .param/l "i" 1 4 296, +C4<0100>;
v0x11b273c70_0 .net *"_ivl_1", 0 0, L_0x12bab4e20;  1 drivers
v0x11b22eea0_0 .net *"_ivl_3", 31 0, L_0x12bab4fa0;  1 drivers
v0x11b22ef40_0 .net *"_ivl_5", 15 0, L_0x12bab4ec0;  1 drivers
L_0x1380407f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11b22e3c0_0 .net *"_ivl_7", 15 0, L_0x1380407f0;  1 drivers
L_0x12bab4ec0 .part L_0x12bab4d00, 0, 16;
L_0x12bab4fa0 .concat [ 16 16 0 0], L_0x1380407f0, L_0x12bab4ec0;
L_0x12bab5100 .functor MUXZ 32, L_0x12bab4d00, L_0x12bab4fa0, L_0x12bab4e20, C4<>;
S_0x11b219df0 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x11b2953c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x12bcc7a80 .param/l "N" 0 4 338, +C4<00000000000000000000000000100000>;
P_0x12bcc7ac0 .param/l "S" 0 4 339, C4<00000000000000000000000000000101>;
v0x11b137230_0 .net "in", 31 0, L_0x12bab3da0;  1 drivers
v0x11b1372c0_0 .net "out", 4 0, L_0x12bab39d0;  alias, 1 drivers
v0x11b135b50_0 .net "vld", 0 0, L_0x12bab36a0;  1 drivers
S_0x11b20dc80 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x11b219df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12bcc7b00 .param/l "N" 0 4 360, +C4<00000000000000000000000000100000>;
P_0x12bcc7b40 .param/l "S" 0 4 361, C4<00000000000000000000000000000101>;
v0x11b13b230_0 .net "in", 31 0, L_0x12bab3da0;  alias, 1 drivers
v0x11b13b2c0_0 .net "out", 4 0, L_0x12bab39d0;  alias, 1 drivers
v0x11b13a030_0 .net "vld", 0 0, L_0x12bab36a0;  alias, 1 drivers
L_0x12baae1d0 .part L_0x12bab3da0, 0, 16;
L_0x12bab3600 .part L_0x12bab3da0, 16, 16;
S_0x11b20c560 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b20dc80;
 .timescale -9 -12;
L_0x12bab36a0 .functor OR 1, L_0x12baadd40, L_0x12bab3170, C4<0>, C4<0>;
L_0x138040640 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b1298f0_0 .net/2u *"_ivl_4", 0 0, L_0x138040640;  1 drivers
v0x11b12ed60_0 .net *"_ivl_6", 4 0, L_0x12bab3770;  1 drivers
v0x11b12edf0_0 .net *"_ivl_8", 4 0, L_0x12bab3890;  1 drivers
v0x11b12c310_0 .net "out_h", 3 0, L_0x12bab3480;  1 drivers
v0x11b12c3a0_0 .net "out_l", 3 0, L_0x12baae050;  1 drivers
v0x11b12d8f0_0 .net "out_vh", 0 0, L_0x12bab3170;  1 drivers
v0x11b12d980_0 .net "out_vl", 0 0, L_0x12baadd40;  1 drivers
L_0x12bab3770 .concat [ 4 1 0 0], L_0x12bab3480, L_0x138040640;
L_0x12bab3890 .concat [ 4 1 0 0], L_0x12baae050, L_0x12baadd40;
L_0x12bab39d0 .functor MUXZ 5, L_0x12bab3890, L_0x12bab3770, L_0x12bab3170, C4<>;
S_0x12bcd1e20 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b20c560;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12bcd09a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x12bcd09e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x11b1c34b0_0 .net "in", 15 0, L_0x12bab3600;  1 drivers
v0x11b1c3540_0 .net "out", 3 0, L_0x12bab3480;  alias, 1 drivers
v0x11b1c4a40_0 .net "vld", 0 0, L_0x12bab3170;  alias, 1 drivers
L_0x12bab0980 .part L_0x12bab3600, 0, 8;
L_0x12bab3090 .part L_0x12bab3600, 8, 8;
S_0x12bcd5eb0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12bcd1e20;
 .timescale -9 -12;
L_0x12bab3170 .functor OR 1, L_0x12bab04f0, L_0x12bab2c00, C4<0>, C4<0>;
L_0x1380405f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b1d74a0_0 .net/2u *"_ivl_4", 0 0, L_0x1380405f8;  1 drivers
v0x11b1d7530_0 .net *"_ivl_6", 3 0, L_0x12bab3220;  1 drivers
v0x11b1d6bf0_0 .net *"_ivl_8", 3 0, L_0x12bab3340;  1 drivers
v0x11b1d6c80_0 .net "out_h", 2 0, L_0x12bab2f10;  1 drivers
v0x11b1d5db0_0 .net "out_l", 2 0, L_0x12bab0800;  1 drivers
v0x11b1d5e40_0 .net "out_vh", 0 0, L_0x12bab2c00;  1 drivers
v0x11b1cb330_0 .net "out_vl", 0 0, L_0x12bab04f0;  1 drivers
L_0x12bab3220 .concat [ 3 1 0 0], L_0x12bab2f10, L_0x1380405f8;
L_0x12bab3340 .concat [ 3 1 0 0], L_0x12bab0800, L_0x12bab04f0;
L_0x12bab3480 .functor MUXZ 4, L_0x12bab3340, L_0x12bab3220, L_0x12bab2c00, C4<>;
S_0x12bcdf4a0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12bcd5eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12bcccac0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x12bcccb00 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x12bcb0950_0 .net "in", 7 0, L_0x12bab3090;  1 drivers
v0x12bcb09e0_0 .net "out", 2 0, L_0x12bab2f10;  alias, 1 drivers
v0x12bca78d0_0 .net "vld", 0 0, L_0x12bab2c00;  alias, 1 drivers
L_0x12bab1a50 .part L_0x12bab3090, 0, 4;
L_0x12bab2b20 .part L_0x12bab3090, 4, 4;
S_0x12bce5f20 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12bcdf4a0;
 .timescale -9 -12;
L_0x12bab2c00 .functor OR 1, L_0x12bab15c0, L_0x12bab2690, C4<0>, C4<0>;
L_0x1380405b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12bcb3790_0 .net/2u *"_ivl_4", 0 0, L_0x1380405b0;  1 drivers
v0x12bcb3850_0 .net *"_ivl_6", 2 0, L_0x12bab2cb0;  1 drivers
v0x12bcc2660_0 .net *"_ivl_8", 2 0, L_0x12bab2dd0;  1 drivers
v0x12bcc2710_0 .net "out_h", 1 0, L_0x12bab29a0;  1 drivers
v0x12bcc1fc0_0 .net "out_l", 1 0, L_0x12bab18d0;  1 drivers
v0x12bcb2880_0 .net "out_vh", 0 0, L_0x12bab2690;  1 drivers
v0x12bcb2910_0 .net "out_vl", 0 0, L_0x12bab15c0;  1 drivers
L_0x12bab2cb0 .concat [ 2 1 0 0], L_0x12bab29a0, L_0x1380405b0;
L_0x12bab2dd0 .concat [ 2 1 0 0], L_0x12bab18d0, L_0x12bab15c0;
L_0x12bab2f10 .functor MUXZ 3, L_0x12bab2dd0, L_0x12bab2cb0, L_0x12bab2690, C4<>;
S_0x12bce9fb0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12bce5f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12bcfc310 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12bcfc350 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12bce9790_0 .net "in", 3 0, L_0x12bab2b20;  1 drivers
v0x12bce9820_0 .net "out", 1 0, L_0x12bab29a0;  alias, 1 drivers
v0x12bce6d40_0 .net "vld", 0 0, L_0x12bab2690;  alias, 1 drivers
L_0x12bab1fc0 .part L_0x12bab2b20, 0, 2;
L_0x12bab2570 .part L_0x12bab2b20, 2, 2;
S_0x12bcf35a0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12bce9fb0;
 .timescale -9 -12;
L_0x12bab2690 .functor OR 1, L_0x12bab1af0, L_0x12bab20e0, C4<0>, C4<0>;
L_0x138040568 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12bce2d20_0 .net/2u *"_ivl_4", 0 0, L_0x138040568;  1 drivers
v0x12bce2de0_0 .net *"_ivl_6", 1 0, L_0x12bab2740;  1 drivers
v0x12bce02d0_0 .net *"_ivl_8", 1 0, L_0x12bab2860;  1 drivers
v0x12bce0380_0 .net "out_h", 0 0, L_0x12bab2420;  1 drivers
v0x12bce18c0_0 .net "out_l", 0 0, L_0x12bab1e70;  1 drivers
v0x12bcf9730_0 .net "out_vh", 0 0, L_0x12bab20e0;  1 drivers
v0x12bcf97c0_0 .net "out_vl", 0 0, L_0x12bab1af0;  1 drivers
L_0x12bab2740 .concat [ 1 1 0 0], L_0x12bab2420, L_0x138040568;
L_0x12bab2860 .concat [ 1 1 0 0], L_0x12bab1e70, L_0x12bab1af0;
L_0x12bab29a0 .functor MUXZ 2, L_0x12bab2860, L_0x12bab2740, L_0x12bab20e0, C4<>;
S_0x12bc80130 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12bcf35a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12bcfabc0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12bcfac00 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12bcd42b0_0 .net "in", 1 0, L_0x12bab2570;  1 drivers
v0x12bcd9720_0 .net "out", 0 0, L_0x12bab2420;  alias, 1 drivers
v0x12bcd97b0_0 .net "vld", 0 0, L_0x12bab20e0;  alias, 1 drivers
L_0x12bab21a0 .part L_0x12bab2570, 1, 1;
L_0x12bab2380 .part L_0x12bab2570, 0, 1;
S_0x12bc8c160 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12bc80130;
 .timescale -9 -12;
L_0x12bab22b0 .functor NOT 1, L_0x12bab21a0, C4<0>, C4<0>, C4<0>;
L_0x12bab2420 .functor AND 1, L_0x12bab22b0, L_0x12bab2380, C4<1>, C4<1>;
v0x12bcd5690_0 .net *"_ivl_2", 0 0, L_0x12bab21a0;  1 drivers
v0x12bcd5720_0 .net *"_ivl_3", 0 0, L_0x12bab22b0;  1 drivers
v0x12bcd2c40_0 .net *"_ivl_5", 0 0, L_0x12bab2380;  1 drivers
L_0x12bab20e0 .reduce/or L_0x12bab2570;
S_0x12bc92c30 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12bc80130;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12bc92c30
v0x12bcd4220_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12bcd4220_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12bcd4220_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_36.84 ;
    %load/vec4 v0x12bcd4220_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_36.85, 5;
    %load/vec4 v0x12bcd4220_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12bcd4220_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_36.84;
T_36.85 ;
    %end;
S_0x12bc96cc0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12bcf35a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12bcd6d20 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12bcd6d60 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12bcdc2c0_0 .net "in", 1 0, L_0x12bab1fc0;  1 drivers
v0x12bcdd810_0 .net "out", 0 0, L_0x12bab1e70;  alias, 1 drivers
v0x12bcdd8a0_0 .net "vld", 0 0, L_0x12bab1af0;  alias, 1 drivers
L_0x12bab1bf0 .part L_0x12bab1fc0, 1, 1;
L_0x12bab1dd0 .part L_0x12bab1fc0, 0, 1;
S_0x12bca02b0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12bc96cc0;
 .timescale -9 -12;
L_0x12bab1d00 .functor NOT 1, L_0x12bab1bf0, C4<0>, C4<0>, C4<0>;
L_0x12bab1e70 .functor AND 1, L_0x12bab1d00, L_0x12bab1dd0, C4<1>, C4<1>;
v0x12bce41a0_0 .net *"_ivl_2", 0 0, L_0x12bab1bf0;  1 drivers
v0x12bce4230_0 .net *"_ivl_3", 0 0, L_0x12bab1d00;  1 drivers
v0x12bcdec80_0 .net *"_ivl_5", 0 0, L_0x12bab1dd0;  1 drivers
L_0x12bab1af0 .reduce/or L_0x12bab1fc0;
S_0x12bcbae90 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12bc96cc0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12bcbae90
v0x12bcdc230_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12bcdc230_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12bcdc230_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_37.86 ;
    %load/vec4 v0x12bcdc230_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_37.87, 5;
    %load/vec4 v0x12bcdc230_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12bcdc230_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_37.86;
T_37.87 ;
    %end;
S_0x12bcabe90 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12bce9fb0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12bcabe90
v0x12bceed40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12bceed40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12bceed40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_38.88 ;
    %load/vec4 v0x12bceed40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_38.89, 5;
    %load/vec4 v0x12bceed40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12bceed40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_38.88;
T_38.89 ;
    %end;
S_0x11b1c2690 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12bce5f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12bce8320 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12bce8360 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12bcc1100_0 .net "in", 3 0, L_0x12bab1a50;  1 drivers
v0x12bcb0260_0 .net "out", 1 0, L_0x12bab18d0;  alias, 1 drivers
v0x12bcb02f0_0 .net "vld", 0 0, L_0x12bab15c0;  alias, 1 drivers
L_0x12bab0ef0 .part L_0x12bab1a50, 0, 2;
L_0x12bab14a0 .part L_0x12bab1a50, 2, 2;
S_0x11b1cfc20 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b1c2690;
 .timescale -9 -12;
L_0x12bab15c0 .functor OR 1, L_0x12bab0a20, L_0x12bab1010, C4<0>, C4<0>;
L_0x138040520 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12bcca610_0 .net/2u *"_ivl_4", 0 0, L_0x138040520;  1 drivers
v0x12bcc7330_0 .net *"_ivl_6", 1 0, L_0x12bab1670;  1 drivers
v0x12bcc73d0_0 .net *"_ivl_8", 1 0, L_0x12bab1790;  1 drivers
v0x12bcc5250_0 .net "out_h", 0 0, L_0x12bab1350;  1 drivers
v0x12bcc5310_0 .net "out_l", 0 0, L_0x12bab0da0;  1 drivers
v0x12bcc4740_0 .net "out_vh", 0 0, L_0x12bab1010;  1 drivers
v0x12bcc18c0_0 .net "out_vl", 0 0, L_0x12bab0a20;  1 drivers
L_0x12bab1670 .concat [ 1 1 0 0], L_0x12bab1350, L_0x138040520;
L_0x12bab1790 .concat [ 1 1 0 0], L_0x12bab0da0, L_0x12bab0a20;
L_0x12bab18d0 .functor MUXZ 2, L_0x12bab1790, L_0x12bab1670, L_0x12bab1010, C4<>;
S_0x11b1db9e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b1cfc20;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12bce83a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12bce83e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12bcf0330_0 .net "in", 1 0, L_0x12bab14a0;  1 drivers
v0x12bcf03c0_0 .net "out", 0 0, L_0x12bab1350;  alias, 1 drivers
v0x12bcf1910_0 .net "vld", 0 0, L_0x12bab1010;  alias, 1 drivers
L_0x12bab10d0 .part L_0x12bab14a0, 1, 1;
L_0x12bab12b0 .part L_0x12bab14a0, 0, 1;
S_0x11b1a56f0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b1db9e0;
 .timescale -9 -12;
L_0x12bab11e0 .functor NOT 1, L_0x12bab10d0, C4<0>, C4<0>, C4<0>;
L_0x12bab1350 .functor AND 1, L_0x12bab11e0, L_0x12bab12b0, C4<1>, C4<1>;
v0x12bcec450_0 .net *"_ivl_2", 0 0, L_0x12bab10d0;  1 drivers
v0x12bcf82a0_0 .net *"_ivl_3", 0 0, L_0x12bab11e0;  1 drivers
v0x12bcf8330_0 .net *"_ivl_5", 0 0, L_0x12bab12b0;  1 drivers
L_0x12bab1010 .reduce/or L_0x12bab14a0;
S_0x11b1be950 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b1db9e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b1be950
v0x12bcf2e10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12bcf2e10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12bcf2e10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_39.90 ;
    %load/vec4 v0x12bcf2e10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_39.91, 5;
    %load/vec4 v0x12bcf2e10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12bcf2e10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_39.90;
T_39.91 ;
    %end;
S_0x11b1f2770 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b1cfc20;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12bcf19f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12bcf1a30 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12bcfdc00_0 .net "in", 1 0, L_0x12bab0ef0;  1 drivers
v0x12bcfdc90_0 .net "out", 0 0, L_0x12bab0da0;  alias, 1 drivers
v0x12bcca560_0 .net "vld", 0 0, L_0x12bab0a20;  alias, 1 drivers
L_0x12bab0b20 .part L_0x12bab0ef0, 1, 1;
L_0x12bab0d00 .part L_0x12bab0ef0, 0, 1;
S_0x11b1f6850 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b1f2770;
 .timescale -9 -12;
L_0x12bab0c30 .functor NOT 1, L_0x12bab0b20, C4<0>, C4<0>, C4<0>;
L_0x12bab0da0 .functor AND 1, L_0x12bab0c30, L_0x12bab0d00, C4<1>, C4<1>;
v0x12bcf4460_0 .net *"_ivl_2", 0 0, L_0x12bab0b20;  1 drivers
v0x12bcf59a0_0 .net *"_ivl_3", 0 0, L_0x12bab0c30;  1 drivers
v0x12bcf5a30_0 .net *"_ivl_5", 0 0, L_0x12bab0d00;  1 drivers
L_0x12bab0a20 .reduce/or L_0x12bab0ef0;
S_0x11b1fbe50 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b1f2770;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b1fbe50
v0x12bcff370_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12bcff370_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12bcff370_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_40.92 ;
    %load/vec4 v0x12bcff370_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_40.93, 5;
    %load/vec4 v0x12bcff370_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12bcff370_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_40.92;
T_40.93 ;
    %end;
S_0x11b1ec850 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b1c2690;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b1ec850
v0x12bcc1070_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12bcc1070_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12bcc1070_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_41.94 ;
    %load/vec4 v0x12bcc1070_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_41.95, 5;
    %load/vec4 v0x12bcc1070_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12bcc1070_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_41.94;
T_41.95 ;
    %end;
S_0x11b109d70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12bcdf4a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b109d70
v0x12bcb10a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12bcb10a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12bcb10a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_42.96 ;
    %load/vec4 v0x12bcb10a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_42.97, 5;
    %load/vec4 v0x12bcb10a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12bcb10a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_42.96;
T_42.97 ;
    %end;
S_0x11b10de00 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12bcd5eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12bc922f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x12bc92330 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x11b1c2100_0 .net "in", 7 0, L_0x12bab0980;  1 drivers
v0x11b1ddc80_0 .net "out", 2 0, L_0x12bab0800;  alias, 1 drivers
v0x11b1ddd10_0 .net "vld", 0 0, L_0x12bab04f0;  alias, 1 drivers
L_0x12baaf2c0 .part L_0x12bab0980, 0, 4;
L_0x12bab0410 .part L_0x12bab0980, 4, 4;
S_0x11b1173f0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b10de00;
 .timescale -9 -12;
L_0x12bab04f0 .functor OR 1, L_0x12baaee30, L_0x12baaff00, C4<0>, C4<0>;
L_0x1380404d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b1a04a0_0 .net/2u *"_ivl_4", 0 0, L_0x1380404d8;  1 drivers
v0x11b1f20e0_0 .net *"_ivl_6", 2 0, L_0x12bab05a0;  1 drivers
v0x11b1f2170_0 .net *"_ivl_8", 2 0, L_0x12bab06c0;  1 drivers
v0x11b1e7fa0_0 .net "out_h", 1 0, L_0x12bab02f0;  1 drivers
v0x11b1e8030_0 .net "out_l", 1 0, L_0x12baaf140;  1 drivers
v0x11b1e63a0_0 .net "out_vh", 0 0, L_0x12baaff00;  1 drivers
v0x11b1e6430_0 .net "out_vl", 0 0, L_0x12baaee30;  1 drivers
L_0x12bab05a0 .concat [ 2 1 0 0], L_0x12bab02f0, L_0x1380404d8;
L_0x12bab06c0 .concat [ 2 1 0 0], L_0x12baaf140, L_0x12baaee30;
L_0x12bab0800 .functor MUXZ 3, L_0x12bab06c0, L_0x12bab05a0, L_0x12baaff00, C4<>;
S_0x11b11de70 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b1173f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12bc92370 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12bc923b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12bca5040_0 .net "in", 3 0, L_0x12bab0410;  1 drivers
v0x12bc9fa90_0 .net "out", 1 0, L_0x12bab02f0;  alias, 1 drivers
v0x12bc9fb20_0 .net "vld", 0 0, L_0x12baaff00;  alias, 1 drivers
L_0x12baaf830 .part L_0x12bab0410, 0, 2;
L_0x12baafde0 .part L_0x12bab0410, 2, 2;
S_0x11b121f00 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b11de70;
 .timescale -9 -12;
L_0x12baaff00 .functor OR 1, L_0x12baaf360, L_0x12baaf950, C4<0>, C4<0>;
L_0x138040490 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12bc93a80_0 .net/2u *"_ivl_4", 0 0, L_0x138040490;  1 drivers
v0x12bc95030_0 .net *"_ivl_6", 1 0, L_0x12bab00b0;  1 drivers
v0x12bc950c0_0 .net *"_ivl_8", 1 0, L_0x12bab01d0;  1 drivers
v0x12bc9a530_0 .net "out_h", 0 0, L_0x12baafc90;  1 drivers
v0x12bc9a5c0_0 .net "out_l", 0 0, L_0x12baaf6e0;  1 drivers
v0x12bc97ae0_0 .net "out_vh", 0 0, L_0x12baaf950;  1 drivers
v0x12bc97b70_0 .net "out_vl", 0 0, L_0x12baaf360;  1 drivers
L_0x12bab00b0 .concat [ 1 1 0 0], L_0x12baafc90, L_0x138040490;
L_0x12bab01d0 .concat [ 1 1 0 0], L_0x12baaf6e0, L_0x12baaf360;
L_0x12bab02f0 .functor MUXZ 2, L_0x12bab01d0, L_0x12bab00b0, L_0x12baaf950, C4<>;
S_0x11b12b4f0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b121f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12bc86390 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12bc863d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12bc88f80_0 .net "in", 1 0, L_0x12baafde0;  1 drivers
v0x12bc8a4d0_0 .net "out", 0 0, L_0x12baafc90;  alias, 1 drivers
v0x12bc8a560_0 .net "vld", 0 0, L_0x12baaf950;  alias, 1 drivers
L_0x12baafa10 .part L_0x12baafde0, 1, 1;
L_0x12baafbf0 .part L_0x12baafde0, 0, 1;
S_0x11b138760 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b12b4f0;
 .timescale -9 -12;
L_0x12baafb20 .functor NOT 1, L_0x12baafa10, C4<0>, C4<0>, C4<0>;
L_0x12baafc90 .functor AND 1, L_0x12baafb20, L_0x12baafbf0, C4<1>, C4<1>;
v0x12bc90e60_0 .net *"_ivl_2", 0 0, L_0x12baafa10;  1 drivers
v0x12bc90ef0_0 .net *"_ivl_3", 0 0, L_0x12baafb20;  1 drivers
v0x12bc8b940_0 .net *"_ivl_5", 0 0, L_0x12baafbf0;  1 drivers
L_0x12baaf950 .reduce/or L_0x12baafde0;
S_0x11b104890 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b12b4f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b104890
v0x12bc88ef0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12bc88ef0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12bc88ef0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_43.98 ;
    %load/vec4 v0x12bc88ef0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_43.99, 5;
    %load/vec4 v0x12bc88ef0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12bc88ef0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_43.98;
T_43.99 ;
    %end;
S_0x11b152320 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b121f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12bc8fa20 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12bc8fa60 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12bc9ba50_0 .net "in", 1 0, L_0x12baaf830;  1 drivers
v0x12bc964a0_0 .net "out", 0 0, L_0x12baaf6e0;  alias, 1 drivers
v0x12bc96530_0 .net "vld", 0 0, L_0x12baaf360;  alias, 1 drivers
L_0x12baaf460 .part L_0x12baaf830, 1, 1;
L_0x12baaf640 .part L_0x12baaf830, 0, 1;
S_0x11b1563b0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b152320;
 .timescale -9 -12;
L_0x12baaf570 .functor NOT 1, L_0x12baaf460, C4<0>, C4<0>, C4<0>;
L_0x12baaf6e0 .functor AND 1, L_0x12baaf570, L_0x12baaf640, C4<1>, C4<1>;
v0x12bc8e560_0 .net *"_ivl_2", 0 0, L_0x12baaf460;  1 drivers
v0x12bc8e600_0 .net *"_ivl_3", 0 0, L_0x12baaf570;  1 drivers
v0x12bca6440_0 .net *"_ivl_5", 0 0, L_0x12baaf640;  1 drivers
L_0x12baaf360 .reduce/or L_0x12baaf830;
S_0x11b15f9a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b152320;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b15f9a0
v0x12bc9b9c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12bc9b9c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12bc9b9c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_44.100 ;
    %load/vec4 v0x12bc9b9c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_44.101, 5;
    %load/vec4 v0x12bc9b9c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12bc9b9c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_44.100;
T_44.101 ;
    %end;
S_0x11b166420 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b11de70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b166420
v0x12bca4fb0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12bca4fb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12bca4fb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_45.102 ;
    %load/vec4 v0x12bca4fb0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_45.103, 5;
    %load/vec4 v0x12bca4fb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12bca4fb0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_45.102;
T_45.103 ;
    %end;
S_0x11b16a4b0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b1173f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12bc9d040 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12bc9d080 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x11b1a3750_0 .net "in", 3 0, L_0x12baaf2c0;  1 drivers
v0x11b1a37e0_0 .net "out", 1 0, L_0x12baaf140;  alias, 1 drivers
v0x11b1a0410_0 .net "vld", 0 0, L_0x12baaee30;  alias, 1 drivers
L_0x12baae760 .part L_0x12baaf2c0, 0, 2;
L_0x12baaed10 .part L_0x12baaf2c0, 2, 2;
S_0x11b173aa0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b16a4b0;
 .timescale -9 -12;
L_0x12baaee30 .functor OR 1, L_0x12baae2b0, L_0x12baae880, C4<0>, C4<0>;
L_0x138040448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12bcad830_0 .net/2u *"_ivl_4", 0 0, L_0x138040448;  1 drivers
v0x12bcac080_0 .net *"_ivl_6", 1 0, L_0x12baaeee0;  1 drivers
v0x12bcac120_0 .net *"_ivl_8", 1 0, L_0x12baaf000;  1 drivers
v0x12bcaa980_0 .net "out_h", 0 0, L_0x12baaebc0;  1 drivers
v0x12bca9280_0 .net "out_l", 0 0, L_0x12baae610;  1 drivers
v0x12bca9310_0 .net "out_vh", 0 0, L_0x12baae880;  1 drivers
v0x11b1dfe10_0 .net "out_vl", 0 0, L_0x12baae2b0;  1 drivers
L_0x12baaeee0 .concat [ 1 1 0 0], L_0x12baaebc0, L_0x138040448;
L_0x12baaf000 .concat [ 1 1 0 0], L_0x12baae610, L_0x12baae2b0;
L_0x12baaf140 .functor MUXZ 2, L_0x12baaf000, L_0x12baaeee0, L_0x12baae880, C4<>;
S_0x11b18e640 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b173aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12bc9d100 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12bc9d140 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12bcbd960_0 .net "in", 1 0, L_0x12baaed10;  1 drivers
v0x12bcbd9f0_0 .net "out", 0 0, L_0x12baaebc0;  alias, 1 drivers
v0x12bcbc760_0 .net "vld", 0 0, L_0x12baae880;  alias, 1 drivers
L_0x12baae940 .part L_0x12baaed10, 1, 1;
L_0x12baaeb20 .part L_0x12baaed10, 0, 1;
S_0x11b14ad00 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b18e640;
 .timescale -9 -12;
L_0x12baaea50 .functor NOT 1, L_0x12baae940, C4<0>, C4<0>, C4<0>;
L_0x12baaebc0 .functor AND 1, L_0x12baaea50, L_0x12baaeb20, C4<1>, C4<1>;
v0x12bca1170_0 .net *"_ivl_2", 0 0, L_0x12baae940;  1 drivers
v0x12bca26b0_0 .net *"_ivl_3", 0 0, L_0x12baaea50;  1 drivers
v0x12bca2740_0 .net *"_ivl_5", 0 0, L_0x12baaeb20;  1 drivers
L_0x12baae880 .reduce/or L_0x12baaed10;
S_0x11b17f680 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b18e640;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b17f680
v0x12bcbdc70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12bcbdc70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12bcbdc70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_46.104 ;
    %load/vec4 v0x12bcbdc70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_46.105, 5;
    %load/vec4 v0x12bcbdc70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12bcbdc70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_46.104;
T_46.105 ;
    %end;
S_0x11b24f340 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b173aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12bcbb050 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12bcbb090 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12bcae960_0 .net "in", 1 0, L_0x12baae760;  1 drivers
v0x12bcae9f0_0 .net "out", 0 0, L_0x12baae610;  alias, 1 drivers
v0x12bcad760_0 .net "vld", 0 0, L_0x12baae2b0;  alias, 1 drivers
L_0x12baae390 .part L_0x12baae760, 1, 1;
L_0x12baae570 .part L_0x12baae760, 0, 1;
S_0x11b253420 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b24f340;
 .timescale -9 -12;
L_0x12baae4a0 .functor NOT 1, L_0x12baae390, C4<0>, C4<0>, C4<0>;
L_0x12baae610 .functor AND 1, L_0x12baae4a0, L_0x12baae570, C4<1>, C4<1>;
v0x12bcb9a00_0 .net *"_ivl_2", 0 0, L_0x12baae390;  1 drivers
v0x12bcb8280_0 .net *"_ivl_3", 0 0, L_0x12baae4a0;  1 drivers
v0x12bcb8310_0 .net *"_ivl_5", 0 0, L_0x12baae570;  1 drivers
L_0x12baae2b0 .reduce/or L_0x12baae760;
S_0x11b258a20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b24f340;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b258a20
v0x12bcaec70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12bcaec70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12bcaec70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_47.106 ;
    %load/vec4 v0x12bcaec70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_47.107, 5;
    %load/vec4 v0x12bcaec70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12bcaec70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_47.106;
T_47.107 ;
    %end;
S_0x11b25cb00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b16a4b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b25cb00
v0x11b1a42b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x11b1a42b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b1a42b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_48.108 ;
    %load/vec4 v0x11b1a42b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_48.109, 5;
    %load/vec4 v0x11b1a42b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b1a42b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_48.108;
T_48.109 ;
    %end;
S_0x11b2688c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b10de00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2688c0
v0x11b1c2070_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x11b1c2070_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b1c2070_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_49.110 ;
    %load/vec4 v0x11b1c2070_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_49.111, 5;
    %load/vec4 v0x11b1c2070_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b1c2070_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_49.110;
T_49.111 ;
    %end;
S_0x11b2320d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12bcd1e20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2320d0
v0x11b1c5f40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x11b1c5f40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b1c5f40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_50.112 ;
    %load/vec4 v0x11b1c5f40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_50.113, 5;
    %load/vec4 v0x11b1c5f40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b1c5f40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_50.112;
T_50.113 ;
    %end;
S_0x11b236160 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b20c560;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b1c4ad0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x11b1c4b10 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x11b128280_0 .net "in", 15 0, L_0x12baae1d0;  1 drivers
v0x11b128310_0 .net "out", 3 0, L_0x12baae050;  alias, 1 drivers
v0x11b129860_0 .net "vld", 0 0, L_0x12baadd40;  alias, 1 drivers
L_0x12baab550 .part L_0x12baae1d0, 0, 8;
L_0x12baadc60 .part L_0x12baae1d0, 8, 8;
S_0x11b23f7a0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b236160;
 .timescale -9 -12;
L_0x12baadd40 .functor OR 1, L_0x12baab0c0, L_0x12baad7d0, C4<0>, C4<0>;
L_0x138040400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b125770_0 .net/2u *"_ivl_4", 0 0, L_0x138040400;  1 drivers
v0x11b125800_0 .net *"_ivl_6", 3 0, L_0x12baaddf0;  1 drivers
v0x11b122d20_0 .net *"_ivl_8", 3 0, L_0x12baadf10;  1 drivers
v0x11b122db0_0 .net "out_h", 2 0, L_0x12baadae0;  1 drivers
v0x11b124300_0 .net "out_l", 2 0, L_0x12baab3d0;  1 drivers
v0x11b124390_0 .net "out_vh", 0 0, L_0x12baad7d0;  1 drivers
v0x11b1301f0_0 .net "out_vl", 0 0, L_0x12baab0c0;  1 drivers
L_0x12baaddf0 .concat [ 3 1 0 0], L_0x12baadae0, L_0x138040400;
L_0x12baadf10 .concat [ 3 1 0 0], L_0x12baab3d0, L_0x12baab0c0;
L_0x12baae050 .functor MUXZ 4, L_0x12baadf10, L_0x12baaddf0, L_0x12baad7d0, C4<>;
S_0x11b24b560 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b23f7a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b1c9ea0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x11b1c9ee0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x11b1f4b70_0 .net "in", 7 0, L_0x12baadc60;  1 drivers
v0x11b1f4c00_0 .net "out", 2 0, L_0x12baadae0;  alias, 1 drivers
v0x11b1fa0c0_0 .net "vld", 0 0, L_0x12baad7d0;  alias, 1 drivers
L_0x12baac620 .part L_0x12baadc60, 0, 4;
L_0x12baad6f0 .part L_0x12baadc60, 4, 4;
S_0x11b27f650 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b24b560;
 .timescale -9 -12;
L_0x12baad7d0 .functor OR 1, L_0x12baac190, L_0x12baad260, C4<0>, C4<0>;
L_0x1380403b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b1e5620_0 .net/2u *"_ivl_4", 0 0, L_0x1380403b8;  1 drivers
v0x11b1e56c0_0 .net *"_ivl_6", 2 0, L_0x12baad880;  1 drivers
v0x11b1e3e40_0 .net *"_ivl_8", 2 0, L_0x12baad9a0;  1 drivers
v0x11b1e3ed0_0 .net "out_h", 1 0, L_0x12baad570;  1 drivers
v0x11b1fb550_0 .net "out_l", 1 0, L_0x12baac4a0;  1 drivers
v0x11b1fb620_0 .net "out_vh", 0 0, L_0x12baad260;  1 drivers
v0x11b1f6000_0 .net "out_vl", 0 0, L_0x12baac190;  1 drivers
L_0x12baad880 .concat [ 2 1 0 0], L_0x12baad570, L_0x1380403b8;
L_0x12baad9a0 .concat [ 2 1 0 0], L_0x12baac4a0, L_0x12baac190;
L_0x12baadae0 .functor MUXZ 3, L_0x12baad9a0, L_0x12baad880, L_0x12baad260, C4<>;
S_0x11b283730 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b27f650;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b1c7580 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x11b1c75c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x11b1a8fa0_0 .net "in", 3 0, L_0x12baad6f0;  1 drivers
v0x11b1a6510_0 .net "out", 1 0, L_0x12baad570;  alias, 1 drivers
v0x11b1a65a0_0 .net "vld", 0 0, L_0x12baad260;  alias, 1 drivers
L_0x12baacb90 .part L_0x12baad6f0, 0, 2;
L_0x12baad140 .part L_0x12baad6f0, 2, 2;
S_0x11b288d30 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b283730;
 .timescale -9 -12;
L_0x12baad260 .functor OR 1, L_0x12baac6c0, L_0x12baaccb0, C4<0>, C4<0>;
L_0x138040370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b1c0c80_0 .net/2u *"_ivl_4", 0 0, L_0x138040370;  1 drivers
v0x11b1ba410_0 .net *"_ivl_6", 1 0, L_0x12baad310;  1 drivers
v0x11b1ba4a0_0 .net *"_ivl_8", 1 0, L_0x12baad430;  1 drivers
v0x11b1b9b60_0 .net "out_h", 0 0, L_0x12baacff0;  1 drivers
v0x11b1b9c10_0 .net "out_l", 0 0, L_0x12baaca40;  1 drivers
v0x11b1b8d60_0 .net "out_vh", 0 0, L_0x12baaccb0;  1 drivers
v0x11b1b8df0_0 .net "out_vl", 0 0, L_0x12baac6c0;  1 drivers
L_0x12baad310 .concat [ 1 1 0 0], L_0x12baacff0, L_0x138040370;
L_0x12baad430 .concat [ 1 1 0 0], L_0x12baaca40, L_0x12baac6c0;
L_0x12baad570 .functor MUXZ 2, L_0x12baad430, L_0x12baad310, L_0x12baaccb0, C4<>;
S_0x11b28ce10 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b288d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b1d4970 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b1d49b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b1d2020_0 .net "in", 1 0, L_0x12baad140;  1 drivers
v0x11b1d20b0_0 .net "out", 0 0, L_0x12baacff0;  alias, 1 drivers
v0x11b1dd020_0 .net "vld", 0 0, L_0x12baaccb0;  alias, 1 drivers
L_0x12baacd70 .part L_0x12baad140, 1, 1;
L_0x12baacf50 .part L_0x12baad140, 0, 1;
S_0x11b2a4df0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b28ce10;
 .timescale -9 -12;
L_0x12baace80 .functor NOT 1, L_0x12baacd70, C4<0>, C4<0>, C4<0>;
L_0x12baacff0 .functor AND 1, L_0x12baace80, L_0x12baacf50, C4<1>, C4<1>;
v0x11b1cdfe0_0 .net *"_ivl_2", 0 0, L_0x12baacd70;  1 drivers
v0x11b1d3490_0 .net *"_ivl_3", 0 0, L_0x12baace80;  1 drivers
v0x11b1d3520_0 .net *"_ivl_5", 0 0, L_0x12baacf50;  1 drivers
L_0x12baaccb0 .reduce/or L_0x12baad140;
S_0x11b279730 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b28ce10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b279730
v0x11b1d0ad0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x11b1d0ad0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b1d0ad0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_51.114 ;
    %load/vec4 v0x11b1d0ad0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_51.115, 5;
    %load/vec4 v0x11b1d0ad0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b1d0ad0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_51.114;
T_51.115 ;
    %end;
S_0x11b297560 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b288d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b1dd100 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b1dd140 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b1a50d0_0 .net "in", 1 0, L_0x12baacb90;  1 drivers
v0x11b1a5160_0 .net "out", 0 0, L_0x12baaca40;  alias, 1 drivers
v0x11b1c0bf0_0 .net "vld", 0 0, L_0x12baac6c0;  alias, 1 drivers
L_0x12baac7c0 .part L_0x12baacb90, 1, 1;
L_0x12baac9a0 .part L_0x12baacb90, 0, 1;
S_0x11b21bf90 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b297560;
 .timescale -9 -12;
L_0x12baac8d0 .functor NOT 1, L_0x12baac7c0, C4<0>, C4<0>, C4<0>;
L_0x12baaca40 .functor AND 1, L_0x12baac8d0, L_0x12baac9a0, C4<1>, C4<1>;
v0x11b1dbc40_0 .net *"_ivl_2", 0 0, L_0x12baac7c0;  1 drivers
v0x11b1da4b0_0 .net *"_ivl_3", 0 0, L_0x12baac8d0;  1 drivers
v0x11b1da540_0 .net *"_ivl_5", 0 0, L_0x12baac9a0;  1 drivers
L_0x12baac6c0 .reduce/or L_0x12baacb90;
S_0x11b20e700 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b297560;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b20e700
v0x11b1d8e60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x11b1d8e60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b1d8e60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_52.116 ;
    %load/vec4 v0x11b1d8e60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_52.117, 5;
    %load/vec4 v0x11b1d8e60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b1d8e60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_52.116;
T_52.117 ;
    %end;
S_0x12bcca9e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b283730;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12bcca9e0
v0x11b1a8f10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x11b1a8f10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b1a8f10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_53.118 ;
    %load/vec4 v0x11b1a8f10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_53.119, 5;
    %load/vec4 v0x11b1a8f10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b1a8f10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_53.118;
T_53.119 ;
    %end;
S_0x12bcff110 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b27f650;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b1a7af0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x11b1a7b30 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x11b1eeec0_0 .net "in", 3 0, L_0x12baac620;  1 drivers
v0x11b1ee770_0 .net "out", 1 0, L_0x12baac4a0;  alias, 1 drivers
v0x11b1ee800_0 .net "vld", 0 0, L_0x12baac190;  alias, 1 drivers
L_0x12baabac0 .part L_0x12baac620, 0, 2;
L_0x12baac070 .part L_0x12baac620, 2, 2;
S_0x12bcfda30 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12bcff110;
 .timescale -9 -12;
L_0x12baac190 .functor OR 1, L_0x12baab5f0, L_0x12baabbe0, C4<0>, C4<0>;
L_0x138040328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b1bebb0_0 .net/2u *"_ivl_4", 0 0, L_0x138040328;  1 drivers
v0x11b1bd420_0 .net *"_ivl_6", 1 0, L_0x12baac240;  1 drivers
v0x11b1bd4c0_0 .net *"_ivl_8", 1 0, L_0x12baac360;  1 drivers
v0x11b1bbd40_0 .net "out_h", 0 0, L_0x12baabf20;  1 drivers
v0x11b1bbdf0_0 .net "out_l", 0 0, L_0x12baab970;  1 drivers
v0x11b1f0130_0 .net "out_vh", 0 0, L_0x12baabbe0;  1 drivers
v0x11b1f01c0_0 .net "out_vl", 0 0, L_0x12baab5f0;  1 drivers
L_0x12baac240 .concat [ 1 1 0 0], L_0x12baabf20, L_0x138040328;
L_0x12baac360 .concat [ 1 1 0 0], L_0x12baab970, L_0x12baab5f0;
L_0x12baac4a0 .functor MUXZ 2, L_0x12baac360, L_0x12baac240, L_0x12baabbe0, C4<>;
S_0x12bcbc590 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12bcfda30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b1acf00 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b1acf40 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b1afa10_0 .net "in", 1 0, L_0x12baac070;  1 drivers
v0x11b1afaa0_0 .net "out", 0 0, L_0x12baabf20;  alias, 1 drivers
v0x11b1b0fa0_0 .net "vld", 0 0, L_0x12baabbe0;  alias, 1 drivers
L_0x12baabca0 .part L_0x12baac070, 1, 1;
L_0x12baabe80 .part L_0x12baac070, 0, 1;
S_0x12bcbba90 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12bcbc590;
 .timescale -9 -12;
L_0x12baabdb0 .functor NOT 1, L_0x12baabca0, C4<0>, C4<0>, C4<0>;
L_0x12baabf20 .functor AND 1, L_0x12baabdb0, L_0x12baabe80, C4<1>, C4<1>;
v0x11b1abb30_0 .net *"_ivl_2", 0 0, L_0x12baabca0;  1 drivers
v0x11b1b7890_0 .net *"_ivl_3", 0 0, L_0x12baabdb0;  1 drivers
v0x11b1b7920_0 .net *"_ivl_5", 0 0, L_0x12baabe80;  1 drivers
L_0x12baabbe0 .reduce/or L_0x12baac070;
S_0x12bcb9790 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12bcbc590;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12bcb9790
v0x11b1b24a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x11b1b24a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b1b24a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_54.120 ;
    %load/vec4 v0x11b1b24a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_54.121, 5;
    %load/vec4 v0x11b1b24a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b1b24a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_54.120;
T_54.121 ;
    %end;
S_0x12bcb80b0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12bcfda30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b1b6400 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b1b6440 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b1bfd10_0 .net "in", 1 0, L_0x12baabac0;  1 drivers
v0x11b1bfda0_0 .net "out", 0 0, L_0x12baab970;  alias, 1 drivers
v0x11b1beb10_0 .net "vld", 0 0, L_0x12baab5f0;  alias, 1 drivers
L_0x12baab6f0 .part L_0x12baabac0, 1, 1;
L_0x12baab8d0 .part L_0x12baabac0, 0, 1;
S_0x12bcad590 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12bcb80b0;
 .timescale -9 -12;
L_0x12baab800 .functor NOT 1, L_0x12baab6f0, C4<0>, C4<0>, C4<0>;
L_0x12baab970 .functor AND 1, L_0x12baab800, L_0x12baab8d0, C4<1>, C4<1>;
v0x11b1b3aa0_0 .net *"_ivl_2", 0 0, L_0x12baab6f0;  1 drivers
v0x11b1b4f90_0 .net *"_ivl_3", 0 0, L_0x12baab800;  1 drivers
v0x11b1b5020_0 .net *"_ivl_5", 0 0, L_0x12baab8d0;  1 drivers
L_0x12baab5f0 .reduce/or L_0x12baabac0;
S_0x12bcaca90 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12bcb80b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12bcaca90
v0x11b1c0020_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x11b1c0020_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b1c0020_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_55.122 ;
    %load/vec4 v0x11b1c0020_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_55.123, 5;
    %load/vec4 v0x11b1c0020_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b1c0020_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_55.122;
T_55.123 ;
    %end;
S_0x12bcaa790 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12bcff110;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12bcaa790
v0x11b1eee30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x11b1eee30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b1eee30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_56.124 ;
    %load/vec4 v0x11b1eee30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_56.125, 5;
    %load/vec4 v0x11b1eee30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b1eee30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_56.124;
T_56.125 ;
    %end;
S_0x12bca90b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b24b560;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12bca90b0
v0x11b1f3620_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x11b1f3620_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b1f3620_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_57.126 ;
    %load/vec4 v0x11b1f3620_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_57.127, 5;
    %load/vec4 v0x11b1f3620_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b1f3620_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_57.126;
T_57.127 ;
    %end;
S_0x11b19e3c0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b23f7a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b1fa1a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x11b1fa1e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x11b11ed20_0 .net "in", 7 0, L_0x12baab550;  1 drivers
v0x11b120270_0 .net "out", 2 0, L_0x12baab3d0;  alias, 1 drivers
v0x11b120300_0 .net "vld", 0 0, L_0x12baab0c0;  alias, 1 drivers
L_0x12baa9f10 .part L_0x12baab550, 0, 4;
L_0x12baaafe0 .part L_0x12baab550, 4, 4;
S_0x11b1da2e0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b19e3c0;
 .timescale -9 -12;
L_0x12baab0c0 .functor OR 1, L_0x12baa9a40, L_0x12baaab50, C4<0>, C4<0>;
L_0x1380402e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b1182a0_0 .net/2u *"_ivl_4", 0 0, L_0x1380402e0;  1 drivers
v0x11b1197f0_0 .net *"_ivl_6", 2 0, L_0x12baab170;  1 drivers
v0x11b119880_0 .net *"_ivl_8", 2 0, L_0x12baab290;  1 drivers
v0x11b131680_0 .net "out_h", 1 0, L_0x12baaae60;  1 drivers
v0x11b131710_0 .net "out_l", 1 0, L_0x12baa9d90;  1 drivers
v0x11b126c00_0 .net "out_vh", 0 0, L_0x12baaab50;  1 drivers
v0x11b126c90_0 .net "out_vl", 0 0, L_0x12baa9a40;  1 drivers
L_0x12baab170 .concat [ 2 1 0 0], L_0x12baaae60, L_0x1380402e0;
L_0x12baab290 .concat [ 2 1 0 0], L_0x12baa9d90, L_0x12baa9a40;
L_0x12baab3d0 .functor MUXZ 3, L_0x12baab290, L_0x12baab170, L_0x12baaab50, C4<>;
S_0x11b1d8c00 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b1da2e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b1f76b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x11b1f76f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x11b1464e0_0 .net "in", 3 0, L_0x12baaafe0;  1 drivers
v0x11b186f60_0 .net "out", 1 0, L_0x12baaae60;  alias, 1 drivers
v0x11b186ff0_0 .net "vld", 0 0, L_0x12baaab50;  alias, 1 drivers
L_0x12baaa480 .part L_0x12baaafe0, 0, 2;
L_0x12baaaa30 .part L_0x12baaafe0, 2, 2;
S_0x11b1bd250 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b1d8c00;
 .timescale -9 -12;
L_0x12baaab50 .functor OR 1, L_0x12baa9fb0, L_0x12baaa5a0, C4<0>, C4<0>;
L_0x138040298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b197f70_0 .net/2u *"_ivl_4", 0 0, L_0x138040298;  1 drivers
v0x11b195090_0 .net *"_ivl_6", 1 0, L_0x12baaac00;  1 drivers
v0x11b195130_0 .net *"_ivl_8", 1 0, L_0x12baaad20;  1 drivers
v0x11b194840_0 .net "out_h", 0 0, L_0x12baaa8e0;  1 drivers
v0x11b1948f0_0 .net "out_l", 0 0, L_0x12baaa330;  1 drivers
v0x11b183a90_0 .net "out_vh", 0 0, L_0x12baaa5a0;  1 drivers
v0x11b151ca0_0 .net "out_vl", 0 0, L_0x12baa9fb0;  1 drivers
L_0x12baaac00 .concat [ 1 1 0 0], L_0x12baaa8e0, L_0x138040298;
L_0x12baaad20 .concat [ 1 1 0 0], L_0x12baaa330, L_0x12baa9fb0;
L_0x12baaae60 .functor MUXZ 2, L_0x12baaad20, L_0x12baaac00, L_0x12baaa5a0, C4<>;
S_0x11b1bbb70 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b1bd250;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b1ff6c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b1ff700 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b1edc10_0 .net "in", 1 0, L_0x12baaaa30;  1 drivers
v0x11b1edca0_0 .net "out", 0 0, L_0x12baaa8e0;  alias, 1 drivers
v0x11b1eca10_0 .net "vld", 0 0, L_0x12baaa5a0;  alias, 1 drivers
L_0x12baaa660 .part L_0x12baaaa30, 1, 1;
L_0x12baaa840 .part L_0x12baaaa30, 0, 1;
S_0x11b1eb150 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b1bbb70;
 .timescale -9 -12;
L_0x12baaa770 .functor NOT 1, L_0x12baaa660, C4<0>, C4<0>, C4<0>;
L_0x12baaa8e0 .functor AND 1, L_0x12baaa770, L_0x12baaa840, C4<1>, C4<1>;
v0x11b1fe2f0_0 .net *"_ivl_2", 0 0, L_0x12baaa660;  1 drivers
v0x11b19df40_0 .net *"_ivl_3", 0 0, L_0x12baaa770;  1 drivers
v0x11b19dfd0_0 .net *"_ivl_5", 0 0, L_0x12baaa840;  1 drivers
L_0x12baaa5a0 .reduce/or L_0x12baaaa30;
S_0x11b1e9a70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b1bbb70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b1e9a70
v0x11b1edf20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x11b1edf20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b1edf20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_58.128 ;
    %load/vec4 v0x11b1edf20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_58.129, 5;
    %load/vec4 v0x11b1edf20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b1edf20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_58.128;
T_58.129 ;
    %end;
S_0x11b139e60 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b1bd250;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b1eb320 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b1eb360 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b198a00_0 .net "in", 1 0, L_0x12baaa480;  1 drivers
v0x11b198a90_0 .net "out", 0 0, L_0x12baaa330;  alias, 1 drivers
v0x11b197eb0_0 .net "vld", 0 0, L_0x12baa9fb0;  alias, 1 drivers
L_0x12baaa0b0 .part L_0x12baaa480, 1, 1;
L_0x12baaa290 .part L_0x12baaa480, 0, 1;
S_0x11b139360 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b139e60;
 .timescale -9 -12;
L_0x12baaa1c0 .functor NOT 1, L_0x12baaa0b0, C4<0>, C4<0>, C4<0>;
L_0x12baaa330 .functor AND 1, L_0x12baaa1c0, L_0x12baaa290, C4<1>, C4<1>;
v0x11b1e9d00_0 .net *"_ivl_2", 0 0, L_0x12baaa0b0;  1 drivers
v0x11b13e2a0_0 .net *"_ivl_3", 0 0, L_0x12baaa1c0;  1 drivers
v0x11b13e330_0 .net *"_ivl_5", 0 0, L_0x12baaa290;  1 drivers
L_0x12baa9fb0 .reduce/or L_0x12baaa480;
S_0x11b137060 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b139e60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b137060
v0x11b19ab60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x11b19ab60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b19ab60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_59.130 ;
    %load/vec4 v0x11b19ab60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_59.131, 5;
    %load/vec4 v0x11b19ab60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b19ab60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_59.130;
T_59.131 ;
    %end;
S_0x11b135980 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b1d8c00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b135980
v0x11b146450_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x11b146450_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b146450_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_60.132 ;
    %load/vec4 v0x11b146450_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_60.133, 5;
    %load/vec4 v0x11b146450_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b146450_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_60.132;
T_60.133 ;
    %end;
S_0x11b105f90 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b1da2e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b144880 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x11b1448c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x11b11ac60_0 .net "in", 3 0, L_0x12baa9f10;  1 drivers
v0x11b11acf0_0 .net "out", 1 0, L_0x12baa9d90;  alias, 1 drivers
v0x11b118210_0 .net "vld", 0 0, L_0x12baa9a40;  alias, 1 drivers
L_0x12baa93e0 .part L_0x12baa9f10, 0, 2;
L_0x12baa9920 .part L_0x12baa9f10, 2, 2;
S_0x11b18fd40 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b105f90;
 .timescale -9 -12;
L_0x12baa9a40 .functor OR 1, L_0x12baa8fa0, L_0x12baa9500, C4<0>, C4<0>;
L_0x138040250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b10ecf0_0 .net/2u *"_ivl_4", 0 0, L_0x138040250;  1 drivers
v0x11b110230_0 .net *"_ivl_6", 1 0, L_0x12baa9b70;  1 drivers
v0x11b1102d0_0 .net *"_ivl_8", 1 0, L_0x12baa9c50;  1 drivers
v0x11b11c110_0 .net "out_h", 0 0, L_0x12baa97d0;  1 drivers
v0x11b116bd0_0 .net "out_l", 0 0, L_0x12baa92b0;  1 drivers
v0x11b116c60_0 .net "out_vh", 0 0, L_0x12baa9500;  1 drivers
v0x11b114180_0 .net "out_vl", 0 0, L_0x12baa8fa0;  1 drivers
L_0x12baa9b70 .concat [ 1 1 0 0], L_0x12baa97d0, L_0x138040250;
L_0x12baa9c50 .concat [ 1 1 0 0], L_0x12baa92b0, L_0x12baa8fa0;
L_0x12baa9d90 .functor MUXZ 2, L_0x12baa9c50, L_0x12baa9b70, L_0x12baa9500, C4<>;
S_0x11b18f240 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b18fd40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b144170 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b1441b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b132b10_0 .net "in", 1 0, L_0x12baa9920;  1 drivers
v0x11b132ba0_0 .net "out", 0 0, L_0x12baa97d0;  alias, 1 drivers
v0x11b11d580_0 .net "vld", 0 0, L_0x12baa9500;  alias, 1 drivers
L_0x12baa95a0 .part L_0x12baa9920, 1, 1;
L_0x12baa9730 .part L_0x12baa9920, 0, 1;
S_0x11b18cf40 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b18f240;
 .timescale -9 -12;
L_0x12baa9680 .functor NOT 1, L_0x12baa95a0, C4<0>, C4<0>, C4<0>;
L_0x12baa97d0 .functor AND 1, L_0x12baa9680, L_0x12baa9730, C4<1>, C4<1>;
v0x11b13c1d0_0 .net *"_ivl_2", 0 0, L_0x12baa95a0;  1 drivers
v0x11b134220_0 .net *"_ivl_3", 0 0, L_0x12baa9680;  1 drivers
v0x11b1342b0_0 .net *"_ivl_5", 0 0, L_0x12baa9730;  1 drivers
L_0x12baa9500 .reduce/or L_0x12baa9920;
S_0x11b18b860 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b18f240;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b18b860
v0x11b1339e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x11b1339e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b1339e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_61.134 ;
    %load/vec4 v0x11b1339e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_61.135, 5;
    %load/vec4 v0x11b1339e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b1339e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_61.134;
T_61.135 ;
    %end;
S_0x11b14c400 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b18fd40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b112b00 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b112b40 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b111670_0 .net "in", 1 0, L_0x12baa93e0;  1 drivers
v0x11b111700_0 .net "out", 0 0, L_0x12baa92b0;  alias, 1 drivers
v0x11b10ec20_0 .net "vld", 0 0, L_0x12baa8fa0;  alias, 1 drivers
L_0x12baa9080 .part L_0x12baa93e0, 1, 1;
L_0x12baa9210 .part L_0x12baa93e0, 0, 1;
S_0x11b14b900 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b14c400;
 .timescale -9 -12;
L_0x12baa9160 .functor NOT 1, L_0x12baa9080, C4<0>, C4<0>, C4<0>;
L_0x12baa92b0 .functor AND 1, L_0x12baa9160, L_0x12baa9210, C4<1>, C4<1>;
v0x11b10d6a0_0 .net *"_ivl_2", 0 0, L_0x12baa9080;  1 drivers
v0x11b10ab90_0 .net *"_ivl_3", 0 0, L_0x12baa9160;  1 drivers
v0x11b10ac20_0 .net *"_ivl_5", 0 0, L_0x12baa9210;  1 drivers
L_0x12baa8fa0 .reduce/or L_0x12baa93e0;
S_0x11b149600 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b14c400;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b149600
v0x11b10c200_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x11b10c200_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b10c200_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_62.136 ;
    %load/vec4 v0x11b10c200_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_62.137, 5;
    %load/vec4 v0x11b10c200_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b10c200_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_62.136;
T_62.137 ;
    %end;
S_0x11b147f20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b105f90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b147f20
v0x11b1157f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x11b1157f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b1157f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_63.138 ;
    %load/vec4 v0x11b1157f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_63.139, 5;
    %load/vec4 v0x11b1157f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b1157f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_63.138;
T_63.139 ;
    %end;
S_0x11b180d80 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b19e3c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b180d80
v0x11b11ec90_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x11b11ec90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b11ec90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_64.140 ;
    %load/vec4 v0x11b11ec90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_64.141, 5;
    %load/vec4 v0x11b11ec90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b11ec90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_64.140;
T_64.141 ;
    %end;
S_0x11b180280 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b236160;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b180280
v0x11b12ad60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x11b12ad60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b12ad60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_65.142 ;
    %load/vec4 v0x11b12ad60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_65.143, 5;
    %load/vec4 v0x11b12ad60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b12ad60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_65.142;
T_65.143 ;
    %end;
S_0x11b17df80 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b20dc80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b17df80
v0x11b13b540_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.log2 ;
    %load/vec4 v0x11b13b540_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b13b540_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_66.144 ;
    %load/vec4 v0x11b13b540_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_66.145, 5;
    %load/vec4 v0x11b13b540_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b13b540_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_66.144;
T_66.145 ;
    %end;
S_0x11b17c8a0 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x11b219df0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b17c8a0
v0x11b1389b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.log2 ;
    %load/vec4 v0x11b1389b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b1389b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_67.146 ;
    %load/vec4 v0x11b1389b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_67.147, 5;
    %load/vec4 v0x11b1389b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b1389b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_67.146;
T_67.147 ;
    %end;
S_0x11b22ad50 .scope module, "uut_de2" "data_extract_v1" 4 43, 4 155 0, S_0x12bcd74d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 5 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 30 "mant";
P_0x11b14f680 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000101>;
P_0x11b14f6c0 .param/l "N" 0 4 165, +C4<00000000000000000000000000100000>;
P_0x11b14f700 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x12bab5bf0 .functor BUFZ 32, L_0x12baa8b50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12bab5d40 .functor NOT 32, L_0x12bab5bf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x138040d00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bac0c90 .functor XOR 1, L_0x12bab5c60, L_0x138040d00, C4<0>, C4<0>;
v0x11b2bc890_0 .net/2u *"_ivl_10", 0 0, L_0x138040d00;  1 drivers
v0x11b2bc940_0 .net *"_ivl_12", 0 0, L_0x12bac0c90;  1 drivers
L_0x138040d48 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x11b2bc9f0_0 .net/2u *"_ivl_16", 4 0, L_0x138040d48;  1 drivers
v0x11b2bcab0_0 .net *"_ivl_18", 4 0, L_0x12bac0f20;  1 drivers
v0x11b2bcb60_0 .net *"_ivl_23", 29 0, L_0x12bac27c0;  1 drivers
L_0x138040ef8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11b2bcc50_0 .net/2u *"_ivl_24", 1 0, L_0x138040ef8;  1 drivers
v0x11b2bcd00_0 .net *"_ivl_4", 31 0, L_0x12bab5d40;  1 drivers
v0x11b2bcdb0_0 .net *"_ivl_9", 30 0, L_0x12bac0bb0;  1 drivers
v0x11b2bce60_0 .net "exp", 1 0, L_0x12bac29c0;  alias, 1 drivers
v0x11b2bcf70_0 .net "in", 31 0, L_0x12baa8b50;  alias, 1 drivers
v0x11b2bd020_0 .net "k", 4 0, L_0x12bac09f0;  1 drivers
v0x11b2bd0c0_0 .net "mant", 29 0, L_0x12bac2af0;  alias, 1 drivers
v0x11b2bd170_0 .net "rc", 0 0, L_0x12bab5c60;  alias, 1 drivers
v0x11b2bd210_0 .net "regime", 4 0, L_0x12bac1060;  alias, 1 drivers
v0x11b2bd2c0_0 .net "xin", 31 0, L_0x12bab5bf0;  1 drivers
v0x11b2bd370_0 .net "xin_r", 31 0, L_0x12bab5db0;  1 drivers
v0x11b2bd420_0 .net "xin_tmp", 31 0, L_0x12bac26d0;  1 drivers
L_0x12bab5c60 .part L_0x12bab5bf0, 30, 1;
L_0x12bab5db0 .functor MUXZ 32, L_0x12bab5bf0, L_0x12bab5d40, L_0x12bab5c60, C4<>;
L_0x12bac0bb0 .part L_0x12bab5db0, 0, 31;
L_0x12bac0dc0 .concat [ 1 31 0 0], L_0x12bac0c90, L_0x12bac0bb0;
L_0x12bac0f20 .arith/sub 5, L_0x12bac09f0, L_0x138040d48;
L_0x12bac1060 .functor MUXZ 5, L_0x12bac09f0, L_0x12bac0f20, L_0x12bab5c60, C4<>;
L_0x12bac27c0 .part L_0x12bab5bf0, 0, 30;
L_0x12bac28a0 .concat [ 2 30 0 0], L_0x138040ef8, L_0x12bac27c0;
L_0x12bac29c0 .part L_0x12bac26d0, 30, 2;
L_0x12bac2af0 .part L_0x12bac26d0, 0, 30;
S_0x11b2671c0 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x11b22ad50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2671c0
v0x11b186100_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.log2 ;
    %load/vec4 v0x11b186100_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b186100_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_68.148 ;
    %load/vec4 v0x11b186100_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_68.149, 5;
    %load/vec4 v0x11b186100_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b186100_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_68.148;
T_68.149 ;
    %end;
S_0x11b265ae0 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x11b22ad50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x11b143b00 .param/l "N" 0 4 286, +C4<00000000000000000000000000100000>;
P_0x11b143b40 .param/l "S" 0 4 287, C4<00000000000000000000000000000101>;
L_0x12bac26d0 .functor BUFZ 32, L_0x12bac2120, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x138040eb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b1587b0_0 .net *"_ivl_11", 0 0, L_0x138040eb0;  1 drivers
v0x11b158860_0 .net *"_ivl_6", 0 0, L_0x12bac2240;  1 drivers
v0x11b1646a0_0 .net *"_ivl_7", 31 0, L_0x12bac23d0;  1 drivers
v0x11b164760_0 .net *"_ivl_9", 30 0, L_0x12bac2310;  1 drivers
v0x11b15f190_0 .net "a", 31 0, L_0x12bac28a0;  1 drivers
v0x11b15c730_0 .net "b", 4 0, L_0x12bac09f0;  alias, 1 drivers
v0x11b15c7c0_0 .net "c", 31 0, L_0x12bac26d0;  alias, 1 drivers
v0x11b15dd10 .array "tmp", 0 4;
v0x11b15dd10_0 .net v0x11b15dd10 0, 31 0, L_0x12bac2570; 1 drivers
v0x11b15dd10_1 .net v0x11b15dd10 1, 31 0, L_0x12bac1440; 1 drivers
v0x11b15dd10_2 .net v0x11b15dd10 2, 31 0, L_0x12bac1900; 1 drivers
v0x11b15dd10_3 .net v0x11b15dd10 3, 31 0, L_0x12bac1d20; 1 drivers
v0x11b15dd10_4 .net v0x11b15dd10 4, 31 0, L_0x12bac2120; 1 drivers
L_0x12bac1180 .part L_0x12bac09f0, 1, 1;
L_0x12bac15a0 .part L_0x12bac09f0, 2, 1;
L_0x12bac1a20 .part L_0x12bac09f0, 3, 1;
L_0x12bac1e40 .part L_0x12bac09f0, 4, 1;
L_0x12bac2240 .part L_0x12bac09f0, 0, 1;
L_0x12bac2310 .part L_0x12bac28a0, 0, 31;
L_0x12bac23d0 .concat [ 1 31 0 0], L_0x138040eb0, L_0x12bac2310;
L_0x12bac2570 .functor MUXZ 32, L_0x12bac28a0, L_0x12bac23d0, L_0x12bac2240, C4<>;
S_0x11b249e60 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x11b265ae0;
 .timescale -9 -12;
P_0x11b1423f0 .param/l "i" 1 4 296, +C4<01>;
v0x11b184840_0 .net *"_ivl_1", 0 0, L_0x12bac1180;  1 drivers
v0x11b1848d0_0 .net *"_ivl_3", 31 0, L_0x12bac12e0;  1 drivers
v0x11b184140_0 .net *"_ivl_5", 29 0, L_0x12bac1220;  1 drivers
L_0x138040d90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11b1841d0_0 .net *"_ivl_7", 1 0, L_0x138040d90;  1 drivers
L_0x12bac1220 .part L_0x12bac2570, 0, 30;
L_0x12bac12e0 .concat [ 2 30 0 0], L_0x138040d90, L_0x12bac1220;
L_0x12bac1440 .functor MUXZ 32, L_0x12bac2570, L_0x12bac12e0, L_0x12bac1180, C4<>;
S_0x11b248780 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x11b265ae0;
 .timescale -9 -12;
P_0x11b17b110 .param/l "i" 1 4 296, +C4<010>;
v0x11b17b190_0 .net *"_ivl_1", 0 0, L_0x12bac15a0;  1 drivers
v0x11b165b30_0 .net *"_ivl_3", 31 0, L_0x12bac1820;  1 drivers
v0x11b165be0_0 .net *"_ivl_5", 27 0, L_0x12bac1740;  1 drivers
L_0x138040dd8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x11b15b0c0_0 .net *"_ivl_7", 3 0, L_0x138040dd8;  1 drivers
L_0x12bac1740 .part L_0x12bac1440, 0, 28;
L_0x12bac1820 .concat [ 4 28 0 0], L_0x138040dd8, L_0x12bac1740;
L_0x12bac1900 .functor MUXZ 32, L_0x12bac1440, L_0x12bac1820, L_0x12bac15a0, C4<>;
S_0x11b2a36f0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x11b265ae0;
 .timescale -9 -12;
P_0x11b155b90 .param/l "i" 1 4 296, +C4<011>;
v0x11b155c10_0 .net *"_ivl_1", 0 0, L_0x12bac1a20;  1 drivers
v0x11b153140_0 .net *"_ivl_3", 31 0, L_0x12bac1bc0;  1 drivers
v0x11b1531d0_0 .net *"_ivl_5", 23 0, L_0x12bac1ac0;  1 drivers
L_0x138040e20 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x11b154720_0 .net *"_ivl_7", 7 0, L_0x138040e20;  1 drivers
L_0x12bac1ac0 .part L_0x12bac1900, 0, 24;
L_0x12bac1bc0 .concat [ 8 24 0 0], L_0x138040e20, L_0x12bac1ac0;
L_0x12bac1d20 .functor MUXZ 32, L_0x12bac1900, L_0x12bac1bc0, L_0x12bac1a20, C4<>;
S_0x11b2a2010 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 296, 4 296 0, S_0x11b265ae0;
 .timescale -9 -12;
P_0x11b154800 .param/l "i" 1 4 296, +C4<0100>;
v0x11b159c20_0 .net *"_ivl_1", 0 0, L_0x12bac1e40;  1 drivers
v0x11b159cb0_0 .net *"_ivl_3", 31 0, L_0x12bac1fc0;  1 drivers
v0x11b1571d0_0 .net *"_ivl_5", 15 0, L_0x12bac1ee0;  1 drivers
L_0x138040e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11b157270_0 .net *"_ivl_7", 15 0, L_0x138040e68;  1 drivers
L_0x12bac1ee0 .part L_0x12bac1d20, 0, 16;
L_0x12bac1fc0 .concat [ 16 16 0 0], L_0x138040e68, L_0x12bac1ee0;
L_0x12bac2120 .functor MUXZ 32, L_0x12bac1d20, L_0x12bac1fc0, L_0x12bac1e40, C4<>;
S_0x11b278030 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x11b22ad50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x11b163210 .param/l "N" 0 4 338, +C4<00000000000000000000000000100000>;
P_0x11b163250 .param/l "S" 0 4 339, C4<00000000000000000000000000000101>;
v0x11b2bc630_0 .net "in", 31 0, L_0x12bac0dc0;  1 drivers
v0x11b2bc700_0 .net "out", 4 0, L_0x12bac09f0;  alias, 1 drivers
v0x11b2bc7d0_0 .net "vld", 0 0, L_0x12bac06c0;  1 drivers
S_0x11b276950 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x11b278030;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b1632d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000100000>;
P_0x11b163310 .param/l "S" 0 4 361, C4<00000000000000000000000000000101>;
v0x11b2bc0b0_0 .net "in", 31 0, L_0x12bac0dc0;  alias, 1 drivers
v0x11b2bc170_0 .net "out", 4 0, L_0x12bac09f0;  alias, 1 drivers
v0x11b2bc230_0 .net "vld", 0 0, L_0x12bac06c0;  alias, 1 drivers
L_0x12babb270 .part L_0x12bac0dc0, 0, 16;
L_0x12bac0620 .part L_0x12bac0dc0, 16, 16;
S_0x11b295e60 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b276950;
 .timescale -9 -12;
L_0x12bac06c0 .functor OR 1, L_0x12babade0, L_0x12bac0190, C4<0>, C4<0>;
L_0x138040cb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2bb8b0_0 .net/2u *"_ivl_4", 0 0, L_0x138040cb8;  1 drivers
v0x11b2bb970_0 .net *"_ivl_6", 4 0, L_0x12bac0790;  1 drivers
v0x11b2bba10_0 .net *"_ivl_8", 4 0, L_0x12bac08b0;  1 drivers
v0x11b2bbac0_0 .net "out_h", 3 0, L_0x12bac04a0;  1 drivers
v0x11b2bbb80_0 .net "out_l", 3 0, L_0x12babb0f0;  1 drivers
v0x11b2bbc50_0 .net "out_vh", 0 0, L_0x12bac0190;  1 drivers
v0x11b2bbd00_0 .net "out_vl", 0 0, L_0x12babade0;  1 drivers
L_0x12bac0790 .concat [ 4 1 0 0], L_0x12bac04a0, L_0x138040cb8;
L_0x12bac08b0 .concat [ 4 1 0 0], L_0x12babb0f0, L_0x12babade0;
L_0x12bac09f0 .functor MUXZ 5, L_0x12bac08b0, L_0x12bac0790, L_0x12bac0190, C4<>;
S_0x11b294780 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b295e60;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b161da0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x11b161de0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x11b2359d0_0 .net "in", 15 0, L_0x12bac0620;  1 drivers
v0x11b232ef0_0 .net "out", 3 0, L_0x12bac04a0;  alias, 1 drivers
v0x11b232f80_0 .net "vld", 0 0, L_0x12bac0190;  alias, 1 drivers
L_0x12babd9a0 .part L_0x12bac0620, 0, 8;
L_0x12bac00b0 .part L_0x12bac0620, 8, 8;
S_0x11b21a890 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b294780;
 .timescale -9 -12;
L_0x12bac0190 .functor OR 1, L_0x12babd510, L_0x12babfc20, C4<0>, C4<0>;
L_0x138040c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b247030_0 .net/2u *"_ivl_4", 0 0, L_0x138040c70;  1 drivers
v0x11b2470f0_0 .net *"_ivl_6", 3 0, L_0x12bac0240;  1 drivers
v0x11b246780_0 .net *"_ivl_8", 3 0, L_0x12bac0360;  1 drivers
v0x11b246830_0 .net "out_h", 2 0, L_0x12babff30;  1 drivers
v0x11b245950_0 .net "out_l", 2 0, L_0x12babd820;  1 drivers
v0x11b23ae60_0 .net "out_vh", 0 0, L_0x12babfc20;  1 drivers
v0x11b23aef0_0 .net "out_vl", 0 0, L_0x12babd510;  1 drivers
L_0x12bac0240 .concat [ 3 1 0 0], L_0x12babff30, L_0x138040c70;
L_0x12bac0360 .concat [ 3 1 0 0], L_0x12babd820, L_0x12babd510;
L_0x12bac04a0 .functor MUXZ 4, L_0x12bac0360, L_0x12bac0240, L_0x12babfc20, C4<>;
S_0x11b2191b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b21a890;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b179cc0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x11b179d00 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x11b2acf20_0 .net "in", 7 0, L_0x12bac00b0;  1 drivers
v0x11b2a9880_0 .net "out", 2 0, L_0x12babff30;  alias, 1 drivers
v0x11b2a9910_0 .net "vld", 0 0, L_0x12babfc20;  alias, 1 drivers
L_0x12babea70 .part L_0x12bac00b0, 0, 4;
L_0x12babfb40 .part L_0x12bac00b0, 4, 4;
S_0x11b20d000 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b2191b0;
 .timescale -9 -12;
L_0x12babfc20 .functor OR 1, L_0x12babe5e0, L_0x12babf6b0, C4<0>, C4<0>;
L_0x138040c28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2300e0_0 .net/2u *"_ivl_4", 0 0, L_0x138040c28;  1 drivers
v0x11b230170_0 .net *"_ivl_6", 2 0, L_0x12babfcd0;  1 drivers
v0x11b2af9f0_0 .net *"_ivl_8", 2 0, L_0x12babfdf0;  1 drivers
v0x11b2afa80_0 .net "out_h", 1 0, L_0x12babf9c0;  1 drivers
v0x11b22cda0_0 .net "out_l", 1 0, L_0x12babe8f0;  1 drivers
v0x11b22ce30_0 .net "out_vh", 0 0, L_0x12babf6b0;  1 drivers
v0x11b2ad9a0_0 .net "out_vl", 0 0, L_0x12babe5e0;  1 drivers
L_0x12babfcd0 .concat [ 2 1 0 0], L_0x12babf9c0, L_0x138040c28;
L_0x12babfdf0 .concat [ 2 1 0 0], L_0x12babe8f0, L_0x12babe5e0;
L_0x12babff30 .functor MUXZ 3, L_0x12babfdf0, L_0x12babfcd0, L_0x12babf6b0, C4<>;
S_0x11b20b920 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b20d000;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b169c90 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x11b169cd0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x11b18e890_0 .net "in", 3 0, L_0x12babfb40;  1 drivers
v0x11b18d110_0 .net "out", 1 0, L_0x12babf9c0;  alias, 1 drivers
v0x11b18d1a0_0 .net "vld", 0 0, L_0x12babf6b0;  alias, 1 drivers
L_0x12babefe0 .part L_0x12babfb40, 0, 2;
L_0x12babf590 .part L_0x12babfb40, 2, 2;
S_0x12bc82870 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b20b920;
 .timescale -9 -12;
L_0x12babf6b0 .functor OR 1, L_0x12babeb10, L_0x12babf100, C4<0>, C4<0>;
L_0x138040be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b175ea0_0 .net/2u *"_ivl_4", 0 0, L_0x138040be0;  1 drivers
v0x11b175f30_0 .net *"_ivl_6", 1 0, L_0x12babf760;  1 drivers
v0x11b191390_0 .net *"_ivl_8", 1 0, L_0x12babf880;  1 drivers
v0x11b191420_0 .net "out_h", 0 0, L_0x12babf440;  1 drivers
v0x11b191110_0 .net "out_l", 0 0, L_0x12babee90;  1 drivers
v0x11b1911e0_0 .net "out_vh", 0 0, L_0x12babf100;  1 drivers
v0x11b18ff10_0 .net "out_vl", 0 0, L_0x12babeb10;  1 drivers
L_0x12babf760 .concat [ 1 1 0 0], L_0x12babf440, L_0x138040be0;
L_0x12babf880 .concat [ 1 1 0 0], L_0x12babee90, L_0x12babeb10;
L_0x12babf9c0 .functor MUXZ 2, L_0x12babf880, L_0x12babf760, L_0x12babf100, C4<>;
S_0x12bcf9d60 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12bc82870;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b167320 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b167360 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b16c940_0 .net "in", 1 0, L_0x12babf590;  1 drivers
v0x11b1787a0_0 .net "out", 0 0, L_0x12babf440;  alias, 1 drivers
v0x11b178830_0 .net "vld", 0 0, L_0x12babf100;  alias, 1 drivers
L_0x12babf1c0 .part L_0x12babf590, 1, 1;
L_0x12babf3a0 .part L_0x12babf590, 0, 1;
S_0x12bce47d0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12bcf9d60;
 .timescale -9 -12;
L_0x12babf2d0 .functor NOT 1, L_0x12babf1c0, C4<0>, C4<0>, C4<0>;
L_0x12babf440 .functor AND 1, L_0x12babf2d0, L_0x12babf3a0, C4<1>, C4<1>;
v0x12bce4940_0 .net *"_ivl_2", 0 0, L_0x12babf1c0;  1 drivers
v0x11b16b2d0_0 .net *"_ivl_3", 0 0, L_0x12babf2d0;  1 drivers
v0x11b16b360_0 .net *"_ivl_5", 0 0, L_0x12babf3a0;  1 drivers
L_0x12babf100 .reduce/or L_0x12babf590;
S_0x12bc7a060 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12bcf9d60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12bc7a060
v0x11b16c8b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x11b16c8b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b16c8b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_69.150 ;
    %load/vec4 v0x11b16c8b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_69.151, 5;
    %load/vec4 v0x11b16c8b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b16c8b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_69.150;
T_69.151 ;
    %end;
S_0x11b1d4f50 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12bc82870;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b1732a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b1732e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b1773a0_0 .net "in", 1 0, L_0x12babefe0;  1 drivers
v0x11b1748c0_0 .net "out", 0 0, L_0x12babee90;  alias, 1 drivers
v0x11b174950_0 .net "vld", 0 0, L_0x12babeb10;  alias, 1 drivers
L_0x12babec10 .part L_0x12babefe0, 1, 1;
L_0x12babedf0 .part L_0x12babefe0, 0, 1;
S_0x11b1b7ec0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b1d4f50;
 .timescale -9 -12;
L_0x12babed20 .functor NOT 1, L_0x12babec10, C4<0>, C4<0>, C4<0>;
L_0x12babee90 .functor AND 1, L_0x12babed20, L_0x12babedf0, C4<1>, C4<1>;
v0x11b1708c0_0 .net *"_ivl_2", 0 0, L_0x12babec10;  1 drivers
v0x11b171e10_0 .net *"_ivl_3", 0 0, L_0x12babed20;  1 drivers
v0x11b171ea0_0 .net *"_ivl_5", 0 0, L_0x12babedf0;  1 drivers
L_0x12babeb10 .reduce/or L_0x12babefe0;
S_0x11b131cb0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b1d4f50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b131cb0
v0x11b177310_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x11b177310_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b177310_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_70.152 ;
    %load/vec4 v0x11b177310_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_70.153, 5;
    %load/vec4 v0x11b177310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b177310_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_70.152;
T_70.153 ;
    %end;
S_0x11b11c720 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b20b920;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b11c720
v0x11b18e800_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x11b18e800_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b18e800_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_71.154 ;
    %load/vec4 v0x11b18e800_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_71.155, 5;
    %load/vec4 v0x11b18e800_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b18e800_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_71.154;
T_71.155 ;
    %end;
S_0x11b17a260 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b20d000;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b18ba30 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x11b18ba70 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x11b26cd80_0 .net "in", 3 0, L_0x12babea70;  1 drivers
v0x11b230bb0_0 .net "out", 1 0, L_0x12babe8f0;  alias, 1 drivers
v0x11b230c40_0 .net "vld", 0 0, L_0x12babe5e0;  alias, 1 drivers
L_0x12babdf10 .part L_0x12babea70, 0, 2;
L_0x12babe4c0 .part L_0x12babea70, 2, 2;
S_0x11b164cd0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b17a260;
 .timescale -9 -12;
L_0x12babe5e0 .functor OR 1, L_0x12babda40, L_0x12babe030, C4<0>, C4<0>;
L_0x138040b98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b17f840_0 .net/2u *"_ivl_4", 0 0, L_0x138040b98;  1 drivers
v0x11b17f8d0_0 .net *"_ivl_6", 1 0, L_0x12babe690;  1 drivers
v0x11b17e150_0 .net *"_ivl_8", 1 0, L_0x12babe7b0;  1 drivers
v0x11b17e1e0_0 .net "out_h", 0 0, L_0x12babe370;  1 drivers
v0x11b17ca70_0 .net "out_l", 0 0, L_0x12babddc0;  1 drivers
v0x11b17cb00_0 .net "out_vh", 0 0, L_0x12babe030;  1 drivers
v0x11b227c90_0 .net "out_vl", 0 0, L_0x12babda40;  1 drivers
L_0x12babe690 .concat [ 1 1 0 0], L_0x12babe370, L_0x138040b98;
L_0x12babe7b0 .concat [ 1 1 0 0], L_0x12babddc0, L_0x12babda40;
L_0x12babe8f0 .functor MUXZ 2, L_0x12babe7b0, L_0x12babe690, L_0x12babe030, C4<>;
S_0x11b261e30 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b164cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b18bab0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b18baf0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b14aec0_0 .net "in", 1 0, L_0x12babe4c0;  1 drivers
v0x11b14af50_0 .net "out", 0 0, L_0x12babe370;  alias, 1 drivers
v0x11b1497d0_0 .net "vld", 0 0, L_0x12babe030;  alias, 1 drivers
L_0x12babe0f0 .part L_0x12babe4c0, 1, 1;
L_0x12babe2d0 .part L_0x12babe4c0, 0, 1;
S_0x11b244ad0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b261e30;
 .timescale -9 -12;
L_0x12babe200 .functor NOT 1, L_0x12babe0f0, C4<0>, C4<0>, C4<0>;
L_0x12babe370 .functor AND 1, L_0x12babe200, L_0x12babe2d0, C4<1>, C4<1>;
v0x11b14d7d0_0 .net *"_ivl_2", 0 0, L_0x12babe0f0;  1 drivers
v0x11b14d860_0 .net *"_ivl_3", 0 0, L_0x12babe200;  1 drivers
v0x11b14c5d0_0 .net *"_ivl_5", 0 0, L_0x12babe2d0;  1 drivers
L_0x12babe030 .reduce/or L_0x12babe4c0;
S_0x11b292140 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b261e30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b292140
v0x11b14c660_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x11b14c660_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b14c660_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_72.156 ;
    %load/vec4 v0x11b14c660_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_72.157, 5;
    %load/vec4 v0x11b14c660_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b14c660_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_72.156;
T_72.157 ;
    %end;
S_0x11b2092e0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b164cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b149870 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b1498b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b1821e0_0 .net "in", 1 0, L_0x12babdf10;  1 drivers
v0x11b180f50_0 .net "out", 0 0, L_0x12babddc0;  alias, 1 drivers
v0x11b180fe0_0 .net "vld", 0 0, L_0x12babda40;  alias, 1 drivers
L_0x12babdb40 .part L_0x12babdf10, 1, 1;
L_0x12babdd20 .part L_0x12babdf10, 0, 1;
S_0x12bcd9d00 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b2092e0;
 .timescale -9 -12;
L_0x12babdc50 .functor NOT 1, L_0x12babdb40, C4<0>, C4<0>, C4<0>;
L_0x12babddc0 .functor AND 1, L_0x12babdc50, L_0x12babdd20, C4<1>, C4<1>;
v0x12bcd9e70_0 .net *"_ivl_2", 0 0, L_0x12babdb40;  1 drivers
v0x11b1823d0_0 .net *"_ivl_3", 0 0, L_0x12babdc50;  1 drivers
v0x11b182460_0 .net *"_ivl_5", 0 0, L_0x12babdd20;  1 drivers
L_0x12babda40 .reduce/or L_0x12babdf10;
S_0x12bcd47e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2092e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12bcd47e0
v0x11b182150_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x11b182150_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b182150_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_73.158 ;
    %load/vec4 v0x11b182150_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_73.159, 5;
    %load/vec4 v0x11b182150_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b182150_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_73.158;
T_73.159 ;
    %end;
S_0x12bcdddd0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b17a260;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12bcdddd0
v0x11b26ccf0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x11b26ccf0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b26ccf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_74.160 ;
    %load/vec4 v0x11b26ccf0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_74.161, 5;
    %load/vec4 v0x11b26ccf0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b26ccf0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_74.160;
T_74.161 ;
    %end;
S_0x12bcede00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2191b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12bcede00
v0x11b2ace90_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x11b2ace90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2ace90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_75.162 ;
    %load/vec4 v0x11b2ace90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_75.163, 5;
    %load/vec4 v0x11b2ace90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2ace90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_75.162;
T_75.163 ;
    %end;
S_0x12bce88e0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b21a890;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2ada80 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x11b2adac0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x11b231af0_0 .net "in", 7 0, L_0x12babd9a0;  1 drivers
v0x11b24d800_0 .net "out", 2 0, L_0x12babd820;  alias, 1 drivers
v0x11b24d890_0 .net "vld", 0 0, L_0x12babd510;  alias, 1 drivers
L_0x12babc360 .part L_0x12babd9a0, 0, 4;
L_0x12babd430 .part L_0x12babd9a0, 4, 4;
S_0x12bcf1ed0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12bce88e0;
 .timescale -9 -12;
L_0x12babd510 .functor OR 1, L_0x12babbed0, L_0x12babcfa0, C4<0>, C4<0>;
L_0x138040b50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b269d10_0 .net/2u *"_ivl_4", 0 0, L_0x138040b50;  1 drivers
v0x11b268a80_0 .net *"_ivl_6", 2 0, L_0x12babd5c0;  1 drivers
v0x11b268b10_0 .net *"_ivl_8", 2 0, L_0x12babd6e0;  1 drivers
v0x11b267390_0 .net "out_h", 1 0, L_0x12babd2b0;  1 drivers
v0x11b267420_0 .net "out_l", 1 0, L_0x12babc1e0;  1 drivers
v0x11b265cb0_0 .net "out_vh", 0 0, L_0x12babcfa0;  1 drivers
v0x11b265d40_0 .net "out_vl", 0 0, L_0x12babbed0;  1 drivers
L_0x12babd5c0 .concat [ 2 1 0 0], L_0x12babd2b0, L_0x138040b50;
L_0x12babd6e0 .concat [ 2 1 0 0], L_0x12babc1e0, L_0x12babbed0;
L_0x12babd820 .functor MUXZ 3, L_0x12babd6e0, L_0x12babd5c0, L_0x12babcfa0, C4<>;
S_0x12bc8aa90 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12bcf1ed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12bce8a90 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12bce8ad0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x11b2581b0_0 .net "in", 3 0, L_0x12babd430;  1 drivers
v0x11b252bb0_0 .net "out", 1 0, L_0x12babd2b0;  alias, 1 drivers
v0x11b252c40_0 .net "vld", 0 0, L_0x12babcfa0;  alias, 1 drivers
L_0x12babc8d0 .part L_0x12babd430, 0, 2;
L_0x12babce80 .part L_0x12babd430, 2, 2;
S_0x12bc9ab10 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12bc8aa90;
 .timescale -9 -12;
L_0x12babcfa0 .functor OR 1, L_0x12babc400, L_0x12babc9f0, C4<0>, C4<0>;
L_0x138040b08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b26ab60_0 .net/2u *"_ivl_4", 0 0, L_0x138040b08;  1 drivers
v0x11b26abf0_0 .net *"_ivl_6", 1 0, L_0x12babd050;  1 drivers
v0x11b264380_0 .net *"_ivl_8", 1 0, L_0x12babd170;  1 drivers
v0x11b264410_0 .net "out_h", 0 0, L_0x12babcd30;  1 drivers
v0x11b263ad0_0 .net "out_l", 0 0, L_0x12babc780;  1 drivers
v0x11b263b60_0 .net "out_vh", 0 0, L_0x12babc9f0;  1 drivers
v0x11b262c90_0 .net "out_vl", 0 0, L_0x12babc400;  1 drivers
L_0x12babd050 .concat [ 1 1 0 0], L_0x12babcd30, L_0x138040b08;
L_0x12babd170 .concat [ 1 1 0 0], L_0x12babc780, L_0x12babc400;
L_0x12babd2b0 .functor MUXZ 2, L_0x12babd170, L_0x12babd050, L_0x12babc9f0, C4<>;
S_0x12bc955f0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12bc9ab10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12bc8ac00 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12bc8ac40 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b27f050_0 .net "in", 1 0, L_0x12babce80;  1 drivers
v0x11b274e80_0 .net "out", 0 0, L_0x12babcd30;  alias, 1 drivers
v0x11b274f10_0 .net "vld", 0 0, L_0x12babc9f0;  alias, 1 drivers
L_0x12babcab0 .part L_0x12babce80, 1, 1;
L_0x12babcc90 .part L_0x12babce80, 0, 1;
S_0x12bc9ebe0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12bc955f0;
 .timescale -9 -12;
L_0x12babcbc0 .functor NOT 1, L_0x12babcab0, C4<0>, C4<0>, C4<0>;
L_0x12babcd30 .functor AND 1, L_0x12babcbc0, L_0x12babcc90, C4<1>, C4<1>;
v0x12bc9ed50_0 .net *"_ivl_2", 0 0, L_0x12babcab0;  1 drivers
v0x11b29a220_0 .net *"_ivl_3", 0 0, L_0x12babcbc0;  1 drivers
v0x11b29a2b0_0 .net *"_ivl_5", 0 0, L_0x12babcc90;  1 drivers
L_0x12babc9f0 .reduce/or L_0x12babce80;
S_0x11b1ca480 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12bc955f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b1ca480
v0x11b27efc0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x11b27efc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b27efc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_76.164 ;
    %load/vec4 v0x11b27efc0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_76.165, 5;
    %load/vec4 v0x11b27efc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b27efc0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_76.164;
T_76.165 ;
    %end;
S_0x11b1c5000 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12bc9ab10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b1c5170 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b1c51b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b272c50_0 .net "in", 1 0, L_0x12babc8d0;  1 drivers
v0x11b24ec80_0 .net "out", 0 0, L_0x12babc780;  alias, 1 drivers
v0x11b24ed10_0 .net "vld", 0 0, L_0x12babc400;  alias, 1 drivers
L_0x12babc500 .part L_0x12babc8d0, 1, 1;
L_0x12babc6e0 .part L_0x12babc8d0, 0, 1;
S_0x11b1ce500 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b1c5000;
 .timescale -9 -12;
L_0x12babc610 .functor NOT 1, L_0x12babc500, C4<0>, C4<0>, C4<0>;
L_0x12babc780 .functor AND 1, L_0x12babc610, L_0x12babc6e0, C4<1>, C4<1>;
v0x11b1ce670_0 .net *"_ivl_2", 0 0, L_0x12babc500;  1 drivers
v0x11b273280_0 .net *"_ivl_3", 0 0, L_0x12babc610;  1 drivers
v0x11b273310_0 .net *"_ivl_5", 0 0, L_0x12babc6e0;  1 drivers
L_0x12babc400 .reduce/or L_0x12babc8d0;
S_0x11b1ad4e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b1c5000;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b1ad4e0
v0x11b272bc0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x11b272bc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b272bc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_77.166 ;
    %load/vec4 v0x11b272bc0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_77.167, 5;
    %load/vec4 v0x11b272bc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b272bc0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_77.166;
T_77.167 ;
    %end;
S_0x11b1a8060 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12bc8aa90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b1a8060
v0x11b258120_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x11b258120_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b258120_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_78.168 ;
    %load/vec4 v0x11b258120_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_78.169, 5;
    %load/vec4 v0x11b258120_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b258120_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_78.168;
T_78.169 ;
    %end;
S_0x11b1b1560 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12bcf1ed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b262d70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x11b262db0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x11b269f00_0 .net "in", 3 0, L_0x12babc360;  1 drivers
v0x11b269f90_0 .net "out", 1 0, L_0x12babc1e0;  alias, 1 drivers
v0x11b269c80_0 .net "vld", 0 0, L_0x12babbed0;  alias, 1 drivers
L_0x12babb800 .part L_0x12babc360, 0, 2;
L_0x12babbdb0 .part L_0x12babc360, 2, 2;
S_0x11b1fa6a0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b1b1560;
 .timescale -9 -12;
L_0x12babbed0 .functor OR 1, L_0x12babb350, L_0x12babb920, C4<0>, C4<0>;
L_0x138040ac0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b25ae20_0 .net/2u *"_ivl_4", 0 0, L_0x138040ac0;  1 drivers
v0x11b25aeb0_0 .net *"_ivl_6", 1 0, L_0x12babbf80;  1 drivers
v0x11b255820_0 .net *"_ivl_8", 1 0, L_0x12babc0a0;  1 drivers
v0x11b260370_0 .net "out_h", 0 0, L_0x12babbc60;  1 drivers
v0x11b260430_0 .net "out_l", 0 0, L_0x12babb6b0;  1 drivers
v0x11b25d960_0 .net "out_vh", 0 0, L_0x12babb920;  1 drivers
v0x11b25ef00_0 .net "out_vl", 0 0, L_0x12babb350;  1 drivers
L_0x12babbf80 .concat [ 1 1 0 0], L_0x12babbc60, L_0x138040ac0;
L_0x12babc0a0 .concat [ 1 1 0 0], L_0x12babb6b0, L_0x12babb350;
L_0x12babc1e0 .functor MUXZ 2, L_0x12babc0a0, L_0x12babbf80, L_0x12babb920, C4<>;
S_0x11b1f5130 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b1fa6a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b1b1710 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b1b1750 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b256d20_0 .net "in", 1 0, L_0x12babbdb0;  1 drivers
v0x11b254240_0 .net "out", 0 0, L_0x12babbc60;  alias, 1 drivers
v0x11b2542d0_0 .net "vld", 0 0, L_0x12babb920;  alias, 1 drivers
L_0x12babb9e0 .part L_0x12babbdb0, 1, 1;
L_0x12babbbc0 .part L_0x12babbdb0, 0, 1;
S_0x11b1fe810 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b1f5130;
 .timescale -9 -12;
L_0x12babbaf0 .functor NOT 1, L_0x12babb9e0, C4<0>, C4<0>, C4<0>;
L_0x12babbc60 .functor AND 1, L_0x12babbaf0, L_0x12babbbc0, C4<1>, C4<1>;
v0x11b1fe980_0 .net *"_ivl_2", 0 0, L_0x12babb9e0;  1 drivers
v0x11b251740_0 .net *"_ivl_3", 0 0, L_0x12babbaf0;  1 drivers
v0x11b2517d0_0 .net *"_ivl_5", 0 0, L_0x12babbbc0;  1 drivers
L_0x12babb920 .reduce/or L_0x12babbdb0;
S_0x11b111c50 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b1f5130;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b111c50
v0x11b256c90_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x11b256c90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b256c90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_79.170 ;
    %load/vec4 v0x11b256c90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_79.171, 5;
    %load/vec4 v0x11b256c90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b256c90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_79.170;
T_79.171 ;
    %end;
S_0x11b10c730 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b1fa6a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b10c8a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b10c8e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b25c320_0 .net "in", 1 0, L_0x12babb800;  1 drivers
v0x11b259840_0 .net "out", 0 0, L_0x12babb6b0;  alias, 1 drivers
v0x11b2598d0_0 .net "vld", 0 0, L_0x12babb350;  alias, 1 drivers
L_0x12babb430 .part L_0x12babb800, 1, 1;
L_0x12babb610 .part L_0x12babb800, 0, 1;
S_0x11b115d20 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b10c730;
 .timescale -9 -12;
L_0x12babb540 .functor NOT 1, L_0x12babb430, C4<0>, C4<0>, C4<0>;
L_0x12babb6b0 .functor AND 1, L_0x12babb540, L_0x12babb610, C4<1>, C4<1>;
v0x11b115e90_0 .net *"_ivl_2", 0 0, L_0x12babb430;  1 drivers
v0x11b261800_0 .net *"_ivl_3", 0 0, L_0x12babb540;  1 drivers
v0x11b261890_0 .net *"_ivl_5", 0 0, L_0x12babb610;  1 drivers
L_0x12babb350 .reduce/or L_0x12babb800;
S_0x11b125d50 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b10c730;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b125d50
v0x11b25c290_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x11b25c290_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b25c290_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_80.172 ;
    %load/vec4 v0x11b25c290_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_80.173, 5;
    %load/vec4 v0x11b25c290_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b25c290_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_80.172;
T_80.173 ;
    %end;
S_0x11b120830 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b1b1560;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b120830
v0x11b1209a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x11b1209a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b1209a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_81.174 ;
    %load/vec4 v0x11b1209a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_81.175, 5;
    %load/vec4 v0x11b1209a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b1209a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_81.174;
T_81.175 ;
    %end;
S_0x11b129e20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12bce88e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b129e20
v0x11b231a60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x11b231a60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b231a60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_82.176 ;
    %load/vec4 v0x11b231a60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_82.177, 5;
    %load/vec4 v0x11b231a60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b231a60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_82.176;
T_82.177 ;
    %end;
S_0x11b15a200 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b294780;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b15a200
v0x11b235940_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x11b235940_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b235940_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_83.178 ;
    %load/vec4 v0x11b235940_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_83.179, 5;
    %load/vec4 v0x11b235940_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b235940_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_83.178;
T_83.179 ;
    %end;
S_0x11b154ce0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b295e60;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b154ea0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x11b154ee0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x11b2bb640_0 .net "in", 15 0, L_0x12babb270;  1 drivers
v0x11b2bb700_0 .net "out", 3 0, L_0x12babb0f0;  alias, 1 drivers
v0x11b2bb7b0_0 .net "vld", 0 0, L_0x12babade0;  alias, 1 drivers
L_0x12bab85f0 .part L_0x12babb270, 0, 8;
L_0x12babad00 .part L_0x12babb270, 8, 8;
S_0x11b15e2d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b154ce0;
 .timescale -9 -12;
L_0x12babade0 .functor OR 1, L_0x12bab8160, L_0x12baba870, C4<0>, C4<0>;
L_0x138040a78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2bae40_0 .net/2u *"_ivl_4", 0 0, L_0x138040a78;  1 drivers
v0x11b2baf00_0 .net *"_ivl_6", 3 0, L_0x12babae90;  1 drivers
v0x11b2bafa0_0 .net *"_ivl_8", 3 0, L_0x12babafb0;  1 drivers
v0x11b2bb050_0 .net "out_h", 2 0, L_0x12babab80;  1 drivers
v0x11b2bb110_0 .net "out_l", 2 0, L_0x12bab8470;  1 drivers
v0x11b2bb1e0_0 .net "out_vh", 0 0, L_0x12baba870;  1 drivers
v0x11b2bb290_0 .net "out_vl", 0 0, L_0x12bab8160;  1 drivers
L_0x12babae90 .concat [ 3 1 0 0], L_0x12babab80, L_0x138040a78;
L_0x12babafb0 .concat [ 3 1 0 0], L_0x12bab8470, L_0x12bab8160;
L_0x12babb0f0 .functor MUXZ 4, L_0x12babafb0, L_0x12babae90, L_0x12baba870, C4<>;
S_0x11b16e300 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b15e2d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2344d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x11b234510 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x11b28b1c0_0 .net "in", 7 0, L_0x12babad00;  1 drivers
v0x11b290680_0 .net "out", 2 0, L_0x12babab80;  alias, 1 drivers
v0x11b290710_0 .net "vld", 0 0, L_0x12baba870;  alias, 1 drivers
L_0x12bab96c0 .part L_0x12babad00, 0, 4;
L_0x12baba790 .part L_0x12babad00, 4, 4;
S_0x11b168de0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b16e300;
 .timescale -9 -12;
L_0x12baba870 .functor OR 1, L_0x12bab9230, L_0x12baba300, C4<0>, C4<0>;
L_0x138040a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2845e0_0 .net/2u *"_ivl_4", 0 0, L_0x138040a30;  1 drivers
v0x11b285b30_0 .net *"_ivl_6", 2 0, L_0x12baba920;  1 drivers
v0x11b285bc0_0 .net *"_ivl_8", 2 0, L_0x12babaa40;  1 drivers
v0x11b291b10_0 .net "out_h", 1 0, L_0x12baba610;  1 drivers
v0x11b291ba0_0 .net "out_l", 1 0, L_0x12bab9540;  1 drivers
v0x11b28c5a0_0 .net "out_vh", 0 0, L_0x12baba300;  1 drivers
v0x11b28c650_0 .net "out_vl", 0 0, L_0x12bab9230;  1 drivers
L_0x12baba920 .concat [ 2 1 0 0], L_0x12baba610, L_0x138040a30;
L_0x12babaa40 .concat [ 2 1 0 0], L_0x12bab9540, L_0x12bab9230;
L_0x12babab80 .functor MUXZ 3, L_0x12babaa40, L_0x12baba920, L_0x12baba300, C4<>;
S_0x11b1723d0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b168de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b16e470 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x11b16e4b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x11b24b720_0 .net "in", 3 0, L_0x12baba790;  1 drivers
v0x11b24b7b0_0 .net "out", 1 0, L_0x12baba610;  alias, 1 drivers
v0x11b24a030_0 .net "vld", 0 0, L_0x12baba300;  alias, 1 drivers
L_0x12bab9c30 .part L_0x12baba790, 0, 2;
L_0x12baba1e0 .part L_0x12baba790, 2, 2;
S_0x11b257270 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b1723d0;
 .timescale -9 -12;
L_0x12baba300 .functor OR 1, L_0x12bab9760, L_0x12bab9d50, C4<0>, C4<0>;
L_0x1380409e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2405c0_0 .net/2u *"_ivl_4", 0 0, L_0x1380409e8;  1 drivers
v0x11b240650_0 .net *"_ivl_6", 1 0, L_0x12baba3b0;  1 drivers
v0x11b241ba0_0 .net *"_ivl_8", 1 0, L_0x12baba4d0;  1 drivers
v0x11b241c30_0 .net "out_h", 0 0, L_0x12baba090;  1 drivers
v0x11b24cba0_0 .net "out_l", 0 0, L_0x12bab9ae0;  1 drivers
v0x11b24cc30_0 .net "out_vh", 0 0, L_0x12bab9d50;  1 drivers
v0x11b24c920_0 .net "out_vl", 0 0, L_0x12bab9760;  1 drivers
L_0x12baba3b0 .concat [ 1 1 0 0], L_0x12baba090, L_0x1380409e8;
L_0x12baba4d0 .concat [ 1 1 0 0], L_0x12bab9ae0, L_0x12bab9760;
L_0x12baba610 .functor MUXZ 2, L_0x12baba4d0, L_0x12baba3b0, L_0x12bab9d50, C4<>;
S_0x11b251d00 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b257270;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b172540 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b172580 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b2385f0_0 .net "in", 1 0, L_0x12baba1e0;  1 drivers
v0x11b2444a0_0 .net "out", 0 0, L_0x12baba090;  alias, 1 drivers
v0x11b244530_0 .net "vld", 0 0, L_0x12bab9d50;  alias, 1 drivers
L_0x12bab9e10 .part L_0x12baba1e0, 1, 1;
L_0x12bab9ff0 .part L_0x12baba1e0, 0, 1;
S_0x11b25b3e0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b251d00;
 .timescale -9 -12;
L_0x12bab9f20 .functor NOT 1, L_0x12bab9e10, C4<0>, C4<0>, C4<0>;
L_0x12baba090 .functor AND 1, L_0x12bab9f20, L_0x12bab9ff0, C4<1>, C4<1>;
v0x11b25b550_0 .net *"_ivl_2", 0 0, L_0x12bab9e10;  1 drivers
v0x11b236f80_0 .net *"_ivl_3", 0 0, L_0x12bab9f20;  1 drivers
v0x11b237010_0 .net *"_ivl_5", 0 0, L_0x12bab9ff0;  1 drivers
L_0x12bab9d50 .reduce/or L_0x12baba1e0;
S_0x11b239fb0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b251d00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b239fb0
v0x11b238560_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x11b238560_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b238560_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_84.180 ;
    %load/vec4 v0x11b238560_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_84.181, 5;
    %load/vec4 v0x11b238560_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b238560_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_84.180;
T_84.181 ;
    %end;
S_0x11b234a90 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b257270;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b234c00 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b234c40 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b23dba0_0 .net "in", 1 0, L_0x12bab9c30;  1 drivers
v0x11b243010_0 .net "out", 0 0, L_0x12bab9ae0;  alias, 1 drivers
v0x11b2430a0_0 .net "vld", 0 0, L_0x12bab9760;  alias, 1 drivers
L_0x12bab9860 .part L_0x12bab9c30, 1, 1;
L_0x12bab9a40 .part L_0x12bab9c30, 0, 1;
S_0x11b23e0d0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b234a90;
 .timescale -9 -12;
L_0x12bab9970 .functor NOT 1, L_0x12bab9860, C4<0>, C4<0>, C4<0>;
L_0x12bab9ae0 .functor AND 1, L_0x12bab9970, L_0x12bab9a40, C4<1>, C4<1>;
v0x11b23e240_0 .net *"_ivl_2", 0 0, L_0x12bab9860;  1 drivers
v0x11b23c530_0 .net *"_ivl_3", 0 0, L_0x12bab9970;  1 drivers
v0x11b23c5c0_0 .net *"_ivl_5", 0 0, L_0x12bab9a40;  1 drivers
L_0x12bab9760 .reduce/or L_0x12bab9c30;
S_0x11b287580 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b234a90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b287580
v0x11b23db10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x11b23db10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b23db10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_85.182 ;
    %load/vec4 v0x11b23db10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_85.183, 5;
    %load/vec4 v0x11b23db10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b23db10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_85.182;
T_85.183 ;
    %end;
S_0x11b282010 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b1723d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b282010
v0x11b282180_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x11b282180_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b282180_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_86.184 ;
    %load/vec4 v0x11b282180_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_86.185, 5;
    %load/vec4 v0x11b282180_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b282180_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_86.184;
T_86.185 ;
    %end;
S_0x11b28b6f0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b168de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b24a0d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x11b24a110 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x11b286fa0_0 .net "in", 3 0, L_0x12bab96c0;  1 drivers
v0x11b287030_0 .net "out", 1 0, L_0x12bab9540;  alias, 1 drivers
v0x11b284550_0 .net "vld", 0 0, L_0x12bab9230;  alias, 1 drivers
L_0x12bab8b60 .part L_0x12bab96c0, 0, 2;
L_0x12bab9110 .part L_0x12bab96c0, 2, 2;
S_0x11b2b0210 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b28b6f0;
 .timescale -9 -12;
L_0x12bab9230 .functor OR 1, L_0x12bab8690, L_0x12bab8c80, C4<0>, C4<0>;
L_0x1380409a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b292fa0_0 .net/2u *"_ivl_4", 0 0, L_0x1380409a0;  1 drivers
v0x11b293030_0 .net *"_ivl_6", 1 0, L_0x12bab92e0;  1 drivers
v0x11b288430_0 .net *"_ivl_8", 1 0, L_0x12bab9400;  1 drivers
v0x11b2884c0_0 .net "out_h", 0 0, L_0x12bab8fc0;  1 drivers
v0x11b282ec0_0 .net "out_l", 0 0, L_0x12bab8a10;  1 drivers
v0x11b282f50_0 .net "out_vh", 0 0, L_0x12bab8c80;  1 drivers
v0x11b280470_0 .net "out_vl", 0 0, L_0x12bab8690;  1 drivers
L_0x12bab92e0 .concat [ 1 1 0 0], L_0x12bab8fc0, L_0x1380409a0;
L_0x12bab9400 .concat [ 1 1 0 0], L_0x12bab8a10, L_0x12bab8690;
L_0x12bab9540 .functor MUXZ 2, L_0x12bab9400, L_0x12bab92e0, L_0x12bab8c80, C4<>;
S_0x12bc04160 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b2b0210;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b28b860 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b28b8a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b27c910_0 .net "in", 1 0, L_0x12bab9110;  1 drivers
v0x11b27c9a0_0 .net "out", 0 0, L_0x12bab8fc0;  alias, 1 drivers
v0x11b27bd10_0 .net "vld", 0 0, L_0x12bab8c80;  alias, 1 drivers
L_0x12bab8d40 .part L_0x12bab9110, 1, 1;
L_0x12bab8f20 .part L_0x12bab9110, 0, 1;
S_0x12bc042d0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12bc04160;
 .timescale -9 -12;
L_0x12bab8e50 .functor NOT 1, L_0x12bab8d40, C4<0>, C4<0>, C4<0>;
L_0x12bab8fc0 .functor AND 1, L_0x12bab8e50, L_0x12bab8f20, C4<1>, C4<1>;
v0x11b2aae90_0 .net *"_ivl_2", 0 0, L_0x12bab8d40;  1 drivers
v0x11b2aa730_0 .net *"_ivl_3", 0 0, L_0x12bab8e50;  1 drivers
v0x11b2aa7c0_0 .net *"_ivl_5", 0 0, L_0x12bab8f20;  1 drivers
L_0x12bab8c80 .reduce/or L_0x12bab9110;
S_0x11b2b80b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12bc04160;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2b80b0
v0x11b27d060_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x11b27d060_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b27d060_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_87.186 ;
    %load/vec4 v0x11b27d060_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_87.187, 5;
    %load/vec4 v0x11b27d060_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b27d060_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_87.186;
T_87.187 ;
    %end;
S_0x11b2b8220 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b2b0210;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b27b650 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b27b690 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b29afd0_0 .net "in", 1 0, L_0x12bab8b60;  1 drivers
v0x11b29b090_0 .net "out", 0 0, L_0x12bab8a10;  alias, 1 drivers
v0x11b29a920_0 .net "vld", 0 0, L_0x12bab8690;  alias, 1 drivers
L_0x12bab8790 .part L_0x12bab8b60, 1, 1;
L_0x12bab8970 .part L_0x12bab8b60, 0, 1;
S_0x11b2b8390 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b2b8220;
 .timescale -9 -12;
L_0x12bab88a0 .functor NOT 1, L_0x12bab8790, C4<0>, C4<0>, C4<0>;
L_0x12bab8a10 .functor AND 1, L_0x12bab88a0, L_0x12bab8970, C4<1>, C4<1>;
v0x11b29c900_0 .net *"_ivl_2", 0 0, L_0x12bab8790;  1 drivers
v0x11b272510_0 .net *"_ivl_3", 0 0, L_0x12bab88a0;  1 drivers
v0x11b2725b0_0 .net *"_ivl_5", 0 0, L_0x12bab8970;  1 drivers
L_0x12bab8690 .reduce/or L_0x12bab8b60;
S_0x11b2b8500 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2b8220;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2b8500
v0x11b270dd0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x11b270dd0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b270dd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_88.188 ;
    %load/vec4 v0x11b270dd0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_88.189, 5;
    %load/vec4 v0x11b270dd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b270dd0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_88.188;
T_88.189 ;
    %end;
S_0x11b2b8670 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b28b6f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2b8670
v0x11b281ae0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x11b281ae0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b281ae0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_89.190 ;
    %load/vec4 v0x11b281ae0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_89.191, 5;
    %load/vec4 v0x11b281ae0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b281ae0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_89.190;
T_89.191 ;
    %end;
S_0x11b2b87e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b16e300;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2b87e0
v0x11b28b130_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x11b28b130_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b28b130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_90.192 ;
    %load/vec4 v0x11b28b130_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_90.193, 5;
    %load/vec4 v0x11b28b130_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b28b130_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_90.192;
T_90.193 ;
    %end;
S_0x11b2b8950 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b15e2d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b28dc80 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x11b28dcc0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x11b2babd0_0 .net "in", 7 0, L_0x12bab85f0;  1 drivers
v0x11b2bac90_0 .net "out", 2 0, L_0x12bab8470;  alias, 1 drivers
v0x11b2bad40_0 .net "vld", 0 0, L_0x12bab8160;  alias, 1 drivers
L_0x12bab6eb0 .part L_0x12bab85f0, 0, 4;
L_0x12bab8080 .part L_0x12bab85f0, 4, 4;
S_0x11b2b8ac0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b2b8950;
 .timescale -9 -12;
L_0x12bab8160 .functor OR 1, L_0x12bab6a20, L_0x12bab7af0, C4<0>, C4<0>;
L_0x138040958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b20d260_0 .net/2u *"_ivl_4", 0 0, L_0x138040958;  1 drivers
v0x11b20baf0_0 .net *"_ivl_6", 2 0, L_0x12bab8200;  1 drivers
v0x11b20bb80_0 .net *"_ivl_8", 2 0, L_0x12bab8330;  1 drivers
v0x11b2ba610_0 .net "out_h", 1 0, L_0x12bab7f00;  1 drivers
v0x11b2ba6a0_0 .net "out_l", 1 0, L_0x12bab6d30;  1 drivers
v0x11b2ba770_0 .net "out_vh", 0 0, L_0x12bab7af0;  1 drivers
v0x11b2ba820_0 .net "out_vl", 0 0, L_0x12bab6a20;  1 drivers
L_0x12bab8200 .concat [ 2 1 0 0], L_0x12bab7f00, L_0x138040958;
L_0x12bab8330 .concat [ 2 1 0 0], L_0x12bab6d30, L_0x12bab6a20;
L_0x12bab8470 .functor MUXZ 3, L_0x12bab8330, L_0x12bab8200, L_0x12bab7af0, C4<>;
S_0x11b2b8c30 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b2b8ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b28f210 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x11b28f250 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x11b220a20_0 .net "in", 3 0, L_0x12bab8080;  1 drivers
v0x11b220ab0_0 .net "out", 1 0, L_0x12bab7f00;  alias, 1 drivers
v0x11b21dff0_0 .net "vld", 0 0, L_0x12bab7af0;  alias, 1 drivers
L_0x12bab7420 .part L_0x12bab8080, 0, 2;
L_0x12bab79d0 .part L_0x12bab8080, 2, 2;
S_0x11b2b8da0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b2b8c30;
 .timescale -9 -12;
L_0x12bab7af0 .functor OR 1, L_0x12bab6f50, L_0x12bab7540, C4<0>, C4<0>;
L_0x138040910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b296030_0 .net/2u *"_ivl_4", 0 0, L_0x138040910;  1 drivers
v0x11b2960e0_0 .net *"_ivl_6", 1 0, L_0x12baaffb0;  1 drivers
v0x11b294950_0 .net *"_ivl_8", 1 0, L_0x12bab7de0;  1 drivers
v0x11b2949f0_0 .net "out_h", 0 0, L_0x12bab7880;  1 drivers
v0x11b226b90_0 .net "out_l", 0 0, L_0x12bab72d0;  1 drivers
v0x11b226c60_0 .net "out_vh", 0 0, L_0x12bab7540;  1 drivers
v0x11b224b60_0 .net "out_vl", 0 0, L_0x12bab6f50;  1 drivers
L_0x12baaffb0 .concat [ 1 1 0 0], L_0x12bab7880, L_0x138040910;
L_0x12bab7de0 .concat [ 1 1 0 0], L_0x12bab72d0, L_0x12bab6f50;
L_0x12bab7f00 .functor MUXZ 2, L_0x12bab7de0, L_0x12baaffb0, L_0x12bab7540, C4<>;
S_0x11b2b8f10 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b2b8da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b22a960 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b22a9a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b27ad70_0 .net "in", 1 0, L_0x12bab79d0;  1 drivers
v0x11b27ae10_0 .net "out", 0 0, L_0x12bab7880;  alias, 1 drivers
v0x11b27aaf0_0 .net "vld", 0 0, L_0x12bab7540;  alias, 1 drivers
L_0x12bab7600 .part L_0x12bab79d0, 1, 1;
L_0x12bab77e0 .part L_0x12bab79d0, 0, 1;
S_0x11b2b9080 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b2b8f10;
 .timescale -9 -12;
L_0x12bab7710 .functor NOT 1, L_0x12bab7600, C4<0>, C4<0>, C4<0>;
L_0x12bab7880 .functor AND 1, L_0x12bab7710, L_0x12bab77e0, C4<1>, C4<1>;
v0x11b2a5050_0 .net *"_ivl_2", 0 0, L_0x12bab7600;  1 drivers
v0x11b2a38c0_0 .net *"_ivl_3", 0 0, L_0x12bab7710;  1 drivers
v0x11b2a3950_0 .net *"_ivl_5", 0 0, L_0x12bab77e0;  1 drivers
L_0x12bab7540 .reduce/or L_0x12bab79d0;
S_0x11b2b91f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2b8f10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2b91f0
v0x11b2a2270_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x11b2a2270_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2a2270_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_91.194 ;
    %load/vec4 v0x11b2a2270_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_91.195, 5;
    %load/vec4 v0x11b2a2270_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2a2270_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_91.194;
T_91.195 ;
    %end;
S_0x11b2b9360 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b2b8da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2798f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b279930 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b2989b0_0 .net "in", 1 0, L_0x12bab7420;  1 drivers
v0x11b297720_0 .net "out", 0 0, L_0x12bab72d0;  alias, 1 drivers
v0x11b2977b0_0 .net "vld", 0 0, L_0x12bab6f50;  alias, 1 drivers
L_0x12bab7050 .part L_0x12bab7420, 1, 1;
L_0x12bab7230 .part L_0x12bab7420, 0, 1;
S_0x11b2b94d0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b2b9360;
 .timescale -9 -12;
L_0x12bab7160 .functor NOT 1, L_0x12bab7050, C4<0>, C4<0>, C4<0>;
L_0x12bab72d0 .functor AND 1, L_0x12bab7160, L_0x12bab7230, C4<1>, C4<1>;
v0x11b276b20_0 .net *"_ivl_2", 0 0, L_0x12bab7050;  1 drivers
v0x11b276bb0_0 .net *"_ivl_3", 0 0, L_0x12bab7160;  1 drivers
v0x11b298ba0_0 .net *"_ivl_5", 0 0, L_0x12bab7230;  1 drivers
L_0x12bab6f50 .reduce/or L_0x12bab7420;
S_0x11b2b9640 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2b9360;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2b9640
v0x11b298920_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x11b298920_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b298920_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_92.196 ;
    %load/vec4 v0x11b298920_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_92.197, 5;
    %load/vec4 v0x11b298920_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b298920_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_92.196;
T_92.197 ;
    %end;
S_0x11b2b97b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2b8c30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2b97b0
v0x11b2240c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x11b2240c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2240c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_93.198 ;
    %load/vec4 v0x11b2240c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_93.199, 5;
    %load/vec4 v0x11b2240c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2240c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_93.198;
T_93.199 ;
    %end;
S_0x11b2b9920 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b2b8ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2113c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x11b211400 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x11b20e8c0_0 .net "in", 3 0, L_0x12bab6eb0;  1 drivers
v0x11b20e950_0 .net "out", 1 0, L_0x12bab6d30;  alias, 1 drivers
v0x11b20d1d0_0 .net "vld", 0 0, L_0x12bab6a20;  alias, 1 drivers
L_0x12bab6350 .part L_0x12bab6eb0, 0, 2;
L_0x12bab6900 .part L_0x12bab6eb0, 2, 2;
S_0x11b2b9a90 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b2b9920;
 .timescale -9 -12;
L_0x12bab6a20 .functor OR 1, L_0x12bab5ed0, L_0x12bab6470, C4<0>, C4<0>;
L_0x1380408c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b21c150_0 .net/2u *"_ivl_4", 0 0, L_0x1380408c8;  1 drivers
v0x11b21c1e0_0 .net *"_ivl_6", 1 0, L_0x12bab6ad0;  1 drivers
v0x11b21aa60_0 .net *"_ivl_8", 1 0, L_0x12bab6bf0;  1 drivers
v0x11b21aaf0_0 .net "out_h", 0 0, L_0x12bab67b0;  1 drivers
v0x11b219380_0 .net "out_l", 0 0, L_0x12bab6200;  1 drivers
v0x11b219450_0 .net "out_vh", 0 0, L_0x12bab6470;  1 drivers
v0x11b20fd40_0 .net "out_vl", 0 0, L_0x12bab5ed0;  1 drivers
L_0x12bab6ad0 .concat [ 1 1 0 0], L_0x12bab67b0, L_0x1380408c8;
L_0x12bab6bf0 .concat [ 1 1 0 0], L_0x12bab6200, L_0x12bab5ed0;
L_0x12bab6d30 .functor MUXZ 2, L_0x12bab6bf0, L_0x12bab6ad0, L_0x12bab6470, C4<>;
S_0x11b2b9c00 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b2b9a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b211440 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b211480 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b211ab0_0 .net "in", 1 0, L_0x12bab6900;  1 drivers
v0x11b211b40_0 .net "out", 0 0, L_0x12bab67b0;  alias, 1 drivers
v0x11b20a140_0 .net "vld", 0 0, L_0x12bab6470;  alias, 1 drivers
L_0x12bab6530 .part L_0x12bab6900, 1, 1;
L_0x12bab6710 .part L_0x12bab6900, 0, 1;
S_0x11b2b9d70 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b2b9c00;
 .timescale -9 -12;
L_0x12bab6640 .functor NOT 1, L_0x12bab6530, C4<0>, C4<0>, C4<0>;
L_0x12bab67b0 .functor AND 1, L_0x12bab6640, L_0x12bab6710, C4<1>, C4<1>;
v0x11b221970_0 .net *"_ivl_2", 0 0, L_0x12bab6530;  1 drivers
v0x11b2139e0_0 .net *"_ivl_3", 0 0, L_0x12bab6640;  1 drivers
v0x11b213a70_0 .net *"_ivl_5", 0 0, L_0x12bab6710;  1 drivers
L_0x12bab6470 .reduce/or L_0x12bab6900;
S_0x11b2b9ee0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2b9c00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2b9ee0
v0x11b212200_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x11b212200_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b212200_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_94.200 ;
    %load/vec4 v0x11b212200_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_94.201, 5;
    %load/vec4 v0x11b212200_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b212200_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_94.200;
T_94.201 ;
    %end;
S_0x11b2ba050 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b2b9a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b208cb0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b208cf0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b21d5e0_0 .net "in", 1 0, L_0x12bab6350;  1 drivers
v0x11b21d6a0_0 .net "out", 0 0, L_0x12bab6200;  alias, 1 drivers
v0x11b21d370_0 .net "vld", 0 0, L_0x12bab5ed0;  alias, 1 drivers
L_0x12bab5fb0 .part L_0x12bab6350, 1, 1;
L_0x12bab6160 .part L_0x12bab6350, 0, 1;
S_0x11b2ba1c0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b2ba050;
 .timescale -9 -12;
L_0x12bab6090 .functor NOT 1, L_0x12bab5fb0, C4<0>, C4<0>, C4<0>;
L_0x12bab6200 .functor AND 1, L_0x12bab6090, L_0x12bab6160, C4<1>, C4<1>;
v0x11b2078e0_0 .net *"_ivl_2", 0 0, L_0x12bab5fb0;  1 drivers
v0x11b204df0_0 .net *"_ivl_3", 0 0, L_0x12bab6090;  1 drivers
v0x11b204e90_0 .net *"_ivl_5", 0 0, L_0x12bab6160;  1 drivers
L_0x12bab5ed0 .reduce/or L_0x12bab6350;
S_0x11b2ba330 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2ba050;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2ba330
v0x11b206470_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x11b206470_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b206470_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_95.202 ;
    %load/vec4 v0x11b206470_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_95.203, 5;
    %load/vec4 v0x11b206470_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b206470_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_95.202;
T_95.203 ;
    %end;
S_0x11b2ba4a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2b9920;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2ba4a0
v0x11b20fb50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x11b20fb50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b20fb50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_96.204 ;
    %load/vec4 v0x11b20fb50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_96.205, 5;
    %load/vec4 v0x11b20fb50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b20fb50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_96.204;
T_96.205 ;
    %end;
S_0x11b2ba8d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2b8950;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2ba8d0
v0x11b2bab20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x11b2bab20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2bab20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_97.206 ;
    %load/vec4 v0x11b2bab20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_97.207, 5;
    %load/vec4 v0x11b2bab20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2bab20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_97.206;
T_97.207 ;
    %end;
S_0x11b2bb340 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b154ce0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2bb340
v0x11b2bb590_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x11b2bb590_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2bb590_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_98.208 ;
    %load/vec4 v0x11b2bb590_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_98.209, 5;
    %load/vec4 v0x11b2bb590_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2bb590_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_98.208;
T_98.209 ;
    %end;
S_0x11b2bbdb0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b276950;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2bbdb0
v0x11b2bc000_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.log2 ;
    %load/vec4 v0x11b2bc000_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2bc000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_99.210 ;
    %load/vec4 v0x11b2bc000_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_99.211, 5;
    %load/vec4 v0x11b2bc000_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2bc000_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_99.210;
T_99.211 ;
    %end;
S_0x11b2bc320 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x11b278030;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2bc320
v0x11b2bc580_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.log2 ;
    %load/vec4 v0x11b2bc580_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2bc580_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_100.212 ;
    %load/vec4 v0x11b2bc580_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_100.213, 5;
    %load/vec4 v0x11b2bc580_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2bc580_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_100.212;
T_100.213 ;
    %end;
S_0x11b2bd5b0 .scope module, "uut_ediff" "sub_N" 4 72, 4 194 0, S_0x12bcd74d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x11b2bd870 .param/l "N" 0 4 195, C4<0000000000000000000000000000001000>;
L_0x138041180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2bde30_0 .net/2u *"_ivl_0", 0 0, L_0x138041180;  1 drivers
L_0x1380411c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2bdef0_0 .net/2u *"_ivl_4", 0 0, L_0x1380411c8;  1 drivers
v0x11b2bdf90_0 .net "a", 7 0, L_0x12bac4b30;  1 drivers
v0x11b2be040_0 .net "ain", 8 0, L_0x12bac47d0;  1 drivers
v0x11b2be100_0 .net "b", 7 0, L_0x12bac3df0;  1 drivers
v0x11b2be1e0_0 .net "bin", 8 0, L_0x12bac48d0;  1 drivers
v0x11b2be280_0 .net "c", 8 0, L_0x12bac4a30;  alias, 1 drivers
L_0x12bac47d0 .concat [ 8 1 0 0], L_0x12bac4b30, L_0x138041180;
L_0x12bac48d0 .concat [ 8 1 0 0], L_0x12bac3df0, L_0x1380411c8;
S_0x11b2bd980 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x11b2bd5b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x11b2bdb40 .param/l "N" 0 4 215, C4<0000000000000000000000000000001000>;
v0x11b2bd8f0_0 .net "a", 8 0, L_0x12bac47d0;  alias, 1 drivers
v0x11b2bdc70_0 .net "b", 8 0, L_0x12bac48d0;  alias, 1 drivers
v0x11b2bdd20_0 .net "c", 8 0, L_0x12bac4a30;  alias, 1 drivers
L_0x12bac4a30 .arith/sub 9, L_0x12bac47d0, L_0x12bac48d0;
S_0x11b2be370 .scope module, "uut_reg_ro" "reg_exp_op" 4 119, 4 269 0, S_0x12bcd74d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "exp_o";
    .port_info 1 /OUTPUT 2 "e_o";
    .port_info 2 /OUTPUT 5 "r_o";
P_0x11b2be530 .param/l "Bs" 0 4 271, C4<00000000000000000000000000000101>;
P_0x11b2be570 .param/l "es" 0 4 270, +C4<00000000000000000000000000000010>;
L_0x12bad46e0 .functor NOT 8, L_0x12bad5210, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x12bad4a30 .functor NOT 1, L_0x12bad4990, C4<0>, C4<0>, C4<0>;
L_0x12bad4c90 .functor OR 1, L_0x12bad4a30, L_0x12bad4bb0, C4<0>, C4<0>;
v0x11b2bebe0_0 .net *"_ivl_10", 0 0, L_0x12bad4a30;  1 drivers
v0x11b2bec90_0 .net *"_ivl_13", 1 0, L_0x12bad4aa0;  1 drivers
v0x11b2bed40_0 .net *"_ivl_15", 0 0, L_0x12bad4bb0;  1 drivers
v0x11b2bedf0_0 .net *"_ivl_17", 0 0, L_0x12bad4c90;  1 drivers
v0x11b2bee90_0 .net *"_ivl_19", 4 0, L_0x12bad4d80;  1 drivers
L_0x138041c30 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x11b2bef80_0 .net/2u *"_ivl_20", 4 0, L_0x138041c30;  1 drivers
v0x11b2bf030_0 .net *"_ivl_22", 4 0, L_0x12bad4e80;  1 drivers
v0x11b2bf0e0_0 .net *"_ivl_25", 4 0, L_0x12bad4fc0;  1 drivers
v0x11b2bf190_0 .net *"_ivl_5", 0 0, L_0x12bad4790;  1 drivers
v0x11b2bf2a0_0 .net *"_ivl_9", 0 0, L_0x12bad4990;  1 drivers
v0x11b2bf350_0 .net "e_o", 1 0, L_0x12bad4060;  alias, 1 drivers
v0x11b2bf400_0 .net "exp_o", 7 0, L_0x12bad5210;  1 drivers
v0x11b2bf4b0_0 .net "exp_oN", 7 0, L_0x12bad4830;  1 drivers
v0x11b2bf560_0 .net "exp_oN_tmp", 7 0, L_0x12bad4100;  1 drivers
v0x11b2bf620_0 .net "r_o", 4 0, L_0x12bad5130;  alias, 1 drivers
L_0x12bad4060 .part L_0x12bad5210, 0, 2;
L_0x12bad4790 .part L_0x12bad5210, 7, 1;
L_0x12bad4830 .functor MUXZ 8, L_0x12bad5210, L_0x12bad4100, L_0x12bad4790, C4<>;
L_0x12bad4990 .part L_0x12bad5210, 7, 1;
L_0x12bad4aa0 .part L_0x12bad4830, 0, 2;
L_0x12bad4bb0 .reduce/or L_0x12bad4aa0;
L_0x12bad4d80 .part L_0x12bad4830, 2, 5;
L_0x12bad4e80 .arith/sum 5, L_0x12bad4d80, L_0x138041c30;
L_0x12bad4fc0 .part L_0x12bad4830, 2, 5;
L_0x12bad5130 .functor MUXZ 5, L_0x12bad4fc0, L_0x12bad4e80, L_0x12bad4c90, C4<>;
S_0x11b2be740 .scope module, "uut_conv_2c1" "conv_2c" 4 279, 4 262 0, S_0x11b2be370;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "c";
P_0x11b2be910 .param/l "N" 0 4 263, C4<000000000000000000000000000000111>;
L_0x138041be8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x11b2be990_0 .net/2u *"_ivl_0", 7 0, L_0x138041be8;  1 drivers
v0x11b2bea50_0 .net "a", 7 0, L_0x12bad46e0;  1 drivers
v0x11b2beaf0_0 .net "c", 7 0, L_0x12bad4100;  alias, 1 drivers
L_0x12bad4100 .arith/sum 8, L_0x12bad46e0, L_0x138041be8;
S_0x11b2c4bd0 .scope function.vec4.s32, "full_nbits_abs" "full_nbits_abs" 3 20, 3 20 0, S_0x12bccb9e0;
 .timescale -9 -12;
v0x11b2c4d90_0 .var "P", 31 0;
; Variable full_nbits_abs is vec4 return value of scope S_0x11b2c4bd0
TD_fault_checker_tb.dut.full_nbits_abs ;
    %load/vec4 v0x11b2c4d90_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_101.214, 4;
    %load/vec4 v0x11b2c4d90_0;
    %inv;
    %addi 1, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %and;
    %ret/vec4 0, 0, 32;  Assign to full_nbits_abs (store_vec4_to_lval)
    %jmp T_101.215;
T_101.214 ;
    %load/vec4 v0x11b2c4d90_0;
    %ret/vec4 0, 0, 32;  Assign to full_nbits_abs (store_vec4_to_lval)
T_101.215 ;
    %end;
S_0x11b2c4ef0 .scope function.vec4.u32, "get_frac_index" "get_frac_index" 3 113, 3 113 0, S_0x12bccb9e0;
 .timescale -9 -12;
v0x11b2c50f0_0 .var "P", 31 0;
v0x11b2c5180_0 .var/i "count", 31 0;
v0x11b2c5220_0 .var/i "es", 31 0;
; Variable get_frac_index is vec4 return value of scope S_0x11b2c4ef0
v0x11b2c5380_0 .var/i "j", 31 0;
v0x11b2c5470_0 .var/i "nbits", 31 0;
v0x11b2c5520_0 .var/i "num", 31 0;
v0x11b2c55d0_0 .var "regime_sign", 0 0;
TD_fault_checker_tb.dut.get_frac_index ;
    %load/vec4 v0x11b2c5470_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz  T_102.216, 5;
    %pushi/vec4 4294967295, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_frac_index (store_vec4_to_lval)
    %jmp T_102.217;
T_102.216 ;
    %load/vec4 v0x11b2c50f0_0;
    %load/vec4 v0x11b2c5470_0;
    %subi 2, 0, 32;
    %part/s 1;
    %store/vec4 v0x11b2c55d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11b2c5180_0, 0, 32;
    %load/vec4 v0x11b2c5470_0;
    %subi 2, 0, 32;
    %store/vec4 v0x11b2c5380_0, 0, 32;
T_102.218 ;
    %load/vec4 v0x11b2c5380_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_102.219, 5;
    %load/vec4 v0x11b2c50f0_0;
    %load/vec4 v0x11b2c5380_0;
    %part/s 1;
    %load/vec4 v0x11b2c55d0_0;
    %cmp/e;
    %jmp/0xz  T_102.220, 4;
    %load/vec4 v0x11b2c5180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11b2c5180_0, 0, 32;
    %jmp T_102.221;
T_102.220 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x11b2c5380_0, 0, 32;
T_102.221 ;
    %load/vec4 v0x11b2c5380_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2c5380_0, 0, 32;
    %jmp T_102.218;
T_102.219 ;
    %load/vec4 v0x11b2c5470_0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x11b2c5180_0;
    %add;
    %load/vec4 v0x11b2c5220_0;
    %add;
    %cmp/s;
    %jmp/0xz  T_102.222, 5;
    %pushi/vec4 4294967295, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_frac_index (store_vec4_to_lval)
    %jmp T_102.223;
T_102.222 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x11b2c5180_0;
    %add;
    %load/vec4 v0x11b2c5220_0;
    %add;
    %load/vec4 v0x11b2c5520_0;
    %subi 1, 0, 32;
    %add;
    %ret/vec4 0, 0, 32;  Assign to get_frac_index (store_vec4_to_lval)
T_102.223 ;
T_102.217 ;
    %end;
S_0x11b2c5670 .scope function.vec4.s7, "get_scale" "get_scale" 3 65, 3 65 0, S_0x12bccb9e0;
 .timescale -9 -12;
v0x11b2c5830_0 .var "P", 31 0;
v0x11b2c58f0_0 .var "P_in", 31 0;
v0x11b2c5990_0 .var "X", 31 0;
v0x11b2c5a40_0 .var/i "current_nbits", 31 0;
v0x11b2c5af0_0 .var "exponent", 1 0;
v0x11b2c5be0_0 .var/i "full_nbits", 31 0;
; Variable get_scale is vec4 return value of scope S_0x11b2c5670
v0x11b2c5d40_0 .var/i "k", 31 0;
v0x11b2c5df0_0 .var "low_part", 29 0;
v0x11b2c5f00_0 .var "low_part_shifted", 31 0;
v0x11b2c5fb0_0 .var "mask", 31 0;
v0x11b2c6060_0 .var "rc", 0 0;
v0x11b2c6100_0 .var/i "regime", 31 0;
v0x11b2c61b0_0 .var "xin", 31 0;
v0x11b2c6260_0 .var "xin_r", 31 0;
v0x11b2c6310_0 .var "xin_tmp", 31 0;
TD_fault_checker_tb.dut.get_scale ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x11b2c5a40_0;
    %ix/vec4 4;
    %shiftl 4;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2c5fb0_0, 0, 32;
    %load/vec4 v0x11b2c58f0_0;
    %load/vec4 v0x11b2c5fb0_0;
    %and;
    %store/vec4 v0x11b2c5830_0, 0, 32;
    %load/vec4 v0x11b2c5830_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_103.224, 4;
    %pushi/vec4 0, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to get_scale (store_vec4_to_lval)
    %jmp T_103.225;
T_103.224 ;
    %load/vec4 v0x11b2c5830_0;
    %load/vec4 v0x11b2c5a40_0;
    %subi 2, 0, 32;
    %part/s 1;
    %store/vec4 v0x11b2c6060_0, 0, 1;
    %load/vec4 v0x11b2c5830_0;
    %store/vec4 v0x11b2c61b0_0, 0, 32;
    %load/vec4 v0x11b2c6060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.226, 8;
    %load/vec4 v0x11b2c61b0_0;
    %inv;
    %load/vec4 v0x11b2c5fb0_0;
    %and;
    %store/vec4 v0x11b2c6260_0, 0, 32;
    %jmp T_103.227;
T_103.226 ;
    %load/vec4 v0x11b2c61b0_0;
    %store/vec4 v0x11b2c6260_0, 0, 32;
T_103.227 ;
    %load/vec4 v0x11b2c6260_0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x11b2c5a40_0;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %subi 1, 0, 32;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x11b2c6060_0;
    %pad/u 32;
    %or;
    %store/vec4 v0x11b2c5990_0, 0, 32;
    %load/vec4 v0x11b2c5990_0;
    %load/vec4 v0x11b2c5a40_0;
    %store/vec4 v0x12bcecaf0_0, 0, 32;
    %store/vec4 v0x12bceb3c0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.count_leading_zeros, S_0x12bcd3440;
    %store/vec4 v0x11b2c5d40_0, 0, 32;
    %load/vec4 v0x11b2c6060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.228, 8;
    %load/vec4 v0x11b2c5d40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2c6100_0, 0, 32;
    %jmp T_103.229;
T_103.228 ;
    %load/vec4 v0x11b2c5d40_0;
    %store/vec4 v0x11b2c6100_0, 0, 32;
T_103.229 ;
    %load/vec4 v0x11b2c5a40_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz  T_103.230, 5;
    %pushi/vec4 0, 0, 30;
    %store/vec4 v0x11b2c5df0_0, 0, 30;
    %jmp T_103.231;
T_103.230 ;
    %load/vec4 v0x11b2c61b0_0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x11b2c5a40_0;
    %subi 2, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %subi 1, 0, 32;
    %and;
    %pad/u 30;
    %store/vec4 v0x11b2c5df0_0, 0, 30;
T_103.231 ;
    %load/vec4 v0x11b2c5df0_0;
    %pad/u 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x11b2c5f00_0, 0, 32;
    %load/vec4 v0x11b2c5f00_0;
    %load/vec4 v0x11b2c5d40_0;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v0x11b2c5fb0_0;
    %and;
    %store/vec4 v0x11b2c6310_0, 0, 32;
    %load/vec4 v0x11b2c6310_0;
    %load/vec4 v0x11b2c5a40_0;
    %subi 2, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %pushi/vec4 3, 0, 32;
    %and;
    %pad/u 2;
    %store/vec4 v0x11b2c5af0_0, 0, 2;
    %load/vec4 v0x11b2c6100_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x11b2c5af0_0;
    %pad/u 32;
    %or;
    %pad/u 7;
    %ret/vec4 0, 0, 7;  Assign to get_scale (store_vec4_to_lval)
T_103.225 ;
    %end;
S_0x11b2c63c0 .scope function.vec4.s1, "posit_trunc_check" "posit_trunc_check" 3 142, 3 142 0, S_0x12bccb9e0;
 .timescale -9 -12;
v0x11b2c6580_0 .var "PA", 31 0;
v0x11b2c6640_0 .var "PB", 31 0;
v0x11b2c66e0_0 .var/i "current_nbits", 31 0;
v0x11b2c6770_0 .var/i "es", 31 0;
v0x11b2c6820_0 .var/i "frac_indexA", 31 0;
v0x11b2c6910_0 .var/i "frac_indexB", 31 0;
v0x11b2c69c0_0 .var/i "frac_size", 31 0;
; Variable posit_trunc_check is vec4 return value of scope S_0x11b2c63c0
TD_fault_checker_tb.dut.posit_trunc_check ;
    %load/vec4 v0x11b2c6580_0;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_104.234, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x11b2c6640_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
T_104.234;
    %jmp/0xz  T_104.232, 4;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to posit_trunc_check (store_vec4_to_lval)
    %jmp T_104.233;
T_104.232 ;
    %load/vec4 v0x11b2c6580_0;
    %load/vec4 v0x11b2c66e0_0;
    %load/vec4 v0x11b2c6770_0;
    %load/vec4 v0x11b2c69c0_0;
    %store/vec4 v0x11b2c5520_0, 0, 32;
    %store/vec4 v0x11b2c5220_0, 0, 32;
    %store/vec4 v0x11b2c5470_0, 0, 32;
    %store/vec4 v0x11b2c50f0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_frac_index, S_0x11b2c4ef0;
    %store/vec4 v0x11b2c6820_0, 0, 32;
    %load/vec4 v0x11b2c6640_0;
    %load/vec4 v0x11b2c66e0_0;
    %load/vec4 v0x11b2c6770_0;
    %load/vec4 v0x11b2c69c0_0;
    %store/vec4 v0x11b2c5520_0, 0, 32;
    %store/vec4 v0x11b2c5220_0, 0, 32;
    %store/vec4 v0x11b2c5470_0, 0, 32;
    %store/vec4 v0x11b2c50f0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_frac_index, S_0x11b2c4ef0;
    %store/vec4 v0x11b2c6910_0, 0, 32;
    %load/vec4 v0x11b2c6820_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/1 T_104.239, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x11b2c6820_0;
    %cmpi/e 4294967295, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_104.239;
    %jmp/1 T_104.238, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x11b2c6910_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_or 5, 8;
T_104.238;
    %jmp/1 T_104.237, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x11b2c6910_0;
    %cmpi/e 4294967295, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_104.237;
    %jmp/0xz  T_104.235, 5;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to posit_trunc_check (store_vec4_to_lval)
    %jmp T_104.236;
T_104.235 ;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to posit_trunc_check (store_vec4_to_lval)
T_104.236 ;
T_104.233 ;
    %end;
S_0x11b2c6b10 .scope module, "punt_adder" "posit_add" 3 245, 4 2 0, S_0x12bccb9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /OUTPUT 1 "inf";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 1 "done";
P_0x11b2c6cd0 .param/l "Bs" 0 4 14, C4<00000000000000000000000000000101>;
P_0x11b2c6d10 .param/l "N" 0 4 13, +C4<00000000000000000000000000100000>;
P_0x11b2c6d50 .param/l "es" 0 4 15, +C4<00000000000000000000000000000010>;
L_0x12bad9580 .functor BUFZ 1, L_0x102f0ef10, C4<0>, C4<0>, C4<0>;
L_0x12bad9bf0 .functor NOT 1, L_0x12bad9820, C4<0>, C4<0>, C4<0>;
L_0x12bad9c60 .functor AND 1, L_0x12bad9b50, L_0x12bad9bf0, C4<1>, C4<1>;
L_0x12bad9e70 .functor NOT 1, L_0x12bad9a00, C4<0>, C4<0>, C4<0>;
L_0x12bad9f40 .functor AND 1, L_0x12bad9d70, L_0x12bad9e70, C4<1>, C4<1>;
L_0x12bada0d0 .functor OR 1, L_0x12bada030, L_0x12bad9820, C4<0>, C4<0>;
L_0x12bada180 .functor NOT 1, L_0x12bada0d0, C4<0>, C4<0>, C4<0>;
L_0x12bada380 .functor OR 1, L_0x12bada270, L_0x12bad9a00, C4<0>, C4<0>;
L_0x12bada450 .functor NOT 1, L_0x12bada380, C4<0>, C4<0>, C4<0>;
L_0x12bada510 .functor OR 1, L_0x12bad9c60, L_0x12bad9f40, C4<0>, C4<0>;
L_0x12bada600 .functor AND 1, L_0x12bada180, L_0x12bada450, C4<1>, C4<1>;
L_0x12baf53e0 .functor XNOR 1, L_0x12bad95f0, L_0x12bad9690, C4<0>, C4<0>;
L_0x12baf7210 .functor BUFZ 5, L_0x12baf6ee0, C4<00000>, C4<00000>, C4<00000>;
L_0x12baf7160 .functor OR 1, L_0x12baf70a0, L_0x12baf9330, C4<0>, C4<0>;
L_0x102f0ce40 .functor OR 1, L_0x102f0cd00, L_0x102f0d100, C4<0>, C4<0>;
L_0x12baf7300 .functor AND 1, L_0x102f0a800, L_0x102f0ce40, C4<1>, C4<1>;
L_0x102f0d320 .functor AND 1, L_0x102f0a760, L_0x102f0a800, C4<1>, C4<1>;
L_0x102f0d460 .functor OR 1, L_0x102f0cd00, L_0x102f0d100, C4<0>, C4<0>;
L_0x102f0d4d0 .functor NOT 1, L_0x102f0d460, C4<0>, C4<0>, C4<0>;
L_0x102f0d220 .functor AND 1, L_0x102f0d320, L_0x102f0d4d0, C4<1>, C4<1>;
L_0x102f0d6a0 .functor OR 1, L_0x12baf7300, L_0x102f0d220, C4<0>, C4<0>;
L_0x102f0e5c0 .functor OR 1, L_0x12bada510, L_0x12bada600, C4<0>, C4<0>;
L_0x102f0e6d0 .functor NOT 1, L_0x102f0e630, C4<0>, C4<0>, C4<0>;
L_0x102f0e840 .functor OR 1, L_0x102f0e5c0, L_0x102f0e6d0, C4<0>, C4<0>;
L_0x102f0ed50 .functor BUFZ 1, L_0x12bad9580, C4<0>, C4<0>, C4<0>;
v0x10ae34760_0 .net "DSR_e_diff", 4 0, L_0x12baf7210;  1 drivers
v0x10ae34810_0 .net "DSR_left_out", 31 0, L_0x102f09a70;  1 drivers
v0x10ae348b0_0 .net "DSR_left_out_t", 31 0, L_0x102f09840;  1 drivers
v0x10ae34980_0 .net "DSR_right_in", 31 0, L_0x12bad84c0;  1 drivers
v0x10ae34a30_0 .net "DSR_right_out", 31 0, L_0x12baf87c0;  1 drivers
v0x10ae34b80_0 .net "G", 0 0, L_0x102f0a800;  1 drivers
v0x10ae34c10_0 .net "L", 0 0, L_0x102f0a760;  1 drivers
v0x10ae34ca0_0 .net "LOD_in", 31 0, L_0x12baf9520;  1 drivers
v0x10ae34d40_0 .net "R", 0 0, L_0x102f0cd00;  1 drivers
v0x10ae34e50_0 .net "St", 0 0, L_0x102f0d100;  1 drivers
v0x10ae34ee0_0 .net *"_ivl_10", 30 0, L_0x12bad9780;  1 drivers
v0x10ae34f90_0 .net *"_ivl_100", 0 0, L_0x12baf6c70;  1 drivers
L_0x138043190 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x10ae35030_0 .net/2u *"_ivl_101", 4 0, L_0x138043190;  1 drivers
v0x10ae350e0_0 .net *"_ivl_104", 4 0, L_0x12baf7000;  1 drivers
v0x10ae35190_0 .net *"_ivl_112", 0 0, L_0x12baf70a0;  1 drivers
v0x10ae35240_0 .net *"_ivl_114", 0 0, L_0x12baf9330;  1 drivers
v0x10ae352f0_0 .net *"_ivl_115", 0 0, L_0x12baf7160;  1 drivers
v0x10ae35480_0 .net *"_ivl_118", 30 0, L_0x12baf91b0;  1 drivers
v0x10ae35510_0 .net *"_ivl_124", 0 0, L_0x102f099d0;  1 drivers
v0x10ae355c0_0 .net *"_ivl_126", 30 0, L_0x12baf9600;  1 drivers
L_0x138043a00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10ae35670_0 .net/2u *"_ivl_127", 0 0, L_0x138043a00;  1 drivers
v0x10ae35720_0 .net *"_ivl_129", 31 0, L_0x102f09be0;  1 drivers
L_0x138043ad8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x10ae357d0_0 .net/2u *"_ivl_135", 2 0, L_0x138043ad8;  1 drivers
v0x10ae35880_0 .net *"_ivl_14", 30 0, L_0x12bad9960;  1 drivers
L_0x138043d60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x10ae35930_0 .net/2u *"_ivl_143", 31 0, L_0x138043d60;  1 drivers
v0x10ae359e0_0 .net *"_ivl_154", 33 0, L_0x102f0cda0;  1 drivers
v0x10ae35a90_0 .net *"_ivl_157", 0 0, L_0x102f0ce40;  1 drivers
v0x10ae35b40_0 .net *"_ivl_159", 0 0, L_0x12baf7300;  1 drivers
v0x10ae35bf0_0 .net *"_ivl_161", 0 0, L_0x102f0d320;  1 drivers
v0x10ae35ca0_0 .net *"_ivl_163", 0 0, L_0x102f0d460;  1 drivers
v0x10ae35d50_0 .net *"_ivl_165", 0 0, L_0x102f0d4d0;  1 drivers
v0x10ae35e00_0 .net *"_ivl_167", 0 0, L_0x102f0d220;  1 drivers
L_0x138043da8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x10ae35eb0_0 .net/2u *"_ivl_171", 30 0, L_0x138043da8;  1 drivers
v0x10ae353a0_0 .net *"_ivl_177", 31 0, L_0x102f0dd70;  1 drivers
v0x10ae36140_0 .net *"_ivl_18", 0 0, L_0x12bad9b50;  1 drivers
L_0x138043e80 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x10ae361d0_0 .net *"_ivl_180", 26 0, L_0x138043e80;  1 drivers
L_0x138043ec8 .functor BUFT 1, C4<00000000000000000000000000011100>, C4<0>, C4<0>, C4<0>;
v0x10ae36270_0 .net/2u *"_ivl_181", 31 0, L_0x138043ec8;  1 drivers
v0x10ae36320_0 .net *"_ivl_183", 0 0, L_0x102f0d8d0;  1 drivers
v0x10ae363c0_0 .net *"_ivl_186", 31 0, L_0x102f0d9f0;  1 drivers
v0x10ae36470_0 .net *"_ivl_188", 31 0, L_0x102f0de10;  1 drivers
v0x10ae36520_0 .net *"_ivl_19", 0 0, L_0x12bad9bf0;  1 drivers
L_0x138043f10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x10ae365d0_0 .net *"_ivl_191", 31 0, L_0x138043f10;  1 drivers
v0x10ae36680_0 .net *"_ivl_194", 31 0, L_0x102f0e080;  1 drivers
v0x10ae36730_0 .net *"_ivl_197", 0 0, L_0x102f0e5c0;  1 drivers
v0x10ae367e0_0 .net *"_ivl_200", 0 0, L_0x102f0e630;  1 drivers
v0x10ae36890_0 .net *"_ivl_201", 0 0, L_0x102f0e6d0;  1 drivers
v0x10ae36940_0 .net *"_ivl_203", 0 0, L_0x102f0e840;  1 drivers
L_0x138043f58 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x10ae369f0_0 .net/2u *"_ivl_205", 30 0, L_0x138043f58;  1 drivers
v0x10ae36aa0_0 .net *"_ivl_207", 31 0, L_0x102f0e8f0;  1 drivers
v0x10ae36b50_0 .net *"_ivl_210", 30 0, L_0x102f0e320;  1 drivers
v0x10ae36c00_0 .net *"_ivl_211", 31 0, L_0x102f0e3c0;  1 drivers
v0x10ae36cb0_0 .net *"_ivl_24", 0 0, L_0x12bad9d70;  1 drivers
v0x10ae36d60_0 .net *"_ivl_25", 0 0, L_0x12bad9e70;  1 drivers
v0x10ae36e10_0 .net *"_ivl_30", 0 0, L_0x12bada030;  1 drivers
v0x10ae36ec0_0 .net *"_ivl_31", 0 0, L_0x12bada0d0;  1 drivers
v0x10ae36f70_0 .net *"_ivl_36", 0 0, L_0x12bada270;  1 drivers
v0x10ae37020_0 .net *"_ivl_37", 0 0, L_0x12bada380;  1 drivers
L_0x138042140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x10ae370d0_0 .net *"_ivl_45", 31 0, L_0x138042140;  1 drivers
v0x10ae37180_0 .net *"_ivl_48", 31 0, L_0x12bada790;  1 drivers
L_0x138042188 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x10ae37230_0 .net *"_ivl_51", 31 0, L_0x138042188;  1 drivers
v0x10ae372e0_0 .net *"_ivl_54", 31 0, L_0x12badab10;  1 drivers
v0x10ae37390_0 .net *"_ivl_62", 30 0, L_0x12baf4f30;  1 drivers
v0x10ae37440_0 .net *"_ivl_64", 30 0, L_0x12baf5050;  1 drivers
v0x10ae374f0_0 .net *"_ivl_65", 0 0, L_0x12baf4e90;  1 drivers
L_0x138042ec0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x10ae37590_0 .net/2u *"_ivl_67", 0 0, L_0x138042ec0;  1 drivers
L_0x138042f08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10ae35f60_0 .net/2u *"_ivl_69", 0 0, L_0x138042f08;  1 drivers
v0x10ae36010_0 .net *"_ivl_98", 2 0, L_0x12baf6dc0;  1 drivers
v0x10ae37620_0 .net "add_m", 32 0, L_0x12baf8ed0;  1 drivers
v0x10ae376b0_0 .net "add_m_in1", 31 0, L_0x12bad8cd0;  1 drivers
v0x10ae37740_0 .net "diff", 8 0, L_0x12baf6a70;  1 drivers
v0x10ae377d0_0 .net "done", 0 0, L_0x102f0ed50;  alias, 1 drivers
v0x10ae37860_0 .net "e1", 1 0, L_0x12bae7ae0;  1 drivers
v0x10ae378f0_0 .net "e2", 1 0, L_0x12baf4a00;  1 drivers
v0x10ae37980_0 .net "e_o", 1 0, L_0x102f0a320;  1 drivers
v0x10ae37a10_0 .net "exp_diff", 4 0, L_0x12baf6ee0;  1 drivers
v0x10ae37aa0_0 .net "in1", 31 0, v0x12baa5730_0;  alias, 1 drivers
v0x10ae37b50_0 .net "in1_gt_in2", 0 0, L_0x12baf51a0;  1 drivers
v0x10ae37be0_0 .net "in2", 31 0, v0x12baa57e0_0;  alias, 1 drivers
v0x10ae37ca0_0 .net "inf", 0 0, L_0x12bada510;  alias, 1 drivers
v0x10ae37d30_0 .net "inf1", 0 0, L_0x12bad9c60;  1 drivers
v0x10ae37dd0_0 .net "inf2", 0 0, L_0x12bad9f40;  1 drivers
v0x10ae37e70_0 .net "le", 1 0, L_0x12baf5a60;  1 drivers
v0x10ae37f20_0 .net "le_o", 8 0, L_0x102f0a500;  1 drivers
v0x10ae37fe0_0 .net "le_o_tmp", 8 0, L_0x102f0a040;  1 drivers
v0x10ae38070_0 .net "left_shift", 4 0, L_0x102f080f0;  1 drivers
v0x10ae38110_0 .net "lm", 30 0, L_0x12baf5d90;  1 drivers
v0x10ae381c0_0 .net "lr", 4 0, L_0x12baf5240;  1 drivers
v0x10ae38280_0 .net "lr_N", 5 0, L_0x12baf61d0;  1 drivers
v0x10ae38330_0 .net "lrc", 0 0, L_0x12baf5590;  1 drivers
v0x10ae383e0_0 .net "ls", 0 0, L_0x12baf5300;  1 drivers
v0x10ae38470_0 .net "m1", 30 0, L_0x12baf4c50;  1 drivers
v0x10ae38510_0 .net "m2", 30 0, L_0x12baf4d70;  1 drivers
v0x10ae385c0_0 .net "mant1", 29 0, L_0x12bae7c10;  1 drivers
v0x10ae38680_0 .net "mant2", 29 0, L_0x12baf4b30;  1 drivers
v0x10ae38730_0 .net "mant_ovf", 1 0, L_0x12baf90b0;  1 drivers
v0x10ae387d0_0 .net "op", 0 0, L_0x12baf53e0;  1 drivers
v0x10ae38880_0 .net "out", 31 0, L_0x102f0e4a0;  alias, 1 drivers
v0x10ae38920_0 .net "r_o", 4 0, L_0x102f0b3f0;  1 drivers
v0x10ae38a00_0 .net "rc1", 0 0, L_0x12badaf50;  1 drivers
v0x10ae38a90_0 .net "rc2", 0 0, L_0x12bae7da0;  1 drivers
v0x10ae38b40_0 .net "regime1", 4 0, L_0x12bae6180;  1 drivers
v0x10ae38bf0_0 .net "regime2", 4 0, L_0x12baf30c0;  1 drivers
v0x10ae38ca0_0 .net "rnd_ulp", 31 0, L_0x102f0d750;  1 drivers
v0x10ae38d50_0 .net "s1", 0 0, L_0x12bad95f0;  1 drivers
v0x10ae38de0_0 .net "s2", 0 0, L_0x12bad9690;  1 drivers
v0x10ae38e70_0 .net "se", 1 0, L_0x12baf5bf0;  1 drivers
v0x10ae38f20_0 .net "sm", 30 0, L_0x12baf5b00;  1 drivers
v0x10ae38fd0_0 .net "sr", 4 0, L_0x12baf5900;  1 drivers
v0x10ae39090_0 .net "sr_N", 5 0, L_0x12baf66b0;  1 drivers
v0x10ae39140_0 .net "src", 0 0, L_0x12baf5700;  1 drivers
v0x10ae391f0_0 .net "start", 0 0, L_0x102f0ef10;  1 drivers
v0x10ae39280_0 .net "start0", 0 0, L_0x12bad9580;  1 drivers
v0x10ae39310_0 .net "tmp1_o", 98 0, L_0x102f0cb30;  1 drivers
v0x10ae393d0_0 .net "tmp1_oN", 31 0, L_0x102f0e1c0;  1 drivers
v0x10ae39470_0 .net "tmp1_o_rnd", 31 0, L_0x102f0e280;  1 drivers
v0x10ae39520_0 .net "tmp1_o_rnd_ulp", 32 0, L_0x102f0db90;  1 drivers
v0x10ae39600_0 .net "tmp_o", 66 0, L_0x12bad93c0;  1 drivers
v0x10ae396b0_0 .net "ulp", 0 0, L_0x102f0d6a0;  1 drivers
v0x10ae39750_0 .net "xin1", 31 0, L_0x12baa7af0;  1 drivers
v0x10ae397f0_0 .net "xin2", 31 0, L_0x12baa7da0;  1 drivers
v0x10ae398a0_0 .net "zero", 0 0, L_0x12bada600;  alias, 1 drivers
v0x10ae39930_0 .net "zero1", 0 0, L_0x12bada180;  1 drivers
v0x10ae399d0_0 .net "zero2", 0 0, L_0x12bada450;  1 drivers
v0x10ae39a70_0 .net "zero_tmp1", 0 0, L_0x12bad9820;  1 drivers
v0x10ae39b10_0 .net "zero_tmp2", 0 0, L_0x12bad9a00;  1 drivers
L_0x12bad8e30 .part L_0x102f0a500, 7, 1;
L_0x12bad9240 .part L_0x102f0a500, 7, 1;
L_0x12bad92e0 .part L_0x102f09a70, 0, 31;
L_0x12bad95f0 .part v0x12baa5730_0, 31, 1;
L_0x12bad9690 .part v0x12baa57e0_0, 31, 1;
L_0x12bad9780 .part v0x12baa5730_0, 0, 31;
L_0x12bad9820 .reduce/or L_0x12bad9780;
L_0x12bad9960 .part v0x12baa57e0_0, 0, 31;
L_0x12bad9a00 .reduce/or L_0x12bad9960;
L_0x12bad9b50 .part v0x12baa5730_0, 31, 1;
L_0x12bad9d70 .part v0x12baa57e0_0, 31, 1;
L_0x12bada030 .part v0x12baa5730_0, 31, 1;
L_0x12bada270 .part v0x12baa57e0_0, 31, 1;
L_0x12bada790 .arith/sub 32, L_0x138042140, v0x12baa5730_0;
L_0x12baa7af0 .functor MUXZ 32, v0x12baa5730_0, L_0x12bada790, L_0x12bad95f0, C4<>;
L_0x12badab10 .arith/sub 32, L_0x138042188, v0x12baa57e0_0;
L_0x12baa7da0 .functor MUXZ 32, v0x12baa57e0_0, L_0x12badab10, L_0x12bad9690, C4<>;
L_0x12baf4c50 .concat [ 30 1 0 0], L_0x12bae7c10, L_0x12bad9820;
L_0x12baf4d70 .concat [ 30 1 0 0], L_0x12baf4b30, L_0x12bad9a00;
L_0x12baf4f30 .part L_0x12baa7af0, 0, 31;
L_0x12baf5050 .part L_0x12baa7da0, 0, 31;
L_0x12baf4e90 .cmp/ge 31, L_0x12baf4f30, L_0x12baf5050;
L_0x12baf51a0 .functor MUXZ 1, L_0x138042f08, L_0x138042ec0, L_0x12baf4e90, C4<>;
L_0x12baf5300 .functor MUXZ 1, L_0x12bad9690, L_0x12bad95f0, L_0x12baf51a0, C4<>;
L_0x12baf5590 .functor MUXZ 1, L_0x12bae7da0, L_0x12badaf50, L_0x12baf51a0, C4<>;
L_0x12baf5700 .functor MUXZ 1, L_0x12badaf50, L_0x12bae7da0, L_0x12baf51a0, C4<>;
L_0x12baf5240 .functor MUXZ 5, L_0x12baf30c0, L_0x12bae6180, L_0x12baf51a0, C4<>;
L_0x12baf5900 .functor MUXZ 5, L_0x12bae6180, L_0x12baf30c0, L_0x12baf51a0, C4<>;
L_0x12baf5a60 .functor MUXZ 2, L_0x12baf4a00, L_0x12bae7ae0, L_0x12baf51a0, C4<>;
L_0x12baf5bf0 .functor MUXZ 2, L_0x12bae7ae0, L_0x12baf4a00, L_0x12baf51a0, C4<>;
L_0x12baf5d90 .functor MUXZ 31, L_0x12baf4d70, L_0x12baf4c50, L_0x12baf51a0, C4<>;
L_0x12baf5b00 .functor MUXZ 31, L_0x12baf4c50, L_0x12baf4d70, L_0x12baf51a0, C4<>;
L_0x12baf6b70 .concat [ 2 6 0 0], L_0x12baf5a60, L_0x12baf61d0;
L_0x12baf5e30 .concat [ 2 6 0 0], L_0x12baf5bf0, L_0x12baf66b0;
L_0x12baf6dc0 .part L_0x12baf6a70, 5, 3;
L_0x12baf6c70 .reduce/or L_0x12baf6dc0;
L_0x12baf7000 .part L_0x12baf6a70, 0, 5;
L_0x12baf6ee0 .functor MUXZ 5, L_0x12baf7000, L_0x138043190, L_0x12baf6c70, C4<>;
L_0x12baf90b0 .part L_0x12baf8ed0, 31, 2;
L_0x12baf70a0 .part L_0x12baf8ed0, 32, 1;
L_0x12baf9330 .part L_0x12baf8ed0, 31, 1;
L_0x12baf91b0 .part L_0x12baf8ed0, 0, 31;
L_0x12baf9520 .concat [ 31 1 0 0], L_0x12baf91b0, L_0x12baf7160;
L_0x102f09930 .part L_0x12baf8ed0, 1, 32;
L_0x102f099d0 .part L_0x102f09840, 31, 1;
L_0x12baf9600 .part L_0x102f09840, 0, 31;
L_0x102f09be0 .concat [ 1 31 0 0], L_0x138043a00, L_0x12baf9600;
L_0x102f09a70 .functor MUXZ 32, L_0x102f09be0, L_0x102f09840, L_0x102f099d0, C4<>;
L_0x102f0a1c0 .concat [ 2 6 0 0], L_0x12baf5a60, L_0x12baf61d0;
L_0x102f09c80 .concat [ 5 3 0 0], L_0x102f080f0, L_0x138043ad8;
L_0x102f0a680 .part L_0x12baf90b0, 1, 1;
L_0x102f0b4d0 .part L_0x102f0a500, 0, 8;
L_0x102f0cc20 .concat [ 32 67 0 0], L_0x138043d60, L_0x12bad93c0;
L_0x102f0a760 .part L_0x102f0cb30, 36, 1;
L_0x102f0a800 .part L_0x102f0cb30, 35, 1;
L_0x102f0cd00 .part L_0x102f0cb30, 34, 1;
L_0x102f0cda0 .part L_0x102f0cb30, 0, 34;
L_0x102f0d100 .reduce/or L_0x102f0cda0;
L_0x102f0d750 .concat [ 1 31 0 0], L_0x102f0d6a0, L_0x138043da8;
L_0x102f0dc90 .part L_0x102f0cb30, 35, 32;
L_0x102f0dd70 .concat [ 5 27 0 0], L_0x102f0b3f0, L_0x138043e80;
L_0x102f0d8d0 .cmp/gt 32, L_0x138043ec8, L_0x102f0dd70;
L_0x102f0d9f0 .part L_0x102f0db90, 0, 32;
L_0x102f0de10 .part L_0x102f0cb30, 35, 32;
L_0x102f0e280 .functor MUXZ 32, L_0x102f0de10, L_0x102f0d9f0, L_0x102f0d8d0, C4<>;
L_0x102f0e080 .arith/sub 32, L_0x138043f10, L_0x102f0e280;
L_0x102f0e1c0 .functor MUXZ 32, L_0x102f0e280, L_0x102f0e080, L_0x12baf5300, C4<>;
L_0x102f0e630 .part L_0x102f09a70, 31, 1;
L_0x102f0e8f0 .concat [ 31 1 0 0], L_0x138043f58, L_0x12bada510;
L_0x102f0e320 .part L_0x102f0e1c0, 1, 31;
L_0x102f0e3c0 .concat [ 31 1 0 0], L_0x102f0e320, L_0x12baf5300;
L_0x102f0e4a0 .functor MUXZ 32, L_0x102f0e3c0, L_0x102f0e8f0, L_0x102f0e840, C4<>;
S_0x11b2c7000 .scope module, "dsl1" "DSR_left_N_S" 4 108, 4 285 0, S_0x11b2c6b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x11b2c6dd0 .param/l "N" 0 4 286, +C4<00000000000000000000000000100000>;
P_0x11b2c6e10 .param/l "S" 0 4 287, C4<00000000000000000000000000000101>;
L_0x102f09840 .functor BUFZ 32, L_0x102f09290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1380439b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2c8820_0 .net *"_ivl_11", 0 0, L_0x1380439b8;  1 drivers
v0x11b2c88e0_0 .net *"_ivl_6", 0 0, L_0x102f093b0;  1 drivers
v0x11b2c8990_0 .net *"_ivl_7", 31 0, L_0x102f09540;  1 drivers
v0x11b2c8a50_0 .net *"_ivl_9", 30 0, L_0x102f09480;  1 drivers
v0x11b2c8b00_0 .net "a", 31 0, L_0x102f09930;  1 drivers
v0x11b2c8bf0_0 .net "b", 4 0, L_0x102f080f0;  alias, 1 drivers
v0x11b2c8ca0_0 .net "c", 31 0, L_0x102f09840;  alias, 1 drivers
v0x11b2c8d50 .array "tmp", 0 4;
v0x11b2c8d50_0 .net v0x11b2c8d50 0, 31 0, L_0x102f096e0; 1 drivers
v0x11b2c8d50_1 .net v0x11b2c8d50 1, 31 0, L_0x102f085b0; 1 drivers
v0x11b2c8d50_2 .net v0x11b2c8d50 2, 31 0, L_0x102f089f0; 1 drivers
v0x11b2c8d50_3 .net v0x11b2c8d50 3, 31 0, L_0x102f08e10; 1 drivers
v0x11b2c8d50_4 .net v0x11b2c8d50 4, 31 0, L_0x102f09290; 1 drivers
L_0x102f082b0 .part L_0x102f080f0, 1, 1;
L_0x102f08710 .part L_0x102f080f0, 2, 1;
L_0x102f08b10 .part L_0x102f080f0, 3, 1;
L_0x102f08f30 .part L_0x102f080f0, 4, 1;
L_0x102f093b0 .part L_0x102f080f0, 0, 1;
L_0x102f09480 .part L_0x102f09930, 0, 31;
L_0x102f09540 .concat [ 1 31 0 0], L_0x1380439b8, L_0x102f09480;
L_0x102f096e0 .functor MUXZ 32, L_0x102f09930, L_0x102f09540, L_0x102f093b0, C4<>;
S_0x11b2c7380 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x11b2c7000;
 .timescale -9 -12;
P_0x11b2c7560 .param/l "i" 1 4 296, +C4<01>;
v0x11b2c7600_0 .net *"_ivl_1", 0 0, L_0x102f082b0;  1 drivers
v0x11b2c7690_0 .net *"_ivl_3", 31 0, L_0x102f08450;  1 drivers
v0x11b2c7720_0 .net *"_ivl_5", 29 0, L_0x102f08350;  1 drivers
L_0x138043898 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11b2c77b0_0 .net *"_ivl_7", 1 0, L_0x138043898;  1 drivers
L_0x102f08350 .part L_0x102f096e0, 0, 30;
L_0x102f08450 .concat [ 2 30 0 0], L_0x138043898, L_0x102f08350;
L_0x102f085b0 .functor MUXZ 32, L_0x102f096e0, L_0x102f08450, L_0x102f082b0, C4<>;
S_0x11b2c7850 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x11b2c7000;
 .timescale -9 -12;
P_0x11b2c7a30 .param/l "i" 1 4 296, +C4<010>;
v0x11b2c7ac0_0 .net *"_ivl_1", 0 0, L_0x102f08710;  1 drivers
v0x11b2c7b70_0 .net *"_ivl_3", 31 0, L_0x102f08890;  1 drivers
v0x11b2c7c20_0 .net *"_ivl_5", 27 0, L_0x102f087b0;  1 drivers
L_0x1380438e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x11b2c7ce0_0 .net *"_ivl_7", 3 0, L_0x1380438e0;  1 drivers
L_0x102f087b0 .part L_0x102f085b0, 0, 28;
L_0x102f08890 .concat [ 4 28 0 0], L_0x1380438e0, L_0x102f087b0;
L_0x102f089f0 .functor MUXZ 32, L_0x102f085b0, L_0x102f08890, L_0x102f08710, C4<>;
S_0x11b2c7d90 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x11b2c7000;
 .timescale -9 -12;
P_0x11b2c7f80 .param/l "i" 1 4 296, +C4<011>;
v0x11b2c8010_0 .net *"_ivl_1", 0 0, L_0x102f08b10;  1 drivers
v0x11b2c80c0_0 .net *"_ivl_3", 31 0, L_0x102f08cb0;  1 drivers
v0x11b2c8170_0 .net *"_ivl_5", 23 0, L_0x102f08bb0;  1 drivers
L_0x138043928 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x11b2c8230_0 .net *"_ivl_7", 7 0, L_0x138043928;  1 drivers
L_0x102f08bb0 .part L_0x102f089f0, 0, 24;
L_0x102f08cb0 .concat [ 8 24 0 0], L_0x138043928, L_0x102f08bb0;
L_0x102f08e10 .functor MUXZ 32, L_0x102f089f0, L_0x102f08cb0, L_0x102f08b10, C4<>;
S_0x11b2c82e0 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 296, 4 296 0, S_0x11b2c7000;
 .timescale -9 -12;
P_0x11b2c84b0 .param/l "i" 1 4 296, +C4<0100>;
v0x11b2c8550_0 .net *"_ivl_1", 0 0, L_0x102f08f30;  1 drivers
v0x11b2c8600_0 .net *"_ivl_3", 31 0, L_0x102f091b0;  1 drivers
v0x11b2c86b0_0 .net *"_ivl_5", 15 0, L_0x102f090d0;  1 drivers
L_0x138043970 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11b2c8770_0 .net *"_ivl_7", 15 0, L_0x138043970;  1 drivers
L_0x102f090d0 .part L_0x102f08e10, 0, 16;
L_0x102f091b0 .concat [ 16 16 0 0], L_0x138043970, L_0x102f090d0;
L_0x102f09290 .functor MUXZ 32, L_0x102f08e10, L_0x102f091b0, L_0x102f08f30, C4<>;
S_0x11b2c8ea0 .scope module, "dsr1" "DSR_right_N_S" 4 86, 4 306 0, S_0x11b2c6b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x11b2c9070 .param/l "N" 0 4 307, +C4<00000000000000000000000000100000>;
P_0x11b2c90b0 .param/l "S" 0 4 308, C4<00000000000000000000000000000101>;
L_0x12baf87c0 .functor BUFZ 32, L_0x12baf8230, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1380432f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2ca710_0 .net *"_ivl_11", 0 0, L_0x1380432f8;  1 drivers
v0x11b2ca7d0_0 .net *"_ivl_6", 0 0, L_0x12baf8350;  1 drivers
v0x11b2ca880_0 .net *"_ivl_7", 31 0, L_0x12baf84c0;  1 drivers
v0x11b2ca940_0 .net *"_ivl_9", 30 0, L_0x12baf8420;  1 drivers
v0x11b2ca9f0_0 .net "a", 31 0, L_0x12bad84c0;  alias, 1 drivers
v0x11b2caae0_0 .net "b", 4 0, L_0x12baf7210;  alias, 1 drivers
v0x11b2cab90_0 .net "c", 31 0, L_0x12baf87c0;  alias, 1 drivers
v0x11b2cac40 .array "tmp", 0 4;
v0x11b2cac40_0 .net v0x11b2cac40 0, 31 0, L_0x12baf8660; 1 drivers
v0x11b2cac40_1 .net v0x11b2cac40 1, 31 0, L_0x12baf75d0; 1 drivers
v0x11b2cac40_2 .net v0x11b2cac40 2, 31 0, L_0x12baf7a10; 1 drivers
v0x11b2cac40_3 .net v0x11b2cac40 3, 31 0, L_0x12baf7e30; 1 drivers
v0x11b2cac40_4 .net v0x11b2cac40 4, 31 0, L_0x12baf8230; 1 drivers
L_0x12baf7370 .part L_0x12baf7210, 1, 1;
L_0x12baf7730 .part L_0x12baf7210, 2, 1;
L_0x12baf7b30 .part L_0x12baf7210, 3, 1;
L_0x12baf7f50 .part L_0x12baf7210, 4, 1;
L_0x12baf8350 .part L_0x12baf7210, 0, 1;
L_0x12baf8420 .part L_0x12bad84c0, 1, 31;
L_0x12baf84c0 .concat [ 31 1 0 0], L_0x12baf8420, L_0x1380432f8;
L_0x12baf8660 .functor MUXZ 32, L_0x12bad84c0, L_0x12baf84c0, L_0x12baf8350, C4<>;
S_0x11b2c9280 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x11b2c8ea0;
 .timescale -9 -12;
P_0x11b2c9450 .param/l "i" 1 4 317, +C4<01>;
v0x11b2c94f0_0 .net *"_ivl_1", 0 0, L_0x12baf7370;  1 drivers
v0x11b2c9580_0 .net *"_ivl_3", 31 0, L_0x12baf74b0;  1 drivers
v0x11b2c9610_0 .net *"_ivl_5", 29 0, L_0x12baf7410;  1 drivers
L_0x1380431d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11b2c96a0_0 .net *"_ivl_7", 1 0, L_0x1380431d8;  1 drivers
L_0x12baf7410 .part L_0x12baf8660, 2, 30;
L_0x12baf74b0 .concat [ 30 2 0 0], L_0x12baf7410, L_0x1380431d8;
L_0x12baf75d0 .functor MUXZ 32, L_0x12baf8660, L_0x12baf74b0, L_0x12baf7370, C4<>;
S_0x11b2c9740 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x11b2c8ea0;
 .timescale -9 -12;
P_0x11b2c9920 .param/l "i" 1 4 317, +C4<010>;
v0x11b2c99b0_0 .net *"_ivl_1", 0 0, L_0x12baf7730;  1 drivers
v0x11b2c9a60_0 .net *"_ivl_3", 31 0, L_0x12baf78f0;  1 drivers
v0x11b2c9b10_0 .net *"_ivl_5", 27 0, L_0x12baf7850;  1 drivers
L_0x138043220 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x11b2c9bd0_0 .net *"_ivl_7", 3 0, L_0x138043220;  1 drivers
L_0x12baf7850 .part L_0x12baf75d0, 4, 28;
L_0x12baf78f0 .concat [ 28 4 0 0], L_0x12baf7850, L_0x138043220;
L_0x12baf7a10 .functor MUXZ 32, L_0x12baf75d0, L_0x12baf78f0, L_0x12baf7730, C4<>;
S_0x11b2c9c80 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x11b2c8ea0;
 .timescale -9 -12;
P_0x11b2c9e70 .param/l "i" 1 4 317, +C4<011>;
v0x11b2c9f00_0 .net *"_ivl_1", 0 0, L_0x12baf7b30;  1 drivers
v0x11b2c9fb0_0 .net *"_ivl_3", 31 0, L_0x12baf7cd0;  1 drivers
v0x11b2ca060_0 .net *"_ivl_5", 23 0, L_0x12baf7bd0;  1 drivers
L_0x138043268 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x11b2ca120_0 .net *"_ivl_7", 7 0, L_0x138043268;  1 drivers
L_0x12baf7bd0 .part L_0x12baf7a10, 8, 24;
L_0x12baf7cd0 .concat [ 24 8 0 0], L_0x12baf7bd0, L_0x138043268;
L_0x12baf7e30 .functor MUXZ 32, L_0x12baf7a10, L_0x12baf7cd0, L_0x12baf7b30, C4<>;
S_0x11b2ca1d0 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 317, 4 317 0, S_0x11b2c8ea0;
 .timescale -9 -12;
P_0x11b2ca3a0 .param/l "i" 1 4 317, +C4<0100>;
v0x11b2ca440_0 .net *"_ivl_1", 0 0, L_0x12baf7f50;  1 drivers
v0x11b2ca4f0_0 .net *"_ivl_3", 31 0, L_0x12baf80d0;  1 drivers
v0x11b2ca5a0_0 .net *"_ivl_5", 15 0, L_0x12baf7ff0;  1 drivers
L_0x1380432b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11b2ca660_0 .net *"_ivl_7", 15 0, L_0x1380432b0;  1 drivers
L_0x12baf7ff0 .part L_0x12baf7e30, 16, 16;
L_0x12baf80d0 .concat [ 16 16 0 0], L_0x12baf7ff0, L_0x1380432b0;
L_0x12baf8230 .functor MUXZ 32, L_0x12baf7e30, L_0x12baf80d0, L_0x12baf7f50, C4<>;
S_0x11b2cad90 .scope module, "dsr2" "DSR_right_N_S" 4 134, 4 306 0, S_0x11b2c6b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 99 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 99 "c";
P_0x11b2caf50 .param/l "N" 0 4 307, +C4<00000000000000000000000000000000000000000000000000000000001100011>;
P_0x11b2caf90 .param/l "S" 0 4 308, C4<00000000000000000000000000000101>;
L_0x102f0cb30 .functor BUFZ 99, L_0x102f0c4e0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x138043d18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2cc640_0 .net *"_ivl_11", 0 0, L_0x138043d18;  1 drivers
v0x11b2cc700_0 .net *"_ivl_6", 0 0, L_0x102f0c600;  1 drivers
v0x11b2cc7b0_0 .net *"_ivl_7", 98 0, L_0x102f0c870;  1 drivers
v0x11b2cc870_0 .net *"_ivl_9", 97 0, L_0x102f0c7d0;  1 drivers
v0x11b2cc920_0 .net "a", 98 0, L_0x102f0cc20;  1 drivers
v0x11b2cca10_0 .net "b", 4 0, L_0x102f0b3f0;  alias, 1 drivers
v0x11b2ccac0_0 .net "c", 98 0, L_0x102f0cb30;  alias, 1 drivers
v0x11b2ccb70 .array "tmp", 0 4;
v0x11b2ccb70_0 .net v0x11b2ccb70 0, 98 0, L_0x102f0c9d0; 1 drivers
v0x11b2ccb70_1 .net v0x11b2ccb70 1, 98 0, L_0x102f0b890; 1 drivers
v0x11b2ccb70_2 .net v0x11b2ccb70 2, 98 0, L_0x102f0bcb0; 1 drivers
v0x11b2ccb70_3 .net v0x11b2ccb70 3, 98 0, L_0x102f0c0d0; 1 drivers
v0x11b2ccb70_4 .net v0x11b2ccb70 4, 98 0, L_0x102f0c4e0; 1 drivers
L_0x102f0b570 .part L_0x102f0b3f0, 1, 1;
L_0x102f0b9f0 .part L_0x102f0b3f0, 2, 1;
L_0x102f0bdd0 .part L_0x102f0b3f0, 3, 1;
L_0x102f0c1f0 .part L_0x102f0b3f0, 4, 1;
L_0x102f0c600 .part L_0x102f0b3f0, 0, 1;
L_0x102f0c7d0 .part L_0x102f0cc20, 1, 98;
L_0x102f0c870 .concat [ 98 1 0 0], L_0x102f0c7d0, L_0x138043d18;
L_0x102f0c9d0 .functor MUXZ 99, L_0x102f0cc20, L_0x102f0c870, L_0x102f0c600, C4<>;
S_0x11b2cb1c0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x11b2cad90;
 .timescale -9 -12;
P_0x11b2cb380 .param/l "i" 1 4 317, +C4<01>;
v0x11b2cb420_0 .net *"_ivl_1", 0 0, L_0x102f0b570;  1 drivers
v0x11b2cb4b0_0 .net *"_ivl_3", 98 0, L_0x102f0b730;  1 drivers
v0x11b2cb540_0 .net *"_ivl_5", 96 0, L_0x102f0b690;  1 drivers
L_0x138043bf8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11b2cb5d0_0 .net *"_ivl_7", 1 0, L_0x138043bf8;  1 drivers
L_0x102f0b690 .part L_0x102f0c9d0, 2, 97;
L_0x102f0b730 .concat [ 97 2 0 0], L_0x102f0b690, L_0x138043bf8;
L_0x102f0b890 .functor MUXZ 99, L_0x102f0c9d0, L_0x102f0b730, L_0x102f0b570, C4<>;
S_0x11b2cb670 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x11b2cad90;
 .timescale -9 -12;
P_0x11b2cb850 .param/l "i" 1 4 317, +C4<010>;
v0x11b2cb8e0_0 .net *"_ivl_1", 0 0, L_0x102f0b9f0;  1 drivers
v0x11b2cb990_0 .net *"_ivl_3", 98 0, L_0x102f0bb70;  1 drivers
v0x11b2cba40_0 .net *"_ivl_5", 94 0, L_0x102f0ba90;  1 drivers
L_0x138043c40 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x11b2cbb00_0 .net *"_ivl_7", 3 0, L_0x138043c40;  1 drivers
L_0x102f0ba90 .part L_0x102f0b890, 4, 95;
L_0x102f0bb70 .concat [ 95 4 0 0], L_0x102f0ba90, L_0x138043c40;
L_0x102f0bcb0 .functor MUXZ 99, L_0x102f0b890, L_0x102f0bb70, L_0x102f0b9f0, C4<>;
S_0x11b2cbbb0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x11b2cad90;
 .timescale -9 -12;
P_0x11b2cbda0 .param/l "i" 1 4 317, +C4<011>;
v0x11b2cbe30_0 .net *"_ivl_1", 0 0, L_0x102f0bdd0;  1 drivers
v0x11b2cbee0_0 .net *"_ivl_3", 98 0, L_0x102f0bf70;  1 drivers
v0x11b2cbf90_0 .net *"_ivl_5", 90 0, L_0x102f0be70;  1 drivers
L_0x138043c88 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x11b2cc050_0 .net *"_ivl_7", 7 0, L_0x138043c88;  1 drivers
L_0x102f0be70 .part L_0x102f0bcb0, 8, 91;
L_0x102f0bf70 .concat [ 91 8 0 0], L_0x102f0be70, L_0x138043c88;
L_0x102f0c0d0 .functor MUXZ 99, L_0x102f0bcb0, L_0x102f0bf70, L_0x102f0bdd0, C4<>;
S_0x11b2cc100 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 317, 4 317 0, S_0x11b2cad90;
 .timescale -9 -12;
P_0x11b2cc2d0 .param/l "i" 1 4 317, +C4<0100>;
v0x11b2cc370_0 .net *"_ivl_1", 0 0, L_0x102f0c1f0;  1 drivers
v0x11b2cc420_0 .net *"_ivl_3", 98 0, L_0x102f0c380;  1 drivers
v0x11b2cc4d0_0 .net *"_ivl_5", 82 0, L_0x102f0c290;  1 drivers
L_0x138043cd0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11b2cc590_0 .net *"_ivl_7", 15 0, L_0x138043cd0;  1 drivers
L_0x102f0c290 .part L_0x102f0c0d0, 16, 83;
L_0x102f0c380 .concat [ 83 16 0 0], L_0x102f0c290, L_0x138043cd0;
L_0x102f0c4e0 .functor MUXZ 99, L_0x102f0c0d0, L_0x102f0c380, L_0x102f0c1f0, C4<>;
S_0x11b2cccc0 .scope generate, "genblk1" "genblk1" 4 78, 4 78 0, S_0x11b2c6b10;
 .timescale -9 -12;
L_0x138042068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2cce80_0 .net/2u *"_ivl_0", 0 0, L_0x138042068;  1 drivers
L_0x12bad84c0 .concat [ 1 31 0 0], L_0x138042068, L_0x12baf5b00;
S_0x11b2ccf40 .scope generate, "genblk2" "genblk2" 4 91, 4 91 0, S_0x11b2c6b10;
 .timescale -9 -12;
L_0x1380420b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2cd140_0 .net/2u *"_ivl_0", 0 0, L_0x1380420b0;  1 drivers
L_0x12bad8cd0 .concat [ 1 31 0 0], L_0x1380420b0, L_0x12baf5d90;
S_0x11b2cd1e0 .scope generate, "genblk3" "genblk3" 4 124, 4 124 0, S_0x11b2c6b10;
 .timescale -9 -12;
L_0x12bad8f10 .functor NOT 1, L_0x12bad8e30, C4<0>, C4<0>, C4<0>;
v0x11b2cd3a0_0 .net *"_ivl_0", 0 0, L_0x12bad8e30;  1 drivers
v0x11b2cd460_0 .net *"_ivl_1", 0 0, L_0x12bad8f10;  1 drivers
v0x11b2cd500_0 .net *"_ivl_3", 31 0, L_0x12bad8fd0;  1 drivers
v0x11b2cd5b0_0 .net *"_ivl_5", 0 0, L_0x12bad9240;  1 drivers
v0x11b2cd660_0 .net *"_ivl_6", 30 0, L_0x12bad92e0;  1 drivers
L_0x1380420f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2cd750_0 .net/2u *"_ivl_7", 0 0, L_0x1380420f8;  1 drivers
LS_0x12bad8fd0_0_0 .concat [ 1 1 1 1], L_0x12bad8f10, L_0x12bad8f10, L_0x12bad8f10, L_0x12bad8f10;
LS_0x12bad8fd0_0_4 .concat [ 1 1 1 1], L_0x12bad8f10, L_0x12bad8f10, L_0x12bad8f10, L_0x12bad8f10;
LS_0x12bad8fd0_0_8 .concat [ 1 1 1 1], L_0x12bad8f10, L_0x12bad8f10, L_0x12bad8f10, L_0x12bad8f10;
LS_0x12bad8fd0_0_12 .concat [ 1 1 1 1], L_0x12bad8f10, L_0x12bad8f10, L_0x12bad8f10, L_0x12bad8f10;
LS_0x12bad8fd0_0_16 .concat [ 1 1 1 1], L_0x12bad8f10, L_0x12bad8f10, L_0x12bad8f10, L_0x12bad8f10;
LS_0x12bad8fd0_0_20 .concat [ 1 1 1 1], L_0x12bad8f10, L_0x12bad8f10, L_0x12bad8f10, L_0x12bad8f10;
LS_0x12bad8fd0_0_24 .concat [ 1 1 1 1], L_0x12bad8f10, L_0x12bad8f10, L_0x12bad8f10, L_0x12bad8f10;
LS_0x12bad8fd0_0_28 .concat [ 1 1 1 1], L_0x12bad8f10, L_0x12bad8f10, L_0x12bad8f10, L_0x12bad8f10;
LS_0x12bad8fd0_1_0 .concat [ 4 4 4 4], LS_0x12bad8fd0_0_0, LS_0x12bad8fd0_0_4, LS_0x12bad8fd0_0_8, LS_0x12bad8fd0_0_12;
LS_0x12bad8fd0_1_4 .concat [ 4 4 4 4], LS_0x12bad8fd0_0_16, LS_0x12bad8fd0_0_20, LS_0x12bad8fd0_0_24, LS_0x12bad8fd0_0_28;
L_0x12bad8fd0 .concat [ 16 16 0 0], LS_0x12bad8fd0_1_0, LS_0x12bad8fd0_1_4;
LS_0x12bad93c0_0_0 .concat [ 1 31 2 1], L_0x1380420f8, L_0x12bad92e0, L_0x102f0a320, L_0x12bad9240;
LS_0x12bad93c0_0_4 .concat [ 32 0 0 0], L_0x12bad8fd0;
L_0x12bad93c0 .concat [ 35 32 0 0], LS_0x12bad93c0_0_0, LS_0x12bad93c0_0_4;
S_0x11b2cd800 .scope module, "l2" "LOD_N" 4 104, 4 327 0, S_0x11b2c6b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x11b2cd9c0 .param/l "N" 0 4 338, +C4<00000000000000000000000000100000>;
P_0x11b2cda00 .param/l "S" 0 4 339, C4<00000000000000000000000000000101>;
v0x11b2e99a0_0 .net "in", 31 0, L_0x12baf9520;  alias, 1 drivers
v0x11b2e9a70_0 .net "out", 4 0, L_0x102f080f0;  alias, 1 drivers
v0x11b2e9b40_0 .net "vld", 0 0, L_0x102f07dc0;  1 drivers
S_0x11b2cdba0 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x11b2cd800;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2cda80 .param/l "N" 0 4 360, +C4<00000000000000000000000000100000>;
P_0x11b2cdac0 .param/l "S" 0 4 361, C4<00000000000000000000000000000101>;
v0x11b2e9420_0 .net "in", 31 0, L_0x12baf9520;  alias, 1 drivers
v0x11b2e94e0_0 .net "out", 4 0, L_0x102f080f0;  alias, 1 drivers
v0x11b2e95a0_0 .net "vld", 0 0, L_0x102f07dc0;  alias, 1 drivers
L_0x12bafe8b0 .part L_0x12baf9520, 0, 16;
L_0x102f07d20 .part L_0x12baf9520, 16, 16;
S_0x11b2cdf20 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b2cdba0;
 .timescale -9 -12;
L_0x102f07dc0 .functor OR 1, L_0x12bafe420, L_0x102f07890, C4<0>, C4<0>;
L_0x138043850 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2e8c20_0 .net/2u *"_ivl_4", 0 0, L_0x138043850;  1 drivers
v0x11b2e8ce0_0 .net *"_ivl_6", 4 0, L_0x102f07e90;  1 drivers
v0x11b2e8d80_0 .net *"_ivl_8", 4 0, L_0x102f07fb0;  1 drivers
v0x11b2e8e30_0 .net "out_h", 3 0, L_0x102f07ba0;  1 drivers
v0x11b2e8ef0_0 .net "out_l", 3 0, L_0x12bafe730;  1 drivers
v0x11b2e8fc0_0 .net "out_vh", 0 0, L_0x102f07890;  1 drivers
v0x11b2e9070_0 .net "out_vl", 0 0, L_0x12bafe420;  1 drivers
L_0x102f07e90 .concat [ 4 1 0 0], L_0x102f07ba0, L_0x138043850;
L_0x102f07fb0 .concat [ 4 1 0 0], L_0x12bafe730, L_0x12bafe420;
L_0x102f080f0 .functor MUXZ 5, L_0x102f07fb0, L_0x102f07e90, L_0x102f07890, C4<>;
S_0x11b2ce0f0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b2cdf20;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2cddb0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x11b2cddf0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x11b2db3f0_0 .net "in", 15 0, L_0x102f07d20;  1 drivers
v0x11b2db4b0_0 .net "out", 3 0, L_0x102f07ba0;  alias, 1 drivers
v0x11b2db560_0 .net "vld", 0 0, L_0x102f07890;  alias, 1 drivers
L_0x102f050a0 .part L_0x102f07d20, 0, 8;
L_0x102f077b0 .part L_0x102f07d20, 8, 8;
S_0x11b2ce470 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b2ce0f0;
 .timescale -9 -12;
L_0x102f07890 .functor OR 1, L_0x102f04c10, L_0x102f07320, C4<0>, C4<0>;
L_0x138043808 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2dabf0_0 .net/2u *"_ivl_4", 0 0, L_0x138043808;  1 drivers
v0x11b2dacb0_0 .net *"_ivl_6", 3 0, L_0x102f07940;  1 drivers
v0x11b2dad50_0 .net *"_ivl_8", 3 0, L_0x102f07a60;  1 drivers
v0x11b2dae00_0 .net "out_h", 2 0, L_0x102f07630;  1 drivers
v0x11b2daec0_0 .net "out_l", 2 0, L_0x102f04f20;  1 drivers
v0x11b2daf90_0 .net "out_vh", 0 0, L_0x102f07320;  1 drivers
v0x11b2db040_0 .net "out_vl", 0 0, L_0x102f04c10;  1 drivers
L_0x102f07940 .concat [ 3 1 0 0], L_0x102f07630, L_0x138043808;
L_0x102f07a60 .concat [ 3 1 0 0], L_0x102f04f20, L_0x102f04c10;
L_0x102f07ba0 .functor MUXZ 4, L_0x102f07a60, L_0x102f07940, L_0x102f07320, C4<>;
S_0x11b2ce640 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b2ce470;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2ce300 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x11b2ce340 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x11b2d4680_0 .net "in", 7 0, L_0x102f077b0;  1 drivers
v0x11b2d4740_0 .net "out", 2 0, L_0x102f07630;  alias, 1 drivers
v0x11b2d47f0_0 .net "vld", 0 0, L_0x102f07320;  alias, 1 drivers
L_0x102f06170 .part L_0x102f077b0, 0, 4;
L_0x102f07240 .part L_0x102f077b0, 4, 4;
S_0x11b2ce9c0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b2ce640;
 .timescale -9 -12;
L_0x102f07320 .functor OR 1, L_0x102f05ce0, L_0x102f06db0, C4<0>, C4<0>;
L_0x1380437c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2d3e80_0 .net/2u *"_ivl_4", 0 0, L_0x1380437c0;  1 drivers
v0x11b2d3f40_0 .net *"_ivl_6", 2 0, L_0x102f073d0;  1 drivers
v0x11b2d3fe0_0 .net *"_ivl_8", 2 0, L_0x102f074f0;  1 drivers
v0x11b2d4090_0 .net "out_h", 1 0, L_0x102f070c0;  1 drivers
v0x11b2d4150_0 .net "out_l", 1 0, L_0x102f05ff0;  1 drivers
v0x11b2d4220_0 .net "out_vh", 0 0, L_0x102f06db0;  1 drivers
v0x11b2d42d0_0 .net "out_vl", 0 0, L_0x102f05ce0;  1 drivers
L_0x102f073d0 .concat [ 2 1 0 0], L_0x102f070c0, L_0x1380437c0;
L_0x102f074f0 .concat [ 2 1 0 0], L_0x102f05ff0, L_0x102f05ce0;
L_0x102f07630 .functor MUXZ 3, L_0x102f074f0, L_0x102f073d0, L_0x102f06db0, C4<>;
S_0x11b2ceb90 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b2ce9c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2ce850 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x11b2ce890 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x11b2d1270_0 .net "in", 3 0, L_0x102f07240;  1 drivers
v0x11b2d1330_0 .net "out", 1 0, L_0x102f070c0;  alias, 1 drivers
v0x11b2d13e0_0 .net "vld", 0 0, L_0x102f06db0;  alias, 1 drivers
L_0x102f066e0 .part L_0x102f07240, 0, 2;
L_0x102f06c90 .part L_0x102f07240, 2, 2;
S_0x11b2cef10 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b2ceb90;
 .timescale -9 -12;
L_0x102f06db0 .functor OR 1, L_0x102f06210, L_0x102f06800, C4<0>, C4<0>;
L_0x138043778 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2d0a70_0 .net/2u *"_ivl_4", 0 0, L_0x138043778;  1 drivers
v0x11b2d0b30_0 .net *"_ivl_6", 1 0, L_0x102f06e60;  1 drivers
v0x11b2d0bd0_0 .net *"_ivl_8", 1 0, L_0x102f06f80;  1 drivers
v0x11b2d0c80_0 .net "out_h", 0 0, L_0x102f06b40;  1 drivers
v0x11b2d0d40_0 .net "out_l", 0 0, L_0x102f06590;  1 drivers
v0x11b2d0e10_0 .net "out_vh", 0 0, L_0x102f06800;  1 drivers
v0x11b2d0ec0_0 .net "out_vl", 0 0, L_0x102f06210;  1 drivers
L_0x102f06e60 .concat [ 1 1 0 0], L_0x102f06b40, L_0x138043778;
L_0x102f06f80 .concat [ 1 1 0 0], L_0x102f06590, L_0x102f06210;
L_0x102f070c0 .functor MUXZ 2, L_0x102f06f80, L_0x102f06e60, L_0x102f06800, C4<>;
S_0x11b2cf0e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b2cef10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2ceda0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b2cede0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b2cfb10_0 .net "in", 1 0, L_0x102f06c90;  1 drivers
v0x11b2cfbd0_0 .net "out", 0 0, L_0x102f06b40;  alias, 1 drivers
v0x11b2cfc80_0 .net "vld", 0 0, L_0x102f06800;  alias, 1 drivers
L_0x102f068c0 .part L_0x102f06c90, 1, 1;
L_0x102f06aa0 .part L_0x102f06c90, 0, 1;
S_0x11b2cf460 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b2cf0e0;
 .timescale -9 -12;
L_0x102f069d0 .functor NOT 1, L_0x102f068c0, C4<0>, C4<0>, C4<0>;
L_0x102f06b40 .functor AND 1, L_0x102f069d0, L_0x102f06aa0, C4<1>, C4<1>;
v0x11b2cf630_0 .net *"_ivl_2", 0 0, L_0x102f068c0;  1 drivers
v0x11b2cf6f0_0 .net *"_ivl_3", 0 0, L_0x102f069d0;  1 drivers
v0x11b2cf790_0 .net *"_ivl_5", 0 0, L_0x102f06aa0;  1 drivers
L_0x102f06800 .reduce/or L_0x102f06c90;
S_0x11b2cf820 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2cf0e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2cf820
v0x11b2cfa70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x11b2cfa70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2cfa70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_105.240 ;
    %load/vec4 v0x11b2cfa70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_105.241, 5;
    %load/vec4 v0x11b2cfa70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2cfa70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_105.240;
T_105.241 ;
    %end;
S_0x11b2cfd80 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b2cef10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2cff50 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b2cff90 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b2d0800_0 .net "in", 1 0, L_0x102f066e0;  1 drivers
v0x11b2d08c0_0 .net "out", 0 0, L_0x102f06590;  alias, 1 drivers
v0x11b2d0970_0 .net "vld", 0 0, L_0x102f06210;  alias, 1 drivers
L_0x102f06310 .part L_0x102f066e0, 1, 1;
L_0x102f064f0 .part L_0x102f066e0, 0, 1;
S_0x11b2d0160 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b2cfd80;
 .timescale -9 -12;
L_0x102f06420 .functor NOT 1, L_0x102f06310, C4<0>, C4<0>, C4<0>;
L_0x102f06590 .functor AND 1, L_0x102f06420, L_0x102f064f0, C4<1>, C4<1>;
v0x11b2d0320_0 .net *"_ivl_2", 0 0, L_0x102f06310;  1 drivers
v0x11b2d03e0_0 .net *"_ivl_3", 0 0, L_0x102f06420;  1 drivers
v0x11b2d0480_0 .net *"_ivl_5", 0 0, L_0x102f064f0;  1 drivers
L_0x102f06210 .reduce/or L_0x102f066e0;
S_0x11b2d0510 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2cfd80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2d0510
v0x11b2d0760_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x11b2d0760_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2d0760_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_106.242 ;
    %load/vec4 v0x11b2d0760_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_106.243, 5;
    %load/vec4 v0x11b2d0760_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2d0760_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_106.242;
T_106.243 ;
    %end;
S_0x11b2d0f70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2ceb90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2d0f70
v0x11b2d11c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x11b2d11c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2d11c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_107.244 ;
    %load/vec4 v0x11b2d11c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_107.245, 5;
    %load/vec4 v0x11b2d11c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2d11c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_107.244;
T_107.245 ;
    %end;
S_0x11b2d14e0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b2ce9c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2d16b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x11b2d16f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x11b2d3c10_0 .net "in", 3 0, L_0x102f06170;  1 drivers
v0x11b2d3cd0_0 .net "out", 1 0, L_0x102f05ff0;  alias, 1 drivers
v0x11b2d3d80_0 .net "vld", 0 0, L_0x102f05ce0;  alias, 1 drivers
L_0x102f05610 .part L_0x102f06170, 0, 2;
L_0x102f05bc0 .part L_0x102f06170, 2, 2;
S_0x11b2d18c0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b2d14e0;
 .timescale -9 -12;
L_0x102f05ce0 .functor OR 1, L_0x102f05140, L_0x102f05730, C4<0>, C4<0>;
L_0x138043730 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2d3410_0 .net/2u *"_ivl_4", 0 0, L_0x138043730;  1 drivers
v0x11b2d34d0_0 .net *"_ivl_6", 1 0, L_0x102f05d90;  1 drivers
v0x11b2d3570_0 .net *"_ivl_8", 1 0, L_0x102f05eb0;  1 drivers
v0x11b2d3620_0 .net "out_h", 0 0, L_0x102f05a70;  1 drivers
v0x11b2d36e0_0 .net "out_l", 0 0, L_0x102f054c0;  1 drivers
v0x11b2d37b0_0 .net "out_vh", 0 0, L_0x102f05730;  1 drivers
v0x11b2d3860_0 .net "out_vl", 0 0, L_0x102f05140;  1 drivers
L_0x102f05d90 .concat [ 1 1 0 0], L_0x102f05a70, L_0x138043730;
L_0x102f05eb0 .concat [ 1 1 0 0], L_0x102f054c0, L_0x102f05140;
L_0x102f05ff0 .functor MUXZ 2, L_0x102f05eb0, L_0x102f05d90, L_0x102f05730, C4<>;
S_0x11b2d1a80 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b2d18c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2d1770 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b2d17b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b2d24b0_0 .net "in", 1 0, L_0x102f05bc0;  1 drivers
v0x11b2d2570_0 .net "out", 0 0, L_0x102f05a70;  alias, 1 drivers
v0x11b2d2620_0 .net "vld", 0 0, L_0x102f05730;  alias, 1 drivers
L_0x102f057f0 .part L_0x102f05bc0, 1, 1;
L_0x102f059d0 .part L_0x102f05bc0, 0, 1;
S_0x11b2d1e00 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b2d1a80;
 .timescale -9 -12;
L_0x102f05900 .functor NOT 1, L_0x102f057f0, C4<0>, C4<0>, C4<0>;
L_0x102f05a70 .functor AND 1, L_0x102f05900, L_0x102f059d0, C4<1>, C4<1>;
v0x11b2d1fd0_0 .net *"_ivl_2", 0 0, L_0x102f057f0;  1 drivers
v0x11b2d2090_0 .net *"_ivl_3", 0 0, L_0x102f05900;  1 drivers
v0x11b2d2130_0 .net *"_ivl_5", 0 0, L_0x102f059d0;  1 drivers
L_0x102f05730 .reduce/or L_0x102f05bc0;
S_0x11b2d21c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2d1a80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2d21c0
v0x11b2d2410_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x11b2d2410_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2d2410_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_108.246 ;
    %load/vec4 v0x11b2d2410_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_108.247, 5;
    %load/vec4 v0x11b2d2410_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2d2410_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_108.246;
T_108.247 ;
    %end;
S_0x11b2d2720 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b2d18c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2d28f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b2d2930 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b2d31a0_0 .net "in", 1 0, L_0x102f05610;  1 drivers
v0x11b2d3260_0 .net "out", 0 0, L_0x102f054c0;  alias, 1 drivers
v0x11b2d3310_0 .net "vld", 0 0, L_0x102f05140;  alias, 1 drivers
L_0x102f05240 .part L_0x102f05610, 1, 1;
L_0x102f05420 .part L_0x102f05610, 0, 1;
S_0x11b2d2b00 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b2d2720;
 .timescale -9 -12;
L_0x102f05350 .functor NOT 1, L_0x102f05240, C4<0>, C4<0>, C4<0>;
L_0x102f054c0 .functor AND 1, L_0x102f05350, L_0x102f05420, C4<1>, C4<1>;
v0x11b2d2cc0_0 .net *"_ivl_2", 0 0, L_0x102f05240;  1 drivers
v0x11b2d2d80_0 .net *"_ivl_3", 0 0, L_0x102f05350;  1 drivers
v0x11b2d2e20_0 .net *"_ivl_5", 0 0, L_0x102f05420;  1 drivers
L_0x102f05140 .reduce/or L_0x102f05610;
S_0x11b2d2eb0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2d2720;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2d2eb0
v0x11b2d3100_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x11b2d3100_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2d3100_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_109.248 ;
    %load/vec4 v0x11b2d3100_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_109.249, 5;
    %load/vec4 v0x11b2d3100_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2d3100_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_109.248;
T_109.249 ;
    %end;
S_0x11b2d3910 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2d14e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2d3910
v0x11b2d3b60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x11b2d3b60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2d3b60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_110.250 ;
    %load/vec4 v0x11b2d3b60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_110.251, 5;
    %load/vec4 v0x11b2d3b60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2d3b60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_110.250;
T_110.251 ;
    %end;
S_0x11b2d4380 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2ce640;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2d4380
v0x11b2d45d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x11b2d45d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2d45d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_111.252 ;
    %load/vec4 v0x11b2d45d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_111.253, 5;
    %load/vec4 v0x11b2d45d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2d45d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_111.252;
T_111.253 ;
    %end;
S_0x11b2d48f0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b2ce470;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2d4ac0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x11b2d4b00 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x11b2da980_0 .net "in", 7 0, L_0x102f050a0;  1 drivers
v0x11b2daa40_0 .net "out", 2 0, L_0x102f04f20;  alias, 1 drivers
v0x11b2daaf0_0 .net "vld", 0 0, L_0x102f04c10;  alias, 1 drivers
L_0x12baff9e0 .part L_0x102f050a0, 0, 4;
L_0x102f04b30 .part L_0x102f050a0, 4, 4;
S_0x11b2d4cd0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b2d48f0;
 .timescale -9 -12;
L_0x102f04c10 .functor OR 1, L_0x12baff550, L_0x102f046a0, C4<0>, C4<0>;
L_0x1380436e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2da180_0 .net/2u *"_ivl_4", 0 0, L_0x1380436e8;  1 drivers
v0x11b2da240_0 .net *"_ivl_6", 2 0, L_0x102f04cc0;  1 drivers
v0x11b2da2e0_0 .net *"_ivl_8", 2 0, L_0x102f04de0;  1 drivers
v0x11b2da390_0 .net "out_h", 1 0, L_0x102f049b0;  1 drivers
v0x11b2da450_0 .net "out_l", 1 0, L_0x12baff860;  1 drivers
v0x11b2da520_0 .net "out_vh", 0 0, L_0x102f046a0;  1 drivers
v0x11b2da5d0_0 .net "out_vl", 0 0, L_0x12baff550;  1 drivers
L_0x102f04cc0 .concat [ 2 1 0 0], L_0x102f049b0, L_0x1380436e8;
L_0x102f04de0 .concat [ 2 1 0 0], L_0x12baff860, L_0x12baff550;
L_0x102f04f20 .functor MUXZ 3, L_0x102f04de0, L_0x102f04cc0, L_0x102f046a0, C4<>;
S_0x11b2d4e90 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b2d4cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2d4b80 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x11b2d4bc0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x11b2d7570_0 .net "in", 3 0, L_0x102f04b30;  1 drivers
v0x11b2d7630_0 .net "out", 1 0, L_0x102f049b0;  alias, 1 drivers
v0x11b2d76e0_0 .net "vld", 0 0, L_0x102f046a0;  alias, 1 drivers
L_0x12bafff50 .part L_0x102f04b30, 0, 2;
L_0x102f04580 .part L_0x102f04b30, 2, 2;
S_0x11b2d5210 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b2d4e90;
 .timescale -9 -12;
L_0x102f046a0 .functor OR 1, L_0x12baffa80, L_0x102f04100, C4<0>, C4<0>;
L_0x1380436a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2d6d70_0 .net/2u *"_ivl_4", 0 0, L_0x1380436a0;  1 drivers
v0x11b2d6e30_0 .net *"_ivl_6", 1 0, L_0x102f04750;  1 drivers
v0x11b2d6ed0_0 .net *"_ivl_8", 1 0, L_0x102f04870;  1 drivers
v0x11b2d6f80_0 .net "out_h", 0 0, L_0x102f04430;  1 drivers
v0x11b2d7040_0 .net "out_l", 0 0, L_0x12baffe00;  1 drivers
v0x11b2d7110_0 .net "out_vh", 0 0, L_0x102f04100;  1 drivers
v0x11b2d71c0_0 .net "out_vl", 0 0, L_0x12baffa80;  1 drivers
L_0x102f04750 .concat [ 1 1 0 0], L_0x102f04430, L_0x1380436a0;
L_0x102f04870 .concat [ 1 1 0 0], L_0x12baffe00, L_0x12baffa80;
L_0x102f049b0 .functor MUXZ 2, L_0x102f04870, L_0x102f04750, L_0x102f04100, C4<>;
S_0x11b2d53e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b2d5210;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2d50a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b2d50e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b2d5e10_0 .net "in", 1 0, L_0x102f04580;  1 drivers
v0x11b2d5ed0_0 .net "out", 0 0, L_0x102f04430;  alias, 1 drivers
v0x11b2d5f80_0 .net "vld", 0 0, L_0x102f04100;  alias, 1 drivers
L_0x102f041b0 .part L_0x102f04580, 1, 1;
L_0x102f04390 .part L_0x102f04580, 0, 1;
S_0x11b2d5760 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b2d53e0;
 .timescale -9 -12;
L_0x102f042c0 .functor NOT 1, L_0x102f041b0, C4<0>, C4<0>, C4<0>;
L_0x102f04430 .functor AND 1, L_0x102f042c0, L_0x102f04390, C4<1>, C4<1>;
v0x11b2d5930_0 .net *"_ivl_2", 0 0, L_0x102f041b0;  1 drivers
v0x11b2d59f0_0 .net *"_ivl_3", 0 0, L_0x102f042c0;  1 drivers
v0x11b2d5a90_0 .net *"_ivl_5", 0 0, L_0x102f04390;  1 drivers
L_0x102f04100 .reduce/or L_0x102f04580;
S_0x11b2d5b20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2d53e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2d5b20
v0x11b2d5d70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x11b2d5d70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2d5d70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_112.254 ;
    %load/vec4 v0x11b2d5d70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_112.255, 5;
    %load/vec4 v0x11b2d5d70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2d5d70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_112.254;
T_112.255 ;
    %end;
S_0x11b2d6080 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b2d5210;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2d6250 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b2d6290 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b2d6b00_0 .net "in", 1 0, L_0x12bafff50;  1 drivers
v0x11b2d6bc0_0 .net "out", 0 0, L_0x12baffe00;  alias, 1 drivers
v0x11b2d6c70_0 .net "vld", 0 0, L_0x12baffa80;  alias, 1 drivers
L_0x12baffb80 .part L_0x12bafff50, 1, 1;
L_0x12baffd60 .part L_0x12bafff50, 0, 1;
S_0x11b2d6460 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b2d6080;
 .timescale -9 -12;
L_0x12baffc90 .functor NOT 1, L_0x12baffb80, C4<0>, C4<0>, C4<0>;
L_0x12baffe00 .functor AND 1, L_0x12baffc90, L_0x12baffd60, C4<1>, C4<1>;
v0x11b2d6620_0 .net *"_ivl_2", 0 0, L_0x12baffb80;  1 drivers
v0x11b2d66e0_0 .net *"_ivl_3", 0 0, L_0x12baffc90;  1 drivers
v0x11b2d6780_0 .net *"_ivl_5", 0 0, L_0x12baffd60;  1 drivers
L_0x12baffa80 .reduce/or L_0x12bafff50;
S_0x11b2d6810 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2d6080;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2d6810
v0x11b2d6a60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x11b2d6a60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2d6a60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_113.256 ;
    %load/vec4 v0x11b2d6a60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_113.257, 5;
    %load/vec4 v0x11b2d6a60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2d6a60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_113.256;
T_113.257 ;
    %end;
S_0x11b2d7270 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2d4e90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2d7270
v0x11b2d74c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x11b2d74c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2d74c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_114.258 ;
    %load/vec4 v0x11b2d74c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_114.259, 5;
    %load/vec4 v0x11b2d74c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2d74c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_114.258;
T_114.259 ;
    %end;
S_0x11b2d77e0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b2d4cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2d79b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x11b2d79f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x11b2d9f10_0 .net "in", 3 0, L_0x12baff9e0;  1 drivers
v0x11b2d9fd0_0 .net "out", 1 0, L_0x12baff860;  alias, 1 drivers
v0x11b2da080_0 .net "vld", 0 0, L_0x12baff550;  alias, 1 drivers
L_0x12bafee80 .part L_0x12baff9e0, 0, 2;
L_0x12baff430 .part L_0x12baff9e0, 2, 2;
S_0x11b2d7bc0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b2d77e0;
 .timescale -9 -12;
L_0x12baff550 .functor OR 1, L_0x12bafe9d0, L_0x12bafefa0, C4<0>, C4<0>;
L_0x138043658 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2d9710_0 .net/2u *"_ivl_4", 0 0, L_0x138043658;  1 drivers
v0x11b2d97d0_0 .net *"_ivl_6", 1 0, L_0x12baff600;  1 drivers
v0x11b2d9870_0 .net *"_ivl_8", 1 0, L_0x12baff720;  1 drivers
v0x11b2d9920_0 .net "out_h", 0 0, L_0x12baff2e0;  1 drivers
v0x11b2d99e0_0 .net "out_l", 0 0, L_0x12bafed30;  1 drivers
v0x11b2d9ab0_0 .net "out_vh", 0 0, L_0x12bafefa0;  1 drivers
v0x11b2d9b60_0 .net "out_vl", 0 0, L_0x12bafe9d0;  1 drivers
L_0x12baff600 .concat [ 1 1 0 0], L_0x12baff2e0, L_0x138043658;
L_0x12baff720 .concat [ 1 1 0 0], L_0x12bafed30, L_0x12bafe9d0;
L_0x12baff860 .functor MUXZ 2, L_0x12baff720, L_0x12baff600, L_0x12bafefa0, C4<>;
S_0x11b2d7d80 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b2d7bc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2d7a70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b2d7ab0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b2d87b0_0 .net "in", 1 0, L_0x12baff430;  1 drivers
v0x11b2d8870_0 .net "out", 0 0, L_0x12baff2e0;  alias, 1 drivers
v0x11b2d8920_0 .net "vld", 0 0, L_0x12bafefa0;  alias, 1 drivers
L_0x12baff060 .part L_0x12baff430, 1, 1;
L_0x12baff240 .part L_0x12baff430, 0, 1;
S_0x11b2d8100 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b2d7d80;
 .timescale -9 -12;
L_0x12baff170 .functor NOT 1, L_0x12baff060, C4<0>, C4<0>, C4<0>;
L_0x12baff2e0 .functor AND 1, L_0x12baff170, L_0x12baff240, C4<1>, C4<1>;
v0x11b2d82d0_0 .net *"_ivl_2", 0 0, L_0x12baff060;  1 drivers
v0x11b2d8390_0 .net *"_ivl_3", 0 0, L_0x12baff170;  1 drivers
v0x11b2d8430_0 .net *"_ivl_5", 0 0, L_0x12baff240;  1 drivers
L_0x12bafefa0 .reduce/or L_0x12baff430;
S_0x11b2d84c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2d7d80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2d84c0
v0x11b2d8710_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x11b2d8710_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2d8710_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_115.260 ;
    %load/vec4 v0x11b2d8710_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_115.261, 5;
    %load/vec4 v0x11b2d8710_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2d8710_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_115.260;
T_115.261 ;
    %end;
S_0x11b2d8a20 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b2d7bc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2d8bf0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b2d8c30 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b2d94a0_0 .net "in", 1 0, L_0x12bafee80;  1 drivers
v0x11b2d9560_0 .net "out", 0 0, L_0x12bafed30;  alias, 1 drivers
v0x11b2d9610_0 .net "vld", 0 0, L_0x12bafe9d0;  alias, 1 drivers
L_0x12bafeab0 .part L_0x12bafee80, 1, 1;
L_0x12bafec90 .part L_0x12bafee80, 0, 1;
S_0x11b2d8e00 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b2d8a20;
 .timescale -9 -12;
L_0x12bafebc0 .functor NOT 1, L_0x12bafeab0, C4<0>, C4<0>, C4<0>;
L_0x12bafed30 .functor AND 1, L_0x12bafebc0, L_0x12bafec90, C4<1>, C4<1>;
v0x11b2d8fc0_0 .net *"_ivl_2", 0 0, L_0x12bafeab0;  1 drivers
v0x11b2d9080_0 .net *"_ivl_3", 0 0, L_0x12bafebc0;  1 drivers
v0x11b2d9120_0 .net *"_ivl_5", 0 0, L_0x12bafec90;  1 drivers
L_0x12bafe9d0 .reduce/or L_0x12bafee80;
S_0x11b2d91b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2d8a20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2d91b0
v0x11b2d9400_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x11b2d9400_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2d9400_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_116.262 ;
    %load/vec4 v0x11b2d9400_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_116.263, 5;
    %load/vec4 v0x11b2d9400_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2d9400_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_116.262;
T_116.263 ;
    %end;
S_0x11b2d9c10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2d77e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2d9c10
v0x11b2d9e60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x11b2d9e60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2d9e60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_117.264 ;
    %load/vec4 v0x11b2d9e60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_117.265, 5;
    %load/vec4 v0x11b2d9e60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2d9e60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_117.264;
T_117.265 ;
    %end;
S_0x11b2da680 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2d48f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2da680
v0x11b2da8d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x11b2da8d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2da8d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_118.266 ;
    %load/vec4 v0x11b2da8d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_118.267, 5;
    %load/vec4 v0x11b2da8d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2da8d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_118.266;
T_118.267 ;
    %end;
S_0x11b2db0f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2ce0f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2db0f0
v0x11b2db340_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.log2 ;
    %load/vec4 v0x11b2db340_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2db340_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_119.268 ;
    %load/vec4 v0x11b2db340_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_119.269, 5;
    %load/vec4 v0x11b2db340_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2db340_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_119.268;
T_119.269 ;
    %end;
S_0x11b2db660 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b2cdf20;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2db830 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x11b2db870 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x11b2e89b0_0 .net "in", 15 0, L_0x12bafe8b0;  1 drivers
v0x11b2e8a70_0 .net "out", 3 0, L_0x12bafe730;  alias, 1 drivers
v0x11b2e8b20_0 .net "vld", 0 0, L_0x12bafe420;  alias, 1 drivers
L_0x12bafbc30 .part L_0x12bafe8b0, 0, 8;
L_0x12bafe340 .part L_0x12bafe8b0, 8, 8;
S_0x11b2dba40 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b2db660;
 .timescale -9 -12;
L_0x12bafe420 .functor OR 1, L_0x12bafb7a0, L_0x12bafdeb0, C4<0>, C4<0>;
L_0x138043610 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2e81b0_0 .net/2u *"_ivl_4", 0 0, L_0x138043610;  1 drivers
v0x11b2e8270_0 .net *"_ivl_6", 3 0, L_0x12bafe4d0;  1 drivers
v0x11b2e8310_0 .net *"_ivl_8", 3 0, L_0x12bafe5f0;  1 drivers
v0x11b2e83c0_0 .net "out_h", 2 0, L_0x12bafe1c0;  1 drivers
v0x11b2e8480_0 .net "out_l", 2 0, L_0x12bafbab0;  1 drivers
v0x11b2e8550_0 .net "out_vh", 0 0, L_0x12bafdeb0;  1 drivers
v0x11b2e8600_0 .net "out_vl", 0 0, L_0x12bafb7a0;  1 drivers
L_0x12bafe4d0 .concat [ 3 1 0 0], L_0x12bafe1c0, L_0x138043610;
L_0x12bafe5f0 .concat [ 3 1 0 0], L_0x12bafbab0, L_0x12bafb7a0;
L_0x12bafe730 .functor MUXZ 4, L_0x12bafe5f0, L_0x12bafe4d0, L_0x12bafdeb0, C4<>;
S_0x11b2dbc00 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b2dba40;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2db8f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x11b2db930 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x11b2e1c40_0 .net "in", 7 0, L_0x12bafe340;  1 drivers
v0x11b2e1d00_0 .net "out", 2 0, L_0x12bafe1c0;  alias, 1 drivers
v0x11b2e1db0_0 .net "vld", 0 0, L_0x12bafdeb0;  alias, 1 drivers
L_0x12bafcd00 .part L_0x12bafe340, 0, 4;
L_0x12bafddd0 .part L_0x12bafe340, 4, 4;
S_0x11b2dbf80 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b2dbc00;
 .timescale -9 -12;
L_0x12bafdeb0 .functor OR 1, L_0x12bafc870, L_0x12bafd940, C4<0>, C4<0>;
L_0x1380435c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2e1440_0 .net/2u *"_ivl_4", 0 0, L_0x1380435c8;  1 drivers
v0x11b2e1500_0 .net *"_ivl_6", 2 0, L_0x12bafdf60;  1 drivers
v0x11b2e15a0_0 .net *"_ivl_8", 2 0, L_0x12bafe080;  1 drivers
v0x11b2e1650_0 .net "out_h", 1 0, L_0x12bafdc50;  1 drivers
v0x11b2e1710_0 .net "out_l", 1 0, L_0x12bafcb80;  1 drivers
v0x11b2e17e0_0 .net "out_vh", 0 0, L_0x12bafd940;  1 drivers
v0x11b2e1890_0 .net "out_vl", 0 0, L_0x12bafc870;  1 drivers
L_0x12bafdf60 .concat [ 2 1 0 0], L_0x12bafdc50, L_0x1380435c8;
L_0x12bafe080 .concat [ 2 1 0 0], L_0x12bafcb80, L_0x12bafc870;
L_0x12bafe1c0 .functor MUXZ 3, L_0x12bafe080, L_0x12bafdf60, L_0x12bafd940, C4<>;
S_0x11b2dc150 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b2dbf80;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2dbe10 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x11b2dbe50 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x11b2de830_0 .net "in", 3 0, L_0x12bafddd0;  1 drivers
v0x11b2de8f0_0 .net "out", 1 0, L_0x12bafdc50;  alias, 1 drivers
v0x11b2de9a0_0 .net "vld", 0 0, L_0x12bafd940;  alias, 1 drivers
L_0x12bafd270 .part L_0x12bafddd0, 0, 2;
L_0x12bafd820 .part L_0x12bafddd0, 2, 2;
S_0x11b2dc4d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b2dc150;
 .timescale -9 -12;
L_0x12bafd940 .functor OR 1, L_0x12bafcda0, L_0x12bafd390, C4<0>, C4<0>;
L_0x138043580 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2de030_0 .net/2u *"_ivl_4", 0 0, L_0x138043580;  1 drivers
v0x11b2de0f0_0 .net *"_ivl_6", 1 0, L_0x12bafd9f0;  1 drivers
v0x11b2de190_0 .net *"_ivl_8", 1 0, L_0x12bafdb10;  1 drivers
v0x11b2de240_0 .net "out_h", 0 0, L_0x12bafd6d0;  1 drivers
v0x11b2de300_0 .net "out_l", 0 0, L_0x12bafd120;  1 drivers
v0x11b2de3d0_0 .net "out_vh", 0 0, L_0x12bafd390;  1 drivers
v0x11b2de480_0 .net "out_vl", 0 0, L_0x12bafcda0;  1 drivers
L_0x12bafd9f0 .concat [ 1 1 0 0], L_0x12bafd6d0, L_0x138043580;
L_0x12bafdb10 .concat [ 1 1 0 0], L_0x12bafd120, L_0x12bafcda0;
L_0x12bafdc50 .functor MUXZ 2, L_0x12bafdb10, L_0x12bafd9f0, L_0x12bafd390, C4<>;
S_0x11b2dc6a0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b2dc4d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2dc360 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b2dc3a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b2dd0d0_0 .net "in", 1 0, L_0x12bafd820;  1 drivers
v0x11b2dd190_0 .net "out", 0 0, L_0x12bafd6d0;  alias, 1 drivers
v0x11b2dd240_0 .net "vld", 0 0, L_0x12bafd390;  alias, 1 drivers
L_0x12bafd450 .part L_0x12bafd820, 1, 1;
L_0x12bafd630 .part L_0x12bafd820, 0, 1;
S_0x11b2dca20 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b2dc6a0;
 .timescale -9 -12;
L_0x12bafd560 .functor NOT 1, L_0x12bafd450, C4<0>, C4<0>, C4<0>;
L_0x12bafd6d0 .functor AND 1, L_0x12bafd560, L_0x12bafd630, C4<1>, C4<1>;
v0x11b2dcbf0_0 .net *"_ivl_2", 0 0, L_0x12bafd450;  1 drivers
v0x11b2dccb0_0 .net *"_ivl_3", 0 0, L_0x12bafd560;  1 drivers
v0x11b2dcd50_0 .net *"_ivl_5", 0 0, L_0x12bafd630;  1 drivers
L_0x12bafd390 .reduce/or L_0x12bafd820;
S_0x11b2dcde0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2dc6a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2dcde0
v0x11b2dd030_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x11b2dd030_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2dd030_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_120.270 ;
    %load/vec4 v0x11b2dd030_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_120.271, 5;
    %load/vec4 v0x11b2dd030_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2dd030_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_120.270;
T_120.271 ;
    %end;
S_0x11b2dd340 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b2dc4d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2dd510 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b2dd550 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b2dddc0_0 .net "in", 1 0, L_0x12bafd270;  1 drivers
v0x11b2dde80_0 .net "out", 0 0, L_0x12bafd120;  alias, 1 drivers
v0x11b2ddf30_0 .net "vld", 0 0, L_0x12bafcda0;  alias, 1 drivers
L_0x12bafcea0 .part L_0x12bafd270, 1, 1;
L_0x12bafd080 .part L_0x12bafd270, 0, 1;
S_0x11b2dd720 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b2dd340;
 .timescale -9 -12;
L_0x12bafcfb0 .functor NOT 1, L_0x12bafcea0, C4<0>, C4<0>, C4<0>;
L_0x12bafd120 .functor AND 1, L_0x12bafcfb0, L_0x12bafd080, C4<1>, C4<1>;
v0x11b2dd8e0_0 .net *"_ivl_2", 0 0, L_0x12bafcea0;  1 drivers
v0x11b2dd9a0_0 .net *"_ivl_3", 0 0, L_0x12bafcfb0;  1 drivers
v0x11b2dda40_0 .net *"_ivl_5", 0 0, L_0x12bafd080;  1 drivers
L_0x12bafcda0 .reduce/or L_0x12bafd270;
S_0x11b2ddad0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2dd340;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2ddad0
v0x11b2ddd20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x11b2ddd20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2ddd20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_121.272 ;
    %load/vec4 v0x11b2ddd20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_121.273, 5;
    %load/vec4 v0x11b2ddd20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2ddd20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_121.272;
T_121.273 ;
    %end;
S_0x11b2de530 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2dc150;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2de530
v0x11b2de780_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x11b2de780_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2de780_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_122.274 ;
    %load/vec4 v0x11b2de780_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_122.275, 5;
    %load/vec4 v0x11b2de780_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2de780_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_122.274;
T_122.275 ;
    %end;
S_0x11b2deaa0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b2dbf80;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2dec70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x11b2decb0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x11b2e11d0_0 .net "in", 3 0, L_0x12bafcd00;  1 drivers
v0x11b2e1290_0 .net "out", 1 0, L_0x12bafcb80;  alias, 1 drivers
v0x11b2e1340_0 .net "vld", 0 0, L_0x12bafc870;  alias, 1 drivers
L_0x12bafc1a0 .part L_0x12bafcd00, 0, 2;
L_0x12bafc750 .part L_0x12bafcd00, 2, 2;
S_0x11b2dee80 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b2deaa0;
 .timescale -9 -12;
L_0x12bafc870 .functor OR 1, L_0x12bafbcd0, L_0x12bafc2c0, C4<0>, C4<0>;
L_0x138043538 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2e09d0_0 .net/2u *"_ivl_4", 0 0, L_0x138043538;  1 drivers
v0x11b2e0a90_0 .net *"_ivl_6", 1 0, L_0x12bafc920;  1 drivers
v0x11b2e0b30_0 .net *"_ivl_8", 1 0, L_0x12bafca40;  1 drivers
v0x11b2e0be0_0 .net "out_h", 0 0, L_0x12bafc600;  1 drivers
v0x11b2e0ca0_0 .net "out_l", 0 0, L_0x12bafc050;  1 drivers
v0x11b2e0d70_0 .net "out_vh", 0 0, L_0x12bafc2c0;  1 drivers
v0x11b2e0e20_0 .net "out_vl", 0 0, L_0x12bafbcd0;  1 drivers
L_0x12bafc920 .concat [ 1 1 0 0], L_0x12bafc600, L_0x138043538;
L_0x12bafca40 .concat [ 1 1 0 0], L_0x12bafc050, L_0x12bafbcd0;
L_0x12bafcb80 .functor MUXZ 2, L_0x12bafca40, L_0x12bafc920, L_0x12bafc2c0, C4<>;
S_0x11b2df040 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b2dee80;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2ded30 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b2ded70 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b2dfa70_0 .net "in", 1 0, L_0x12bafc750;  1 drivers
v0x11b2dfb30_0 .net "out", 0 0, L_0x12bafc600;  alias, 1 drivers
v0x11b2dfbe0_0 .net "vld", 0 0, L_0x12bafc2c0;  alias, 1 drivers
L_0x12bafc380 .part L_0x12bafc750, 1, 1;
L_0x12bafc560 .part L_0x12bafc750, 0, 1;
S_0x11b2df3c0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b2df040;
 .timescale -9 -12;
L_0x12bafc490 .functor NOT 1, L_0x12bafc380, C4<0>, C4<0>, C4<0>;
L_0x12bafc600 .functor AND 1, L_0x12bafc490, L_0x12bafc560, C4<1>, C4<1>;
v0x11b2df590_0 .net *"_ivl_2", 0 0, L_0x12bafc380;  1 drivers
v0x11b2df650_0 .net *"_ivl_3", 0 0, L_0x12bafc490;  1 drivers
v0x11b2df6f0_0 .net *"_ivl_5", 0 0, L_0x12bafc560;  1 drivers
L_0x12bafc2c0 .reduce/or L_0x12bafc750;
S_0x11b2df780 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2df040;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2df780
v0x11b2df9d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x11b2df9d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2df9d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_123.276 ;
    %load/vec4 v0x11b2df9d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_123.277, 5;
    %load/vec4 v0x11b2df9d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2df9d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_123.276;
T_123.277 ;
    %end;
S_0x11b2dfce0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b2dee80;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2dfeb0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b2dfef0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b2e0760_0 .net "in", 1 0, L_0x12bafc1a0;  1 drivers
v0x11b2e0820_0 .net "out", 0 0, L_0x12bafc050;  alias, 1 drivers
v0x11b2e08d0_0 .net "vld", 0 0, L_0x12bafbcd0;  alias, 1 drivers
L_0x12bafbdd0 .part L_0x12bafc1a0, 1, 1;
L_0x12bafbfb0 .part L_0x12bafc1a0, 0, 1;
S_0x11b2e00c0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b2dfce0;
 .timescale -9 -12;
L_0x12bafbee0 .functor NOT 1, L_0x12bafbdd0, C4<0>, C4<0>, C4<0>;
L_0x12bafc050 .functor AND 1, L_0x12bafbee0, L_0x12bafbfb0, C4<1>, C4<1>;
v0x11b2e0280_0 .net *"_ivl_2", 0 0, L_0x12bafbdd0;  1 drivers
v0x11b2e0340_0 .net *"_ivl_3", 0 0, L_0x12bafbee0;  1 drivers
v0x11b2e03e0_0 .net *"_ivl_5", 0 0, L_0x12bafbfb0;  1 drivers
L_0x12bafbcd0 .reduce/or L_0x12bafc1a0;
S_0x11b2e0470 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2dfce0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2e0470
v0x11b2e06c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x11b2e06c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2e06c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_124.278 ;
    %load/vec4 v0x11b2e06c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_124.279, 5;
    %load/vec4 v0x11b2e06c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2e06c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_124.278;
T_124.279 ;
    %end;
S_0x11b2e0ed0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2deaa0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2e0ed0
v0x11b2e1120_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x11b2e1120_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2e1120_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_125.280 ;
    %load/vec4 v0x11b2e1120_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_125.281, 5;
    %load/vec4 v0x11b2e1120_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2e1120_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_125.280;
T_125.281 ;
    %end;
S_0x11b2e1940 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2dbc00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2e1940
v0x11b2e1b90_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x11b2e1b90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2e1b90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_126.282 ;
    %load/vec4 v0x11b2e1b90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_126.283, 5;
    %load/vec4 v0x11b2e1b90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2e1b90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_126.282;
T_126.283 ;
    %end;
S_0x11b2e1eb0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b2dba40;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2e2080 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x11b2e20c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x11b2e7f40_0 .net "in", 7 0, L_0x12bafbc30;  1 drivers
v0x11b2e8000_0 .net "out", 2 0, L_0x12bafbab0;  alias, 1 drivers
v0x11b2e80b0_0 .net "vld", 0 0, L_0x12bafb7a0;  alias, 1 drivers
L_0x12bafa5f0 .part L_0x12bafbc30, 0, 4;
L_0x12bafb6c0 .part L_0x12bafbc30, 4, 4;
S_0x11b2e2290 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b2e1eb0;
 .timescale -9 -12;
L_0x12bafb7a0 .functor OR 1, L_0x12bafa160, L_0x12bafb230, C4<0>, C4<0>;
L_0x1380434f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2e7740_0 .net/2u *"_ivl_4", 0 0, L_0x1380434f0;  1 drivers
v0x11b2e7800_0 .net *"_ivl_6", 2 0, L_0x12bafb850;  1 drivers
v0x11b2e78a0_0 .net *"_ivl_8", 2 0, L_0x12bafb970;  1 drivers
v0x11b2e7950_0 .net "out_h", 1 0, L_0x12bafb540;  1 drivers
v0x11b2e7a10_0 .net "out_l", 1 0, L_0x12bafa470;  1 drivers
v0x11b2e7ae0_0 .net "out_vh", 0 0, L_0x12bafb230;  1 drivers
v0x11b2e7b90_0 .net "out_vl", 0 0, L_0x12bafa160;  1 drivers
L_0x12bafb850 .concat [ 2 1 0 0], L_0x12bafb540, L_0x1380434f0;
L_0x12bafb970 .concat [ 2 1 0 0], L_0x12bafa470, L_0x12bafa160;
L_0x12bafbab0 .functor MUXZ 3, L_0x12bafb970, L_0x12bafb850, L_0x12bafb230, C4<>;
S_0x11b2e2450 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b2e2290;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2e2140 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x11b2e2180 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x11b2e4b30_0 .net "in", 3 0, L_0x12bafb6c0;  1 drivers
v0x11b2e4bf0_0 .net "out", 1 0, L_0x12bafb540;  alias, 1 drivers
v0x11b2e4ca0_0 .net "vld", 0 0, L_0x12bafb230;  alias, 1 drivers
L_0x12bafab60 .part L_0x12bafb6c0, 0, 2;
L_0x12bafb110 .part L_0x12bafb6c0, 2, 2;
S_0x11b2e27d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b2e2450;
 .timescale -9 -12;
L_0x12bafb230 .functor OR 1, L_0x12bafa690, L_0x12bafac80, C4<0>, C4<0>;
L_0x1380434a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2e4330_0 .net/2u *"_ivl_4", 0 0, L_0x1380434a8;  1 drivers
v0x11b2e43f0_0 .net *"_ivl_6", 1 0, L_0x12bafb2e0;  1 drivers
v0x11b2e4490_0 .net *"_ivl_8", 1 0, L_0x12bafb400;  1 drivers
v0x11b2e4540_0 .net "out_h", 0 0, L_0x12bafafc0;  1 drivers
v0x11b2e4600_0 .net "out_l", 0 0, L_0x12bafaa10;  1 drivers
v0x11b2e46d0_0 .net "out_vh", 0 0, L_0x12bafac80;  1 drivers
v0x11b2e4780_0 .net "out_vl", 0 0, L_0x12bafa690;  1 drivers
L_0x12bafb2e0 .concat [ 1 1 0 0], L_0x12bafafc0, L_0x1380434a8;
L_0x12bafb400 .concat [ 1 1 0 0], L_0x12bafaa10, L_0x12bafa690;
L_0x12bafb540 .functor MUXZ 2, L_0x12bafb400, L_0x12bafb2e0, L_0x12bafac80, C4<>;
S_0x11b2e29a0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b2e27d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2e2660 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b2e26a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b2e33d0_0 .net "in", 1 0, L_0x12bafb110;  1 drivers
v0x11b2e3490_0 .net "out", 0 0, L_0x12bafafc0;  alias, 1 drivers
v0x11b2e3540_0 .net "vld", 0 0, L_0x12bafac80;  alias, 1 drivers
L_0x12bafad40 .part L_0x12bafb110, 1, 1;
L_0x12bafaf20 .part L_0x12bafb110, 0, 1;
S_0x11b2e2d20 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b2e29a0;
 .timescale -9 -12;
L_0x12bafae50 .functor NOT 1, L_0x12bafad40, C4<0>, C4<0>, C4<0>;
L_0x12bafafc0 .functor AND 1, L_0x12bafae50, L_0x12bafaf20, C4<1>, C4<1>;
v0x11b2e2ef0_0 .net *"_ivl_2", 0 0, L_0x12bafad40;  1 drivers
v0x11b2e2fb0_0 .net *"_ivl_3", 0 0, L_0x12bafae50;  1 drivers
v0x11b2e3050_0 .net *"_ivl_5", 0 0, L_0x12bafaf20;  1 drivers
L_0x12bafac80 .reduce/or L_0x12bafb110;
S_0x11b2e30e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2e29a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2e30e0
v0x11b2e3330_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x11b2e3330_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2e3330_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_127.284 ;
    %load/vec4 v0x11b2e3330_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_127.285, 5;
    %load/vec4 v0x11b2e3330_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2e3330_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_127.284;
T_127.285 ;
    %end;
S_0x11b2e3640 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b2e27d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2e3810 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b2e3850 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b2e40c0_0 .net "in", 1 0, L_0x12bafab60;  1 drivers
v0x11b2e4180_0 .net "out", 0 0, L_0x12bafaa10;  alias, 1 drivers
v0x11b2e4230_0 .net "vld", 0 0, L_0x12bafa690;  alias, 1 drivers
L_0x12bafa790 .part L_0x12bafab60, 1, 1;
L_0x12bafa970 .part L_0x12bafab60, 0, 1;
S_0x11b2e3a20 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b2e3640;
 .timescale -9 -12;
L_0x12bafa8a0 .functor NOT 1, L_0x12bafa790, C4<0>, C4<0>, C4<0>;
L_0x12bafaa10 .functor AND 1, L_0x12bafa8a0, L_0x12bafa970, C4<1>, C4<1>;
v0x11b2e3be0_0 .net *"_ivl_2", 0 0, L_0x12bafa790;  1 drivers
v0x11b2e3ca0_0 .net *"_ivl_3", 0 0, L_0x12bafa8a0;  1 drivers
v0x11b2e3d40_0 .net *"_ivl_5", 0 0, L_0x12bafa970;  1 drivers
L_0x12bafa690 .reduce/or L_0x12bafab60;
S_0x11b2e3dd0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2e3640;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2e3dd0
v0x11b2e4020_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x11b2e4020_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2e4020_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_128.286 ;
    %load/vec4 v0x11b2e4020_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_128.287, 5;
    %load/vec4 v0x11b2e4020_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2e4020_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_128.286;
T_128.287 ;
    %end;
S_0x11b2e4830 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2e2450;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2e4830
v0x11b2e4a80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x11b2e4a80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2e4a80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_129.288 ;
    %load/vec4 v0x11b2e4a80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_129.289, 5;
    %load/vec4 v0x11b2e4a80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2e4a80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_129.288;
T_129.289 ;
    %end;
S_0x11b2e4da0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b2e2290;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2e4f70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x11b2e4fb0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x11b2e74d0_0 .net "in", 3 0, L_0x12bafa5f0;  1 drivers
v0x11b2e7590_0 .net "out", 1 0, L_0x12bafa470;  alias, 1 drivers
v0x11b2e7640_0 .net "vld", 0 0, L_0x12bafa160;  alias, 1 drivers
L_0x12baf9aa0 .part L_0x12bafa5f0, 0, 2;
L_0x12bafa040 .part L_0x12bafa5f0, 2, 2;
S_0x11b2e5180 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b2e4da0;
 .timescale -9 -12;
L_0x12bafa160 .functor OR 1, L_0x12baf93d0, L_0x12baf9bc0, C4<0>, C4<0>;
L_0x138043460 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2e6cd0_0 .net/2u *"_ivl_4", 0 0, L_0x138043460;  1 drivers
v0x11b2e6d90_0 .net *"_ivl_6", 1 0, L_0x12bafa210;  1 drivers
v0x11b2e6e30_0 .net *"_ivl_8", 1 0, L_0x12bafa330;  1 drivers
v0x11b2e6ee0_0 .net "out_h", 0 0, L_0x12baf9ef0;  1 drivers
v0x11b2e6fa0_0 .net "out_l", 0 0, L_0x12baf9950;  1 drivers
v0x11b2e7070_0 .net "out_vh", 0 0, L_0x12baf9bc0;  1 drivers
v0x11b2e7120_0 .net "out_vl", 0 0, L_0x12baf93d0;  1 drivers
L_0x12bafa210 .concat [ 1 1 0 0], L_0x12baf9ef0, L_0x138043460;
L_0x12bafa330 .concat [ 1 1 0 0], L_0x12baf9950, L_0x12baf93d0;
L_0x12bafa470 .functor MUXZ 2, L_0x12bafa330, L_0x12bafa210, L_0x12baf9bc0, C4<>;
S_0x11b2e5340 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b2e5180;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2e5030 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b2e5070 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b2e5d70_0 .net "in", 1 0, L_0x12bafa040;  1 drivers
v0x11b2e5e30_0 .net "out", 0 0, L_0x12baf9ef0;  alias, 1 drivers
v0x11b2e5ee0_0 .net "vld", 0 0, L_0x12baf9bc0;  alias, 1 drivers
L_0x12baf9c70 .part L_0x12bafa040, 1, 1;
L_0x12baf9e50 .part L_0x12bafa040, 0, 1;
S_0x11b2e56c0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b2e5340;
 .timescale -9 -12;
L_0x12baf9d80 .functor NOT 1, L_0x12baf9c70, C4<0>, C4<0>, C4<0>;
L_0x12baf9ef0 .functor AND 1, L_0x12baf9d80, L_0x12baf9e50, C4<1>, C4<1>;
v0x11b2e5890_0 .net *"_ivl_2", 0 0, L_0x12baf9c70;  1 drivers
v0x11b2e5950_0 .net *"_ivl_3", 0 0, L_0x12baf9d80;  1 drivers
v0x11b2e59f0_0 .net *"_ivl_5", 0 0, L_0x12baf9e50;  1 drivers
L_0x12baf9bc0 .reduce/or L_0x12bafa040;
S_0x11b2e5a80 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2e5340;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2e5a80
v0x11b2e5cd0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x11b2e5cd0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2e5cd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_130.290 ;
    %load/vec4 v0x11b2e5cd0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_130.291, 5;
    %load/vec4 v0x11b2e5cd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2e5cd0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_130.290;
T_130.291 ;
    %end;
S_0x11b2e5fe0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b2e5180;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2e61b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b2e61f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b2e6a60_0 .net "in", 1 0, L_0x12baf9aa0;  1 drivers
v0x11b2e6b20_0 .net "out", 0 0, L_0x12baf9950;  alias, 1 drivers
v0x11b2e6bd0_0 .net "vld", 0 0, L_0x12baf93d0;  alias, 1 drivers
L_0x12baf9760 .part L_0x12baf9aa0, 1, 1;
L_0x12baf98b0 .part L_0x12baf9aa0, 0, 1;
S_0x11b2e63c0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b2e5fe0;
 .timescale -9 -12;
L_0x12baf9800 .functor NOT 1, L_0x12baf9760, C4<0>, C4<0>, C4<0>;
L_0x12baf9950 .functor AND 1, L_0x12baf9800, L_0x12baf98b0, C4<1>, C4<1>;
v0x11b2e6580_0 .net *"_ivl_2", 0 0, L_0x12baf9760;  1 drivers
v0x11b2e6640_0 .net *"_ivl_3", 0 0, L_0x12baf9800;  1 drivers
v0x11b2e66e0_0 .net *"_ivl_5", 0 0, L_0x12baf98b0;  1 drivers
L_0x12baf93d0 .reduce/or L_0x12baf9aa0;
S_0x11b2e6770 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2e5fe0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2e6770
v0x11b2e69c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x11b2e69c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2e69c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_131.292 ;
    %load/vec4 v0x11b2e69c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_131.293, 5;
    %load/vec4 v0x11b2e69c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2e69c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_131.292;
T_131.293 ;
    %end;
S_0x11b2e71d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2e4da0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2e71d0
v0x11b2e7420_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x11b2e7420_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2e7420_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_132.294 ;
    %load/vec4 v0x11b2e7420_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_132.295, 5;
    %load/vec4 v0x11b2e7420_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2e7420_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_132.294;
T_132.295 ;
    %end;
S_0x11b2e7c40 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2e1eb0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2e7c40
v0x11b2e7e90_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x11b2e7e90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2e7e90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_133.296 ;
    %load/vec4 v0x11b2e7e90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_133.297, 5;
    %load/vec4 v0x11b2e7e90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2e7e90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_133.296;
T_133.297 ;
    %end;
S_0x11b2e86b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2db660;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2e86b0
v0x11b2e8900_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.log2 ;
    %load/vec4 v0x11b2e8900_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2e8900_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_134.298 ;
    %load/vec4 v0x11b2e8900_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_134.299, 5;
    %load/vec4 v0x11b2e8900_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2e8900_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_134.298;
T_134.299 ;
    %end;
S_0x11b2e9120 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2cdba0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2e9120
v0x11b2e9370_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.log2 ;
    %load/vec4 v0x11b2e9370_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2e9370_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_135.300 ;
    %load/vec4 v0x11b2e9370_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_135.301, 5;
    %load/vec4 v0x11b2e9370_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2e9370_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_135.300;
T_135.301 ;
    %end;
S_0x11b2e9690 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x11b2cd800;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2e9690
v0x11b2e98f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.log2 ;
    %load/vec4 v0x11b2e98f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2e98f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_136.302 ;
    %load/vec4 v0x11b2e98f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_136.303, 5;
    %load/vec4 v0x11b2e98f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2e98f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_136.302;
T_136.303 ;
    %end;
S_0x11b2e9c00 .scope function.vec4.s32, "log2" "log2" 4 4, 4 4 0, S_0x11b2c6b10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2e9c00
v0x11b2e9e70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.log2 ;
    %load/vec4 v0x11b2e9e70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2e9e70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_137.304 ;
    %load/vec4 v0x11b2e9e70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_137.305, 5;
    %load/vec4 v0x11b2e9e70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2e9e70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_137.304;
T_137.305 ;
    %end;
S_0x11b2e9f20 .scope module, "sub3" "sub_N" 4 114, 4 194 0, S_0x11b2c6b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x11b2cd100 .param/l "N" 0 4 195, C4<0000000000000000000000000000001000>;
L_0x138043a48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2ea7b0_0 .net/2u *"_ivl_0", 0 0, L_0x138043a48;  1 drivers
L_0x138043a90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2ea870_0 .net/2u *"_ivl_4", 0 0, L_0x138043a90;  1 drivers
v0x11b2ea910_0 .net "a", 7 0, L_0x102f0a1c0;  1 drivers
v0x11b2ea9c0_0 .net "ain", 8 0, L_0x102f09e00;  1 drivers
v0x11b2eaa80_0 .net "b", 7 0, L_0x102f09c80;  1 drivers
v0x11b2eab60_0 .net "bin", 8 0, L_0x102f09f20;  1 drivers
v0x11b2eac00_0 .net "c", 8 0, L_0x102f0a040;  alias, 1 drivers
L_0x102f09e00 .concat [ 8 1 0 0], L_0x102f0a1c0, L_0x138043a48;
L_0x102f09f20 .concat [ 8 1 0 0], L_0x102f09c80, L_0x138043a90;
S_0x11b2ea2d0 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x11b2e9f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x11b2ea4a0 .param/l "N" 0 4 215, C4<0000000000000000000000000000001000>;
v0x11b2ea1a0_0 .net "a", 8 0, L_0x102f09e00;  alias, 1 drivers
v0x11b2ea5f0_0 .net "b", 8 0, L_0x102f09f20;  alias, 1 drivers
v0x11b2ea6a0_0 .net "c", 8 0, L_0x102f0a040;  alias, 1 drivers
L_0x102f0a040 .arith/sub 9, L_0x102f09e00, L_0x102f09f20;
S_0x11b2eacf0 .scope module, "uut_abs_regime1" "abs_regime" 4 70, 4 252 0, S_0x11b2c6b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 5 "regime";
    .port_info 2 /OUTPUT 6 "regime_N";
P_0x11b2eaeb0 .param/l "N" 0 4 253, C4<00000000000000000000000000000101>;
L_0x138042f50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2eb020_0 .net/2u *"_ivl_0", 0 0, L_0x138042f50;  1 drivers
v0x11b2eb0e0_0 .net *"_ivl_11", 5 0, L_0x12baf60f0;  1 drivers
v0x11b2eb180_0 .net *"_ivl_2", 5 0, L_0x12baf5f30;  1 drivers
L_0x138042f98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2eb210_0 .net/2u *"_ivl_4", 0 0, L_0x138042f98;  1 drivers
v0x11b2eb2a0_0 .net *"_ivl_6", 5 0, L_0x12baf5fd0;  1 drivers
L_0x138042fe0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x11b2eb370_0 .net *"_ivl_8", 5 0, L_0x138042fe0;  1 drivers
v0x11b2eb420_0 .net "rc", 0 0, L_0x12baf5590;  alias, 1 drivers
v0x11b2eb4c0_0 .net "regime", 4 0, L_0x12baf5240;  alias, 1 drivers
v0x11b2eb570_0 .net "regime_N", 5 0, L_0x12baf61d0;  alias, 1 drivers
L_0x12baf5f30 .concat [ 5 1 0 0], L_0x12baf5240, L_0x138042f50;
L_0x12baf5fd0 .concat [ 5 1 0 0], L_0x12baf5240, L_0x138042f98;
L_0x12baf60f0 .arith/sub 6, L_0x138042fe0, L_0x12baf5fd0;
L_0x12baf61d0 .functor MUXZ 6, L_0x12baf60f0, L_0x12baf5f30, L_0x12baf5590, C4<>;
S_0x11b2eb6d0 .scope module, "uut_abs_regime2" "abs_regime" 4 71, 4 252 0, S_0x11b2c6b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 5 "regime";
    .port_info 2 /OUTPUT 6 "regime_N";
P_0x11b2eb330 .param/l "N" 0 4 253, C4<00000000000000000000000000000101>;
L_0x138043028 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2eb9c0_0 .net/2u *"_ivl_0", 0 0, L_0x138043028;  1 drivers
v0x11b2eba80_0 .net *"_ivl_11", 5 0, L_0x12baf6550;  1 drivers
v0x11b2ebb20_0 .net *"_ivl_2", 5 0, L_0x12baf6330;  1 drivers
L_0x138043070 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2ebbb0_0 .net/2u *"_ivl_4", 0 0, L_0x138043070;  1 drivers
v0x11b2ebc40_0 .net *"_ivl_6", 5 0, L_0x12baf6410;  1 drivers
L_0x1380430b8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x11b2ebd10_0 .net *"_ivl_8", 5 0, L_0x1380430b8;  1 drivers
v0x11b2ebdc0_0 .net "rc", 0 0, L_0x12baf5700;  alias, 1 drivers
v0x11b2ebe60_0 .net "regime", 4 0, L_0x12baf5900;  alias, 1 drivers
v0x11b2ebf10_0 .net "regime_N", 5 0, L_0x12baf66b0;  alias, 1 drivers
L_0x12baf6330 .concat [ 5 1 0 0], L_0x12baf5900, L_0x138043028;
L_0x12baf6410 .concat [ 5 1 0 0], L_0x12baf5900, L_0x138043070;
L_0x12baf6550 .arith/sub 6, L_0x1380430b8, L_0x12baf6410;
L_0x12baf66b0 .functor MUXZ 6, L_0x12baf6550, L_0x12baf6330, L_0x12baf5700, C4<>;
S_0x11b2ec070 .scope module, "uut_add_mantovf" "add_1" 4 115, 4 243 0, S_0x11b2c6b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 1 "mant_ovf";
    .port_info 2 /OUTPUT 9 "c";
P_0x11b2ebcd0 .param/l "N" 0 4 244, C4<0000000000000000000000000000001000>;
v0x11b2ec270_0 .net *"_ivl_0", 8 0, L_0x102f09d20;  1 drivers
L_0x138043b20 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x11b2ec3b0_0 .net *"_ivl_3", 7 0, L_0x138043b20;  1 drivers
v0x11b2ec460_0 .net "a", 8 0, L_0x102f0a040;  alias, 1 drivers
v0x11b2ec550_0 .net "c", 8 0, L_0x102f0a500;  alias, 1 drivers
v0x11b2ec600_0 .net "mant_ovf", 0 0, L_0x102f0a680;  1 drivers
L_0x102f09d20 .concat [ 1 8 0 0], L_0x102f0a680, L_0x138043b20;
L_0x102f0a500 .arith/sum 9, L_0x102f0a040, L_0x102f09d20;
S_0x11b2ec6f0 .scope module, "uut_add_sub_N" "add_sub_N" 4 98, 4 230 0, S_0x11b2c6b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "op";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 33 "c";
P_0x11b2ec8b0 .param/l "N" 0 4 231, +C4<00000000000000000000000000100000>;
v0x11b2ee490_0 .net "a", 31 0, L_0x12bad8cd0;  alias, 1 drivers
v0x11b2ee580_0 .net "b", 31 0, L_0x12baf87c0;  alias, 1 drivers
v0x11b2ee610_0 .net "c", 32 0, L_0x12baf8ed0;  alias, 1 drivers
v0x11b2ee6a0_0 .net "c_add", 32 0, L_0x12baf8ab0;  1 drivers
v0x11b2ee780_0 .net "c_sub", 32 0, L_0x12baf8dd0;  1 drivers
v0x11b2ee890_0 .net "op", 0 0, L_0x12baf53e0;  alias, 1 drivers
L_0x12baf8ed0 .functor MUXZ 33, L_0x12baf8dd0, L_0x12baf8ab0, L_0x12baf53e0, C4<>;
S_0x11b2eca30 .scope module, "a11" "add_N" 4 237, 4 204 0, S_0x11b2ec6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x11b2ecc00 .param/l "N" 0 4 205, +C4<00000000000000000000000000100000>;
L_0x138043340 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2ed1f0_0 .net/2u *"_ivl_0", 0 0, L_0x138043340;  1 drivers
L_0x138043388 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2ed2b0_0 .net/2u *"_ivl_4", 0 0, L_0x138043388;  1 drivers
v0x11b2ed350_0 .net "a", 31 0, L_0x12bad8cd0;  alias, 1 drivers
v0x11b2ed400_0 .net "ain", 32 0, L_0x12baf8870;  1 drivers
v0x11b2ed4c0_0 .net "b", 31 0, L_0x12baf87c0;  alias, 1 drivers
v0x11b2ed590_0 .net "bin", 32 0, L_0x12baf8990;  1 drivers
v0x11b2ed640_0 .net "c", 32 0, L_0x12baf8ab0;  alias, 1 drivers
L_0x12baf8870 .concat [ 32 1 0 0], L_0x12bad8cd0, L_0x138043340;
L_0x12baf8990 .concat [ 32 1 0 0], L_0x12baf87c0, L_0x138043388;
S_0x11b2ecd10 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x11b2eca30;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x11b2ecee0 .param/l "N" 0 4 223, +C4<00000000000000000000000000100000>;
v0x11b2ecff0_0 .net "a", 32 0, L_0x12baf8870;  alias, 1 drivers
v0x11b2ed0b0_0 .net "b", 32 0, L_0x12baf8990;  alias, 1 drivers
v0x11b2ed150_0 .net "c", 32 0, L_0x12baf8ab0;  alias, 1 drivers
L_0x12baf8ab0 .arith/sum 33, L_0x12baf8870, L_0x12baf8990;
S_0x11b2ed730 .scope module, "s11" "sub_N" 4 238, 4 194 0, S_0x11b2ec6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x11b2ed900 .param/l "N" 0 4 195, +C4<00000000000000000000000000100000>;
L_0x1380433d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2edf40_0 .net/2u *"_ivl_0", 0 0, L_0x1380433d0;  1 drivers
L_0x138043418 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2ee000_0 .net/2u *"_ivl_4", 0 0, L_0x138043418;  1 drivers
v0x11b2ee0a0_0 .net "a", 31 0, L_0x12bad8cd0;  alias, 1 drivers
v0x11b2ee170_0 .net "ain", 32 0, L_0x12baf8bb0;  1 drivers
v0x11b2ee220_0 .net "b", 31 0, L_0x12baf87c0;  alias, 1 drivers
v0x11b2ee330_0 .net "bin", 32 0, L_0x12baf8cf0;  1 drivers
v0x11b2ee3c0_0 .net "c", 32 0, L_0x12baf8dd0;  alias, 1 drivers
L_0x12baf8bb0 .concat [ 32 1 0 0], L_0x12bad8cd0, L_0x1380433d0;
L_0x12baf8cf0 .concat [ 32 1 0 0], L_0x12baf87c0, L_0x138043418;
S_0x11b2eda70 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x11b2ed730;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x11b2edc30 .param/l "N" 0 4 215, +C4<00000000000000000000000000100000>;
v0x11b2edd40_0 .net "a", 32 0, L_0x12baf8bb0;  alias, 1 drivers
v0x11b2ede00_0 .net "b", 32 0, L_0x12baf8cf0;  alias, 1 drivers
v0x11b2edea0_0 .net "c", 32 0, L_0x12baf8dd0;  alias, 1 drivers
L_0x12baf8dd0 .arith/sub 33, L_0x12baf8bb0, L_0x12baf8cf0;
S_0x11b2ee940 .scope module, "uut_add_ulp" "add_N" 4 143, 4 204 0, S_0x11b2c6b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x11b2eeb00 .param/l "N" 0 4 205, +C4<00000000000000000000000000100000>;
L_0x138043df0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2ef150_0 .net/2u *"_ivl_0", 0 0, L_0x138043df0;  1 drivers
L_0x138043e38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2ef210_0 .net/2u *"_ivl_4", 0 0, L_0x138043e38;  1 drivers
v0x11b2ef2b0_0 .net "a", 31 0, L_0x102f0dc90;  1 drivers
v0x11b2ef360_0 .net "ain", 32 0, L_0x102f0cf30;  1 drivers
v0x11b2ef420_0 .net "b", 31 0, L_0x102f0d750;  alias, 1 drivers
v0x11b2ef500_0 .net "bin", 32 0, L_0x102f0dab0;  1 drivers
v0x11b2ef5a0_0 .net "c", 32 0, L_0x102f0db90;  alias, 1 drivers
L_0x102f0cf30 .concat [ 32 1 0 0], L_0x102f0dc90, L_0x138043df0;
L_0x102f0dab0 .concat [ 32 1 0 0], L_0x102f0d750, L_0x138043e38;
S_0x11b2eec70 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x11b2ee940;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x11b2eee40 .param/l "N" 0 4 223, +C4<00000000000000000000000000100000>;
v0x11b2eef50_0 .net "a", 32 0, L_0x102f0cf30;  alias, 1 drivers
v0x11b2ef010_0 .net "b", 32 0, L_0x102f0dab0;  alias, 1 drivers
v0x11b2ef0b0_0 .net "c", 32 0, L_0x102f0db90;  alias, 1 drivers
L_0x102f0db90 .arith/sum 33, L_0x102f0cf30, L_0x102f0dab0;
S_0x11b2ef690 .scope module, "uut_de1" "data_extract_v1" 4 42, 4 155 0, S_0x11b2c6b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 5 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 30 "mant";
P_0x11b2ef850 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000101>;
P_0x11b2ef890 .param/l "N" 0 4 165, +C4<00000000000000000000000000100000>;
P_0x11b2ef8d0 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x12badaee0 .functor BUFZ 32, L_0x12baa7af0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12badb030 .functor NOT 32, L_0x12badaee0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x138042608 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bae5db0 .functor XOR 1, L_0x12badaf50, L_0x138042608, C4<0>, C4<0>;
v0x10ae121a0_0 .net/2u *"_ivl_10", 0 0, L_0x138042608;  1 drivers
v0x10ae12250_0 .net *"_ivl_12", 0 0, L_0x12bae5db0;  1 drivers
L_0x138042650 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x10ae12300_0 .net/2u *"_ivl_16", 4 0, L_0x138042650;  1 drivers
v0x10ae123c0_0 .net *"_ivl_18", 4 0, L_0x12bae6040;  1 drivers
v0x10ae12470_0 .net *"_ivl_23", 29 0, L_0x12bae78e0;  1 drivers
L_0x138042800 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x10ae12560_0 .net/2u *"_ivl_24", 1 0, L_0x138042800;  1 drivers
v0x10ae12610_0 .net *"_ivl_4", 31 0, L_0x12badb030;  1 drivers
v0x10ae126c0_0 .net *"_ivl_9", 30 0, L_0x12bae5cd0;  1 drivers
v0x10ae12770_0 .net "exp", 1 0, L_0x12bae7ae0;  alias, 1 drivers
v0x10ae12880_0 .net "in", 31 0, L_0x12baa7af0;  alias, 1 drivers
v0x10ae12930_0 .net "k", 4 0, L_0x12bae5b10;  1 drivers
v0x10ae129d0_0 .net "mant", 29 0, L_0x12bae7c10;  alias, 1 drivers
v0x10ae12a80_0 .net "rc", 0 0, L_0x12badaf50;  alias, 1 drivers
v0x10ae12b20_0 .net "regime", 4 0, L_0x12bae6180;  alias, 1 drivers
v0x10ae12bd0_0 .net "xin", 31 0, L_0x12badaee0;  1 drivers
v0x10ae12c80_0 .net "xin_r", 31 0, L_0x12badb0a0;  1 drivers
v0x10ae12d30_0 .net "xin_tmp", 31 0, L_0x12bae77f0;  1 drivers
L_0x12badaf50 .part L_0x12badaee0, 30, 1;
L_0x12badb0a0 .functor MUXZ 32, L_0x12badaee0, L_0x12badb030, L_0x12badaf50, C4<>;
L_0x12bae5cd0 .part L_0x12badb0a0, 0, 31;
L_0x12bae5ee0 .concat [ 1 31 0 0], L_0x12bae5db0, L_0x12bae5cd0;
L_0x12bae6040 .arith/sub 5, L_0x12bae5b10, L_0x138042650;
L_0x12bae6180 .functor MUXZ 5, L_0x12bae5b10, L_0x12bae6040, L_0x12badaf50, C4<>;
L_0x12bae78e0 .part L_0x12badaee0, 0, 30;
L_0x12bae79c0 .concat [ 2 30 0 0], L_0x138042800, L_0x12bae78e0;
L_0x12bae7ae0 .part L_0x12bae77f0, 30, 2;
L_0x12bae7c10 .part L_0x12bae77f0, 0, 30;
S_0x11b2efac0 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x11b2ef690;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2efac0
v0x11b2efd50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.log2 ;
    %load/vec4 v0x11b2efd50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2efd50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_138.306 ;
    %load/vec4 v0x11b2efd50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_138.307, 5;
    %load/vec4 v0x11b2efd50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2efd50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_138.306;
T_138.307 ;
    %end;
S_0x11b2efe00 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x11b2ef690;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x11b2effd0 .param/l "N" 0 4 286, +C4<00000000000000000000000000100000>;
P_0x11b2f0010 .param/l "S" 0 4 287, C4<00000000000000000000000000000101>;
L_0x12bae77f0 .functor BUFZ 32, L_0x12bae7240, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1380427b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2f1690_0 .net *"_ivl_11", 0 0, L_0x1380427b8;  1 drivers
v0x11b2f1750_0 .net *"_ivl_6", 0 0, L_0x12bae7360;  1 drivers
v0x11b2f1800_0 .net *"_ivl_7", 31 0, L_0x12bae74f0;  1 drivers
v0x11b2f18c0_0 .net *"_ivl_9", 30 0, L_0x12bae7430;  1 drivers
v0x11b2f1970_0 .net "a", 31 0, L_0x12bae79c0;  1 drivers
v0x11b2f1a60_0 .net "b", 4 0, L_0x12bae5b10;  alias, 1 drivers
v0x11b2f1b10_0 .net "c", 31 0, L_0x12bae77f0;  alias, 1 drivers
v0x11b2f1bc0 .array "tmp", 0 4;
v0x11b2f1bc0_0 .net v0x11b2f1bc0 0, 31 0, L_0x12bae7690; 1 drivers
v0x11b2f1bc0_1 .net v0x11b2f1bc0 1, 31 0, L_0x12bae6560; 1 drivers
v0x11b2f1bc0_2 .net v0x11b2f1bc0 2, 31 0, L_0x12bae6a20; 1 drivers
v0x11b2f1bc0_3 .net v0x11b2f1bc0 3, 31 0, L_0x12bae6e40; 1 drivers
v0x11b2f1bc0_4 .net v0x11b2f1bc0 4, 31 0, L_0x12bae7240; 1 drivers
L_0x12bae62a0 .part L_0x12bae5b10, 1, 1;
L_0x12bae66c0 .part L_0x12bae5b10, 2, 1;
L_0x12bae6b40 .part L_0x12bae5b10, 3, 1;
L_0x12bae6f60 .part L_0x12bae5b10, 4, 1;
L_0x12bae7360 .part L_0x12bae5b10, 0, 1;
L_0x12bae7430 .part L_0x12bae79c0, 0, 31;
L_0x12bae74f0 .concat [ 1 31 0 0], L_0x1380427b8, L_0x12bae7430;
L_0x12bae7690 .functor MUXZ 32, L_0x12bae79c0, L_0x12bae74f0, L_0x12bae7360, C4<>;
S_0x11b2f0200 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x11b2efe00;
 .timescale -9 -12;
P_0x11b2f03d0 .param/l "i" 1 4 296, +C4<01>;
v0x11b2f0470_0 .net *"_ivl_1", 0 0, L_0x12bae62a0;  1 drivers
v0x11b2f0500_0 .net *"_ivl_3", 31 0, L_0x12bae6400;  1 drivers
v0x11b2f0590_0 .net *"_ivl_5", 29 0, L_0x12bae6340;  1 drivers
L_0x138042698 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11b2f0620_0 .net *"_ivl_7", 1 0, L_0x138042698;  1 drivers
L_0x12bae6340 .part L_0x12bae7690, 0, 30;
L_0x12bae6400 .concat [ 2 30 0 0], L_0x138042698, L_0x12bae6340;
L_0x12bae6560 .functor MUXZ 32, L_0x12bae7690, L_0x12bae6400, L_0x12bae62a0, C4<>;
S_0x11b2f06c0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x11b2efe00;
 .timescale -9 -12;
P_0x11b2f08a0 .param/l "i" 1 4 296, +C4<010>;
v0x11b2f0930_0 .net *"_ivl_1", 0 0, L_0x12bae66c0;  1 drivers
v0x11b2f09e0_0 .net *"_ivl_3", 31 0, L_0x12bae6940;  1 drivers
v0x11b2f0a90_0 .net *"_ivl_5", 27 0, L_0x12bae6860;  1 drivers
L_0x1380426e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x11b2f0b50_0 .net *"_ivl_7", 3 0, L_0x1380426e0;  1 drivers
L_0x12bae6860 .part L_0x12bae6560, 0, 28;
L_0x12bae6940 .concat [ 4 28 0 0], L_0x1380426e0, L_0x12bae6860;
L_0x12bae6a20 .functor MUXZ 32, L_0x12bae6560, L_0x12bae6940, L_0x12bae66c0, C4<>;
S_0x11b2f0c00 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x11b2efe00;
 .timescale -9 -12;
P_0x11b2f0df0 .param/l "i" 1 4 296, +C4<011>;
v0x11b2f0e80_0 .net *"_ivl_1", 0 0, L_0x12bae6b40;  1 drivers
v0x11b2f0f30_0 .net *"_ivl_3", 31 0, L_0x12bae6ce0;  1 drivers
v0x11b2f0fe0_0 .net *"_ivl_5", 23 0, L_0x12bae6be0;  1 drivers
L_0x138042728 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x11b2f10a0_0 .net *"_ivl_7", 7 0, L_0x138042728;  1 drivers
L_0x12bae6be0 .part L_0x12bae6a20, 0, 24;
L_0x12bae6ce0 .concat [ 8 24 0 0], L_0x138042728, L_0x12bae6be0;
L_0x12bae6e40 .functor MUXZ 32, L_0x12bae6a20, L_0x12bae6ce0, L_0x12bae6b40, C4<>;
S_0x11b2f1150 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 296, 4 296 0, S_0x11b2efe00;
 .timescale -9 -12;
P_0x11b2f1320 .param/l "i" 1 4 296, +C4<0100>;
v0x11b2f13c0_0 .net *"_ivl_1", 0 0, L_0x12bae6f60;  1 drivers
v0x11b2f1470_0 .net *"_ivl_3", 31 0, L_0x12bae70e0;  1 drivers
v0x11b2f1520_0 .net *"_ivl_5", 15 0, L_0x12bae7000;  1 drivers
L_0x138042770 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11b2f15e0_0 .net *"_ivl_7", 15 0, L_0x138042770;  1 drivers
L_0x12bae7000 .part L_0x12bae6e40, 0, 16;
L_0x12bae70e0 .concat [ 16 16 0 0], L_0x138042770, L_0x12bae7000;
L_0x12bae7240 .functor MUXZ 32, L_0x12bae6e40, L_0x12bae70e0, L_0x12bae6f60, C4<>;
S_0x11b2f1d10 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x11b2ef690;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x11b2f1ed0 .param/l "N" 0 4 338, +C4<00000000000000000000000000100000>;
P_0x11b2f1f10 .param/l "S" 0 4 339, C4<00000000000000000000000000000101>;
v0x10ae11f40_0 .net "in", 31 0, L_0x12bae5ee0;  1 drivers
v0x10ae12010_0 .net "out", 4 0, L_0x12bae5b10;  alias, 1 drivers
v0x10ae120e0_0 .net "vld", 0 0, L_0x12bae57e0;  1 drivers
S_0x11b2f20c0 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x11b2f1d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2f1f90 .param/l "N" 0 4 360, +C4<00000000000000000000000000100000>;
P_0x11b2f1fd0 .param/l "S" 0 4 361, C4<00000000000000000000000000000101>;
v0x10ae119c0_0 .net "in", 31 0, L_0x12bae5ee0;  alias, 1 drivers
v0x10ae11a80_0 .net "out", 4 0, L_0x12bae5b10;  alias, 1 drivers
v0x10ae11b40_0 .net "vld", 0 0, L_0x12bae57e0;  alias, 1 drivers
L_0x12bae0390 .part L_0x12bae5ee0, 0, 16;
L_0x12bae5740 .part L_0x12bae5ee0, 16, 16;
S_0x11b2f2440 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b2f20c0;
 .timescale -9 -12;
L_0x12bae57e0 .functor OR 1, L_0x12badff00, L_0x12bae52b0, C4<0>, C4<0>;
L_0x1380425c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10ae111c0_0 .net/2u *"_ivl_4", 0 0, L_0x1380425c0;  1 drivers
v0x10ae11280_0 .net *"_ivl_6", 4 0, L_0x12bae58b0;  1 drivers
v0x10ae11320_0 .net *"_ivl_8", 4 0, L_0x12bae59d0;  1 drivers
v0x10ae113d0_0 .net "out_h", 3 0, L_0x12bae55c0;  1 drivers
v0x10ae11490_0 .net "out_l", 3 0, L_0x12bae0210;  1 drivers
v0x10ae11560_0 .net "out_vh", 0 0, L_0x12bae52b0;  1 drivers
v0x10ae11610_0 .net "out_vl", 0 0, L_0x12badff00;  1 drivers
L_0x12bae58b0 .concat [ 4 1 0 0], L_0x12bae55c0, L_0x1380425c0;
L_0x12bae59d0 .concat [ 4 1 0 0], L_0x12bae0210, L_0x12badff00;
L_0x12bae5b10 .functor MUXZ 5, L_0x12bae59d0, L_0x12bae58b0, L_0x12bae52b0, C4<>;
S_0x11b2f2610 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b2f2440;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2f22d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x11b2f2310 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x11b2ff910_0 .net "in", 15 0, L_0x12bae5740;  1 drivers
v0x11b2ff9d0_0 .net "out", 3 0, L_0x12bae55c0;  alias, 1 drivers
v0x11b2ffa80_0 .net "vld", 0 0, L_0x12bae52b0;  alias, 1 drivers
L_0x12bae2ac0 .part L_0x12bae5740, 0, 8;
L_0x12bae51d0 .part L_0x12bae5740, 8, 8;
S_0x11b2f2990 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b2f2610;
 .timescale -9 -12;
L_0x12bae52b0 .functor OR 1, L_0x12bae2630, L_0x12bae4d40, C4<0>, C4<0>;
L_0x138042578 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2ff110_0 .net/2u *"_ivl_4", 0 0, L_0x138042578;  1 drivers
v0x11b2ff1d0_0 .net *"_ivl_6", 3 0, L_0x12bae5360;  1 drivers
v0x11b2ff270_0 .net *"_ivl_8", 3 0, L_0x12bae5480;  1 drivers
v0x11b2ff320_0 .net "out_h", 2 0, L_0x12bae5050;  1 drivers
v0x11b2ff3e0_0 .net "out_l", 2 0, L_0x12bae2940;  1 drivers
v0x11b2ff4b0_0 .net "out_vh", 0 0, L_0x12bae4d40;  1 drivers
v0x11b2ff560_0 .net "out_vl", 0 0, L_0x12bae2630;  1 drivers
L_0x12bae5360 .concat [ 3 1 0 0], L_0x12bae5050, L_0x138042578;
L_0x12bae5480 .concat [ 3 1 0 0], L_0x12bae2940, L_0x12bae2630;
L_0x12bae55c0 .functor MUXZ 4, L_0x12bae5480, L_0x12bae5360, L_0x12bae4d40, C4<>;
S_0x11b2f2b60 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b2f2990;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2f2820 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x11b2f2860 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x11b2f8ba0_0 .net "in", 7 0, L_0x12bae51d0;  1 drivers
v0x11b2f8c60_0 .net "out", 2 0, L_0x12bae5050;  alias, 1 drivers
v0x11b2f8d10_0 .net "vld", 0 0, L_0x12bae4d40;  alias, 1 drivers
L_0x12bae3b90 .part L_0x12bae51d0, 0, 4;
L_0x12bae4c60 .part L_0x12bae51d0, 4, 4;
S_0x11b2f2ee0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b2f2b60;
 .timescale -9 -12;
L_0x12bae4d40 .functor OR 1, L_0x12bae3700, L_0x12bae47d0, C4<0>, C4<0>;
L_0x138042530 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2f83a0_0 .net/2u *"_ivl_4", 0 0, L_0x138042530;  1 drivers
v0x11b2f8460_0 .net *"_ivl_6", 2 0, L_0x12bae4df0;  1 drivers
v0x11b2f8500_0 .net *"_ivl_8", 2 0, L_0x12bae4f10;  1 drivers
v0x11b2f85b0_0 .net "out_h", 1 0, L_0x12bae4ae0;  1 drivers
v0x11b2f8670_0 .net "out_l", 1 0, L_0x12bae3a10;  1 drivers
v0x11b2f8740_0 .net "out_vh", 0 0, L_0x12bae47d0;  1 drivers
v0x11b2f87f0_0 .net "out_vl", 0 0, L_0x12bae3700;  1 drivers
L_0x12bae4df0 .concat [ 2 1 0 0], L_0x12bae4ae0, L_0x138042530;
L_0x12bae4f10 .concat [ 2 1 0 0], L_0x12bae3a10, L_0x12bae3700;
L_0x12bae5050 .functor MUXZ 3, L_0x12bae4f10, L_0x12bae4df0, L_0x12bae47d0, C4<>;
S_0x11b2f30b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b2f2ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2f2d70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x11b2f2db0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x11b2f5790_0 .net "in", 3 0, L_0x12bae4c60;  1 drivers
v0x11b2f5850_0 .net "out", 1 0, L_0x12bae4ae0;  alias, 1 drivers
v0x11b2f5900_0 .net "vld", 0 0, L_0x12bae47d0;  alias, 1 drivers
L_0x12bae4100 .part L_0x12bae4c60, 0, 2;
L_0x12bae46b0 .part L_0x12bae4c60, 2, 2;
S_0x11b2f3430 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b2f30b0;
 .timescale -9 -12;
L_0x12bae47d0 .functor OR 1, L_0x12bae3c30, L_0x12bae4220, C4<0>, C4<0>;
L_0x1380424e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2f4f90_0 .net/2u *"_ivl_4", 0 0, L_0x1380424e8;  1 drivers
v0x11b2f5050_0 .net *"_ivl_6", 1 0, L_0x12bae4880;  1 drivers
v0x11b2f50f0_0 .net *"_ivl_8", 1 0, L_0x12bae49a0;  1 drivers
v0x11b2f51a0_0 .net "out_h", 0 0, L_0x12bae4560;  1 drivers
v0x11b2f5260_0 .net "out_l", 0 0, L_0x12bae3fb0;  1 drivers
v0x11b2f5330_0 .net "out_vh", 0 0, L_0x12bae4220;  1 drivers
v0x11b2f53e0_0 .net "out_vl", 0 0, L_0x12bae3c30;  1 drivers
L_0x12bae4880 .concat [ 1 1 0 0], L_0x12bae4560, L_0x1380424e8;
L_0x12bae49a0 .concat [ 1 1 0 0], L_0x12bae3fb0, L_0x12bae3c30;
L_0x12bae4ae0 .functor MUXZ 2, L_0x12bae49a0, L_0x12bae4880, L_0x12bae4220, C4<>;
S_0x11b2f3600 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b2f3430;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2f32c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b2f3300 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b2f4030_0 .net "in", 1 0, L_0x12bae46b0;  1 drivers
v0x11b2f40f0_0 .net "out", 0 0, L_0x12bae4560;  alias, 1 drivers
v0x11b2f41a0_0 .net "vld", 0 0, L_0x12bae4220;  alias, 1 drivers
L_0x12bae42e0 .part L_0x12bae46b0, 1, 1;
L_0x12bae44c0 .part L_0x12bae46b0, 0, 1;
S_0x11b2f3980 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b2f3600;
 .timescale -9 -12;
L_0x12bae43f0 .functor NOT 1, L_0x12bae42e0, C4<0>, C4<0>, C4<0>;
L_0x12bae4560 .functor AND 1, L_0x12bae43f0, L_0x12bae44c0, C4<1>, C4<1>;
v0x11b2f3b50_0 .net *"_ivl_2", 0 0, L_0x12bae42e0;  1 drivers
v0x11b2f3c10_0 .net *"_ivl_3", 0 0, L_0x12bae43f0;  1 drivers
v0x11b2f3cb0_0 .net *"_ivl_5", 0 0, L_0x12bae44c0;  1 drivers
L_0x12bae4220 .reduce/or L_0x12bae46b0;
S_0x11b2f3d40 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2f3600;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2f3d40
v0x11b2f3f90_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x11b2f3f90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2f3f90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_139.308 ;
    %load/vec4 v0x11b2f3f90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_139.309, 5;
    %load/vec4 v0x11b2f3f90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2f3f90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_139.308;
T_139.309 ;
    %end;
S_0x11b2f42a0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b2f3430;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2f4470 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b2f44b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b2f4d20_0 .net "in", 1 0, L_0x12bae4100;  1 drivers
v0x11b2f4de0_0 .net "out", 0 0, L_0x12bae3fb0;  alias, 1 drivers
v0x11b2f4e90_0 .net "vld", 0 0, L_0x12bae3c30;  alias, 1 drivers
L_0x12bae3d30 .part L_0x12bae4100, 1, 1;
L_0x12bae3f10 .part L_0x12bae4100, 0, 1;
S_0x11b2f4680 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b2f42a0;
 .timescale -9 -12;
L_0x12bae3e40 .functor NOT 1, L_0x12bae3d30, C4<0>, C4<0>, C4<0>;
L_0x12bae3fb0 .functor AND 1, L_0x12bae3e40, L_0x12bae3f10, C4<1>, C4<1>;
v0x11b2f4840_0 .net *"_ivl_2", 0 0, L_0x12bae3d30;  1 drivers
v0x11b2f4900_0 .net *"_ivl_3", 0 0, L_0x12bae3e40;  1 drivers
v0x11b2f49a0_0 .net *"_ivl_5", 0 0, L_0x12bae3f10;  1 drivers
L_0x12bae3c30 .reduce/or L_0x12bae4100;
S_0x11b2f4a30 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2f42a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2f4a30
v0x11b2f4c80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x11b2f4c80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2f4c80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_140.310 ;
    %load/vec4 v0x11b2f4c80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_140.311, 5;
    %load/vec4 v0x11b2f4c80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2f4c80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_140.310;
T_140.311 ;
    %end;
S_0x11b2f5490 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2f30b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2f5490
v0x11b2f56e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x11b2f56e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2f56e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_141.312 ;
    %load/vec4 v0x11b2f56e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_141.313, 5;
    %load/vec4 v0x11b2f56e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2f56e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_141.312;
T_141.313 ;
    %end;
S_0x11b2f5a00 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b2f2ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2f5bd0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x11b2f5c10 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x11b2f8130_0 .net "in", 3 0, L_0x12bae3b90;  1 drivers
v0x11b2f81f0_0 .net "out", 1 0, L_0x12bae3a10;  alias, 1 drivers
v0x11b2f82a0_0 .net "vld", 0 0, L_0x12bae3700;  alias, 1 drivers
L_0x12bae3030 .part L_0x12bae3b90, 0, 2;
L_0x12bae35e0 .part L_0x12bae3b90, 2, 2;
S_0x11b2f5de0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b2f5a00;
 .timescale -9 -12;
L_0x12bae3700 .functor OR 1, L_0x12bae2b60, L_0x12bae3150, C4<0>, C4<0>;
L_0x1380424a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2f7930_0 .net/2u *"_ivl_4", 0 0, L_0x1380424a0;  1 drivers
v0x11b2f79f0_0 .net *"_ivl_6", 1 0, L_0x12bae37b0;  1 drivers
v0x11b2f7a90_0 .net *"_ivl_8", 1 0, L_0x12bae38d0;  1 drivers
v0x11b2f7b40_0 .net "out_h", 0 0, L_0x12bae3490;  1 drivers
v0x11b2f7c00_0 .net "out_l", 0 0, L_0x12bae2ee0;  1 drivers
v0x11b2f7cd0_0 .net "out_vh", 0 0, L_0x12bae3150;  1 drivers
v0x11b2f7d80_0 .net "out_vl", 0 0, L_0x12bae2b60;  1 drivers
L_0x12bae37b0 .concat [ 1 1 0 0], L_0x12bae3490, L_0x1380424a0;
L_0x12bae38d0 .concat [ 1 1 0 0], L_0x12bae2ee0, L_0x12bae2b60;
L_0x12bae3a10 .functor MUXZ 2, L_0x12bae38d0, L_0x12bae37b0, L_0x12bae3150, C4<>;
S_0x11b2f5fa0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b2f5de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2f5c90 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b2f5cd0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b2f69d0_0 .net "in", 1 0, L_0x12bae35e0;  1 drivers
v0x11b2f6a90_0 .net "out", 0 0, L_0x12bae3490;  alias, 1 drivers
v0x11b2f6b40_0 .net "vld", 0 0, L_0x12bae3150;  alias, 1 drivers
L_0x12bae3210 .part L_0x12bae35e0, 1, 1;
L_0x12bae33f0 .part L_0x12bae35e0, 0, 1;
S_0x11b2f6320 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b2f5fa0;
 .timescale -9 -12;
L_0x12bae3320 .functor NOT 1, L_0x12bae3210, C4<0>, C4<0>, C4<0>;
L_0x12bae3490 .functor AND 1, L_0x12bae3320, L_0x12bae33f0, C4<1>, C4<1>;
v0x11b2f64f0_0 .net *"_ivl_2", 0 0, L_0x12bae3210;  1 drivers
v0x11b2f65b0_0 .net *"_ivl_3", 0 0, L_0x12bae3320;  1 drivers
v0x11b2f6650_0 .net *"_ivl_5", 0 0, L_0x12bae33f0;  1 drivers
L_0x12bae3150 .reduce/or L_0x12bae35e0;
S_0x11b2f66e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2f5fa0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2f66e0
v0x11b2f6930_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x11b2f6930_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2f6930_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_142.314 ;
    %load/vec4 v0x11b2f6930_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_142.315, 5;
    %load/vec4 v0x11b2f6930_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2f6930_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_142.314;
T_142.315 ;
    %end;
S_0x11b2f6c40 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b2f5de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2f6e10 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b2f6e50 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b2f76c0_0 .net "in", 1 0, L_0x12bae3030;  1 drivers
v0x11b2f7780_0 .net "out", 0 0, L_0x12bae2ee0;  alias, 1 drivers
v0x11b2f7830_0 .net "vld", 0 0, L_0x12bae2b60;  alias, 1 drivers
L_0x12bae2c60 .part L_0x12bae3030, 1, 1;
L_0x12bae2e40 .part L_0x12bae3030, 0, 1;
S_0x11b2f7020 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b2f6c40;
 .timescale -9 -12;
L_0x12bae2d70 .functor NOT 1, L_0x12bae2c60, C4<0>, C4<0>, C4<0>;
L_0x12bae2ee0 .functor AND 1, L_0x12bae2d70, L_0x12bae2e40, C4<1>, C4<1>;
v0x11b2f71e0_0 .net *"_ivl_2", 0 0, L_0x12bae2c60;  1 drivers
v0x11b2f72a0_0 .net *"_ivl_3", 0 0, L_0x12bae2d70;  1 drivers
v0x11b2f7340_0 .net *"_ivl_5", 0 0, L_0x12bae2e40;  1 drivers
L_0x12bae2b60 .reduce/or L_0x12bae3030;
S_0x11b2f73d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2f6c40;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2f73d0
v0x11b2f7620_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x11b2f7620_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2f7620_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_143.316 ;
    %load/vec4 v0x11b2f7620_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_143.317, 5;
    %load/vec4 v0x11b2f7620_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2f7620_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_143.316;
T_143.317 ;
    %end;
S_0x11b2f7e30 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2f5a00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2f7e30
v0x11b2f8080_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x11b2f8080_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2f8080_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_144.318 ;
    %load/vec4 v0x11b2f8080_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_144.319, 5;
    %load/vec4 v0x11b2f8080_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2f8080_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_144.318;
T_144.319 ;
    %end;
S_0x11b2f88a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2f2b60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2f88a0
v0x11b2f8af0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x11b2f8af0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2f8af0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_145.320 ;
    %load/vec4 v0x11b2f8af0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_145.321, 5;
    %load/vec4 v0x11b2f8af0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2f8af0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_145.320;
T_145.321 ;
    %end;
S_0x11b2f8e10 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b2f2990;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2f8fe0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x11b2f9020 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x11b2feea0_0 .net "in", 7 0, L_0x12bae2ac0;  1 drivers
v0x11b2fef60_0 .net "out", 2 0, L_0x12bae2940;  alias, 1 drivers
v0x11b2ff010_0 .net "vld", 0 0, L_0x12bae2630;  alias, 1 drivers
L_0x12bae1480 .part L_0x12bae2ac0, 0, 4;
L_0x12bae2550 .part L_0x12bae2ac0, 4, 4;
S_0x11b2f91f0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b2f8e10;
 .timescale -9 -12;
L_0x12bae2630 .functor OR 1, L_0x12bae0ff0, L_0x12bae20c0, C4<0>, C4<0>;
L_0x138042458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2fe6a0_0 .net/2u *"_ivl_4", 0 0, L_0x138042458;  1 drivers
v0x11b2fe760_0 .net *"_ivl_6", 2 0, L_0x12bae26e0;  1 drivers
v0x11b2fe800_0 .net *"_ivl_8", 2 0, L_0x12bae2800;  1 drivers
v0x11b2fe8b0_0 .net "out_h", 1 0, L_0x12bae23d0;  1 drivers
v0x11b2fe970_0 .net "out_l", 1 0, L_0x12bae1300;  1 drivers
v0x11b2fea40_0 .net "out_vh", 0 0, L_0x12bae20c0;  1 drivers
v0x11b2feaf0_0 .net "out_vl", 0 0, L_0x12bae0ff0;  1 drivers
L_0x12bae26e0 .concat [ 2 1 0 0], L_0x12bae23d0, L_0x138042458;
L_0x12bae2800 .concat [ 2 1 0 0], L_0x12bae1300, L_0x12bae0ff0;
L_0x12bae2940 .functor MUXZ 3, L_0x12bae2800, L_0x12bae26e0, L_0x12bae20c0, C4<>;
S_0x11b2f93b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b2f91f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2f90a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x11b2f90e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x11b2fba90_0 .net "in", 3 0, L_0x12bae2550;  1 drivers
v0x11b2fbb50_0 .net "out", 1 0, L_0x12bae23d0;  alias, 1 drivers
v0x11b2fbc00_0 .net "vld", 0 0, L_0x12bae20c0;  alias, 1 drivers
L_0x12bae19f0 .part L_0x12bae2550, 0, 2;
L_0x12bae1fa0 .part L_0x12bae2550, 2, 2;
S_0x11b2f9730 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b2f93b0;
 .timescale -9 -12;
L_0x12bae20c0 .functor OR 1, L_0x12bae1520, L_0x12bae1b10, C4<0>, C4<0>;
L_0x138042410 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2fb290_0 .net/2u *"_ivl_4", 0 0, L_0x138042410;  1 drivers
v0x11b2fb350_0 .net *"_ivl_6", 1 0, L_0x12bae2170;  1 drivers
v0x11b2fb3f0_0 .net *"_ivl_8", 1 0, L_0x12bae2290;  1 drivers
v0x11b2fb4a0_0 .net "out_h", 0 0, L_0x12bae1e50;  1 drivers
v0x11b2fb560_0 .net "out_l", 0 0, L_0x12bae18a0;  1 drivers
v0x11b2fb630_0 .net "out_vh", 0 0, L_0x12bae1b10;  1 drivers
v0x11b2fb6e0_0 .net "out_vl", 0 0, L_0x12bae1520;  1 drivers
L_0x12bae2170 .concat [ 1 1 0 0], L_0x12bae1e50, L_0x138042410;
L_0x12bae2290 .concat [ 1 1 0 0], L_0x12bae18a0, L_0x12bae1520;
L_0x12bae23d0 .functor MUXZ 2, L_0x12bae2290, L_0x12bae2170, L_0x12bae1b10, C4<>;
S_0x11b2f9900 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b2f9730;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2f95c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b2f9600 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b2fa330_0 .net "in", 1 0, L_0x12bae1fa0;  1 drivers
v0x11b2fa3f0_0 .net "out", 0 0, L_0x12bae1e50;  alias, 1 drivers
v0x11b2fa4a0_0 .net "vld", 0 0, L_0x12bae1b10;  alias, 1 drivers
L_0x12bae1bd0 .part L_0x12bae1fa0, 1, 1;
L_0x12bae1db0 .part L_0x12bae1fa0, 0, 1;
S_0x11b2f9c80 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b2f9900;
 .timescale -9 -12;
L_0x12bae1ce0 .functor NOT 1, L_0x12bae1bd0, C4<0>, C4<0>, C4<0>;
L_0x12bae1e50 .functor AND 1, L_0x12bae1ce0, L_0x12bae1db0, C4<1>, C4<1>;
v0x11b2f9e50_0 .net *"_ivl_2", 0 0, L_0x12bae1bd0;  1 drivers
v0x11b2f9f10_0 .net *"_ivl_3", 0 0, L_0x12bae1ce0;  1 drivers
v0x11b2f9fb0_0 .net *"_ivl_5", 0 0, L_0x12bae1db0;  1 drivers
L_0x12bae1b10 .reduce/or L_0x12bae1fa0;
S_0x11b2fa040 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2f9900;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2fa040
v0x11b2fa290_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x11b2fa290_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2fa290_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_146.322 ;
    %load/vec4 v0x11b2fa290_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_146.323, 5;
    %load/vec4 v0x11b2fa290_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2fa290_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_146.322;
T_146.323 ;
    %end;
S_0x11b2fa5a0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b2f9730;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2fa770 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b2fa7b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b2fb020_0 .net "in", 1 0, L_0x12bae19f0;  1 drivers
v0x11b2fb0e0_0 .net "out", 0 0, L_0x12bae18a0;  alias, 1 drivers
v0x11b2fb190_0 .net "vld", 0 0, L_0x12bae1520;  alias, 1 drivers
L_0x12bae1620 .part L_0x12bae19f0, 1, 1;
L_0x12bae1800 .part L_0x12bae19f0, 0, 1;
S_0x11b2fa980 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b2fa5a0;
 .timescale -9 -12;
L_0x12bae1730 .functor NOT 1, L_0x12bae1620, C4<0>, C4<0>, C4<0>;
L_0x12bae18a0 .functor AND 1, L_0x12bae1730, L_0x12bae1800, C4<1>, C4<1>;
v0x11b2fab40_0 .net *"_ivl_2", 0 0, L_0x12bae1620;  1 drivers
v0x11b2fac00_0 .net *"_ivl_3", 0 0, L_0x12bae1730;  1 drivers
v0x11b2faca0_0 .net *"_ivl_5", 0 0, L_0x12bae1800;  1 drivers
L_0x12bae1520 .reduce/or L_0x12bae19f0;
S_0x11b2fad30 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2fa5a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2fad30
v0x11b2faf80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x11b2faf80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2faf80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_147.324 ;
    %load/vec4 v0x11b2faf80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_147.325, 5;
    %load/vec4 v0x11b2faf80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2faf80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_147.324;
T_147.325 ;
    %end;
S_0x11b2fb790 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2f93b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2fb790
v0x11b2fb9e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x11b2fb9e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2fb9e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_148.326 ;
    %load/vec4 v0x11b2fb9e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_148.327, 5;
    %load/vec4 v0x11b2fb9e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2fb9e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_148.326;
T_148.327 ;
    %end;
S_0x11b2fbd00 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b2f91f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2fbed0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x11b2fbf10 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x11b2fe430_0 .net "in", 3 0, L_0x12bae1480;  1 drivers
v0x11b2fe4f0_0 .net "out", 1 0, L_0x12bae1300;  alias, 1 drivers
v0x11b2fe5a0_0 .net "vld", 0 0, L_0x12bae0ff0;  alias, 1 drivers
L_0x12bae0920 .part L_0x12bae1480, 0, 2;
L_0x12bae0ed0 .part L_0x12bae1480, 2, 2;
S_0x11b2fc0e0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b2fbd00;
 .timescale -9 -12;
L_0x12bae0ff0 .functor OR 1, L_0x12bae0470, L_0x12bae0a40, C4<0>, C4<0>;
L_0x1380423c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b2fdc30_0 .net/2u *"_ivl_4", 0 0, L_0x1380423c8;  1 drivers
v0x11b2fdcf0_0 .net *"_ivl_6", 1 0, L_0x12bae10a0;  1 drivers
v0x11b2fdd90_0 .net *"_ivl_8", 1 0, L_0x12bae11c0;  1 drivers
v0x11b2fde40_0 .net "out_h", 0 0, L_0x12bae0d80;  1 drivers
v0x11b2fdf00_0 .net "out_l", 0 0, L_0x12bae07d0;  1 drivers
v0x11b2fdfd0_0 .net "out_vh", 0 0, L_0x12bae0a40;  1 drivers
v0x11b2fe080_0 .net "out_vl", 0 0, L_0x12bae0470;  1 drivers
L_0x12bae10a0 .concat [ 1 1 0 0], L_0x12bae0d80, L_0x1380423c8;
L_0x12bae11c0 .concat [ 1 1 0 0], L_0x12bae07d0, L_0x12bae0470;
L_0x12bae1300 .functor MUXZ 2, L_0x12bae11c0, L_0x12bae10a0, L_0x12bae0a40, C4<>;
S_0x11b2fc2a0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x11b2fc0e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2fbf90 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b2fbfd0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b2fccd0_0 .net "in", 1 0, L_0x12bae0ed0;  1 drivers
v0x11b2fcd90_0 .net "out", 0 0, L_0x12bae0d80;  alias, 1 drivers
v0x11b2fce40_0 .net "vld", 0 0, L_0x12bae0a40;  alias, 1 drivers
L_0x12bae0b00 .part L_0x12bae0ed0, 1, 1;
L_0x12bae0ce0 .part L_0x12bae0ed0, 0, 1;
S_0x11b2fc620 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b2fc2a0;
 .timescale -9 -12;
L_0x12bae0c10 .functor NOT 1, L_0x12bae0b00, C4<0>, C4<0>, C4<0>;
L_0x12bae0d80 .functor AND 1, L_0x12bae0c10, L_0x12bae0ce0, C4<1>, C4<1>;
v0x11b2fc7f0_0 .net *"_ivl_2", 0 0, L_0x12bae0b00;  1 drivers
v0x11b2fc8b0_0 .net *"_ivl_3", 0 0, L_0x12bae0c10;  1 drivers
v0x11b2fc950_0 .net *"_ivl_5", 0 0, L_0x12bae0ce0;  1 drivers
L_0x12bae0a40 .reduce/or L_0x12bae0ed0;
S_0x11b2fc9e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2fc2a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2fc9e0
v0x11b2fcc30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x11b2fcc30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2fcc30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_149.328 ;
    %load/vec4 v0x11b2fcc30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_149.329, 5;
    %load/vec4 v0x11b2fcc30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2fcc30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_149.328;
T_149.329 ;
    %end;
S_0x11b2fcf40 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b2fc0e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2fd110 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x11b2fd150 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x11b2fd9c0_0 .net "in", 1 0, L_0x12bae0920;  1 drivers
v0x11b2fda80_0 .net "out", 0 0, L_0x12bae07d0;  alias, 1 drivers
v0x11b2fdb30_0 .net "vld", 0 0, L_0x12bae0470;  alias, 1 drivers
L_0x12bae0550 .part L_0x12bae0920, 1, 1;
L_0x12bae0730 .part L_0x12bae0920, 0, 1;
S_0x11b2fd320 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x11b2fcf40;
 .timescale -9 -12;
L_0x12bae0660 .functor NOT 1, L_0x12bae0550, C4<0>, C4<0>, C4<0>;
L_0x12bae07d0 .functor AND 1, L_0x12bae0660, L_0x12bae0730, C4<1>, C4<1>;
v0x11b2fd4e0_0 .net *"_ivl_2", 0 0, L_0x12bae0550;  1 drivers
v0x11b2fd5a0_0 .net *"_ivl_3", 0 0, L_0x12bae0660;  1 drivers
v0x11b2fd640_0 .net *"_ivl_5", 0 0, L_0x12bae0730;  1 drivers
L_0x12bae0470 .reduce/or L_0x12bae0920;
S_0x11b2fd6d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2fcf40;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2fd6d0
v0x11b2fd920_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x11b2fd920_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2fd920_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_150.330 ;
    %load/vec4 v0x11b2fd920_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_150.331, 5;
    %load/vec4 v0x11b2fd920_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2fd920_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_150.330;
T_150.331 ;
    %end;
S_0x11b2fe130 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2fbd00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2fe130
v0x11b2fe380_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x11b2fe380_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2fe380_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_151.332 ;
    %load/vec4 v0x11b2fe380_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_151.333, 5;
    %load/vec4 v0x11b2fe380_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2fe380_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_151.332;
T_151.333 ;
    %end;
S_0x11b2feba0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2f8e10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2feba0
v0x11b2fedf0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x11b2fedf0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2fedf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_152.334 ;
    %load/vec4 v0x11b2fedf0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_152.335, 5;
    %load/vec4 v0x11b2fedf0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2fedf0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_152.334;
T_152.335 ;
    %end;
S_0x11b2ff610 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2f2610;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x11b2ff610
v0x11b2ff860_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x11b2ff860_0;
    %subi 1, 0, 32;
    %store/vec4 v0x11b2ff860_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_153.336 ;
    %load/vec4 v0x11b2ff860_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_153.337, 5;
    %load/vec4 v0x11b2ff860_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x11b2ff860_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_153.336;
T_153.337 ;
    %end;
S_0x11b2ffb80 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x11b2f2440;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2ffd50 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x11b2ffd90 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x10ae10f50_0 .net "in", 15 0, L_0x12bae0390;  1 drivers
v0x10ae11010_0 .net "out", 3 0, L_0x12bae0210;  alias, 1 drivers
v0x10ae110c0_0 .net "vld", 0 0, L_0x12badff00;  alias, 1 drivers
L_0x12badd710 .part L_0x12bae0390, 0, 8;
L_0x12badfe20 .part L_0x12bae0390, 8, 8;
S_0x10ae04080 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b2ffb80;
 .timescale -9 -12;
L_0x12badff00 .functor OR 1, L_0x12badd280, L_0x12badf990, C4<0>, C4<0>;
L_0x138042380 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10ae10750_0 .net/2u *"_ivl_4", 0 0, L_0x138042380;  1 drivers
v0x10ae10810_0 .net *"_ivl_6", 3 0, L_0x12badffb0;  1 drivers
v0x10ae108b0_0 .net *"_ivl_8", 3 0, L_0x12bae00d0;  1 drivers
v0x10ae10960_0 .net "out_h", 2 0, L_0x12badfca0;  1 drivers
v0x10ae10a20_0 .net "out_l", 2 0, L_0x12badd590;  1 drivers
v0x10ae10af0_0 .net "out_vh", 0 0, L_0x12badf990;  1 drivers
v0x10ae10ba0_0 .net "out_vl", 0 0, L_0x12badd280;  1 drivers
L_0x12badffb0 .concat [ 3 1 0 0], L_0x12badfca0, L_0x138042380;
L_0x12bae00d0 .concat [ 3 1 0 0], L_0x12badd590, L_0x12badd280;
L_0x12bae0210 .functor MUXZ 4, L_0x12bae00d0, L_0x12badffb0, L_0x12badf990, C4<>;
S_0x10ae041f0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x10ae04080;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x11b2ffe10 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x11b2ffe50 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x10ae0a1e0_0 .net "in", 7 0, L_0x12badfe20;  1 drivers
v0x10ae0a2a0_0 .net "out", 2 0, L_0x12badfca0;  alias, 1 drivers
v0x10ae0a350_0 .net "vld", 0 0, L_0x12badf990;  alias, 1 drivers
L_0x12bade7e0 .part L_0x12badfe20, 0, 4;
L_0x12badf8b0 .part L_0x12badfe20, 4, 4;
S_0x10ae04520 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x10ae041f0;
 .timescale -9 -12;
L_0x12badf990 .functor OR 1, L_0x12bade350, L_0x12badf420, C4<0>, C4<0>;
L_0x138042338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10ae099e0_0 .net/2u *"_ivl_4", 0 0, L_0x138042338;  1 drivers
v0x10ae09aa0_0 .net *"_ivl_6", 2 0, L_0x12badfa40;  1 drivers
v0x10ae09b40_0 .net *"_ivl_8", 2 0, L_0x12badfb60;  1 drivers
v0x10ae09bf0_0 .net "out_h", 1 0, L_0x12badf730;  1 drivers
v0x10ae09cb0_0 .net "out_l", 1 0, L_0x12bade660;  1 drivers
v0x10ae09d80_0 .net "out_vh", 0 0, L_0x12badf420;  1 drivers
v0x10ae09e30_0 .net "out_vl", 0 0, L_0x12bade350;  1 drivers
L_0x12badfa40 .concat [ 2 1 0 0], L_0x12badf730, L_0x138042338;
L_0x12badfb60 .concat [ 2 1 0 0], L_0x12bade660, L_0x12bade350;
L_0x12badfca0 .functor MUXZ 3, L_0x12badfb60, L_0x12badfa40, L_0x12badf420, C4<>;
S_0x10ae046f0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x10ae04520;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae043b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x10ae043f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x10ae06dd0_0 .net "in", 3 0, L_0x12badf8b0;  1 drivers
v0x10ae06e90_0 .net "out", 1 0, L_0x12badf730;  alias, 1 drivers
v0x10ae06f40_0 .net "vld", 0 0, L_0x12badf420;  alias, 1 drivers
L_0x12baded50 .part L_0x12badf8b0, 0, 2;
L_0x12badf300 .part L_0x12badf8b0, 2, 2;
S_0x10ae04a70 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x10ae046f0;
 .timescale -9 -12;
L_0x12badf420 .functor OR 1, L_0x12bade880, L_0x12badee70, C4<0>, C4<0>;
L_0x1380422f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10ae065d0_0 .net/2u *"_ivl_4", 0 0, L_0x1380422f0;  1 drivers
v0x10ae06690_0 .net *"_ivl_6", 1 0, L_0x12badf4d0;  1 drivers
v0x10ae06730_0 .net *"_ivl_8", 1 0, L_0x12badf5f0;  1 drivers
v0x10ae067e0_0 .net "out_h", 0 0, L_0x12badf1b0;  1 drivers
v0x10ae068a0_0 .net "out_l", 0 0, L_0x12badec00;  1 drivers
v0x10ae06970_0 .net "out_vh", 0 0, L_0x12badee70;  1 drivers
v0x10ae06a20_0 .net "out_vl", 0 0, L_0x12bade880;  1 drivers
L_0x12badf4d0 .concat [ 1 1 0 0], L_0x12badf1b0, L_0x1380422f0;
L_0x12badf5f0 .concat [ 1 1 0 0], L_0x12badec00, L_0x12bade880;
L_0x12badf730 .functor MUXZ 2, L_0x12badf5f0, L_0x12badf4d0, L_0x12badee70, C4<>;
S_0x10ae04c40 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x10ae04a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae04900 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x10ae04940 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x10ae05670_0 .net "in", 1 0, L_0x12badf300;  1 drivers
v0x10ae05730_0 .net "out", 0 0, L_0x12badf1b0;  alias, 1 drivers
v0x10ae057e0_0 .net "vld", 0 0, L_0x12badee70;  alias, 1 drivers
L_0x12badef30 .part L_0x12badf300, 1, 1;
L_0x12badf110 .part L_0x12badf300, 0, 1;
S_0x10ae04fc0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x10ae04c40;
 .timescale -9 -12;
L_0x12badf040 .functor NOT 1, L_0x12badef30, C4<0>, C4<0>, C4<0>;
L_0x12badf1b0 .functor AND 1, L_0x12badf040, L_0x12badf110, C4<1>, C4<1>;
v0x10ae05190_0 .net *"_ivl_2", 0 0, L_0x12badef30;  1 drivers
v0x10ae05250_0 .net *"_ivl_3", 0 0, L_0x12badf040;  1 drivers
v0x10ae052f0_0 .net *"_ivl_5", 0 0, L_0x12badf110;  1 drivers
L_0x12badee70 .reduce/or L_0x12badf300;
S_0x10ae05380 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae04c40;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae05380
v0x10ae055d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x10ae055d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae055d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_154.338 ;
    %load/vec4 v0x10ae055d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_154.339, 5;
    %load/vec4 v0x10ae055d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae055d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_154.338;
T_154.339 ;
    %end;
S_0x10ae058e0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x10ae04a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae05ab0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x10ae05af0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x10ae06360_0 .net "in", 1 0, L_0x12baded50;  1 drivers
v0x10ae06420_0 .net "out", 0 0, L_0x12badec00;  alias, 1 drivers
v0x10ae064d0_0 .net "vld", 0 0, L_0x12bade880;  alias, 1 drivers
L_0x12bade980 .part L_0x12baded50, 1, 1;
L_0x12badeb60 .part L_0x12baded50, 0, 1;
S_0x10ae05cc0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x10ae058e0;
 .timescale -9 -12;
L_0x12badea90 .functor NOT 1, L_0x12bade980, C4<0>, C4<0>, C4<0>;
L_0x12badec00 .functor AND 1, L_0x12badea90, L_0x12badeb60, C4<1>, C4<1>;
v0x10ae05e80_0 .net *"_ivl_2", 0 0, L_0x12bade980;  1 drivers
v0x10ae05f40_0 .net *"_ivl_3", 0 0, L_0x12badea90;  1 drivers
v0x10ae05fe0_0 .net *"_ivl_5", 0 0, L_0x12badeb60;  1 drivers
L_0x12bade880 .reduce/or L_0x12baded50;
S_0x10ae06070 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae058e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae06070
v0x10ae062c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x10ae062c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae062c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_155.340 ;
    %load/vec4 v0x10ae062c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_155.341, 5;
    %load/vec4 v0x10ae062c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae062c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_155.340;
T_155.341 ;
    %end;
S_0x10ae06ad0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae046f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae06ad0
v0x10ae06d20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x10ae06d20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae06d20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_156.342 ;
    %load/vec4 v0x10ae06d20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_156.343, 5;
    %load/vec4 v0x10ae06d20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae06d20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_156.342;
T_156.343 ;
    %end;
S_0x10ae07040 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x10ae04520;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae07210 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x10ae07250 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x10ae09770_0 .net "in", 3 0, L_0x12bade7e0;  1 drivers
v0x10ae09830_0 .net "out", 1 0, L_0x12bade660;  alias, 1 drivers
v0x10ae098e0_0 .net "vld", 0 0, L_0x12bade350;  alias, 1 drivers
L_0x12baddc80 .part L_0x12bade7e0, 0, 2;
L_0x12bade230 .part L_0x12bade7e0, 2, 2;
S_0x10ae07420 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x10ae07040;
 .timescale -9 -12;
L_0x12bade350 .functor OR 1, L_0x12badd7b0, L_0x12baddda0, C4<0>, C4<0>;
L_0x1380422a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10ae08f70_0 .net/2u *"_ivl_4", 0 0, L_0x1380422a8;  1 drivers
v0x10ae09030_0 .net *"_ivl_6", 1 0, L_0x12bade400;  1 drivers
v0x10ae090d0_0 .net *"_ivl_8", 1 0, L_0x12bade520;  1 drivers
v0x10ae09180_0 .net "out_h", 0 0, L_0x12bade0e0;  1 drivers
v0x10ae09240_0 .net "out_l", 0 0, L_0x12baddb30;  1 drivers
v0x10ae09310_0 .net "out_vh", 0 0, L_0x12baddda0;  1 drivers
v0x10ae093c0_0 .net "out_vl", 0 0, L_0x12badd7b0;  1 drivers
L_0x12bade400 .concat [ 1 1 0 0], L_0x12bade0e0, L_0x1380422a8;
L_0x12bade520 .concat [ 1 1 0 0], L_0x12baddb30, L_0x12badd7b0;
L_0x12bade660 .functor MUXZ 2, L_0x12bade520, L_0x12bade400, L_0x12baddda0, C4<>;
S_0x10ae075e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x10ae07420;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae072d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x10ae07310 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x10ae08010_0 .net "in", 1 0, L_0x12bade230;  1 drivers
v0x10ae080d0_0 .net "out", 0 0, L_0x12bade0e0;  alias, 1 drivers
v0x10ae08180_0 .net "vld", 0 0, L_0x12baddda0;  alias, 1 drivers
L_0x12badde60 .part L_0x12bade230, 1, 1;
L_0x12bade040 .part L_0x12bade230, 0, 1;
S_0x10ae07960 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x10ae075e0;
 .timescale -9 -12;
L_0x12baddf70 .functor NOT 1, L_0x12badde60, C4<0>, C4<0>, C4<0>;
L_0x12bade0e0 .functor AND 1, L_0x12baddf70, L_0x12bade040, C4<1>, C4<1>;
v0x10ae07b30_0 .net *"_ivl_2", 0 0, L_0x12badde60;  1 drivers
v0x10ae07bf0_0 .net *"_ivl_3", 0 0, L_0x12baddf70;  1 drivers
v0x10ae07c90_0 .net *"_ivl_5", 0 0, L_0x12bade040;  1 drivers
L_0x12baddda0 .reduce/or L_0x12bade230;
S_0x10ae07d20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae075e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae07d20
v0x10ae07f70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x10ae07f70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae07f70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_157.344 ;
    %load/vec4 v0x10ae07f70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_157.345, 5;
    %load/vec4 v0x10ae07f70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae07f70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_157.344;
T_157.345 ;
    %end;
S_0x10ae08280 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x10ae07420;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae08450 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x10ae08490 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x10ae08d00_0 .net "in", 1 0, L_0x12baddc80;  1 drivers
v0x10ae08dc0_0 .net "out", 0 0, L_0x12baddb30;  alias, 1 drivers
v0x10ae08e70_0 .net "vld", 0 0, L_0x12badd7b0;  alias, 1 drivers
L_0x12badd8b0 .part L_0x12baddc80, 1, 1;
L_0x12badda90 .part L_0x12baddc80, 0, 1;
S_0x10ae08660 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x10ae08280;
 .timescale -9 -12;
L_0x12badd9c0 .functor NOT 1, L_0x12badd8b0, C4<0>, C4<0>, C4<0>;
L_0x12baddb30 .functor AND 1, L_0x12badd9c0, L_0x12badda90, C4<1>, C4<1>;
v0x10ae08820_0 .net *"_ivl_2", 0 0, L_0x12badd8b0;  1 drivers
v0x10ae088e0_0 .net *"_ivl_3", 0 0, L_0x12badd9c0;  1 drivers
v0x10ae08980_0 .net *"_ivl_5", 0 0, L_0x12badda90;  1 drivers
L_0x12badd7b0 .reduce/or L_0x12baddc80;
S_0x10ae08a10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae08280;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae08a10
v0x10ae08c60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x10ae08c60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae08c60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_158.346 ;
    %load/vec4 v0x10ae08c60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_158.347, 5;
    %load/vec4 v0x10ae08c60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae08c60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_158.346;
T_158.347 ;
    %end;
S_0x10ae09470 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae07040;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae09470
v0x10ae096c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x10ae096c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae096c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_159.348 ;
    %load/vec4 v0x10ae096c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_159.349, 5;
    %load/vec4 v0x10ae096c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae096c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_159.348;
T_159.349 ;
    %end;
S_0x10ae09ee0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae041f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae09ee0
v0x10ae0a130_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x10ae0a130_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae0a130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_160.350 ;
    %load/vec4 v0x10ae0a130_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_160.351, 5;
    %load/vec4 v0x10ae0a130_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae0a130_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_160.350;
T_160.351 ;
    %end;
S_0x10ae0a450 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x10ae04080;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae0a620 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x10ae0a660 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x10ae104e0_0 .net "in", 7 0, L_0x12badd710;  1 drivers
v0x10ae105a0_0 .net "out", 2 0, L_0x12badd590;  alias, 1 drivers
v0x10ae10650_0 .net "vld", 0 0, L_0x12badd280;  alias, 1 drivers
L_0x12badc0d0 .part L_0x12badd710, 0, 4;
L_0x12badd1a0 .part L_0x12badd710, 4, 4;
S_0x10ae0a830 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x10ae0a450;
 .timescale -9 -12;
L_0x12badd280 .functor OR 1, L_0x12badbc40, L_0x12badcd10, C4<0>, C4<0>;
L_0x138042260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10ae0fce0_0 .net/2u *"_ivl_4", 0 0, L_0x138042260;  1 drivers
v0x10ae0fda0_0 .net *"_ivl_6", 2 0, L_0x12badd330;  1 drivers
v0x10ae0fe40_0 .net *"_ivl_8", 2 0, L_0x12badd450;  1 drivers
v0x10ae0fef0_0 .net "out_h", 1 0, L_0x12badd020;  1 drivers
v0x10ae0ffb0_0 .net "out_l", 1 0, L_0x12badbf50;  1 drivers
v0x10ae10080_0 .net "out_vh", 0 0, L_0x12badcd10;  1 drivers
v0x10ae10130_0 .net "out_vl", 0 0, L_0x12badbc40;  1 drivers
L_0x12badd330 .concat [ 2 1 0 0], L_0x12badd020, L_0x138042260;
L_0x12badd450 .concat [ 2 1 0 0], L_0x12badbf50, L_0x12badbc40;
L_0x12badd590 .functor MUXZ 3, L_0x12badd450, L_0x12badd330, L_0x12badcd10, C4<>;
S_0x10ae0a9f0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x10ae0a830;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae0a6e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x10ae0a720 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x10ae0d0d0_0 .net "in", 3 0, L_0x12badd1a0;  1 drivers
v0x10ae0d190_0 .net "out", 1 0, L_0x12badd020;  alias, 1 drivers
v0x10ae0d240_0 .net "vld", 0 0, L_0x12badcd10;  alias, 1 drivers
L_0x12badc640 .part L_0x12badd1a0, 0, 2;
L_0x12badcbf0 .part L_0x12badd1a0, 2, 2;
S_0x10ae0ad70 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x10ae0a9f0;
 .timescale -9 -12;
L_0x12badcd10 .functor OR 1, L_0x12badc170, L_0x12badc760, C4<0>, C4<0>;
L_0x138042218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10ae0c8d0_0 .net/2u *"_ivl_4", 0 0, L_0x138042218;  1 drivers
v0x10ae0c990_0 .net *"_ivl_6", 1 0, L_0x12badcdc0;  1 drivers
v0x10ae0ca30_0 .net *"_ivl_8", 1 0, L_0x12badcee0;  1 drivers
v0x10ae0cae0_0 .net "out_h", 0 0, L_0x12badcaa0;  1 drivers
v0x10ae0cba0_0 .net "out_l", 0 0, L_0x12badc4f0;  1 drivers
v0x10ae0cc70_0 .net "out_vh", 0 0, L_0x12badc760;  1 drivers
v0x10ae0cd20_0 .net "out_vl", 0 0, L_0x12badc170;  1 drivers
L_0x12badcdc0 .concat [ 1 1 0 0], L_0x12badcaa0, L_0x138042218;
L_0x12badcee0 .concat [ 1 1 0 0], L_0x12badc4f0, L_0x12badc170;
L_0x12badd020 .functor MUXZ 2, L_0x12badcee0, L_0x12badcdc0, L_0x12badc760, C4<>;
S_0x10ae0af40 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x10ae0ad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae0ac00 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x10ae0ac40 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x10ae0b970_0 .net "in", 1 0, L_0x12badcbf0;  1 drivers
v0x10ae0ba30_0 .net "out", 0 0, L_0x12badcaa0;  alias, 1 drivers
v0x10ae0bae0_0 .net "vld", 0 0, L_0x12badc760;  alias, 1 drivers
L_0x12badc820 .part L_0x12badcbf0, 1, 1;
L_0x12badca00 .part L_0x12badcbf0, 0, 1;
S_0x10ae0b2c0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x10ae0af40;
 .timescale -9 -12;
L_0x12badc930 .functor NOT 1, L_0x12badc820, C4<0>, C4<0>, C4<0>;
L_0x12badcaa0 .functor AND 1, L_0x12badc930, L_0x12badca00, C4<1>, C4<1>;
v0x10ae0b490_0 .net *"_ivl_2", 0 0, L_0x12badc820;  1 drivers
v0x10ae0b550_0 .net *"_ivl_3", 0 0, L_0x12badc930;  1 drivers
v0x10ae0b5f0_0 .net *"_ivl_5", 0 0, L_0x12badca00;  1 drivers
L_0x12badc760 .reduce/or L_0x12badcbf0;
S_0x10ae0b680 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae0af40;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae0b680
v0x10ae0b8d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x10ae0b8d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae0b8d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_161.352 ;
    %load/vec4 v0x10ae0b8d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_161.353, 5;
    %load/vec4 v0x10ae0b8d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae0b8d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_161.352;
T_161.353 ;
    %end;
S_0x10ae0bbe0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x10ae0ad70;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae0bdb0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x10ae0bdf0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x10ae0c660_0 .net "in", 1 0, L_0x12badc640;  1 drivers
v0x10ae0c720_0 .net "out", 0 0, L_0x12badc4f0;  alias, 1 drivers
v0x10ae0c7d0_0 .net "vld", 0 0, L_0x12badc170;  alias, 1 drivers
L_0x12badc270 .part L_0x12badc640, 1, 1;
L_0x12badc450 .part L_0x12badc640, 0, 1;
S_0x10ae0bfc0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x10ae0bbe0;
 .timescale -9 -12;
L_0x12badc380 .functor NOT 1, L_0x12badc270, C4<0>, C4<0>, C4<0>;
L_0x12badc4f0 .functor AND 1, L_0x12badc380, L_0x12badc450, C4<1>, C4<1>;
v0x10ae0c180_0 .net *"_ivl_2", 0 0, L_0x12badc270;  1 drivers
v0x10ae0c240_0 .net *"_ivl_3", 0 0, L_0x12badc380;  1 drivers
v0x10ae0c2e0_0 .net *"_ivl_5", 0 0, L_0x12badc450;  1 drivers
L_0x12badc170 .reduce/or L_0x12badc640;
S_0x10ae0c370 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae0bbe0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae0c370
v0x10ae0c5c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x10ae0c5c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae0c5c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_162.354 ;
    %load/vec4 v0x10ae0c5c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_162.355, 5;
    %load/vec4 v0x10ae0c5c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae0c5c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_162.354;
T_162.355 ;
    %end;
S_0x10ae0cdd0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae0a9f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae0cdd0
v0x10ae0d020_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x10ae0d020_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae0d020_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_163.356 ;
    %load/vec4 v0x10ae0d020_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_163.357, 5;
    %load/vec4 v0x10ae0d020_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae0d020_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_163.356;
T_163.357 ;
    %end;
S_0x10ae0d340 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x10ae0a830;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae0d510 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x10ae0d550 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x10ae0fa70_0 .net "in", 3 0, L_0x12badc0d0;  1 drivers
v0x10ae0fb30_0 .net "out", 1 0, L_0x12badbf50;  alias, 1 drivers
v0x10ae0fbe0_0 .net "vld", 0 0, L_0x12badbc40;  alias, 1 drivers
L_0x12badb600 .part L_0x12badc0d0, 0, 2;
L_0x12badbb20 .part L_0x12badc0d0, 2, 2;
S_0x10ae0d720 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x10ae0d340;
 .timescale -9 -12;
L_0x12badbc40 .functor OR 1, L_0x12badb1c0, L_0x12badb720, C4<0>, C4<0>;
L_0x1380421d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10ae0f270_0 .net/2u *"_ivl_4", 0 0, L_0x1380421d0;  1 drivers
v0x10ae0f330_0 .net *"_ivl_6", 1 0, L_0x12badbcf0;  1 drivers
v0x10ae0f3d0_0 .net *"_ivl_8", 1 0, L_0x12badbe10;  1 drivers
v0x10ae0f480_0 .net "out_h", 0 0, L_0x12badb9f0;  1 drivers
v0x10ae0f540_0 .net "out_l", 0 0, L_0x12badb4d0;  1 drivers
v0x10ae0f610_0 .net "out_vh", 0 0, L_0x12badb720;  1 drivers
v0x10ae0f6c0_0 .net "out_vl", 0 0, L_0x12badb1c0;  1 drivers
L_0x12badbcf0 .concat [ 1 1 0 0], L_0x12badb9f0, L_0x1380421d0;
L_0x12badbe10 .concat [ 1 1 0 0], L_0x12badb4d0, L_0x12badb1c0;
L_0x12badbf50 .functor MUXZ 2, L_0x12badbe10, L_0x12badbcf0, L_0x12badb720, C4<>;
S_0x10ae0d8e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x10ae0d720;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae0d5d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x10ae0d610 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x10ae0e310_0 .net "in", 1 0, L_0x12badbb20;  1 drivers
v0x10ae0e3d0_0 .net "out", 0 0, L_0x12badb9f0;  alias, 1 drivers
v0x10ae0e480_0 .net "vld", 0 0, L_0x12badb720;  alias, 1 drivers
L_0x12badb7c0 .part L_0x12badbb20, 1, 1;
L_0x12badb950 .part L_0x12badbb20, 0, 1;
S_0x10ae0dc60 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x10ae0d8e0;
 .timescale -9 -12;
L_0x12badb8a0 .functor NOT 1, L_0x12badb7c0, C4<0>, C4<0>, C4<0>;
L_0x12badb9f0 .functor AND 1, L_0x12badb8a0, L_0x12badb950, C4<1>, C4<1>;
v0x10ae0de30_0 .net *"_ivl_2", 0 0, L_0x12badb7c0;  1 drivers
v0x10ae0def0_0 .net *"_ivl_3", 0 0, L_0x12badb8a0;  1 drivers
v0x10ae0df90_0 .net *"_ivl_5", 0 0, L_0x12badb950;  1 drivers
L_0x12badb720 .reduce/or L_0x12badbb20;
S_0x10ae0e020 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae0d8e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae0e020
v0x10ae0e270_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x10ae0e270_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae0e270_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_164.358 ;
    %load/vec4 v0x10ae0e270_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_164.359, 5;
    %load/vec4 v0x10ae0e270_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae0e270_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_164.358;
T_164.359 ;
    %end;
S_0x10ae0e580 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x10ae0d720;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae0e750 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x10ae0e790 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x10ae0f000_0 .net "in", 1 0, L_0x12badb600;  1 drivers
v0x10ae0f0c0_0 .net "out", 0 0, L_0x12badb4d0;  alias, 1 drivers
v0x10ae0f170_0 .net "vld", 0 0, L_0x12badb1c0;  alias, 1 drivers
L_0x12badb2a0 .part L_0x12badb600, 1, 1;
L_0x12badb430 .part L_0x12badb600, 0, 1;
S_0x10ae0e960 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x10ae0e580;
 .timescale -9 -12;
L_0x12badb380 .functor NOT 1, L_0x12badb2a0, C4<0>, C4<0>, C4<0>;
L_0x12badb4d0 .functor AND 1, L_0x12badb380, L_0x12badb430, C4<1>, C4<1>;
v0x10ae0eb20_0 .net *"_ivl_2", 0 0, L_0x12badb2a0;  1 drivers
v0x10ae0ebe0_0 .net *"_ivl_3", 0 0, L_0x12badb380;  1 drivers
v0x10ae0ec80_0 .net *"_ivl_5", 0 0, L_0x12badb430;  1 drivers
L_0x12badb1c0 .reduce/or L_0x12badb600;
S_0x10ae0ed10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae0e580;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae0ed10
v0x10ae0ef60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x10ae0ef60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae0ef60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_165.360 ;
    %load/vec4 v0x10ae0ef60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_165.361, 5;
    %load/vec4 v0x10ae0ef60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae0ef60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_165.360;
T_165.361 ;
    %end;
S_0x10ae0f770 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae0d340;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae0f770
v0x10ae0f9c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x10ae0f9c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae0f9c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_166.362 ;
    %load/vec4 v0x10ae0f9c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_166.363, 5;
    %load/vec4 v0x10ae0f9c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae0f9c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_166.362;
T_166.363 ;
    %end;
S_0x10ae101e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae0a450;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae101e0
v0x10ae10430_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x10ae10430_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae10430_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_167.364 ;
    %load/vec4 v0x10ae10430_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_167.365, 5;
    %load/vec4 v0x10ae10430_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae10430_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_167.364;
T_167.365 ;
    %end;
S_0x10ae10c50 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2ffb80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae10c50
v0x10ae10ea0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x10ae10ea0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae10ea0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_168.366 ;
    %load/vec4 v0x10ae10ea0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_168.367, 5;
    %load/vec4 v0x10ae10ea0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae10ea0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_168.366;
T_168.367 ;
    %end;
S_0x10ae116c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b2f20c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae116c0
v0x10ae11910_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.log2 ;
    %load/vec4 v0x10ae11910_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae11910_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_169.368 ;
    %load/vec4 v0x10ae11910_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_169.369, 5;
    %load/vec4 v0x10ae11910_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae11910_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_169.368;
T_169.369 ;
    %end;
S_0x10ae11c30 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x11b2f1d10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae11c30
v0x10ae11e90_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.log2 ;
    %load/vec4 v0x10ae11e90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae11e90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_170.370 ;
    %load/vec4 v0x10ae11e90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_170.371, 5;
    %load/vec4 v0x10ae11e90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae11e90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_170.370;
T_170.371 ;
    %end;
S_0x10ae12ec0 .scope module, "uut_de2" "data_extract_v1" 4 43, 4 155 0, S_0x11b2c6b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 5 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 30 "mant";
P_0x10ae13080 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000101>;
P_0x10ae130c0 .param/l "N" 0 4 165, +C4<00000000000000000000000000100000>;
P_0x10ae13100 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x12bae7d30 .functor BUFZ 32, L_0x12baa7da0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12bae7e40 .functor NOT 32, L_0x12bae7d30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x138042c80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12baf2cd0 .functor XOR 1, L_0x12bae7da0, L_0x138042c80, C4<0>, C4<0>;
v0x10ae31920_0 .net/2u *"_ivl_10", 0 0, L_0x138042c80;  1 drivers
v0x10ae319d0_0 .net *"_ivl_12", 0 0, L_0x12baf2cd0;  1 drivers
L_0x138042cc8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x10ae31a80_0 .net/2u *"_ivl_16", 4 0, L_0x138042cc8;  1 drivers
v0x10ae31b40_0 .net *"_ivl_18", 4 0, L_0x12baf2f80;  1 drivers
v0x10ae31bf0_0 .net *"_ivl_23", 29 0, L_0x12baf4800;  1 drivers
L_0x138042e78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x10ae31ce0_0 .net/2u *"_ivl_24", 1 0, L_0x138042e78;  1 drivers
v0x10ae31d90_0 .net *"_ivl_4", 31 0, L_0x12bae7e40;  1 drivers
v0x10ae31e40_0 .net *"_ivl_9", 30 0, L_0x12baf2bf0;  1 drivers
v0x10ae31ef0_0 .net "exp", 1 0, L_0x12baf4a00;  alias, 1 drivers
v0x10ae32000_0 .net "in", 31 0, L_0x12baa7da0;  alias, 1 drivers
v0x10ae320b0_0 .net "k", 4 0, L_0x12baf2a30;  1 drivers
v0x10ae32150_0 .net "mant", 29 0, L_0x12baf4b30;  alias, 1 drivers
v0x10ae32200_0 .net "rc", 0 0, L_0x12bae7da0;  alias, 1 drivers
v0x10ae322a0_0 .net "regime", 4 0, L_0x12baf30c0;  alias, 1 drivers
v0x10ae32350_0 .net "xin", 31 0, L_0x12bae7d30;  1 drivers
v0x10ae32400_0 .net "xin_r", 31 0, L_0x12bae7eb0;  1 drivers
v0x10ae324b0_0 .net "xin_tmp", 31 0, L_0x12baf4710;  1 drivers
L_0x12bae7da0 .part L_0x12bae7d30, 30, 1;
L_0x12bae7eb0 .functor MUXZ 32, L_0x12bae7d30, L_0x12bae7e40, L_0x12bae7da0, C4<>;
L_0x12baf2bf0 .part L_0x12bae7eb0, 0, 31;
L_0x12baf2e00 .concat [ 1 31 0 0], L_0x12baf2cd0, L_0x12baf2bf0;
L_0x12baf2f80 .arith/sub 5, L_0x12baf2a30, L_0x138042cc8;
L_0x12baf30c0 .functor MUXZ 5, L_0x12baf2a30, L_0x12baf2f80, L_0x12bae7da0, C4<>;
L_0x12baf4800 .part L_0x12bae7d30, 0, 30;
L_0x12baf48e0 .concat [ 2 30 0 0], L_0x138042e78, L_0x12baf4800;
L_0x12baf4a00 .part L_0x12baf4710, 30, 2;
L_0x12baf4b30 .part L_0x12baf4710, 0, 30;
S_0x10ae132d0 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x10ae12ec0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae132d0
v0x10ae13550_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.log2 ;
    %load/vec4 v0x10ae13550_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae13550_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_171.372 ;
    %load/vec4 v0x10ae13550_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_171.373, 5;
    %load/vec4 v0x10ae13550_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae13550_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_171.372;
T_171.373 ;
    %end;
S_0x10ae13600 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x10ae12ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x10ae137d0 .param/l "N" 0 4 286, +C4<00000000000000000000000000100000>;
P_0x10ae13810 .param/l "S" 0 4 287, C4<00000000000000000000000000000101>;
L_0x12baf4710 .functor BUFZ 32, L_0x12baf4160, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x138042e30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10ae14e90_0 .net *"_ivl_11", 0 0, L_0x138042e30;  1 drivers
v0x10ae14f50_0 .net *"_ivl_6", 0 0, L_0x12baf4280;  1 drivers
v0x10ae15000_0 .net *"_ivl_7", 31 0, L_0x12baf4410;  1 drivers
v0x10ae150c0_0 .net *"_ivl_9", 30 0, L_0x12baf4350;  1 drivers
v0x10ae15170_0 .net "a", 31 0, L_0x12baf48e0;  1 drivers
v0x10ae15260_0 .net "b", 4 0, L_0x12baf2a30;  alias, 1 drivers
v0x10ae15310_0 .net "c", 31 0, L_0x12baf4710;  alias, 1 drivers
v0x10ae153c0 .array "tmp", 0 4;
v0x10ae153c0_0 .net v0x10ae153c0 0, 31 0, L_0x12baf45b0; 1 drivers
v0x10ae153c0_1 .net v0x10ae153c0 1, 31 0, L_0x12baf3480; 1 drivers
v0x10ae153c0_2 .net v0x10ae153c0 2, 31 0, L_0x12baf3940; 1 drivers
v0x10ae153c0_3 .net v0x10ae153c0 3, 31 0, L_0x12baf3d60; 1 drivers
v0x10ae153c0_4 .net v0x10ae153c0 4, 31 0, L_0x12baf4160; 1 drivers
L_0x12baf31e0 .part L_0x12baf2a30, 1, 1;
L_0x12baf35e0 .part L_0x12baf2a30, 2, 1;
L_0x12baf3a60 .part L_0x12baf2a30, 3, 1;
L_0x12baf3e80 .part L_0x12baf2a30, 4, 1;
L_0x12baf4280 .part L_0x12baf2a30, 0, 1;
L_0x12baf4350 .part L_0x12baf48e0, 0, 31;
L_0x12baf4410 .concat [ 1 31 0 0], L_0x138042e30, L_0x12baf4350;
L_0x12baf45b0 .functor MUXZ 32, L_0x12baf48e0, L_0x12baf4410, L_0x12baf4280, C4<>;
S_0x10ae13a00 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x10ae13600;
 .timescale -9 -12;
P_0x10ae13bd0 .param/l "i" 1 4 296, +C4<01>;
v0x10ae13c70_0 .net *"_ivl_1", 0 0, L_0x12baf31e0;  1 drivers
v0x10ae13d00_0 .net *"_ivl_3", 31 0, L_0x12baf3320;  1 drivers
v0x10ae13d90_0 .net *"_ivl_5", 29 0, L_0x12baf3280;  1 drivers
L_0x138042d10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x10ae13e20_0 .net *"_ivl_7", 1 0, L_0x138042d10;  1 drivers
L_0x12baf3280 .part L_0x12baf45b0, 0, 30;
L_0x12baf3320 .concat [ 2 30 0 0], L_0x138042d10, L_0x12baf3280;
L_0x12baf3480 .functor MUXZ 32, L_0x12baf45b0, L_0x12baf3320, L_0x12baf31e0, C4<>;
S_0x10ae13ec0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x10ae13600;
 .timescale -9 -12;
P_0x10ae140a0 .param/l "i" 1 4 296, +C4<010>;
v0x10ae14130_0 .net *"_ivl_1", 0 0, L_0x12baf35e0;  1 drivers
v0x10ae141e0_0 .net *"_ivl_3", 31 0, L_0x12baf3860;  1 drivers
v0x10ae14290_0 .net *"_ivl_5", 27 0, L_0x12baf3780;  1 drivers
L_0x138042d58 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x10ae14350_0 .net *"_ivl_7", 3 0, L_0x138042d58;  1 drivers
L_0x12baf3780 .part L_0x12baf3480, 0, 28;
L_0x12baf3860 .concat [ 4 28 0 0], L_0x138042d58, L_0x12baf3780;
L_0x12baf3940 .functor MUXZ 32, L_0x12baf3480, L_0x12baf3860, L_0x12baf35e0, C4<>;
S_0x10ae14400 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x10ae13600;
 .timescale -9 -12;
P_0x10ae145f0 .param/l "i" 1 4 296, +C4<011>;
v0x10ae14680_0 .net *"_ivl_1", 0 0, L_0x12baf3a60;  1 drivers
v0x10ae14730_0 .net *"_ivl_3", 31 0, L_0x12baf3c00;  1 drivers
v0x10ae147e0_0 .net *"_ivl_5", 23 0, L_0x12baf3b00;  1 drivers
L_0x138042da0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x10ae148a0_0 .net *"_ivl_7", 7 0, L_0x138042da0;  1 drivers
L_0x12baf3b00 .part L_0x12baf3940, 0, 24;
L_0x12baf3c00 .concat [ 8 24 0 0], L_0x138042da0, L_0x12baf3b00;
L_0x12baf3d60 .functor MUXZ 32, L_0x12baf3940, L_0x12baf3c00, L_0x12baf3a60, C4<>;
S_0x10ae14950 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 296, 4 296 0, S_0x10ae13600;
 .timescale -9 -12;
P_0x10ae14b20 .param/l "i" 1 4 296, +C4<0100>;
v0x10ae14bc0_0 .net *"_ivl_1", 0 0, L_0x12baf3e80;  1 drivers
v0x10ae14c70_0 .net *"_ivl_3", 31 0, L_0x12baf4000;  1 drivers
v0x10ae14d20_0 .net *"_ivl_5", 15 0, L_0x12baf3f20;  1 drivers
L_0x138042de8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x10ae14de0_0 .net *"_ivl_7", 15 0, L_0x138042de8;  1 drivers
L_0x12baf3f20 .part L_0x12baf3d60, 0, 16;
L_0x12baf4000 .concat [ 16 16 0 0], L_0x138042de8, L_0x12baf3f20;
L_0x12baf4160 .functor MUXZ 32, L_0x12baf3d60, L_0x12baf4000, L_0x12baf3e80, C4<>;
S_0x10ae15510 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x10ae12ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x10ae156d0 .param/l "N" 0 4 338, +C4<00000000000000000000000000100000>;
P_0x10ae15710 .param/l "S" 0 4 339, C4<00000000000000000000000000000101>;
v0x10ae316c0_0 .net "in", 31 0, L_0x12baf2e00;  1 drivers
v0x10ae31790_0 .net "out", 4 0, L_0x12baf2a30;  alias, 1 drivers
v0x10ae31860_0 .net "vld", 0 0, L_0x12baf2700;  1 drivers
S_0x10ae158c0 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x10ae15510;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae15790 .param/l "N" 0 4 360, +C4<00000000000000000000000000100000>;
P_0x10ae157d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000101>;
v0x10ae31140_0 .net "in", 31 0, L_0x12baf2e00;  alias, 1 drivers
v0x10ae31200_0 .net "out", 4 0, L_0x12baf2a30;  alias, 1 drivers
v0x10ae312c0_0 .net "vld", 0 0, L_0x12baf2700;  alias, 1 drivers
L_0x12baed2b0 .part L_0x12baf2e00, 0, 16;
L_0x12baf2660 .part L_0x12baf2e00, 16, 16;
S_0x10ae15c40 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x10ae158c0;
 .timescale -9 -12;
L_0x12baf2700 .functor OR 1, L_0x12baece20, L_0x12baf21d0, C4<0>, C4<0>;
L_0x138042c38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10ae30940_0 .net/2u *"_ivl_4", 0 0, L_0x138042c38;  1 drivers
v0x10ae30a00_0 .net *"_ivl_6", 4 0, L_0x12baf27d0;  1 drivers
v0x10ae30aa0_0 .net *"_ivl_8", 4 0, L_0x12baf28f0;  1 drivers
v0x10ae30b50_0 .net "out_h", 3 0, L_0x12baf24e0;  1 drivers
v0x10ae30c10_0 .net "out_l", 3 0, L_0x12baed130;  1 drivers
v0x10ae30ce0_0 .net "out_vh", 0 0, L_0x12baf21d0;  1 drivers
v0x10ae30d90_0 .net "out_vl", 0 0, L_0x12baece20;  1 drivers
L_0x12baf27d0 .concat [ 4 1 0 0], L_0x12baf24e0, L_0x138042c38;
L_0x12baf28f0 .concat [ 4 1 0 0], L_0x12baed130, L_0x12baece20;
L_0x12baf2a30 .functor MUXZ 5, L_0x12baf28f0, L_0x12baf27d0, L_0x12baf21d0, C4<>;
S_0x10ae15e10 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x10ae15c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae15ad0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x10ae15b10 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x10ae23110_0 .net "in", 15 0, L_0x12baf2660;  1 drivers
v0x10ae231d0_0 .net "out", 3 0, L_0x12baf24e0;  alias, 1 drivers
v0x10ae23280_0 .net "vld", 0 0, L_0x12baf21d0;  alias, 1 drivers
L_0x12baef9e0 .part L_0x12baf2660, 0, 8;
L_0x12baf20f0 .part L_0x12baf2660, 8, 8;
S_0x10ae16190 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x10ae15e10;
 .timescale -9 -12;
L_0x12baf21d0 .functor OR 1, L_0x12baef550, L_0x12baf1c60, C4<0>, C4<0>;
L_0x138042bf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10ae22910_0 .net/2u *"_ivl_4", 0 0, L_0x138042bf0;  1 drivers
v0x10ae229d0_0 .net *"_ivl_6", 3 0, L_0x12baf2280;  1 drivers
v0x10ae22a70_0 .net *"_ivl_8", 3 0, L_0x12baf23a0;  1 drivers
v0x10ae22b20_0 .net "out_h", 2 0, L_0x12baf1f70;  1 drivers
v0x10ae22be0_0 .net "out_l", 2 0, L_0x12baef860;  1 drivers
v0x10ae22cb0_0 .net "out_vh", 0 0, L_0x12baf1c60;  1 drivers
v0x10ae22d60_0 .net "out_vl", 0 0, L_0x12baef550;  1 drivers
L_0x12baf2280 .concat [ 3 1 0 0], L_0x12baf1f70, L_0x138042bf0;
L_0x12baf23a0 .concat [ 3 1 0 0], L_0x12baef860, L_0x12baef550;
L_0x12baf24e0 .functor MUXZ 4, L_0x12baf23a0, L_0x12baf2280, L_0x12baf1c60, C4<>;
S_0x10ae16360 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x10ae16190;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae16020 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x10ae16060 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x10ae1c3a0_0 .net "in", 7 0, L_0x12baf20f0;  1 drivers
v0x10ae1c460_0 .net "out", 2 0, L_0x12baf1f70;  alias, 1 drivers
v0x10ae1c510_0 .net "vld", 0 0, L_0x12baf1c60;  alias, 1 drivers
L_0x12baf0ab0 .part L_0x12baf20f0, 0, 4;
L_0x12baf1b80 .part L_0x12baf20f0, 4, 4;
S_0x10ae166e0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x10ae16360;
 .timescale -9 -12;
L_0x12baf1c60 .functor OR 1, L_0x12baf0620, L_0x12baf16f0, C4<0>, C4<0>;
L_0x138042ba8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10ae1bba0_0 .net/2u *"_ivl_4", 0 0, L_0x138042ba8;  1 drivers
v0x10ae1bc60_0 .net *"_ivl_6", 2 0, L_0x12baf1d10;  1 drivers
v0x10ae1bd00_0 .net *"_ivl_8", 2 0, L_0x12baf1e30;  1 drivers
v0x10ae1bdb0_0 .net "out_h", 1 0, L_0x12baf1a00;  1 drivers
v0x10ae1be70_0 .net "out_l", 1 0, L_0x12baf0930;  1 drivers
v0x10ae1bf40_0 .net "out_vh", 0 0, L_0x12baf16f0;  1 drivers
v0x10ae1bff0_0 .net "out_vl", 0 0, L_0x12baf0620;  1 drivers
L_0x12baf1d10 .concat [ 2 1 0 0], L_0x12baf1a00, L_0x138042ba8;
L_0x12baf1e30 .concat [ 2 1 0 0], L_0x12baf0930, L_0x12baf0620;
L_0x12baf1f70 .functor MUXZ 3, L_0x12baf1e30, L_0x12baf1d10, L_0x12baf16f0, C4<>;
S_0x10ae168b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x10ae166e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae16570 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x10ae165b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x10ae18f90_0 .net "in", 3 0, L_0x12baf1b80;  1 drivers
v0x10ae19050_0 .net "out", 1 0, L_0x12baf1a00;  alias, 1 drivers
v0x10ae19100_0 .net "vld", 0 0, L_0x12baf16f0;  alias, 1 drivers
L_0x12baf1020 .part L_0x12baf1b80, 0, 2;
L_0x12baf15d0 .part L_0x12baf1b80, 2, 2;
S_0x10ae16c30 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x10ae168b0;
 .timescale -9 -12;
L_0x12baf16f0 .functor OR 1, L_0x12baf0b50, L_0x12baf1140, C4<0>, C4<0>;
L_0x138042b60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10ae18790_0 .net/2u *"_ivl_4", 0 0, L_0x138042b60;  1 drivers
v0x10ae18850_0 .net *"_ivl_6", 1 0, L_0x12baf17a0;  1 drivers
v0x10ae188f0_0 .net *"_ivl_8", 1 0, L_0x12baf18c0;  1 drivers
v0x10ae189a0_0 .net "out_h", 0 0, L_0x12baf1480;  1 drivers
v0x10ae18a60_0 .net "out_l", 0 0, L_0x12baf0ed0;  1 drivers
v0x10ae18b30_0 .net "out_vh", 0 0, L_0x12baf1140;  1 drivers
v0x10ae18be0_0 .net "out_vl", 0 0, L_0x12baf0b50;  1 drivers
L_0x12baf17a0 .concat [ 1 1 0 0], L_0x12baf1480, L_0x138042b60;
L_0x12baf18c0 .concat [ 1 1 0 0], L_0x12baf0ed0, L_0x12baf0b50;
L_0x12baf1a00 .functor MUXZ 2, L_0x12baf18c0, L_0x12baf17a0, L_0x12baf1140, C4<>;
S_0x10ae16e00 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x10ae16c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae16ac0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x10ae16b00 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x10ae17830_0 .net "in", 1 0, L_0x12baf15d0;  1 drivers
v0x10ae178f0_0 .net "out", 0 0, L_0x12baf1480;  alias, 1 drivers
v0x10ae179a0_0 .net "vld", 0 0, L_0x12baf1140;  alias, 1 drivers
L_0x12baf1200 .part L_0x12baf15d0, 1, 1;
L_0x12baf13e0 .part L_0x12baf15d0, 0, 1;
S_0x10ae17180 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x10ae16e00;
 .timescale -9 -12;
L_0x12baf1310 .functor NOT 1, L_0x12baf1200, C4<0>, C4<0>, C4<0>;
L_0x12baf1480 .functor AND 1, L_0x12baf1310, L_0x12baf13e0, C4<1>, C4<1>;
v0x10ae17350_0 .net *"_ivl_2", 0 0, L_0x12baf1200;  1 drivers
v0x10ae17410_0 .net *"_ivl_3", 0 0, L_0x12baf1310;  1 drivers
v0x10ae174b0_0 .net *"_ivl_5", 0 0, L_0x12baf13e0;  1 drivers
L_0x12baf1140 .reduce/or L_0x12baf15d0;
S_0x10ae17540 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae16e00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae17540
v0x10ae17790_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x10ae17790_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae17790_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_172.374 ;
    %load/vec4 v0x10ae17790_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_172.375, 5;
    %load/vec4 v0x10ae17790_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae17790_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_172.374;
T_172.375 ;
    %end;
S_0x10ae17aa0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x10ae16c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae17c70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x10ae17cb0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x10ae18520_0 .net "in", 1 0, L_0x12baf1020;  1 drivers
v0x10ae185e0_0 .net "out", 0 0, L_0x12baf0ed0;  alias, 1 drivers
v0x10ae18690_0 .net "vld", 0 0, L_0x12baf0b50;  alias, 1 drivers
L_0x12baf0c50 .part L_0x12baf1020, 1, 1;
L_0x12baf0e30 .part L_0x12baf1020, 0, 1;
S_0x10ae17e80 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x10ae17aa0;
 .timescale -9 -12;
L_0x12baf0d60 .functor NOT 1, L_0x12baf0c50, C4<0>, C4<0>, C4<0>;
L_0x12baf0ed0 .functor AND 1, L_0x12baf0d60, L_0x12baf0e30, C4<1>, C4<1>;
v0x10ae18040_0 .net *"_ivl_2", 0 0, L_0x12baf0c50;  1 drivers
v0x10ae18100_0 .net *"_ivl_3", 0 0, L_0x12baf0d60;  1 drivers
v0x10ae181a0_0 .net *"_ivl_5", 0 0, L_0x12baf0e30;  1 drivers
L_0x12baf0b50 .reduce/or L_0x12baf1020;
S_0x10ae18230 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae17aa0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae18230
v0x10ae18480_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x10ae18480_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae18480_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_173.376 ;
    %load/vec4 v0x10ae18480_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_173.377, 5;
    %load/vec4 v0x10ae18480_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae18480_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_173.376;
T_173.377 ;
    %end;
S_0x10ae18c90 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae168b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae18c90
v0x10ae18ee0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x10ae18ee0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae18ee0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_174.378 ;
    %load/vec4 v0x10ae18ee0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_174.379, 5;
    %load/vec4 v0x10ae18ee0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae18ee0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_174.378;
T_174.379 ;
    %end;
S_0x10ae19200 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x10ae166e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae193d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x10ae19410 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x10ae1b930_0 .net "in", 3 0, L_0x12baf0ab0;  1 drivers
v0x10ae1b9f0_0 .net "out", 1 0, L_0x12baf0930;  alias, 1 drivers
v0x10ae1baa0_0 .net "vld", 0 0, L_0x12baf0620;  alias, 1 drivers
L_0x12baeff50 .part L_0x12baf0ab0, 0, 2;
L_0x12baf0500 .part L_0x12baf0ab0, 2, 2;
S_0x10ae195e0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x10ae19200;
 .timescale -9 -12;
L_0x12baf0620 .functor OR 1, L_0x12baefa80, L_0x12baf0070, C4<0>, C4<0>;
L_0x138042b18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10ae1b130_0 .net/2u *"_ivl_4", 0 0, L_0x138042b18;  1 drivers
v0x10ae1b1f0_0 .net *"_ivl_6", 1 0, L_0x12baf06d0;  1 drivers
v0x10ae1b290_0 .net *"_ivl_8", 1 0, L_0x12baf07f0;  1 drivers
v0x10ae1b340_0 .net "out_h", 0 0, L_0x12baf03b0;  1 drivers
v0x10ae1b400_0 .net "out_l", 0 0, L_0x12baefe00;  1 drivers
v0x10ae1b4d0_0 .net "out_vh", 0 0, L_0x12baf0070;  1 drivers
v0x10ae1b580_0 .net "out_vl", 0 0, L_0x12baefa80;  1 drivers
L_0x12baf06d0 .concat [ 1 1 0 0], L_0x12baf03b0, L_0x138042b18;
L_0x12baf07f0 .concat [ 1 1 0 0], L_0x12baefe00, L_0x12baefa80;
L_0x12baf0930 .functor MUXZ 2, L_0x12baf07f0, L_0x12baf06d0, L_0x12baf0070, C4<>;
S_0x10ae197a0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x10ae195e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae19490 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x10ae194d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x10ae1a1d0_0 .net "in", 1 0, L_0x12baf0500;  1 drivers
v0x10ae1a290_0 .net "out", 0 0, L_0x12baf03b0;  alias, 1 drivers
v0x10ae1a340_0 .net "vld", 0 0, L_0x12baf0070;  alias, 1 drivers
L_0x12baf0130 .part L_0x12baf0500, 1, 1;
L_0x12baf0310 .part L_0x12baf0500, 0, 1;
S_0x10ae19b20 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x10ae197a0;
 .timescale -9 -12;
L_0x12baf0240 .functor NOT 1, L_0x12baf0130, C4<0>, C4<0>, C4<0>;
L_0x12baf03b0 .functor AND 1, L_0x12baf0240, L_0x12baf0310, C4<1>, C4<1>;
v0x10ae19cf0_0 .net *"_ivl_2", 0 0, L_0x12baf0130;  1 drivers
v0x10ae19db0_0 .net *"_ivl_3", 0 0, L_0x12baf0240;  1 drivers
v0x10ae19e50_0 .net *"_ivl_5", 0 0, L_0x12baf0310;  1 drivers
L_0x12baf0070 .reduce/or L_0x12baf0500;
S_0x10ae19ee0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae197a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae19ee0
v0x10ae1a130_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x10ae1a130_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae1a130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_175.380 ;
    %load/vec4 v0x10ae1a130_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_175.381, 5;
    %load/vec4 v0x10ae1a130_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae1a130_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_175.380;
T_175.381 ;
    %end;
S_0x10ae1a440 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x10ae195e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae1a610 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x10ae1a650 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x10ae1aec0_0 .net "in", 1 0, L_0x12baeff50;  1 drivers
v0x10ae1af80_0 .net "out", 0 0, L_0x12baefe00;  alias, 1 drivers
v0x10ae1b030_0 .net "vld", 0 0, L_0x12baefa80;  alias, 1 drivers
L_0x12baefb80 .part L_0x12baeff50, 1, 1;
L_0x12baefd60 .part L_0x12baeff50, 0, 1;
S_0x10ae1a820 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x10ae1a440;
 .timescale -9 -12;
L_0x12baefc90 .functor NOT 1, L_0x12baefb80, C4<0>, C4<0>, C4<0>;
L_0x12baefe00 .functor AND 1, L_0x12baefc90, L_0x12baefd60, C4<1>, C4<1>;
v0x10ae1a9e0_0 .net *"_ivl_2", 0 0, L_0x12baefb80;  1 drivers
v0x10ae1aaa0_0 .net *"_ivl_3", 0 0, L_0x12baefc90;  1 drivers
v0x10ae1ab40_0 .net *"_ivl_5", 0 0, L_0x12baefd60;  1 drivers
L_0x12baefa80 .reduce/or L_0x12baeff50;
S_0x10ae1abd0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae1a440;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae1abd0
v0x10ae1ae20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x10ae1ae20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae1ae20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_176.382 ;
    %load/vec4 v0x10ae1ae20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_176.383, 5;
    %load/vec4 v0x10ae1ae20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae1ae20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_176.382;
T_176.383 ;
    %end;
S_0x10ae1b630 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae19200;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae1b630
v0x10ae1b880_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x10ae1b880_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae1b880_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_177.384 ;
    %load/vec4 v0x10ae1b880_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_177.385, 5;
    %load/vec4 v0x10ae1b880_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae1b880_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_177.384;
T_177.385 ;
    %end;
S_0x10ae1c0a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae16360;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae1c0a0
v0x10ae1c2f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x10ae1c2f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae1c2f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_178.386 ;
    %load/vec4 v0x10ae1c2f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_178.387, 5;
    %load/vec4 v0x10ae1c2f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae1c2f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_178.386;
T_178.387 ;
    %end;
S_0x10ae1c610 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x10ae16190;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae1c7e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x10ae1c820 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x10ae226a0_0 .net "in", 7 0, L_0x12baef9e0;  1 drivers
v0x10ae22760_0 .net "out", 2 0, L_0x12baef860;  alias, 1 drivers
v0x10ae22810_0 .net "vld", 0 0, L_0x12baef550;  alias, 1 drivers
L_0x12baee3a0 .part L_0x12baef9e0, 0, 4;
L_0x12baef470 .part L_0x12baef9e0, 4, 4;
S_0x10ae1c9f0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x10ae1c610;
 .timescale -9 -12;
L_0x12baef550 .functor OR 1, L_0x12baedf10, L_0x12baeefe0, C4<0>, C4<0>;
L_0x138042ad0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10ae21ea0_0 .net/2u *"_ivl_4", 0 0, L_0x138042ad0;  1 drivers
v0x10ae21f60_0 .net *"_ivl_6", 2 0, L_0x12baef600;  1 drivers
v0x10ae22000_0 .net *"_ivl_8", 2 0, L_0x12baef720;  1 drivers
v0x10ae220b0_0 .net "out_h", 1 0, L_0x12baef2f0;  1 drivers
v0x10ae22170_0 .net "out_l", 1 0, L_0x12baee220;  1 drivers
v0x10ae22240_0 .net "out_vh", 0 0, L_0x12baeefe0;  1 drivers
v0x10ae222f0_0 .net "out_vl", 0 0, L_0x12baedf10;  1 drivers
L_0x12baef600 .concat [ 2 1 0 0], L_0x12baef2f0, L_0x138042ad0;
L_0x12baef720 .concat [ 2 1 0 0], L_0x12baee220, L_0x12baedf10;
L_0x12baef860 .functor MUXZ 3, L_0x12baef720, L_0x12baef600, L_0x12baeefe0, C4<>;
S_0x10ae1cbb0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x10ae1c9f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae1c8a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x10ae1c8e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x10ae1f290_0 .net "in", 3 0, L_0x12baef470;  1 drivers
v0x10ae1f350_0 .net "out", 1 0, L_0x12baef2f0;  alias, 1 drivers
v0x10ae1f400_0 .net "vld", 0 0, L_0x12baeefe0;  alias, 1 drivers
L_0x12baee910 .part L_0x12baef470, 0, 2;
L_0x12baeeec0 .part L_0x12baef470, 2, 2;
S_0x10ae1cf30 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x10ae1cbb0;
 .timescale -9 -12;
L_0x12baeefe0 .functor OR 1, L_0x12baee440, L_0x12baeea30, C4<0>, C4<0>;
L_0x138042a88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10ae1ea90_0 .net/2u *"_ivl_4", 0 0, L_0x138042a88;  1 drivers
v0x10ae1eb50_0 .net *"_ivl_6", 1 0, L_0x12baef090;  1 drivers
v0x10ae1ebf0_0 .net *"_ivl_8", 1 0, L_0x12baef1b0;  1 drivers
v0x10ae1eca0_0 .net "out_h", 0 0, L_0x12baeed70;  1 drivers
v0x10ae1ed60_0 .net "out_l", 0 0, L_0x12baee7c0;  1 drivers
v0x10ae1ee30_0 .net "out_vh", 0 0, L_0x12baeea30;  1 drivers
v0x10ae1eee0_0 .net "out_vl", 0 0, L_0x12baee440;  1 drivers
L_0x12baef090 .concat [ 1 1 0 0], L_0x12baeed70, L_0x138042a88;
L_0x12baef1b0 .concat [ 1 1 0 0], L_0x12baee7c0, L_0x12baee440;
L_0x12baef2f0 .functor MUXZ 2, L_0x12baef1b0, L_0x12baef090, L_0x12baeea30, C4<>;
S_0x10ae1d100 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x10ae1cf30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae1cdc0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x10ae1ce00 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x10ae1db30_0 .net "in", 1 0, L_0x12baeeec0;  1 drivers
v0x10ae1dbf0_0 .net "out", 0 0, L_0x12baeed70;  alias, 1 drivers
v0x10ae1dca0_0 .net "vld", 0 0, L_0x12baeea30;  alias, 1 drivers
L_0x12baeeaf0 .part L_0x12baeeec0, 1, 1;
L_0x12baeecd0 .part L_0x12baeeec0, 0, 1;
S_0x10ae1d480 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x10ae1d100;
 .timescale -9 -12;
L_0x12baeec00 .functor NOT 1, L_0x12baeeaf0, C4<0>, C4<0>, C4<0>;
L_0x12baeed70 .functor AND 1, L_0x12baeec00, L_0x12baeecd0, C4<1>, C4<1>;
v0x10ae1d650_0 .net *"_ivl_2", 0 0, L_0x12baeeaf0;  1 drivers
v0x10ae1d710_0 .net *"_ivl_3", 0 0, L_0x12baeec00;  1 drivers
v0x10ae1d7b0_0 .net *"_ivl_5", 0 0, L_0x12baeecd0;  1 drivers
L_0x12baeea30 .reduce/or L_0x12baeeec0;
S_0x10ae1d840 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae1d100;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae1d840
v0x10ae1da90_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x10ae1da90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae1da90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_179.388 ;
    %load/vec4 v0x10ae1da90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_179.389, 5;
    %load/vec4 v0x10ae1da90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae1da90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_179.388;
T_179.389 ;
    %end;
S_0x10ae1dda0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x10ae1cf30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae1df70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x10ae1dfb0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x10ae1e820_0 .net "in", 1 0, L_0x12baee910;  1 drivers
v0x10ae1e8e0_0 .net "out", 0 0, L_0x12baee7c0;  alias, 1 drivers
v0x10ae1e990_0 .net "vld", 0 0, L_0x12baee440;  alias, 1 drivers
L_0x12baee540 .part L_0x12baee910, 1, 1;
L_0x12baee720 .part L_0x12baee910, 0, 1;
S_0x10ae1e180 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x10ae1dda0;
 .timescale -9 -12;
L_0x12baee650 .functor NOT 1, L_0x12baee540, C4<0>, C4<0>, C4<0>;
L_0x12baee7c0 .functor AND 1, L_0x12baee650, L_0x12baee720, C4<1>, C4<1>;
v0x10ae1e340_0 .net *"_ivl_2", 0 0, L_0x12baee540;  1 drivers
v0x10ae1e400_0 .net *"_ivl_3", 0 0, L_0x12baee650;  1 drivers
v0x10ae1e4a0_0 .net *"_ivl_5", 0 0, L_0x12baee720;  1 drivers
L_0x12baee440 .reduce/or L_0x12baee910;
S_0x10ae1e530 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae1dda0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae1e530
v0x10ae1e780_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x10ae1e780_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae1e780_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_180.390 ;
    %load/vec4 v0x10ae1e780_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_180.391, 5;
    %load/vec4 v0x10ae1e780_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae1e780_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_180.390;
T_180.391 ;
    %end;
S_0x10ae1ef90 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae1cbb0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae1ef90
v0x10ae1f1e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x10ae1f1e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae1f1e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_181.392 ;
    %load/vec4 v0x10ae1f1e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_181.393, 5;
    %load/vec4 v0x10ae1f1e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae1f1e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_181.392;
T_181.393 ;
    %end;
S_0x10ae1f500 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x10ae1c9f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae1f6d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x10ae1f710 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x10ae21c30_0 .net "in", 3 0, L_0x12baee3a0;  1 drivers
v0x10ae21cf0_0 .net "out", 1 0, L_0x12baee220;  alias, 1 drivers
v0x10ae21da0_0 .net "vld", 0 0, L_0x12baedf10;  alias, 1 drivers
L_0x12baed840 .part L_0x12baee3a0, 0, 2;
L_0x12baeddf0 .part L_0x12baee3a0, 2, 2;
S_0x10ae1f8e0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x10ae1f500;
 .timescale -9 -12;
L_0x12baedf10 .functor OR 1, L_0x12baed390, L_0x12baed960, C4<0>, C4<0>;
L_0x138042a40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10ae21430_0 .net/2u *"_ivl_4", 0 0, L_0x138042a40;  1 drivers
v0x10ae214f0_0 .net *"_ivl_6", 1 0, L_0x12baedfc0;  1 drivers
v0x10ae21590_0 .net *"_ivl_8", 1 0, L_0x12baee0e0;  1 drivers
v0x10ae21640_0 .net "out_h", 0 0, L_0x12baedca0;  1 drivers
v0x10ae21700_0 .net "out_l", 0 0, L_0x12baed6f0;  1 drivers
v0x10ae217d0_0 .net "out_vh", 0 0, L_0x12baed960;  1 drivers
v0x10ae21880_0 .net "out_vl", 0 0, L_0x12baed390;  1 drivers
L_0x12baedfc0 .concat [ 1 1 0 0], L_0x12baedca0, L_0x138042a40;
L_0x12baee0e0 .concat [ 1 1 0 0], L_0x12baed6f0, L_0x12baed390;
L_0x12baee220 .functor MUXZ 2, L_0x12baee0e0, L_0x12baedfc0, L_0x12baed960, C4<>;
S_0x10ae1faa0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x10ae1f8e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae1f790 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x10ae1f7d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x10ae204d0_0 .net "in", 1 0, L_0x12baeddf0;  1 drivers
v0x10ae20590_0 .net "out", 0 0, L_0x12baedca0;  alias, 1 drivers
v0x10ae20640_0 .net "vld", 0 0, L_0x12baed960;  alias, 1 drivers
L_0x12baeda20 .part L_0x12baeddf0, 1, 1;
L_0x12baedc00 .part L_0x12baeddf0, 0, 1;
S_0x10ae1fe20 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x10ae1faa0;
 .timescale -9 -12;
L_0x12baedb30 .functor NOT 1, L_0x12baeda20, C4<0>, C4<0>, C4<0>;
L_0x12baedca0 .functor AND 1, L_0x12baedb30, L_0x12baedc00, C4<1>, C4<1>;
v0x10ae1fff0_0 .net *"_ivl_2", 0 0, L_0x12baeda20;  1 drivers
v0x10ae200b0_0 .net *"_ivl_3", 0 0, L_0x12baedb30;  1 drivers
v0x10ae20150_0 .net *"_ivl_5", 0 0, L_0x12baedc00;  1 drivers
L_0x12baed960 .reduce/or L_0x12baeddf0;
S_0x10ae201e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae1faa0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae201e0
v0x10ae20430_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x10ae20430_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae20430_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_182.394 ;
    %load/vec4 v0x10ae20430_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_182.395, 5;
    %load/vec4 v0x10ae20430_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae20430_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_182.394;
T_182.395 ;
    %end;
S_0x10ae20740 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x10ae1f8e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae20910 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x10ae20950 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x10ae211c0_0 .net "in", 1 0, L_0x12baed840;  1 drivers
v0x10ae21280_0 .net "out", 0 0, L_0x12baed6f0;  alias, 1 drivers
v0x10ae21330_0 .net "vld", 0 0, L_0x12baed390;  alias, 1 drivers
L_0x12baed470 .part L_0x12baed840, 1, 1;
L_0x12baed650 .part L_0x12baed840, 0, 1;
S_0x10ae20b20 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x10ae20740;
 .timescale -9 -12;
L_0x12baed580 .functor NOT 1, L_0x12baed470, C4<0>, C4<0>, C4<0>;
L_0x12baed6f0 .functor AND 1, L_0x12baed580, L_0x12baed650, C4<1>, C4<1>;
v0x10ae20ce0_0 .net *"_ivl_2", 0 0, L_0x12baed470;  1 drivers
v0x10ae20da0_0 .net *"_ivl_3", 0 0, L_0x12baed580;  1 drivers
v0x10ae20e40_0 .net *"_ivl_5", 0 0, L_0x12baed650;  1 drivers
L_0x12baed390 .reduce/or L_0x12baed840;
S_0x10ae20ed0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae20740;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae20ed0
v0x10ae21120_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x10ae21120_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae21120_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_183.396 ;
    %load/vec4 v0x10ae21120_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_183.397, 5;
    %load/vec4 v0x10ae21120_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae21120_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_183.396;
T_183.397 ;
    %end;
S_0x10ae21930 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae1f500;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae21930
v0x10ae21b80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x10ae21b80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae21b80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_184.398 ;
    %load/vec4 v0x10ae21b80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_184.399, 5;
    %load/vec4 v0x10ae21b80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae21b80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_184.398;
T_184.399 ;
    %end;
S_0x10ae223a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae1c610;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae223a0
v0x10ae225f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x10ae225f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae225f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_185.400 ;
    %load/vec4 v0x10ae225f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_185.401, 5;
    %load/vec4 v0x10ae225f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae225f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_185.400;
T_185.401 ;
    %end;
S_0x10ae22e10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae15e10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae22e10
v0x10ae23060_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x10ae23060_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae23060_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_186.402 ;
    %load/vec4 v0x10ae23060_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_186.403, 5;
    %load/vec4 v0x10ae23060_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae23060_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_186.402;
T_186.403 ;
    %end;
S_0x10ae23380 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x10ae15c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae23550 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x10ae23590 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x10ae306d0_0 .net "in", 15 0, L_0x12baed2b0;  1 drivers
v0x10ae30790_0 .net "out", 3 0, L_0x12baed130;  alias, 1 drivers
v0x10ae30840_0 .net "vld", 0 0, L_0x12baece20;  alias, 1 drivers
L_0x12baea630 .part L_0x12baed2b0, 0, 8;
L_0x12baecd40 .part L_0x12baed2b0, 8, 8;
S_0x10ae23760 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x10ae23380;
 .timescale -9 -12;
L_0x12baece20 .functor OR 1, L_0x12baea1a0, L_0x12baec8b0, C4<0>, C4<0>;
L_0x1380429f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10ae2fed0_0 .net/2u *"_ivl_4", 0 0, L_0x1380429f8;  1 drivers
v0x10ae2ff90_0 .net *"_ivl_6", 3 0, L_0x12baeced0;  1 drivers
v0x10ae30030_0 .net *"_ivl_8", 3 0, L_0x12baecff0;  1 drivers
v0x10ae300e0_0 .net "out_h", 2 0, L_0x12baecbc0;  1 drivers
v0x10ae301a0_0 .net "out_l", 2 0, L_0x12baea4b0;  1 drivers
v0x10ae30270_0 .net "out_vh", 0 0, L_0x12baec8b0;  1 drivers
v0x10ae30320_0 .net "out_vl", 0 0, L_0x12baea1a0;  1 drivers
L_0x12baeced0 .concat [ 3 1 0 0], L_0x12baecbc0, L_0x1380429f8;
L_0x12baecff0 .concat [ 3 1 0 0], L_0x12baea4b0, L_0x12baea1a0;
L_0x12baed130 .functor MUXZ 4, L_0x12baecff0, L_0x12baeced0, L_0x12baec8b0, C4<>;
S_0x10ae23920 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x10ae23760;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae23610 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x10ae23650 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x10ae29960_0 .net "in", 7 0, L_0x12baecd40;  1 drivers
v0x10ae29a20_0 .net "out", 2 0, L_0x12baecbc0;  alias, 1 drivers
v0x10ae29ad0_0 .net "vld", 0 0, L_0x12baec8b0;  alias, 1 drivers
L_0x12baeb700 .part L_0x12baecd40, 0, 4;
L_0x12baec7d0 .part L_0x12baecd40, 4, 4;
S_0x10ae23ca0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x10ae23920;
 .timescale -9 -12;
L_0x12baec8b0 .functor OR 1, L_0x12baeb270, L_0x12baec340, C4<0>, C4<0>;
L_0x1380429b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10ae29160_0 .net/2u *"_ivl_4", 0 0, L_0x1380429b0;  1 drivers
v0x10ae29220_0 .net *"_ivl_6", 2 0, L_0x12baec960;  1 drivers
v0x10ae292c0_0 .net *"_ivl_8", 2 0, L_0x12baeca80;  1 drivers
v0x10ae29370_0 .net "out_h", 1 0, L_0x12baec650;  1 drivers
v0x10ae29430_0 .net "out_l", 1 0, L_0x12baeb580;  1 drivers
v0x10ae29500_0 .net "out_vh", 0 0, L_0x12baec340;  1 drivers
v0x10ae295b0_0 .net "out_vl", 0 0, L_0x12baeb270;  1 drivers
L_0x12baec960 .concat [ 2 1 0 0], L_0x12baec650, L_0x1380429b0;
L_0x12baeca80 .concat [ 2 1 0 0], L_0x12baeb580, L_0x12baeb270;
L_0x12baecbc0 .functor MUXZ 3, L_0x12baeca80, L_0x12baec960, L_0x12baec340, C4<>;
S_0x10ae23e70 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x10ae23ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae23b30 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x10ae23b70 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x10ae26550_0 .net "in", 3 0, L_0x12baec7d0;  1 drivers
v0x10ae26610_0 .net "out", 1 0, L_0x12baec650;  alias, 1 drivers
v0x10ae266c0_0 .net "vld", 0 0, L_0x12baec340;  alias, 1 drivers
L_0x12baebc70 .part L_0x12baec7d0, 0, 2;
L_0x12baec220 .part L_0x12baec7d0, 2, 2;
S_0x10ae241f0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x10ae23e70;
 .timescale -9 -12;
L_0x12baec340 .functor OR 1, L_0x12baeb7a0, L_0x12baebd90, C4<0>, C4<0>;
L_0x138042968 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10ae25d50_0 .net/2u *"_ivl_4", 0 0, L_0x138042968;  1 drivers
v0x10ae25e10_0 .net *"_ivl_6", 1 0, L_0x12baec3f0;  1 drivers
v0x10ae25eb0_0 .net *"_ivl_8", 1 0, L_0x12baec510;  1 drivers
v0x10ae25f60_0 .net "out_h", 0 0, L_0x12baec0d0;  1 drivers
v0x10ae26020_0 .net "out_l", 0 0, L_0x12baebb20;  1 drivers
v0x10ae260f0_0 .net "out_vh", 0 0, L_0x12baebd90;  1 drivers
v0x10ae261a0_0 .net "out_vl", 0 0, L_0x12baeb7a0;  1 drivers
L_0x12baec3f0 .concat [ 1 1 0 0], L_0x12baec0d0, L_0x138042968;
L_0x12baec510 .concat [ 1 1 0 0], L_0x12baebb20, L_0x12baeb7a0;
L_0x12baec650 .functor MUXZ 2, L_0x12baec510, L_0x12baec3f0, L_0x12baebd90, C4<>;
S_0x10ae243c0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x10ae241f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae24080 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x10ae240c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x10ae24df0_0 .net "in", 1 0, L_0x12baec220;  1 drivers
v0x10ae24eb0_0 .net "out", 0 0, L_0x12baec0d0;  alias, 1 drivers
v0x10ae24f60_0 .net "vld", 0 0, L_0x12baebd90;  alias, 1 drivers
L_0x12baebe50 .part L_0x12baec220, 1, 1;
L_0x12baec030 .part L_0x12baec220, 0, 1;
S_0x10ae24740 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x10ae243c0;
 .timescale -9 -12;
L_0x12baebf60 .functor NOT 1, L_0x12baebe50, C4<0>, C4<0>, C4<0>;
L_0x12baec0d0 .functor AND 1, L_0x12baebf60, L_0x12baec030, C4<1>, C4<1>;
v0x10ae24910_0 .net *"_ivl_2", 0 0, L_0x12baebe50;  1 drivers
v0x10ae249d0_0 .net *"_ivl_3", 0 0, L_0x12baebf60;  1 drivers
v0x10ae24a70_0 .net *"_ivl_5", 0 0, L_0x12baec030;  1 drivers
L_0x12baebd90 .reduce/or L_0x12baec220;
S_0x10ae24b00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae243c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae24b00
v0x10ae24d50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x10ae24d50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae24d50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_187.404 ;
    %load/vec4 v0x10ae24d50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_187.405, 5;
    %load/vec4 v0x10ae24d50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae24d50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_187.404;
T_187.405 ;
    %end;
S_0x10ae25060 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x10ae241f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae25230 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x10ae25270 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x10ae25ae0_0 .net "in", 1 0, L_0x12baebc70;  1 drivers
v0x10ae25ba0_0 .net "out", 0 0, L_0x12baebb20;  alias, 1 drivers
v0x10ae25c50_0 .net "vld", 0 0, L_0x12baeb7a0;  alias, 1 drivers
L_0x12baeb8a0 .part L_0x12baebc70, 1, 1;
L_0x12baeba80 .part L_0x12baebc70, 0, 1;
S_0x10ae25440 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x10ae25060;
 .timescale -9 -12;
L_0x12baeb9b0 .functor NOT 1, L_0x12baeb8a0, C4<0>, C4<0>, C4<0>;
L_0x12baebb20 .functor AND 1, L_0x12baeb9b0, L_0x12baeba80, C4<1>, C4<1>;
v0x10ae25600_0 .net *"_ivl_2", 0 0, L_0x12baeb8a0;  1 drivers
v0x10ae256c0_0 .net *"_ivl_3", 0 0, L_0x12baeb9b0;  1 drivers
v0x10ae25760_0 .net *"_ivl_5", 0 0, L_0x12baeba80;  1 drivers
L_0x12baeb7a0 .reduce/or L_0x12baebc70;
S_0x10ae257f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae25060;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae257f0
v0x10ae25a40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x10ae25a40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae25a40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_188.406 ;
    %load/vec4 v0x10ae25a40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_188.407, 5;
    %load/vec4 v0x10ae25a40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae25a40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_188.406;
T_188.407 ;
    %end;
S_0x10ae26250 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae23e70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae26250
v0x10ae264a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x10ae264a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae264a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_189.408 ;
    %load/vec4 v0x10ae264a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_189.409, 5;
    %load/vec4 v0x10ae264a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae264a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_189.408;
T_189.409 ;
    %end;
S_0x10ae267c0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x10ae23ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae26990 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x10ae269d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x10ae28ef0_0 .net "in", 3 0, L_0x12baeb700;  1 drivers
v0x10ae28fb0_0 .net "out", 1 0, L_0x12baeb580;  alias, 1 drivers
v0x10ae29060_0 .net "vld", 0 0, L_0x12baeb270;  alias, 1 drivers
L_0x12baeaba0 .part L_0x12baeb700, 0, 2;
L_0x12baeb150 .part L_0x12baeb700, 2, 2;
S_0x10ae26ba0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x10ae267c0;
 .timescale -9 -12;
L_0x12baeb270 .functor OR 1, L_0x12baea6d0, L_0x12baeacc0, C4<0>, C4<0>;
L_0x138042920 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10ae286f0_0 .net/2u *"_ivl_4", 0 0, L_0x138042920;  1 drivers
v0x10ae287b0_0 .net *"_ivl_6", 1 0, L_0x12baeb320;  1 drivers
v0x10ae28850_0 .net *"_ivl_8", 1 0, L_0x12baeb440;  1 drivers
v0x10ae28900_0 .net "out_h", 0 0, L_0x12baeb000;  1 drivers
v0x10ae289c0_0 .net "out_l", 0 0, L_0x12baeaa50;  1 drivers
v0x10ae28a90_0 .net "out_vh", 0 0, L_0x12baeacc0;  1 drivers
v0x10ae28b40_0 .net "out_vl", 0 0, L_0x12baea6d0;  1 drivers
L_0x12baeb320 .concat [ 1 1 0 0], L_0x12baeb000, L_0x138042920;
L_0x12baeb440 .concat [ 1 1 0 0], L_0x12baeaa50, L_0x12baea6d0;
L_0x12baeb580 .functor MUXZ 2, L_0x12baeb440, L_0x12baeb320, L_0x12baeacc0, C4<>;
S_0x10ae26d60 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x10ae26ba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae26a50 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x10ae26a90 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x10ae27790_0 .net "in", 1 0, L_0x12baeb150;  1 drivers
v0x10ae27850_0 .net "out", 0 0, L_0x12baeb000;  alias, 1 drivers
v0x10ae27900_0 .net "vld", 0 0, L_0x12baeacc0;  alias, 1 drivers
L_0x12baead80 .part L_0x12baeb150, 1, 1;
L_0x12baeaf60 .part L_0x12baeb150, 0, 1;
S_0x10ae270e0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x10ae26d60;
 .timescale -9 -12;
L_0x12baeae90 .functor NOT 1, L_0x12baead80, C4<0>, C4<0>, C4<0>;
L_0x12baeb000 .functor AND 1, L_0x12baeae90, L_0x12baeaf60, C4<1>, C4<1>;
v0x10ae272b0_0 .net *"_ivl_2", 0 0, L_0x12baead80;  1 drivers
v0x10ae27370_0 .net *"_ivl_3", 0 0, L_0x12baeae90;  1 drivers
v0x10ae27410_0 .net *"_ivl_5", 0 0, L_0x12baeaf60;  1 drivers
L_0x12baeacc0 .reduce/or L_0x12baeb150;
S_0x10ae274a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae26d60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae274a0
v0x10ae276f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x10ae276f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae276f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_190.410 ;
    %load/vec4 v0x10ae276f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_190.411, 5;
    %load/vec4 v0x10ae276f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae276f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_190.410;
T_190.411 ;
    %end;
S_0x10ae27a00 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x10ae26ba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae27bd0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x10ae27c10 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x10ae28480_0 .net "in", 1 0, L_0x12baeaba0;  1 drivers
v0x10ae28540_0 .net "out", 0 0, L_0x12baeaa50;  alias, 1 drivers
v0x10ae285f0_0 .net "vld", 0 0, L_0x12baea6d0;  alias, 1 drivers
L_0x12baea7d0 .part L_0x12baeaba0, 1, 1;
L_0x12baea9b0 .part L_0x12baeaba0, 0, 1;
S_0x10ae27de0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x10ae27a00;
 .timescale -9 -12;
L_0x12baea8e0 .functor NOT 1, L_0x12baea7d0, C4<0>, C4<0>, C4<0>;
L_0x12baeaa50 .functor AND 1, L_0x12baea8e0, L_0x12baea9b0, C4<1>, C4<1>;
v0x10ae27fa0_0 .net *"_ivl_2", 0 0, L_0x12baea7d0;  1 drivers
v0x10ae28060_0 .net *"_ivl_3", 0 0, L_0x12baea8e0;  1 drivers
v0x10ae28100_0 .net *"_ivl_5", 0 0, L_0x12baea9b0;  1 drivers
L_0x12baea6d0 .reduce/or L_0x12baeaba0;
S_0x10ae28190 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae27a00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae28190
v0x10ae283e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x10ae283e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae283e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_191.412 ;
    %load/vec4 v0x10ae283e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_191.413, 5;
    %load/vec4 v0x10ae283e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae283e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_191.412;
T_191.413 ;
    %end;
S_0x10ae28bf0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae267c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae28bf0
v0x10ae28e40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x10ae28e40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae28e40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_192.414 ;
    %load/vec4 v0x10ae28e40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_192.415, 5;
    %load/vec4 v0x10ae28e40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae28e40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_192.414;
T_192.415 ;
    %end;
S_0x10ae29660 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae23920;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae29660
v0x10ae298b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x10ae298b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae298b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_193.416 ;
    %load/vec4 v0x10ae298b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_193.417, 5;
    %load/vec4 v0x10ae298b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae298b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_193.416;
T_193.417 ;
    %end;
S_0x10ae29bd0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x10ae23760;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae29da0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x10ae29de0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x10ae2fc60_0 .net "in", 7 0, L_0x12baea630;  1 drivers
v0x10ae2fd20_0 .net "out", 2 0, L_0x12baea4b0;  alias, 1 drivers
v0x10ae2fdd0_0 .net "vld", 0 0, L_0x12baea1a0;  alias, 1 drivers
L_0x12bae8ff0 .part L_0x12baea630, 0, 4;
L_0x12baea0c0 .part L_0x12baea630, 4, 4;
S_0x10ae29fb0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x10ae29bd0;
 .timescale -9 -12;
L_0x12baea1a0 .functor OR 1, L_0x12bae8b60, L_0x12bae9c30, C4<0>, C4<0>;
L_0x1380428d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10ae2f460_0 .net/2u *"_ivl_4", 0 0, L_0x1380428d8;  1 drivers
v0x10ae2f520_0 .net *"_ivl_6", 2 0, L_0x12baea250;  1 drivers
v0x10ae2f5c0_0 .net *"_ivl_8", 2 0, L_0x12baea370;  1 drivers
v0x10ae2f670_0 .net "out_h", 1 0, L_0x12bae9f40;  1 drivers
v0x10ae2f730_0 .net "out_l", 1 0, L_0x12bae8e70;  1 drivers
v0x10ae2f800_0 .net "out_vh", 0 0, L_0x12bae9c30;  1 drivers
v0x10ae2f8b0_0 .net "out_vl", 0 0, L_0x12bae8b60;  1 drivers
L_0x12baea250 .concat [ 2 1 0 0], L_0x12bae9f40, L_0x1380428d8;
L_0x12baea370 .concat [ 2 1 0 0], L_0x12bae8e70, L_0x12bae8b60;
L_0x12baea4b0 .functor MUXZ 3, L_0x12baea370, L_0x12baea250, L_0x12bae9c30, C4<>;
S_0x10ae2a170 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x10ae29fb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae29e60 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x10ae29ea0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x10ae2c850_0 .net "in", 3 0, L_0x12baea0c0;  1 drivers
v0x10ae2c910_0 .net "out", 1 0, L_0x12bae9f40;  alias, 1 drivers
v0x10ae2c9c0_0 .net "vld", 0 0, L_0x12bae9c30;  alias, 1 drivers
L_0x12bae9560 .part L_0x12baea0c0, 0, 2;
L_0x12bae9b10 .part L_0x12baea0c0, 2, 2;
S_0x10ae2a4f0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x10ae2a170;
 .timescale -9 -12;
L_0x12bae9c30 .functor OR 1, L_0x12bae9090, L_0x12bae9680, C4<0>, C4<0>;
L_0x138042890 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10ae2c050_0 .net/2u *"_ivl_4", 0 0, L_0x138042890;  1 drivers
v0x10ae2c110_0 .net *"_ivl_6", 1 0, L_0x12bae9ce0;  1 drivers
v0x10ae2c1b0_0 .net *"_ivl_8", 1 0, L_0x12bae9e00;  1 drivers
v0x10ae2c260_0 .net "out_h", 0 0, L_0x12bae99c0;  1 drivers
v0x10ae2c320_0 .net "out_l", 0 0, L_0x12bae9410;  1 drivers
v0x10ae2c3f0_0 .net "out_vh", 0 0, L_0x12bae9680;  1 drivers
v0x10ae2c4a0_0 .net "out_vl", 0 0, L_0x12bae9090;  1 drivers
L_0x12bae9ce0 .concat [ 1 1 0 0], L_0x12bae99c0, L_0x138042890;
L_0x12bae9e00 .concat [ 1 1 0 0], L_0x12bae9410, L_0x12bae9090;
L_0x12bae9f40 .functor MUXZ 2, L_0x12bae9e00, L_0x12bae9ce0, L_0x12bae9680, C4<>;
S_0x10ae2a6c0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x10ae2a4f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae2a380 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x10ae2a3c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x10ae2b0f0_0 .net "in", 1 0, L_0x12bae9b10;  1 drivers
v0x10ae2b1b0_0 .net "out", 0 0, L_0x12bae99c0;  alias, 1 drivers
v0x10ae2b260_0 .net "vld", 0 0, L_0x12bae9680;  alias, 1 drivers
L_0x12bae9740 .part L_0x12bae9b10, 1, 1;
L_0x12bae9920 .part L_0x12bae9b10, 0, 1;
S_0x10ae2aa40 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x10ae2a6c0;
 .timescale -9 -12;
L_0x12bae9850 .functor NOT 1, L_0x12bae9740, C4<0>, C4<0>, C4<0>;
L_0x12bae99c0 .functor AND 1, L_0x12bae9850, L_0x12bae9920, C4<1>, C4<1>;
v0x10ae2ac10_0 .net *"_ivl_2", 0 0, L_0x12bae9740;  1 drivers
v0x10ae2acd0_0 .net *"_ivl_3", 0 0, L_0x12bae9850;  1 drivers
v0x10ae2ad70_0 .net *"_ivl_5", 0 0, L_0x12bae9920;  1 drivers
L_0x12bae9680 .reduce/or L_0x12bae9b10;
S_0x10ae2ae00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae2a6c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae2ae00
v0x10ae2b050_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x10ae2b050_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae2b050_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_194.418 ;
    %load/vec4 v0x10ae2b050_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_194.419, 5;
    %load/vec4 v0x10ae2b050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae2b050_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_194.418;
T_194.419 ;
    %end;
S_0x10ae2b360 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x10ae2a4f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae2b530 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x10ae2b570 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x10ae2bde0_0 .net "in", 1 0, L_0x12bae9560;  1 drivers
v0x10ae2bea0_0 .net "out", 0 0, L_0x12bae9410;  alias, 1 drivers
v0x10ae2bf50_0 .net "vld", 0 0, L_0x12bae9090;  alias, 1 drivers
L_0x12bae9190 .part L_0x12bae9560, 1, 1;
L_0x12bae9370 .part L_0x12bae9560, 0, 1;
S_0x10ae2b740 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x10ae2b360;
 .timescale -9 -12;
L_0x12bae92a0 .functor NOT 1, L_0x12bae9190, C4<0>, C4<0>, C4<0>;
L_0x12bae9410 .functor AND 1, L_0x12bae92a0, L_0x12bae9370, C4<1>, C4<1>;
v0x10ae2b900_0 .net *"_ivl_2", 0 0, L_0x12bae9190;  1 drivers
v0x10ae2b9c0_0 .net *"_ivl_3", 0 0, L_0x12bae92a0;  1 drivers
v0x10ae2ba60_0 .net *"_ivl_5", 0 0, L_0x12bae9370;  1 drivers
L_0x12bae9090 .reduce/or L_0x12bae9560;
S_0x10ae2baf0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae2b360;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae2baf0
v0x10ae2bd40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x10ae2bd40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae2bd40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_195.420 ;
    %load/vec4 v0x10ae2bd40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_195.421, 5;
    %load/vec4 v0x10ae2bd40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae2bd40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_195.420;
T_195.421 ;
    %end;
S_0x10ae2c550 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae2a170;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae2c550
v0x10ae2c7a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x10ae2c7a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae2c7a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_196.422 ;
    %load/vec4 v0x10ae2c7a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_196.423, 5;
    %load/vec4 v0x10ae2c7a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae2c7a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_196.422;
T_196.423 ;
    %end;
S_0x10ae2cac0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x10ae29fb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae2cc90 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x10ae2ccd0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x10ae2f1f0_0 .net "in", 3 0, L_0x12bae8ff0;  1 drivers
v0x10ae2f2b0_0 .net "out", 1 0, L_0x12bae8e70;  alias, 1 drivers
v0x10ae2f360_0 .net "vld", 0 0, L_0x12bae8b60;  alias, 1 drivers
L_0x12bae8490 .part L_0x12bae8ff0, 0, 2;
L_0x12bae8a40 .part L_0x12bae8ff0, 2, 2;
S_0x10ae2cea0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x10ae2cac0;
 .timescale -9 -12;
L_0x12bae8b60 .functor OR 1, L_0x12bae7fd0, L_0x12bae85b0, C4<0>, C4<0>;
L_0x138042848 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10ae2e9f0_0 .net/2u *"_ivl_4", 0 0, L_0x138042848;  1 drivers
v0x10ae2eab0_0 .net *"_ivl_6", 1 0, L_0x12bae8c10;  1 drivers
v0x10ae2eb50_0 .net *"_ivl_8", 1 0, L_0x12bae8d30;  1 drivers
v0x10ae2ec00_0 .net "out_h", 0 0, L_0x12bae88f0;  1 drivers
v0x10ae2ecc0_0 .net "out_l", 0 0, L_0x12bae8340;  1 drivers
v0x10ae2ed90_0 .net "out_vh", 0 0, L_0x12bae85b0;  1 drivers
v0x10ae2ee40_0 .net "out_vl", 0 0, L_0x12bae7fd0;  1 drivers
L_0x12bae8c10 .concat [ 1 1 0 0], L_0x12bae88f0, L_0x138042848;
L_0x12bae8d30 .concat [ 1 1 0 0], L_0x12bae8340, L_0x12bae7fd0;
L_0x12bae8e70 .functor MUXZ 2, L_0x12bae8d30, L_0x12bae8c10, L_0x12bae85b0, C4<>;
S_0x10ae2d060 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x10ae2cea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae2cd50 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x10ae2cd90 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x10ae2da90_0 .net "in", 1 0, L_0x12bae8a40;  1 drivers
v0x10ae2db50_0 .net "out", 0 0, L_0x12bae88f0;  alias, 1 drivers
v0x10ae2dc00_0 .net "vld", 0 0, L_0x12bae85b0;  alias, 1 drivers
L_0x12bae8670 .part L_0x12bae8a40, 1, 1;
L_0x12bae8850 .part L_0x12bae8a40, 0, 1;
S_0x10ae2d3e0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x10ae2d060;
 .timescale -9 -12;
L_0x12bae8780 .functor NOT 1, L_0x12bae8670, C4<0>, C4<0>, C4<0>;
L_0x12bae88f0 .functor AND 1, L_0x12bae8780, L_0x12bae8850, C4<1>, C4<1>;
v0x10ae2d5b0_0 .net *"_ivl_2", 0 0, L_0x12bae8670;  1 drivers
v0x10ae2d670_0 .net *"_ivl_3", 0 0, L_0x12bae8780;  1 drivers
v0x10ae2d710_0 .net *"_ivl_5", 0 0, L_0x12bae8850;  1 drivers
L_0x12bae85b0 .reduce/or L_0x12bae8a40;
S_0x10ae2d7a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae2d060;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae2d7a0
v0x10ae2d9f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x10ae2d9f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae2d9f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_197.424 ;
    %load/vec4 v0x10ae2d9f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_197.425, 5;
    %load/vec4 v0x10ae2d9f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae2d9f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_197.424;
T_197.425 ;
    %end;
S_0x10ae2dd00 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x10ae2cea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae2ded0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x10ae2df10 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x10ae2e780_0 .net "in", 1 0, L_0x12bae8490;  1 drivers
v0x10ae2e840_0 .net "out", 0 0, L_0x12bae8340;  alias, 1 drivers
v0x10ae2e8f0_0 .net "vld", 0 0, L_0x12bae7fd0;  alias, 1 drivers
L_0x12bae80c0 .part L_0x12bae8490, 1, 1;
L_0x12bae82a0 .part L_0x12bae8490, 0, 1;
S_0x10ae2e0e0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x10ae2dd00;
 .timescale -9 -12;
L_0x12bae81d0 .functor NOT 1, L_0x12bae80c0, C4<0>, C4<0>, C4<0>;
L_0x12bae8340 .functor AND 1, L_0x12bae81d0, L_0x12bae82a0, C4<1>, C4<1>;
v0x10ae2e2a0_0 .net *"_ivl_2", 0 0, L_0x12bae80c0;  1 drivers
v0x10ae2e360_0 .net *"_ivl_3", 0 0, L_0x12bae81d0;  1 drivers
v0x10ae2e400_0 .net *"_ivl_5", 0 0, L_0x12bae82a0;  1 drivers
L_0x12bae7fd0 .reduce/or L_0x12bae8490;
S_0x10ae2e490 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae2dd00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae2e490
v0x10ae2e6e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x10ae2e6e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae2e6e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_198.426 ;
    %load/vec4 v0x10ae2e6e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_198.427, 5;
    %load/vec4 v0x10ae2e6e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae2e6e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_198.426;
T_198.427 ;
    %end;
S_0x10ae2eef0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae2cac0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae2eef0
v0x10ae2f140_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x10ae2f140_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae2f140_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_199.428 ;
    %load/vec4 v0x10ae2f140_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_199.429, 5;
    %load/vec4 v0x10ae2f140_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae2f140_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_199.428;
T_199.429 ;
    %end;
S_0x10ae2f960 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae29bd0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae2f960
v0x10ae2fbb0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x10ae2fbb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae2fbb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_200.430 ;
    %load/vec4 v0x10ae2fbb0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_200.431, 5;
    %load/vec4 v0x10ae2fbb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae2fbb0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_200.430;
T_200.431 ;
    %end;
S_0x10ae303d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae23380;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae303d0
v0x10ae30620_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x10ae30620_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae30620_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_201.432 ;
    %load/vec4 v0x10ae30620_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_201.433, 5;
    %load/vec4 v0x10ae30620_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae30620_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_201.432;
T_201.433 ;
    %end;
S_0x10ae30e40 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae158c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae30e40
v0x10ae31090_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.log2 ;
    %load/vec4 v0x10ae31090_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae31090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_202.434 ;
    %load/vec4 v0x10ae31090_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_202.435, 5;
    %load/vec4 v0x10ae31090_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae31090_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_202.434;
T_202.435 ;
    %end;
S_0x10ae313b0 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x10ae15510;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae313b0
v0x10ae31610_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.log2 ;
    %load/vec4 v0x10ae31610_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae31610_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_203.436 ;
    %load/vec4 v0x10ae31610_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_203.437, 5;
    %load/vec4 v0x10ae31610_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae31610_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_203.436;
T_203.437 ;
    %end;
S_0x10ae32640 .scope module, "uut_ediff" "sub_N" 4 72, 4 194 0, S_0x11b2c6b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x10ae32900 .param/l "N" 0 4 195, C4<0000000000000000000000000000001000>;
L_0x138043100 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10ae32ec0_0 .net/2u *"_ivl_0", 0 0, L_0x138043100;  1 drivers
L_0x138043148 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10ae32f80_0 .net/2u *"_ivl_4", 0 0, L_0x138043148;  1 drivers
v0x10ae33020_0 .net "a", 7 0, L_0x12baf6b70;  1 drivers
v0x10ae330d0_0 .net "ain", 8 0, L_0x12baf6810;  1 drivers
v0x10ae33190_0 .net "b", 7 0, L_0x12baf5e30;  1 drivers
v0x10ae33270_0 .net "bin", 8 0, L_0x12baf6910;  1 drivers
v0x10ae33310_0 .net "c", 8 0, L_0x12baf6a70;  alias, 1 drivers
L_0x12baf6810 .concat [ 8 1 0 0], L_0x12baf6b70, L_0x138043100;
L_0x12baf6910 .concat [ 8 1 0 0], L_0x12baf5e30, L_0x138043148;
S_0x10ae32a10 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x10ae32640;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x10ae32bd0 .param/l "N" 0 4 215, C4<0000000000000000000000000000001000>;
v0x10ae32980_0 .net "a", 8 0, L_0x12baf6810;  alias, 1 drivers
v0x10ae32d00_0 .net "b", 8 0, L_0x12baf6910;  alias, 1 drivers
v0x10ae32db0_0 .net "c", 8 0, L_0x12baf6a70;  alias, 1 drivers
L_0x12baf6a70 .arith/sub 9, L_0x12baf6810, L_0x12baf6910;
S_0x10ae33400 .scope module, "uut_reg_ro" "reg_exp_op" 4 119, 4 269 0, S_0x11b2c6b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "exp_o";
    .port_info 1 /OUTPUT 2 "e_o";
    .port_info 2 /OUTPUT 5 "r_o";
P_0x10ae335c0 .param/l "Bs" 0 4 271, C4<00000000000000000000000000000101>;
P_0x10ae33600 .param/l "es" 0 4 270, +C4<00000000000000000000000000000010>;
L_0x102f0a9a0 .functor NOT 8, L_0x102f0b4d0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x102f0acf0 .functor NOT 1, L_0x102f0ac50, C4<0>, C4<0>, C4<0>;
L_0x102f0af50 .functor OR 1, L_0x102f0acf0, L_0x102f0ae70, C4<0>, C4<0>;
v0x10ae33c70_0 .net *"_ivl_10", 0 0, L_0x102f0acf0;  1 drivers
v0x10ae33d20_0 .net *"_ivl_13", 1 0, L_0x102f0ad60;  1 drivers
v0x10ae33dd0_0 .net *"_ivl_15", 0 0, L_0x102f0ae70;  1 drivers
v0x10ae33e80_0 .net *"_ivl_17", 0 0, L_0x102f0af50;  1 drivers
v0x10ae33f20_0 .net *"_ivl_19", 4 0, L_0x102f0b040;  1 drivers
L_0x138043bb0 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x10ae34010_0 .net/2u *"_ivl_20", 4 0, L_0x138043bb0;  1 drivers
v0x10ae340c0_0 .net *"_ivl_22", 4 0, L_0x102f0b140;  1 drivers
v0x10ae34170_0 .net *"_ivl_25", 4 0, L_0x102f0b280;  1 drivers
v0x10ae34220_0 .net *"_ivl_5", 0 0, L_0x102f0aa50;  1 drivers
v0x10ae34330_0 .net *"_ivl_9", 0 0, L_0x102f0ac50;  1 drivers
v0x10ae343e0_0 .net "e_o", 1 0, L_0x102f0a320;  alias, 1 drivers
v0x10ae34490_0 .net "exp_o", 7 0, L_0x102f0b4d0;  1 drivers
v0x10ae34540_0 .net "exp_oN", 7 0, L_0x102f0aaf0;  1 drivers
v0x10ae345f0_0 .net "exp_oN_tmp", 7 0, L_0x102f0a3c0;  1 drivers
v0x10ae346b0_0 .net "r_o", 4 0, L_0x102f0b3f0;  alias, 1 drivers
L_0x102f0a320 .part L_0x102f0b4d0, 0, 2;
L_0x102f0aa50 .part L_0x102f0b4d0, 7, 1;
L_0x102f0aaf0 .functor MUXZ 8, L_0x102f0b4d0, L_0x102f0a3c0, L_0x102f0aa50, C4<>;
L_0x102f0ac50 .part L_0x102f0b4d0, 7, 1;
L_0x102f0ad60 .part L_0x102f0aaf0, 0, 2;
L_0x102f0ae70 .reduce/or L_0x102f0ad60;
L_0x102f0b040 .part L_0x102f0aaf0, 2, 5;
L_0x102f0b140 .arith/sum 5, L_0x102f0b040, L_0x138043bb0;
L_0x102f0b280 .part L_0x102f0aaf0, 2, 5;
L_0x102f0b3f0 .functor MUXZ 5, L_0x102f0b280, L_0x102f0b140, L_0x102f0af50, C4<>;
S_0x10ae337d0 .scope module, "uut_conv_2c1" "conv_2c" 4 279, 4 262 0, S_0x10ae33400;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "c";
P_0x10ae339a0 .param/l "N" 0 4 263, C4<000000000000000000000000000000111>;
L_0x138043b68 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x10ae33a20_0 .net/2u *"_ivl_0", 7 0, L_0x138043b68;  1 drivers
v0x10ae33ae0_0 .net "a", 7 0, L_0x102f0a9a0;  1 drivers
v0x10ae33b80_0 .net "c", 7 0, L_0x102f0a3c0;  alias, 1 drivers
L_0x102f0a3c0 .arith/sum 8, L_0x102f0a9a0, L_0x138043b68;
S_0x10ae39c60 .scope module, "trunc_adder" "posit_add" 3 255, 4 2 0, S_0x12bccb9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in1";
    .port_info 1 /INPUT 16 "in2";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 16 "out";
    .port_info 4 /OUTPUT 1 "inf";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 1 "done";
P_0x10ae39ea0 .param/l "Bs" 0 4 14, C4<00000000000000000000000000000100>;
P_0x10ae39ee0 .param/l "N" 0 4 13, +C4<00000000000000000000000000010000>;
P_0x10ae39f20 .param/l "es" 0 4 15, +C4<00000000000000000000000000000010>;
L_0x102f0f9d0 .functor BUFZ 1, L_0x102f2d660, C4<0>, C4<0>, C4<0>;
L_0x102f100a0 .functor NOT 1, L_0x102f0fcd0, C4<0>, C4<0>, C4<0>;
L_0x102f10110 .functor AND 1, L_0x102f10000, L_0x102f100a0, C4<1>, C4<1>;
L_0x102f10320 .functor NOT 1, L_0x102f0fed0, C4<0>, C4<0>, C4<0>;
L_0x102f103b0 .functor AND 1, L_0x102f10220, L_0x102f10320, C4<1>, C4<1>;
L_0x102f105e0 .functor OR 1, L_0x102f104c0, L_0x102f0fcd0, C4<0>, C4<0>;
L_0x102f10670 .functor NOT 1, L_0x102f105e0, C4<0>, C4<0>, C4<0>;
L_0x102f108f0 .functor OR 1, L_0x102f10760, L_0x102f0fed0, C4<0>, C4<0>;
L_0x102f10960 .functor NOT 1, L_0x102f108f0, C4<0>, C4<0>, C4<0>;
L_0x102f10a60 .functor OR 1, L_0x102f10110, L_0x102f103b0, C4<0>, C4<0>;
L_0x102f10b10 .functor AND 1, L_0x102f10670, L_0x102f10960, C4<1>, C4<1>;
L_0x102f1e9a0 .functor XNOR 1, L_0x102f0fa40, L_0x102f0fae0, C4<0>, C4<0>;
L_0x102f206f0 .functor BUFZ 4, L_0x102f20400, C4<0000>, C4<0000>, C4<0000>;
L_0x102f22100 .functor OR 1, L_0x102f205c0, L_0x102f22240, C4<0>, C4<0>;
L_0x102f2b4d0 .functor OR 1, L_0x102f2b390, L_0x102f2b790, C4<0>, C4<0>;
L_0x102f207e0 .functor AND 1, L_0x102f29420, L_0x102f2b4d0, C4<1>, C4<1>;
L_0x102f2b970 .functor AND 1, L_0x102f29380, L_0x102f29420, C4<1>, C4<1>;
L_0x102f2bab0 .functor OR 1, L_0x102f2b390, L_0x102f2b790, C4<0>, C4<0>;
L_0x102f2b870 .functor NOT 1, L_0x102f2bab0, C4<0>, C4<0>, C4<0>;
L_0x102f2bc00 .functor AND 1, L_0x102f2b970, L_0x102f2b870, C4<1>, C4<1>;
L_0x102f2bc90 .functor OR 1, L_0x102f207e0, L_0x102f2bc00, C4<0>, C4<0>;
L_0x102f2cb70 .functor OR 1, L_0x102f10a60, L_0x102f10b10, C4<0>, C4<0>;
L_0x102f2cc80 .functor NOT 1, L_0x102f2cbe0, C4<0>, C4<0>, C4<0>;
L_0x102f2cdf0 .functor OR 1, L_0x102f2cb70, L_0x102f2cc80, C4<0>, C4<0>;
L_0x102f2d340 .functor BUFZ 1, L_0x102f0f9d0, C4<0>, C4<0>, C4<0>;
v0x12ba4b740_0 .net "DSR_e_diff", 3 0, L_0x102f206f0;  1 drivers
v0x12ba4b7f0_0 .net "DSR_left_out", 15 0, L_0x102f286e0;  1 drivers
v0x12ba4b8a0_0 .net "DSR_left_out_t", 15 0, L_0x102f284f0;  1 drivers
v0x12ba4b970_0 .net "DSR_right_in", 15 0, L_0x102f0efc0;  1 drivers
v0x12ba4ba30_0 .net "DSR_right_out", 15 0, L_0x102f21790;  1 drivers
v0x12ba4bb90_0 .net "G", 0 0, L_0x102f29420;  1 drivers
v0x12ba4bc20_0 .net "L", 0 0, L_0x102f29380;  1 drivers
v0x12ba4bcb0_0 .net "LOD_in", 15 0, L_0x102f22430;  1 drivers
v0x12ba4bd50_0 .net "R", 0 0, L_0x102f2b390;  1 drivers
v0x12ba4be70_0 .net "St", 0 0, L_0x102f2b790;  1 drivers
v0x12ba4bf10_0 .net *"_ivl_10", 14 0, L_0x102f0fbf0;  1 drivers
v0x12ba4bfc0_0 .net *"_ivl_100", 0 0, L_0x102f20190;  1 drivers
L_0x138044bb8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x12ba4c060_0 .net/2u *"_ivl_101", 3 0, L_0x138044bb8;  1 drivers
v0x12ba4c110_0 .net *"_ivl_104", 3 0, L_0x102f20520;  1 drivers
v0x12ba4c1c0_0 .net *"_ivl_112", 0 0, L_0x102f205c0;  1 drivers
v0x12ba4c270_0 .net *"_ivl_114", 0 0, L_0x102f22240;  1 drivers
v0x12ba4c320_0 .net *"_ivl_115", 0 0, L_0x102f22100;  1 drivers
v0x12ba4c4b0_0 .net *"_ivl_118", 14 0, L_0x102f22170;  1 drivers
v0x12ba4c540_0 .net *"_ivl_124", 0 0, L_0x102f28640;  1 drivers
v0x12ba4c5f0_0 .net *"_ivl_126", 14 0, L_0x102f224d0;  1 drivers
L_0x138045158 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba4c6a0_0 .net/2u *"_ivl_127", 0 0, L_0x138045158;  1 drivers
v0x12ba4c750_0 .net *"_ivl_129", 15 0, L_0x102f28850;  1 drivers
L_0x138045230 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x12ba4c800_0 .net/2u *"_ivl_135", 2 0, L_0x138045230;  1 drivers
v0x12ba4c8b0_0 .net *"_ivl_14", 14 0, L_0x102f0fdf0;  1 drivers
L_0x138045470 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ba4c960_0 .net/2u *"_ivl_143", 15 0, L_0x138045470;  1 drivers
v0x12ba4ca10_0 .net *"_ivl_154", 17 0, L_0x102f2b430;  1 drivers
v0x12ba4cac0_0 .net *"_ivl_157", 0 0, L_0x102f2b4d0;  1 drivers
v0x12ba4cb70_0 .net *"_ivl_159", 0 0, L_0x102f207e0;  1 drivers
v0x12ba4cc20_0 .net *"_ivl_161", 0 0, L_0x102f2b970;  1 drivers
v0x12ba4ccd0_0 .net *"_ivl_163", 0 0, L_0x102f2bab0;  1 drivers
v0x12ba4cd80_0 .net *"_ivl_165", 0 0, L_0x102f2b870;  1 drivers
v0x12ba4ce30_0 .net *"_ivl_167", 0 0, L_0x102f2bc00;  1 drivers
L_0x1380454b8 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ba4cee0_0 .net/2u *"_ivl_171", 14 0, L_0x1380454b8;  1 drivers
v0x12ba4c3d0_0 .net *"_ivl_177", 31 0, L_0x102f2c330;  1 drivers
v0x12ba4d170_0 .net *"_ivl_18", 0 0, L_0x102f10000;  1 drivers
L_0x138045590 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ba4d200_0 .net *"_ivl_180", 27 0, L_0x138045590;  1 drivers
L_0x1380455d8 .functor BUFT 1, C4<00000000000000000000000000001100>, C4<0>, C4<0>, C4<0>;
v0x12ba4d2a0_0 .net/2u *"_ivl_181", 31 0, L_0x1380455d8;  1 drivers
v0x12ba4d350_0 .net *"_ivl_183", 0 0, L_0x102f2bef0;  1 drivers
v0x12ba4d3f0_0 .net *"_ivl_186", 15 0, L_0x102f2bf90;  1 drivers
v0x12ba4d4a0_0 .net *"_ivl_188", 15 0, L_0x102f2c6d0;  1 drivers
v0x12ba4d550_0 .net *"_ivl_19", 0 0, L_0x102f100a0;  1 drivers
L_0x138045620 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ba4d600_0 .net *"_ivl_191", 15 0, L_0x138045620;  1 drivers
v0x12ba4d6b0_0 .net *"_ivl_194", 15 0, L_0x102f2c4d0;  1 drivers
v0x12ba4d760_0 .net *"_ivl_197", 0 0, L_0x102f2cb70;  1 drivers
v0x12ba4d810_0 .net *"_ivl_200", 0 0, L_0x102f2cbe0;  1 drivers
v0x12ba4d8c0_0 .net *"_ivl_201", 0 0, L_0x102f2cc80;  1 drivers
v0x12ba4d970_0 .net *"_ivl_203", 0 0, L_0x102f2cdf0;  1 drivers
L_0x138045668 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ba4da20_0 .net/2u *"_ivl_205", 14 0, L_0x138045668;  1 drivers
v0x12ba4dad0_0 .net *"_ivl_207", 15 0, L_0x102f2ce80;  1 drivers
v0x12ba4db80_0 .net *"_ivl_210", 14 0, L_0x102f2c910;  1 drivers
v0x12ba4dc30_0 .net *"_ivl_211", 15 0, L_0x102f2c9b0;  1 drivers
v0x12ba4dce0_0 .net *"_ivl_24", 0 0, L_0x102f10220;  1 drivers
v0x12ba4dd90_0 .net *"_ivl_25", 0 0, L_0x102f10320;  1 drivers
v0x12ba4de40_0 .net *"_ivl_30", 0 0, L_0x102f104c0;  1 drivers
v0x12ba4def0_0 .net *"_ivl_31", 0 0, L_0x102f105e0;  1 drivers
v0x12ba4dfa0_0 .net *"_ivl_36", 0 0, L_0x102f10760;  1 drivers
v0x12ba4e050_0 .net *"_ivl_37", 0 0, L_0x102f108f0;  1 drivers
L_0x138044078 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ba4e100_0 .net *"_ivl_45", 15 0, L_0x138044078;  1 drivers
v0x12ba4e1b0_0 .net *"_ivl_48", 15 0, L_0x102f10ca0;  1 drivers
L_0x1380440c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ba4e260_0 .net *"_ivl_51", 15 0, L_0x1380440c0;  1 drivers
v0x12ba4e310_0 .net *"_ivl_54", 15 0, L_0x102f10f00;  1 drivers
v0x12ba4e3c0_0 .net *"_ivl_62", 14 0, L_0x102f1e590;  1 drivers
v0x12ba4e470_0 .net *"_ivl_64", 14 0, L_0x102f1e630;  1 drivers
v0x12ba4e520_0 .net *"_ivl_65", 0 0, L_0x102f1e4f0;  1 drivers
L_0x1380448e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12ba4e5c0_0 .net/2u *"_ivl_67", 0 0, L_0x1380448e8;  1 drivers
L_0x138044930 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba4cf90_0 .net/2u *"_ivl_69", 0 0, L_0x138044930;  1 drivers
v0x12ba4d040_0 .net *"_ivl_98", 2 0, L_0x102f202e0;  1 drivers
v0x12ba4e650_0 .net "add_m", 16 0, L_0x102f21e80;  1 drivers
v0x12ba4e6e0_0 .net "add_m_in1", 15 0, L_0x102f0f060;  1 drivers
v0x12ba4e770_0 .net "diff", 7 0, L_0x102f1ffb0;  1 drivers
v0x12ba4e800_0 .net "done", 0 0, L_0x102f2d340;  alias, 1 drivers
v0x12ba4e890_0 .net "e1", 1 0, L_0x102f177d0;  1 drivers
v0x12ba4e920_0 .net "e2", 1 0, L_0x102f1e060;  1 drivers
v0x12ba4e9b0_0 .net "e_o", 1 0, L_0x102f28f50;  1 drivers
v0x12ba4ea40_0 .net "exp_diff", 3 0, L_0x102f20400;  1 drivers
v0x12ba4ead0_0 .net "in1", 15 0, L_0x102f2d500;  1 drivers
v0x12ba4eb70_0 .net "in1_gt_in2", 0 0, L_0x102f1e800;  1 drivers
v0x12ba4ec10_0 .net "in2", 15 0, L_0x102f2cd30;  1 drivers
v0x12ba4ecc0_0 .net "inf", 0 0, L_0x102f10a60;  alias, 1 drivers
v0x12ba4ed60_0 .net "inf1", 0 0, L_0x102f10110;  1 drivers
v0x12ba4ee00_0 .net "inf2", 0 0, L_0x102f103b0;  1 drivers
v0x12ba4eea0_0 .net "le", 1 0, L_0x102f1f000;  1 drivers
v0x12ba4ef50_0 .net "le_o", 7 0, L_0x102f29120;  1 drivers
v0x12ba4f010_0 .net "le_o_tmp", 7 0, L_0x102f28cb0;  1 drivers
v0x12ba4f0a0_0 .net "left_shift", 3 0, L_0x102f271c0;  1 drivers
v0x12ba4f140_0 .net "lm", 14 0, L_0x102f1f310;  1 drivers
v0x12ba4f1f0_0 .net "lr", 3 0, L_0x102f1ed40;  1 drivers
v0x12ba4f2b0_0 .net "lr_N", 4 0, L_0x102f1f770;  1 drivers
v0x12ba4f360_0 .net "lrc", 0 0, L_0x102f1eb50;  1 drivers
v0x12ba4f410_0 .net "ls", 0 0, L_0x102f1e750;  1 drivers
v0x12ba4f4a0_0 .net "m1", 14 0, L_0x102f1e2b0;  1 drivers
v0x12ba4f540_0 .net "m2", 14 0, L_0x102f1e3d0;  1 drivers
v0x12ba4f5f0_0 .net "mant1", 13 0, L_0x102f17900;  1 drivers
v0x12ba4f6b0_0 .net "mant2", 13 0, L_0x102f1e190;  1 drivers
v0x12ba4f760_0 .net "mant_ovf", 1 0, L_0x102f22060;  1 drivers
v0x12ba4f800_0 .net "op", 0 0, L_0x102f1e9a0;  1 drivers
v0x12ba4f8b0_0 .net "out", 15 0, L_0x102f2d220;  alias, 1 drivers
v0x12ba4f950_0 .net "r_o", 3 0, L_0x102f29ff0;  1 drivers
v0x12ba4fa30_0 .net "rc1", 0 0, L_0x102f111e0;  1 drivers
v0x12ba4fac0_0 .net "rc2", 0 0, L_0x102f17a90;  1 drivers
v0x12ba4fb70_0 .net "regime1", 3 0, L_0x102f163b0;  1 drivers
v0x12ba4fc20_0 .net "regime2", 3 0, L_0x102f1cc20;  1 drivers
v0x12ba4fcd0_0 .net "rnd_ulp", 15 0, L_0x102f2bb60;  1 drivers
v0x12ba4fd80_0 .net "s1", 0 0, L_0x102f0fa40;  1 drivers
v0x12ba4fe10_0 .net "s2", 0 0, L_0x102f0fae0;  1 drivers
v0x12ba4fea0_0 .net "se", 1 0, L_0x102f1ede0;  1 drivers
v0x12ba4ff50_0 .net "sm", 14 0, L_0x102f1f0a0;  1 drivers
v0x12ba50000_0 .net "sr", 3 0, L_0x102f1ebf0;  1 drivers
v0x12ba500c0_0 .net "sr_N", 4 0, L_0x102f1fc10;  1 drivers
v0x12ba50170_0 .net "src", 0 0, L_0x102f1e8a0;  1 drivers
v0x12ba50220_0 .net "start", 0 0, L_0x102f2d660;  1 drivers
v0x12ba502b0_0 .net "start0", 0 0, L_0x102f0f9d0;  1 drivers
v0x12ba50340_0 .net "tmp1_o", 50 0, L_0x102f2b1c0;  1 drivers
v0x12ba50400_0 .net "tmp1_oN", 15 0, L_0x102f2c5f0;  1 drivers
v0x12ba504b0_0 .net "tmp1_o_rnd", 15 0, L_0x102f2c870;  1 drivers
v0x12ba50560_0 .net "tmp1_o_rnd_ulp", 16 0, L_0x102f2c150;  1 drivers
v0x12ba50640_0 .net "tmp_o", 34 0, L_0x102f0f440;  1 drivers
v0x12ba506f0_0 .net "ulp", 0 0, L_0x102f2bc90;  1 drivers
v0x12ba50790_0 .net "xin1", 15 0, L_0x102f10da0;  1 drivers
v0x12ba50830_0 .net "xin2", 15 0, L_0x102f11000;  1 drivers
v0x12ba508e0_0 .net "zero", 0 0, L_0x102f10b10;  alias, 1 drivers
v0x12ba50970_0 .net "zero1", 0 0, L_0x102f10670;  1 drivers
v0x12ba50a10_0 .net "zero2", 0 0, L_0x102f10960;  1 drivers
v0x12ba50ab0_0 .net "zero_tmp1", 0 0, L_0x102f0fcd0;  1 drivers
v0x12ba50b50_0 .net "zero_tmp2", 0 0, L_0x102f0fed0;  1 drivers
L_0x102f0f180 .part L_0x102f29120, 6, 1;
L_0x102f0f500 .part L_0x102f29120, 6, 1;
L_0x102f0f800 .part L_0x102f286e0, 0, 15;
L_0x102f0fa40 .part L_0x102f2d500, 15, 1;
L_0x102f0fae0 .part L_0x102f2cd30, 15, 1;
L_0x102f0fbf0 .part L_0x102f2d500, 0, 15;
L_0x102f0fcd0 .reduce/or L_0x102f0fbf0;
L_0x102f0fdf0 .part L_0x102f2cd30, 0, 15;
L_0x102f0fed0 .reduce/or L_0x102f0fdf0;
L_0x102f10000 .part L_0x102f2d500, 15, 1;
L_0x102f10220 .part L_0x102f2cd30, 15, 1;
L_0x102f104c0 .part L_0x102f2d500, 15, 1;
L_0x102f10760 .part L_0x102f2cd30, 15, 1;
L_0x102f10ca0 .arith/sub 16, L_0x138044078, L_0x102f2d500;
L_0x102f10da0 .functor MUXZ 16, L_0x102f2d500, L_0x102f10ca0, L_0x102f0fa40, C4<>;
L_0x102f10f00 .arith/sub 16, L_0x1380440c0, L_0x102f2cd30;
L_0x102f11000 .functor MUXZ 16, L_0x102f2cd30, L_0x102f10f00, L_0x102f0fae0, C4<>;
L_0x102f1e2b0 .concat [ 14 1 0 0], L_0x102f17900, L_0x102f0fcd0;
L_0x102f1e3d0 .concat [ 14 1 0 0], L_0x102f1e190, L_0x102f0fed0;
L_0x102f1e590 .part L_0x102f10da0, 0, 15;
L_0x102f1e630 .part L_0x102f11000, 0, 15;
L_0x102f1e4f0 .cmp/ge 15, L_0x102f1e590, L_0x102f1e630;
L_0x102f1e800 .functor MUXZ 1, L_0x138044930, L_0x1380448e8, L_0x102f1e4f0, C4<>;
L_0x102f1e750 .functor MUXZ 1, L_0x102f0fae0, L_0x102f0fa40, L_0x102f1e800, C4<>;
L_0x102f1eb50 .functor MUXZ 1, L_0x102f17a90, L_0x102f111e0, L_0x102f1e800, C4<>;
L_0x102f1e8a0 .functor MUXZ 1, L_0x102f111e0, L_0x102f17a90, L_0x102f1e800, C4<>;
L_0x102f1ed40 .functor MUXZ 4, L_0x102f1cc20, L_0x102f163b0, L_0x102f1e800, C4<>;
L_0x102f1ebf0 .functor MUXZ 4, L_0x102f163b0, L_0x102f1cc20, L_0x102f1e800, C4<>;
L_0x102f1f000 .functor MUXZ 2, L_0x102f1e060, L_0x102f177d0, L_0x102f1e800, C4<>;
L_0x102f1ede0 .functor MUXZ 2, L_0x102f177d0, L_0x102f1e060, L_0x102f1e800, C4<>;
L_0x102f1f310 .functor MUXZ 15, L_0x102f1e3d0, L_0x102f1e2b0, L_0x102f1e800, C4<>;
L_0x102f1f0a0 .functor MUXZ 15, L_0x102f1e2b0, L_0x102f1e3d0, L_0x102f1e800, C4<>;
L_0x102f200b0 .concat [ 2 5 0 0], L_0x102f1f000, L_0x102f1f770;
L_0x102f1f3b0 .concat [ 2 5 0 0], L_0x102f1ede0, L_0x102f1fc10;
L_0x102f202e0 .part L_0x102f1ffb0, 4, 3;
L_0x102f20190 .reduce/or L_0x102f202e0;
L_0x102f20520 .part L_0x102f1ffb0, 0, 4;
L_0x102f20400 .functor MUXZ 4, L_0x102f20520, L_0x138044bb8, L_0x102f20190, C4<>;
L_0x102f22060 .part L_0x102f21e80, 15, 2;
L_0x102f205c0 .part L_0x102f21e80, 16, 1;
L_0x102f22240 .part L_0x102f21e80, 15, 1;
L_0x102f22170 .part L_0x102f21e80, 0, 15;
L_0x102f22430 .concat [ 15 1 0 0], L_0x102f22170, L_0x102f22100;
L_0x102f285a0 .part L_0x102f21e80, 1, 16;
L_0x102f28640 .part L_0x102f284f0, 15, 1;
L_0x102f224d0 .part L_0x102f284f0, 0, 15;
L_0x102f28850 .concat [ 1 15 0 0], L_0x138045158, L_0x102f224d0;
L_0x102f286e0 .functor MUXZ 16, L_0x102f28850, L_0x102f284f0, L_0x102f28640, C4<>;
L_0x102f28e30 .concat [ 2 5 0 0], L_0x102f1f000, L_0x102f1f770;
L_0x102f288f0 .concat [ 4 3 0 0], L_0x102f271c0, L_0x138045230;
L_0x102f292a0 .part L_0x102f22060, 1, 1;
L_0x102f2a0d0 .part L_0x102f29120, 0, 7;
L_0x102f2b270 .concat [ 16 35 0 0], L_0x138045470, L_0x102f0f440;
L_0x102f29380 .part L_0x102f2b1c0, 20, 1;
L_0x102f29420 .part L_0x102f2b1c0, 19, 1;
L_0x102f2b390 .part L_0x102f2b1c0, 18, 1;
L_0x102f2b430 .part L_0x102f2b1c0, 0, 18;
L_0x102f2b790 .reduce/or L_0x102f2b430;
L_0x102f2bb60 .concat [ 1 15 0 0], L_0x102f2bc90, L_0x1380454b8;
L_0x102f2c250 .part L_0x102f2b1c0, 19, 16;
L_0x102f2c330 .concat [ 4 28 0 0], L_0x102f29ff0, L_0x138045590;
L_0x102f2bef0 .cmp/gt 32, L_0x1380455d8, L_0x102f2c330;
L_0x102f2bf90 .part L_0x102f2c150, 0, 16;
L_0x102f2c6d0 .part L_0x102f2b1c0, 19, 16;
L_0x102f2c870 .functor MUXZ 16, L_0x102f2c6d0, L_0x102f2bf90, L_0x102f2bef0, C4<>;
L_0x102f2c4d0 .arith/sub 16, L_0x138045620, L_0x102f2c870;
L_0x102f2c5f0 .functor MUXZ 16, L_0x102f2c870, L_0x102f2c4d0, L_0x102f1e750, C4<>;
L_0x102f2cbe0 .part L_0x102f286e0, 15, 1;
L_0x102f2ce80 .concat [ 15 1 0 0], L_0x138045668, L_0x102f10a60;
L_0x102f2c910 .part L_0x102f2c5f0, 1, 15;
L_0x102f2c9b0 .concat [ 15 1 0 0], L_0x102f2c910, L_0x102f1e750;
L_0x102f2d220 .functor MUXZ 16, L_0x102f2c9b0, L_0x102f2ce80, L_0x102f2cdf0, C4<>;
S_0x10ae3a170 .scope module, "dsl1" "DSR_left_N_S" 4 108, 4 285 0, S_0x10ae39c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x10ae39f60 .param/l "N" 0 4 286, +C4<00000000000000000000000000010000>;
P_0x10ae39fa0 .param/l "S" 0 4 287, C4<00000000000000000000000000000100>;
L_0x102f284f0 .functor BUFZ 16, L_0x102f27ec0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x138045110 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10ae3b450_0 .net *"_ivl_10", 0 0, L_0x138045110;  1 drivers
v0x10ae3b510_0 .net *"_ivl_5", 0 0, L_0x102f27fe0;  1 drivers
v0x10ae3b5c0_0 .net *"_ivl_6", 15 0, L_0x102f28270;  1 drivers
v0x10ae3b680_0 .net *"_ivl_8", 14 0, L_0x102f28180;  1 drivers
v0x10ae3b730_0 .net "a", 15 0, L_0x102f285a0;  1 drivers
v0x10ae3b820_0 .net "b", 3 0, L_0x102f271c0;  alias, 1 drivers
v0x10ae3b8d0_0 .net "c", 15 0, L_0x102f284f0;  alias, 1 drivers
v0x10ae3b980 .array "tmp", 0 3;
v0x10ae3b980_0 .net v0x10ae3b980 0, 15 0, L_0x102f28350; 1 drivers
v0x10ae3b980_1 .net v0x10ae3b980 1, 15 0, L_0x102f27660; 1 drivers
v0x10ae3b980_2 .net v0x10ae3b980 2, 15 0, L_0x102f27aa0; 1 drivers
v0x10ae3b980_3 .net v0x10ae3b980 3, 15 0, L_0x102f27ec0; 1 drivers
L_0x102f27380 .part L_0x102f271c0, 1, 1;
L_0x102f277c0 .part L_0x102f271c0, 2, 1;
L_0x102f27bc0 .part L_0x102f271c0, 3, 1;
L_0x102f27fe0 .part L_0x102f271c0, 0, 1;
L_0x102f28180 .part L_0x102f285a0, 0, 15;
L_0x102f28270 .concat [ 1 15 0 0], L_0x138045110, L_0x102f28180;
L_0x102f28350 .functor MUXZ 16, L_0x102f285a0, L_0x102f28270, L_0x102f27fe0, C4<>;
S_0x10ae3a4f0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x10ae3a170;
 .timescale -9 -12;
P_0x10ae3a6d0 .param/l "i" 1 4 296, +C4<01>;
v0x10ae3a770_0 .net *"_ivl_1", 0 0, L_0x102f27380;  1 drivers
v0x10ae3a800_0 .net *"_ivl_3", 15 0, L_0x102f27500;  1 drivers
v0x10ae3a890_0 .net *"_ivl_5", 13 0, L_0x102f27420;  1 drivers
L_0x138045038 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x10ae3a920_0 .net *"_ivl_7", 1 0, L_0x138045038;  1 drivers
L_0x102f27420 .part L_0x102f28350, 0, 14;
L_0x102f27500 .concat [ 2 14 0 0], L_0x138045038, L_0x102f27420;
L_0x102f27660 .functor MUXZ 16, L_0x102f28350, L_0x102f27500, L_0x102f27380, C4<>;
S_0x10ae3a9c0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x10ae3a170;
 .timescale -9 -12;
P_0x10ae3aba0 .param/l "i" 1 4 296, +C4<010>;
v0x10ae3ac30_0 .net *"_ivl_1", 0 0, L_0x102f277c0;  1 drivers
v0x10ae3ace0_0 .net *"_ivl_3", 15 0, L_0x102f27940;  1 drivers
v0x10ae3ad90_0 .net *"_ivl_5", 11 0, L_0x102f27860;  1 drivers
L_0x138045080 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x10ae3ae50_0 .net *"_ivl_7", 3 0, L_0x138045080;  1 drivers
L_0x102f27860 .part L_0x102f27660, 0, 12;
L_0x102f27940 .concat [ 4 12 0 0], L_0x138045080, L_0x102f27860;
L_0x102f27aa0 .functor MUXZ 16, L_0x102f27660, L_0x102f27940, L_0x102f277c0, C4<>;
S_0x10ae3af00 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x10ae3a170;
 .timescale -9 -12;
P_0x10ae3b0f0 .param/l "i" 1 4 296, +C4<011>;
v0x10ae3b180_0 .net *"_ivl_1", 0 0, L_0x102f27bc0;  1 drivers
v0x10ae3b230_0 .net *"_ivl_3", 15 0, L_0x102f27d60;  1 drivers
v0x10ae3b2e0_0 .net *"_ivl_5", 7 0, L_0x102f27c60;  1 drivers
L_0x1380450c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x10ae3b3a0_0 .net *"_ivl_7", 7 0, L_0x1380450c8;  1 drivers
L_0x102f27c60 .part L_0x102f27aa0, 0, 8;
L_0x102f27d60 .concat [ 8 8 0 0], L_0x1380450c8, L_0x102f27c60;
L_0x102f27ec0 .functor MUXZ 16, L_0x102f27aa0, L_0x102f27d60, L_0x102f27bc0, C4<>;
S_0x10ae3bab0 .scope module, "dsr1" "DSR_right_N_S" 4 86, 4 306 0, S_0x10ae39c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x10ae3bc80 .param/l "N" 0 4 307, +C4<00000000000000000000000000010000>;
P_0x10ae3bcc0 .param/l "S" 0 4 308, C4<00000000000000000000000000000100>;
L_0x102f21790 .functor BUFZ 16, L_0x102f21270, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x138044cd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10ae3cde0_0 .net *"_ivl_10", 0 0, L_0x138044cd8;  1 drivers
v0x10ae3cea0_0 .net *"_ivl_5", 0 0, L_0x102f21390;  1 drivers
v0x10ae3cf50_0 .net *"_ivl_6", 15 0, L_0x102f214d0;  1 drivers
v0x10ae3d010_0 .net *"_ivl_8", 14 0, L_0x102f21430;  1 drivers
v0x10ae3d0c0_0 .net "a", 15 0, L_0x102f0efc0;  alias, 1 drivers
v0x10ae3d1b0_0 .net "b", 3 0, L_0x102f206f0;  alias, 1 drivers
v0x10ae3d260_0 .net "c", 15 0, L_0x102f21790;  alias, 1 drivers
v0x10ae3d310 .array "tmp", 0 3;
v0x10ae3d310_0 .net v0x10ae3d310 0, 15 0, L_0x102f215f0; 1 drivers
v0x10ae3d310_1 .net v0x10ae3d310 1, 15 0, L_0x102f20a70; 1 drivers
v0x10ae3d310_2 .net v0x10ae3d310 2, 15 0, L_0x102f20eb0; 1 drivers
v0x10ae3d310_3 .net v0x10ae3d310 3, 15 0, L_0x102f21270; 1 drivers
L_0x102f20850 .part L_0x102f206f0, 1, 1;
L_0x102f20bd0 .part L_0x102f206f0, 2, 1;
L_0x102f20fd0 .part L_0x102f206f0, 3, 1;
L_0x102f21390 .part L_0x102f206f0, 0, 1;
L_0x102f21430 .part L_0x102f0efc0, 1, 15;
L_0x102f214d0 .concat [ 15 1 0 0], L_0x102f21430, L_0x138044cd8;
L_0x102f215f0 .functor MUXZ 16, L_0x102f0efc0, L_0x102f214d0, L_0x102f21390, C4<>;
S_0x10ae3be90 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x10ae3bab0;
 .timescale -9 -12;
P_0x10ae3c060 .param/l "i" 1 4 317, +C4<01>;
v0x10ae3c100_0 .net *"_ivl_1", 0 0, L_0x102f20850;  1 drivers
v0x10ae3c190_0 .net *"_ivl_3", 15 0, L_0x102f20990;  1 drivers
v0x10ae3c220_0 .net *"_ivl_5", 13 0, L_0x102f208f0;  1 drivers
L_0x138044c00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x10ae3c2b0_0 .net *"_ivl_7", 1 0, L_0x138044c00;  1 drivers
L_0x102f208f0 .part L_0x102f215f0, 2, 14;
L_0x102f20990 .concat [ 14 2 0 0], L_0x102f208f0, L_0x138044c00;
L_0x102f20a70 .functor MUXZ 16, L_0x102f215f0, L_0x102f20990, L_0x102f20850, C4<>;
S_0x10ae3c350 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x10ae3bab0;
 .timescale -9 -12;
P_0x10ae3c530 .param/l "i" 1 4 317, +C4<010>;
v0x10ae3c5c0_0 .net *"_ivl_1", 0 0, L_0x102f20bd0;  1 drivers
v0x10ae3c670_0 .net *"_ivl_3", 15 0, L_0x102f20d90;  1 drivers
v0x10ae3c720_0 .net *"_ivl_5", 11 0, L_0x102f20cf0;  1 drivers
L_0x138044c48 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x10ae3c7e0_0 .net *"_ivl_7", 3 0, L_0x138044c48;  1 drivers
L_0x102f20cf0 .part L_0x102f20a70, 4, 12;
L_0x102f20d90 .concat [ 12 4 0 0], L_0x102f20cf0, L_0x138044c48;
L_0x102f20eb0 .functor MUXZ 16, L_0x102f20a70, L_0x102f20d90, L_0x102f20bd0, C4<>;
S_0x10ae3c890 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x10ae3bab0;
 .timescale -9 -12;
P_0x10ae3ca80 .param/l "i" 1 4 317, +C4<011>;
v0x10ae3cb10_0 .net *"_ivl_1", 0 0, L_0x102f20fd0;  1 drivers
v0x10ae3cbc0_0 .net *"_ivl_3", 15 0, L_0x102f21150;  1 drivers
v0x10ae3cc70_0 .net *"_ivl_5", 7 0, L_0x102f21070;  1 drivers
L_0x138044c90 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x10ae3cd30_0 .net *"_ivl_7", 7 0, L_0x138044c90;  1 drivers
L_0x102f21070 .part L_0x102f20eb0, 8, 8;
L_0x102f21150 .concat [ 8 8 0 0], L_0x102f21070, L_0x138044c90;
L_0x102f21270 .functor MUXZ 16, L_0x102f20eb0, L_0x102f21150, L_0x102f20fd0, C4<>;
S_0x10ae3d440 .scope module, "dsr2" "DSR_right_N_S" 4 134, 4 306 0, S_0x10ae39c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 51 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 51 "c";
P_0x10ae3d600 .param/l "N" 0 4 307, +C4<00000000000000000000000000000000000000000000000000000000000110011>;
P_0x10ae3d640 .param/l "S" 0 4 308, C4<00000000000000000000000000000100>;
L_0x102f2b1c0 .functor BUFZ 51, L_0x102f2ac10, C4<000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000>;
L_0x138045428 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10ae3e7b0_0 .net *"_ivl_10", 0 0, L_0x138045428;  1 drivers
v0x10ae3e870_0 .net *"_ivl_5", 0 0, L_0x102f2ad30;  1 drivers
v0x10ae3e920_0 .net *"_ivl_6", 50 0, L_0x102f2aec0;  1 drivers
v0x10ae3e9e0_0 .net *"_ivl_8", 49 0, L_0x102f2add0;  1 drivers
v0x10ae3ea90_0 .net "a", 50 0, L_0x102f2b270;  1 drivers
v0x10ae3eb80_0 .net "b", 3 0, L_0x102f29ff0;  alias, 1 drivers
v0x10ae3ec30_0 .net "c", 50 0, L_0x102f2b1c0;  alias, 1 drivers
v0x10ae3ece0 .array "tmp", 0 3;
v0x10ae3ece0_0 .net v0x10ae3ece0 0, 50 0, L_0x102f2b020; 1 drivers
v0x10ae3ece0_1 .net v0x10ae3ece0 1, 50 0, L_0x102f2a410; 1 drivers
v0x10ae3ece0_2 .net v0x10ae3ece0 2, 50 0, L_0x102f2a810; 1 drivers
v0x10ae3ece0_3 .net v0x10ae3ece0 3, 50 0, L_0x102f2ac10; 1 drivers
L_0x102f2a170 .part L_0x102f29ff0, 1, 1;
L_0x102f2a570 .part L_0x102f29ff0, 2, 1;
L_0x102f2a930 .part L_0x102f29ff0, 3, 1;
L_0x102f2ad30 .part L_0x102f29ff0, 0, 1;
L_0x102f2add0 .part L_0x102f2b270, 1, 50;
L_0x102f2aec0 .concat [ 50 1 0 0], L_0x102f2add0, L_0x138045428;
L_0x102f2b020 .functor MUXZ 51, L_0x102f2b270, L_0x102f2aec0, L_0x102f2ad30, C4<>;
S_0x10ae3d870 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x10ae3d440;
 .timescale -9 -12;
P_0x10ae3da30 .param/l "i" 1 4 317, +C4<01>;
v0x10ae3dad0_0 .net *"_ivl_1", 0 0, L_0x102f2a170;  1 drivers
v0x10ae3db60_0 .net *"_ivl_3", 50 0, L_0x102f2a330;  1 drivers
v0x10ae3dbf0_0 .net *"_ivl_5", 48 0, L_0x102f2a290;  1 drivers
L_0x138045350 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x10ae3dc80_0 .net *"_ivl_7", 1 0, L_0x138045350;  1 drivers
L_0x102f2a290 .part L_0x102f2b020, 2, 49;
L_0x102f2a330 .concat [ 49 2 0 0], L_0x102f2a290, L_0x138045350;
L_0x102f2a410 .functor MUXZ 51, L_0x102f2b020, L_0x102f2a330, L_0x102f2a170, C4<>;
S_0x10ae3dd20 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x10ae3d440;
 .timescale -9 -12;
P_0x10ae3df00 .param/l "i" 1 4 317, +C4<010>;
v0x10ae3df90_0 .net *"_ivl_1", 0 0, L_0x102f2a570;  1 drivers
v0x10ae3e040_0 .net *"_ivl_3", 50 0, L_0x102f2a6f0;  1 drivers
v0x10ae3e0f0_0 .net *"_ivl_5", 46 0, L_0x102f2a610;  1 drivers
L_0x138045398 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x10ae3e1b0_0 .net *"_ivl_7", 3 0, L_0x138045398;  1 drivers
L_0x102f2a610 .part L_0x102f2a410, 4, 47;
L_0x102f2a6f0 .concat [ 47 4 0 0], L_0x102f2a610, L_0x138045398;
L_0x102f2a810 .functor MUXZ 51, L_0x102f2a410, L_0x102f2a6f0, L_0x102f2a570, C4<>;
S_0x10ae3e260 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x10ae3d440;
 .timescale -9 -12;
P_0x10ae3e450 .param/l "i" 1 4 317, +C4<011>;
v0x10ae3e4e0_0 .net *"_ivl_1", 0 0, L_0x102f2a930;  1 drivers
v0x10ae3e590_0 .net *"_ivl_3", 50 0, L_0x102f2aab0;  1 drivers
v0x10ae3e640_0 .net *"_ivl_5", 42 0, L_0x102f2a9d0;  1 drivers
L_0x1380453e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x10ae3e700_0 .net *"_ivl_7", 7 0, L_0x1380453e0;  1 drivers
L_0x102f2a9d0 .part L_0x102f2a810, 8, 43;
L_0x102f2aab0 .concat [ 43 8 0 0], L_0x102f2a9d0, L_0x1380453e0;
L_0x102f2ac10 .functor MUXZ 51, L_0x102f2a810, L_0x102f2aab0, L_0x102f2a930, C4<>;
S_0x10ae3ee10 .scope generate, "genblk1" "genblk1" 4 78, 4 78 0, S_0x10ae39c60;
 .timescale -9 -12;
L_0x138043fa0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10ae3efd0_0 .net/2u *"_ivl_0", 0 0, L_0x138043fa0;  1 drivers
L_0x102f0efc0 .concat [ 1 15 0 0], L_0x138043fa0, L_0x102f1f0a0;
S_0x10ae3f090 .scope generate, "genblk2" "genblk2" 4 91, 4 91 0, S_0x10ae39c60;
 .timescale -9 -12;
L_0x138043fe8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10ae3f290_0 .net/2u *"_ivl_0", 0 0, L_0x138043fe8;  1 drivers
L_0x102f0f060 .concat [ 1 15 0 0], L_0x138043fe8, L_0x102f1f310;
S_0x10ae3f330 .scope generate, "genblk3" "genblk3" 4 124, 4 124 0, S_0x10ae39c60;
 .timescale -9 -12;
L_0x102f0f260 .functor NOT 1, L_0x102f0f180, C4<0>, C4<0>, C4<0>;
v0x10ae3f4f0_0 .net *"_ivl_0", 0 0, L_0x102f0f180;  1 drivers
v0x10ae3f5b0_0 .net *"_ivl_1", 0 0, L_0x102f0f260;  1 drivers
v0x10ae3f650_0 .net *"_ivl_3", 15 0, L_0x102f0f310;  1 drivers
v0x10ae3f700_0 .net *"_ivl_5", 0 0, L_0x102f0f500;  1 drivers
v0x10ae3f7b0_0 .net *"_ivl_6", 14 0, L_0x102f0f800;  1 drivers
L_0x138044030 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10ae3f8a0_0 .net/2u *"_ivl_7", 0 0, L_0x138044030;  1 drivers
LS_0x102f0f310_0_0 .concat [ 1 1 1 1], L_0x102f0f260, L_0x102f0f260, L_0x102f0f260, L_0x102f0f260;
LS_0x102f0f310_0_4 .concat [ 1 1 1 1], L_0x102f0f260, L_0x102f0f260, L_0x102f0f260, L_0x102f0f260;
LS_0x102f0f310_0_8 .concat [ 1 1 1 1], L_0x102f0f260, L_0x102f0f260, L_0x102f0f260, L_0x102f0f260;
LS_0x102f0f310_0_12 .concat [ 1 1 1 1], L_0x102f0f260, L_0x102f0f260, L_0x102f0f260, L_0x102f0f260;
L_0x102f0f310 .concat [ 4 4 4 4], LS_0x102f0f310_0_0, LS_0x102f0f310_0_4, LS_0x102f0f310_0_8, LS_0x102f0f310_0_12;
LS_0x102f0f440_0_0 .concat [ 1 15 2 1], L_0x138044030, L_0x102f0f800, L_0x102f28f50, L_0x102f0f500;
LS_0x102f0f440_0_4 .concat [ 16 0 0 0], L_0x102f0f310;
L_0x102f0f440 .concat [ 19 16 0 0], LS_0x102f0f440_0_0, LS_0x102f0f440_0_4;
S_0x10ae3f950 .scope module, "l2" "LOD_N" 4 104, 4 327 0, S_0x10ae39c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
P_0x10ae3fb10 .param/l "N" 0 4 338, +C4<00000000000000000000000000010000>;
P_0x10ae3fb50 .param/l "S" 0 4 339, C4<00000000000000000000000000000100>;
v0x10ae4d3f0_0 .net "in", 15 0, L_0x102f22430;  alias, 1 drivers
v0x10ae4d4c0_0 .net "out", 3 0, L_0x102f271c0;  alias, 1 drivers
v0x10ae4d590_0 .net "vld", 0 0, L_0x102f26eb0;  1 drivers
S_0x10ae3fcf0 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x10ae3f950;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae3fbd0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x10ae3fc10 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x10ae4ce70_0 .net "in", 15 0, L_0x102f22430;  alias, 1 drivers
v0x10ae4cf30_0 .net "out", 3 0, L_0x102f271c0;  alias, 1 drivers
v0x10ae4cff0_0 .net "vld", 0 0, L_0x102f26eb0;  alias, 1 drivers
L_0x102f24880 .part L_0x102f22430, 0, 8;
L_0x102f26e10 .part L_0x102f22430, 8, 8;
S_0x10ae40070 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x10ae3fcf0;
 .timescale -9 -12;
L_0x102f26eb0 .functor OR 1, L_0x102f24410, L_0x102f269a0, C4<0>, C4<0>;
L_0x138044ff0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10ae4c670_0 .net/2u *"_ivl_4", 0 0, L_0x138044ff0;  1 drivers
v0x10ae4c730_0 .net *"_ivl_6", 3 0, L_0x102f26f60;  1 drivers
v0x10ae4c7d0_0 .net *"_ivl_8", 3 0, L_0x102f27080;  1 drivers
v0x10ae4c880_0 .net "out_h", 2 0, L_0x102f26c90;  1 drivers
v0x10ae4c940_0 .net "out_l", 2 0, L_0x102f24700;  1 drivers
v0x10ae4ca10_0 .net "out_vh", 0 0, L_0x102f269a0;  1 drivers
v0x10ae4cac0_0 .net "out_vl", 0 0, L_0x102f24410;  1 drivers
L_0x102f26f60 .concat [ 3 1 0 0], L_0x102f26c90, L_0x138044ff0;
L_0x102f27080 .concat [ 3 1 0 0], L_0x102f24700, L_0x102f24410;
L_0x102f271c0 .functor MUXZ 4, L_0x102f27080, L_0x102f26f60, L_0x102f269a0, C4<>;
S_0x10ae40240 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x10ae40070;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae3ff00 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x10ae3ff40 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x10ae46280_0 .net "in", 7 0, L_0x102f26e10;  1 drivers
v0x10ae46340_0 .net "out", 2 0, L_0x102f26c90;  alias, 1 drivers
v0x10ae463f0_0 .net "vld", 0 0, L_0x102f269a0;  alias, 1 drivers
L_0x102f258b0 .part L_0x102f26e10, 0, 4;
L_0x102f268c0 .part L_0x102f26e10, 4, 4;
S_0x10ae405c0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x10ae40240;
 .timescale -9 -12;
L_0x102f269a0 .functor OR 1, L_0x102f25440, L_0x102f26450, C4<0>, C4<0>;
L_0x138044fa8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10ae45a80_0 .net/2u *"_ivl_4", 0 0, L_0x138044fa8;  1 drivers
v0x10ae45b40_0 .net *"_ivl_6", 2 0, L_0x102f26a50;  1 drivers
v0x10ae45be0_0 .net *"_ivl_8", 2 0, L_0x102f26b50;  1 drivers
v0x10ae45c90_0 .net "out_h", 1 0, L_0x102f26740;  1 drivers
v0x10ae45d50_0 .net "out_l", 1 0, L_0x102f25730;  1 drivers
v0x10ae45e20_0 .net "out_vh", 0 0, L_0x102f26450;  1 drivers
v0x10ae45ed0_0 .net "out_vl", 0 0, L_0x102f25440;  1 drivers
L_0x102f26a50 .concat [ 2 1 0 0], L_0x102f26740, L_0x138044fa8;
L_0x102f26b50 .concat [ 2 1 0 0], L_0x102f25730, L_0x102f25440;
L_0x102f26c90 .functor MUXZ 3, L_0x102f26b50, L_0x102f26a50, L_0x102f26450, C4<>;
S_0x10ae40790 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x10ae405c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae40450 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x10ae40490 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x10ae42e70_0 .net "in", 3 0, L_0x102f268c0;  1 drivers
v0x10ae42f30_0 .net "out", 1 0, L_0x102f26740;  alias, 1 drivers
v0x10ae42fe0_0 .net "vld", 0 0, L_0x102f26450;  alias, 1 drivers
L_0x102f25dd0 .part L_0x102f268c0, 0, 2;
L_0x102f26330 .part L_0x102f268c0, 2, 2;
S_0x10ae40b10 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x10ae40790;
 .timescale -9 -12;
L_0x102f26450 .functor OR 1, L_0x102f25950, L_0x102f25ef0, C4<0>, C4<0>;
L_0x138044f60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10ae42670_0 .net/2u *"_ivl_4", 0 0, L_0x138044f60;  1 drivers
v0x10ae42730_0 .net *"_ivl_6", 1 0, L_0x102f26500;  1 drivers
v0x10ae427d0_0 .net *"_ivl_8", 1 0, L_0x102f26600;  1 drivers
v0x10ae42880_0 .net "out_h", 0 0, L_0x102f261e0;  1 drivers
v0x10ae42940_0 .net "out_l", 0 0, L_0x102f25c80;  1 drivers
v0x10ae42a10_0 .net "out_vh", 0 0, L_0x102f25ef0;  1 drivers
v0x10ae42ac0_0 .net "out_vl", 0 0, L_0x102f25950;  1 drivers
L_0x102f26500 .concat [ 1 1 0 0], L_0x102f261e0, L_0x138044f60;
L_0x102f26600 .concat [ 1 1 0 0], L_0x102f25c80, L_0x102f25950;
L_0x102f26740 .functor MUXZ 2, L_0x102f26600, L_0x102f26500, L_0x102f25ef0, C4<>;
S_0x10ae40ce0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x10ae40b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae409a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x10ae409e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x10ae41710_0 .net "in", 1 0, L_0x102f26330;  1 drivers
v0x10ae417d0_0 .net "out", 0 0, L_0x102f261e0;  alias, 1 drivers
v0x10ae41880_0 .net "vld", 0 0, L_0x102f25ef0;  alias, 1 drivers
L_0x102f25f90 .part L_0x102f26330, 1, 1;
L_0x102f26140 .part L_0x102f26330, 0, 1;
S_0x10ae41060 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x10ae40ce0;
 .timescale -9 -12;
L_0x102f26090 .functor NOT 1, L_0x102f25f90, C4<0>, C4<0>, C4<0>;
L_0x102f261e0 .functor AND 1, L_0x102f26090, L_0x102f26140, C4<1>, C4<1>;
v0x10ae41230_0 .net *"_ivl_2", 0 0, L_0x102f25f90;  1 drivers
v0x10ae412f0_0 .net *"_ivl_3", 0 0, L_0x102f26090;  1 drivers
v0x10ae41390_0 .net *"_ivl_5", 0 0, L_0x102f26140;  1 drivers
L_0x102f25ef0 .reduce/or L_0x102f26330;
S_0x10ae41420 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae40ce0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae41420
v0x10ae41670_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x10ae41670_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae41670_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_204.438 ;
    %load/vec4 v0x10ae41670_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_204.439, 5;
    %load/vec4 v0x10ae41670_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae41670_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_204.438;
T_204.439 ;
    %end;
S_0x10ae41980 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x10ae40b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae41b50 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x10ae41b90 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x10ae42400_0 .net "in", 1 0, L_0x102f25dd0;  1 drivers
v0x10ae424c0_0 .net "out", 0 0, L_0x102f25c80;  alias, 1 drivers
v0x10ae42570_0 .net "vld", 0 0, L_0x102f25950;  alias, 1 drivers
L_0x102f25a30 .part L_0x102f25dd0, 1, 1;
L_0x102f25be0 .part L_0x102f25dd0, 0, 1;
S_0x10ae41d60 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x10ae41980;
 .timescale -9 -12;
L_0x102f25b30 .functor NOT 1, L_0x102f25a30, C4<0>, C4<0>, C4<0>;
L_0x102f25c80 .functor AND 1, L_0x102f25b30, L_0x102f25be0, C4<1>, C4<1>;
v0x10ae41f20_0 .net *"_ivl_2", 0 0, L_0x102f25a30;  1 drivers
v0x10ae41fe0_0 .net *"_ivl_3", 0 0, L_0x102f25b30;  1 drivers
v0x10ae42080_0 .net *"_ivl_5", 0 0, L_0x102f25be0;  1 drivers
L_0x102f25950 .reduce/or L_0x102f25dd0;
S_0x10ae42110 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae41980;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae42110
v0x10ae42360_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x10ae42360_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae42360_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_205.440 ;
    %load/vec4 v0x10ae42360_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_205.441, 5;
    %load/vec4 v0x10ae42360_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae42360_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_205.440;
T_205.441 ;
    %end;
S_0x10ae42b70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae40790;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae42b70
v0x10ae42dc0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x10ae42dc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae42dc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_206.442 ;
    %load/vec4 v0x10ae42dc0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_206.443, 5;
    %load/vec4 v0x10ae42dc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae42dc0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_206.442;
T_206.443 ;
    %end;
S_0x10ae430e0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x10ae405c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae432b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x10ae432f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x10ae45810_0 .net "in", 3 0, L_0x102f258b0;  1 drivers
v0x10ae458d0_0 .net "out", 1 0, L_0x102f25730;  alias, 1 drivers
v0x10ae45980_0 .net "vld", 0 0, L_0x102f25440;  alias, 1 drivers
L_0x102f24dc0 .part L_0x102f258b0, 0, 2;
L_0x102f25320 .part L_0x102f258b0, 2, 2;
S_0x10ae434c0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x10ae430e0;
 .timescale -9 -12;
L_0x102f25440 .functor OR 1, L_0x102f249a0, L_0x102f24ee0, C4<0>, C4<0>;
L_0x138044f18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10ae45010_0 .net/2u *"_ivl_4", 0 0, L_0x138044f18;  1 drivers
v0x10ae450d0_0 .net *"_ivl_6", 1 0, L_0x102f254f0;  1 drivers
v0x10ae45170_0 .net *"_ivl_8", 1 0, L_0x102f255f0;  1 drivers
v0x10ae45220_0 .net "out_h", 0 0, L_0x102f251d0;  1 drivers
v0x10ae452e0_0 .net "out_l", 0 0, L_0x102f24c70;  1 drivers
v0x10ae453b0_0 .net "out_vh", 0 0, L_0x102f24ee0;  1 drivers
v0x10ae45460_0 .net "out_vl", 0 0, L_0x102f249a0;  1 drivers
L_0x102f254f0 .concat [ 1 1 0 0], L_0x102f251d0, L_0x138044f18;
L_0x102f255f0 .concat [ 1 1 0 0], L_0x102f24c70, L_0x102f249a0;
L_0x102f25730 .functor MUXZ 2, L_0x102f255f0, L_0x102f254f0, L_0x102f24ee0, C4<>;
S_0x10ae43680 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x10ae434c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae43370 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x10ae433b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x10ae440b0_0 .net "in", 1 0, L_0x102f25320;  1 drivers
v0x10ae44170_0 .net "out", 0 0, L_0x102f251d0;  alias, 1 drivers
v0x10ae44220_0 .net "vld", 0 0, L_0x102f24ee0;  alias, 1 drivers
L_0x102f24f80 .part L_0x102f25320, 1, 1;
L_0x102f25130 .part L_0x102f25320, 0, 1;
S_0x10ae43a00 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x10ae43680;
 .timescale -9 -12;
L_0x102f25080 .functor NOT 1, L_0x102f24f80, C4<0>, C4<0>, C4<0>;
L_0x102f251d0 .functor AND 1, L_0x102f25080, L_0x102f25130, C4<1>, C4<1>;
v0x10ae43bd0_0 .net *"_ivl_2", 0 0, L_0x102f24f80;  1 drivers
v0x10ae43c90_0 .net *"_ivl_3", 0 0, L_0x102f25080;  1 drivers
v0x10ae43d30_0 .net *"_ivl_5", 0 0, L_0x102f25130;  1 drivers
L_0x102f24ee0 .reduce/or L_0x102f25320;
S_0x10ae43dc0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae43680;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae43dc0
v0x10ae44010_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x10ae44010_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae44010_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_207.444 ;
    %load/vec4 v0x10ae44010_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_207.445, 5;
    %load/vec4 v0x10ae44010_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae44010_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_207.444;
T_207.445 ;
    %end;
S_0x10ae44320 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x10ae434c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae444f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x10ae44530 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x10ae44da0_0 .net "in", 1 0, L_0x102f24dc0;  1 drivers
v0x10ae44e60_0 .net "out", 0 0, L_0x102f24c70;  alias, 1 drivers
v0x10ae44f10_0 .net "vld", 0 0, L_0x102f249a0;  alias, 1 drivers
L_0x102f24a40 .part L_0x102f24dc0, 1, 1;
L_0x102f24bd0 .part L_0x102f24dc0, 0, 1;
S_0x10ae44700 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x10ae44320;
 .timescale -9 -12;
L_0x102f24b20 .functor NOT 1, L_0x102f24a40, C4<0>, C4<0>, C4<0>;
L_0x102f24c70 .functor AND 1, L_0x102f24b20, L_0x102f24bd0, C4<1>, C4<1>;
v0x10ae448c0_0 .net *"_ivl_2", 0 0, L_0x102f24a40;  1 drivers
v0x10ae44980_0 .net *"_ivl_3", 0 0, L_0x102f24b20;  1 drivers
v0x10ae44a20_0 .net *"_ivl_5", 0 0, L_0x102f24bd0;  1 drivers
L_0x102f249a0 .reduce/or L_0x102f24dc0;
S_0x10ae44ab0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae44320;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae44ab0
v0x10ae44d00_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x10ae44d00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae44d00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_208.446 ;
    %load/vec4 v0x10ae44d00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_208.447, 5;
    %load/vec4 v0x10ae44d00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae44d00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_208.446;
T_208.447 ;
    %end;
S_0x10ae45510 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae430e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae45510
v0x10ae45760_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x10ae45760_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae45760_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_209.448 ;
    %load/vec4 v0x10ae45760_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_209.449, 5;
    %load/vec4 v0x10ae45760_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae45760_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_209.448;
T_209.449 ;
    %end;
S_0x10ae45f80 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae40240;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae45f80
v0x10ae461d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.log2 ;
    %load/vec4 v0x10ae461d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae461d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_210.450 ;
    %load/vec4 v0x10ae461d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_210.451, 5;
    %load/vec4 v0x10ae461d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae461d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_210.450;
T_210.451 ;
    %end;
S_0x10ae464f0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x10ae40070;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae466c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x10ae46700 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x12ba25240_0 .net "in", 7 0, L_0x102f24880;  1 drivers
v0x10ae4c4d0_0 .net "out", 2 0, L_0x102f24700;  alias, 1 drivers
v0x10ae4c570_0 .net "vld", 0 0, L_0x102f24410;  alias, 1 drivers
L_0x102f233a0 .part L_0x102f24880, 0, 4;
L_0x102f24330 .part L_0x102f24880, 4, 4;
S_0x10ae468d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x10ae464f0;
 .timescale -9 -12;
L_0x102f24410 .functor OR 1, L_0x102f22f90, L_0x102f23ec0, C4<0>, C4<0>;
L_0x138044ed0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10ae4bd80_0 .net/2u *"_ivl_4", 0 0, L_0x138044ed0;  1 drivers
v0x10ae4be40_0 .net *"_ivl_6", 2 0, L_0x102f244c0;  1 drivers
v0x10ae4bee0_0 .net *"_ivl_8", 2 0, L_0x102f245c0;  1 drivers
v0x10ae4bf90_0 .net "out_h", 1 0, L_0x102f241b0;  1 drivers
v0x10ae4c050_0 .net "out_l", 1 0, L_0x102f23240;  1 drivers
v0x10ae4c120_0 .net "out_vh", 0 0, L_0x102f23ec0;  1 drivers
v0x10ae4c1d0_0 .net "out_vl", 0 0, L_0x102f22f90;  1 drivers
L_0x102f244c0 .concat [ 2 1 0 0], L_0x102f241b0, L_0x138044ed0;
L_0x102f245c0 .concat [ 2 1 0 0], L_0x102f23240, L_0x102f22f90;
L_0x102f24700 .functor MUXZ 3, L_0x102f245c0, L_0x102f244c0, L_0x102f23ec0, C4<>;
S_0x10ae46a90 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x10ae468d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae46780 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x10ae467c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x10ae49170_0 .net "in", 3 0, L_0x102f24330;  1 drivers
v0x10ae49230_0 .net "out", 1 0, L_0x102f241b0;  alias, 1 drivers
v0x10ae492e0_0 .net "vld", 0 0, L_0x102f23ec0;  alias, 1 drivers
L_0x102f23880 .part L_0x102f24330, 0, 2;
L_0x102f23da0 .part L_0x102f24330, 2, 2;
S_0x10ae46e10 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x10ae46a90;
 .timescale -9 -12;
L_0x102f23ec0 .functor OR 1, L_0x102f23440, L_0x102f239a0, C4<0>, C4<0>;
L_0x138044e88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10ae48970_0 .net/2u *"_ivl_4", 0 0, L_0x138044e88;  1 drivers
v0x10ae48a30_0 .net *"_ivl_6", 1 0, L_0x102f23f70;  1 drivers
v0x10ae48ad0_0 .net *"_ivl_8", 1 0, L_0x102f24070;  1 drivers
v0x10ae48b80_0 .net "out_h", 0 0, L_0x102f23c70;  1 drivers
v0x10ae48c40_0 .net "out_l", 0 0, L_0x102f23750;  1 drivers
v0x10ae48d10_0 .net "out_vh", 0 0, L_0x102f239a0;  1 drivers
v0x10ae48dc0_0 .net "out_vl", 0 0, L_0x102f23440;  1 drivers
L_0x102f23f70 .concat [ 1 1 0 0], L_0x102f23c70, L_0x138044e88;
L_0x102f24070 .concat [ 1 1 0 0], L_0x102f23750, L_0x102f23440;
L_0x102f241b0 .functor MUXZ 2, L_0x102f24070, L_0x102f23f70, L_0x102f239a0, C4<>;
S_0x10ae46fe0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x10ae46e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae46ca0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x10ae46ce0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x10ae47a10_0 .net "in", 1 0, L_0x102f23da0;  1 drivers
v0x10ae47ad0_0 .net "out", 0 0, L_0x102f23c70;  alias, 1 drivers
v0x10ae47b80_0 .net "vld", 0 0, L_0x102f239a0;  alias, 1 drivers
L_0x102f23a40 .part L_0x102f23da0, 1, 1;
L_0x102f23bd0 .part L_0x102f23da0, 0, 1;
S_0x10ae47360 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x10ae46fe0;
 .timescale -9 -12;
L_0x102f23b20 .functor NOT 1, L_0x102f23a40, C4<0>, C4<0>, C4<0>;
L_0x102f23c70 .functor AND 1, L_0x102f23b20, L_0x102f23bd0, C4<1>, C4<1>;
v0x10ae47530_0 .net *"_ivl_2", 0 0, L_0x102f23a40;  1 drivers
v0x10ae475f0_0 .net *"_ivl_3", 0 0, L_0x102f23b20;  1 drivers
v0x10ae47690_0 .net *"_ivl_5", 0 0, L_0x102f23bd0;  1 drivers
L_0x102f239a0 .reduce/or L_0x102f23da0;
S_0x10ae47720 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae46fe0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae47720
v0x10ae47970_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x10ae47970_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae47970_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_211.452 ;
    %load/vec4 v0x10ae47970_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_211.453, 5;
    %load/vec4 v0x10ae47970_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae47970_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_211.452;
T_211.453 ;
    %end;
S_0x10ae47c80 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x10ae46e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae47e50 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x10ae47e90 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x10ae48700_0 .net "in", 1 0, L_0x102f23880;  1 drivers
v0x10ae487c0_0 .net "out", 0 0, L_0x102f23750;  alias, 1 drivers
v0x10ae48870_0 .net "vld", 0 0, L_0x102f23440;  alias, 1 drivers
L_0x102f23520 .part L_0x102f23880, 1, 1;
L_0x102f236b0 .part L_0x102f23880, 0, 1;
S_0x10ae48060 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x10ae47c80;
 .timescale -9 -12;
L_0x102f23600 .functor NOT 1, L_0x102f23520, C4<0>, C4<0>, C4<0>;
L_0x102f23750 .functor AND 1, L_0x102f23600, L_0x102f236b0, C4<1>, C4<1>;
v0x10ae48220_0 .net *"_ivl_2", 0 0, L_0x102f23520;  1 drivers
v0x10ae482e0_0 .net *"_ivl_3", 0 0, L_0x102f23600;  1 drivers
v0x10ae48380_0 .net *"_ivl_5", 0 0, L_0x102f236b0;  1 drivers
L_0x102f23440 .reduce/or L_0x102f23880;
S_0x10ae48410 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae47c80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae48410
v0x10ae48660_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x10ae48660_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae48660_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_212.454 ;
    %load/vec4 v0x10ae48660_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_212.455, 5;
    %load/vec4 v0x10ae48660_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae48660_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_212.454;
T_212.455 ;
    %end;
S_0x10ae48e70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae46a90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae48e70
v0x10ae490c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x10ae490c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae490c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_213.456 ;
    %load/vec4 v0x10ae490c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_213.457, 5;
    %load/vec4 v0x10ae490c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae490c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_213.456;
T_213.457 ;
    %end;
S_0x10ae493e0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x10ae468d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae495b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x10ae495f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x10ae4bb10_0 .net "in", 3 0, L_0x102f233a0;  1 drivers
v0x10ae4bbd0_0 .net "out", 1 0, L_0x102f23240;  alias, 1 drivers
v0x10ae4bc80_0 .net "vld", 0 0, L_0x102f22f90;  alias, 1 drivers
L_0x102f22950 .part L_0x102f233a0, 0, 2;
L_0x102f22e70 .part L_0x102f233a0, 2, 2;
S_0x10ae497c0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x10ae493e0;
 .timescale -9 -12;
L_0x102f22f90 .functor OR 1, L_0x102f222e0, L_0x102f22a70, C4<0>, C4<0>;
L_0x138044e40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10ae4b310_0 .net/2u *"_ivl_4", 0 0, L_0x138044e40;  1 drivers
v0x10ae4b3d0_0 .net *"_ivl_6", 1 0, L_0x102f23040;  1 drivers
v0x10ae4b470_0 .net *"_ivl_8", 1 0, L_0x102f23120;  1 drivers
v0x10ae4b520_0 .net "out_h", 0 0, L_0x102f22d40;  1 drivers
v0x10ae4b5e0_0 .net "out_l", 0 0, L_0x102f22820;  1 drivers
v0x10ae4b6b0_0 .net "out_vh", 0 0, L_0x102f22a70;  1 drivers
v0x10ae4b760_0 .net "out_vl", 0 0, L_0x102f222e0;  1 drivers
L_0x102f23040 .concat [ 1 1 0 0], L_0x102f22d40, L_0x138044e40;
L_0x102f23120 .concat [ 1 1 0 0], L_0x102f22820, L_0x102f222e0;
L_0x102f23240 .functor MUXZ 2, L_0x102f23120, L_0x102f23040, L_0x102f22a70, C4<>;
S_0x10ae49980 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x10ae497c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae49670 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x10ae496b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x10ae4a3b0_0 .net "in", 1 0, L_0x102f22e70;  1 drivers
v0x10ae4a470_0 .net "out", 0 0, L_0x102f22d40;  alias, 1 drivers
v0x10ae4a520_0 .net "vld", 0 0, L_0x102f22a70;  alias, 1 drivers
L_0x102f22b10 .part L_0x102f22e70, 1, 1;
L_0x102f22ca0 .part L_0x102f22e70, 0, 1;
S_0x10ae49d00 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x10ae49980;
 .timescale -9 -12;
L_0x102f22bf0 .functor NOT 1, L_0x102f22b10, C4<0>, C4<0>, C4<0>;
L_0x102f22d40 .functor AND 1, L_0x102f22bf0, L_0x102f22ca0, C4<1>, C4<1>;
v0x10ae49ed0_0 .net *"_ivl_2", 0 0, L_0x102f22b10;  1 drivers
v0x10ae49f90_0 .net *"_ivl_3", 0 0, L_0x102f22bf0;  1 drivers
v0x10ae4a030_0 .net *"_ivl_5", 0 0, L_0x102f22ca0;  1 drivers
L_0x102f22a70 .reduce/or L_0x102f22e70;
S_0x10ae4a0c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae49980;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae4a0c0
v0x10ae4a310_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x10ae4a310_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae4a310_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_214.458 ;
    %load/vec4 v0x10ae4a310_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_214.459, 5;
    %load/vec4 v0x10ae4a310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae4a310_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_214.458;
T_214.459 ;
    %end;
S_0x10ae4a620 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x10ae497c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x10ae4a7f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x10ae4a830 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x10ae4b0a0_0 .net "in", 1 0, L_0x102f22950;  1 drivers
v0x10ae4b160_0 .net "out", 0 0, L_0x102f22820;  alias, 1 drivers
v0x10ae4b210_0 .net "vld", 0 0, L_0x102f222e0;  alias, 1 drivers
L_0x102f22630 .part L_0x102f22950, 1, 1;
L_0x102f22780 .part L_0x102f22950, 0, 1;
S_0x10ae4aa00 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x10ae4a620;
 .timescale -9 -12;
L_0x102f226d0 .functor NOT 1, L_0x102f22630, C4<0>, C4<0>, C4<0>;
L_0x102f22820 .functor AND 1, L_0x102f226d0, L_0x102f22780, C4<1>, C4<1>;
v0x10ae4abc0_0 .net *"_ivl_2", 0 0, L_0x102f22630;  1 drivers
v0x10ae4ac80_0 .net *"_ivl_3", 0 0, L_0x102f226d0;  1 drivers
v0x10ae4ad20_0 .net *"_ivl_5", 0 0, L_0x102f22780;  1 drivers
L_0x102f222e0 .reduce/or L_0x102f22950;
S_0x10ae4adb0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae4a620;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae4adb0
v0x10ae4b000_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x10ae4b000_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae4b000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_215.460 ;
    %load/vec4 v0x10ae4b000_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_215.461, 5;
    %load/vec4 v0x10ae4b000_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae4b000_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_215.460;
T_215.461 ;
    %end;
S_0x10ae4b810 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae493e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae4b810
v0x10ae4ba60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x10ae4ba60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae4ba60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_216.462 ;
    %load/vec4 v0x10ae4ba60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_216.463, 5;
    %load/vec4 v0x10ae4ba60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae4ba60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_216.462;
T_216.463 ;
    %end;
S_0x10ae4c280 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae464f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae4c280
v0x12ba251b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.log2 ;
    %load/vec4 v0x12ba251b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba251b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_217.464 ;
    %load/vec4 v0x12ba251b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_217.465, 5;
    %load/vec4 v0x12ba251b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba251b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_217.464;
T_217.465 ;
    %end;
S_0x10ae4cb70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x10ae3fcf0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae4cb70
v0x10ae4cdc0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.log2 ;
    %load/vec4 v0x10ae4cdc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae4cdc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_218.466 ;
    %load/vec4 v0x10ae4cdc0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_218.467, 5;
    %load/vec4 v0x10ae4cdc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae4cdc0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_218.466;
T_218.467 ;
    %end;
S_0x10ae4d0e0 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x10ae3f950;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae4d0e0
v0x10ae4d340_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.log2 ;
    %load/vec4 v0x10ae4d340_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae4d340_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_219.468 ;
    %load/vec4 v0x10ae4d340_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_219.469, 5;
    %load/vec4 v0x10ae4d340_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae4d340_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_219.468;
T_219.469 ;
    %end;
S_0x10ae4d650 .scope function.vec4.s32, "log2" "log2" 4 4, 4 4 0, S_0x10ae39c60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x10ae4d650
v0x10ae4d8c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.log2 ;
    %load/vec4 v0x10ae4d8c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x10ae4d8c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_220.470 ;
    %load/vec4 v0x10ae4d8c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_220.471, 5;
    %load/vec4 v0x10ae4d8c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x10ae4d8c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_220.470;
T_220.471 ;
    %end;
S_0x10ae4d970 .scope module, "sub3" "sub_N" 4 114, 4 194 0, S_0x10ae39c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x10ae3f250 .param/l "N" 0 4 195, C4<0000000000000000000000000000000111>;
L_0x1380451a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10ae4e200_0 .net/2u *"_ivl_0", 0 0, L_0x1380451a0;  1 drivers
L_0x1380451e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10ae4e2c0_0 .net/2u *"_ivl_4", 0 0, L_0x1380451e8;  1 drivers
v0x10ae4e360_0 .net "a", 6 0, L_0x102f28e30;  1 drivers
v0x10ae4e410_0 .net "ain", 7 0, L_0x102f28a70;  1 drivers
v0x10ae4e4d0_0 .net "b", 6 0, L_0x102f288f0;  1 drivers
v0x10ae4e5b0_0 .net "bin", 7 0, L_0x102f28b90;  1 drivers
v0x10ae4e650_0 .net "c", 7 0, L_0x102f28cb0;  alias, 1 drivers
L_0x102f28a70 .concat [ 7 1 0 0], L_0x102f28e30, L_0x1380451a0;
L_0x102f28b90 .concat [ 7 1 0 0], L_0x102f288f0, L_0x1380451e8;
S_0x10ae4dd20 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x10ae4d970;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x10ae4def0 .param/l "N" 0 4 215, C4<0000000000000000000000000000000111>;
v0x10ae4dbf0_0 .net "a", 7 0, L_0x102f28a70;  alias, 1 drivers
v0x10ae4e040_0 .net "b", 7 0, L_0x102f28b90;  alias, 1 drivers
v0x10ae4e0f0_0 .net "c", 7 0, L_0x102f28cb0;  alias, 1 drivers
L_0x102f28cb0 .arith/sub 8, L_0x102f28a70, L_0x102f28b90;
S_0x12ba25320 .scope module, "uut_abs_regime1" "abs_regime" 4 70, 4 252 0, S_0x10ae39c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 4 "regime";
    .port_info 2 /OUTPUT 5 "regime_N";
P_0x12ba1b4a0 .param/l "N" 0 4 253, C4<00000000000000000000000000000100>;
L_0x138044978 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba25600_0 .net/2u *"_ivl_0", 0 0, L_0x138044978;  1 drivers
v0x12ba25690_0 .net *"_ivl_11", 4 0, L_0x102f1f670;  1 drivers
v0x12ba25490_0 .net *"_ivl_2", 4 0, L_0x102f1f4b0;  1 drivers
L_0x1380449c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba25720_0 .net/2u *"_ivl_4", 0 0, L_0x1380449c0;  1 drivers
v0x12ba257b0_0 .net *"_ivl_6", 4 0, L_0x102f1f550;  1 drivers
L_0x138044a08 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x12ba25840_0 .net *"_ivl_8", 4 0, L_0x138044a08;  1 drivers
v0x12ba258d0_0 .net "rc", 0 0, L_0x102f1eb50;  alias, 1 drivers
v0x12ba25960_0 .net "regime", 3 0, L_0x102f1ed40;  alias, 1 drivers
v0x12ba25a10_0 .net "regime_N", 4 0, L_0x102f1f770;  alias, 1 drivers
L_0x102f1f4b0 .concat [ 4 1 0 0], L_0x102f1ed40, L_0x138044978;
L_0x102f1f550 .concat [ 4 1 0 0], L_0x102f1ed40, L_0x1380449c0;
L_0x102f1f670 .arith/sub 5, L_0x138044a08, L_0x102f1f550;
L_0x102f1f770 .functor MUXZ 5, L_0x102f1f670, L_0x102f1f4b0, L_0x102f1eb50, C4<>;
S_0x12ba25b20 .scope module, "uut_abs_regime2" "abs_regime" 4 71, 4 252 0, S_0x10ae39c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 4 "regime";
    .port_info 2 /OUTPUT 5 "regime_N";
P_0x12ba19a40 .param/l "N" 0 4 253, C4<00000000000000000000000000000100>;
L_0x138044a50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba25d10_0 .net/2u *"_ivl_0", 0 0, L_0x138044a50;  1 drivers
v0x12ba25da0_0 .net *"_ivl_11", 4 0, L_0x102f1fad0;  1 drivers
v0x12ba25e30_0 .net *"_ivl_2", 4 0, L_0x102f1f8d0;  1 drivers
L_0x138044a98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba25ec0_0 .net/2u *"_ivl_4", 0 0, L_0x138044a98;  1 drivers
v0x12ba25f50_0 .net *"_ivl_6", 4 0, L_0x102f1f9b0;  1 drivers
L_0x138044ae0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x12ba25fe0_0 .net *"_ivl_8", 4 0, L_0x138044ae0;  1 drivers
v0x12ba26070_0 .net "rc", 0 0, L_0x102f1e8a0;  alias, 1 drivers
v0x12ba26100_0 .net "regime", 3 0, L_0x102f1ebf0;  alias, 1 drivers
v0x12ba26190_0 .net "regime_N", 4 0, L_0x102f1fc10;  alias, 1 drivers
L_0x102f1f8d0 .concat [ 4 1 0 0], L_0x102f1ebf0, L_0x138044a50;
L_0x102f1f9b0 .concat [ 4 1 0 0], L_0x102f1ebf0, L_0x138044a98;
L_0x102f1fad0 .arith/sub 5, L_0x138044ae0, L_0x102f1f9b0;
L_0x102f1fc10 .functor MUXZ 5, L_0x102f1fad0, L_0x102f1f8d0, L_0x102f1e8a0, C4<>;
S_0x12ba26220 .scope module, "uut_add_mantovf" "add_1" 4 115, 4 243 0, S_0x10ae39c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 1 "mant_ovf";
    .port_info 2 /OUTPUT 8 "c";
P_0x12ba167d0 .param/l "N" 0 4 244, C4<0000000000000000000000000000000111>;
v0x12ba26390_0 .net *"_ivl_0", 7 0, L_0x102f289d0;  1 drivers
L_0x138045278 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x12ba26420_0 .net *"_ivl_3", 6 0, L_0x138045278;  1 drivers
v0x12ba264b0_0 .net "a", 7 0, L_0x102f28cb0;  alias, 1 drivers
v0x12ba26540_0 .net "c", 7 0, L_0x102f29120;  alias, 1 drivers
v0x12ba265d0_0 .net "mant_ovf", 0 0, L_0x102f292a0;  1 drivers
L_0x102f289d0 .concat [ 1 7 0 0], L_0x102f292a0, L_0x138045278;
L_0x102f29120 .arith/sum 8, L_0x102f28cb0, L_0x102f289d0;
S_0x12ba26660 .scope module, "uut_add_sub_N" "add_sub_N" 4 98, 4 230 0, S_0x10ae39c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "op";
    .port_info 1 /INPUT 16 "a";
    .port_info 2 /INPUT 16 "b";
    .port_info 3 /OUTPUT 17 "c";
P_0x12ba14c30 .param/l "N" 0 4 231, +C4<00000000000000000000000000010000>;
v0x12ba28150_0 .net "a", 15 0, L_0x102f0f060;  alias, 1 drivers
v0x12ba28240_0 .net "b", 15 0, L_0x102f21790;  alias, 1 drivers
v0x12ba282d0_0 .net "c", 16 0, L_0x102f21e80;  alias, 1 drivers
v0x12ba28360_0 .net "c_add", 16 0, L_0x102f21a80;  1 drivers
v0x12ba28440_0 .net "c_sub", 16 0, L_0x102f21d80;  1 drivers
v0x12ba28550_0 .net "op", 0 0, L_0x102f1e9a0;  alias, 1 drivers
L_0x102f21e80 .functor MUXZ 17, L_0x102f21d80, L_0x102f21a80, L_0x102f1e9a0, C4<>;
S_0x12ba26850 .scope module, "a11" "add_N" 4 237, 4 204 0, S_0x12ba26660;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x12ba10900 .param/l "N" 0 4 205, +C4<00000000000000000000000000010000>;
L_0x138044d20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba26ea0_0 .net/2u *"_ivl_0", 0 0, L_0x138044d20;  1 drivers
L_0x138044d68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba26f60_0 .net/2u *"_ivl_4", 0 0, L_0x138044d68;  1 drivers
v0x12ba27000_0 .net "a", 15 0, L_0x102f0f060;  alias, 1 drivers
v0x12ba270b0_0 .net "ain", 16 0, L_0x102f21840;  1 drivers
v0x12ba27170_0 .net "b", 15 0, L_0x102f21790;  alias, 1 drivers
v0x12ba27240_0 .net "bin", 16 0, L_0x102f21960;  1 drivers
v0x12ba27300_0 .net "c", 16 0, L_0x102f21a80;  alias, 1 drivers
L_0x102f21840 .concat [ 16 1 0 0], L_0x102f0f060, L_0x138044d20;
L_0x102f21960 .concat [ 16 1 0 0], L_0x102f21790, L_0x138044d68;
S_0x12ba26a50 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x12ba26850;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x12ba26c10 .param/l "N" 0 4 223, +C4<00000000000000000000000000010000>;
v0x12ba26ce0_0 .net "a", 16 0, L_0x102f21840;  alias, 1 drivers
v0x12ba26d70_0 .net "b", 16 0, L_0x102f21960;  alias, 1 drivers
v0x12ba26e00_0 .net "c", 16 0, L_0x102f21a80;  alias, 1 drivers
L_0x102f21a80 .arith/sum 17, L_0x102f21840, L_0x102f21960;
S_0x12ba273f0 .scope module, "s11" "sub_N" 4 238, 4 194 0, S_0x12ba26660;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x12ba275c0 .param/l "N" 0 4 195, +C4<00000000000000000000000000010000>;
L_0x138044db0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba27c00_0 .net/2u *"_ivl_0", 0 0, L_0x138044db0;  1 drivers
L_0x138044df8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba27cc0_0 .net/2u *"_ivl_4", 0 0, L_0x138044df8;  1 drivers
v0x12ba27d60_0 .net "a", 15 0, L_0x102f0f060;  alias, 1 drivers
v0x12ba27e30_0 .net "ain", 16 0, L_0x102f21b80;  1 drivers
v0x12ba27ee0_0 .net "b", 15 0, L_0x102f21790;  alias, 1 drivers
v0x12ba27ff0_0 .net "bin", 16 0, L_0x102f21c60;  1 drivers
v0x12ba28080_0 .net "c", 16 0, L_0x102f21d80;  alias, 1 drivers
L_0x102f21b80 .concat [ 16 1 0 0], L_0x102f0f060, L_0x138044db0;
L_0x102f21c60 .concat [ 16 1 0 0], L_0x102f21790, L_0x138044df8;
S_0x12ba27730 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x12ba273f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x12ba278f0 .param/l "N" 0 4 215, +C4<00000000000000000000000000010000>;
v0x12ba27a00_0 .net "a", 16 0, L_0x102f21b80;  alias, 1 drivers
v0x12ba27ac0_0 .net "b", 16 0, L_0x102f21c60;  alias, 1 drivers
v0x12ba27b60_0 .net "c", 16 0, L_0x102f21d80;  alias, 1 drivers
L_0x102f21d80 .arith/sub 17, L_0x102f21b80, L_0x102f21c60;
S_0x12ba28600 .scope module, "uut_add_ulp" "add_N" 4 143, 4 204 0, S_0x10ae39c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x12ba287c0 .param/l "N" 0 4 205, +C4<00000000000000000000000000010000>;
L_0x138045500 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba28e10_0 .net/2u *"_ivl_0", 0 0, L_0x138045500;  1 drivers
L_0x138045548 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba28ed0_0 .net/2u *"_ivl_4", 0 0, L_0x138045548;  1 drivers
v0x12ba28f70_0 .net "a", 15 0, L_0x102f2c250;  1 drivers
v0x12ba29020_0 .net "ain", 16 0, L_0x102f2b5c0;  1 drivers
v0x12ba290e0_0 .net "b", 15 0, L_0x102f2bb60;  alias, 1 drivers
v0x12ba291c0_0 .net "bin", 16 0, L_0x102f2b6e0;  1 drivers
v0x12ba29260_0 .net "c", 16 0, L_0x102f2c150;  alias, 1 drivers
L_0x102f2b5c0 .concat [ 16 1 0 0], L_0x102f2c250, L_0x138045500;
L_0x102f2b6e0 .concat [ 16 1 0 0], L_0x102f2bb60, L_0x138045548;
S_0x12ba28930 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x12ba28600;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x12ba28b00 .param/l "N" 0 4 223, +C4<00000000000000000000000000010000>;
v0x12ba28c10_0 .net "a", 16 0, L_0x102f2b5c0;  alias, 1 drivers
v0x12ba28cd0_0 .net "b", 16 0, L_0x102f2b6e0;  alias, 1 drivers
v0x12ba28d70_0 .net "c", 16 0, L_0x102f2c150;  alias, 1 drivers
L_0x102f2c150 .arith/sum 17, L_0x102f2b5c0, L_0x102f2b6e0;
S_0x12ba29350 .scope module, "uut_de1" "data_extract_v1" 4 42, 4 155 0, S_0x10ae39c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 4 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 14 "mant";
P_0x12ba29510 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000100>;
P_0x12ba29550 .param/l "N" 0 4 165, +C4<00000000000000000000000000010000>;
P_0x12ba29590 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x102f11170 .functor BUFZ 16, L_0x102f10da0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x102f11300 .functor NOT 16, L_0x102f11170, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x138044300 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x102f16060 .functor XOR 1, L_0x102f111e0, L_0x138044300, C4<0>, C4<0>;
v0x12ba37bb0_0 .net/2u *"_ivl_10", 0 0, L_0x138044300;  1 drivers
v0x12ba37c70_0 .net *"_ivl_12", 0 0, L_0x102f16060;  1 drivers
L_0x138044348 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x12ba37d20_0 .net/2u *"_ivl_16", 3 0, L_0x138044348;  1 drivers
v0x12ba37de0_0 .net *"_ivl_18", 3 0, L_0x102f162b0;  1 drivers
v0x12ba37e90_0 .net *"_ivl_23", 13 0, L_0x102f175d0;  1 drivers
L_0x1380444b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12ba37f80_0 .net/2u *"_ivl_24", 1 0, L_0x1380444b0;  1 drivers
v0x12ba38030_0 .net *"_ivl_4", 15 0, L_0x102f11300;  1 drivers
v0x12ba380e0_0 .net *"_ivl_9", 14 0, L_0x102f15fc0;  1 drivers
v0x12ba38190_0 .net "exp", 1 0, L_0x102f177d0;  alias, 1 drivers
v0x12ba382a0_0 .net "in", 15 0, L_0x102f10da0;  alias, 1 drivers
v0x12ba38350_0 .net "k", 3 0, L_0x102f15e20;  1 drivers
v0x12ba383f0_0 .net "mant", 13 0, L_0x102f17900;  alias, 1 drivers
v0x12ba384a0_0 .net "rc", 0 0, L_0x102f111e0;  alias, 1 drivers
v0x12ba38540_0 .net "regime", 3 0, L_0x102f163b0;  alias, 1 drivers
v0x12ba385f0_0 .net "xin", 15 0, L_0x102f11170;  1 drivers
v0x12ba386a0_0 .net "xin_r", 15 0, L_0x102f11370;  1 drivers
v0x12ba38750_0 .net "xin_tmp", 15 0, L_0x102f174e0;  1 drivers
L_0x102f111e0 .part L_0x102f11170, 14, 1;
L_0x102f11370 .functor MUXZ 16, L_0x102f11170, L_0x102f11300, L_0x102f111e0, C4<>;
L_0x102f15fc0 .part L_0x102f11370, 0, 15;
L_0x102f16150 .concat [ 1 15 0 0], L_0x102f16060, L_0x102f15fc0;
L_0x102f162b0 .arith/sub 4, L_0x102f15e20, L_0x138044348;
L_0x102f163b0 .functor MUXZ 4, L_0x102f15e20, L_0x102f162b0, L_0x102f111e0, C4<>;
L_0x102f175d0 .part L_0x102f11170, 0, 14;
L_0x102f176b0 .concat [ 2 14 0 0], L_0x1380444b0, L_0x102f175d0;
L_0x102f177d0 .part L_0x102f174e0, 14, 2;
L_0x102f17900 .part L_0x102f174e0, 0, 14;
S_0x12ba29780 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x12ba29350;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba29780
v0x12ba29a10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.log2 ;
    %load/vec4 v0x12ba29a10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba29a10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_221.472 ;
    %load/vec4 v0x12ba29a10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_221.473, 5;
    %load/vec4 v0x12ba29a10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba29a10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_221.472;
T_221.473 ;
    %end;
S_0x12ba29ac0 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x12ba29350;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x12ba29c90 .param/l "N" 0 4 286, +C4<00000000000000000000000000010000>;
P_0x12ba29cd0 .param/l "S" 0 4 287, C4<00000000000000000000000000000100>;
L_0x102f174e0 .functor BUFZ 16, L_0x102f16f70, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x138044468 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11b07a330_0 .net *"_ivl_10", 0 0, L_0x138044468;  1 drivers
v0x11b06f900_0 .net *"_ivl_5", 0 0, L_0x102f17090;  1 drivers
v0x11b06a430_0 .net *"_ivl_6", 15 0, L_0x102f17200;  1 drivers
v0x11b067a10_0 .net *"_ivl_8", 14 0, L_0x102f17130;  1 drivers
v0x11b06d130_0 .net "a", 15 0, L_0x102f176b0;  1 drivers
v0x11b06ba50_0 .net "b", 3 0, L_0x102f15e20;  alias, 1 drivers
v0x11b077b60_0 .net "c", 15 0, L_0x102f174e0;  alias, 1 drivers
v0x11b0739d0 .array "tmp", 0 3;
v0x11b0739d0_0 .net v0x11b0739d0 0, 15 0, L_0x102f17340; 1 drivers
v0x11b0739d0_1 .net v0x11b0739d0 1, 15 0, L_0x102f16730; 1 drivers
v0x11b0739d0_2 .net v0x11b0739d0 2, 15 0, L_0x102f16bb0; 1 drivers
v0x11b0739d0_3 .net v0x11b0739d0 3, 15 0, L_0x102f16f70; 1 drivers
L_0x102f164d0 .part L_0x102f15e20, 1, 1;
L_0x102f16890 .part L_0x102f15e20, 2, 1;
L_0x102f16cd0 .part L_0x102f15e20, 3, 1;
L_0x102f17090 .part L_0x102f15e20, 0, 1;
L_0x102f17130 .part L_0x102f176b0, 0, 15;
L_0x102f17200 .concat [ 1 15 0 0], L_0x138044468, L_0x102f17130;
L_0x102f17340 .functor MUXZ 16, L_0x102f176b0, L_0x102f17200, L_0x102f17090, C4<>;
S_0x12ba29ec0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x12ba29ac0;
 .timescale -9 -12;
P_0x12ba2a090 .param/l "i" 1 4 296, +C4<01>;
v0x12ba2a130_0 .net *"_ivl_1", 0 0, L_0x102f164d0;  1 drivers
v0x12ba2a1c0_0 .net *"_ivl_3", 15 0, L_0x102f16610;  1 drivers
v0x12ba2a250_0 .net *"_ivl_5", 13 0, L_0x102f16570;  1 drivers
L_0x138044390 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12ba2a2e0_0 .net *"_ivl_7", 1 0, L_0x138044390;  1 drivers
L_0x102f16570 .part L_0x102f17340, 0, 14;
L_0x102f16610 .concat [ 2 14 0 0], L_0x138044390, L_0x102f16570;
L_0x102f16730 .functor MUXZ 16, L_0x102f17340, L_0x102f16610, L_0x102f164d0, C4<>;
S_0x11b02ca60 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x12ba29ac0;
 .timescale -9 -12;
P_0x12b9524b0 .param/l "i" 1 4 296, +C4<010>;
v0x12b9251f0_0 .net *"_ivl_1", 0 0, L_0x102f16890;  1 drivers
v0x12b9c0690_0 .net *"_ivl_3", 15 0, L_0x102f16b10;  1 drivers
v0x11b029250_0 .net *"_ivl_5", 11 0, L_0x102f16a30;  1 drivers
L_0x1380443d8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x11b025ae0_0 .net *"_ivl_7", 3 0, L_0x1380443d8;  1 drivers
L_0x102f16a30 .part L_0x102f16730, 0, 12;
L_0x102f16b10 .concat [ 4 12 0 0], L_0x1380443d8, L_0x102f16a30;
L_0x102f16bb0 .functor MUXZ 16, L_0x102f16730, L_0x102f16b10, L_0x102f16890, C4<>;
S_0x11b02c3e0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x12ba29ac0;
 .timescale -9 -12;
P_0x12b958d30 .param/l "i" 1 4 296, +C4<011>;
v0x11b025810_0 .net *"_ivl_1", 0 0, L_0x102f16cd0;  1 drivers
v0x11b0a1bc0_0 .net *"_ivl_3", 15 0, L_0x102f16e50;  1 drivers
v0x11b02b6c0_0 .net *"_ivl_5", 7 0, L_0x102f16d70;  1 drivers
L_0x138044420 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x11b065780_0 .net *"_ivl_7", 7 0, L_0x138044420;  1 drivers
L_0x102f16d70 .part L_0x102f16bb0, 0, 8;
L_0x102f16e50 .concat [ 8 8 0 0], L_0x138044420, L_0x102f16d70;
L_0x102f16f70 .functor MUXZ 16, L_0x102f16bb0, L_0x102f16e50, L_0x102f16cd0, C4<>;
S_0x11b098ea0 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x12ba29350;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
P_0x12b92c8d0 .param/l "N" 0 4 338, +C4<00000000000000000000000000010000>;
P_0x12b92c910 .param/l "S" 0 4 339, C4<00000000000000000000000000000100>;
v0x12ba37950_0 .net "in", 15 0, L_0x102f16150;  1 drivers
v0x12ba37a20_0 .net "out", 3 0, L_0x102f15e20;  alias, 1 drivers
v0x12ba37af0_0 .net "vld", 0 0, L_0x102f15b70;  1 drivers
S_0x11b0654c0 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x11b098ea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12b92bea0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x12b92bee0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x12ba37390_0 .net "in", 15 0, L_0x102f16150;  alias, 1 drivers
v0x12ba37450_0 .net "out", 3 0, L_0x102f15e20;  alias, 1 drivers
v0x12ba37510_0 .net "vld", 0 0, L_0x102f15b70;  alias, 1 drivers
L_0x102f13740 .part L_0x102f16150, 0, 8;
L_0x102f15ad0 .part L_0x102f16150, 8, 8;
S_0x12ba2a3d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x11b0654c0;
 .timescale -9 -12;
L_0x102f15b70 .functor OR 1, L_0x102f13330, L_0x102f156c0, C4<0>, C4<0>;
L_0x1380442b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba36b90_0 .net/2u *"_ivl_4", 0 0, L_0x1380442b8;  1 drivers
v0x12ba36c50_0 .net *"_ivl_6", 3 0, L_0x102f15c20;  1 drivers
v0x12ba36cf0_0 .net *"_ivl_8", 3 0, L_0x102f15d00;  1 drivers
v0x12ba36da0_0 .net "out_h", 2 0, L_0x102f15970;  1 drivers
v0x12ba36e60_0 .net "out_l", 2 0, L_0x102f135e0;  1 drivers
v0x12ba36f30_0 .net "out_vh", 0 0, L_0x102f156c0;  1 drivers
v0x12ba36fe0_0 .net "out_vl", 0 0, L_0x102f13330;  1 drivers
L_0x102f15c20 .concat [ 3 1 0 0], L_0x102f15970, L_0x1380442b8;
L_0x102f15d00 .concat [ 3 1 0 0], L_0x102f135e0, L_0x102f13330;
L_0x102f15e20 .functor MUXZ 4, L_0x102f15d00, L_0x102f15c20, L_0x102f156c0, C4<>;
S_0x12ba2a590 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12ba2a3d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba2a750 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x12ba2a790 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x12ba30620_0 .net "in", 7 0, L_0x102f15ad0;  1 drivers
v0x12ba306e0_0 .net "out", 2 0, L_0x102f15970;  alias, 1 drivers
v0x12ba30790_0 .net "vld", 0 0, L_0x102f156c0;  alias, 1 drivers
L_0x102f146b0 .part L_0x102f15ad0, 0, 4;
L_0x102f155e0 .part L_0x102f15ad0, 4, 4;
S_0x12ba2a960 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12ba2a590;
 .timescale -9 -12;
L_0x102f156c0 .functor OR 1, L_0x102f142a0, L_0x102f151d0, C4<0>, C4<0>;
L_0x138044270 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba2fe20_0 .net/2u *"_ivl_4", 0 0, L_0x138044270;  1 drivers
v0x12ba2fee0_0 .net *"_ivl_6", 2 0, L_0x102f15770;  1 drivers
v0x12ba2ff80_0 .net *"_ivl_8", 2 0, L_0x102f15850;  1 drivers
v0x12ba30030_0 .net "out_h", 1 0, L_0x102f15480;  1 drivers
v0x12ba300f0_0 .net "out_l", 1 0, L_0x102f14550;  1 drivers
v0x12ba301c0_0 .net "out_vh", 0 0, L_0x102f151d0;  1 drivers
v0x12ba30270_0 .net "out_vl", 0 0, L_0x102f142a0;  1 drivers
L_0x102f15770 .concat [ 2 1 0 0], L_0x102f15480, L_0x138044270;
L_0x102f15850 .concat [ 2 1 0 0], L_0x102f14550, L_0x102f142a0;
L_0x102f15970 .functor MUXZ 3, L_0x102f15850, L_0x102f15770, L_0x102f151d0, C4<>;
S_0x12ba2ab30 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12ba2a960;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba2a810 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12ba2a850 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12ba2d210_0 .net "in", 3 0, L_0x102f155e0;  1 drivers
v0x12ba2d2d0_0 .net "out", 1 0, L_0x102f15480;  alias, 1 drivers
v0x12ba2d380_0 .net "vld", 0 0, L_0x102f151d0;  alias, 1 drivers
L_0x102f14b90 .part L_0x102f155e0, 0, 2;
L_0x102f150b0 .part L_0x102f155e0, 2, 2;
S_0x12ba2aeb0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12ba2ab30;
 .timescale -9 -12;
L_0x102f151d0 .functor OR 1, L_0x102f14750, L_0x102f14cb0, C4<0>, C4<0>;
L_0x138044228 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba2ca10_0 .net/2u *"_ivl_4", 0 0, L_0x138044228;  1 drivers
v0x12ba2cad0_0 .net *"_ivl_6", 1 0, L_0x102f15280;  1 drivers
v0x12ba2cb70_0 .net *"_ivl_8", 1 0, L_0x102f15360;  1 drivers
v0x12ba2cc20_0 .net "out_h", 0 0, L_0x102f14f80;  1 drivers
v0x12ba2cce0_0 .net "out_l", 0 0, L_0x102f14a60;  1 drivers
v0x12ba2cdb0_0 .net "out_vh", 0 0, L_0x102f14cb0;  1 drivers
v0x12ba2ce60_0 .net "out_vl", 0 0, L_0x102f14750;  1 drivers
L_0x102f15280 .concat [ 1 1 0 0], L_0x102f14f80, L_0x138044228;
L_0x102f15360 .concat [ 1 1 0 0], L_0x102f14a60, L_0x102f14750;
L_0x102f15480 .functor MUXZ 2, L_0x102f15360, L_0x102f15280, L_0x102f14cb0, C4<>;
S_0x12ba2b080 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12ba2aeb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba2ad40 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12ba2ad80 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12ba2bab0_0 .net "in", 1 0, L_0x102f150b0;  1 drivers
v0x12ba2bb70_0 .net "out", 0 0, L_0x102f14f80;  alias, 1 drivers
v0x12ba2bc20_0 .net "vld", 0 0, L_0x102f14cb0;  alias, 1 drivers
L_0x102f14d50 .part L_0x102f150b0, 1, 1;
L_0x102f14ee0 .part L_0x102f150b0, 0, 1;
S_0x12ba2b400 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12ba2b080;
 .timescale -9 -12;
L_0x102f14e30 .functor NOT 1, L_0x102f14d50, C4<0>, C4<0>, C4<0>;
L_0x102f14f80 .functor AND 1, L_0x102f14e30, L_0x102f14ee0, C4<1>, C4<1>;
v0x12ba2b5d0_0 .net *"_ivl_2", 0 0, L_0x102f14d50;  1 drivers
v0x12ba2b690_0 .net *"_ivl_3", 0 0, L_0x102f14e30;  1 drivers
v0x12ba2b730_0 .net *"_ivl_5", 0 0, L_0x102f14ee0;  1 drivers
L_0x102f14cb0 .reduce/or L_0x102f150b0;
S_0x12ba2b7c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba2b080;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba2b7c0
v0x12ba2ba10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12ba2ba10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba2ba10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_222.474 ;
    %load/vec4 v0x12ba2ba10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_222.475, 5;
    %load/vec4 v0x12ba2ba10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba2ba10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_222.474;
T_222.475 ;
    %end;
S_0x12ba2bd20 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12ba2aeb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba2bef0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12ba2bf30 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12ba2c7a0_0 .net "in", 1 0, L_0x102f14b90;  1 drivers
v0x12ba2c860_0 .net "out", 0 0, L_0x102f14a60;  alias, 1 drivers
v0x12ba2c910_0 .net "vld", 0 0, L_0x102f14750;  alias, 1 drivers
L_0x102f14830 .part L_0x102f14b90, 1, 1;
L_0x102f149c0 .part L_0x102f14b90, 0, 1;
S_0x12ba2c100 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12ba2bd20;
 .timescale -9 -12;
L_0x102f14910 .functor NOT 1, L_0x102f14830, C4<0>, C4<0>, C4<0>;
L_0x102f14a60 .functor AND 1, L_0x102f14910, L_0x102f149c0, C4<1>, C4<1>;
v0x12ba2c2c0_0 .net *"_ivl_2", 0 0, L_0x102f14830;  1 drivers
v0x12ba2c380_0 .net *"_ivl_3", 0 0, L_0x102f14910;  1 drivers
v0x12ba2c420_0 .net *"_ivl_5", 0 0, L_0x102f149c0;  1 drivers
L_0x102f14750 .reduce/or L_0x102f14b90;
S_0x12ba2c4b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba2bd20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba2c4b0
v0x12ba2c700_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12ba2c700_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba2c700_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_223.476 ;
    %load/vec4 v0x12ba2c700_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_223.477, 5;
    %load/vec4 v0x12ba2c700_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba2c700_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_223.476;
T_223.477 ;
    %end;
S_0x12ba2cf10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba2ab30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba2cf10
v0x12ba2d160_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12ba2d160_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba2d160_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_224.478 ;
    %load/vec4 v0x12ba2d160_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_224.479, 5;
    %load/vec4 v0x12ba2d160_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba2d160_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_224.478;
T_224.479 ;
    %end;
S_0x12ba2d480 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12ba2a960;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba2d650 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12ba2d690 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12ba2fbb0_0 .net "in", 3 0, L_0x102f146b0;  1 drivers
v0x12ba2fc70_0 .net "out", 1 0, L_0x102f14550;  alias, 1 drivers
v0x12ba2fd20_0 .net "vld", 0 0, L_0x102f142a0;  alias, 1 drivers
L_0x102f13c60 .part L_0x102f146b0, 0, 2;
L_0x102f14180 .part L_0x102f146b0, 2, 2;
S_0x12ba2d860 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12ba2d480;
 .timescale -9 -12;
L_0x102f142a0 .functor OR 1, L_0x102f13820, L_0x102f13d80, C4<0>, C4<0>;
L_0x1380441e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba2f3b0_0 .net/2u *"_ivl_4", 0 0, L_0x1380441e0;  1 drivers
v0x12ba2f470_0 .net *"_ivl_6", 1 0, L_0x102f14350;  1 drivers
v0x12ba2f510_0 .net *"_ivl_8", 1 0, L_0x102f14430;  1 drivers
v0x12ba2f5c0_0 .net "out_h", 0 0, L_0x102f14050;  1 drivers
v0x12ba2f680_0 .net "out_l", 0 0, L_0x102f13b30;  1 drivers
v0x12ba2f750_0 .net "out_vh", 0 0, L_0x102f13d80;  1 drivers
v0x12ba2f800_0 .net "out_vl", 0 0, L_0x102f13820;  1 drivers
L_0x102f14350 .concat [ 1 1 0 0], L_0x102f14050, L_0x1380441e0;
L_0x102f14430 .concat [ 1 1 0 0], L_0x102f13b30, L_0x102f13820;
L_0x102f14550 .functor MUXZ 2, L_0x102f14430, L_0x102f14350, L_0x102f13d80, C4<>;
S_0x12ba2da20 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12ba2d860;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba2d710 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12ba2d750 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12ba2e450_0 .net "in", 1 0, L_0x102f14180;  1 drivers
v0x12ba2e510_0 .net "out", 0 0, L_0x102f14050;  alias, 1 drivers
v0x12ba2e5c0_0 .net "vld", 0 0, L_0x102f13d80;  alias, 1 drivers
L_0x102f13e20 .part L_0x102f14180, 1, 1;
L_0x102f13fb0 .part L_0x102f14180, 0, 1;
S_0x12ba2dda0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12ba2da20;
 .timescale -9 -12;
L_0x102f13f00 .functor NOT 1, L_0x102f13e20, C4<0>, C4<0>, C4<0>;
L_0x102f14050 .functor AND 1, L_0x102f13f00, L_0x102f13fb0, C4<1>, C4<1>;
v0x12ba2df70_0 .net *"_ivl_2", 0 0, L_0x102f13e20;  1 drivers
v0x12ba2e030_0 .net *"_ivl_3", 0 0, L_0x102f13f00;  1 drivers
v0x12ba2e0d0_0 .net *"_ivl_5", 0 0, L_0x102f13fb0;  1 drivers
L_0x102f13d80 .reduce/or L_0x102f14180;
S_0x12ba2e160 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba2da20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba2e160
v0x12ba2e3b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12ba2e3b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba2e3b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_225.480 ;
    %load/vec4 v0x12ba2e3b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_225.481, 5;
    %load/vec4 v0x12ba2e3b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba2e3b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_225.480;
T_225.481 ;
    %end;
S_0x12ba2e6c0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12ba2d860;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba2e890 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12ba2e8d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12ba2f140_0 .net "in", 1 0, L_0x102f13c60;  1 drivers
v0x12ba2f200_0 .net "out", 0 0, L_0x102f13b30;  alias, 1 drivers
v0x12ba2f2b0_0 .net "vld", 0 0, L_0x102f13820;  alias, 1 drivers
L_0x102f13900 .part L_0x102f13c60, 1, 1;
L_0x102f13a90 .part L_0x102f13c60, 0, 1;
S_0x12ba2eaa0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12ba2e6c0;
 .timescale -9 -12;
L_0x102f139e0 .functor NOT 1, L_0x102f13900, C4<0>, C4<0>, C4<0>;
L_0x102f13b30 .functor AND 1, L_0x102f139e0, L_0x102f13a90, C4<1>, C4<1>;
v0x12ba2ec60_0 .net *"_ivl_2", 0 0, L_0x102f13900;  1 drivers
v0x12ba2ed20_0 .net *"_ivl_3", 0 0, L_0x102f139e0;  1 drivers
v0x12ba2edc0_0 .net *"_ivl_5", 0 0, L_0x102f13a90;  1 drivers
L_0x102f13820 .reduce/or L_0x102f13c60;
S_0x12ba2ee50 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba2e6c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba2ee50
v0x12ba2f0a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12ba2f0a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba2f0a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_226.482 ;
    %load/vec4 v0x12ba2f0a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_226.483, 5;
    %load/vec4 v0x12ba2f0a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba2f0a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_226.482;
T_226.483 ;
    %end;
S_0x12ba2f8b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba2d480;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba2f8b0
v0x12ba2fb00_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12ba2fb00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba2fb00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_227.484 ;
    %load/vec4 v0x12ba2fb00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_227.485, 5;
    %load/vec4 v0x12ba2fb00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba2fb00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_227.484;
T_227.485 ;
    %end;
S_0x12ba30320 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba2a590;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba30320
v0x12ba30570_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x12ba30570_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba30570_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_228.486 ;
    %load/vec4 v0x12ba30570_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_228.487, 5;
    %load/vec4 v0x12ba30570_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba30570_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_228.486;
T_228.487 ;
    %end;
S_0x12ba30890 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12ba2a3d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba30a60 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x12ba30aa0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x12ba36920_0 .net "in", 7 0, L_0x102f13740;  1 drivers
v0x12ba369e0_0 .net "out", 2 0, L_0x102f135e0;  alias, 1 drivers
v0x12ba36a90_0 .net "vld", 0 0, L_0x102f13330;  alias, 1 drivers
L_0x102f12320 .part L_0x102f13740, 0, 4;
L_0x102f13250 .part L_0x102f13740, 4, 4;
S_0x12ba30c70 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12ba30890;
 .timescale -9 -12;
L_0x102f13330 .functor OR 1, L_0x102f11f10, L_0x102f12e40, C4<0>, C4<0>;
L_0x138044198 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba36120_0 .net/2u *"_ivl_4", 0 0, L_0x138044198;  1 drivers
v0x12ba361e0_0 .net *"_ivl_6", 2 0, L_0x102f133e0;  1 drivers
v0x12ba36280_0 .net *"_ivl_8", 2 0, L_0x102f134c0;  1 drivers
v0x12ba36330_0 .net "out_h", 1 0, L_0x102f130f0;  1 drivers
v0x12ba363f0_0 .net "out_l", 1 0, L_0x102f121c0;  1 drivers
v0x12ba364c0_0 .net "out_vh", 0 0, L_0x102f12e40;  1 drivers
v0x12ba36570_0 .net "out_vl", 0 0, L_0x102f11f10;  1 drivers
L_0x102f133e0 .concat [ 2 1 0 0], L_0x102f130f0, L_0x138044198;
L_0x102f134c0 .concat [ 2 1 0 0], L_0x102f121c0, L_0x102f11f10;
L_0x102f135e0 .functor MUXZ 3, L_0x102f134c0, L_0x102f133e0, L_0x102f12e40, C4<>;
S_0x12ba30e30 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12ba30c70;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba30b20 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12ba30b60 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12ba33510_0 .net "in", 3 0, L_0x102f13250;  1 drivers
v0x12ba335d0_0 .net "out", 1 0, L_0x102f130f0;  alias, 1 drivers
v0x12ba33680_0 .net "vld", 0 0, L_0x102f12e40;  alias, 1 drivers
L_0x102f12800 .part L_0x102f13250, 0, 2;
L_0x102f12d20 .part L_0x102f13250, 2, 2;
S_0x12ba311b0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12ba30e30;
 .timescale -9 -12;
L_0x102f12e40 .functor OR 1, L_0x102f123c0, L_0x102f12920, C4<0>, C4<0>;
L_0x138044150 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba32d10_0 .net/2u *"_ivl_4", 0 0, L_0x138044150;  1 drivers
v0x12ba32dd0_0 .net *"_ivl_6", 1 0, L_0x102f12ef0;  1 drivers
v0x12ba32e70_0 .net *"_ivl_8", 1 0, L_0x102f12fd0;  1 drivers
v0x12ba32f20_0 .net "out_h", 0 0, L_0x102f12bf0;  1 drivers
v0x12ba32fe0_0 .net "out_l", 0 0, L_0x102f126d0;  1 drivers
v0x12ba330b0_0 .net "out_vh", 0 0, L_0x102f12920;  1 drivers
v0x12ba33160_0 .net "out_vl", 0 0, L_0x102f123c0;  1 drivers
L_0x102f12ef0 .concat [ 1 1 0 0], L_0x102f12bf0, L_0x138044150;
L_0x102f12fd0 .concat [ 1 1 0 0], L_0x102f126d0, L_0x102f123c0;
L_0x102f130f0 .functor MUXZ 2, L_0x102f12fd0, L_0x102f12ef0, L_0x102f12920, C4<>;
S_0x12ba31380 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12ba311b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba31040 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12ba31080 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12ba31db0_0 .net "in", 1 0, L_0x102f12d20;  1 drivers
v0x12ba31e70_0 .net "out", 0 0, L_0x102f12bf0;  alias, 1 drivers
v0x12ba31f20_0 .net "vld", 0 0, L_0x102f12920;  alias, 1 drivers
L_0x102f129c0 .part L_0x102f12d20, 1, 1;
L_0x102f12b50 .part L_0x102f12d20, 0, 1;
S_0x12ba31700 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12ba31380;
 .timescale -9 -12;
L_0x102f12aa0 .functor NOT 1, L_0x102f129c0, C4<0>, C4<0>, C4<0>;
L_0x102f12bf0 .functor AND 1, L_0x102f12aa0, L_0x102f12b50, C4<1>, C4<1>;
v0x12ba318d0_0 .net *"_ivl_2", 0 0, L_0x102f129c0;  1 drivers
v0x12ba31990_0 .net *"_ivl_3", 0 0, L_0x102f12aa0;  1 drivers
v0x12ba31a30_0 .net *"_ivl_5", 0 0, L_0x102f12b50;  1 drivers
L_0x102f12920 .reduce/or L_0x102f12d20;
S_0x12ba31ac0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba31380;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba31ac0
v0x12ba31d10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12ba31d10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba31d10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_229.488 ;
    %load/vec4 v0x12ba31d10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_229.489, 5;
    %load/vec4 v0x12ba31d10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba31d10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_229.488;
T_229.489 ;
    %end;
S_0x12ba32020 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12ba311b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba321f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12ba32230 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12ba32aa0_0 .net "in", 1 0, L_0x102f12800;  1 drivers
v0x12ba32b60_0 .net "out", 0 0, L_0x102f126d0;  alias, 1 drivers
v0x12ba32c10_0 .net "vld", 0 0, L_0x102f123c0;  alias, 1 drivers
L_0x102f124a0 .part L_0x102f12800, 1, 1;
L_0x102f12630 .part L_0x102f12800, 0, 1;
S_0x12ba32400 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12ba32020;
 .timescale -9 -12;
L_0x102f12580 .functor NOT 1, L_0x102f124a0, C4<0>, C4<0>, C4<0>;
L_0x102f126d0 .functor AND 1, L_0x102f12580, L_0x102f12630, C4<1>, C4<1>;
v0x12ba325c0_0 .net *"_ivl_2", 0 0, L_0x102f124a0;  1 drivers
v0x12ba32680_0 .net *"_ivl_3", 0 0, L_0x102f12580;  1 drivers
v0x12ba32720_0 .net *"_ivl_5", 0 0, L_0x102f12630;  1 drivers
L_0x102f123c0 .reduce/or L_0x102f12800;
S_0x12ba327b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba32020;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba327b0
v0x12ba32a00_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12ba32a00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba32a00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_230.490 ;
    %load/vec4 v0x12ba32a00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_230.491, 5;
    %load/vec4 v0x12ba32a00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba32a00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_230.490;
T_230.491 ;
    %end;
S_0x12ba33210 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba30e30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba33210
v0x12ba33460_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12ba33460_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba33460_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_231.492 ;
    %load/vec4 v0x12ba33460_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_231.493, 5;
    %load/vec4 v0x12ba33460_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba33460_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_231.492;
T_231.493 ;
    %end;
S_0x12ba33780 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12ba30c70;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba33950 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12ba33990 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12ba35eb0_0 .net "in", 3 0, L_0x102f12320;  1 drivers
v0x12ba35f70_0 .net "out", 1 0, L_0x102f121c0;  alias, 1 drivers
v0x12ba36020_0 .net "vld", 0 0, L_0x102f11f10;  alias, 1 drivers
L_0x102f118d0 .part L_0x102f12320, 0, 2;
L_0x102f11df0 .part L_0x102f12320, 2, 2;
S_0x12ba33b60 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12ba33780;
 .timescale -9 -12;
L_0x102f11f10 .functor OR 1, L_0x102f11490, L_0x102f119f0, C4<0>, C4<0>;
L_0x138044108 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba356b0_0 .net/2u *"_ivl_4", 0 0, L_0x138044108;  1 drivers
v0x12ba35770_0 .net *"_ivl_6", 1 0, L_0x102f11fc0;  1 drivers
v0x12ba35810_0 .net *"_ivl_8", 1 0, L_0x102f120a0;  1 drivers
v0x12ba358c0_0 .net "out_h", 0 0, L_0x102f11cc0;  1 drivers
v0x12ba35980_0 .net "out_l", 0 0, L_0x102f117a0;  1 drivers
v0x12ba35a50_0 .net "out_vh", 0 0, L_0x102f119f0;  1 drivers
v0x12ba35b00_0 .net "out_vl", 0 0, L_0x102f11490;  1 drivers
L_0x102f11fc0 .concat [ 1 1 0 0], L_0x102f11cc0, L_0x138044108;
L_0x102f120a0 .concat [ 1 1 0 0], L_0x102f117a0, L_0x102f11490;
L_0x102f121c0 .functor MUXZ 2, L_0x102f120a0, L_0x102f11fc0, L_0x102f119f0, C4<>;
S_0x12ba33d20 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12ba33b60;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba33a10 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12ba33a50 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12ba34750_0 .net "in", 1 0, L_0x102f11df0;  1 drivers
v0x12ba34810_0 .net "out", 0 0, L_0x102f11cc0;  alias, 1 drivers
v0x12ba348c0_0 .net "vld", 0 0, L_0x102f119f0;  alias, 1 drivers
L_0x102f11a90 .part L_0x102f11df0, 1, 1;
L_0x102f11c20 .part L_0x102f11df0, 0, 1;
S_0x12ba340a0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12ba33d20;
 .timescale -9 -12;
L_0x102f11b70 .functor NOT 1, L_0x102f11a90, C4<0>, C4<0>, C4<0>;
L_0x102f11cc0 .functor AND 1, L_0x102f11b70, L_0x102f11c20, C4<1>, C4<1>;
v0x12ba34270_0 .net *"_ivl_2", 0 0, L_0x102f11a90;  1 drivers
v0x12ba34330_0 .net *"_ivl_3", 0 0, L_0x102f11b70;  1 drivers
v0x12ba343d0_0 .net *"_ivl_5", 0 0, L_0x102f11c20;  1 drivers
L_0x102f119f0 .reduce/or L_0x102f11df0;
S_0x12ba34460 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba33d20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba34460
v0x12ba346b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12ba346b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba346b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_232.494 ;
    %load/vec4 v0x12ba346b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_232.495, 5;
    %load/vec4 v0x12ba346b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba346b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_232.494;
T_232.495 ;
    %end;
S_0x12ba349c0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12ba33b60;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba34b90 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12ba34bd0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12ba35440_0 .net "in", 1 0, L_0x102f118d0;  1 drivers
v0x12ba35500_0 .net "out", 0 0, L_0x102f117a0;  alias, 1 drivers
v0x12ba355b0_0 .net "vld", 0 0, L_0x102f11490;  alias, 1 drivers
L_0x102f11570 .part L_0x102f118d0, 1, 1;
L_0x102f11700 .part L_0x102f118d0, 0, 1;
S_0x12ba34da0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12ba349c0;
 .timescale -9 -12;
L_0x102f11650 .functor NOT 1, L_0x102f11570, C4<0>, C4<0>, C4<0>;
L_0x102f117a0 .functor AND 1, L_0x102f11650, L_0x102f11700, C4<1>, C4<1>;
v0x12ba34f60_0 .net *"_ivl_2", 0 0, L_0x102f11570;  1 drivers
v0x12ba35020_0 .net *"_ivl_3", 0 0, L_0x102f11650;  1 drivers
v0x12ba350c0_0 .net *"_ivl_5", 0 0, L_0x102f11700;  1 drivers
L_0x102f11490 .reduce/or L_0x102f118d0;
S_0x12ba35150 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba349c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba35150
v0x12ba353a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12ba353a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba353a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_233.496 ;
    %load/vec4 v0x12ba353a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_233.497, 5;
    %load/vec4 v0x12ba353a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba353a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_233.496;
T_233.497 ;
    %end;
S_0x12ba35bb0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba33780;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba35bb0
v0x12ba35e00_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12ba35e00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba35e00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_234.498 ;
    %load/vec4 v0x12ba35e00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_234.499, 5;
    %load/vec4 v0x12ba35e00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba35e00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_234.498;
T_234.499 ;
    %end;
S_0x12ba36620 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba30890;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba36620
v0x12ba36870_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x12ba36870_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba36870_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_235.500 ;
    %load/vec4 v0x12ba36870_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_235.501, 5;
    %load/vec4 v0x12ba36870_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba36870_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_235.500;
T_235.501 ;
    %end;
S_0x12ba37090 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x11b0654c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba37090
v0x12ba372e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.log2 ;
    %load/vec4 v0x12ba372e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba372e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_236.502 ;
    %load/vec4 v0x12ba372e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_236.503, 5;
    %load/vec4 v0x12ba372e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba372e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_236.502;
T_236.503 ;
    %end;
S_0x12ba37610 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x11b098ea0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba37610
v0x12ba378a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.log2 ;
    %load/vec4 v0x12ba378a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba378a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_237.504 ;
    %load/vec4 v0x12ba378a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_237.505, 5;
    %load/vec4 v0x12ba378a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba378a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_237.504;
T_237.505 ;
    %end;
S_0x12ba38950 .scope module, "uut_de2" "data_extract_v1" 4 43, 4 155 0, S_0x10ae39c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 4 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 14 "mant";
P_0x12ba38ac0 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000100>;
P_0x12ba38b00 .param/l "N" 0 4 165, +C4<00000000000000000000000000010000>;
P_0x12ba38b40 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x102f17a20 .functor BUFZ 16, L_0x102f11000, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x102f17b70 .functor NOT 16, L_0x102f17a20, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1380446f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x102f1c8d0 .functor XOR 1, L_0x102f17a90, L_0x1380446f0, C4<0>, C4<0>;
v0x12ba48870_0 .net/2u *"_ivl_10", 0 0, L_0x1380446f0;  1 drivers
v0x12ba48920_0 .net *"_ivl_12", 0 0, L_0x102f1c8d0;  1 drivers
L_0x138044738 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x12ba489d0_0 .net/2u *"_ivl_16", 3 0, L_0x138044738;  1 drivers
v0x12ba48a90_0 .net *"_ivl_18", 3 0, L_0x102f1cb20;  1 drivers
v0x12ba48b40_0 .net *"_ivl_23", 13 0, L_0x102f1de60;  1 drivers
L_0x1380448a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12ba48c30_0 .net/2u *"_ivl_24", 1 0, L_0x1380448a0;  1 drivers
v0x12ba48ce0_0 .net *"_ivl_4", 15 0, L_0x102f17b70;  1 drivers
v0x12ba48d90_0 .net *"_ivl_9", 14 0, L_0x102f1c830;  1 drivers
v0x12ba48e40_0 .net "exp", 1 0, L_0x102f1e060;  alias, 1 drivers
v0x12ba48f50_0 .net "in", 15 0, L_0x102f11000;  alias, 1 drivers
v0x12ba49000_0 .net "k", 3 0, L_0x102f1c690;  1 drivers
v0x12ba490a0_0 .net "mant", 13 0, L_0x102f1e190;  alias, 1 drivers
v0x12ba49150_0 .net "rc", 0 0, L_0x102f17a90;  alias, 1 drivers
v0x12ba491f0_0 .net "regime", 3 0, L_0x102f1cc20;  alias, 1 drivers
v0x12ba492a0_0 .net "xin", 15 0, L_0x102f17a20;  1 drivers
v0x12ba49350_0 .net "xin_r", 15 0, L_0x102f17be0;  1 drivers
v0x12ba49400_0 .net "xin_tmp", 15 0, L_0x102f1dd70;  1 drivers
L_0x102f17a90 .part L_0x102f17a20, 14, 1;
L_0x102f17be0 .functor MUXZ 16, L_0x102f17a20, L_0x102f17b70, L_0x102f17a90, C4<>;
L_0x102f1c830 .part L_0x102f17be0, 0, 15;
L_0x102f1c9c0 .concat [ 1 15 0 0], L_0x102f1c8d0, L_0x102f1c830;
L_0x102f1cb20 .arith/sub 4, L_0x102f1c690, L_0x138044738;
L_0x102f1cc20 .functor MUXZ 4, L_0x102f1c690, L_0x102f1cb20, L_0x102f17a90, C4<>;
L_0x102f1de60 .part L_0x102f17a20, 0, 14;
L_0x102f1df40 .concat [ 2 14 0 0], L_0x1380448a0, L_0x102f1de60;
L_0x102f1e060 .part L_0x102f1dd70, 14, 2;
L_0x102f1e190 .part L_0x102f1dd70, 0, 14;
S_0x12ba38d10 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x12ba38950;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba38d10
v0x12ba38f80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.log2 ;
    %load/vec4 v0x12ba38f80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba38f80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_238.506 ;
    %load/vec4 v0x12ba38f80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_238.507, 5;
    %load/vec4 v0x12ba38f80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba38f80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_238.506;
T_238.507 ;
    %end;
S_0x12ba39030 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x12ba38950;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x12ba39200 .param/l "N" 0 4 286, +C4<00000000000000000000000000010000>;
P_0x12ba39240 .param/l "S" 0 4 287, C4<00000000000000000000000000000100>;
L_0x102f1dd70 .functor BUFZ 16, L_0x102f1d7e0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x138044858 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba3a380_0 .net *"_ivl_10", 0 0, L_0x138044858;  1 drivers
v0x12ba3a440_0 .net *"_ivl_5", 0 0, L_0x102f1d900;  1 drivers
v0x12ba3a4f0_0 .net *"_ivl_6", 15 0, L_0x102f1da70;  1 drivers
v0x12ba3a5b0_0 .net *"_ivl_8", 14 0, L_0x102f1d9a0;  1 drivers
v0x12ba3a660_0 .net "a", 15 0, L_0x102f1df40;  1 drivers
v0x12ba3a750_0 .net "b", 3 0, L_0x102f1c690;  alias, 1 drivers
v0x12ba3a800_0 .net "c", 15 0, L_0x102f1dd70;  alias, 1 drivers
v0x12ba3a8b0 .array "tmp", 0 3;
v0x12ba3a8b0_0 .net v0x12ba3a8b0 0, 15 0, L_0x102f1dbd0; 1 drivers
v0x12ba3a8b0_1 .net v0x12ba3a8b0 1, 15 0, L_0x102f1cfa0; 1 drivers
v0x12ba3a8b0_2 .net v0x12ba3a8b0 2, 15 0, L_0x102f1d420; 1 drivers
v0x12ba3a8b0_3 .net v0x12ba3a8b0 3, 15 0, L_0x102f1d7e0; 1 drivers
L_0x102f1cd40 .part L_0x102f1c690, 1, 1;
L_0x102f1d100 .part L_0x102f1c690, 2, 1;
L_0x102f1d540 .part L_0x102f1c690, 3, 1;
L_0x102f1d900 .part L_0x102f1c690, 0, 1;
L_0x102f1d9a0 .part L_0x102f1df40, 0, 15;
L_0x102f1da70 .concat [ 1 15 0 0], L_0x138044858, L_0x102f1d9a0;
L_0x102f1dbd0 .functor MUXZ 16, L_0x102f1df40, L_0x102f1da70, L_0x102f1d900, C4<>;
S_0x12ba39430 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x12ba39030;
 .timescale -9 -12;
P_0x12ba39600 .param/l "i" 1 4 296, +C4<01>;
v0x12ba396a0_0 .net *"_ivl_1", 0 0, L_0x102f1cd40;  1 drivers
v0x12ba39730_0 .net *"_ivl_3", 15 0, L_0x102f1ce80;  1 drivers
v0x12ba397c0_0 .net *"_ivl_5", 13 0, L_0x102f1cde0;  1 drivers
L_0x138044780 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12ba39850_0 .net *"_ivl_7", 1 0, L_0x138044780;  1 drivers
L_0x102f1cde0 .part L_0x102f1dbd0, 0, 14;
L_0x102f1ce80 .concat [ 2 14 0 0], L_0x138044780, L_0x102f1cde0;
L_0x102f1cfa0 .functor MUXZ 16, L_0x102f1dbd0, L_0x102f1ce80, L_0x102f1cd40, C4<>;
S_0x12ba398f0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x12ba39030;
 .timescale -9 -12;
P_0x12ba39ad0 .param/l "i" 1 4 296, +C4<010>;
v0x12ba39b60_0 .net *"_ivl_1", 0 0, L_0x102f1d100;  1 drivers
v0x12ba39c10_0 .net *"_ivl_3", 15 0, L_0x102f1d340;  1 drivers
v0x12ba39cc0_0 .net *"_ivl_5", 11 0, L_0x102f1d2a0;  1 drivers
L_0x1380447c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x12ba39d80_0 .net *"_ivl_7", 3 0, L_0x1380447c8;  1 drivers
L_0x102f1d2a0 .part L_0x102f1cfa0, 0, 12;
L_0x102f1d340 .concat [ 4 12 0 0], L_0x1380447c8, L_0x102f1d2a0;
L_0x102f1d420 .functor MUXZ 16, L_0x102f1cfa0, L_0x102f1d340, L_0x102f1d100, C4<>;
S_0x12ba39e30 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x12ba39030;
 .timescale -9 -12;
P_0x12ba3a020 .param/l "i" 1 4 296, +C4<011>;
v0x12ba3a0b0_0 .net *"_ivl_1", 0 0, L_0x102f1d540;  1 drivers
v0x12ba3a160_0 .net *"_ivl_3", 15 0, L_0x102f1d6c0;  1 drivers
v0x12ba3a210_0 .net *"_ivl_5", 7 0, L_0x102f1d5e0;  1 drivers
L_0x138044810 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12ba3a2d0_0 .net *"_ivl_7", 7 0, L_0x138044810;  1 drivers
L_0x102f1d5e0 .part L_0x102f1d420, 0, 8;
L_0x102f1d6c0 .concat [ 8 8 0 0], L_0x138044810, L_0x102f1d5e0;
L_0x102f1d7e0 .functor MUXZ 16, L_0x102f1d420, L_0x102f1d6c0, L_0x102f1d540, C4<>;
S_0x12ba3a9e0 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x12ba38950;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
P_0x12ba3aba0 .param/l "N" 0 4 338, +C4<00000000000000000000000000010000>;
P_0x12ba3abe0 .param/l "S" 0 4 339, C4<00000000000000000000000000000100>;
v0x12ba48610_0 .net "in", 15 0, L_0x102f1c9c0;  1 drivers
v0x12ba486e0_0 .net "out", 3 0, L_0x102f1c690;  alias, 1 drivers
v0x12ba487b0_0 .net "vld", 0 0, L_0x102f1c3e0;  1 drivers
S_0x12ba3ad90 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x12ba3a9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba3ac60 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x12ba3aca0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x12ba48090_0 .net "in", 15 0, L_0x102f1c9c0;  alias, 1 drivers
v0x12ba48150_0 .net "out", 3 0, L_0x102f1c690;  alias, 1 drivers
v0x12ba48210_0 .net "vld", 0 0, L_0x102f1c3e0;  alias, 1 drivers
L_0x102f19fb0 .part L_0x102f1c9c0, 0, 8;
L_0x102f1c340 .part L_0x102f1c9c0, 8, 8;
S_0x12ba3b110 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12ba3ad90;
 .timescale -9 -12;
L_0x102f1c3e0 .functor OR 1, L_0x102f19ba0, L_0x102f1bf30, C4<0>, C4<0>;
L_0x1380446a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba47890_0 .net/2u *"_ivl_4", 0 0, L_0x1380446a8;  1 drivers
v0x12ba47950_0 .net *"_ivl_6", 3 0, L_0x102f1c490;  1 drivers
v0x12ba479f0_0 .net *"_ivl_8", 3 0, L_0x102f1c570;  1 drivers
v0x12ba47aa0_0 .net "out_h", 2 0, L_0x102f1c1e0;  1 drivers
v0x12ba47b60_0 .net "out_l", 2 0, L_0x102f19e50;  1 drivers
v0x12ba47c30_0 .net "out_vh", 0 0, L_0x102f1bf30;  1 drivers
v0x12ba47ce0_0 .net "out_vl", 0 0, L_0x102f19ba0;  1 drivers
L_0x102f1c490 .concat [ 3 1 0 0], L_0x102f1c1e0, L_0x1380446a8;
L_0x102f1c570 .concat [ 3 1 0 0], L_0x102f19e50, L_0x102f19ba0;
L_0x102f1c690 .functor MUXZ 4, L_0x102f1c570, L_0x102f1c490, L_0x102f1bf30, C4<>;
S_0x12ba3b2e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12ba3b110;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba3afa0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x12ba3afe0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x12ba41320_0 .net "in", 7 0, L_0x102f1c340;  1 drivers
v0x12ba413e0_0 .net "out", 2 0, L_0x102f1c1e0;  alias, 1 drivers
v0x12ba41490_0 .net "vld", 0 0, L_0x102f1bf30;  alias, 1 drivers
L_0x102f1af20 .part L_0x102f1c340, 0, 4;
L_0x102f1be50 .part L_0x102f1c340, 4, 4;
S_0x12ba3b660 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12ba3b2e0;
 .timescale -9 -12;
L_0x102f1bf30 .functor OR 1, L_0x102f1ab10, L_0x102f1ba40, C4<0>, C4<0>;
L_0x138044660 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba40b20_0 .net/2u *"_ivl_4", 0 0, L_0x138044660;  1 drivers
v0x12ba40be0_0 .net *"_ivl_6", 2 0, L_0x102f1bfe0;  1 drivers
v0x12ba40c80_0 .net *"_ivl_8", 2 0, L_0x102f1c0c0;  1 drivers
v0x12ba40d30_0 .net "out_h", 1 0, L_0x102f1bcf0;  1 drivers
v0x12ba40df0_0 .net "out_l", 1 0, L_0x102f1adc0;  1 drivers
v0x12ba40ec0_0 .net "out_vh", 0 0, L_0x102f1ba40;  1 drivers
v0x12ba40f70_0 .net "out_vl", 0 0, L_0x102f1ab10;  1 drivers
L_0x102f1bfe0 .concat [ 2 1 0 0], L_0x102f1bcf0, L_0x138044660;
L_0x102f1c0c0 .concat [ 2 1 0 0], L_0x102f1adc0, L_0x102f1ab10;
L_0x102f1c1e0 .functor MUXZ 3, L_0x102f1c0c0, L_0x102f1bfe0, L_0x102f1ba40, C4<>;
S_0x12ba3b830 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12ba3b660;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba3b4f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12ba3b530 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12ba3df10_0 .net "in", 3 0, L_0x102f1be50;  1 drivers
v0x12ba3dfd0_0 .net "out", 1 0, L_0x102f1bcf0;  alias, 1 drivers
v0x12ba3e080_0 .net "vld", 0 0, L_0x102f1ba40;  alias, 1 drivers
L_0x102f1b400 .part L_0x102f1be50, 0, 2;
L_0x102f1b920 .part L_0x102f1be50, 2, 2;
S_0x12ba3bbb0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12ba3b830;
 .timescale -9 -12;
L_0x102f1ba40 .functor OR 1, L_0x102f1afc0, L_0x102f1b520, C4<0>, C4<0>;
L_0x138044618 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba3d710_0 .net/2u *"_ivl_4", 0 0, L_0x138044618;  1 drivers
v0x12ba3d7d0_0 .net *"_ivl_6", 1 0, L_0x102f1baf0;  1 drivers
v0x12ba3d870_0 .net *"_ivl_8", 1 0, L_0x102f1bbd0;  1 drivers
v0x12ba3d920_0 .net "out_h", 0 0, L_0x102f1b7f0;  1 drivers
v0x12ba3d9e0_0 .net "out_l", 0 0, L_0x102f1b2d0;  1 drivers
v0x12ba3dab0_0 .net "out_vh", 0 0, L_0x102f1b520;  1 drivers
v0x12ba3db60_0 .net "out_vl", 0 0, L_0x102f1afc0;  1 drivers
L_0x102f1baf0 .concat [ 1 1 0 0], L_0x102f1b7f0, L_0x138044618;
L_0x102f1bbd0 .concat [ 1 1 0 0], L_0x102f1b2d0, L_0x102f1afc0;
L_0x102f1bcf0 .functor MUXZ 2, L_0x102f1bbd0, L_0x102f1baf0, L_0x102f1b520, C4<>;
S_0x12ba3bd80 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12ba3bbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba3ba40 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12ba3ba80 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12ba3c7b0_0 .net "in", 1 0, L_0x102f1b920;  1 drivers
v0x12ba3c870_0 .net "out", 0 0, L_0x102f1b7f0;  alias, 1 drivers
v0x12ba3c920_0 .net "vld", 0 0, L_0x102f1b520;  alias, 1 drivers
L_0x102f1b5c0 .part L_0x102f1b920, 1, 1;
L_0x102f1b750 .part L_0x102f1b920, 0, 1;
S_0x12ba3c100 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12ba3bd80;
 .timescale -9 -12;
L_0x102f1b6a0 .functor NOT 1, L_0x102f1b5c0, C4<0>, C4<0>, C4<0>;
L_0x102f1b7f0 .functor AND 1, L_0x102f1b6a0, L_0x102f1b750, C4<1>, C4<1>;
v0x12ba3c2d0_0 .net *"_ivl_2", 0 0, L_0x102f1b5c0;  1 drivers
v0x12ba3c390_0 .net *"_ivl_3", 0 0, L_0x102f1b6a0;  1 drivers
v0x12ba3c430_0 .net *"_ivl_5", 0 0, L_0x102f1b750;  1 drivers
L_0x102f1b520 .reduce/or L_0x102f1b920;
S_0x12ba3c4c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba3bd80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba3c4c0
v0x12ba3c710_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12ba3c710_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba3c710_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_239.508 ;
    %load/vec4 v0x12ba3c710_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_239.509, 5;
    %load/vec4 v0x12ba3c710_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba3c710_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_239.508;
T_239.509 ;
    %end;
S_0x12ba3ca20 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12ba3bbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba3cbf0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12ba3cc30 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12ba3d4a0_0 .net "in", 1 0, L_0x102f1b400;  1 drivers
v0x12ba3d560_0 .net "out", 0 0, L_0x102f1b2d0;  alias, 1 drivers
v0x12ba3d610_0 .net "vld", 0 0, L_0x102f1afc0;  alias, 1 drivers
L_0x102f1b0a0 .part L_0x102f1b400, 1, 1;
L_0x102f1b230 .part L_0x102f1b400, 0, 1;
S_0x12ba3ce00 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12ba3ca20;
 .timescale -9 -12;
L_0x102f1b180 .functor NOT 1, L_0x102f1b0a0, C4<0>, C4<0>, C4<0>;
L_0x102f1b2d0 .functor AND 1, L_0x102f1b180, L_0x102f1b230, C4<1>, C4<1>;
v0x12ba3cfc0_0 .net *"_ivl_2", 0 0, L_0x102f1b0a0;  1 drivers
v0x12ba3d080_0 .net *"_ivl_3", 0 0, L_0x102f1b180;  1 drivers
v0x12ba3d120_0 .net *"_ivl_5", 0 0, L_0x102f1b230;  1 drivers
L_0x102f1afc0 .reduce/or L_0x102f1b400;
S_0x12ba3d1b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba3ca20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba3d1b0
v0x12ba3d400_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12ba3d400_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba3d400_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_240.510 ;
    %load/vec4 v0x12ba3d400_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_240.511, 5;
    %load/vec4 v0x12ba3d400_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba3d400_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_240.510;
T_240.511 ;
    %end;
S_0x12ba3dc10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba3b830;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba3dc10
v0x12ba3de60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12ba3de60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba3de60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_241.512 ;
    %load/vec4 v0x12ba3de60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_241.513, 5;
    %load/vec4 v0x12ba3de60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba3de60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_241.512;
T_241.513 ;
    %end;
S_0x12ba3e180 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12ba3b660;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba3e350 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12ba3e390 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12ba408b0_0 .net "in", 3 0, L_0x102f1af20;  1 drivers
v0x12ba40970_0 .net "out", 1 0, L_0x102f1adc0;  alias, 1 drivers
v0x12ba40a20_0 .net "vld", 0 0, L_0x102f1ab10;  alias, 1 drivers
L_0x102f1a4d0 .part L_0x102f1af20, 0, 2;
L_0x102f1a9f0 .part L_0x102f1af20, 2, 2;
S_0x12ba3e560 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12ba3e180;
 .timescale -9 -12;
L_0x102f1ab10 .functor OR 1, L_0x102f1a090, L_0x102f1a5f0, C4<0>, C4<0>;
L_0x1380445d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba400b0_0 .net/2u *"_ivl_4", 0 0, L_0x1380445d0;  1 drivers
v0x12ba40170_0 .net *"_ivl_6", 1 0, L_0x102f1abc0;  1 drivers
v0x12ba40210_0 .net *"_ivl_8", 1 0, L_0x102f1aca0;  1 drivers
v0x12ba402c0_0 .net "out_h", 0 0, L_0x102f1a8c0;  1 drivers
v0x12ba40380_0 .net "out_l", 0 0, L_0x102f1a3a0;  1 drivers
v0x12ba40450_0 .net "out_vh", 0 0, L_0x102f1a5f0;  1 drivers
v0x12ba40500_0 .net "out_vl", 0 0, L_0x102f1a090;  1 drivers
L_0x102f1abc0 .concat [ 1 1 0 0], L_0x102f1a8c0, L_0x1380445d0;
L_0x102f1aca0 .concat [ 1 1 0 0], L_0x102f1a3a0, L_0x102f1a090;
L_0x102f1adc0 .functor MUXZ 2, L_0x102f1aca0, L_0x102f1abc0, L_0x102f1a5f0, C4<>;
S_0x12ba3e720 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12ba3e560;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba3e410 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12ba3e450 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12ba3f150_0 .net "in", 1 0, L_0x102f1a9f0;  1 drivers
v0x12ba3f210_0 .net "out", 0 0, L_0x102f1a8c0;  alias, 1 drivers
v0x12ba3f2c0_0 .net "vld", 0 0, L_0x102f1a5f0;  alias, 1 drivers
L_0x102f1a690 .part L_0x102f1a9f0, 1, 1;
L_0x102f1a820 .part L_0x102f1a9f0, 0, 1;
S_0x12ba3eaa0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12ba3e720;
 .timescale -9 -12;
L_0x102f1a770 .functor NOT 1, L_0x102f1a690, C4<0>, C4<0>, C4<0>;
L_0x102f1a8c0 .functor AND 1, L_0x102f1a770, L_0x102f1a820, C4<1>, C4<1>;
v0x12ba3ec70_0 .net *"_ivl_2", 0 0, L_0x102f1a690;  1 drivers
v0x12ba3ed30_0 .net *"_ivl_3", 0 0, L_0x102f1a770;  1 drivers
v0x12ba3edd0_0 .net *"_ivl_5", 0 0, L_0x102f1a820;  1 drivers
L_0x102f1a5f0 .reduce/or L_0x102f1a9f0;
S_0x12ba3ee60 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba3e720;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba3ee60
v0x12ba3f0b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12ba3f0b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba3f0b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_242.514 ;
    %load/vec4 v0x12ba3f0b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_242.515, 5;
    %load/vec4 v0x12ba3f0b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba3f0b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_242.514;
T_242.515 ;
    %end;
S_0x12ba3f3c0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12ba3e560;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba3f590 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12ba3f5d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12ba3fe40_0 .net "in", 1 0, L_0x102f1a4d0;  1 drivers
v0x12ba3ff00_0 .net "out", 0 0, L_0x102f1a3a0;  alias, 1 drivers
v0x12ba3ffb0_0 .net "vld", 0 0, L_0x102f1a090;  alias, 1 drivers
L_0x102f1a170 .part L_0x102f1a4d0, 1, 1;
L_0x102f1a300 .part L_0x102f1a4d0, 0, 1;
S_0x12ba3f7a0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12ba3f3c0;
 .timescale -9 -12;
L_0x102f1a250 .functor NOT 1, L_0x102f1a170, C4<0>, C4<0>, C4<0>;
L_0x102f1a3a0 .functor AND 1, L_0x102f1a250, L_0x102f1a300, C4<1>, C4<1>;
v0x12ba3f960_0 .net *"_ivl_2", 0 0, L_0x102f1a170;  1 drivers
v0x12ba3fa20_0 .net *"_ivl_3", 0 0, L_0x102f1a250;  1 drivers
v0x12ba3fac0_0 .net *"_ivl_5", 0 0, L_0x102f1a300;  1 drivers
L_0x102f1a090 .reduce/or L_0x102f1a4d0;
S_0x12ba3fb50 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba3f3c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba3fb50
v0x12ba3fda0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12ba3fda0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba3fda0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_243.516 ;
    %load/vec4 v0x12ba3fda0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_243.517, 5;
    %load/vec4 v0x12ba3fda0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba3fda0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_243.516;
T_243.517 ;
    %end;
S_0x12ba405b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba3e180;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba405b0
v0x12ba40800_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12ba40800_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba40800_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_244.518 ;
    %load/vec4 v0x12ba40800_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_244.519, 5;
    %load/vec4 v0x12ba40800_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba40800_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_244.518;
T_244.519 ;
    %end;
S_0x12ba41020 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba3b2e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba41020
v0x12ba41270_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x12ba41270_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba41270_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_245.520 ;
    %load/vec4 v0x12ba41270_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_245.521, 5;
    %load/vec4 v0x12ba41270_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba41270_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_245.520;
T_245.521 ;
    %end;
S_0x12ba41590 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12ba3b110;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba41760 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x12ba417a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x12ba47620_0 .net "in", 7 0, L_0x102f19fb0;  1 drivers
v0x12ba476e0_0 .net "out", 2 0, L_0x102f19e50;  alias, 1 drivers
v0x12ba47790_0 .net "vld", 0 0, L_0x102f19ba0;  alias, 1 drivers
L_0x102f18b90 .part L_0x102f19fb0, 0, 4;
L_0x102f19ac0 .part L_0x102f19fb0, 4, 4;
S_0x12ba41970 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12ba41590;
 .timescale -9 -12;
L_0x102f19ba0 .functor OR 1, L_0x102f18780, L_0x102f196b0, C4<0>, C4<0>;
L_0x138044588 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba46e20_0 .net/2u *"_ivl_4", 0 0, L_0x138044588;  1 drivers
v0x12ba46ee0_0 .net *"_ivl_6", 2 0, L_0x102f19c50;  1 drivers
v0x12ba46f80_0 .net *"_ivl_8", 2 0, L_0x102f19d30;  1 drivers
v0x12ba47030_0 .net "out_h", 1 0, L_0x102f19960;  1 drivers
v0x12ba470f0_0 .net "out_l", 1 0, L_0x102f18a30;  1 drivers
v0x12ba471c0_0 .net "out_vh", 0 0, L_0x102f196b0;  1 drivers
v0x12ba47270_0 .net "out_vl", 0 0, L_0x102f18780;  1 drivers
L_0x102f19c50 .concat [ 2 1 0 0], L_0x102f19960, L_0x138044588;
L_0x102f19d30 .concat [ 2 1 0 0], L_0x102f18a30, L_0x102f18780;
L_0x102f19e50 .functor MUXZ 3, L_0x102f19d30, L_0x102f19c50, L_0x102f196b0, C4<>;
S_0x12ba41b30 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12ba41970;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba41820 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12ba41860 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12ba44210_0 .net "in", 3 0, L_0x102f19ac0;  1 drivers
v0x12ba442d0_0 .net "out", 1 0, L_0x102f19960;  alias, 1 drivers
v0x12ba44380_0 .net "vld", 0 0, L_0x102f196b0;  alias, 1 drivers
L_0x102f19070 .part L_0x102f19ac0, 0, 2;
L_0x102f19590 .part L_0x102f19ac0, 2, 2;
S_0x12ba41eb0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12ba41b30;
 .timescale -9 -12;
L_0x102f196b0 .functor OR 1, L_0x102f18c30, L_0x102f19190, C4<0>, C4<0>;
L_0x138044540 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba43a10_0 .net/2u *"_ivl_4", 0 0, L_0x138044540;  1 drivers
v0x12ba43ad0_0 .net *"_ivl_6", 1 0, L_0x102f19760;  1 drivers
v0x12ba43b70_0 .net *"_ivl_8", 1 0, L_0x102f19840;  1 drivers
v0x12ba43c20_0 .net "out_h", 0 0, L_0x102f19460;  1 drivers
v0x12ba43ce0_0 .net "out_l", 0 0, L_0x102f18f40;  1 drivers
v0x12ba43db0_0 .net "out_vh", 0 0, L_0x102f19190;  1 drivers
v0x12ba43e60_0 .net "out_vl", 0 0, L_0x102f18c30;  1 drivers
L_0x102f19760 .concat [ 1 1 0 0], L_0x102f19460, L_0x138044540;
L_0x102f19840 .concat [ 1 1 0 0], L_0x102f18f40, L_0x102f18c30;
L_0x102f19960 .functor MUXZ 2, L_0x102f19840, L_0x102f19760, L_0x102f19190, C4<>;
S_0x12ba42080 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12ba41eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba41d40 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12ba41d80 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12ba42ab0_0 .net "in", 1 0, L_0x102f19590;  1 drivers
v0x12ba42b70_0 .net "out", 0 0, L_0x102f19460;  alias, 1 drivers
v0x12ba42c20_0 .net "vld", 0 0, L_0x102f19190;  alias, 1 drivers
L_0x102f19230 .part L_0x102f19590, 1, 1;
L_0x102f193c0 .part L_0x102f19590, 0, 1;
S_0x12ba42400 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12ba42080;
 .timescale -9 -12;
L_0x102f19310 .functor NOT 1, L_0x102f19230, C4<0>, C4<0>, C4<0>;
L_0x102f19460 .functor AND 1, L_0x102f19310, L_0x102f193c0, C4<1>, C4<1>;
v0x12ba425d0_0 .net *"_ivl_2", 0 0, L_0x102f19230;  1 drivers
v0x12ba42690_0 .net *"_ivl_3", 0 0, L_0x102f19310;  1 drivers
v0x12ba42730_0 .net *"_ivl_5", 0 0, L_0x102f193c0;  1 drivers
L_0x102f19190 .reduce/or L_0x102f19590;
S_0x12ba427c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba42080;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba427c0
v0x12ba42a10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12ba42a10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba42a10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_246.522 ;
    %load/vec4 v0x12ba42a10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_246.523, 5;
    %load/vec4 v0x12ba42a10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba42a10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_246.522;
T_246.523 ;
    %end;
S_0x12ba42d20 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12ba41eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba42ef0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12ba42f30 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12ba437a0_0 .net "in", 1 0, L_0x102f19070;  1 drivers
v0x12ba43860_0 .net "out", 0 0, L_0x102f18f40;  alias, 1 drivers
v0x12ba43910_0 .net "vld", 0 0, L_0x102f18c30;  alias, 1 drivers
L_0x102f18d10 .part L_0x102f19070, 1, 1;
L_0x102f18ea0 .part L_0x102f19070, 0, 1;
S_0x12ba43100 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12ba42d20;
 .timescale -9 -12;
L_0x102f18df0 .functor NOT 1, L_0x102f18d10, C4<0>, C4<0>, C4<0>;
L_0x102f18f40 .functor AND 1, L_0x102f18df0, L_0x102f18ea0, C4<1>, C4<1>;
v0x12ba432c0_0 .net *"_ivl_2", 0 0, L_0x102f18d10;  1 drivers
v0x12ba43380_0 .net *"_ivl_3", 0 0, L_0x102f18df0;  1 drivers
v0x12ba43420_0 .net *"_ivl_5", 0 0, L_0x102f18ea0;  1 drivers
L_0x102f18c30 .reduce/or L_0x102f19070;
S_0x12ba434b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba42d20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba434b0
v0x12ba43700_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12ba43700_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba43700_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_247.524 ;
    %load/vec4 v0x12ba43700_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_247.525, 5;
    %load/vec4 v0x12ba43700_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba43700_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_247.524;
T_247.525 ;
    %end;
S_0x12ba43f10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba41b30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba43f10
v0x12ba44160_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12ba44160_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba44160_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_248.526 ;
    %load/vec4 v0x12ba44160_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_248.527, 5;
    %load/vec4 v0x12ba44160_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba44160_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_248.526;
T_248.527 ;
    %end;
S_0x12ba44480 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12ba41970;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba44650 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12ba44690 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12ba46bb0_0 .net "in", 3 0, L_0x102f18b90;  1 drivers
v0x12ba46c70_0 .net "out", 1 0, L_0x102f18a30;  alias, 1 drivers
v0x12ba46d20_0 .net "vld", 0 0, L_0x102f18780;  alias, 1 drivers
L_0x102f18140 .part L_0x102f18b90, 0, 2;
L_0x102f18660 .part L_0x102f18b90, 2, 2;
S_0x12ba44860 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12ba44480;
 .timescale -9 -12;
L_0x102f18780 .functor OR 1, L_0x102f17d00, L_0x102f18260, C4<0>, C4<0>;
L_0x1380444f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba463b0_0 .net/2u *"_ivl_4", 0 0, L_0x1380444f8;  1 drivers
v0x12ba46470_0 .net *"_ivl_6", 1 0, L_0x102f18830;  1 drivers
v0x12ba46510_0 .net *"_ivl_8", 1 0, L_0x102f18910;  1 drivers
v0x12ba465c0_0 .net "out_h", 0 0, L_0x102f18530;  1 drivers
v0x12ba46680_0 .net "out_l", 0 0, L_0x102f18010;  1 drivers
v0x12ba46750_0 .net "out_vh", 0 0, L_0x102f18260;  1 drivers
v0x12ba46800_0 .net "out_vl", 0 0, L_0x102f17d00;  1 drivers
L_0x102f18830 .concat [ 1 1 0 0], L_0x102f18530, L_0x1380444f8;
L_0x102f18910 .concat [ 1 1 0 0], L_0x102f18010, L_0x102f17d00;
L_0x102f18a30 .functor MUXZ 2, L_0x102f18910, L_0x102f18830, L_0x102f18260, C4<>;
S_0x12ba44a20 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12ba44860;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba44710 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12ba44750 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12ba45450_0 .net "in", 1 0, L_0x102f18660;  1 drivers
v0x12ba45510_0 .net "out", 0 0, L_0x102f18530;  alias, 1 drivers
v0x12ba455c0_0 .net "vld", 0 0, L_0x102f18260;  alias, 1 drivers
L_0x102f18300 .part L_0x102f18660, 1, 1;
L_0x102f18490 .part L_0x102f18660, 0, 1;
S_0x12ba44da0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12ba44a20;
 .timescale -9 -12;
L_0x102f183e0 .functor NOT 1, L_0x102f18300, C4<0>, C4<0>, C4<0>;
L_0x102f18530 .functor AND 1, L_0x102f183e0, L_0x102f18490, C4<1>, C4<1>;
v0x12ba44f70_0 .net *"_ivl_2", 0 0, L_0x102f18300;  1 drivers
v0x12ba45030_0 .net *"_ivl_3", 0 0, L_0x102f183e0;  1 drivers
v0x12ba450d0_0 .net *"_ivl_5", 0 0, L_0x102f18490;  1 drivers
L_0x102f18260 .reduce/or L_0x102f18660;
S_0x12ba45160 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba44a20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba45160
v0x12ba453b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12ba453b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba453b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_249.528 ;
    %load/vec4 v0x12ba453b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_249.529, 5;
    %load/vec4 v0x12ba453b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba453b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_249.528;
T_249.529 ;
    %end;
S_0x12ba456c0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12ba44860;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba45890 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12ba458d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12ba46140_0 .net "in", 1 0, L_0x102f18140;  1 drivers
v0x12ba46200_0 .net "out", 0 0, L_0x102f18010;  alias, 1 drivers
v0x12ba462b0_0 .net "vld", 0 0, L_0x102f17d00;  alias, 1 drivers
L_0x102f17de0 .part L_0x102f18140, 1, 1;
L_0x102f17f70 .part L_0x102f18140, 0, 1;
S_0x12ba45aa0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12ba456c0;
 .timescale -9 -12;
L_0x102f17ec0 .functor NOT 1, L_0x102f17de0, C4<0>, C4<0>, C4<0>;
L_0x102f18010 .functor AND 1, L_0x102f17ec0, L_0x102f17f70, C4<1>, C4<1>;
v0x12ba45c60_0 .net *"_ivl_2", 0 0, L_0x102f17de0;  1 drivers
v0x12ba45d20_0 .net *"_ivl_3", 0 0, L_0x102f17ec0;  1 drivers
v0x12ba45dc0_0 .net *"_ivl_5", 0 0, L_0x102f17f70;  1 drivers
L_0x102f17d00 .reduce/or L_0x102f18140;
S_0x12ba45e50 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba456c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba45e50
v0x12ba460a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12ba460a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba460a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_250.530 ;
    %load/vec4 v0x12ba460a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_250.531, 5;
    %load/vec4 v0x12ba460a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba460a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_250.530;
T_250.531 ;
    %end;
S_0x12ba468b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba44480;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba468b0
v0x12ba46b00_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12ba46b00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba46b00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_251.532 ;
    %load/vec4 v0x12ba46b00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_251.533, 5;
    %load/vec4 v0x12ba46b00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba46b00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_251.532;
T_251.533 ;
    %end;
S_0x12ba47320 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba41590;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba47320
v0x12ba47570_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x12ba47570_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba47570_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_252.534 ;
    %load/vec4 v0x12ba47570_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_252.535, 5;
    %load/vec4 v0x12ba47570_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba47570_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_252.534;
T_252.535 ;
    %end;
S_0x12ba47d90 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba3ad90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba47d90
v0x12ba47fe0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.log2 ;
    %load/vec4 v0x12ba47fe0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba47fe0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_253.536 ;
    %load/vec4 v0x12ba47fe0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_253.537, 5;
    %load/vec4 v0x12ba47fe0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba47fe0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_253.536;
T_253.537 ;
    %end;
S_0x12ba48300 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x12ba3a9e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba48300
v0x12ba48560_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.log2 ;
    %load/vec4 v0x12ba48560_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba48560_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_254.538 ;
    %load/vec4 v0x12ba48560_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_254.539, 5;
    %load/vec4 v0x12ba48560_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba48560_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_254.538;
T_254.539 ;
    %end;
S_0x12ba49590 .scope module, "uut_ediff" "sub_N" 4 72, 4 194 0, S_0x10ae39c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x12ba49850 .param/l "N" 0 4 195, C4<0000000000000000000000000000000111>;
L_0x138044b28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba49e90_0 .net/2u *"_ivl_0", 0 0, L_0x138044b28;  1 drivers
L_0x138044b70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba49f50_0 .net/2u *"_ivl_4", 0 0, L_0x138044b70;  1 drivers
v0x12ba49ff0_0 .net "a", 6 0, L_0x102f200b0;  1 drivers
v0x12ba4a0a0_0 .net "ain", 7 0, L_0x102f1fd70;  1 drivers
v0x12ba4a160_0 .net "b", 6 0, L_0x102f1f3b0;  1 drivers
v0x12ba4a240_0 .net "bin", 7 0, L_0x102f1fe90;  1 drivers
v0x12ba4a2e0_0 .net "c", 7 0, L_0x102f1ffb0;  alias, 1 drivers
L_0x102f1fd70 .concat [ 7 1 0 0], L_0x102f200b0, L_0x138044b28;
L_0x102f1fe90 .concat [ 7 1 0 0], L_0x102f1f3b0, L_0x138044b70;
S_0x12ba499b0 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x12ba49590;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x12ba49b80 .param/l "N" 0 4 215, C4<0000000000000000000000000000000111>;
v0x12ba498d0_0 .net "a", 7 0, L_0x102f1fd70;  alias, 1 drivers
v0x12ba49cd0_0 .net "b", 7 0, L_0x102f1fe90;  alias, 1 drivers
v0x12ba49d80_0 .net "c", 7 0, L_0x102f1ffb0;  alias, 1 drivers
L_0x102f1ffb0 .arith/sub 8, L_0x102f1fd70, L_0x102f1fe90;
S_0x12ba4a3d0 .scope module, "uut_reg_ro" "reg_exp_op" 4 119, 4 269 0, S_0x10ae39c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "exp_o";
    .port_info 1 /OUTPUT 2 "e_o";
    .port_info 2 /OUTPUT 4 "r_o";
P_0x12ba4a590 .param/l "Bs" 0 4 271, C4<00000000000000000000000000000100>;
P_0x12ba4a5d0 .param/l "es" 0 4 270, +C4<00000000000000000000000000000010>;
L_0x102f29580 .functor NOT 7, L_0x102f2a0d0, C4<0000000>, C4<0000000>, C4<0000000>;
L_0x102f29910 .functor NOT 1, L_0x102f29870, C4<0>, C4<0>, C4<0>;
L_0x102f29b70 .functor OR 1, L_0x102f29910, L_0x102f29a90, C4<0>, C4<0>;
v0x12ba4ac40_0 .net *"_ivl_10", 0 0, L_0x102f29910;  1 drivers
v0x12ba4acf0_0 .net *"_ivl_13", 1 0, L_0x102f29980;  1 drivers
v0x12ba4ada0_0 .net *"_ivl_15", 0 0, L_0x102f29a90;  1 drivers
v0x12ba4ae50_0 .net *"_ivl_17", 0 0, L_0x102f29b70;  1 drivers
v0x12ba4aef0_0 .net *"_ivl_19", 3 0, L_0x102f29c60;  1 drivers
L_0x138045308 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x12ba4afe0_0 .net/2u *"_ivl_20", 3 0, L_0x138045308;  1 drivers
v0x12ba4b090_0 .net *"_ivl_22", 3 0, L_0x102f29d40;  1 drivers
v0x12ba4b140_0 .net *"_ivl_25", 3 0, L_0x102f29e80;  1 drivers
v0x12ba4b1f0_0 .net *"_ivl_5", 0 0, L_0x102f29670;  1 drivers
v0x12ba4b300_0 .net *"_ivl_9", 0 0, L_0x102f29870;  1 drivers
v0x12ba4b3b0_0 .net "e_o", 1 0, L_0x102f28f50;  alias, 1 drivers
v0x12ba4b460_0 .net "exp_o", 6 0, L_0x102f2a0d0;  1 drivers
v0x12ba4b510_0 .net "exp_oN", 6 0, L_0x102f29710;  1 drivers
v0x12ba4b5c0_0 .net "exp_oN_tmp", 6 0, L_0x102f28ff0;  1 drivers
v0x12ba4b680_0 .net "r_o", 3 0, L_0x102f29ff0;  alias, 1 drivers
L_0x102f28f50 .part L_0x102f2a0d0, 0, 2;
L_0x102f29670 .part L_0x102f2a0d0, 6, 1;
L_0x102f29710 .functor MUXZ 7, L_0x102f2a0d0, L_0x102f28ff0, L_0x102f29670, C4<>;
L_0x102f29870 .part L_0x102f2a0d0, 6, 1;
L_0x102f29980 .part L_0x102f29710, 0, 2;
L_0x102f29a90 .reduce/or L_0x102f29980;
L_0x102f29c60 .part L_0x102f29710, 2, 4;
L_0x102f29d40 .arith/sum 4, L_0x102f29c60, L_0x138045308;
L_0x102f29e80 .part L_0x102f29710, 2, 4;
L_0x102f29ff0 .functor MUXZ 4, L_0x102f29e80, L_0x102f29d40, L_0x102f29b70, C4<>;
S_0x12ba4a7a0 .scope module, "uut_conv_2c1" "conv_2c" 4 279, 4 262 0, S_0x12ba4a3d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /OUTPUT 7 "c";
P_0x12ba4a970 .param/l "N" 0 4 263, C4<000000000000000000000000000000110>;
L_0x1380452c0 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0x12ba4a9f0_0 .net/2u *"_ivl_0", 6 0, L_0x1380452c0;  1 drivers
v0x12ba4aab0_0 .net "a", 6 0, L_0x102f29580;  1 drivers
v0x12ba4ab50_0 .net "c", 6 0, L_0x102f28ff0;  alias, 1 drivers
L_0x102f28ff0 .arith/sum 7, L_0x102f29580, L_0x1380452c0;
S_0x12ba50ca0 .scope function.vec4.s16, "trunc_nbits_abs" "trunc_nbits_abs" 3 30, 3 30 0, S_0x12bccb9e0;
 .timescale -9 -12;
v0x12ba50e60_0 .var "P", 15 0;
; Variable trunc_nbits_abs is vec4 return value of scope S_0x12ba50ca0
TD_fault_checker_tb.dut.trunc_nbits_abs ;
    %load/vec4 v0x12ba50e60_0;
    %parti/s 1, 15, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_255.540, 4;
    %load/vec4 v0x12ba50e60_0;
    %inv;
    %addi 1, 0, 16;
    %pushi/vec4 65535, 0, 16;
    %and;
    %ret/vec4 0, 0, 16;  Assign to trunc_nbits_abs (store_vec4_to_lval)
    %jmp T_255.541;
T_255.540 ;
    %load/vec4 v0x12ba50e60_0;
    %ret/vec4 0, 0, 16;  Assign to trunc_nbits_abs (store_vec4_to_lval)
T_255.541 ;
    %end;
S_0x12ba50fd0 .scope function.vec4.s16, "trunc_posit" "trunc_posit" 3 40, 3 40 0, S_0x12bccb9e0;
 .timescale -9 -12;
v0x12ba51190_0 .var "P", 31 0;
; Variable trunc_posit is vec4 return value of scope S_0x12ba50fd0
TD_fault_checker_tb.dut.trunc_posit ;
    %load/vec4 v0x12ba51190_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %ret/vec4 0, 0, 16;  Assign to trunc_posit (store_vec4_to_lval)
    %end;
S_0x12ba51300 .scope module, "trunc_reverse_adder" "posit_add" 3 266, 4 2 0, S_0x12bccb9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in1";
    .port_info 1 /INPUT 16 "in2";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 16 "out";
    .port_info 4 /OUTPUT 1 "inf";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 1 "done";
P_0x12ba514c0 .param/l "Bs" 0 4 14, C4<00000000000000000000000000000100>;
P_0x12ba51500 .param/l "N" 0 4 13, +C4<00000000000000000000000000010000>;
P_0x12ba51540 .param/l "es" 0 4 15, +C4<00000000000000000000000000000010>;
L_0x102f2e1b0 .functor BUFZ 1, L_0x102f4b700, C4<0>, C4<0>, C4<0>;
L_0x102f2e860 .functor NOT 1, L_0x102f2e4b0, C4<0>, C4<0>, C4<0>;
L_0x102f2e8d0 .functor AND 1, L_0x102f2e7c0, L_0x102f2e860, C4<1>, C4<1>;
L_0x102f2eae0 .functor NOT 1, L_0x102f2e690, C4<0>, C4<0>, C4<0>;
L_0x102f2eb70 .functor AND 1, L_0x102f2e9e0, L_0x102f2eae0, C4<1>, C4<1>;
L_0x102f2ed20 .functor OR 1, L_0x102f2ec80, L_0x102f2e4b0, C4<0>, C4<0>;
L_0x102f2edf0 .functor NOT 1, L_0x102f2ed20, C4<0>, C4<0>, C4<0>;
L_0x102f2f070 .functor OR 1, L_0x102f2eee0, L_0x102f2e690, C4<0>, C4<0>;
L_0x102f2f0e0 .functor NOT 1, L_0x102f2f070, C4<0>, C4<0>, C4<0>;
L_0x102f2f1e0 .functor OR 1, L_0x102f2e8d0, L_0x102f2eb70, C4<0>, C4<0>;
L_0x102f2f290 .functor AND 1, L_0x102f2edf0, L_0x102f2f0e0, C4<1>, C4<1>;
L_0x102f3d180 .functor XNOR 1, L_0x102f2e220, L_0x102f2e2c0, C4<0>, C4<0>;
L_0x102f3eed0 .functor BUFZ 4, L_0x102f3ebe0, C4<0000>, C4<0000>, C4<0000>;
L_0x102f408e0 .functor OR 1, L_0x102f3eda0, L_0x102f40a20, C4<0>, C4<0>;
L_0x102f49730 .functor OR 1, L_0x102f495f0, L_0x102f499f0, C4<0>, C4<0>;
L_0x102f3efc0 .functor AND 1, L_0x102f476d0, L_0x102f49730, C4<1>, C4<1>;
L_0x102f49bd0 .functor AND 1, L_0x102f47630, L_0x102f476d0, C4<1>, C4<1>;
L_0x102f49d10 .functor OR 1, L_0x102f495f0, L_0x102f499f0, C4<0>, C4<0>;
L_0x102f49ad0 .functor NOT 1, L_0x102f49d10, C4<0>, C4<0>, C4<0>;
L_0x102f49e60 .functor AND 1, L_0x102f49bd0, L_0x102f49ad0, C4<1>, C4<1>;
L_0x102f49ed0 .functor OR 1, L_0x102f3efc0, L_0x102f49e60, C4<0>, C4<0>;
L_0x102f4adb0 .functor OR 1, L_0x102f2f1e0, L_0x102f2f290, C4<0>, C4<0>;
L_0x102f4aec0 .functor NOT 1, L_0x102f4ae20, C4<0>, C4<0>, C4<0>;
L_0x102f4b030 .functor OR 1, L_0x102f4adb0, L_0x102f4aec0, C4<0>, C4<0>;
L_0x102f4b540 .functor BUFZ 1, L_0x102f2e1b0, C4<0>, C4<0>, C4<0>;
v0x12ba9e390_0 .net "DSR_e_diff", 3 0, L_0x102f3eed0;  1 drivers
v0x12ba9e440_0 .net "DSR_left_out", 15 0, L_0x102f469d0;  1 drivers
v0x12ba9e4e0_0 .net "DSR_left_out_t", 15 0, L_0x102f467a0;  1 drivers
v0x12ba9e5b0_0 .net "DSR_right_in", 15 0, L_0x102f2d710;  1 drivers
v0x12ba9e660_0 .net "DSR_right_out", 15 0, L_0x102f3ff70;  1 drivers
v0x12ba9e7b0_0 .net "G", 0 0, L_0x102f476d0;  1 drivers
v0x12ba9e840_0 .net "L", 0 0, L_0x102f47630;  1 drivers
v0x12ba9e8d0_0 .net "LOD_in", 15 0, L_0x102f40c10;  1 drivers
v0x12ba9e970_0 .net "R", 0 0, L_0x102f495f0;  1 drivers
v0x12ba9ea80_0 .net "St", 0 0, L_0x102f499f0;  1 drivers
v0x12ba9eb10_0 .net *"_ivl_10", 14 0, L_0x102f2e390;  1 drivers
v0x12ba9ebc0_0 .net *"_ivl_100", 0 0, L_0x102f3e970;  1 drivers
L_0x1380462c8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x12ba9ec60_0 .net/2u *"_ivl_101", 3 0, L_0x1380462c8;  1 drivers
v0x12ba9ed10_0 .net *"_ivl_104", 3 0, L_0x102f3ed00;  1 drivers
v0x12ba9edc0_0 .net *"_ivl_112", 0 0, L_0x102f3eda0;  1 drivers
v0x12ba9ee70_0 .net *"_ivl_114", 0 0, L_0x102f40a20;  1 drivers
v0x12ba9ef20_0 .net *"_ivl_115", 0 0, L_0x102f408e0;  1 drivers
v0x12ba9f0b0_0 .net *"_ivl_118", 14 0, L_0x102f40950;  1 drivers
v0x12ba9f140_0 .net *"_ivl_124", 0 0, L_0x102f46930;  1 drivers
v0x12ba9f1f0_0 .net *"_ivl_126", 14 0, L_0x102f40cb0;  1 drivers
L_0x138046868 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba9f2a0_0 .net/2u *"_ivl_127", 0 0, L_0x138046868;  1 drivers
v0x12ba9f350_0 .net *"_ivl_129", 15 0, L_0x102f46b40;  1 drivers
L_0x138046940 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x12ba9f400_0 .net/2u *"_ivl_135", 2 0, L_0x138046940;  1 drivers
v0x12ba9f4b0_0 .net *"_ivl_14", 14 0, L_0x102f2e5b0;  1 drivers
L_0x138046b80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ba9f560_0 .net/2u *"_ivl_143", 15 0, L_0x138046b80;  1 drivers
v0x12ba9f610_0 .net *"_ivl_154", 17 0, L_0x102f49690;  1 drivers
v0x12ba9f6c0_0 .net *"_ivl_157", 0 0, L_0x102f49730;  1 drivers
v0x12ba9f770_0 .net *"_ivl_159", 0 0, L_0x102f3efc0;  1 drivers
v0x12ba9f820_0 .net *"_ivl_161", 0 0, L_0x102f49bd0;  1 drivers
v0x12ba9f8d0_0 .net *"_ivl_163", 0 0, L_0x102f49d10;  1 drivers
v0x12ba9f980_0 .net *"_ivl_165", 0 0, L_0x102f49ad0;  1 drivers
v0x12ba9fa30_0 .net *"_ivl_167", 0 0, L_0x102f49e60;  1 drivers
L_0x138046bc8 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ba9fae0_0 .net/2u *"_ivl_171", 14 0, L_0x138046bc8;  1 drivers
v0x12ba9efd0_0 .net *"_ivl_177", 31 0, L_0x102f4a570;  1 drivers
v0x12ba9fd70_0 .net *"_ivl_18", 0 0, L_0x102f2e7c0;  1 drivers
L_0x138046ca0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ba9fe00_0 .net *"_ivl_180", 27 0, L_0x138046ca0;  1 drivers
L_0x138046ce8 .functor BUFT 1, C4<00000000000000000000000000001100>, C4<0>, C4<0>, C4<0>;
v0x12ba9fea0_0 .net/2u *"_ivl_181", 31 0, L_0x138046ce8;  1 drivers
v0x12ba9ff50_0 .net *"_ivl_183", 0 0, L_0x102f4a130;  1 drivers
v0x12ba9fff0_0 .net *"_ivl_186", 15 0, L_0x102f4a1d0;  1 drivers
v0x12baa00a0_0 .net *"_ivl_188", 15 0, L_0x102f4a910;  1 drivers
v0x12baa0150_0 .net *"_ivl_19", 0 0, L_0x102f2e860;  1 drivers
L_0x138046d30 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12baa0200_0 .net *"_ivl_191", 15 0, L_0x138046d30;  1 drivers
v0x12baa02b0_0 .net *"_ivl_194", 15 0, L_0x102f4a710;  1 drivers
v0x12baa0360_0 .net *"_ivl_197", 0 0, L_0x102f4adb0;  1 drivers
v0x12baa0410_0 .net *"_ivl_200", 0 0, L_0x102f4ae20;  1 drivers
v0x12baa04c0_0 .net *"_ivl_201", 0 0, L_0x102f4aec0;  1 drivers
v0x12baa0570_0 .net *"_ivl_203", 0 0, L_0x102f4b030;  1 drivers
L_0x138046d78 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12baa0620_0 .net/2u *"_ivl_205", 14 0, L_0x138046d78;  1 drivers
v0x12baa06d0_0 .net *"_ivl_207", 15 0, L_0x102f4b0a0;  1 drivers
v0x12baa0780_0 .net *"_ivl_210", 14 0, L_0x102f4ab50;  1 drivers
v0x12baa0830_0 .net *"_ivl_211", 15 0, L_0x102f4abf0;  1 drivers
v0x12baa08e0_0 .net *"_ivl_24", 0 0, L_0x102f2e9e0;  1 drivers
v0x12baa0990_0 .net *"_ivl_25", 0 0, L_0x102f2eae0;  1 drivers
v0x12baa0a40_0 .net *"_ivl_30", 0 0, L_0x102f2ec80;  1 drivers
v0x12baa0af0_0 .net *"_ivl_31", 0 0, L_0x102f2ed20;  1 drivers
v0x12baa0ba0_0 .net *"_ivl_36", 0 0, L_0x102f2eee0;  1 drivers
v0x12baa0c50_0 .net *"_ivl_37", 0 0, L_0x102f2f070;  1 drivers
L_0x138045788 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12baa0d00_0 .net *"_ivl_45", 15 0, L_0x138045788;  1 drivers
v0x12baa0db0_0 .net *"_ivl_48", 15 0, L_0x102f2f420;  1 drivers
L_0x1380457d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12baa0e60_0 .net *"_ivl_51", 15 0, L_0x1380457d0;  1 drivers
v0x12baa0f10_0 .net *"_ivl_54", 15 0, L_0x102f2f780;  1 drivers
v0x12baa0fc0_0 .net *"_ivl_62", 14 0, L_0x102f3cd70;  1 drivers
v0x12baa1070_0 .net *"_ivl_64", 14 0, L_0x102f3ce10;  1 drivers
v0x12baa1120_0 .net *"_ivl_65", 0 0, L_0x102f3ccd0;  1 drivers
L_0x138045ff8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12baa11c0_0 .net/2u *"_ivl_67", 0 0, L_0x138045ff8;  1 drivers
L_0x138046040 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba9fb90_0 .net/2u *"_ivl_69", 0 0, L_0x138046040;  1 drivers
v0x12ba9fc40_0 .net *"_ivl_98", 2 0, L_0x102f3eac0;  1 drivers
v0x12baa1250_0 .net "add_m", 16 0, L_0x102f40660;  1 drivers
v0x12baa12e0_0 .net "add_m_in1", 15 0, L_0x102f2d830;  1 drivers
v0x12baa1370_0 .net "diff", 7 0, L_0x102f3e790;  1 drivers
v0x12baa1400_0 .net "done", 0 0, L_0x102f4b540;  alias, 1 drivers
v0x12baa1490_0 .net "e1", 1 0, L_0x102f35fb0;  1 drivers
v0x12baa1520_0 .net "e2", 1 0, L_0x102f3c840;  1 drivers
v0x12baa15b0_0 .net "e_o", 1 0, L_0x102f47240;  1 drivers
v0x12baa1640_0 .net "exp_diff", 3 0, L_0x102f3ebe0;  1 drivers
v0x12baa16d0_0 .net "in1", 15 0, L_0x12baa6280;  alias, 1 drivers
v0x12baa1770_0 .net "in1_gt_in2", 0 0, L_0x102f3cfe0;  1 drivers
v0x12baa1810_0 .net "in2", 15 0, L_0x102f4b7b0;  1 drivers
v0x12baa18c0_0 .net "inf", 0 0, L_0x102f2f1e0;  alias, 1 drivers
v0x12baa1960_0 .net "inf1", 0 0, L_0x102f2e8d0;  1 drivers
v0x12baa1a00_0 .net "inf2", 0 0, L_0x102f2eb70;  1 drivers
v0x12baa1aa0_0 .net "le", 1 0, L_0x102f3d7e0;  1 drivers
v0x12baa1b50_0 .net "le_o", 7 0, L_0x102f473d0;  1 drivers
v0x12baa1c10_0 .net "le_o_tmp", 7 0, L_0x102f46fa0;  1 drivers
v0x12baa1ca0_0 .net "left_shift", 3 0, L_0x102f45680;  1 drivers
v0x12baa1d40_0 .net "lm", 14 0, L_0x102f3daf0;  1 drivers
v0x12baa1df0_0 .net "lr", 3 0, L_0x102f3d520;  1 drivers
v0x12baa1eb0_0 .net "lr_N", 4 0, L_0x102f3df50;  1 drivers
v0x12baa1f60_0 .net "lrc", 0 0, L_0x102f3d330;  1 drivers
v0x12baa2010_0 .net "ls", 0 0, L_0x102f3cf30;  1 drivers
v0x12baa20a0_0 .net "m1", 14 0, L_0x102f3ca90;  1 drivers
v0x12baa2140_0 .net "m2", 14 0, L_0x102f3cbb0;  1 drivers
v0x12baa21f0_0 .net "mant1", 13 0, L_0x102f360e0;  1 drivers
v0x12baa22b0_0 .net "mant2", 13 0, L_0x102f3c970;  1 drivers
v0x12baa2360_0 .net "mant_ovf", 1 0, L_0x102f40840;  1 drivers
v0x12baa2400_0 .net "op", 0 0, L_0x102f3d180;  1 drivers
v0x12baa24b0_0 .net "out", 15 0, L_0x102f4acd0;  alias, 1 drivers
v0x12baa2550_0 .net "r_o", 3 0, L_0x102f48270;  1 drivers
v0x12baa2630_0 .net "rc1", 0 0, L_0x102f2f9c0;  1 drivers
v0x12baa26c0_0 .net "rc2", 0 0, L_0x102f36270;  1 drivers
v0x12baa2770_0 .net "regime1", 3 0, L_0x102f34b90;  1 drivers
v0x12baa2820_0 .net "regime2", 3 0, L_0x102f3b400;  1 drivers
v0x12baa28d0_0 .net "rnd_ulp", 15 0, L_0x102f49dc0;  1 drivers
v0x12baa2980_0 .net "s1", 0 0, L_0x102f2e220;  1 drivers
v0x12baa2a10_0 .net "s2", 0 0, L_0x102f2e2c0;  1 drivers
v0x12baa2aa0_0 .net "se", 1 0, L_0x102f3d5c0;  1 drivers
v0x12baa2b50_0 .net "sm", 14 0, L_0x102f3d880;  1 drivers
v0x12baa2c00_0 .net "sr", 3 0, L_0x102f3d3d0;  1 drivers
v0x12baa2cc0_0 .net "sr_N", 4 0, L_0x102f3e3f0;  1 drivers
v0x12baa2d70_0 .net "src", 0 0, L_0x102f3d080;  1 drivers
v0x12baa2e20_0 .net "start", 0 0, L_0x102f4b700;  1 drivers
v0x12baa2eb0_0 .net "start0", 0 0, L_0x102f2e1b0;  1 drivers
v0x12baa2f40_0 .net "tmp1_o", 50 0, L_0x102f493e0;  1 drivers
v0x12baa3000_0 .net "tmp1_oN", 15 0, L_0x102f4a830;  1 drivers
v0x12baa30a0_0 .net "tmp1_o_rnd", 15 0, L_0x102f4aab0;  1 drivers
v0x12baa3150_0 .net "tmp1_o_rnd_ulp", 16 0, L_0x102f4a390;  1 drivers
v0x12baa3230_0 .net "tmp_o", 34 0, L_0x102f2dfd0;  1 drivers
v0x12baa32e0_0 .net "ulp", 0 0, L_0x102f49ed0;  1 drivers
v0x12baa3380_0 .net "xin1", 15 0, L_0x102f2f520;  1 drivers
v0x12baa3420_0 .net "xin2", 15 0, L_0x102f2f820;  1 drivers
v0x12baa34d0_0 .net "zero", 0 0, L_0x102f2f290;  alias, 1 drivers
v0x12baa3560_0 .net "zero1", 0 0, L_0x102f2edf0;  1 drivers
v0x12baa3600_0 .net "zero2", 0 0, L_0x102f2f0e0;  1 drivers
v0x12baa36a0_0 .net "zero_tmp1", 0 0, L_0x102f2e4b0;  1 drivers
v0x12baa3740_0 .net "zero_tmp2", 0 0, L_0x102f2e690;  1 drivers
L_0x102f2d950 .part L_0x102f473d0, 6, 1;
L_0x102f2dcd0 .part L_0x102f473d0, 6, 1;
L_0x102f2dc10 .part L_0x102f469d0, 0, 15;
L_0x102f2e220 .part L_0x12baa6280, 15, 1;
L_0x102f2e2c0 .part L_0x102f4b7b0, 15, 1;
L_0x102f2e390 .part L_0x12baa6280, 0, 15;
L_0x102f2e4b0 .reduce/or L_0x102f2e390;
L_0x102f2e5b0 .part L_0x102f4b7b0, 0, 15;
L_0x102f2e690 .reduce/or L_0x102f2e5b0;
L_0x102f2e7c0 .part L_0x12baa6280, 15, 1;
L_0x102f2e9e0 .part L_0x102f4b7b0, 15, 1;
L_0x102f2ec80 .part L_0x12baa6280, 15, 1;
L_0x102f2eee0 .part L_0x102f4b7b0, 15, 1;
L_0x102f2f420 .arith/sub 16, L_0x138045788, L_0x12baa6280;
L_0x102f2f520 .functor MUXZ 16, L_0x12baa6280, L_0x102f2f420, L_0x102f2e220, C4<>;
L_0x102f2f780 .arith/sub 16, L_0x1380457d0, L_0x102f4b7b0;
L_0x102f2f820 .functor MUXZ 16, L_0x102f4b7b0, L_0x102f2f780, L_0x102f2e2c0, C4<>;
L_0x102f3ca90 .concat [ 14 1 0 0], L_0x102f360e0, L_0x102f2e4b0;
L_0x102f3cbb0 .concat [ 14 1 0 0], L_0x102f3c970, L_0x102f2e690;
L_0x102f3cd70 .part L_0x102f2f520, 0, 15;
L_0x102f3ce10 .part L_0x102f2f820, 0, 15;
L_0x102f3ccd0 .cmp/ge 15, L_0x102f3cd70, L_0x102f3ce10;
L_0x102f3cfe0 .functor MUXZ 1, L_0x138046040, L_0x138045ff8, L_0x102f3ccd0, C4<>;
L_0x102f3cf30 .functor MUXZ 1, L_0x102f2e2c0, L_0x102f2e220, L_0x102f3cfe0, C4<>;
L_0x102f3d330 .functor MUXZ 1, L_0x102f36270, L_0x102f2f9c0, L_0x102f3cfe0, C4<>;
L_0x102f3d080 .functor MUXZ 1, L_0x102f2f9c0, L_0x102f36270, L_0x102f3cfe0, C4<>;
L_0x102f3d520 .functor MUXZ 4, L_0x102f3b400, L_0x102f34b90, L_0x102f3cfe0, C4<>;
L_0x102f3d3d0 .functor MUXZ 4, L_0x102f34b90, L_0x102f3b400, L_0x102f3cfe0, C4<>;
L_0x102f3d7e0 .functor MUXZ 2, L_0x102f3c840, L_0x102f35fb0, L_0x102f3cfe0, C4<>;
L_0x102f3d5c0 .functor MUXZ 2, L_0x102f35fb0, L_0x102f3c840, L_0x102f3cfe0, C4<>;
L_0x102f3daf0 .functor MUXZ 15, L_0x102f3cbb0, L_0x102f3ca90, L_0x102f3cfe0, C4<>;
L_0x102f3d880 .functor MUXZ 15, L_0x102f3ca90, L_0x102f3cbb0, L_0x102f3cfe0, C4<>;
L_0x102f3e890 .concat [ 2 5 0 0], L_0x102f3d7e0, L_0x102f3df50;
L_0x102f3db90 .concat [ 2 5 0 0], L_0x102f3d5c0, L_0x102f3e3f0;
L_0x102f3eac0 .part L_0x102f3e790, 4, 3;
L_0x102f3e970 .reduce/or L_0x102f3eac0;
L_0x102f3ed00 .part L_0x102f3e790, 0, 4;
L_0x102f3ebe0 .functor MUXZ 4, L_0x102f3ed00, L_0x1380462c8, L_0x102f3e970, C4<>;
L_0x102f40840 .part L_0x102f40660, 15, 2;
L_0x102f3eda0 .part L_0x102f40660, 16, 1;
L_0x102f40a20 .part L_0x102f40660, 15, 1;
L_0x102f40950 .part L_0x102f40660, 0, 15;
L_0x102f40c10 .concat [ 15 1 0 0], L_0x102f40950, L_0x102f408e0;
L_0x102f46890 .part L_0x102f40660, 1, 16;
L_0x102f46930 .part L_0x102f467a0, 15, 1;
L_0x102f40cb0 .part L_0x102f467a0, 0, 15;
L_0x102f46b40 .concat [ 1 15 0 0], L_0x138046868, L_0x102f40cb0;
L_0x102f469d0 .functor MUXZ 16, L_0x102f46b40, L_0x102f467a0, L_0x102f46930, C4<>;
L_0x102f47120 .concat [ 2 5 0 0], L_0x102f3d7e0, L_0x102f3df50;
L_0x102f46be0 .concat [ 4 3 0 0], L_0x102f45680, L_0x138046940;
L_0x102f47550 .part L_0x102f40840, 1, 1;
L_0x102f48350 .part L_0x102f473d0, 0, 7;
L_0x102f494d0 .concat [ 16 35 0 0], L_0x138046b80, L_0x102f2dfd0;
L_0x102f47630 .part L_0x102f493e0, 20, 1;
L_0x102f476d0 .part L_0x102f493e0, 19, 1;
L_0x102f495f0 .part L_0x102f493e0, 18, 1;
L_0x102f49690 .part L_0x102f493e0, 0, 18;
L_0x102f499f0 .reduce/or L_0x102f49690;
L_0x102f49dc0 .concat [ 1 15 0 0], L_0x102f49ed0, L_0x138046bc8;
L_0x102f4a490 .part L_0x102f493e0, 19, 16;
L_0x102f4a570 .concat [ 4 28 0 0], L_0x102f48270, L_0x138046ca0;
L_0x102f4a130 .cmp/gt 32, L_0x138046ce8, L_0x102f4a570;
L_0x102f4a1d0 .part L_0x102f4a390, 0, 16;
L_0x102f4a910 .part L_0x102f493e0, 19, 16;
L_0x102f4aab0 .functor MUXZ 16, L_0x102f4a910, L_0x102f4a1d0, L_0x102f4a130, C4<>;
L_0x102f4a710 .arith/sub 16, L_0x138046d30, L_0x102f4aab0;
L_0x102f4a830 .functor MUXZ 16, L_0x102f4aab0, L_0x102f4a710, L_0x102f3cf30, C4<>;
L_0x102f4ae20 .part L_0x102f469d0, 15, 1;
L_0x102f4b0a0 .concat [ 15 1 0 0], L_0x138046d78, L_0x102f2f1e0;
L_0x102f4ab50 .part L_0x102f4a830, 1, 15;
L_0x102f4abf0 .concat [ 15 1 0 0], L_0x102f4ab50, L_0x102f3cf30;
L_0x102f4acd0 .functor MUXZ 16, L_0x102f4abf0, L_0x102f4b0a0, L_0x102f4b030, C4<>;
S_0x12ba51810 .scope module, "dsl1" "DSR_left_N_S" 4 108, 4 285 0, S_0x12ba51300;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x12ba515c0 .param/l "N" 0 4 286, +C4<00000000000000000000000000010000>;
P_0x12ba51600 .param/l "S" 0 4 287, C4<00000000000000000000000000000100>;
L_0x102f467a0 .functor BUFZ 16, L_0x102f46200, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x138046820 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba52af0_0 .net *"_ivl_10", 0 0, L_0x138046820;  1 drivers
v0x12ba52bb0_0 .net *"_ivl_5", 0 0, L_0x102f46320;  1 drivers
v0x12ba52c60_0 .net *"_ivl_6", 15 0, L_0x102f46560;  1 drivers
v0x12ba52d20_0 .net *"_ivl_8", 14 0, L_0x102f464c0;  1 drivers
v0x12ba52dd0_0 .net "a", 15 0, L_0x102f46890;  1 drivers
v0x12ba52ec0_0 .net "b", 3 0, L_0x102f45680;  alias, 1 drivers
v0x12ba52f70_0 .net "c", 15 0, L_0x102f467a0;  alias, 1 drivers
v0x12ba53020 .array "tmp", 0 3;
v0x12ba53020_0 .net v0x12ba53020 0, 15 0, L_0x102f46600; 1 drivers
v0x12ba53020_1 .net v0x12ba53020 1, 15 0, L_0x102f45a40; 1 drivers
v0x12ba53020_2 .net v0x12ba53020 2, 15 0, L_0x102f45e40; 1 drivers
v0x12ba53020_3 .net v0x12ba53020 3, 15 0, L_0x102f46200; 1 drivers
L_0x102f45820 .part L_0x102f45680, 1, 1;
L_0x102f45ba0 .part L_0x102f45680, 2, 1;
L_0x102f45f60 .part L_0x102f45680, 3, 1;
L_0x102f46320 .part L_0x102f45680, 0, 1;
L_0x102f464c0 .part L_0x102f46890, 0, 15;
L_0x102f46560 .concat [ 1 15 0 0], L_0x138046820, L_0x102f464c0;
L_0x102f46600 .functor MUXZ 16, L_0x102f46890, L_0x102f46560, L_0x102f46320, C4<>;
S_0x12ba51b90 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x12ba51810;
 .timescale -9 -12;
P_0x12ba51d70 .param/l "i" 1 4 296, +C4<01>;
v0x12ba51e10_0 .net *"_ivl_1", 0 0, L_0x102f45820;  1 drivers
v0x12ba51ea0_0 .net *"_ivl_3", 15 0, L_0x102f45960;  1 drivers
v0x12ba51f30_0 .net *"_ivl_5", 13 0, L_0x102f458c0;  1 drivers
L_0x138046748 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12ba51fc0_0 .net *"_ivl_7", 1 0, L_0x138046748;  1 drivers
L_0x102f458c0 .part L_0x102f46600, 0, 14;
L_0x102f45960 .concat [ 2 14 0 0], L_0x138046748, L_0x102f458c0;
L_0x102f45a40 .functor MUXZ 16, L_0x102f46600, L_0x102f45960, L_0x102f45820, C4<>;
S_0x12ba52060 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x12ba51810;
 .timescale -9 -12;
P_0x12ba52240 .param/l "i" 1 4 296, +C4<010>;
v0x12ba522d0_0 .net *"_ivl_1", 0 0, L_0x102f45ba0;  1 drivers
v0x12ba52380_0 .net *"_ivl_3", 15 0, L_0x102f45d20;  1 drivers
v0x12ba52430_0 .net *"_ivl_5", 11 0, L_0x102f45c40;  1 drivers
L_0x138046790 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x12ba524f0_0 .net *"_ivl_7", 3 0, L_0x138046790;  1 drivers
L_0x102f45c40 .part L_0x102f45a40, 0, 12;
L_0x102f45d20 .concat [ 4 12 0 0], L_0x138046790, L_0x102f45c40;
L_0x102f45e40 .functor MUXZ 16, L_0x102f45a40, L_0x102f45d20, L_0x102f45ba0, C4<>;
S_0x12ba525a0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x12ba51810;
 .timescale -9 -12;
P_0x12ba52790 .param/l "i" 1 4 296, +C4<011>;
v0x12ba52820_0 .net *"_ivl_1", 0 0, L_0x102f45f60;  1 drivers
v0x12ba528d0_0 .net *"_ivl_3", 15 0, L_0x102f460e0;  1 drivers
v0x12ba52980_0 .net *"_ivl_5", 7 0, L_0x102f46000;  1 drivers
L_0x1380467d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12ba52a40_0 .net *"_ivl_7", 7 0, L_0x1380467d8;  1 drivers
L_0x102f46000 .part L_0x102f45e40, 0, 8;
L_0x102f460e0 .concat [ 8 8 0 0], L_0x1380467d8, L_0x102f46000;
L_0x102f46200 .functor MUXZ 16, L_0x102f45e40, L_0x102f460e0, L_0x102f45f60, C4<>;
S_0x12ba53150 .scope module, "dsr1" "DSR_right_N_S" 4 86, 4 306 0, S_0x12ba51300;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x12ba53320 .param/l "N" 0 4 307, +C4<00000000000000000000000000010000>;
P_0x12ba53360 .param/l "S" 0 4 308, C4<00000000000000000000000000000100>;
L_0x102f3ff70 .functor BUFZ 16, L_0x102f3fa50, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1380463e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba54480_0 .net *"_ivl_10", 0 0, L_0x1380463e8;  1 drivers
v0x12ba54540_0 .net *"_ivl_5", 0 0, L_0x102f3fb70;  1 drivers
v0x12ba545f0_0 .net *"_ivl_6", 15 0, L_0x102f3fcb0;  1 drivers
v0x12ba546b0_0 .net *"_ivl_8", 14 0, L_0x102f3fc10;  1 drivers
v0x12ba54760_0 .net "a", 15 0, L_0x102f2d710;  alias, 1 drivers
v0x12ba54850_0 .net "b", 3 0, L_0x102f3eed0;  alias, 1 drivers
v0x12ba54900_0 .net "c", 15 0, L_0x102f3ff70;  alias, 1 drivers
v0x12ba549b0 .array "tmp", 0 3;
v0x12ba549b0_0 .net v0x12ba549b0 0, 15 0, L_0x102f3fdd0; 1 drivers
v0x12ba549b0_1 .net v0x12ba549b0 1, 15 0, L_0x102f3f250; 1 drivers
v0x12ba549b0_2 .net v0x12ba549b0 2, 15 0, L_0x102f3f690; 1 drivers
v0x12ba549b0_3 .net v0x12ba549b0 3, 15 0, L_0x102f3fa50; 1 drivers
L_0x102f3f030 .part L_0x102f3eed0, 1, 1;
L_0x102f3f3b0 .part L_0x102f3eed0, 2, 1;
L_0x102f3f7b0 .part L_0x102f3eed0, 3, 1;
L_0x102f3fb70 .part L_0x102f3eed0, 0, 1;
L_0x102f3fc10 .part L_0x102f2d710, 1, 15;
L_0x102f3fcb0 .concat [ 15 1 0 0], L_0x102f3fc10, L_0x1380463e8;
L_0x102f3fdd0 .functor MUXZ 16, L_0x102f2d710, L_0x102f3fcb0, L_0x102f3fb70, C4<>;
S_0x12ba53530 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x12ba53150;
 .timescale -9 -12;
P_0x12ba53700 .param/l "i" 1 4 317, +C4<01>;
v0x12ba537a0_0 .net *"_ivl_1", 0 0, L_0x102f3f030;  1 drivers
v0x12ba53830_0 .net *"_ivl_3", 15 0, L_0x102f3f170;  1 drivers
v0x12ba538c0_0 .net *"_ivl_5", 13 0, L_0x102f3f0d0;  1 drivers
L_0x138046310 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12ba53950_0 .net *"_ivl_7", 1 0, L_0x138046310;  1 drivers
L_0x102f3f0d0 .part L_0x102f3fdd0, 2, 14;
L_0x102f3f170 .concat [ 14 2 0 0], L_0x102f3f0d0, L_0x138046310;
L_0x102f3f250 .functor MUXZ 16, L_0x102f3fdd0, L_0x102f3f170, L_0x102f3f030, C4<>;
S_0x12ba539f0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x12ba53150;
 .timescale -9 -12;
P_0x12ba53bd0 .param/l "i" 1 4 317, +C4<010>;
v0x12ba53c60_0 .net *"_ivl_1", 0 0, L_0x102f3f3b0;  1 drivers
v0x12ba53d10_0 .net *"_ivl_3", 15 0, L_0x102f3f570;  1 drivers
v0x12ba53dc0_0 .net *"_ivl_5", 11 0, L_0x102f3f4d0;  1 drivers
L_0x138046358 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x12ba53e80_0 .net *"_ivl_7", 3 0, L_0x138046358;  1 drivers
L_0x102f3f4d0 .part L_0x102f3f250, 4, 12;
L_0x102f3f570 .concat [ 12 4 0 0], L_0x102f3f4d0, L_0x138046358;
L_0x102f3f690 .functor MUXZ 16, L_0x102f3f250, L_0x102f3f570, L_0x102f3f3b0, C4<>;
S_0x12ba53f30 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x12ba53150;
 .timescale -9 -12;
P_0x12ba54120 .param/l "i" 1 4 317, +C4<011>;
v0x12ba541b0_0 .net *"_ivl_1", 0 0, L_0x102f3f7b0;  1 drivers
v0x12ba54260_0 .net *"_ivl_3", 15 0, L_0x102f3f930;  1 drivers
v0x12ba54310_0 .net *"_ivl_5", 7 0, L_0x102f3f850;  1 drivers
L_0x1380463a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12ba543d0_0 .net *"_ivl_7", 7 0, L_0x1380463a0;  1 drivers
L_0x102f3f850 .part L_0x102f3f690, 8, 8;
L_0x102f3f930 .concat [ 8 8 0 0], L_0x102f3f850, L_0x1380463a0;
L_0x102f3fa50 .functor MUXZ 16, L_0x102f3f690, L_0x102f3f930, L_0x102f3f7b0, C4<>;
S_0x12ba54ae0 .scope module, "dsr2" "DSR_right_N_S" 4 134, 4 306 0, S_0x12ba51300;
 .timescale -9 -12;
    .port_info 0 /INPUT 51 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 51 "c";
P_0x12ba54ca0 .param/l "N" 0 4 307, +C4<00000000000000000000000000000000000000000000000000000000000110011>;
P_0x12ba54ce0 .param/l "S" 0 4 308, C4<00000000000000000000000000000100>;
L_0x102f493e0 .functor BUFZ 51, L_0x102f48e50, C4<000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000>;
L_0x138046b38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba55e50_0 .net *"_ivl_10", 0 0, L_0x138046b38;  1 drivers
v0x12ba55f10_0 .net *"_ivl_5", 0 0, L_0x102f48f70;  1 drivers
v0x12ba55fc0_0 .net *"_ivl_6", 50 0, L_0x102f490e0;  1 drivers
v0x12ba56080_0 .net *"_ivl_8", 49 0, L_0x102f49010;  1 drivers
v0x12ba56130_0 .net "a", 50 0, L_0x102f494d0;  1 drivers
v0x12ba56220_0 .net "b", 3 0, L_0x102f48270;  alias, 1 drivers
v0x12ba562d0_0 .net "c", 50 0, L_0x102f493e0;  alias, 1 drivers
v0x12ba56380 .array "tmp", 0 3;
v0x12ba56380_0 .net v0x12ba56380 0, 50 0, L_0x102f49240; 1 drivers
v0x12ba56380_1 .net v0x12ba56380 1, 50 0, L_0x102f48690; 1 drivers
v0x12ba56380_2 .net v0x12ba56380 2, 50 0, L_0x102f48a90; 1 drivers
v0x12ba56380_3 .net v0x12ba56380 3, 50 0, L_0x102f48e50; 1 drivers
L_0x102f483f0 .part L_0x102f48270, 1, 1;
L_0x102f487f0 .part L_0x102f48270, 2, 1;
L_0x102f48bb0 .part L_0x102f48270, 3, 1;
L_0x102f48f70 .part L_0x102f48270, 0, 1;
L_0x102f49010 .part L_0x102f494d0, 1, 50;
L_0x102f490e0 .concat [ 50 1 0 0], L_0x102f49010, L_0x138046b38;
L_0x102f49240 .functor MUXZ 51, L_0x102f494d0, L_0x102f490e0, L_0x102f48f70, C4<>;
S_0x12ba54f10 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x12ba54ae0;
 .timescale -9 -12;
P_0x12ba550d0 .param/l "i" 1 4 317, +C4<01>;
v0x12ba55170_0 .net *"_ivl_1", 0 0, L_0x102f483f0;  1 drivers
v0x12ba55200_0 .net *"_ivl_3", 50 0, L_0x102f485b0;  1 drivers
v0x12ba55290_0 .net *"_ivl_5", 48 0, L_0x102f48510;  1 drivers
L_0x138046a60 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12ba55320_0 .net *"_ivl_7", 1 0, L_0x138046a60;  1 drivers
L_0x102f48510 .part L_0x102f49240, 2, 49;
L_0x102f485b0 .concat [ 49 2 0 0], L_0x102f48510, L_0x138046a60;
L_0x102f48690 .functor MUXZ 51, L_0x102f49240, L_0x102f485b0, L_0x102f483f0, C4<>;
S_0x12ba553c0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x12ba54ae0;
 .timescale -9 -12;
P_0x12ba555a0 .param/l "i" 1 4 317, +C4<010>;
v0x12ba55630_0 .net *"_ivl_1", 0 0, L_0x102f487f0;  1 drivers
v0x12ba556e0_0 .net *"_ivl_3", 50 0, L_0x102f48970;  1 drivers
v0x12ba55790_0 .net *"_ivl_5", 46 0, L_0x102f48890;  1 drivers
L_0x138046aa8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x12ba55850_0 .net *"_ivl_7", 3 0, L_0x138046aa8;  1 drivers
L_0x102f48890 .part L_0x102f48690, 4, 47;
L_0x102f48970 .concat [ 47 4 0 0], L_0x102f48890, L_0x138046aa8;
L_0x102f48a90 .functor MUXZ 51, L_0x102f48690, L_0x102f48970, L_0x102f487f0, C4<>;
S_0x12ba55900 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x12ba54ae0;
 .timescale -9 -12;
P_0x12ba55af0 .param/l "i" 1 4 317, +C4<011>;
v0x12ba55b80_0 .net *"_ivl_1", 0 0, L_0x102f48bb0;  1 drivers
v0x12ba55c30_0 .net *"_ivl_3", 50 0, L_0x102f48d30;  1 drivers
v0x12ba55ce0_0 .net *"_ivl_5", 42 0, L_0x102f48c50;  1 drivers
L_0x138046af0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12ba55da0_0 .net *"_ivl_7", 7 0, L_0x138046af0;  1 drivers
L_0x102f48c50 .part L_0x102f48a90, 8, 43;
L_0x102f48d30 .concat [ 43 8 0 0], L_0x102f48c50, L_0x138046af0;
L_0x102f48e50 .functor MUXZ 51, L_0x102f48a90, L_0x102f48d30, L_0x102f48bb0, C4<>;
S_0x12ba564b0 .scope generate, "genblk1" "genblk1" 4 78, 4 78 0, S_0x12ba51300;
 .timescale -9 -12;
L_0x1380456b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba56670_0 .net/2u *"_ivl_0", 0 0, L_0x1380456b0;  1 drivers
L_0x102f2d710 .concat [ 1 15 0 0], L_0x1380456b0, L_0x102f3d880;
S_0x12ba56730 .scope generate, "genblk2" "genblk2" 4 91, 4 91 0, S_0x12ba51300;
 .timescale -9 -12;
L_0x1380456f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba56930_0 .net/2u *"_ivl_0", 0 0, L_0x1380456f8;  1 drivers
L_0x102f2d830 .concat [ 1 15 0 0], L_0x1380456f8, L_0x102f3daf0;
S_0x12ba569d0 .scope generate, "genblk3" "genblk3" 4 124, 4 124 0, S_0x12ba51300;
 .timescale -9 -12;
L_0x102f2da30 .functor NOT 1, L_0x102f2d950, C4<0>, C4<0>, C4<0>;
v0x12ba56b90_0 .net *"_ivl_0", 0 0, L_0x102f2d950;  1 drivers
v0x12ba56c50_0 .net *"_ivl_1", 0 0, L_0x102f2da30;  1 drivers
v0x12ba56cf0_0 .net *"_ivl_3", 15 0, L_0x102f2dae0;  1 drivers
v0x12ba56da0_0 .net *"_ivl_5", 0 0, L_0x102f2dcd0;  1 drivers
v0x12ba56e50_0 .net *"_ivl_6", 14 0, L_0x102f2dc10;  1 drivers
L_0x138045740 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba56f40_0 .net/2u *"_ivl_7", 0 0, L_0x138045740;  1 drivers
LS_0x102f2dae0_0_0 .concat [ 1 1 1 1], L_0x102f2da30, L_0x102f2da30, L_0x102f2da30, L_0x102f2da30;
LS_0x102f2dae0_0_4 .concat [ 1 1 1 1], L_0x102f2da30, L_0x102f2da30, L_0x102f2da30, L_0x102f2da30;
LS_0x102f2dae0_0_8 .concat [ 1 1 1 1], L_0x102f2da30, L_0x102f2da30, L_0x102f2da30, L_0x102f2da30;
LS_0x102f2dae0_0_12 .concat [ 1 1 1 1], L_0x102f2da30, L_0x102f2da30, L_0x102f2da30, L_0x102f2da30;
L_0x102f2dae0 .concat [ 4 4 4 4], LS_0x102f2dae0_0_0, LS_0x102f2dae0_0_4, LS_0x102f2dae0_0_8, LS_0x102f2dae0_0_12;
LS_0x102f2dfd0_0_0 .concat [ 1 15 2 1], L_0x138045740, L_0x102f2dc10, L_0x102f47240, L_0x102f2dcd0;
LS_0x102f2dfd0_0_4 .concat [ 16 0 0 0], L_0x102f2dae0;
L_0x102f2dfd0 .concat [ 19 16 0 0], LS_0x102f2dfd0_0_0, LS_0x102f2dfd0_0_4;
S_0x12ba56ff0 .scope module, "l2" "LOD_N" 4 104, 4 327 0, S_0x12ba51300;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
P_0x12ba571b0 .param/l "N" 0 4 338, +C4<00000000000000000000000000010000>;
P_0x12ba571f0 .param/l "S" 0 4 339, C4<00000000000000000000000000000100>;
v0x12ba74c10_0 .net "in", 15 0, L_0x102f40c10;  alias, 1 drivers
v0x12ba74ce0_0 .net "out", 3 0, L_0x102f45680;  alias, 1 drivers
v0x12ba74db0_0 .net "vld", 0 0, L_0x102f453d0;  1 drivers
S_0x12ba57390 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x12ba56ff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba57270 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x12ba572b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x12ba74690_0 .net "in", 15 0, L_0x102f40c10;  alias, 1 drivers
v0x12ba74750_0 .net "out", 3 0, L_0x102f45680;  alias, 1 drivers
v0x12ba74810_0 .net "vld", 0 0, L_0x102f453d0;  alias, 1 drivers
L_0x102f42fa0 .part L_0x102f40c10, 0, 8;
L_0x102f45330 .part L_0x102f40c10, 8, 8;
S_0x12ba57710 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12ba57390;
 .timescale -9 -12;
L_0x102f453d0 .functor OR 1, L_0x102f42b90, L_0x102f44f20, C4<0>, C4<0>;
L_0x138046700 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba73e90_0 .net/2u *"_ivl_4", 0 0, L_0x138046700;  1 drivers
v0x12ba73f50_0 .net *"_ivl_6", 3 0, L_0x102f45480;  1 drivers
v0x12ba73ff0_0 .net *"_ivl_8", 3 0, L_0x102f45560;  1 drivers
v0x12ba740a0_0 .net "out_h", 2 0, L_0x102f451d0;  1 drivers
v0x12ba74160_0 .net "out_l", 2 0, L_0x102f42e40;  1 drivers
v0x12ba74230_0 .net "out_vh", 0 0, L_0x102f44f20;  1 drivers
v0x12ba742e0_0 .net "out_vl", 0 0, L_0x102f42b90;  1 drivers
L_0x102f45480 .concat [ 3 1 0 0], L_0x102f451d0, L_0x138046700;
L_0x102f45560 .concat [ 3 1 0 0], L_0x102f42e40, L_0x102f42b90;
L_0x102f45680 .functor MUXZ 4, L_0x102f45560, L_0x102f45480, L_0x102f44f20, C4<>;
S_0x12ba578e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12ba57710;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba575a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x12ba575e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x12ba5d920_0 .net "in", 7 0, L_0x102f45330;  1 drivers
v0x12ba5d9e0_0 .net "out", 2 0, L_0x102f451d0;  alias, 1 drivers
v0x12ba5da90_0 .net "vld", 0 0, L_0x102f44f20;  alias, 1 drivers
L_0x102f43f10 .part L_0x102f45330, 0, 4;
L_0x102f44e40 .part L_0x102f45330, 4, 4;
S_0x12ba57c60 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12ba578e0;
 .timescale -9 -12;
L_0x102f44f20 .functor OR 1, L_0x102f43b00, L_0x102f44a30, C4<0>, C4<0>;
L_0x1380466b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba5d120_0 .net/2u *"_ivl_4", 0 0, L_0x1380466b8;  1 drivers
v0x12ba5d1e0_0 .net *"_ivl_6", 2 0, L_0x102f44fd0;  1 drivers
v0x12ba5d280_0 .net *"_ivl_8", 2 0, L_0x102f450b0;  1 drivers
v0x12ba5d330_0 .net "out_h", 1 0, L_0x102f44ce0;  1 drivers
v0x12ba5d3f0_0 .net "out_l", 1 0, L_0x102f43db0;  1 drivers
v0x12ba5d4c0_0 .net "out_vh", 0 0, L_0x102f44a30;  1 drivers
v0x12ba5d570_0 .net "out_vl", 0 0, L_0x102f43b00;  1 drivers
L_0x102f44fd0 .concat [ 2 1 0 0], L_0x102f44ce0, L_0x1380466b8;
L_0x102f450b0 .concat [ 2 1 0 0], L_0x102f43db0, L_0x102f43b00;
L_0x102f451d0 .functor MUXZ 3, L_0x102f450b0, L_0x102f44fd0, L_0x102f44a30, C4<>;
S_0x12ba57e30 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12ba57c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba57af0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12ba57b30 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12ba5a510_0 .net "in", 3 0, L_0x102f44e40;  1 drivers
v0x12ba5a5d0_0 .net "out", 1 0, L_0x102f44ce0;  alias, 1 drivers
v0x12ba5a680_0 .net "vld", 0 0, L_0x102f44a30;  alias, 1 drivers
L_0x102f443f0 .part L_0x102f44e40, 0, 2;
L_0x102f44910 .part L_0x102f44e40, 2, 2;
S_0x12ba581b0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12ba57e30;
 .timescale -9 -12;
L_0x102f44a30 .functor OR 1, L_0x102f43fb0, L_0x102f44510, C4<0>, C4<0>;
L_0x138046670 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba59d10_0 .net/2u *"_ivl_4", 0 0, L_0x138046670;  1 drivers
v0x12ba59dd0_0 .net *"_ivl_6", 1 0, L_0x102f44ae0;  1 drivers
v0x12ba59e70_0 .net *"_ivl_8", 1 0, L_0x102f44bc0;  1 drivers
v0x12ba59f20_0 .net "out_h", 0 0, L_0x102f447e0;  1 drivers
v0x12ba59fe0_0 .net "out_l", 0 0, L_0x102f442c0;  1 drivers
v0x12ba5a0b0_0 .net "out_vh", 0 0, L_0x102f44510;  1 drivers
v0x12ba5a160_0 .net "out_vl", 0 0, L_0x102f43fb0;  1 drivers
L_0x102f44ae0 .concat [ 1 1 0 0], L_0x102f447e0, L_0x138046670;
L_0x102f44bc0 .concat [ 1 1 0 0], L_0x102f442c0, L_0x102f43fb0;
L_0x102f44ce0 .functor MUXZ 2, L_0x102f44bc0, L_0x102f44ae0, L_0x102f44510, C4<>;
S_0x12ba58380 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12ba581b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba58040 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12ba58080 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12ba58db0_0 .net "in", 1 0, L_0x102f44910;  1 drivers
v0x12ba58e70_0 .net "out", 0 0, L_0x102f447e0;  alias, 1 drivers
v0x12ba58f20_0 .net "vld", 0 0, L_0x102f44510;  alias, 1 drivers
L_0x102f445b0 .part L_0x102f44910, 1, 1;
L_0x102f44740 .part L_0x102f44910, 0, 1;
S_0x12ba58700 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12ba58380;
 .timescale -9 -12;
L_0x102f44690 .functor NOT 1, L_0x102f445b0, C4<0>, C4<0>, C4<0>;
L_0x102f447e0 .functor AND 1, L_0x102f44690, L_0x102f44740, C4<1>, C4<1>;
v0x12ba588d0_0 .net *"_ivl_2", 0 0, L_0x102f445b0;  1 drivers
v0x12ba58990_0 .net *"_ivl_3", 0 0, L_0x102f44690;  1 drivers
v0x12ba58a30_0 .net *"_ivl_5", 0 0, L_0x102f44740;  1 drivers
L_0x102f44510 .reduce/or L_0x102f44910;
S_0x12ba58ac0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba58380;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba58ac0
v0x12ba58d10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12ba58d10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba58d10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_257.542 ;
    %load/vec4 v0x12ba58d10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_257.543, 5;
    %load/vec4 v0x12ba58d10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba58d10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_257.542;
T_257.543 ;
    %end;
S_0x12ba59020 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12ba581b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba591f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12ba59230 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12ba59aa0_0 .net "in", 1 0, L_0x102f443f0;  1 drivers
v0x12ba59b60_0 .net "out", 0 0, L_0x102f442c0;  alias, 1 drivers
v0x12ba59c10_0 .net "vld", 0 0, L_0x102f43fb0;  alias, 1 drivers
L_0x102f44090 .part L_0x102f443f0, 1, 1;
L_0x102f44220 .part L_0x102f443f0, 0, 1;
S_0x12ba59400 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12ba59020;
 .timescale -9 -12;
L_0x102f44170 .functor NOT 1, L_0x102f44090, C4<0>, C4<0>, C4<0>;
L_0x102f442c0 .functor AND 1, L_0x102f44170, L_0x102f44220, C4<1>, C4<1>;
v0x12ba595c0_0 .net *"_ivl_2", 0 0, L_0x102f44090;  1 drivers
v0x12ba59680_0 .net *"_ivl_3", 0 0, L_0x102f44170;  1 drivers
v0x12ba59720_0 .net *"_ivl_5", 0 0, L_0x102f44220;  1 drivers
L_0x102f43fb0 .reduce/or L_0x102f443f0;
S_0x12ba597b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba59020;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba597b0
v0x12ba59a00_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12ba59a00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba59a00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_258.544 ;
    %load/vec4 v0x12ba59a00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_258.545, 5;
    %load/vec4 v0x12ba59a00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba59a00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_258.544;
T_258.545 ;
    %end;
S_0x12ba5a210 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba57e30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba5a210
v0x12ba5a460_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.l2.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12ba5a460_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba5a460_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_259.546 ;
    %load/vec4 v0x12ba5a460_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_259.547, 5;
    %load/vec4 v0x12ba5a460_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba5a460_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_259.546;
T_259.547 ;
    %end;
S_0x12ba5a780 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12ba57c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba5a950 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12ba5a990 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12ba5ceb0_0 .net "in", 3 0, L_0x102f43f10;  1 drivers
v0x12ba5cf70_0 .net "out", 1 0, L_0x102f43db0;  alias, 1 drivers
v0x12ba5d020_0 .net "vld", 0 0, L_0x102f43b00;  alias, 1 drivers
L_0x102f434c0 .part L_0x102f43f10, 0, 2;
L_0x102f439e0 .part L_0x102f43f10, 2, 2;
S_0x12ba5ab60 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12ba5a780;
 .timescale -9 -12;
L_0x102f43b00 .functor OR 1, L_0x102f430c0, L_0x102f435e0, C4<0>, C4<0>;
L_0x138046628 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba5c6b0_0 .net/2u *"_ivl_4", 0 0, L_0x138046628;  1 drivers
v0x12ba5c770_0 .net *"_ivl_6", 1 0, L_0x102f43bb0;  1 drivers
v0x12ba5c810_0 .net *"_ivl_8", 1 0, L_0x102f43c90;  1 drivers
v0x12ba5c8c0_0 .net "out_h", 0 0, L_0x102f438b0;  1 drivers
v0x12ba5c980_0 .net "out_l", 0 0, L_0x102f43390;  1 drivers
v0x12ba5ca50_0 .net "out_vh", 0 0, L_0x102f435e0;  1 drivers
v0x12ba5cb00_0 .net "out_vl", 0 0, L_0x102f430c0;  1 drivers
L_0x102f43bb0 .concat [ 1 1 0 0], L_0x102f438b0, L_0x138046628;
L_0x102f43c90 .concat [ 1 1 0 0], L_0x102f43390, L_0x102f430c0;
L_0x102f43db0 .functor MUXZ 2, L_0x102f43c90, L_0x102f43bb0, L_0x102f435e0, C4<>;
S_0x12ba5ad20 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12ba5ab60;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba5aa10 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12ba5aa50 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12ba5b750_0 .net "in", 1 0, L_0x102f439e0;  1 drivers
v0x12ba5b810_0 .net "out", 0 0, L_0x102f438b0;  alias, 1 drivers
v0x12ba5b8c0_0 .net "vld", 0 0, L_0x102f435e0;  alias, 1 drivers
L_0x102f43680 .part L_0x102f439e0, 1, 1;
L_0x102f43810 .part L_0x102f439e0, 0, 1;
S_0x12ba5b0a0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12ba5ad20;
 .timescale -9 -12;
L_0x102f43760 .functor NOT 1, L_0x102f43680, C4<0>, C4<0>, C4<0>;
L_0x102f438b0 .functor AND 1, L_0x102f43760, L_0x102f43810, C4<1>, C4<1>;
v0x12ba5b270_0 .net *"_ivl_2", 0 0, L_0x102f43680;  1 drivers
v0x12ba5b330_0 .net *"_ivl_3", 0 0, L_0x102f43760;  1 drivers
v0x12ba5b3d0_0 .net *"_ivl_5", 0 0, L_0x102f43810;  1 drivers
L_0x102f435e0 .reduce/or L_0x102f439e0;
S_0x12ba5b460 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba5ad20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba5b460
v0x12ba5b6b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12ba5b6b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba5b6b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_260.548 ;
    %load/vec4 v0x12ba5b6b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_260.549, 5;
    %load/vec4 v0x12ba5b6b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba5b6b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_260.548;
T_260.549 ;
    %end;
S_0x12ba5b9c0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12ba5ab60;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba5bb90 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12ba5bbd0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12ba5c440_0 .net "in", 1 0, L_0x102f434c0;  1 drivers
v0x12ba5c500_0 .net "out", 0 0, L_0x102f43390;  alias, 1 drivers
v0x12ba5c5b0_0 .net "vld", 0 0, L_0x102f430c0;  alias, 1 drivers
L_0x102f43160 .part L_0x102f434c0, 1, 1;
L_0x102f432f0 .part L_0x102f434c0, 0, 1;
S_0x12ba5bda0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12ba5b9c0;
 .timescale -9 -12;
L_0x102f43240 .functor NOT 1, L_0x102f43160, C4<0>, C4<0>, C4<0>;
L_0x102f43390 .functor AND 1, L_0x102f43240, L_0x102f432f0, C4<1>, C4<1>;
v0x12ba5bf60_0 .net *"_ivl_2", 0 0, L_0x102f43160;  1 drivers
v0x12ba5c020_0 .net *"_ivl_3", 0 0, L_0x102f43240;  1 drivers
v0x12ba5c0c0_0 .net *"_ivl_5", 0 0, L_0x102f432f0;  1 drivers
L_0x102f430c0 .reduce/or L_0x102f434c0;
S_0x12ba5c150 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba5b9c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba5c150
v0x12ba5c3a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12ba5c3a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba5c3a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_261.550 ;
    %load/vec4 v0x12ba5c3a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_261.551, 5;
    %load/vec4 v0x12ba5c3a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba5c3a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_261.550;
T_261.551 ;
    %end;
S_0x12ba5cbb0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba5a780;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba5cbb0
v0x12ba5ce00_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.l2.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12ba5ce00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba5ce00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_262.552 ;
    %load/vec4 v0x12ba5ce00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_262.553, 5;
    %load/vec4 v0x12ba5ce00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba5ce00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_262.552;
T_262.553 ;
    %end;
S_0x12ba5d620 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba578e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba5d620
v0x12ba5d870_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.l2.l1.genblk1.h.log2 ;
    %load/vec4 v0x12ba5d870_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba5d870_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_263.554 ;
    %load/vec4 v0x12ba5d870_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_263.555, 5;
    %load/vec4 v0x12ba5d870_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba5d870_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_263.554;
T_263.555 ;
    %end;
S_0x12ba5db90 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12ba57710;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba5dd60 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x12ba5dda0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x12ba73c20_0 .net "in", 7 0, L_0x102f42fa0;  1 drivers
v0x12ba73ce0_0 .net "out", 2 0, L_0x102f42e40;  alias, 1 drivers
v0x12ba73d90_0 .net "vld", 0 0, L_0x102f42b90;  alias, 1 drivers
L_0x102f41b80 .part L_0x102f42fa0, 0, 4;
L_0x102f42ab0 .part L_0x102f42fa0, 4, 4;
S_0x12ba5df70 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12ba5db90;
 .timescale -9 -12;
L_0x102f42b90 .functor OR 1, L_0x102f41770, L_0x102f426a0, C4<0>, C4<0>;
L_0x1380465e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba73420_0 .net/2u *"_ivl_4", 0 0, L_0x1380465e0;  1 drivers
v0x12ba734e0_0 .net *"_ivl_6", 2 0, L_0x102f42c40;  1 drivers
v0x12ba73580_0 .net *"_ivl_8", 2 0, L_0x102f42d20;  1 drivers
v0x12ba73630_0 .net "out_h", 1 0, L_0x102f42950;  1 drivers
v0x12ba736f0_0 .net "out_l", 1 0, L_0x102f41a20;  1 drivers
v0x12ba737c0_0 .net "out_vh", 0 0, L_0x102f426a0;  1 drivers
v0x12ba73870_0 .net "out_vl", 0 0, L_0x102f41770;  1 drivers
L_0x102f42c40 .concat [ 2 1 0 0], L_0x102f42950, L_0x1380465e0;
L_0x102f42d20 .concat [ 2 1 0 0], L_0x102f41a20, L_0x102f41770;
L_0x102f42e40 .functor MUXZ 3, L_0x102f42d20, L_0x102f42c40, L_0x102f426a0, C4<>;
S_0x12ba5e130 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12ba5df70;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba5de20 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12ba5de60 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12ba60810_0 .net "in", 3 0, L_0x102f42ab0;  1 drivers
v0x12ba608d0_0 .net "out", 1 0, L_0x102f42950;  alias, 1 drivers
v0x12ba60980_0 .net "vld", 0 0, L_0x102f426a0;  alias, 1 drivers
L_0x102f42060 .part L_0x102f42ab0, 0, 2;
L_0x102f42580 .part L_0x102f42ab0, 2, 2;
S_0x12ba5e4b0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12ba5e130;
 .timescale -9 -12;
L_0x102f426a0 .functor OR 1, L_0x102f41c20, L_0x102f42180, C4<0>, C4<0>;
L_0x138046598 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba60010_0 .net/2u *"_ivl_4", 0 0, L_0x138046598;  1 drivers
v0x12ba600d0_0 .net *"_ivl_6", 1 0, L_0x102f42750;  1 drivers
v0x12ba60170_0 .net *"_ivl_8", 1 0, L_0x102f42830;  1 drivers
v0x12ba60220_0 .net "out_h", 0 0, L_0x102f42450;  1 drivers
v0x12ba602e0_0 .net "out_l", 0 0, L_0x102f41f30;  1 drivers
v0x12ba603b0_0 .net "out_vh", 0 0, L_0x102f42180;  1 drivers
v0x12ba60460_0 .net "out_vl", 0 0, L_0x102f41c20;  1 drivers
L_0x102f42750 .concat [ 1 1 0 0], L_0x102f42450, L_0x138046598;
L_0x102f42830 .concat [ 1 1 0 0], L_0x102f41f30, L_0x102f41c20;
L_0x102f42950 .functor MUXZ 2, L_0x102f42830, L_0x102f42750, L_0x102f42180, C4<>;
S_0x12ba5e680 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12ba5e4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba5e340 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12ba5e380 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12ba5f0b0_0 .net "in", 1 0, L_0x102f42580;  1 drivers
v0x12ba5f170_0 .net "out", 0 0, L_0x102f42450;  alias, 1 drivers
v0x12ba5f220_0 .net "vld", 0 0, L_0x102f42180;  alias, 1 drivers
L_0x102f42220 .part L_0x102f42580, 1, 1;
L_0x102f423b0 .part L_0x102f42580, 0, 1;
S_0x12ba5ea00 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12ba5e680;
 .timescale -9 -12;
L_0x102f42300 .functor NOT 1, L_0x102f42220, C4<0>, C4<0>, C4<0>;
L_0x102f42450 .functor AND 1, L_0x102f42300, L_0x102f423b0, C4<1>, C4<1>;
v0x12ba5ebd0_0 .net *"_ivl_2", 0 0, L_0x102f42220;  1 drivers
v0x12ba5ec90_0 .net *"_ivl_3", 0 0, L_0x102f42300;  1 drivers
v0x12ba5ed30_0 .net *"_ivl_5", 0 0, L_0x102f423b0;  1 drivers
L_0x102f42180 .reduce/or L_0x102f42580;
S_0x12ba5edc0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba5e680;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba5edc0
v0x12ba5f010_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12ba5f010_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba5f010_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_264.556 ;
    %load/vec4 v0x12ba5f010_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_264.557, 5;
    %load/vec4 v0x12ba5f010_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba5f010_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_264.556;
T_264.557 ;
    %end;
S_0x12ba5f320 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12ba5e4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba5f4f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12ba5f530 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12ba5fda0_0 .net "in", 1 0, L_0x102f42060;  1 drivers
v0x12ba5fe60_0 .net "out", 0 0, L_0x102f41f30;  alias, 1 drivers
v0x12ba5ff10_0 .net "vld", 0 0, L_0x102f41c20;  alias, 1 drivers
L_0x102f41d00 .part L_0x102f42060, 1, 1;
L_0x102f41e90 .part L_0x102f42060, 0, 1;
S_0x12ba5f700 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12ba5f320;
 .timescale -9 -12;
L_0x102f41de0 .functor NOT 1, L_0x102f41d00, C4<0>, C4<0>, C4<0>;
L_0x102f41f30 .functor AND 1, L_0x102f41de0, L_0x102f41e90, C4<1>, C4<1>;
v0x12ba5f8c0_0 .net *"_ivl_2", 0 0, L_0x102f41d00;  1 drivers
v0x12ba5f980_0 .net *"_ivl_3", 0 0, L_0x102f41de0;  1 drivers
v0x12ba5fa20_0 .net *"_ivl_5", 0 0, L_0x102f41e90;  1 drivers
L_0x102f41c20 .reduce/or L_0x102f42060;
S_0x12ba5fab0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba5f320;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba5fab0
v0x12ba5fd00_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12ba5fd00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba5fd00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_265.558 ;
    %load/vec4 v0x12ba5fd00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_265.559, 5;
    %load/vec4 v0x12ba5fd00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba5fd00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_265.558;
T_265.559 ;
    %end;
S_0x12ba60510 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba5e130;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba60510
v0x12ba60760_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.l2.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12ba60760_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba60760_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_266.560 ;
    %load/vec4 v0x12ba60760_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_266.561, 5;
    %load/vec4 v0x12ba60760_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba60760_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_266.560;
T_266.561 ;
    %end;
S_0x12ba60a80 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12ba5df70;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba60c50 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12ba60c90 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12ba731b0_0 .net "in", 3 0, L_0x102f41b80;  1 drivers
v0x12ba73270_0 .net "out", 1 0, L_0x102f41a20;  alias, 1 drivers
v0x12ba73320_0 .net "vld", 0 0, L_0x102f41770;  alias, 1 drivers
L_0x102f41130 .part L_0x102f41b80, 0, 2;
L_0x102f41650 .part L_0x102f41b80, 2, 2;
S_0x12ba60e60 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12ba60a80;
 .timescale -9 -12;
L_0x102f41770 .functor OR 1, L_0x102f40ac0, L_0x102f41250, C4<0>, C4<0>;
L_0x138046550 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba729b0_0 .net/2u *"_ivl_4", 0 0, L_0x138046550;  1 drivers
v0x12ba72a70_0 .net *"_ivl_6", 1 0, L_0x102f41820;  1 drivers
v0x12ba72b10_0 .net *"_ivl_8", 1 0, L_0x102f41900;  1 drivers
v0x12ba72bc0_0 .net "out_h", 0 0, L_0x102f41520;  1 drivers
v0x12ba72c80_0 .net "out_l", 0 0, L_0x102f41000;  1 drivers
v0x12ba72d50_0 .net "out_vh", 0 0, L_0x102f41250;  1 drivers
v0x12ba72e00_0 .net "out_vl", 0 0, L_0x102f40ac0;  1 drivers
L_0x102f41820 .concat [ 1 1 0 0], L_0x102f41520, L_0x138046550;
L_0x102f41900 .concat [ 1 1 0 0], L_0x102f41000, L_0x102f40ac0;
L_0x102f41a20 .functor MUXZ 2, L_0x102f41900, L_0x102f41820, L_0x102f41250, C4<>;
S_0x12ba61020 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12ba60e60;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba60d10 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12ba60d50 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12ba61a50_0 .net "in", 1 0, L_0x102f41650;  1 drivers
v0x12ba61b10_0 .net "out", 0 0, L_0x102f41520;  alias, 1 drivers
v0x12ba61bc0_0 .net "vld", 0 0, L_0x102f41250;  alias, 1 drivers
L_0x102f412f0 .part L_0x102f41650, 1, 1;
L_0x102f41480 .part L_0x102f41650, 0, 1;
S_0x12ba613a0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12ba61020;
 .timescale -9 -12;
L_0x102f413d0 .functor NOT 1, L_0x102f412f0, C4<0>, C4<0>, C4<0>;
L_0x102f41520 .functor AND 1, L_0x102f413d0, L_0x102f41480, C4<1>, C4<1>;
v0x12ba61570_0 .net *"_ivl_2", 0 0, L_0x102f412f0;  1 drivers
v0x12ba61630_0 .net *"_ivl_3", 0 0, L_0x102f413d0;  1 drivers
v0x12ba616d0_0 .net *"_ivl_5", 0 0, L_0x102f41480;  1 drivers
L_0x102f41250 .reduce/or L_0x102f41650;
S_0x12ba61760 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba61020;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba61760
v0x12ba619b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12ba619b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba619b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_267.562 ;
    %load/vec4 v0x12ba619b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_267.563, 5;
    %load/vec4 v0x12ba619b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba619b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_267.562;
T_267.563 ;
    %end;
S_0x12ba61cc0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12ba60e60;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba61e90 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12ba61ed0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12ba62740_0 .net "in", 1 0, L_0x102f41130;  1 drivers
v0x12ba62800_0 .net "out", 0 0, L_0x102f41000;  alias, 1 drivers
v0x12ba628b0_0 .net "vld", 0 0, L_0x102f40ac0;  alias, 1 drivers
L_0x102f40e10 .part L_0x102f41130, 1, 1;
L_0x102f40f60 .part L_0x102f41130, 0, 1;
S_0x12ba620a0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12ba61cc0;
 .timescale -9 -12;
L_0x102f40eb0 .functor NOT 1, L_0x102f40e10, C4<0>, C4<0>, C4<0>;
L_0x102f41000 .functor AND 1, L_0x102f40eb0, L_0x102f40f60, C4<1>, C4<1>;
v0x12ba62260_0 .net *"_ivl_2", 0 0, L_0x102f40e10;  1 drivers
v0x12ba62320_0 .net *"_ivl_3", 0 0, L_0x102f40eb0;  1 drivers
v0x12ba623c0_0 .net *"_ivl_5", 0 0, L_0x102f40f60;  1 drivers
L_0x102f40ac0 .reduce/or L_0x102f41130;
S_0x12ba62450 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba61cc0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba62450
v0x12ba626a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12ba626a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba626a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_268.564 ;
    %load/vec4 v0x12ba626a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_268.565, 5;
    %load/vec4 v0x12ba626a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba626a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_268.564;
T_268.565 ;
    %end;
S_0x12ba72eb0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba60a80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba72eb0
v0x12ba73100_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.l2.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12ba73100_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba73100_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_269.566 ;
    %load/vec4 v0x12ba73100_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_269.567, 5;
    %load/vec4 v0x12ba73100_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba73100_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_269.566;
T_269.567 ;
    %end;
S_0x12ba73920 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba5db90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba73920
v0x12ba73b70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.l2.l1.genblk1.l.log2 ;
    %load/vec4 v0x12ba73b70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba73b70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_270.568 ;
    %load/vec4 v0x12ba73b70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_270.569, 5;
    %load/vec4 v0x12ba73b70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba73b70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_270.568;
T_270.569 ;
    %end;
S_0x12ba74390 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba57390;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba74390
v0x12ba745e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.l2.l1.log2 ;
    %load/vec4 v0x12ba745e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba745e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_271.570 ;
    %load/vec4 v0x12ba745e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_271.571, 5;
    %load/vec4 v0x12ba745e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba745e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_271.570;
T_271.571 ;
    %end;
S_0x12ba74900 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x12ba56ff0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba74900
v0x12ba74b60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.l2.log2 ;
    %load/vec4 v0x12ba74b60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba74b60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_272.572 ;
    %load/vec4 v0x12ba74b60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_272.573, 5;
    %load/vec4 v0x12ba74b60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba74b60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_272.572;
T_272.573 ;
    %end;
S_0x12ba74e70 .scope function.vec4.s32, "log2" "log2" 4 4, 4 4 0, S_0x12ba51300;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba74e70
v0x12ba750e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.log2 ;
    %load/vec4 v0x12ba750e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba750e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_273.574 ;
    %load/vec4 v0x12ba750e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_273.575, 5;
    %load/vec4 v0x12ba750e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba750e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_273.574;
T_273.575 ;
    %end;
S_0x12ba75190 .scope module, "sub3" "sub_N" 4 114, 4 194 0, S_0x12ba51300;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x12ba568f0 .param/l "N" 0 4 195, C4<0000000000000000000000000000000111>;
L_0x1380468b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba75a20_0 .net/2u *"_ivl_0", 0 0, L_0x1380468b0;  1 drivers
L_0x1380468f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba75ae0_0 .net/2u *"_ivl_4", 0 0, L_0x1380468f8;  1 drivers
v0x12ba75b80_0 .net "a", 6 0, L_0x102f47120;  1 drivers
v0x12ba75c30_0 .net "ain", 7 0, L_0x102f46d60;  1 drivers
v0x12ba75cf0_0 .net "b", 6 0, L_0x102f46be0;  1 drivers
v0x12ba75dd0_0 .net "bin", 7 0, L_0x102f46e80;  1 drivers
v0x12ba75e70_0 .net "c", 7 0, L_0x102f46fa0;  alias, 1 drivers
L_0x102f46d60 .concat [ 7 1 0 0], L_0x102f47120, L_0x1380468b0;
L_0x102f46e80 .concat [ 7 1 0 0], L_0x102f46be0, L_0x1380468f8;
S_0x12ba75540 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x12ba75190;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x12ba75710 .param/l "N" 0 4 215, C4<0000000000000000000000000000000111>;
v0x12ba75410_0 .net "a", 7 0, L_0x102f46d60;  alias, 1 drivers
v0x12ba75860_0 .net "b", 7 0, L_0x102f46e80;  alias, 1 drivers
v0x12ba75910_0 .net "c", 7 0, L_0x102f46fa0;  alias, 1 drivers
L_0x102f46fa0 .arith/sub 8, L_0x102f46d60, L_0x102f46e80;
S_0x12ba75f60 .scope module, "uut_abs_regime1" "abs_regime" 4 70, 4 252 0, S_0x12ba51300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 4 "regime";
    .port_info 2 /OUTPUT 5 "regime_N";
P_0x12ba76120 .param/l "N" 0 4 253, C4<00000000000000000000000000000100>;
L_0x138046088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba76290_0 .net/2u *"_ivl_0", 0 0, L_0x138046088;  1 drivers
v0x12ba76350_0 .net *"_ivl_11", 4 0, L_0x102f3de50;  1 drivers
v0x12ba763f0_0 .net *"_ivl_2", 4 0, L_0x102f3dc90;  1 drivers
L_0x1380460d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba76480_0 .net/2u *"_ivl_4", 0 0, L_0x1380460d0;  1 drivers
v0x12ba76510_0 .net *"_ivl_6", 4 0, L_0x102f3dd30;  1 drivers
L_0x138046118 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x12ba765e0_0 .net *"_ivl_8", 4 0, L_0x138046118;  1 drivers
v0x12ba76690_0 .net "rc", 0 0, L_0x102f3d330;  alias, 1 drivers
v0x12ba76730_0 .net "regime", 3 0, L_0x102f3d520;  alias, 1 drivers
v0x12ba767e0_0 .net "regime_N", 4 0, L_0x102f3df50;  alias, 1 drivers
L_0x102f3dc90 .concat [ 4 1 0 0], L_0x102f3d520, L_0x138046088;
L_0x102f3dd30 .concat [ 4 1 0 0], L_0x102f3d520, L_0x1380460d0;
L_0x102f3de50 .arith/sub 5, L_0x138046118, L_0x102f3dd30;
L_0x102f3df50 .functor MUXZ 5, L_0x102f3de50, L_0x102f3dc90, L_0x102f3d330, C4<>;
S_0x12ba76940 .scope module, "uut_abs_regime2" "abs_regime" 4 71, 4 252 0, S_0x12ba51300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 4 "regime";
    .port_info 2 /OUTPUT 5 "regime_N";
P_0x12ba765a0 .param/l "N" 0 4 253, C4<00000000000000000000000000000100>;
L_0x138046160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba76c30_0 .net/2u *"_ivl_0", 0 0, L_0x138046160;  1 drivers
v0x12ba76cf0_0 .net *"_ivl_11", 4 0, L_0x102f3e2b0;  1 drivers
v0x12ba76d90_0 .net *"_ivl_2", 4 0, L_0x102f3e0b0;  1 drivers
L_0x1380461a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba76e20_0 .net/2u *"_ivl_4", 0 0, L_0x1380461a8;  1 drivers
v0x12ba76eb0_0 .net *"_ivl_6", 4 0, L_0x102f3e190;  1 drivers
L_0x1380461f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x12ba76f80_0 .net *"_ivl_8", 4 0, L_0x1380461f0;  1 drivers
v0x12ba77030_0 .net "rc", 0 0, L_0x102f3d080;  alias, 1 drivers
v0x12ba770d0_0 .net "regime", 3 0, L_0x102f3d3d0;  alias, 1 drivers
v0x12ba77180_0 .net "regime_N", 4 0, L_0x102f3e3f0;  alias, 1 drivers
L_0x102f3e0b0 .concat [ 4 1 0 0], L_0x102f3d3d0, L_0x138046160;
L_0x102f3e190 .concat [ 4 1 0 0], L_0x102f3d3d0, L_0x1380461a8;
L_0x102f3e2b0 .arith/sub 5, L_0x1380461f0, L_0x102f3e190;
L_0x102f3e3f0 .functor MUXZ 5, L_0x102f3e2b0, L_0x102f3e0b0, L_0x102f3d080, C4<>;
S_0x12ba772e0 .scope module, "uut_add_mantovf" "add_1" 4 115, 4 243 0, S_0x12ba51300;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 1 "mant_ovf";
    .port_info 2 /OUTPUT 8 "c";
P_0x12ba76f40 .param/l "N" 0 4 244, C4<0000000000000000000000000000000111>;
v0x12ba774e0_0 .net *"_ivl_0", 7 0, L_0x102f46c80;  1 drivers
L_0x138046988 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x12ba77620_0 .net *"_ivl_3", 6 0, L_0x138046988;  1 drivers
v0x12ba776d0_0 .net "a", 7 0, L_0x102f46fa0;  alias, 1 drivers
v0x12ba777c0_0 .net "c", 7 0, L_0x102f473d0;  alias, 1 drivers
v0x12ba77870_0 .net "mant_ovf", 0 0, L_0x102f47550;  1 drivers
L_0x102f46c80 .concat [ 1 7 0 0], L_0x102f47550, L_0x138046988;
L_0x102f473d0 .arith/sum 8, L_0x102f46fa0, L_0x102f46c80;
S_0x12ba77960 .scope module, "uut_add_sub_N" "add_sub_N" 4 98, 4 230 0, S_0x12ba51300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "op";
    .port_info 1 /INPUT 16 "a";
    .port_info 2 /INPUT 16 "b";
    .port_info 3 /OUTPUT 17 "c";
P_0x12ba77b20 .param/l "N" 0 4 231, +C4<00000000000000000000000000010000>;
v0x12ba79700_0 .net "a", 15 0, L_0x102f2d830;  alias, 1 drivers
v0x12ba797f0_0 .net "b", 15 0, L_0x102f3ff70;  alias, 1 drivers
v0x12ba79880_0 .net "c", 16 0, L_0x102f40660;  alias, 1 drivers
v0x12ba79910_0 .net "c_add", 16 0, L_0x102f40260;  1 drivers
v0x12ba799f0_0 .net "c_sub", 16 0, L_0x102f40560;  1 drivers
v0x12ba79b00_0 .net "op", 0 0, L_0x102f3d180;  alias, 1 drivers
L_0x102f40660 .functor MUXZ 17, L_0x102f40560, L_0x102f40260, L_0x102f3d180, C4<>;
S_0x12ba77ca0 .scope module, "a11" "add_N" 4 237, 4 204 0, S_0x12ba77960;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x12ba77e70 .param/l "N" 0 4 205, +C4<00000000000000000000000000010000>;
L_0x138046430 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba78460_0 .net/2u *"_ivl_0", 0 0, L_0x138046430;  1 drivers
L_0x138046478 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba78520_0 .net/2u *"_ivl_4", 0 0, L_0x138046478;  1 drivers
v0x12ba785c0_0 .net "a", 15 0, L_0x102f2d830;  alias, 1 drivers
v0x12ba78670_0 .net "ain", 16 0, L_0x102f40020;  1 drivers
v0x12ba78730_0 .net "b", 15 0, L_0x102f3ff70;  alias, 1 drivers
v0x12ba78800_0 .net "bin", 16 0, L_0x102f40140;  1 drivers
v0x12ba788b0_0 .net "c", 16 0, L_0x102f40260;  alias, 1 drivers
L_0x102f40020 .concat [ 16 1 0 0], L_0x102f2d830, L_0x138046430;
L_0x102f40140 .concat [ 16 1 0 0], L_0x102f3ff70, L_0x138046478;
S_0x12ba77f80 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x12ba77ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x12ba78150 .param/l "N" 0 4 223, +C4<00000000000000000000000000010000>;
v0x12ba78260_0 .net "a", 16 0, L_0x102f40020;  alias, 1 drivers
v0x12ba78320_0 .net "b", 16 0, L_0x102f40140;  alias, 1 drivers
v0x12ba783c0_0 .net "c", 16 0, L_0x102f40260;  alias, 1 drivers
L_0x102f40260 .arith/sum 17, L_0x102f40020, L_0x102f40140;
S_0x12ba789a0 .scope module, "s11" "sub_N" 4 238, 4 194 0, S_0x12ba77960;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x12ba78b70 .param/l "N" 0 4 195, +C4<00000000000000000000000000010000>;
L_0x1380464c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba791b0_0 .net/2u *"_ivl_0", 0 0, L_0x1380464c0;  1 drivers
L_0x138046508 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba79270_0 .net/2u *"_ivl_4", 0 0, L_0x138046508;  1 drivers
v0x12ba79310_0 .net "a", 15 0, L_0x102f2d830;  alias, 1 drivers
v0x12ba793e0_0 .net "ain", 16 0, L_0x102f40360;  1 drivers
v0x12ba79490_0 .net "b", 15 0, L_0x102f3ff70;  alias, 1 drivers
v0x12ba795a0_0 .net "bin", 16 0, L_0x102f40440;  1 drivers
v0x12ba79630_0 .net "c", 16 0, L_0x102f40560;  alias, 1 drivers
L_0x102f40360 .concat [ 16 1 0 0], L_0x102f2d830, L_0x1380464c0;
L_0x102f40440 .concat [ 16 1 0 0], L_0x102f3ff70, L_0x138046508;
S_0x12ba78ce0 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x12ba789a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x12ba78ea0 .param/l "N" 0 4 215, +C4<00000000000000000000000000010000>;
v0x12ba78fb0_0 .net "a", 16 0, L_0x102f40360;  alias, 1 drivers
v0x12ba79070_0 .net "b", 16 0, L_0x102f40440;  alias, 1 drivers
v0x12ba79110_0 .net "c", 16 0, L_0x102f40560;  alias, 1 drivers
L_0x102f40560 .arith/sub 17, L_0x102f40360, L_0x102f40440;
S_0x12ba79bb0 .scope module, "uut_add_ulp" "add_N" 4 143, 4 204 0, S_0x12ba51300;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x12ba79d70 .param/l "N" 0 4 205, +C4<00000000000000000000000000010000>;
L_0x138046c10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba7a3c0_0 .net/2u *"_ivl_0", 0 0, L_0x138046c10;  1 drivers
L_0x138046c58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba7a480_0 .net/2u *"_ivl_4", 0 0, L_0x138046c58;  1 drivers
v0x12ba7a520_0 .net "a", 15 0, L_0x102f4a490;  1 drivers
v0x12ba7a5d0_0 .net "ain", 16 0, L_0x102f49820;  1 drivers
v0x12ba7a690_0 .net "b", 15 0, L_0x102f49dc0;  alias, 1 drivers
v0x12ba7a770_0 .net "bin", 16 0, L_0x102f49940;  1 drivers
v0x12ba7a810_0 .net "c", 16 0, L_0x102f4a390;  alias, 1 drivers
L_0x102f49820 .concat [ 16 1 0 0], L_0x102f4a490, L_0x138046c10;
L_0x102f49940 .concat [ 16 1 0 0], L_0x102f49dc0, L_0x138046c58;
S_0x12ba79ee0 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x12ba79bb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x12ba7a0b0 .param/l "N" 0 4 223, +C4<00000000000000000000000000010000>;
v0x12ba7a1c0_0 .net "a", 16 0, L_0x102f49820;  alias, 1 drivers
v0x12ba7a280_0 .net "b", 16 0, L_0x102f49940;  alias, 1 drivers
v0x12ba7a320_0 .net "c", 16 0, L_0x102f4a390;  alias, 1 drivers
L_0x102f4a390 .arith/sum 17, L_0x102f49820, L_0x102f49940;
S_0x12ba7a900 .scope module, "uut_de1" "data_extract_v1" 4 42, 4 155 0, S_0x12ba51300;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 4 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 14 "mant";
P_0x12ba7aac0 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000100>;
P_0x12ba7ab00 .param/l "N" 0 4 165, +C4<00000000000000000000000000010000>;
P_0x12ba7ab40 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x102f2f950 .functor BUFZ 16, L_0x102f2f520, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x102f2fae0 .functor NOT 16, L_0x102f2f950, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x138045a10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x102f34840 .functor XOR 1, L_0x102f2f9c0, L_0x138045a10, C4<0>, C4<0>;
v0x12ba8a8b0_0 .net/2u *"_ivl_10", 0 0, L_0x138045a10;  1 drivers
v0x12ba8a960_0 .net *"_ivl_12", 0 0, L_0x102f34840;  1 drivers
L_0x138045a58 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x12ba8aa10_0 .net/2u *"_ivl_16", 3 0, L_0x138045a58;  1 drivers
v0x12ba8aad0_0 .net *"_ivl_18", 3 0, L_0x102f34a90;  1 drivers
v0x12ba8ab80_0 .net *"_ivl_23", 13 0, L_0x102f35db0;  1 drivers
L_0x138045bc0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12ba8ac70_0 .net/2u *"_ivl_24", 1 0, L_0x138045bc0;  1 drivers
v0x12ba8ad20_0 .net *"_ivl_4", 15 0, L_0x102f2fae0;  1 drivers
v0x12ba8add0_0 .net *"_ivl_9", 14 0, L_0x102f347a0;  1 drivers
v0x12ba8ae80_0 .net "exp", 1 0, L_0x102f35fb0;  alias, 1 drivers
v0x12ba8af90_0 .net "in", 15 0, L_0x102f2f520;  alias, 1 drivers
v0x12ba8b040_0 .net "k", 3 0, L_0x102f34600;  1 drivers
v0x12ba8b0e0_0 .net "mant", 13 0, L_0x102f360e0;  alias, 1 drivers
v0x12ba8b190_0 .net "rc", 0 0, L_0x102f2f9c0;  alias, 1 drivers
v0x12ba8b230_0 .net "regime", 3 0, L_0x102f34b90;  alias, 1 drivers
v0x12ba8b2e0_0 .net "xin", 15 0, L_0x102f2f950;  1 drivers
v0x12ba8b390_0 .net "xin_r", 15 0, L_0x102f2fb50;  1 drivers
v0x12ba8b440_0 .net "xin_tmp", 15 0, L_0x102f35cc0;  1 drivers
L_0x102f2f9c0 .part L_0x102f2f950, 14, 1;
L_0x102f2fb50 .functor MUXZ 16, L_0x102f2f950, L_0x102f2fae0, L_0x102f2f9c0, C4<>;
L_0x102f347a0 .part L_0x102f2fb50, 0, 15;
L_0x102f34930 .concat [ 1 15 0 0], L_0x102f34840, L_0x102f347a0;
L_0x102f34a90 .arith/sub 4, L_0x102f34600, L_0x138045a58;
L_0x102f34b90 .functor MUXZ 4, L_0x102f34600, L_0x102f34a90, L_0x102f2f9c0, C4<>;
L_0x102f35db0 .part L_0x102f2f950, 0, 14;
L_0x102f35e90 .concat [ 2 14 0 0], L_0x138045bc0, L_0x102f35db0;
L_0x102f35fb0 .part L_0x102f35cc0, 14, 2;
L_0x102f360e0 .part L_0x102f35cc0, 0, 14;
S_0x12ba7ad30 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x12ba7a900;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba7ad30
v0x12ba7afc0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de1.log2 ;
    %load/vec4 v0x12ba7afc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba7afc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_274.576 ;
    %load/vec4 v0x12ba7afc0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_274.577, 5;
    %load/vec4 v0x12ba7afc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba7afc0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_274.576;
T_274.577 ;
    %end;
S_0x12ba7b070 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x12ba7a900;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x12ba7b240 .param/l "N" 0 4 286, +C4<00000000000000000000000000010000>;
P_0x12ba7b280 .param/l "S" 0 4 287, C4<00000000000000000000000000000100>;
L_0x102f35cc0 .functor BUFZ 16, L_0x102f35750, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x138045b78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba7c3c0_0 .net *"_ivl_10", 0 0, L_0x138045b78;  1 drivers
v0x12ba7c480_0 .net *"_ivl_5", 0 0, L_0x102f35870;  1 drivers
v0x12ba7c530_0 .net *"_ivl_6", 15 0, L_0x102f359e0;  1 drivers
v0x12ba7c5f0_0 .net *"_ivl_8", 14 0, L_0x102f35910;  1 drivers
v0x12ba7c6a0_0 .net "a", 15 0, L_0x102f35e90;  1 drivers
v0x12ba7c790_0 .net "b", 3 0, L_0x102f34600;  alias, 1 drivers
v0x12ba7c840_0 .net "c", 15 0, L_0x102f35cc0;  alias, 1 drivers
v0x12ba7c8f0 .array "tmp", 0 3;
v0x12ba7c8f0_0 .net v0x12ba7c8f0 0, 15 0, L_0x102f35b20; 1 drivers
v0x12ba7c8f0_1 .net v0x12ba7c8f0 1, 15 0, L_0x102f34f10; 1 drivers
v0x12ba7c8f0_2 .net v0x12ba7c8f0 2, 15 0, L_0x102f35390; 1 drivers
v0x12ba7c8f0_3 .net v0x12ba7c8f0 3, 15 0, L_0x102f35750; 1 drivers
L_0x102f34cb0 .part L_0x102f34600, 1, 1;
L_0x102f35070 .part L_0x102f34600, 2, 1;
L_0x102f354b0 .part L_0x102f34600, 3, 1;
L_0x102f35870 .part L_0x102f34600, 0, 1;
L_0x102f35910 .part L_0x102f35e90, 0, 15;
L_0x102f359e0 .concat [ 1 15 0 0], L_0x138045b78, L_0x102f35910;
L_0x102f35b20 .functor MUXZ 16, L_0x102f35e90, L_0x102f359e0, L_0x102f35870, C4<>;
S_0x12ba7b470 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x12ba7b070;
 .timescale -9 -12;
P_0x12ba7b640 .param/l "i" 1 4 296, +C4<01>;
v0x12ba7b6e0_0 .net *"_ivl_1", 0 0, L_0x102f34cb0;  1 drivers
v0x12ba7b770_0 .net *"_ivl_3", 15 0, L_0x102f34df0;  1 drivers
v0x12ba7b800_0 .net *"_ivl_5", 13 0, L_0x102f34d50;  1 drivers
L_0x138045aa0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12ba7b890_0 .net *"_ivl_7", 1 0, L_0x138045aa0;  1 drivers
L_0x102f34d50 .part L_0x102f35b20, 0, 14;
L_0x102f34df0 .concat [ 2 14 0 0], L_0x138045aa0, L_0x102f34d50;
L_0x102f34f10 .functor MUXZ 16, L_0x102f35b20, L_0x102f34df0, L_0x102f34cb0, C4<>;
S_0x12ba7b930 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x12ba7b070;
 .timescale -9 -12;
P_0x12ba7bb10 .param/l "i" 1 4 296, +C4<010>;
v0x12ba7bba0_0 .net *"_ivl_1", 0 0, L_0x102f35070;  1 drivers
v0x12ba7bc50_0 .net *"_ivl_3", 15 0, L_0x102f352b0;  1 drivers
v0x12ba7bd00_0 .net *"_ivl_5", 11 0, L_0x102f35210;  1 drivers
L_0x138045ae8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x12ba7bdc0_0 .net *"_ivl_7", 3 0, L_0x138045ae8;  1 drivers
L_0x102f35210 .part L_0x102f34f10, 0, 12;
L_0x102f352b0 .concat [ 4 12 0 0], L_0x138045ae8, L_0x102f35210;
L_0x102f35390 .functor MUXZ 16, L_0x102f34f10, L_0x102f352b0, L_0x102f35070, C4<>;
S_0x12ba7be70 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x12ba7b070;
 .timescale -9 -12;
P_0x12ba7c060 .param/l "i" 1 4 296, +C4<011>;
v0x12ba7c0f0_0 .net *"_ivl_1", 0 0, L_0x102f354b0;  1 drivers
v0x12ba7c1a0_0 .net *"_ivl_3", 15 0, L_0x102f35630;  1 drivers
v0x12ba7c250_0 .net *"_ivl_5", 7 0, L_0x102f35550;  1 drivers
L_0x138045b30 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12ba7c310_0 .net *"_ivl_7", 7 0, L_0x138045b30;  1 drivers
L_0x102f35550 .part L_0x102f35390, 0, 8;
L_0x102f35630 .concat [ 8 8 0 0], L_0x138045b30, L_0x102f35550;
L_0x102f35750 .functor MUXZ 16, L_0x102f35390, L_0x102f35630, L_0x102f354b0, C4<>;
S_0x12ba7ca20 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x12ba7a900;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
P_0x12ba7cbe0 .param/l "N" 0 4 338, +C4<00000000000000000000000000010000>;
P_0x12ba7cc20 .param/l "S" 0 4 339, C4<00000000000000000000000000000100>;
v0x12ba8a650_0 .net "in", 15 0, L_0x102f34930;  1 drivers
v0x12ba8a720_0 .net "out", 3 0, L_0x102f34600;  alias, 1 drivers
v0x12ba8a7f0_0 .net "vld", 0 0, L_0x102f34350;  1 drivers
S_0x12ba7cdd0 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x12ba7ca20;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba7cca0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x12ba7cce0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x12ba8a0d0_0 .net "in", 15 0, L_0x102f34930;  alias, 1 drivers
v0x12ba8a190_0 .net "out", 3 0, L_0x102f34600;  alias, 1 drivers
v0x12ba8a250_0 .net "vld", 0 0, L_0x102f34350;  alias, 1 drivers
L_0x102f31f20 .part L_0x102f34930, 0, 8;
L_0x102f342b0 .part L_0x102f34930, 8, 8;
S_0x12ba7d150 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12ba7cdd0;
 .timescale -9 -12;
L_0x102f34350 .functor OR 1, L_0x102f31b10, L_0x102f33ea0, C4<0>, C4<0>;
L_0x1380459c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba898d0_0 .net/2u *"_ivl_4", 0 0, L_0x1380459c8;  1 drivers
v0x12ba89990_0 .net *"_ivl_6", 3 0, L_0x102f34400;  1 drivers
v0x12ba89a30_0 .net *"_ivl_8", 3 0, L_0x102f344e0;  1 drivers
v0x12ba89ae0_0 .net "out_h", 2 0, L_0x102f34150;  1 drivers
v0x12ba89ba0_0 .net "out_l", 2 0, L_0x102f31dc0;  1 drivers
v0x12ba89c70_0 .net "out_vh", 0 0, L_0x102f33ea0;  1 drivers
v0x12ba89d20_0 .net "out_vl", 0 0, L_0x102f31b10;  1 drivers
L_0x102f34400 .concat [ 3 1 0 0], L_0x102f34150, L_0x1380459c8;
L_0x102f344e0 .concat [ 3 1 0 0], L_0x102f31dc0, L_0x102f31b10;
L_0x102f34600 .functor MUXZ 4, L_0x102f344e0, L_0x102f34400, L_0x102f33ea0, C4<>;
S_0x12ba7d320 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12ba7d150;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba7cfe0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x12ba7d020 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x12ba83360_0 .net "in", 7 0, L_0x102f342b0;  1 drivers
v0x12ba83420_0 .net "out", 2 0, L_0x102f34150;  alias, 1 drivers
v0x12ba834d0_0 .net "vld", 0 0, L_0x102f33ea0;  alias, 1 drivers
L_0x102f32e90 .part L_0x102f342b0, 0, 4;
L_0x102f33dc0 .part L_0x102f342b0, 4, 4;
S_0x12ba7d6a0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12ba7d320;
 .timescale -9 -12;
L_0x102f33ea0 .functor OR 1, L_0x102f32a80, L_0x102f339b0, C4<0>, C4<0>;
L_0x138045980 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba82b60_0 .net/2u *"_ivl_4", 0 0, L_0x138045980;  1 drivers
v0x12ba82c20_0 .net *"_ivl_6", 2 0, L_0x102f33f50;  1 drivers
v0x12ba82cc0_0 .net *"_ivl_8", 2 0, L_0x102f34030;  1 drivers
v0x12ba82d70_0 .net "out_h", 1 0, L_0x102f33c60;  1 drivers
v0x12ba82e30_0 .net "out_l", 1 0, L_0x102f32d30;  1 drivers
v0x12ba82f00_0 .net "out_vh", 0 0, L_0x102f339b0;  1 drivers
v0x12ba82fb0_0 .net "out_vl", 0 0, L_0x102f32a80;  1 drivers
L_0x102f33f50 .concat [ 2 1 0 0], L_0x102f33c60, L_0x138045980;
L_0x102f34030 .concat [ 2 1 0 0], L_0x102f32d30, L_0x102f32a80;
L_0x102f34150 .functor MUXZ 3, L_0x102f34030, L_0x102f33f50, L_0x102f339b0, C4<>;
S_0x12ba7d870 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12ba7d6a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba7d530 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12ba7d570 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12ba7ff50_0 .net "in", 3 0, L_0x102f33dc0;  1 drivers
v0x12ba80010_0 .net "out", 1 0, L_0x102f33c60;  alias, 1 drivers
v0x12ba800c0_0 .net "vld", 0 0, L_0x102f339b0;  alias, 1 drivers
L_0x102f33370 .part L_0x102f33dc0, 0, 2;
L_0x102f33890 .part L_0x102f33dc0, 2, 2;
S_0x12ba7dbf0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12ba7d870;
 .timescale -9 -12;
L_0x102f339b0 .functor OR 1, L_0x102f32f30, L_0x102f33490, C4<0>, C4<0>;
L_0x138045938 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba7f750_0 .net/2u *"_ivl_4", 0 0, L_0x138045938;  1 drivers
v0x12ba7f810_0 .net *"_ivl_6", 1 0, L_0x102f33a60;  1 drivers
v0x12ba7f8b0_0 .net *"_ivl_8", 1 0, L_0x102f33b40;  1 drivers
v0x12ba7f960_0 .net "out_h", 0 0, L_0x102f33760;  1 drivers
v0x12ba7fa20_0 .net "out_l", 0 0, L_0x102f33240;  1 drivers
v0x12ba7faf0_0 .net "out_vh", 0 0, L_0x102f33490;  1 drivers
v0x12ba7fba0_0 .net "out_vl", 0 0, L_0x102f32f30;  1 drivers
L_0x102f33a60 .concat [ 1 1 0 0], L_0x102f33760, L_0x138045938;
L_0x102f33b40 .concat [ 1 1 0 0], L_0x102f33240, L_0x102f32f30;
L_0x102f33c60 .functor MUXZ 2, L_0x102f33b40, L_0x102f33a60, L_0x102f33490, C4<>;
S_0x12ba7ddc0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12ba7dbf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba7da80 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12ba7dac0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12ba7e7f0_0 .net "in", 1 0, L_0x102f33890;  1 drivers
v0x12ba7e8b0_0 .net "out", 0 0, L_0x102f33760;  alias, 1 drivers
v0x12ba7e960_0 .net "vld", 0 0, L_0x102f33490;  alias, 1 drivers
L_0x102f33530 .part L_0x102f33890, 1, 1;
L_0x102f336c0 .part L_0x102f33890, 0, 1;
S_0x12ba7e140 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12ba7ddc0;
 .timescale -9 -12;
L_0x102f33610 .functor NOT 1, L_0x102f33530, C4<0>, C4<0>, C4<0>;
L_0x102f33760 .functor AND 1, L_0x102f33610, L_0x102f336c0, C4<1>, C4<1>;
v0x12ba7e310_0 .net *"_ivl_2", 0 0, L_0x102f33530;  1 drivers
v0x12ba7e3d0_0 .net *"_ivl_3", 0 0, L_0x102f33610;  1 drivers
v0x12ba7e470_0 .net *"_ivl_5", 0 0, L_0x102f336c0;  1 drivers
L_0x102f33490 .reduce/or L_0x102f33890;
S_0x12ba7e500 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba7ddc0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba7e500
v0x12ba7e750_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12ba7e750_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba7e750_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_275.578 ;
    %load/vec4 v0x12ba7e750_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_275.579, 5;
    %load/vec4 v0x12ba7e750_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba7e750_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_275.578;
T_275.579 ;
    %end;
S_0x12ba7ea60 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12ba7dbf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba7ec30 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12ba7ec70 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12ba7f4e0_0 .net "in", 1 0, L_0x102f33370;  1 drivers
v0x12ba7f5a0_0 .net "out", 0 0, L_0x102f33240;  alias, 1 drivers
v0x12ba7f650_0 .net "vld", 0 0, L_0x102f32f30;  alias, 1 drivers
L_0x102f33010 .part L_0x102f33370, 1, 1;
L_0x102f331a0 .part L_0x102f33370, 0, 1;
S_0x12ba7ee40 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12ba7ea60;
 .timescale -9 -12;
L_0x102f330f0 .functor NOT 1, L_0x102f33010, C4<0>, C4<0>, C4<0>;
L_0x102f33240 .functor AND 1, L_0x102f330f0, L_0x102f331a0, C4<1>, C4<1>;
v0x12ba7f000_0 .net *"_ivl_2", 0 0, L_0x102f33010;  1 drivers
v0x12ba7f0c0_0 .net *"_ivl_3", 0 0, L_0x102f330f0;  1 drivers
v0x12ba7f160_0 .net *"_ivl_5", 0 0, L_0x102f331a0;  1 drivers
L_0x102f32f30 .reduce/or L_0x102f33370;
S_0x12ba7f1f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba7ea60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba7f1f0
v0x12ba7f440_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12ba7f440_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba7f440_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_276.580 ;
    %load/vec4 v0x12ba7f440_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_276.581, 5;
    %load/vec4 v0x12ba7f440_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba7f440_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_276.580;
T_276.581 ;
    %end;
S_0x12ba7fc50 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba7d870;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba7fc50
v0x12ba7fea0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12ba7fea0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba7fea0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_277.582 ;
    %load/vec4 v0x12ba7fea0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_277.583, 5;
    %load/vec4 v0x12ba7fea0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba7fea0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_277.582;
T_277.583 ;
    %end;
S_0x12ba801c0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12ba7d6a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba80390 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12ba803d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12ba828f0_0 .net "in", 3 0, L_0x102f32e90;  1 drivers
v0x12ba829b0_0 .net "out", 1 0, L_0x102f32d30;  alias, 1 drivers
v0x12ba82a60_0 .net "vld", 0 0, L_0x102f32a80;  alias, 1 drivers
L_0x102f32440 .part L_0x102f32e90, 0, 2;
L_0x102f32960 .part L_0x102f32e90, 2, 2;
S_0x12ba805a0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12ba801c0;
 .timescale -9 -12;
L_0x102f32a80 .functor OR 1, L_0x102f32000, L_0x102f32560, C4<0>, C4<0>;
L_0x1380458f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba820f0_0 .net/2u *"_ivl_4", 0 0, L_0x1380458f0;  1 drivers
v0x12ba821b0_0 .net *"_ivl_6", 1 0, L_0x102f32b30;  1 drivers
v0x12ba82250_0 .net *"_ivl_8", 1 0, L_0x102f32c10;  1 drivers
v0x12ba82300_0 .net "out_h", 0 0, L_0x102f32830;  1 drivers
v0x12ba823c0_0 .net "out_l", 0 0, L_0x102f32310;  1 drivers
v0x12ba82490_0 .net "out_vh", 0 0, L_0x102f32560;  1 drivers
v0x12ba82540_0 .net "out_vl", 0 0, L_0x102f32000;  1 drivers
L_0x102f32b30 .concat [ 1 1 0 0], L_0x102f32830, L_0x1380458f0;
L_0x102f32c10 .concat [ 1 1 0 0], L_0x102f32310, L_0x102f32000;
L_0x102f32d30 .functor MUXZ 2, L_0x102f32c10, L_0x102f32b30, L_0x102f32560, C4<>;
S_0x12ba80760 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12ba805a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba80450 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12ba80490 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12ba81190_0 .net "in", 1 0, L_0x102f32960;  1 drivers
v0x12ba81250_0 .net "out", 0 0, L_0x102f32830;  alias, 1 drivers
v0x12ba81300_0 .net "vld", 0 0, L_0x102f32560;  alias, 1 drivers
L_0x102f32600 .part L_0x102f32960, 1, 1;
L_0x102f32790 .part L_0x102f32960, 0, 1;
S_0x12ba80ae0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12ba80760;
 .timescale -9 -12;
L_0x102f326e0 .functor NOT 1, L_0x102f32600, C4<0>, C4<0>, C4<0>;
L_0x102f32830 .functor AND 1, L_0x102f326e0, L_0x102f32790, C4<1>, C4<1>;
v0x12ba80cb0_0 .net *"_ivl_2", 0 0, L_0x102f32600;  1 drivers
v0x12ba80d70_0 .net *"_ivl_3", 0 0, L_0x102f326e0;  1 drivers
v0x12ba80e10_0 .net *"_ivl_5", 0 0, L_0x102f32790;  1 drivers
L_0x102f32560 .reduce/or L_0x102f32960;
S_0x12ba80ea0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba80760;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba80ea0
v0x12ba810f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12ba810f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba810f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_278.584 ;
    %load/vec4 v0x12ba810f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_278.585, 5;
    %load/vec4 v0x12ba810f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba810f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_278.584;
T_278.585 ;
    %end;
S_0x12ba81400 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12ba805a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba815d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12ba81610 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12ba81e80_0 .net "in", 1 0, L_0x102f32440;  1 drivers
v0x12ba81f40_0 .net "out", 0 0, L_0x102f32310;  alias, 1 drivers
v0x12ba81ff0_0 .net "vld", 0 0, L_0x102f32000;  alias, 1 drivers
L_0x102f320e0 .part L_0x102f32440, 1, 1;
L_0x102f32270 .part L_0x102f32440, 0, 1;
S_0x12ba817e0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12ba81400;
 .timescale -9 -12;
L_0x102f321c0 .functor NOT 1, L_0x102f320e0, C4<0>, C4<0>, C4<0>;
L_0x102f32310 .functor AND 1, L_0x102f321c0, L_0x102f32270, C4<1>, C4<1>;
v0x12ba819a0_0 .net *"_ivl_2", 0 0, L_0x102f320e0;  1 drivers
v0x12ba81a60_0 .net *"_ivl_3", 0 0, L_0x102f321c0;  1 drivers
v0x12ba81b00_0 .net *"_ivl_5", 0 0, L_0x102f32270;  1 drivers
L_0x102f32000 .reduce/or L_0x102f32440;
S_0x12ba81b90 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba81400;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba81b90
v0x12ba81de0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12ba81de0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba81de0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_279.586 ;
    %load/vec4 v0x12ba81de0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_279.587, 5;
    %load/vec4 v0x12ba81de0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba81de0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_279.586;
T_279.587 ;
    %end;
S_0x12ba825f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba801c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba825f0
v0x12ba82840_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12ba82840_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba82840_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_280.588 ;
    %load/vec4 v0x12ba82840_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_280.589, 5;
    %load/vec4 v0x12ba82840_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba82840_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_280.588;
T_280.589 ;
    %end;
S_0x12ba83060 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba7d320;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba83060
v0x12ba832b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de1.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x12ba832b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba832b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_281.590 ;
    %load/vec4 v0x12ba832b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_281.591, 5;
    %load/vec4 v0x12ba832b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba832b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_281.590;
T_281.591 ;
    %end;
S_0x12ba835d0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12ba7d150;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba837a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x12ba837e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x12ba89660_0 .net "in", 7 0, L_0x102f31f20;  1 drivers
v0x12ba89720_0 .net "out", 2 0, L_0x102f31dc0;  alias, 1 drivers
v0x12ba897d0_0 .net "vld", 0 0, L_0x102f31b10;  alias, 1 drivers
L_0x102f30b00 .part L_0x102f31f20, 0, 4;
L_0x102f31a30 .part L_0x102f31f20, 4, 4;
S_0x12ba839b0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12ba835d0;
 .timescale -9 -12;
L_0x102f31b10 .functor OR 1, L_0x102f306f0, L_0x102f31620, C4<0>, C4<0>;
L_0x1380458a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba88e60_0 .net/2u *"_ivl_4", 0 0, L_0x1380458a8;  1 drivers
v0x12ba88f20_0 .net *"_ivl_6", 2 0, L_0x102f31bc0;  1 drivers
v0x12ba88fc0_0 .net *"_ivl_8", 2 0, L_0x102f31ca0;  1 drivers
v0x12ba89070_0 .net "out_h", 1 0, L_0x102f318d0;  1 drivers
v0x12ba89130_0 .net "out_l", 1 0, L_0x102f309a0;  1 drivers
v0x12ba89200_0 .net "out_vh", 0 0, L_0x102f31620;  1 drivers
v0x12ba892b0_0 .net "out_vl", 0 0, L_0x102f306f0;  1 drivers
L_0x102f31bc0 .concat [ 2 1 0 0], L_0x102f318d0, L_0x1380458a8;
L_0x102f31ca0 .concat [ 2 1 0 0], L_0x102f309a0, L_0x102f306f0;
L_0x102f31dc0 .functor MUXZ 3, L_0x102f31ca0, L_0x102f31bc0, L_0x102f31620, C4<>;
S_0x12ba83b70 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12ba839b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba83860 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12ba838a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12ba86250_0 .net "in", 3 0, L_0x102f31a30;  1 drivers
v0x12ba86310_0 .net "out", 1 0, L_0x102f318d0;  alias, 1 drivers
v0x12ba863c0_0 .net "vld", 0 0, L_0x102f31620;  alias, 1 drivers
L_0x102f30fe0 .part L_0x102f31a30, 0, 2;
L_0x102f31500 .part L_0x102f31a30, 2, 2;
S_0x12ba83ef0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12ba83b70;
 .timescale -9 -12;
L_0x102f31620 .functor OR 1, L_0x102f30ba0, L_0x102f31100, C4<0>, C4<0>;
L_0x138045860 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba85a50_0 .net/2u *"_ivl_4", 0 0, L_0x138045860;  1 drivers
v0x12ba85b10_0 .net *"_ivl_6", 1 0, L_0x102f316d0;  1 drivers
v0x12ba85bb0_0 .net *"_ivl_8", 1 0, L_0x102f317b0;  1 drivers
v0x12ba85c60_0 .net "out_h", 0 0, L_0x102f313d0;  1 drivers
v0x12ba85d20_0 .net "out_l", 0 0, L_0x102f30eb0;  1 drivers
v0x12ba85df0_0 .net "out_vh", 0 0, L_0x102f31100;  1 drivers
v0x12ba85ea0_0 .net "out_vl", 0 0, L_0x102f30ba0;  1 drivers
L_0x102f316d0 .concat [ 1 1 0 0], L_0x102f313d0, L_0x138045860;
L_0x102f317b0 .concat [ 1 1 0 0], L_0x102f30eb0, L_0x102f30ba0;
L_0x102f318d0 .functor MUXZ 2, L_0x102f317b0, L_0x102f316d0, L_0x102f31100, C4<>;
S_0x12ba840c0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12ba83ef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba83d80 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12ba83dc0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12ba84af0_0 .net "in", 1 0, L_0x102f31500;  1 drivers
v0x12ba84bb0_0 .net "out", 0 0, L_0x102f313d0;  alias, 1 drivers
v0x12ba84c60_0 .net "vld", 0 0, L_0x102f31100;  alias, 1 drivers
L_0x102f311a0 .part L_0x102f31500, 1, 1;
L_0x102f31330 .part L_0x102f31500, 0, 1;
S_0x12ba84440 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12ba840c0;
 .timescale -9 -12;
L_0x102f31280 .functor NOT 1, L_0x102f311a0, C4<0>, C4<0>, C4<0>;
L_0x102f313d0 .functor AND 1, L_0x102f31280, L_0x102f31330, C4<1>, C4<1>;
v0x12ba84610_0 .net *"_ivl_2", 0 0, L_0x102f311a0;  1 drivers
v0x12ba846d0_0 .net *"_ivl_3", 0 0, L_0x102f31280;  1 drivers
v0x12ba84770_0 .net *"_ivl_5", 0 0, L_0x102f31330;  1 drivers
L_0x102f31100 .reduce/or L_0x102f31500;
S_0x12ba84800 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba840c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba84800
v0x12ba84a50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12ba84a50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba84a50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_282.592 ;
    %load/vec4 v0x12ba84a50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_282.593, 5;
    %load/vec4 v0x12ba84a50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba84a50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_282.592;
T_282.593 ;
    %end;
S_0x12ba84d60 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12ba83ef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba84f30 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12ba84f70 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12ba857e0_0 .net "in", 1 0, L_0x102f30fe0;  1 drivers
v0x12ba858a0_0 .net "out", 0 0, L_0x102f30eb0;  alias, 1 drivers
v0x12ba85950_0 .net "vld", 0 0, L_0x102f30ba0;  alias, 1 drivers
L_0x102f30c80 .part L_0x102f30fe0, 1, 1;
L_0x102f30e10 .part L_0x102f30fe0, 0, 1;
S_0x12ba85140 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12ba84d60;
 .timescale -9 -12;
L_0x102f30d60 .functor NOT 1, L_0x102f30c80, C4<0>, C4<0>, C4<0>;
L_0x102f30eb0 .functor AND 1, L_0x102f30d60, L_0x102f30e10, C4<1>, C4<1>;
v0x12ba85300_0 .net *"_ivl_2", 0 0, L_0x102f30c80;  1 drivers
v0x12ba853c0_0 .net *"_ivl_3", 0 0, L_0x102f30d60;  1 drivers
v0x12ba85460_0 .net *"_ivl_5", 0 0, L_0x102f30e10;  1 drivers
L_0x102f30ba0 .reduce/or L_0x102f30fe0;
S_0x12ba854f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba84d60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba854f0
v0x12ba85740_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12ba85740_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba85740_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_283.594 ;
    %load/vec4 v0x12ba85740_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_283.595, 5;
    %load/vec4 v0x12ba85740_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba85740_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_283.594;
T_283.595 ;
    %end;
S_0x12ba85f50 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba83b70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba85f50
v0x12ba861a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12ba861a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba861a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_284.596 ;
    %load/vec4 v0x12ba861a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_284.597, 5;
    %load/vec4 v0x12ba861a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba861a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_284.596;
T_284.597 ;
    %end;
S_0x12ba864c0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12ba839b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba86690 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12ba866d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12ba88bf0_0 .net "in", 3 0, L_0x102f30b00;  1 drivers
v0x12ba88cb0_0 .net "out", 1 0, L_0x102f309a0;  alias, 1 drivers
v0x12ba88d60_0 .net "vld", 0 0, L_0x102f306f0;  alias, 1 drivers
L_0x102f300b0 .part L_0x102f30b00, 0, 2;
L_0x102f305d0 .part L_0x102f30b00, 2, 2;
S_0x12ba868a0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12ba864c0;
 .timescale -9 -12;
L_0x102f306f0 .functor OR 1, L_0x102f2fc70, L_0x102f301d0, C4<0>, C4<0>;
L_0x138045818 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba883f0_0 .net/2u *"_ivl_4", 0 0, L_0x138045818;  1 drivers
v0x12ba884b0_0 .net *"_ivl_6", 1 0, L_0x102f307a0;  1 drivers
v0x12ba88550_0 .net *"_ivl_8", 1 0, L_0x102f30880;  1 drivers
v0x12ba88600_0 .net "out_h", 0 0, L_0x102f304a0;  1 drivers
v0x12ba886c0_0 .net "out_l", 0 0, L_0x102f2ff80;  1 drivers
v0x12ba88790_0 .net "out_vh", 0 0, L_0x102f301d0;  1 drivers
v0x12ba88840_0 .net "out_vl", 0 0, L_0x102f2fc70;  1 drivers
L_0x102f307a0 .concat [ 1 1 0 0], L_0x102f304a0, L_0x138045818;
L_0x102f30880 .concat [ 1 1 0 0], L_0x102f2ff80, L_0x102f2fc70;
L_0x102f309a0 .functor MUXZ 2, L_0x102f30880, L_0x102f307a0, L_0x102f301d0, C4<>;
S_0x12ba86a60 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12ba868a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba86750 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12ba86790 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12ba87490_0 .net "in", 1 0, L_0x102f305d0;  1 drivers
v0x12ba87550_0 .net "out", 0 0, L_0x102f304a0;  alias, 1 drivers
v0x12ba87600_0 .net "vld", 0 0, L_0x102f301d0;  alias, 1 drivers
L_0x102f30270 .part L_0x102f305d0, 1, 1;
L_0x102f30400 .part L_0x102f305d0, 0, 1;
S_0x12ba86de0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12ba86a60;
 .timescale -9 -12;
L_0x102f30350 .functor NOT 1, L_0x102f30270, C4<0>, C4<0>, C4<0>;
L_0x102f304a0 .functor AND 1, L_0x102f30350, L_0x102f30400, C4<1>, C4<1>;
v0x12ba86fb0_0 .net *"_ivl_2", 0 0, L_0x102f30270;  1 drivers
v0x12ba87070_0 .net *"_ivl_3", 0 0, L_0x102f30350;  1 drivers
v0x12ba87110_0 .net *"_ivl_5", 0 0, L_0x102f30400;  1 drivers
L_0x102f301d0 .reduce/or L_0x102f305d0;
S_0x12ba871a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba86a60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba871a0
v0x12ba873f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12ba873f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba873f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_285.598 ;
    %load/vec4 v0x12ba873f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_285.599, 5;
    %load/vec4 v0x12ba873f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba873f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_285.598;
T_285.599 ;
    %end;
S_0x12ba87700 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12ba868a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba878d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12ba87910 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12ba88180_0 .net "in", 1 0, L_0x102f300b0;  1 drivers
v0x12ba88240_0 .net "out", 0 0, L_0x102f2ff80;  alias, 1 drivers
v0x12ba882f0_0 .net "vld", 0 0, L_0x102f2fc70;  alias, 1 drivers
L_0x102f2fd50 .part L_0x102f300b0, 1, 1;
L_0x102f2fee0 .part L_0x102f300b0, 0, 1;
S_0x12ba87ae0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12ba87700;
 .timescale -9 -12;
L_0x102f2fe30 .functor NOT 1, L_0x102f2fd50, C4<0>, C4<0>, C4<0>;
L_0x102f2ff80 .functor AND 1, L_0x102f2fe30, L_0x102f2fee0, C4<1>, C4<1>;
v0x12ba87ca0_0 .net *"_ivl_2", 0 0, L_0x102f2fd50;  1 drivers
v0x12ba87d60_0 .net *"_ivl_3", 0 0, L_0x102f2fe30;  1 drivers
v0x12ba87e00_0 .net *"_ivl_5", 0 0, L_0x102f2fee0;  1 drivers
L_0x102f2fc70 .reduce/or L_0x102f300b0;
S_0x12ba87e90 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba87700;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba87e90
v0x12ba880e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12ba880e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba880e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_286.600 ;
    %load/vec4 v0x12ba880e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_286.601, 5;
    %load/vec4 v0x12ba880e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba880e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_286.600;
T_286.601 ;
    %end;
S_0x12ba888f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba864c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba888f0
v0x12ba88b40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12ba88b40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba88b40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_287.602 ;
    %load/vec4 v0x12ba88b40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_287.603, 5;
    %load/vec4 v0x12ba88b40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba88b40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_287.602;
T_287.603 ;
    %end;
S_0x12ba89360 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba835d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba89360
v0x12ba895b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de1.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x12ba895b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba895b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_288.604 ;
    %load/vec4 v0x12ba895b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_288.605, 5;
    %load/vec4 v0x12ba895b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba895b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_288.604;
T_288.605 ;
    %end;
S_0x12ba89dd0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba7cdd0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba89dd0
v0x12ba8a020_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de1.xinst_k.l1.log2 ;
    %load/vec4 v0x12ba8a020_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba8a020_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_289.606 ;
    %load/vec4 v0x12ba8a020_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_289.607, 5;
    %load/vec4 v0x12ba8a020_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba8a020_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_289.606;
T_289.607 ;
    %end;
S_0x12ba8a340 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x12ba7ca20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba8a340
v0x12ba8a5a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de1.xinst_k.log2 ;
    %load/vec4 v0x12ba8a5a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba8a5a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_290.608 ;
    %load/vec4 v0x12ba8a5a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_290.609, 5;
    %load/vec4 v0x12ba8a5a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba8a5a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_290.608;
T_290.609 ;
    %end;
S_0x12ba8b5d0 .scope module, "uut_de2" "data_extract_v1" 4 43, 4 155 0, S_0x12ba51300;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 4 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 14 "mant";
P_0x12ba8b790 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000100>;
P_0x12ba8b7d0 .param/l "N" 0 4 165, +C4<00000000000000000000000000010000>;
P_0x12ba8b810 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x102f36200 .functor BUFZ 16, L_0x102f2f820, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x102f36350 .functor NOT 16, L_0x102f36200, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x138045e00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x102f3b0b0 .functor XOR 1, L_0x102f36270, L_0x138045e00, C4<0>, C4<0>;
v0x12ba9b550_0 .net/2u *"_ivl_10", 0 0, L_0x138045e00;  1 drivers
v0x12ba9b600_0 .net *"_ivl_12", 0 0, L_0x102f3b0b0;  1 drivers
L_0x138045e48 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x12ba9b6b0_0 .net/2u *"_ivl_16", 3 0, L_0x138045e48;  1 drivers
v0x12ba9b770_0 .net *"_ivl_18", 3 0, L_0x102f3b300;  1 drivers
v0x12ba9b820_0 .net *"_ivl_23", 13 0, L_0x102f3c640;  1 drivers
L_0x138045fb0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12ba9b910_0 .net/2u *"_ivl_24", 1 0, L_0x138045fb0;  1 drivers
v0x12ba9b9c0_0 .net *"_ivl_4", 15 0, L_0x102f36350;  1 drivers
v0x12ba9ba70_0 .net *"_ivl_9", 14 0, L_0x102f3b010;  1 drivers
v0x12ba9bb20_0 .net "exp", 1 0, L_0x102f3c840;  alias, 1 drivers
v0x12ba9bc30_0 .net "in", 15 0, L_0x102f2f820;  alias, 1 drivers
v0x12ba9bce0_0 .net "k", 3 0, L_0x102f3ae70;  1 drivers
v0x12ba9bd80_0 .net "mant", 13 0, L_0x102f3c970;  alias, 1 drivers
v0x12ba9be30_0 .net "rc", 0 0, L_0x102f36270;  alias, 1 drivers
v0x12ba9bed0_0 .net "regime", 3 0, L_0x102f3b400;  alias, 1 drivers
v0x12ba9bf80_0 .net "xin", 15 0, L_0x102f36200;  1 drivers
v0x12ba9c030_0 .net "xin_r", 15 0, L_0x102f363c0;  1 drivers
v0x12ba9c0e0_0 .net "xin_tmp", 15 0, L_0x102f3c550;  1 drivers
L_0x102f36270 .part L_0x102f36200, 14, 1;
L_0x102f363c0 .functor MUXZ 16, L_0x102f36200, L_0x102f36350, L_0x102f36270, C4<>;
L_0x102f3b010 .part L_0x102f363c0, 0, 15;
L_0x102f3b1a0 .concat [ 1 15 0 0], L_0x102f3b0b0, L_0x102f3b010;
L_0x102f3b300 .arith/sub 4, L_0x102f3ae70, L_0x138045e48;
L_0x102f3b400 .functor MUXZ 4, L_0x102f3ae70, L_0x102f3b300, L_0x102f36270, C4<>;
L_0x102f3c640 .part L_0x102f36200, 0, 14;
L_0x102f3c720 .concat [ 2 14 0 0], L_0x138045fb0, L_0x102f3c640;
L_0x102f3c840 .part L_0x102f3c550, 14, 2;
L_0x102f3c970 .part L_0x102f3c550, 0, 14;
S_0x12ba8b9e0 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x12ba8b5d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba8b9e0
v0x12ba8bc60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de2.log2 ;
    %load/vec4 v0x12ba8bc60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba8bc60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_291.610 ;
    %load/vec4 v0x12ba8bc60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_291.611, 5;
    %load/vec4 v0x12ba8bc60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba8bc60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_291.610;
T_291.611 ;
    %end;
S_0x12ba8bd10 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x12ba8b5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x12ba8bee0 .param/l "N" 0 4 286, +C4<00000000000000000000000000010000>;
P_0x12ba8bf20 .param/l "S" 0 4 287, C4<00000000000000000000000000000100>;
L_0x102f3c550 .functor BUFZ 16, L_0x102f3bfc0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x138045f68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba8d060_0 .net *"_ivl_10", 0 0, L_0x138045f68;  1 drivers
v0x12ba8d120_0 .net *"_ivl_5", 0 0, L_0x102f3c0e0;  1 drivers
v0x12ba8d1d0_0 .net *"_ivl_6", 15 0, L_0x102f3c250;  1 drivers
v0x12ba8d290_0 .net *"_ivl_8", 14 0, L_0x102f3c180;  1 drivers
v0x12ba8d340_0 .net "a", 15 0, L_0x102f3c720;  1 drivers
v0x12ba8d430_0 .net "b", 3 0, L_0x102f3ae70;  alias, 1 drivers
v0x12ba8d4e0_0 .net "c", 15 0, L_0x102f3c550;  alias, 1 drivers
v0x12ba8d590 .array "tmp", 0 3;
v0x12ba8d590_0 .net v0x12ba8d590 0, 15 0, L_0x102f3c3b0; 1 drivers
v0x12ba8d590_1 .net v0x12ba8d590 1, 15 0, L_0x102f3b780; 1 drivers
v0x12ba8d590_2 .net v0x12ba8d590 2, 15 0, L_0x102f3bc00; 1 drivers
v0x12ba8d590_3 .net v0x12ba8d590 3, 15 0, L_0x102f3bfc0; 1 drivers
L_0x102f3b520 .part L_0x102f3ae70, 1, 1;
L_0x102f3b8e0 .part L_0x102f3ae70, 2, 1;
L_0x102f3bd20 .part L_0x102f3ae70, 3, 1;
L_0x102f3c0e0 .part L_0x102f3ae70, 0, 1;
L_0x102f3c180 .part L_0x102f3c720, 0, 15;
L_0x102f3c250 .concat [ 1 15 0 0], L_0x138045f68, L_0x102f3c180;
L_0x102f3c3b0 .functor MUXZ 16, L_0x102f3c720, L_0x102f3c250, L_0x102f3c0e0, C4<>;
S_0x12ba8c110 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x12ba8bd10;
 .timescale -9 -12;
P_0x12ba8c2e0 .param/l "i" 1 4 296, +C4<01>;
v0x12ba8c380_0 .net *"_ivl_1", 0 0, L_0x102f3b520;  1 drivers
v0x12ba8c410_0 .net *"_ivl_3", 15 0, L_0x102f3b660;  1 drivers
v0x12ba8c4a0_0 .net *"_ivl_5", 13 0, L_0x102f3b5c0;  1 drivers
L_0x138045e90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12ba8c530_0 .net *"_ivl_7", 1 0, L_0x138045e90;  1 drivers
L_0x102f3b5c0 .part L_0x102f3c3b0, 0, 14;
L_0x102f3b660 .concat [ 2 14 0 0], L_0x138045e90, L_0x102f3b5c0;
L_0x102f3b780 .functor MUXZ 16, L_0x102f3c3b0, L_0x102f3b660, L_0x102f3b520, C4<>;
S_0x12ba8c5d0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x12ba8bd10;
 .timescale -9 -12;
P_0x12ba8c7b0 .param/l "i" 1 4 296, +C4<010>;
v0x12ba8c840_0 .net *"_ivl_1", 0 0, L_0x102f3b8e0;  1 drivers
v0x12ba8c8f0_0 .net *"_ivl_3", 15 0, L_0x102f3bb20;  1 drivers
v0x12ba8c9a0_0 .net *"_ivl_5", 11 0, L_0x102f3ba80;  1 drivers
L_0x138045ed8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x12ba8ca60_0 .net *"_ivl_7", 3 0, L_0x138045ed8;  1 drivers
L_0x102f3ba80 .part L_0x102f3b780, 0, 12;
L_0x102f3bb20 .concat [ 4 12 0 0], L_0x138045ed8, L_0x102f3ba80;
L_0x102f3bc00 .functor MUXZ 16, L_0x102f3b780, L_0x102f3bb20, L_0x102f3b8e0, C4<>;
S_0x12ba8cb10 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x12ba8bd10;
 .timescale -9 -12;
P_0x12ba8cd00 .param/l "i" 1 4 296, +C4<011>;
v0x12ba8cd90_0 .net *"_ivl_1", 0 0, L_0x102f3bd20;  1 drivers
v0x12ba8ce40_0 .net *"_ivl_3", 15 0, L_0x102f3bea0;  1 drivers
v0x12ba8cef0_0 .net *"_ivl_5", 7 0, L_0x102f3bdc0;  1 drivers
L_0x138045f20 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x12ba8cfb0_0 .net *"_ivl_7", 7 0, L_0x138045f20;  1 drivers
L_0x102f3bdc0 .part L_0x102f3bc00, 0, 8;
L_0x102f3bea0 .concat [ 8 8 0 0], L_0x138045f20, L_0x102f3bdc0;
L_0x102f3bfc0 .functor MUXZ 16, L_0x102f3bc00, L_0x102f3bea0, L_0x102f3bd20, C4<>;
S_0x12ba8d6c0 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x12ba8b5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
P_0x12ba8d880 .param/l "N" 0 4 338, +C4<00000000000000000000000000010000>;
P_0x12ba8d8c0 .param/l "S" 0 4 339, C4<00000000000000000000000000000100>;
v0x12ba9b2f0_0 .net "in", 15 0, L_0x102f3b1a0;  1 drivers
v0x12ba9b3c0_0 .net "out", 3 0, L_0x102f3ae70;  alias, 1 drivers
v0x12ba9b490_0 .net "vld", 0 0, L_0x102f3abc0;  1 drivers
S_0x12ba8da70 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x12ba8d6c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba8d940 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x12ba8d980 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x12ba9ad70_0 .net "in", 15 0, L_0x102f3b1a0;  alias, 1 drivers
v0x12ba9ae30_0 .net "out", 3 0, L_0x102f3ae70;  alias, 1 drivers
v0x12ba9aef0_0 .net "vld", 0 0, L_0x102f3abc0;  alias, 1 drivers
L_0x102f38790 .part L_0x102f3b1a0, 0, 8;
L_0x102f3ab20 .part L_0x102f3b1a0, 8, 8;
S_0x12ba8ddf0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12ba8da70;
 .timescale -9 -12;
L_0x102f3abc0 .functor OR 1, L_0x102f38380, L_0x102f3a710, C4<0>, C4<0>;
L_0x138045db8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba9a570_0 .net/2u *"_ivl_4", 0 0, L_0x138045db8;  1 drivers
v0x12ba9a630_0 .net *"_ivl_6", 3 0, L_0x102f3ac70;  1 drivers
v0x12ba9a6d0_0 .net *"_ivl_8", 3 0, L_0x102f3ad50;  1 drivers
v0x12ba9a780_0 .net "out_h", 2 0, L_0x102f3a9c0;  1 drivers
v0x12ba9a840_0 .net "out_l", 2 0, L_0x102f38630;  1 drivers
v0x12ba9a910_0 .net "out_vh", 0 0, L_0x102f3a710;  1 drivers
v0x12ba9a9c0_0 .net "out_vl", 0 0, L_0x102f38380;  1 drivers
L_0x102f3ac70 .concat [ 3 1 0 0], L_0x102f3a9c0, L_0x138045db8;
L_0x102f3ad50 .concat [ 3 1 0 0], L_0x102f38630, L_0x102f38380;
L_0x102f3ae70 .functor MUXZ 4, L_0x102f3ad50, L_0x102f3ac70, L_0x102f3a710, C4<>;
S_0x12ba8dfc0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12ba8ddf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba8dc80 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x12ba8dcc0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x12ba94000_0 .net "in", 7 0, L_0x102f3ab20;  1 drivers
v0x12ba940c0_0 .net "out", 2 0, L_0x102f3a9c0;  alias, 1 drivers
v0x12ba94170_0 .net "vld", 0 0, L_0x102f3a710;  alias, 1 drivers
L_0x102f39700 .part L_0x102f3ab20, 0, 4;
L_0x102f3a630 .part L_0x102f3ab20, 4, 4;
S_0x12ba8e340 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12ba8dfc0;
 .timescale -9 -12;
L_0x102f3a710 .functor OR 1, L_0x102f392f0, L_0x102f3a220, C4<0>, C4<0>;
L_0x138045d70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba93800_0 .net/2u *"_ivl_4", 0 0, L_0x138045d70;  1 drivers
v0x12ba938c0_0 .net *"_ivl_6", 2 0, L_0x102f3a7c0;  1 drivers
v0x12ba93960_0 .net *"_ivl_8", 2 0, L_0x102f3a8a0;  1 drivers
v0x12ba93a10_0 .net "out_h", 1 0, L_0x102f3a4d0;  1 drivers
v0x12ba93ad0_0 .net "out_l", 1 0, L_0x102f395a0;  1 drivers
v0x12ba93ba0_0 .net "out_vh", 0 0, L_0x102f3a220;  1 drivers
v0x12ba93c50_0 .net "out_vl", 0 0, L_0x102f392f0;  1 drivers
L_0x102f3a7c0 .concat [ 2 1 0 0], L_0x102f3a4d0, L_0x138045d70;
L_0x102f3a8a0 .concat [ 2 1 0 0], L_0x102f395a0, L_0x102f392f0;
L_0x102f3a9c0 .functor MUXZ 3, L_0x102f3a8a0, L_0x102f3a7c0, L_0x102f3a220, C4<>;
S_0x12ba8e510 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12ba8e340;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba8e1d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12ba8e210 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12ba90bf0_0 .net "in", 3 0, L_0x102f3a630;  1 drivers
v0x12ba90cb0_0 .net "out", 1 0, L_0x102f3a4d0;  alias, 1 drivers
v0x12ba90d60_0 .net "vld", 0 0, L_0x102f3a220;  alias, 1 drivers
L_0x102f39be0 .part L_0x102f3a630, 0, 2;
L_0x102f3a100 .part L_0x102f3a630, 2, 2;
S_0x12ba8e890 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12ba8e510;
 .timescale -9 -12;
L_0x102f3a220 .functor OR 1, L_0x102f397a0, L_0x102f39d00, C4<0>, C4<0>;
L_0x138045d28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba903f0_0 .net/2u *"_ivl_4", 0 0, L_0x138045d28;  1 drivers
v0x12ba904b0_0 .net *"_ivl_6", 1 0, L_0x102f3a2d0;  1 drivers
v0x12ba90550_0 .net *"_ivl_8", 1 0, L_0x102f3a3b0;  1 drivers
v0x12ba90600_0 .net "out_h", 0 0, L_0x102f39fd0;  1 drivers
v0x12ba906c0_0 .net "out_l", 0 0, L_0x102f39ab0;  1 drivers
v0x12ba90790_0 .net "out_vh", 0 0, L_0x102f39d00;  1 drivers
v0x12ba90840_0 .net "out_vl", 0 0, L_0x102f397a0;  1 drivers
L_0x102f3a2d0 .concat [ 1 1 0 0], L_0x102f39fd0, L_0x138045d28;
L_0x102f3a3b0 .concat [ 1 1 0 0], L_0x102f39ab0, L_0x102f397a0;
L_0x102f3a4d0 .functor MUXZ 2, L_0x102f3a3b0, L_0x102f3a2d0, L_0x102f39d00, C4<>;
S_0x12ba8ea60 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12ba8e890;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba8e720 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12ba8e760 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12ba8f490_0 .net "in", 1 0, L_0x102f3a100;  1 drivers
v0x12ba8f550_0 .net "out", 0 0, L_0x102f39fd0;  alias, 1 drivers
v0x12ba8f600_0 .net "vld", 0 0, L_0x102f39d00;  alias, 1 drivers
L_0x102f39da0 .part L_0x102f3a100, 1, 1;
L_0x102f39f30 .part L_0x102f3a100, 0, 1;
S_0x12ba8ede0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12ba8ea60;
 .timescale -9 -12;
L_0x102f39e80 .functor NOT 1, L_0x102f39da0, C4<0>, C4<0>, C4<0>;
L_0x102f39fd0 .functor AND 1, L_0x102f39e80, L_0x102f39f30, C4<1>, C4<1>;
v0x12ba8efb0_0 .net *"_ivl_2", 0 0, L_0x102f39da0;  1 drivers
v0x12ba8f070_0 .net *"_ivl_3", 0 0, L_0x102f39e80;  1 drivers
v0x12ba8f110_0 .net *"_ivl_5", 0 0, L_0x102f39f30;  1 drivers
L_0x102f39d00 .reduce/or L_0x102f3a100;
S_0x12ba8f1a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba8ea60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba8f1a0
v0x12ba8f3f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12ba8f3f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba8f3f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_292.612 ;
    %load/vec4 v0x12ba8f3f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_292.613, 5;
    %load/vec4 v0x12ba8f3f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba8f3f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_292.612;
T_292.613 ;
    %end;
S_0x12ba8f700 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12ba8e890;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba8f8d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12ba8f910 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12ba90180_0 .net "in", 1 0, L_0x102f39be0;  1 drivers
v0x12ba90240_0 .net "out", 0 0, L_0x102f39ab0;  alias, 1 drivers
v0x12ba902f0_0 .net "vld", 0 0, L_0x102f397a0;  alias, 1 drivers
L_0x102f39880 .part L_0x102f39be0, 1, 1;
L_0x102f39a10 .part L_0x102f39be0, 0, 1;
S_0x12ba8fae0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12ba8f700;
 .timescale -9 -12;
L_0x102f39960 .functor NOT 1, L_0x102f39880, C4<0>, C4<0>, C4<0>;
L_0x102f39ab0 .functor AND 1, L_0x102f39960, L_0x102f39a10, C4<1>, C4<1>;
v0x12ba8fca0_0 .net *"_ivl_2", 0 0, L_0x102f39880;  1 drivers
v0x12ba8fd60_0 .net *"_ivl_3", 0 0, L_0x102f39960;  1 drivers
v0x12ba8fe00_0 .net *"_ivl_5", 0 0, L_0x102f39a10;  1 drivers
L_0x102f397a0 .reduce/or L_0x102f39be0;
S_0x12ba8fe90 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba8f700;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba8fe90
v0x12ba900e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12ba900e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba900e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_293.614 ;
    %load/vec4 v0x12ba900e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_293.615, 5;
    %load/vec4 v0x12ba900e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba900e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_293.614;
T_293.615 ;
    %end;
S_0x12ba908f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba8e510;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba908f0
v0x12ba90b40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12ba90b40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba90b40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_294.616 ;
    %load/vec4 v0x12ba90b40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_294.617, 5;
    %load/vec4 v0x12ba90b40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba90b40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_294.616;
T_294.617 ;
    %end;
S_0x12ba90e60 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12ba8e340;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba91030 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12ba91070 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12ba93590_0 .net "in", 3 0, L_0x102f39700;  1 drivers
v0x12ba93650_0 .net "out", 1 0, L_0x102f395a0;  alias, 1 drivers
v0x12ba93700_0 .net "vld", 0 0, L_0x102f392f0;  alias, 1 drivers
L_0x102f38cb0 .part L_0x102f39700, 0, 2;
L_0x102f391d0 .part L_0x102f39700, 2, 2;
S_0x12ba91240 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12ba90e60;
 .timescale -9 -12;
L_0x102f392f0 .functor OR 1, L_0x102f38870, L_0x102f38dd0, C4<0>, C4<0>;
L_0x138045ce0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba92d90_0 .net/2u *"_ivl_4", 0 0, L_0x138045ce0;  1 drivers
v0x12ba92e50_0 .net *"_ivl_6", 1 0, L_0x102f393a0;  1 drivers
v0x12ba92ef0_0 .net *"_ivl_8", 1 0, L_0x102f39480;  1 drivers
v0x12ba92fa0_0 .net "out_h", 0 0, L_0x102f390a0;  1 drivers
v0x12ba93060_0 .net "out_l", 0 0, L_0x102f38b80;  1 drivers
v0x12ba93130_0 .net "out_vh", 0 0, L_0x102f38dd0;  1 drivers
v0x12ba931e0_0 .net "out_vl", 0 0, L_0x102f38870;  1 drivers
L_0x102f393a0 .concat [ 1 1 0 0], L_0x102f390a0, L_0x138045ce0;
L_0x102f39480 .concat [ 1 1 0 0], L_0x102f38b80, L_0x102f38870;
L_0x102f395a0 .functor MUXZ 2, L_0x102f39480, L_0x102f393a0, L_0x102f38dd0, C4<>;
S_0x12ba91400 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12ba91240;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba910f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12ba91130 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12ba91e30_0 .net "in", 1 0, L_0x102f391d0;  1 drivers
v0x12ba91ef0_0 .net "out", 0 0, L_0x102f390a0;  alias, 1 drivers
v0x12ba91fa0_0 .net "vld", 0 0, L_0x102f38dd0;  alias, 1 drivers
L_0x102f38e70 .part L_0x102f391d0, 1, 1;
L_0x102f39000 .part L_0x102f391d0, 0, 1;
S_0x12ba91780 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12ba91400;
 .timescale -9 -12;
L_0x102f38f50 .functor NOT 1, L_0x102f38e70, C4<0>, C4<0>, C4<0>;
L_0x102f390a0 .functor AND 1, L_0x102f38f50, L_0x102f39000, C4<1>, C4<1>;
v0x12ba91950_0 .net *"_ivl_2", 0 0, L_0x102f38e70;  1 drivers
v0x12ba91a10_0 .net *"_ivl_3", 0 0, L_0x102f38f50;  1 drivers
v0x12ba91ab0_0 .net *"_ivl_5", 0 0, L_0x102f39000;  1 drivers
L_0x102f38dd0 .reduce/or L_0x102f391d0;
S_0x12ba91b40 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba91400;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba91b40
v0x12ba91d90_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12ba91d90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba91d90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_295.618 ;
    %load/vec4 v0x12ba91d90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_295.619, 5;
    %load/vec4 v0x12ba91d90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba91d90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_295.618;
T_295.619 ;
    %end;
S_0x12ba920a0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12ba91240;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba92270 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12ba922b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12ba92b20_0 .net "in", 1 0, L_0x102f38cb0;  1 drivers
v0x12ba92be0_0 .net "out", 0 0, L_0x102f38b80;  alias, 1 drivers
v0x12ba92c90_0 .net "vld", 0 0, L_0x102f38870;  alias, 1 drivers
L_0x102f38950 .part L_0x102f38cb0, 1, 1;
L_0x102f38ae0 .part L_0x102f38cb0, 0, 1;
S_0x12ba92480 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12ba920a0;
 .timescale -9 -12;
L_0x102f38a30 .functor NOT 1, L_0x102f38950, C4<0>, C4<0>, C4<0>;
L_0x102f38b80 .functor AND 1, L_0x102f38a30, L_0x102f38ae0, C4<1>, C4<1>;
v0x12ba92640_0 .net *"_ivl_2", 0 0, L_0x102f38950;  1 drivers
v0x12ba92700_0 .net *"_ivl_3", 0 0, L_0x102f38a30;  1 drivers
v0x12ba927a0_0 .net *"_ivl_5", 0 0, L_0x102f38ae0;  1 drivers
L_0x102f38870 .reduce/or L_0x102f38cb0;
S_0x12ba92830 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba920a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba92830
v0x12ba92a80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12ba92a80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba92a80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_296.620 ;
    %load/vec4 v0x12ba92a80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_296.621, 5;
    %load/vec4 v0x12ba92a80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba92a80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_296.620;
T_296.621 ;
    %end;
S_0x12ba93290 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba90e60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba93290
v0x12ba934e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12ba934e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba934e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_297.622 ;
    %load/vec4 v0x12ba934e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_297.623, 5;
    %load/vec4 v0x12ba934e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba934e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_297.622;
T_297.623 ;
    %end;
S_0x12ba93d00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba8dfc0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba93d00
v0x12ba93f50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de2.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x12ba93f50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba93f50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_298.624 ;
    %load/vec4 v0x12ba93f50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_298.625, 5;
    %load/vec4 v0x12ba93f50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba93f50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_298.624;
T_298.625 ;
    %end;
S_0x12ba94270 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12ba8ddf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba94440 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x12ba94480 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x12ba9a300_0 .net "in", 7 0, L_0x102f38790;  1 drivers
v0x12ba9a3c0_0 .net "out", 2 0, L_0x102f38630;  alias, 1 drivers
v0x12ba9a470_0 .net "vld", 0 0, L_0x102f38380;  alias, 1 drivers
L_0x102f37370 .part L_0x102f38790, 0, 4;
L_0x102f382a0 .part L_0x102f38790, 4, 4;
S_0x12ba94650 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12ba94270;
 .timescale -9 -12;
L_0x102f38380 .functor OR 1, L_0x102f36f60, L_0x102f37e90, C4<0>, C4<0>;
L_0x138045c98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba99b00_0 .net/2u *"_ivl_4", 0 0, L_0x138045c98;  1 drivers
v0x12ba99bc0_0 .net *"_ivl_6", 2 0, L_0x102f38430;  1 drivers
v0x12ba99c60_0 .net *"_ivl_8", 2 0, L_0x102f38510;  1 drivers
v0x12ba99d10_0 .net "out_h", 1 0, L_0x102f38140;  1 drivers
v0x12ba99dd0_0 .net "out_l", 1 0, L_0x102f37210;  1 drivers
v0x12ba99ea0_0 .net "out_vh", 0 0, L_0x102f37e90;  1 drivers
v0x12ba99f50_0 .net "out_vl", 0 0, L_0x102f36f60;  1 drivers
L_0x102f38430 .concat [ 2 1 0 0], L_0x102f38140, L_0x138045c98;
L_0x102f38510 .concat [ 2 1 0 0], L_0x102f37210, L_0x102f36f60;
L_0x102f38630 .functor MUXZ 3, L_0x102f38510, L_0x102f38430, L_0x102f37e90, C4<>;
S_0x12ba94810 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12ba94650;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba94500 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12ba94540 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12ba96ef0_0 .net "in", 3 0, L_0x102f382a0;  1 drivers
v0x12ba96fb0_0 .net "out", 1 0, L_0x102f38140;  alias, 1 drivers
v0x12ba97060_0 .net "vld", 0 0, L_0x102f37e90;  alias, 1 drivers
L_0x102f37850 .part L_0x102f382a0, 0, 2;
L_0x102f37d70 .part L_0x102f382a0, 2, 2;
S_0x12ba94b90 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12ba94810;
 .timescale -9 -12;
L_0x102f37e90 .functor OR 1, L_0x102f37410, L_0x102f37970, C4<0>, C4<0>;
L_0x138045c50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba966f0_0 .net/2u *"_ivl_4", 0 0, L_0x138045c50;  1 drivers
v0x12ba967b0_0 .net *"_ivl_6", 1 0, L_0x102f37f40;  1 drivers
v0x12ba96850_0 .net *"_ivl_8", 1 0, L_0x102f38020;  1 drivers
v0x12ba96900_0 .net "out_h", 0 0, L_0x102f37c40;  1 drivers
v0x12ba969c0_0 .net "out_l", 0 0, L_0x102f37720;  1 drivers
v0x12ba96a90_0 .net "out_vh", 0 0, L_0x102f37970;  1 drivers
v0x12ba96b40_0 .net "out_vl", 0 0, L_0x102f37410;  1 drivers
L_0x102f37f40 .concat [ 1 1 0 0], L_0x102f37c40, L_0x138045c50;
L_0x102f38020 .concat [ 1 1 0 0], L_0x102f37720, L_0x102f37410;
L_0x102f38140 .functor MUXZ 2, L_0x102f38020, L_0x102f37f40, L_0x102f37970, C4<>;
S_0x12ba94d60 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12ba94b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba94a20 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12ba94a60 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12ba95790_0 .net "in", 1 0, L_0x102f37d70;  1 drivers
v0x12ba95850_0 .net "out", 0 0, L_0x102f37c40;  alias, 1 drivers
v0x12ba95900_0 .net "vld", 0 0, L_0x102f37970;  alias, 1 drivers
L_0x102f37a10 .part L_0x102f37d70, 1, 1;
L_0x102f37ba0 .part L_0x102f37d70, 0, 1;
S_0x12ba950e0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12ba94d60;
 .timescale -9 -12;
L_0x102f37af0 .functor NOT 1, L_0x102f37a10, C4<0>, C4<0>, C4<0>;
L_0x102f37c40 .functor AND 1, L_0x102f37af0, L_0x102f37ba0, C4<1>, C4<1>;
v0x12ba952b0_0 .net *"_ivl_2", 0 0, L_0x102f37a10;  1 drivers
v0x12ba95370_0 .net *"_ivl_3", 0 0, L_0x102f37af0;  1 drivers
v0x12ba95410_0 .net *"_ivl_5", 0 0, L_0x102f37ba0;  1 drivers
L_0x102f37970 .reduce/or L_0x102f37d70;
S_0x12ba954a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba94d60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba954a0
v0x12ba956f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x12ba956f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba956f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_299.626 ;
    %load/vec4 v0x12ba956f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_299.627, 5;
    %load/vec4 v0x12ba956f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba956f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_299.626;
T_299.627 ;
    %end;
S_0x12ba95a00 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12ba94b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba95bd0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12ba95c10 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12ba96480_0 .net "in", 1 0, L_0x102f37850;  1 drivers
v0x12ba96540_0 .net "out", 0 0, L_0x102f37720;  alias, 1 drivers
v0x12ba965f0_0 .net "vld", 0 0, L_0x102f37410;  alias, 1 drivers
L_0x102f374f0 .part L_0x102f37850, 1, 1;
L_0x102f37680 .part L_0x102f37850, 0, 1;
S_0x12ba95de0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12ba95a00;
 .timescale -9 -12;
L_0x102f375d0 .functor NOT 1, L_0x102f374f0, C4<0>, C4<0>, C4<0>;
L_0x102f37720 .functor AND 1, L_0x102f375d0, L_0x102f37680, C4<1>, C4<1>;
v0x12ba95fa0_0 .net *"_ivl_2", 0 0, L_0x102f374f0;  1 drivers
v0x12ba96060_0 .net *"_ivl_3", 0 0, L_0x102f375d0;  1 drivers
v0x12ba96100_0 .net *"_ivl_5", 0 0, L_0x102f37680;  1 drivers
L_0x102f37410 .reduce/or L_0x102f37850;
S_0x12ba96190 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba95a00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba96190
v0x12ba963e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x12ba963e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba963e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_300.628 ;
    %load/vec4 v0x12ba963e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_300.629, 5;
    %load/vec4 v0x12ba963e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba963e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_300.628;
T_300.629 ;
    %end;
S_0x12ba96bf0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba94810;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba96bf0
v0x12ba96e40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12ba96e40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba96e40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_301.630 ;
    %load/vec4 v0x12ba96e40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_301.631, 5;
    %load/vec4 v0x12ba96e40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba96e40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_301.630;
T_301.631 ;
    %end;
S_0x12ba97160 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12ba94650;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba97330 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x12ba97370 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x12ba99890_0 .net "in", 3 0, L_0x102f37370;  1 drivers
v0x12ba99950_0 .net "out", 1 0, L_0x102f37210;  alias, 1 drivers
v0x12ba99a00_0 .net "vld", 0 0, L_0x102f36f60;  alias, 1 drivers
L_0x102f36920 .part L_0x102f37370, 0, 2;
L_0x102f36e40 .part L_0x102f37370, 2, 2;
S_0x12ba97540 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x12ba97160;
 .timescale -9 -12;
L_0x102f36f60 .functor OR 1, L_0x102f364e0, L_0x102f36a40, C4<0>, C4<0>;
L_0x138045c08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba99090_0 .net/2u *"_ivl_4", 0 0, L_0x138045c08;  1 drivers
v0x12ba99150_0 .net *"_ivl_6", 1 0, L_0x102f37010;  1 drivers
v0x12ba991f0_0 .net *"_ivl_8", 1 0, L_0x102f370f0;  1 drivers
v0x12ba992a0_0 .net "out_h", 0 0, L_0x102f36d10;  1 drivers
v0x12ba99360_0 .net "out_l", 0 0, L_0x102f367f0;  1 drivers
v0x12ba99430_0 .net "out_vh", 0 0, L_0x102f36a40;  1 drivers
v0x12ba994e0_0 .net "out_vl", 0 0, L_0x102f364e0;  1 drivers
L_0x102f37010 .concat [ 1 1 0 0], L_0x102f36d10, L_0x138045c08;
L_0x102f370f0 .concat [ 1 1 0 0], L_0x102f367f0, L_0x102f364e0;
L_0x102f37210 .functor MUXZ 2, L_0x102f370f0, L_0x102f37010, L_0x102f36a40, C4<>;
S_0x12ba97700 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x12ba97540;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba973f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12ba97430 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12ba98130_0 .net "in", 1 0, L_0x102f36e40;  1 drivers
v0x12ba981f0_0 .net "out", 0 0, L_0x102f36d10;  alias, 1 drivers
v0x12ba982a0_0 .net "vld", 0 0, L_0x102f36a40;  alias, 1 drivers
L_0x102f36ae0 .part L_0x102f36e40, 1, 1;
L_0x102f36c70 .part L_0x102f36e40, 0, 1;
S_0x12ba97a80 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12ba97700;
 .timescale -9 -12;
L_0x102f36bc0 .functor NOT 1, L_0x102f36ae0, C4<0>, C4<0>, C4<0>;
L_0x102f36d10 .functor AND 1, L_0x102f36bc0, L_0x102f36c70, C4<1>, C4<1>;
v0x12ba97c50_0 .net *"_ivl_2", 0 0, L_0x102f36ae0;  1 drivers
v0x12ba97d10_0 .net *"_ivl_3", 0 0, L_0x102f36bc0;  1 drivers
v0x12ba97db0_0 .net *"_ivl_5", 0 0, L_0x102f36c70;  1 drivers
L_0x102f36a40 .reduce/or L_0x102f36e40;
S_0x12ba97e40 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba97700;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba97e40
v0x12ba98090_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x12ba98090_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba98090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_302.632 ;
    %load/vec4 v0x12ba98090_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_302.633, 5;
    %load/vec4 v0x12ba98090_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba98090_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_302.632;
T_302.633 ;
    %end;
S_0x12ba983a0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x12ba97540;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x12ba98570 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x12ba985b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x12ba98e20_0 .net "in", 1 0, L_0x102f36920;  1 drivers
v0x12ba98ee0_0 .net "out", 0 0, L_0x102f367f0;  alias, 1 drivers
v0x12ba98f90_0 .net "vld", 0 0, L_0x102f364e0;  alias, 1 drivers
L_0x102f365c0 .part L_0x102f36920, 1, 1;
L_0x102f36750 .part L_0x102f36920, 0, 1;
S_0x12ba98780 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x12ba983a0;
 .timescale -9 -12;
L_0x102f366a0 .functor NOT 1, L_0x102f365c0, C4<0>, C4<0>, C4<0>;
L_0x102f367f0 .functor AND 1, L_0x102f366a0, L_0x102f36750, C4<1>, C4<1>;
v0x12ba98940_0 .net *"_ivl_2", 0 0, L_0x102f365c0;  1 drivers
v0x12ba98a00_0 .net *"_ivl_3", 0 0, L_0x102f366a0;  1 drivers
v0x12ba98aa0_0 .net *"_ivl_5", 0 0, L_0x102f36750;  1 drivers
L_0x102f364e0 .reduce/or L_0x102f36920;
S_0x12ba98b30 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba983a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba98b30
v0x12ba98d80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12ba98d80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba98d80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_303.634 ;
    %load/vec4 v0x12ba98d80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_303.635, 5;
    %load/vec4 v0x12ba98d80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba98d80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_303.634;
T_303.635 ;
    %end;
S_0x12ba99590 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba97160;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba99590
v0x12ba997e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x12ba997e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba997e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_304.636 ;
    %load/vec4 v0x12ba997e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_304.637, 5;
    %load/vec4 v0x12ba997e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba997e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_304.636;
T_304.637 ;
    %end;
S_0x12ba9a000 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba94270;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba9a000
v0x12ba9a250_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de2.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x12ba9a250_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba9a250_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_305.638 ;
    %load/vec4 v0x12ba9a250_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_305.639, 5;
    %load/vec4 v0x12ba9a250_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba9a250_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_305.638;
T_305.639 ;
    %end;
S_0x12ba9aa70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x12ba8da70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba9aa70
v0x12ba9acc0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de2.xinst_k.l1.log2 ;
    %load/vec4 v0x12ba9acc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba9acc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_306.640 ;
    %load/vec4 v0x12ba9acc0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_306.641, 5;
    %load/vec4 v0x12ba9acc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba9acc0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_306.640;
T_306.641 ;
    %end;
S_0x12ba9afe0 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x12ba8d6c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x12ba9afe0
v0x12ba9b240_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_reverse_adder.uut_de2.xinst_k.log2 ;
    %load/vec4 v0x12ba9b240_0;
    %subi 1, 0, 32;
    %store/vec4 v0x12ba9b240_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_307.642 ;
    %load/vec4 v0x12ba9b240_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_307.643, 5;
    %load/vec4 v0x12ba9b240_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x12ba9b240_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_307.642;
T_307.643 ;
    %end;
S_0x12ba9c270 .scope module, "uut_ediff" "sub_N" 4 72, 4 194 0, S_0x12ba51300;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x12ba9c530 .param/l "N" 0 4 195, C4<0000000000000000000000000000000111>;
L_0x138046238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba9caf0_0 .net/2u *"_ivl_0", 0 0, L_0x138046238;  1 drivers
L_0x138046280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ba9cbb0_0 .net/2u *"_ivl_4", 0 0, L_0x138046280;  1 drivers
v0x12ba9cc50_0 .net "a", 6 0, L_0x102f3e890;  1 drivers
v0x12ba9cd00_0 .net "ain", 7 0, L_0x102f3e550;  1 drivers
v0x12ba9cdc0_0 .net "b", 6 0, L_0x102f3db90;  1 drivers
v0x12ba9cea0_0 .net "bin", 7 0, L_0x102f3e670;  1 drivers
v0x12ba9cf40_0 .net "c", 7 0, L_0x102f3e790;  alias, 1 drivers
L_0x102f3e550 .concat [ 7 1 0 0], L_0x102f3e890, L_0x138046238;
L_0x102f3e670 .concat [ 7 1 0 0], L_0x102f3db90, L_0x138046280;
S_0x12ba9c640 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x12ba9c270;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x12ba9c800 .param/l "N" 0 4 215, C4<0000000000000000000000000000000111>;
v0x12ba9c5b0_0 .net "a", 7 0, L_0x102f3e550;  alias, 1 drivers
v0x12ba9c930_0 .net "b", 7 0, L_0x102f3e670;  alias, 1 drivers
v0x12ba9c9e0_0 .net "c", 7 0, L_0x102f3e790;  alias, 1 drivers
L_0x102f3e790 .arith/sub 8, L_0x102f3e550, L_0x102f3e670;
S_0x12ba9d030 .scope module, "uut_reg_ro" "reg_exp_op" 4 119, 4 269 0, S_0x12ba51300;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "exp_o";
    .port_info 1 /OUTPUT 2 "e_o";
    .port_info 2 /OUTPUT 4 "r_o";
P_0x12ba9d1f0 .param/l "Bs" 0 4 271, C4<00000000000000000000000000000100>;
P_0x12ba9d230 .param/l "es" 0 4 270, +C4<00000000000000000000000000000010>;
L_0x102f47830 .functor NOT 7, L_0x102f48350, C4<0000000>, C4<0000000>, C4<0000000>;
L_0x102f47bc0 .functor NOT 1, L_0x102f47b20, C4<0>, C4<0>, C4<0>;
L_0x102f47df0 .functor OR 1, L_0x102f47bc0, L_0x102f47d10, C4<0>, C4<0>;
v0x12ba9d8a0_0 .net *"_ivl_10", 0 0, L_0x102f47bc0;  1 drivers
v0x12ba9d950_0 .net *"_ivl_13", 1 0, L_0x102f47c30;  1 drivers
v0x12ba9da00_0 .net *"_ivl_15", 0 0, L_0x102f47d10;  1 drivers
v0x12ba9dab0_0 .net *"_ivl_17", 0 0, L_0x102f47df0;  1 drivers
v0x12ba9db50_0 .net *"_ivl_19", 3 0, L_0x102f47ee0;  1 drivers
L_0x138046a18 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x12ba9dc40_0 .net/2u *"_ivl_20", 3 0, L_0x138046a18;  1 drivers
v0x12ba9dcf0_0 .net *"_ivl_22", 3 0, L_0x102f47fc0;  1 drivers
v0x12ba9dda0_0 .net *"_ivl_25", 3 0, L_0x102f48100;  1 drivers
v0x12ba9de50_0 .net *"_ivl_5", 0 0, L_0x102f47920;  1 drivers
v0x12ba9df60_0 .net *"_ivl_9", 0 0, L_0x102f47b20;  1 drivers
v0x12ba9e010_0 .net "e_o", 1 0, L_0x102f47240;  alias, 1 drivers
v0x12ba9e0c0_0 .net "exp_o", 6 0, L_0x102f48350;  1 drivers
v0x12ba9e170_0 .net "exp_oN", 6 0, L_0x102f479c0;  1 drivers
v0x12ba9e220_0 .net "exp_oN_tmp", 6 0, L_0x102f472e0;  1 drivers
v0x12ba9e2e0_0 .net "r_o", 3 0, L_0x102f48270;  alias, 1 drivers
L_0x102f47240 .part L_0x102f48350, 0, 2;
L_0x102f47920 .part L_0x102f48350, 6, 1;
L_0x102f479c0 .functor MUXZ 7, L_0x102f48350, L_0x102f472e0, L_0x102f47920, C4<>;
L_0x102f47b20 .part L_0x102f48350, 6, 1;
L_0x102f47c30 .part L_0x102f479c0, 0, 2;
L_0x102f47d10 .reduce/or L_0x102f47c30;
L_0x102f47ee0 .part L_0x102f479c0, 2, 4;
L_0x102f47fc0 .arith/sum 4, L_0x102f47ee0, L_0x138046a18;
L_0x102f48100 .part L_0x102f479c0, 2, 4;
L_0x102f48270 .functor MUXZ 4, L_0x102f48100, L_0x102f47fc0, L_0x102f47df0, C4<>;
S_0x12ba9d400 .scope module, "uut_conv_2c1" "conv_2c" 4 279, 4 262 0, S_0x12ba9d030;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /OUTPUT 7 "c";
P_0x12ba9d5d0 .param/l "N" 0 4 263, C4<000000000000000000000000000000110>;
L_0x1380469d0 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0x12ba9d650_0 .net/2u *"_ivl_0", 6 0, L_0x1380469d0;  1 drivers
v0x12ba9d710_0 .net "a", 6 0, L_0x102f47830;  1 drivers
v0x12ba9d7b0_0 .net "c", 6 0, L_0x102f472e0;  alias, 1 drivers
L_0x102f472e0 .arith/sum 7, L_0x102f47830, L_0x1380469d0;
    .scope S_0x12bccb9e0;
T_308 ;
    %wait E_0x11b1e6f50;
    %load/vec4 v0x12baa3890_0;
    %store/vec4 v0x11b2c4d90_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.full_nbits_abs, S_0x11b2c4bd0;
    %load/vec4 v0x12baa3940_0;
    %store/vec4 v0x11b2c4d90_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.full_nbits_abs, S_0x11b2c4bd0;
    %pushi/vec4 32, 0, 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x11b2c69c0_0, 0, 32;
    %store/vec4 v0x11b2c6770_0, 0, 32;
    %store/vec4 v0x11b2c66e0_0, 0, 32;
    %store/vec4 v0x11b2c6640_0, 0, 32;
    %store/vec4 v0x11b2c6580_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.posit_trunc_check, S_0x11b2c63c0;
    %flag_set/vec4 8;
    %jmp/0xz  T_308.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12baa4740_0, 0, 1;
    %load/vec4 v0x12baa3890_0;
    %load/vec4 v0x12baa3940_0;
    %load/vec4 v0x12baa4040_0;
    %store/vec4 v0x12bcd89f0_0, 0, 32;
    %store/vec4 v0x12bcd3230_0, 0, 32;
    %store/vec4 v0x12bcd5ca0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.catastrophic_cancellation_risk, S_0x12bcd0d30;
    %flag_set/vec4 8;
    %jmp/0xz  T_308.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12baa49f0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x12baa4280_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12baa55f0_0, 0, 32;
    %load/vec4 v0x12baa3890_0;
    %store/vec4 v0x11b2c4d90_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.full_nbits_abs, S_0x11b2c4bd0;
    %load/vec4 v0x12baa3940_0;
    %store/vec4 v0x11b2c4d90_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.full_nbits_abs, S_0x11b2c4bd0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_308.4, 5;
    %load/vec4 v0x12baa4280_0;
    %store/vec4 v0x12ba50e60_0, 0, 16;
    %callf/vec4 TD_fault_checker_tb.dut.trunc_nbits_abs, S_0x12ba50ca0;
    %pad/u 32;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x11b2c5be0_0, 0, 32;
    %store/vec4 v0x11b2c5a40_0, 0, 32;
    %store/vec4 v0x11b2c58f0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_scale, S_0x11b2c5670;
    %store/vec4 v0x12baa5560_0, 0, 7;
    %jmp T_308.5;
T_308.4 ;
    %load/vec4 v0x12baa4280_0;
    %store/vec4 v0x12ba50e60_0, 0, 16;
    %callf/vec4 TD_fault_checker_tb.dut.trunc_nbits_abs, S_0x12ba50ca0;
    %pad/u 32;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x11b2c5be0_0, 0, 32;
    %store/vec4 v0x11b2c5a40_0, 0, 32;
    %store/vec4 v0x11b2c58f0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_scale, S_0x11b2c5670;
    %store/vec4 v0x12baa5560_0, 0, 7;
T_308.5 ;
    %jmp T_308.3;
T_308.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12baa49f0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x12baa41c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12baa55f0_0, 0, 32;
    %load/vec4 v0x12baa41c0_0;
    %store/vec4 v0x12ba50e60_0, 0, 16;
    %callf/vec4 TD_fault_checker_tb.dut.trunc_nbits_abs, S_0x12ba50ca0;
    %pad/u 32;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x11b2c5be0_0, 0, 32;
    %store/vec4 v0x11b2c5a40_0, 0, 32;
    %store/vec4 v0x11b2c58f0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_scale, S_0x11b2c5670;
    %store/vec4 v0x12baa5560_0, 0, 7;
T_308.3 ;
    %jmp T_308.1;
T_308.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12baa4740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12baa49f0_0, 0, 1;
    %load/vec4 v0x12baa4100_0;
    %store/vec4 v0x12baa55f0_0, 0, 32;
    %load/vec4 v0x12baa55f0_0;
    %store/vec4 v0x11b2c4d90_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.full_nbits_abs, S_0x11b2c4bd0;
    %pushi/vec4 32, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x11b2c5be0_0, 0, 32;
    %store/vec4 v0x11b2c5a40_0, 0, 32;
    %store/vec4 v0x11b2c58f0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_scale, S_0x11b2c5670;
    %store/vec4 v0x12baa5560_0, 0, 7;
T_308.1 ;
    %load/vec4 v0x12baa4040_0;
    %store/vec4 v0x12baa4d90_0, 0, 32;
    %load/vec4 v0x12baa4040_0;
    %store/vec4 v0x11b2c4d90_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.full_nbits_abs, S_0x11b2c4bd0;
    %pushi/vec4 32, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x11b2c5be0_0, 0, 32;
    %store/vec4 v0x11b2c5a40_0, 0, 32;
    %store/vec4 v0x11b2c58f0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_scale, S_0x11b2c5670;
    %store/vec4 v0x12baa4d00_0, 0, 7;
    %load/vec4 v0x12baa49f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_308.6, 8;
    %load/vec4 v0x12baa3890_0;
    %store/vec4 v0x11b2c4d90_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.full_nbits_abs, S_0x11b2c4bd0;
    %load/vec4 v0x12baa3940_0;
    %store/vec4 v0x11b2c4d90_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.full_nbits_abs, S_0x11b2c4bd0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_308.8, 5;
    %load/vec4 v0x12baa4ed0_0;
    %store/vec4 v0x12ba50e60_0, 0, 16;
    %callf/vec4 TD_fault_checker_tb.dut.trunc_nbits_abs, S_0x12ba50ca0;
    %pad/u 32;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x11b2c5be0_0, 0, 32;
    %store/vec4 v0x11b2c5a40_0, 0, 32;
    %store/vec4 v0x11b2c58f0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_scale, S_0x11b2c5670;
    %store/vec4 v0x12baa4310_0, 0, 7;
    %load/vec4 v0x12baa4310_0;
    %load/vec4 v0x12baa5560_0;
    %cmp/u;
    %jmp/0xz  T_308.10, 5;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x12baa5560_0;
    %pad/u 32;
    %load/vec4 v0x12baa4310_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x12baa43a0_0, 0, 1;
    %jmp T_308.11;
T_308.10 ;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x12baa4310_0;
    %pad/u 32;
    %load/vec4 v0x12baa5560_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x12baa43a0_0, 0, 1;
T_308.11 ;
    %jmp T_308.9;
T_308.8 ;
    %load/vec4 v0x12baa4e20_0;
    %store/vec4 v0x12ba50e60_0, 0, 16;
    %callf/vec4 TD_fault_checker_tb.dut.trunc_nbits_abs, S_0x12ba50ca0;
    %pad/u 32;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x11b2c5be0_0, 0, 32;
    %store/vec4 v0x11b2c5a40_0, 0, 32;
    %store/vec4 v0x11b2c58f0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_scale, S_0x11b2c5670;
    %store/vec4 v0x12baa4310_0, 0, 7;
    %load/vec4 v0x12baa4310_0;
    %load/vec4 v0x12baa5560_0;
    %cmp/u;
    %jmp/0xz  T_308.12, 5;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x12baa5560_0;
    %pad/u 32;
    %load/vec4 v0x12baa4310_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x12baa43a0_0, 0, 1;
    %jmp T_308.13;
T_308.12 ;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x12baa4310_0;
    %pad/u 32;
    %load/vec4 v0x12baa5560_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x12baa43a0_0, 0, 1;
T_308.13 ;
T_308.9 ;
    %jmp T_308.7;
T_308.6 ;
    %load/vec4 v0x12baa5560_0;
    %load/vec4 v0x12baa4d00_0;
    %cmp/u;
    %jmp/0xz  T_308.14, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x12baa4d00_0;
    %pad/u 32;
    %load/vec4 v0x12baa5560_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x12baa43a0_0, 0, 1;
    %jmp T_308.15;
T_308.14 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x12baa5560_0;
    %pad/u 32;
    %load/vec4 v0x12baa4d00_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x12baa43a0_0, 0, 1;
T_308.15 ;
T_308.7 ;
    %jmp T_308;
    .thread T_308, $push;
    .scope S_0x12bccc060;
T_309 ;
    %vpi_call 2 57 "$dumpfile", "switching.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12bccc060 {0 0 0};
    %vpi_call 2 60 "$display", "\012=== fault_checker automated testbench (Verilog-2001) ===" {0 0 0};
    %vpi_func 2 63 "$fopen" 32, "input.txt", "r" {0 0 0};
    %store/vec4 v0x12baa5950_0, 0, 32;
    %load/vec4 v0x12baa5950_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_309.0, 4;
    %vpi_call 2 65 "$display", "ERROR: Could not open 'input.txt'." {0 0 0};
    %vpi_call 2 66 "$finish" {0 0 0};
T_309.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12baa59e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12baa5730_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12baa57e0_0, 0, 32;
T_309.2 ;
    %vpi_func 2 74 "$feof" 32, v0x12baa5950_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_309.3, 8;
    %vpi_func 2 75 "$fscanf" 32, v0x12baa5950_0, "%h %h\012", v0x12baa5730_0, v0x12baa57e0_0 {0 0 0};
    %store/vec4 v0x12baa5b60_0, 0, 32;
    %load/vec4 v0x12baa5b60_0;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_309.4, 4;
    %load/vec4 v0x12baa59e0_0;
    %addi 1, 0, 32;
    %vpi_call 2 77 "$display", "ERROR: malformed data on line %0d.", S<0,vec4,s32> {1 0 0};
    %vpi_call 2 78 "$finish" {0 0 0};
T_309.4 ;
    %delay 10000, 0;
    %vpi_call 2 83 "$display", "Line %0d: A=%h  B=%h  | true_sum=%h  used_sum=%h | true_scale=%b used_scale=%b | fault=%b  mode=%b", v0x12baa59e0_0, v0x12baa5730_0, v0x12baa57e0_0, v0x12baa5cc0_0, &PV<v0x12baa5e80_0, 0, 16>, v0x12baa5c00_0, v0x12baa5df0_0, v0x12baa5880_0, v0x12baa5ad0_0 {0 0 0};
    %load/vec4 v0x12baa59e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12baa59e0_0, 0, 32;
    %jmp T_309.2;
T_309.3 ;
    %vpi_call 2 91 "$fclose", v0x12baa5950_0 {0 0 0};
    %vpi_call 2 92 "$display", "=== Applied %0d vectors; testbench complete. ===", v0x12baa59e0_0 {0 0 0};
    %vpi_call 2 93 "$finish" {0 0 0};
    %end;
    .thread T_309;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "fault_checker_tb.v";
    "fault_checker.v";
    "posit_add.v";
