# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../Lab02.srcs/sources_1/new/counter_rc_mod60.sv" \
"../../../../Lab02.srcs/sim_1/new/counter_rc_mod60_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
