SLICE alta_slice
// SLICE_INFO
  //TYPE : LOGIC;
  CONFIG
    ClkMux : 2'bxx;
    AsyncResetMux : 2'bxx;
    SyncResetMux : 2'bxx;
    SyncLoadMux : 2'bxx;
    modeMux : 1'bx;
    FeedbackMux : 1'bx;
    ShiftMux : 1'bx;
    BypassEn : 1'bx;
    CarryEnb : 1'bx;
  END_CONFIG
  PIN A
    //TYPE : LOGIC_LUTIN_A;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN B
    //TYPE : LOGIC_LUTIN_B;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN C
    //TYPE : LOGIC_LUTIN_C;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN D
    //TYPE : LOGIC_LUTIN_D;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN LutOut
    //TYPE : LOGIC_LUTOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN Q
    //TYPE : LOGIC_Q;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN Cin
    //TYPE : LOGIC_CIN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Cout
    //TYPE : LOGIC_COUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN SyncReset
    //TYPE : LOGIC_SYNCRESET;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN SyncLoad
    //TYPE : LOGIC_SYNCLOAD;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Clk
    //TYPE : LOGIC_CLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN AsyncReset
    //TYPE : LOGIC_ASYNCRESET;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Qin
    //TYPE : LOGIC_QIN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ShiftData
    //TYPE : LOGIC_SHIFTDATA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : AsyncReset; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
    END_CONFIG
    VALUE : BEST -0.054 -0.054 -0.054 -0.054;
    VALUE : WORST -0.078 -0.078 -0.078 -0.078;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : AsyncReset; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
    END_CONFIG
    VALUE : BEST 0.115 0.115 0.115 0.115;
    VALUE : WORST 0.139 0.139 0.139 0.139;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : Q; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
    END_CONFIG
    VALUE : BEST 0.151 0.151 0.167 0.167;
    VALUE : WORST 0.200 0.200 0.221 0.221;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b01;
    END_CONFIG
    VALUE : BEST -0.241 -0.241 -0.261 -0.261;
    VALUE : WORST -0.352 -0.352 -0.372 -0.372;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b01;
    END_CONFIG
    VALUE : BEST 0.398 0.398 0.372 0.372;
    VALUE : WORST 0.511 0.511 0.472 0.472;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.048 -0.048 -0.051 -0.051;
    VALUE : WORST -0.079 -0.079 -0.083 -0.083;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.147 0.147 0.150 0.150;
    VALUE : WORST 0.169 0.169 0.173 0.173;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SyncLoad; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.174 -0.174 -0.204 -0.204;
    VALUE : WORST -0.235 -0.235 -0.271 -0.271;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SyncLoad; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.274 0.274 0.301 0.301;
    VALUE : WORST 0.338 0.338 0.369 0.369;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SyncReset; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      BypassEn     : 1'b1;
      SyncResetMux : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.071 -0.072 -0.076 -0.076;
    VALUE : WORST -0.107 -0.107 -0.093 -0.093;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SyncReset; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      BypassEn     : 1'b1;
      SyncResetMux : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.169 0.169 0.156 0.166;
    VALUE : WORST 0.204 0.204 0.193 0.193;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : A; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST -0.318 -0.318 -0.331 -0.331;
    VALUE : WORST -0.449 -0.449 -0.451 -0.451;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : A; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST 0.489 0.489 0.482 0.482;
    VALUE : WORST 0.627 0.627 0.614 0.614;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : B; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST -0.296 -0.296 -0.305 -0.305;
    VALUE : WORST -0.405 -0.405 -0.416 -0.416;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : B; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST 0.441 0.441 0.433 0.433;
    VALUE : WORST 0.564 0.564 0.552 0.552;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : D; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST -0.171 -0.171 -0.169 -0.169;
    VALUE : WORST -0.236 -0.236 -0.251 -0.251;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : D; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST 0.272 0.272 0.274 0.274;
    VALUE : WORST 0.341 0.341 0.345 0.345;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : A; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST -0.318 -0.318 -0.331 -0.331;
    VALUE : WORST -0.449 -0.449 -0.451 -0.451;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : A; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST 0.489 0.489 0.482 0.482;
    VALUE : WORST 0.627 0.627 0.614 0.614;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : B; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST -0.296 -0.296 -0.305 -0.305;
    VALUE : WORST -0.405 -0.405 -0.416 -0.416;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : B; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST 0.441 0.441 0.433 0.433;
    VALUE : WORST 0.564 0.564 0.552 0.552;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : D; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST -0.171 -0.171 -0.169 -0.169;
    VALUE : WORST -0.236 -0.236 -0.251 -0.251;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : D; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST 0.272 0.272 0.274 0.274;
    VALUE : WORST 0.341 0.341 0.345 0.345;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : A; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.318 -0.318 -0.331 -0.331;
    VALUE : WORST -0.449 -0.449 -0.451 -0.451;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : A; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.489 0.489 0.482 0.482;
    VALUE : WORST 0.627 0.627 0.614 0.614;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : B; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.296 -0.296 -0.305 -0.305;
    VALUE : WORST -0.405 -0.405 -0.416 -0.416;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : B; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.441 0.441 0.433 0.433;
    VALUE : WORST 0.564 0.564 0.552 0.552;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : D; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.171 -0.171 -0.169 -0.169;
    VALUE : WORST -0.236 -0.236 -0.251 -0.251;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : D; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.272 0.272 0.274 0.274;
    VALUE : WORST 0.341 0.341 0.345 0.345;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : ShiftData; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b1;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST -0.046 -0.046 -0.052 -0.052;
    VALUE : WORST -0.071 -0.071 -0.074 -0.074;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : ShiftData; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b1;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST 0.146 0.146 0.152 0.152;
    VALUE : WORST 0.171 0.171 0.174 0.174;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : ShiftData; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b1;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST -0.046 -0.046 -0.052 -0.052;
    VALUE : WORST -0.071 -0.071 -0.074 -0.074;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : ShiftData; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b1;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST 0.146 0.146 0.152 0.152;
    VALUE : WORST 0.171 0.171 0.174 0.174;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : ShiftData; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b1;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.046 -0.046 -0.052 -0.052;
    VALUE : WORST -0.071 -0.071 -0.074 -0.074;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : ShiftData; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ShiftMux     : 1'b1;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.146 0.146 0.152 0.152;
    VALUE : WORST 0.171 0.171 0.174 0.174;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : AsyncReset; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
    END_CONFIG
    VALUE : BEST -0.054 -0.054 -0.054 -0.054;
    VALUE : WORST -0.078 -0.078 -0.078 -0.078;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : AsyncReset; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
    END_CONFIG
    VALUE : BEST 0.115 0.115 0.115 0.115;
    VALUE : WORST 0.139 0.139 0.139 0.139;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : Q; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
    END_CONFIG
    VALUE : BEST 0.151 0.151 0.167 0.167;
    VALUE : WORST 0.200 0.200 0.221 0.221;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b01;
    END_CONFIG
    VALUE : BEST -0.241 -0.241 -0.261 -0.261;
    VALUE : WORST -0.352 -0.352 -0.372 -0.372;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b01;
    END_CONFIG
    VALUE : BEST 0.398 0.398 0.372 0.372;
    VALUE : WORST 0.511 0.511 0.472 0.472;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.048 -0.048 -0.051 -0.051;
    VALUE : WORST -0.079 -0.079 -0.083 -0.083;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.147 0.147 0.150 0.150;
    VALUE : WORST 0.169 0.169 0.173 0.173;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SyncLoad; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.174 -0.174 -0.204 -0.204;
    VALUE : WORST -0.235 -0.235 -0.271 -0.271;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SyncLoad; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.274 0.274 0.301 0.301;
    VALUE : WORST 0.338 0.338 0.369 0.369;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : A; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST -0.318 -0.318 -0.331 -0.331;
    VALUE : WORST -0.449 -0.449 -0.451 -0.451;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : A; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST 0.489 0.489 0.482 0.482;
    VALUE : WORST 0.627 0.627 0.614 0.614;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : B; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST -0.296 -0.296 -0.305 -0.305;
    VALUE : WORST -0.405 -0.405 -0.416 -0.416;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : B; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST 0.441 0.441 0.433 0.433;
    VALUE : WORST 0.564 0.564 0.552 0.552;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : D; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST -0.171 -0.171 -0.169 -0.169;
    VALUE : WORST -0.236 -0.236 -0.251 -0.251;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : D; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST 0.272 0.272 0.274 0.274;
    VALUE : WORST 0.341 0.341 0.345 0.345;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : A; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST -0.318 -0.318 -0.331 -0.331;
    VALUE : WORST -0.449 -0.449 -0.451 -0.451;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : A; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST 0.489 0.489 0.482 0.482;
    VALUE : WORST 0.627 0.627 0.614 0.614;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : B; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST -0.296 -0.296 -0.305 -0.305;
    VALUE : WORST -0.405 -0.405 -0.416 -0.416;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : B; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST 0.441 0.441 0.433 0.433;
    VALUE : WORST 0.564 0.564 0.552 0.552;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : D; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST -0.171 -0.171 -0.169 -0.169;
    VALUE : WORST -0.236 -0.236 -0.251 -0.251;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : D; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST 0.272 0.272 0.274 0.274;
    VALUE : WORST 0.341 0.341 0.345 0.345;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : A; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.318 -0.318 -0.331 -0.331;
    VALUE : WORST -0.449 -0.449 -0.451 -0.451;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : A; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.489 0.489 0.482 0.482;
    VALUE : WORST 0.627 0.627 0.614 0.614;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : B; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.296 -0.296 -0.305 -0.305;
    VALUE : WORST -0.405 -0.405 -0.416 -0.416;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : B; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.441 0.441 0.433 0.433;
    VALUE : WORST 0.564 0.564 0.552 0.552;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : D; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.171 -0.171 -0.169 -0.169;
    VALUE : WORST -0.236 -0.236 -0.251 -0.251;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : D; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.272 0.272 0.274 0.274;
    VALUE : WORST 0.341 0.341 0.345 0.345;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : ShiftData; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b1;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST -0.046 -0.046 -0.052 -0.052;
    VALUE : WORST -0.071 -0.071 -0.074 -0.074;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : ShiftData; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b1;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST 0.146 0.146 0.152 0.152;
    VALUE : WORST 0.171 0.171 0.174 0.174;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : ShiftData; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b1;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST -0.046 -0.046 -0.052 -0.052;
    VALUE : WORST -0.071 -0.071 -0.074 -0.074;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : ShiftData; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b1;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST 0.146 0.146 0.152 0.152;
    VALUE : WORST 0.171 0.171 0.174 0.174;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : ShiftData; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b1;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.046 -0.046 -0.052 -0.052;
    VALUE : WORST -0.071 -0.071 -0.074 -0.074;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : ShiftData; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b11;
      ShiftMux     : 1'b1;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.146 0.146 0.152 0.152;
    VALUE : WORST 0.171 0.171 0.174 0.174;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : A; TO : Cout; SENSE : NONUNATE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.276 0.336 0.242 0.305;
    VALUE : WORST 0.357 0.434 0.316 0.390;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : A; TO : Cout; SENSE : NEGEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.276 0.276 0.242 0.242;
    VALUE : WORST 0.357 0.357 0.316 0.316;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : A; TO : Cout; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.336 0.336 0.305 0.305;
    VALUE : WORST 0.434 0.434 0.390 0.390;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : A; TO : LutOut; SENSE : NONUNATE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.264 0.323 0.248 0.312;
    VALUE : WORST 0.343 0.420 0.328 0.402;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : A; TO : LutOut; SENSE : NEGEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.264 0.264 0.248 0.248;
    VALUE : WORST 0.343 0.343 0.328 0.328;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : A; TO : LutOut; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.323 0.323 0.312 0.312;
    VALUE : WORST 0.420 0.420 0.402 0.402;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : B; TO : Cout; SENSE : NONUNATE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.251 0.287 0.219 0.256;
    VALUE : WORST 0.322 0.370 0.280 0.328;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : B; TO : Cout; SENSE : NEGEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.251 0.251 0.219 0.219;
    VALUE : WORST 0.322 0.322 0.280 0.280;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : B; TO : Cout; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.287 0.287 0.256 0.256;
    VALUE : WORST 0.370 0.370 0.328 0.328;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : B; TO : LutOut; SENSE : NONUNATE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.239 0.275 0.226 0.263;
    VALUE : WORST 0.309 0.356 0.292 0.339;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : B; TO : LutOut; SENSE : NEGEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.239 0.239 0.226 0.226;
    VALUE : WORST 0.309 0.309 0.292 0.292;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : B; TO : LutOut; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.275 0.275 0.263 0.263;
    VALUE : WORST 0.356 0.356 0.339 0.339;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : D; TO : LutOut; SENSE : NONUNATE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.094 0.097 0.092 0.098;
    VALUE : WORST 0.113 0.119 0.112 0.119;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : D; TO : LutOut; SENSE : NEGEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.094 0.094 0.092 0.092;
    VALUE : WORST 0.113 0.113 0.112 0.112;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : D; TO : LutOut; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.097 0.097 0.098 0.098;
    VALUE : WORST 0.119 0.119 0.119 0.119;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Cin; TO : Cout; SENSE : NONUNATE;
    CONFIG
      modeMux      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.041 0.074 0.045 0.070;
    VALUE : WORST 0.051 0.095 0.050 0.086;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Cin; TO : Cout; SENSE : NEGEDGE;
    CONFIG
      modeMux      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.041 0.053 0.045 0.054;
    VALUE : WORST 0.051 0.060 0.050 0.058;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Cin; TO : Cout; SENSE : POSEDGE;
    CONFIG
      modeMux      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.066 0.074 0.060 0.070;
    VALUE : WORST 0.088 0.095 0.079 0.086;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : C; TO : LutOut; SENSE : NONUNATE;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b0;
    END_CONFIG
    VALUE : BEST 0.182 0.196 0.226 0.197;
    VALUE : WORST 0.233 0.250 0.253 0.295;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : C; TO : LutOut; SENSE : NEGEDGE;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b0;
    END_CONFIG
    VALUE : BEST 0.196 0.196 0.226 0.226;
    VALUE : WORST 0.250 0.250 0.295 0.295;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : C; TO : LutOut; SENSE : POSEDGE;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b0;
    END_CONFIG
    VALUE : BEST 0.182 0.182 0.197 0.197;
    VALUE : WORST 0.233 0.233 0.253 0.253;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b0;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST -0.241 -0.241 -0.261 -0.261;
    VALUE : WORST -0.352 -0.352 -0.372 -0.372;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b0;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST 0.398 0.398 0.372 0.372;
    VALUE : WORST 0.511 0.511 0.472 0.472;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b0;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST -0.241 -0.241 -0.261 -0.261;
    VALUE : WORST -0.352 -0.352 -0.372 -0.372;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b0;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST 0.398 0.398 0.372 0.372;
    VALUE : WORST 0.511 0.511 0.472 0.472;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b0;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.048 -0.048 -0.051 -0.051;
    VALUE : WORST -0.079 -0.079 -0.083 -0.083;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b0;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.147 0.147 0.150 0.150;
    VALUE : WORST 0.169 0.169 0.173 0.173;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b0;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST -0.241 -0.241 -0.261 -0.261;
    VALUE : WORST -0.352 -0.352 -0.372 -0.372;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b0;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST 0.398 0.398 0.372 0.372;
    VALUE : WORST 0.511 0.511 0.472 0.472;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b0;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST -0.241 -0.241 -0.261 -0.261;
    VALUE : WORST -0.352 -0.352 -0.372 -0.372;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b0;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST 0.398 0.398 0.372 0.372;
    VALUE : WORST 0.511 0.511 0.472 0.472;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b0;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.048 -0.048 -0.051 -0.051;
    VALUE : WORST -0.079 -0.079 -0.083 -0.083;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : C; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b0;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.147 0.147 0.150 0.150;
    VALUE : WORST 0.169 0.169 0.173 0.173;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Qin; TO : LutOut; SENSE : NONUNATE;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b1;
    END_CONFIG
    VALUE : BEST 0.180 0.195 0.226 0.197;
    VALUE : WORST 0.241 0.258 0.302 0.263;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Qin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b1;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST -0.248 -0.248 -0.262 -0.262;
    VALUE : WORST -0.350 -0.350 -0.366 -0.366;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Qin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b1;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST 0.398 0.398 0.368 0.368;
    VALUE : WORST 0.517 0.517 0.478 0.478;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Qin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b1;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST -0.248 -0.248 -0.262 -0.262;
    VALUE : WORST -0.350 -0.350 -0.366 -0.366;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Qin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b1;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST 0.398 0.398 0.368 0.368;
    VALUE : WORST 0.517 0.517 0.478 0.478;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Qin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b1;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.248 -0.248 -0.262 -0.262;
    VALUE : WORST -0.350 -0.350 -0.366 -0.366;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Qin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b1;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.398 0.398 0.368 0.368;
    VALUE : WORST 0.517 0.517 0.478 0.478;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Qin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b1;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST -0.248 -0.248 -0.262 -0.262;
    VALUE : WORST -0.350 -0.350 -0.366 -0.366;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Qin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b1;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST 0.398 0.398 0.368 0.368;
    VALUE : WORST 0.517 0.517 0.478 0.478;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Qin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b1;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST -0.248 -0.248 -0.262 -0.262;
    VALUE : WORST -0.350 -0.350 -0.366 -0.366;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Qin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b1;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST 0.398 0.398 0.368 0.368;
    VALUE : WORST 0.517 0.517 0.478 0.478;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Qin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b1;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.248 -0.248 -0.262 -0.262;
    VALUE : WORST -0.350 -0.350 -0.366 -0.366;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Qin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b0;
      FeedbackMux  : 1'b1;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.398 0.398 0.368 0.368;
    VALUE : WORST 0.517 0.517 0.478 0.478;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Cin; TO : Cout; SENSE : NONUNATE;
    CONFIG
      modeMux      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.041 0.074 0.045 0.070;
    VALUE : WORST 0.051 0.095 0.050 0.086;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Cin; TO : Cout; SENSE : NEGEDGE;
    CONFIG
      modeMux      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.041 0.053 0.045 0.054;
    VALUE : WORST 0.051 0.060 0.050 0.058;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Cin; TO : Cout; SENSE : POSEDGE;
    CONFIG
      modeMux      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.066 0.074 0.060 0.070;
    VALUE : WORST 0.088 0.095 0.079 0.086;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Cin; TO : LutOut; SENSE : NONUNATE;
    CONFIG
      modeMux      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.255 0.264 0.299 0.265;
    VALUE : WORST 0.332 0.339 0.344 0.391;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Cin; TO : LutOut; SENSE : NEGEDGE;
    CONFIG
      modeMux      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.264 0.264 0.299 0.299;
    VALUE : WORST 0.339 0.339 0.391 0.391;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Cin; TO : LutOut; SENSE : POSEDGE;
    CONFIG
      modeMux      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.255 0.255 0.265 0.265;
    VALUE : WORST 0.332 0.332 0.344 0.344;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Cin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b1;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST -0.320 -0.320 -0.340 -0.340;
    VALUE : WORST -0.443 -0.443 -0.460 -0.460;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Cin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b1;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST 0.468 0.468 0.440 0.440;
    VALUE : WORST 0.600 0.600 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Cin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b1;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST -0.320 -0.320 -0.340 -0.340;
    VALUE : WORST -0.443 -0.443 -0.460 -0.460;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Cin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b1;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST 0.468 0.468 0.440 0.440;
    VALUE : WORST 0.600 0.600 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Cin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b1;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.320 -0.320 -0.340 -0.340;
    VALUE : WORST -0.443 -0.443 -0.460 -0.460;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Cin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b1;
      ClkMux       : 2'b10;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.468 0.468 0.440 0.440;
    VALUE : WORST 0.600 0.600 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Cin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b1;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST -0.320 -0.320 -0.340 -0.340;
    VALUE : WORST -0.443 -0.443 -0.460 -0.460;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Cin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b1;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b0;
    END_CONFIG
    VALUE : BEST 0.468 0.468 0.440 0.440;
    VALUE : WORST 0.600 0.600 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Cin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b1;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST -0.320 -0.320 -0.340 -0.340;
    VALUE : WORST -0.443 -0.443 -0.460 -0.460;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Cin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b1;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b00;
    END_CONFIG
    VALUE : BEST 0.468 0.468 0.440 0.440;
    VALUE : WORST 0.600 0.600 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : Cin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b1;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.320 -0.320 -0.340 -0.340;
    VALUE : WORST -0.443 -0.443 -0.460 -0.460;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : Cin; SENSE : FROM_RISING;
    CONFIG
      modeMux      : 1'b1;
      ClkMux       : 2'b11;
      ShiftMux     : 1'b0;
      BypassEn     : 1'b1;
      SyncLoadMux  : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.468 0.468 0.440 0.440;
    VALUE : WORST 0.600 0.600 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: MIN_PULSE_WIDTH; FROM : Clk; TO : Clk; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.750 0.750 0.750 0.750;
    VALUE : WORST 1.000 1.000 1.000 1.000;
  END_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_sramctrl
// SLICE_INFO
  //TYPE : SRAMCTRL;
  CONFIG
  END_CONFIG
  PIN WAddr
    //TYPE : SRAMCTRL_WADDR;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN Din
    //TYPE : SRAMCTRL_DIN;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN WClk
    //TYPE : SRAMCTRL_WCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN WEna
    //TYPE : SRAMCTRL_WENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN WlDst
    //TYPE : SRAMCTRL_WLDST;
    //SIZE : 16;
    //DIR  : output;
  END_PIN
  PIN BlDst
    //TYPE : SRAMCTRL_BLDST;
    //SIZE : 4;
    //DIR  : output;
  END_PIN
  PIN BlbDst
    //TYPE : SRAMCTRL_BLBDST;
    //SIZE : 4;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_sram
// SLICE_INFO
  //TYPE : SRAM;
  CONFIG
    INIT_VAL : 64'h0;
  END_CONFIG
  PIN RAddr
    //TYPE : SRAM_RADDR;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN WAddr
    //TYPE : SRAM_WADDR;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN Din
    //TYPE : SRAM_DIN;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN WClk
    //TYPE : SRAM_WCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN WEna
    //TYPE : SRAM_WENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Dout
    //TYPE : SRAM_DOUT;
    //SIZE : 4;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_wramctrl
// SLICE_INFO
  //TYPE : WRAMCTRL;
  CONFIG
  END_CONFIG
  PIN WAddr
    //TYPE : WRAMCTRL_WADDR;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN Din
    //TYPE : WRAMCTRL_DIN;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN WClk
    //TYPE : WRAMCTRL_WCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN WEna
    //TYPE : WRAMCTRL_WENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN WlDst
    //TYPE : WRAMCTRL_WLDST;
    //SIZE : 16;
    //DIR  : output;
  END_PIN
  PIN BlDst
    //TYPE : WRAMCTRL_BLDST;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN BlbDst
    //TYPE : WRAMCTRL_BLBDST;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_wram
// SLICE_INFO
  //TYPE : WRAM;
  CONFIG
    INIT_VAL : 128'h0;
  END_CONFIG
  PIN RAddr
    //TYPE : WRAM_RADDR;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN WAddr
    //TYPE : WRAM_WADDR;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN Din
    //TYPE : WRAM_DIN;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN WClk
    //TYPE : WRAM_WCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN WEna
    //TYPE : WRAM_WENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Dout
    //TYPE : WRAM_DOUT;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_clkenctrl
// SLICE_INFO
  //TYPE : CLKENCTRL;
  CONFIG
    ClkMux : 2'bxx;
    ClkEnMux : 2'bxx;
  END_CONFIG
  PIN ClkIn
    //TYPE : CLKENCTRL_IN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ClkEn
    //TYPE : CLKENCTRL_EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ClkOut
    //TYPE : CLKENCTRL_OUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
  TIMING
    TYPE: CELL; FROM : ClkIn; TO : ClkOut; SENSE : POSEDGE;
    CONFIG
      ClkMux       : 2'b10;
      ClkEnMux     : 2'b01;
    END_CONFIG
    VALUE : BEST 0.108 0.109 0.113 0.114;
    VALUE : WORST 0.142 0.144 0.145 0.147;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : ClkIn; TO : ClkOut; SENSE : POSEDGE;
    CONFIG
      ClkMux       : 2'b10;
      ClkEnMux     : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.108 0.109 0.113 0.114;
    VALUE : WORST 0.142 0.144 0.145 0.147;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : ClkIn; TO : ClkOut; SENSE : NEGEDGE;
    CONFIG
      ClkMux       : 2'b11;
      ClkEnMux     : 2'b01;
    END_CONFIG
    VALUE : BEST 0.103 0.104 0.103 0.104;
    VALUE : WORST 0.132 0.134 0.125 0.127;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : ClkIn; TO : ClkOut; SENSE : NEGEDGE;
    CONFIG
      ClkMux       : 2'b11;
      ClkEnMux     : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.103 0.104 0.103 0.104;
    VALUE : WORST 0.132 0.134 0.125 0.127;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : ClkIn; TO : ClkEn; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ClkEnMux     : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.105 0.105 0.105 0.105;
    VALUE : WORST 0.130 0.130 0.130 0.130;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : ClkIn; TO : ClkEn; SENSE : FROM_RISING;
    CONFIG
      ClkMux       : 2'b10;
      ClkEnMux     : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.180 0.180 0.180 0.180;
    VALUE : WORST 0.230 0.230 0.230 0.230;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : ClkIn; TO : ClkEn; SENSE : FROM_FALLING;
    CONFIG
      ClkMux       : 2'b11;
      ClkEnMux     : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.105 0.105 0.105 0.105;
    VALUE : WORST 0.130 0.130 0.130 0.130;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : ClkIn; TO : ClkEn; SENSE : FROM_FALLING;
    CONFIG
      ClkMux       : 2'b11;
      ClkEnMux     : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.180 0.180 0.180 0.180;
    VALUE : WORST 0.230 0.230 0.230 0.230;
  END_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_syncctrl
// SLICE_INFO
  //TYPE : SYNCCTRL;
  CONFIG
    SyncCtrlMux : 2'bxx;
  END_CONFIG
  PIN Din
    //TYPE : SYNCCTRL_IN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Dout
    //TYPE : SYNCCTRL_OUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
  TIMING
    TYPE: CELL; FROM : Din; TO : Dout; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.000 0.000 0.000 0.000;
    VALUE : WORST 0.000 0.000 0.000 0.000;
  END_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_asyncctrl
// SLICE_INFO
  //TYPE : ASYNCCTRL;
  CONFIG
    AsyncCtrlMux : 2'bxx;
  END_CONFIG
  PIN Din
    //TYPE : ASYNCCTRL_IN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Dout
    //TYPE : ASYNCCTRL_OUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
  TIMING
    TYPE: CELL; FROM : Din; TO : Dout; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.000 0.000 0.000 0.000;
    VALUE : WORST 0.000 0.000 0.000 0.000;
  END_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_io
// SLICE_INFO
  //TYPE : IO;
  CONFIG
    PRG_DELAYB : 1'bx;
    PRG_DELAYB_P : 1'bx;
    PRG_DELAYB_N : 1'bx;
    RX_SEL : 1'bx;
    RX_SEL_P : 1'bx;
    RX_SEL_N : 1'bx;
    PDCNTL : 2'bxx;
    PDCNTL_P : 2'bxx;
    PDCNTL_N : 2'bxx;
    NDCNTL : 2'bxx;
    NDCNTL_P : 2'bxx;
    NDCNTL_N : 2'bxx;
    PRG_SLR : 1'bx;
    PRG_SLR_P : 1'bx;
    PRG_SLR_N : 1'bx;
    CFG_KEEP : 2'bxx;
    CFG_KEEP_N : 2'bxx;
    CFG_KEEP_P : 2'bxx;
    PU : 4'bxxxx;
    LVDS_RSDS_IREF : 12'bxxxxxxxxxxxx;
    CFG_LVDS_RSDS_EN : 1'bx;
  END_CONFIG
  PIN datain
    //TYPE : IO_IN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN oe
    //TYPE : IO_EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN combout
    //TYPE : IO_OUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN padio
    //TYPE : IO_PAD;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_rio
// SLICE_INFO
  //TYPE : RIO;
  CONFIG
    IN_ASYNC_MODE : 1'bx;
    IN_SYNC_MODE : 1'bx;
    IN_POWERUP : 1'bx;
    OUT_REG_MODE : 1'bx;
    OUT_ASYNC_MODE : 1'bx;
    OUT_SYNC_MODE : 1'bx;
    OUT_POWERUP : 1'bx;
    OE_REG_MODE : 1'bx;
    OE_ASYNC_MODE : 1'bx;
    OE_SYNC_MODE : 1'bx;
    OE_POWERUP : 1'bx;
    inclkCFG : 2'bx;
    outclkCFG : 2'bx;
    CFG_TRI_INPUT : 1'bx;
    CFG_INPUT_EN : 1'bx;
    CFG_PULL_UP : 1'bx;
    CFG_SLR : 1'bx;
    CFG_OPEN_DRAIN : 1'bx;
    CFG_PDRCTRL : 4'bx;
    CFG_KEEP : 2'bx;
    CFG_LVDS_OUT_EN : 1'bx;
    CFG_LVDS_SEL_CUA : 2'bx;
    CFG_LVDS_IREF : 10'bx;
    CFG_LVDS_IN_EN : 1'bx;
    DPCLK_DELAY : 4'bx;
    OUT_DELAY : 1'bx;
    IN_DATA_DELAY : 3'bx;
    IN_REG_DELAY : 3'bx;
  END_CONFIG
  PIN datain
    //TYPE : RIO_IN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN oe
    //TYPE : RIO_EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN combout
    //TYPE : RIO_OUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN regout
    //TYPE : RIO_REGOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN outclk
    //TYPE : RIO_OUTCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN outclkena
    //TYPE : RIO_OUTCLKENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN inclk
    //TYPE : RIO_INCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN inclkena
    //TYPE : RIO_INCLKENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN areset
    //TYPE : RIO_ASYNCRESET;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN sreset
    //TYPE : RIO_SYNCRESET;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN padio
    //TYPE : RIO_PAD;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_ioreg
// SLICE_INFO
  //TYPE : IOREG;
  CONFIG
  END_CONFIG
  PIN paddataout
    //TYPE : IOREG_PADOUT;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN datain
    //TYPE : IOREG_IN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN oe
    //TYPE : IOREG_EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN combout
    //TYPE : IOREG_OUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN regout
    //TYPE : IOREG_REGOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN paddatain
    //TYPE : IOREG_PADIN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN padoe
    //TYPE : IOREG_PADEN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN outclk
    //TYPE : IOREG_OUTCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN outclkena
    //TYPE : IOREG_OUTCLKENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN inclk
    //TYPE : IOREG_INCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN inclkena
    //TYPE : IOREG_INCLKENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN areset
    //TYPE : IOREG_ASYNCRESET;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN sreset
    //TYPE : IOREG_SYNCRESET;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_dio
// SLICE_INFO
  //TYPE : DIO;
  CONFIG
    IN_ASYNC_MODE : 1'bx;
    IN_SYNC_MODE : 1'bx;
    IN_POWERUP : 1'bx;
    IN_ASYNC_DISABLE : 1'bx;
    IN_SYNC_DISABLE : 1'bx;
    OUT_REG_MODE : 1'bx;
    OUT_ASYNC_MODE : 1'bx;
    OUT_SYNC_MODE : 1'bx;
    OUT_POWERUP : 1'bx;
    OUT_CLKEN_DISABLE : 1'bx;
    OUT_ASYNC_DISABLE : 1'bx;
    OUT_SYNC_DISABLE : 1'bx;
    OUT_DDIO : 1'bx;
    OE_REG_MODE : 1'bx;
    OE_ASYNC_MODE : 1'bx;
    OE_SYNC_MODE : 1'bx;
    OE_POWERUP : 1'bx;
    OE_CLKEN_DISABLE : 1'bx;
    OE_ASYNC_DISABLE : 1'bx;
    OE_SYNC_DISABLE : 1'bx;
    OE_DDIO : 1'bx;
    inclkCFG : 2'bx;
    outclkCFG : 2'bx;
    CFG_TRI_INPUT : 1'bx;
    CFG_PULL_UP : 1'bx;
    CFG_OPEN_DRAIN : 1'bx;
    CFG_ROCT_CAL_EN : 1'bx;
    CFG_PDRV : 7'bx;
    CFG_NDRV : 7'bx;
    CFG_KEEP : 2'bx;
    CFG_LVDS_OUT_EN : 1'bx;
    CFG_LVDS_SEL_CUA : 3'bx;
    CFG_LVDS_IREF : 10'bx;
    CFG_LVDS_IN_EN : 1'bx;
    CFG_SSTL_OUT_EN : 1'bx;
    CFG_SSTL_INPUT_EN : 1'bx;
    CFG_SSTL_SEL_CUA : 3'bx;
    CFG_OSCDIV : 2'bx;
    CFG_ROCTUSR : 1'bx;
    CFG_SEL_CUA : 1'bx;
    CFG_ROCT_EN : 1'bx;
    INPUT_ONLY : 1'bx;
    DPCLK_DELAY : 4'bx;
    OUT_DELAY : 1'bx;
    IN_DATA_DELAY : 3'bx;
    IN_REG_DELAY : 3'bx;
  END_CONFIG
  PIN datain
    //TYPE : DIO_IN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN datainh
    //TYPE : DIO_INH;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN oe
    //TYPE : DIO_EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN combout
    //TYPE : DIO_OUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN regout
    //TYPE : DIO_REGOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN outclk
    //TYPE : DIO_OUTCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN outclkena
    //TYPE : DIO_OUTCLKENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN inclk
    //TYPE : DIO_INCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN inclkena
    //TYPE : DIO_INCLKENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN areset
    //TYPE : DIO_ASYNCRESET;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN sreset
    //TYPE : DIO_SYNCRESET;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN padio
    //TYPE : DIO_PAD;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
  TIMING
    TYPE: CELL; FROM : datain; TO : padio; SENSE : POSEDGE;
    CONFIG
      OUT_REG_MODE : 1'b0;
      OUT_DELAY    : 1'b0;
    END_CONFIG
    VALUE : BEST 2.567 2.567 2.591 2.591;
    VALUE : WORST 3.404 3.404 3.439 3.439;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : datain; TO : padio; SENSE : POSEDGE;
    CONFIG
      OUT_REG_MODE : 1'b0;
      OUT_DELAY    : 1'b1;
    END_CONFIG
    VALUE : BEST 3.122 3.122 3.147 3.147;
    VALUE : WORST 4.164 4.164 4.195 4.195;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : outclk; TO : padio; SENSE : FROM_RISING;
    CONFIG
      OUT_REG_MODE : 1'b1;
      OUT_DDIO     : 1'b0;
      OUT_DELAY    : 1'b0;
    END_CONFIG
    VALUE : BEST 2.762 2.762 2.755 2.755;
    VALUE : WORST 3.667 3.667 3.669 3.669;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : outclk; TO : padio; SENSE : FROM_RISING;
    CONFIG
      OUT_REG_MODE : 1'b1;
      OUT_DDIO     : 1'b0;
      OUT_DELAY    : 1'b1;
    END_CONFIG
    VALUE : BEST 3.342 3.342 3.335 3.335;
    VALUE : WORST 4.423 4.423 4.425 4.425;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : outclk; TO : padio; SENSE : NONUNATE;
    CONFIG
      OUT_REG_MODE : 1'b1;
      OUT_DDIO     : 1'b1;
      OUT_DELAY    : 1'b0;
    END_CONFIG
    VALUE : BEST 2.677 2.677 2.737 2.737;
    VALUE : WORST 3.551 3.551 3.632 3.632;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : outclk; TO : padio; SENSE : NONUNATE;
    CONFIG
      OUT_REG_MODE : 1'b1;
      OUT_DDIO     : 1'b1;
      OUT_DELAY    : 1'b1;
    END_CONFIG
    VALUE : BEST 3.238 3.238 3.291 3.291;
    VALUE : WORST 4.298 4.298 4.392 4.392;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : oe; TO : padio; SENSE : POSEDGE;
    CONFIG
      OE_REG_MODE  : 1'b0;
    END_CONFIG
    VALUE : BEST 2.747 2.747 2.802 2.802;
    VALUE : WORST 3.684 3.684 3.482 3.482;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : outclk; TO : padio; SENSE : FROM_RISING;
    CONFIG
      OE_REG_MODE  : 1'b1;
      OE_DDIO      : 1'b0;
    END_CONFIG
    VALUE : BEST 2.926 2.926 2.966 2.966;
    VALUE : WORST 3.946 3.946 3.742 3.742;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : outclk; TO : padio; SENSE : NONUNATE;
    CONFIG
      OE_REG_MODE  : 1'b1;
      OE_DDIO      : 1'b1;
    END_CONFIG
    VALUE : BEST 2.946 2.946 2.986 2.986;
    VALUE : WORST 3.966 3.966 3.762 3.762;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : padio; TO : combout; SENSE : POSEDGE;
    CONFIG
      INPUT_ONLY   : 1'b0;
    END_CONFIG
    VALUE : BEST 0.601 0.601 0.609 0.609;
    VALUE : WORST 0.798 0.798 0.789 0.789;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : padio; TO : combout; SENSE : POSEDGE;
    CONFIG
      INPUT_ONLY   : 1'b1;
    END_CONFIG
    VALUE : BEST 0.510 0.510 0.530 0.530;
    VALUE : WORST 0.658 0.658 0.690 0.690;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : inclk; TO : padio; SENSE : FROM_RISING;
    CONFIG
      IN_REG_DELAY : 3'b000;
    END_CONFIG
    VALUE : BEST 0.773 0.773 0.758 0.758;
    VALUE : WORST 0.995 0.995 0.981 0.981;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : inclk; TO : padio; SENSE : FROM_RISING;
    CONFIG
      IN_REG_DELAY : 3'b000;
    END_CONFIG
    VALUE : BEST -0.712 -0.712 -0.697 -0.697;
    VALUE : WORST -0.934 -0.934 -0.920 -0.920;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : inclk; TO : padio; SENSE : FROM_RISING;
    CONFIG
      IN_REG_DELAY : 3'b001;
    END_CONFIG
    VALUE : BEST 1.021 1.021 1.044 1.044;
    VALUE : WORST 1.328 1.328 1.370 1.370;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : inclk; TO : padio; SENSE : FROM_RISING;
    CONFIG
      IN_REG_DELAY : 3'b001;
    END_CONFIG
    VALUE : BEST -0.960 -0.960 -0.983 -0.983;
    VALUE : WORST -1.267 -1.267 -1.309 -1.309;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : inclk; TO : padio; SENSE : FROM_RISING;
    CONFIG
      IN_REG_DELAY : 3'b010;
    END_CONFIG
    VALUE : BEST 1.259 1.259 1.298 1.298;
    VALUE : WORST 1.673 1.673 1.716 1.716;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : inclk; TO : padio; SENSE : FROM_RISING;
    CONFIG
      IN_REG_DELAY : 3'b010;
    END_CONFIG
    VALUE : BEST -1.198 -1.198 -1.237 -1.237;
    VALUE : WORST -1.612 -1.612 -1.655 -1.655;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : inclk; TO : padio; SENSE : FROM_RISING;
    CONFIG
      IN_REG_DELAY : 3'b011;
    END_CONFIG
    VALUE : BEST 1.505 1.505 1.550 1.550;
    VALUE : WORST 2.016 2.016 2.058 2.058;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : inclk; TO : padio; SENSE : FROM_RISING;
    CONFIG
      IN_REG_DELAY : 3'b011;
    END_CONFIG
    VALUE : BEST -1.444 -1.444 -1.489 -1.489;
    VALUE : WORST -1.955 -1.955 -1.997 -1.997;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : inclk; TO : padio; SENSE : FROM_RISING;
    CONFIG
      IN_REG_DELAY : 3'b100;
    END_CONFIG
    VALUE : BEST 1.747 1.747 1.801 1.801;
    VALUE : WORST 2.358 2.358 2.397 2.397;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : inclk; TO : padio; SENSE : FROM_RISING;
    CONFIG
      IN_REG_DELAY : 3'b100;
    END_CONFIG
    VALUE : BEST -1.686 -1.686 -1.740 -1.740;
    VALUE : WORST -2.297 -2.297 -2.336 -2.336;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : inclk; TO : padio; SENSE : FROM_RISING;
    CONFIG
      IN_REG_DELAY : 3'b101;
    END_CONFIG
    VALUE : BEST 2.023 2.023 2.046 2.046;
    VALUE : WORST 2.686 2.686 2.725 2.725;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : inclk; TO : padio; SENSE : FROM_RISING;
    CONFIG
      IN_REG_DELAY : 3'b101;
    END_CONFIG
    VALUE : BEST -1.962 -1.962 -1.985 -1.985;
    VALUE : WORST -2.625 -2.625 -2.664 -2.664;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : inclk; TO : padio; SENSE : FROM_RISING;
    CONFIG
      IN_REG_DELAY : 3'b110;
    END_CONFIG
    VALUE : BEST 2.241 2.241 2.288 2.288;
    VALUE : WORST 3.003 3.003 3.057 3.057;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : inclk; TO : padio; SENSE : FROM_RISING;
    CONFIG
      IN_REG_DELAY : 3'b110;
    END_CONFIG
    VALUE : BEST -2.180 -2.180 -2.227 -2.227;
    VALUE : WORST -2.942 -2.942 -2.996 -2.996;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : inclk; TO : padio; SENSE : FROM_RISING;
    CONFIG
      IN_REG_DELAY : 3'b111;
    END_CONFIG
    VALUE : BEST 2.502 2.502 2.522 2.522;
    VALUE : WORST 3.330 3.330 3.373 3.373;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : inclk; TO : padio; SENSE : FROM_RISING;
    CONFIG
      IN_REG_DELAY : 3'b111;
    END_CONFIG
    VALUE : BEST -2.441 -2.441 -2.461 -2.461;
    VALUE : WORST -3.269 -3.269 -3.312 -3.312;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : inclk; TO : regout; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.288 0.288 0.290 0.290;
    VALUE : WORST 0.370 0.370 0.377 0.377;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : outclk; TO : oe; SENSE : FROM_RISING;
    CONFIG
      OE_REG_MODE  : 1'b1;
    END_CONFIG
    VALUE : BEST 0.057 0.057 0.024 0.024;
    VALUE : WORST 0.055 0.055 0.015 0.015;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : outclk; TO : oe; SENSE : FROM_RISING;
    CONFIG
      OE_REG_MODE  : 1'b1;
    END_CONFIG
    VALUE : BEST 0.002 0.002 0.037 0.037;
    VALUE : WORST 0.004 0.004 0.046 0.046;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : outclk; TO : datain; SENSE : FROM_RISING;
    CONFIG
      OUT_REG_MODE : 1'b1;
    END_CONFIG
    VALUE : BEST 0.071 0.071 0.033 0.033;
    VALUE : WORST 0.078 0.078 0.039 0.039;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : outclk; TO : datain; SENSE : FROM_RISING;
    CONFIG
      OUT_REG_MODE : 1'b1;
    END_CONFIG
    VALUE : BEST -0.012 -0.012 0.026 0.026;
    VALUE : WORST -0.019 -0.019 0.020 0.020;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : outclk; TO : datainh; SENSE : FROM_RISING;
    CONFIG
      OUT_REG_MODE : 1'b1;
      OUT_DDIO     : 1'b1;
    END_CONFIG
    VALUE : BEST 0.029 0.029 -0.007 -0.007;
    VALUE : WORST 0.026 0.026 -0.014 -0.014;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : outclk; TO : datainh; SENSE : FROM_RISING;
    CONFIG
      OUT_REG_MODE : 1'b1;
      OUT_DDIO     : 1'b1;
    END_CONFIG
    VALUE : BEST 0.031 0.031 0.068 0.068;
    VALUE : WORST 0.035 0.035 0.075 0.075;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : outclk; TO : outclkena; SENSE : FROM_RISING;
    CONFIG
      OUT_REG_MODE : 1'b1;
    END_CONFIG
    VALUE : BEST 0.168 0.168 0.188 0.188;
    VALUE : WORST 0.197 0.197 0.225 0.225;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : outclk; TO : outclkena; SENSE : FROM_RISING;
    CONFIG
      OUT_REG_MODE : 1'b1;
    END_CONFIG
    VALUE : BEST -0.008 -0.008 -0.028 -0.028;
    VALUE : WORST -0.027 -0.027 -0.055 -0.055;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : outclk; TO : sreset; SENSE : FROM_RISING;
    CONFIG
      OUT_REG_MODE : 1'b1;
      OUT_SYNC_MODE : 1'b0;
    END_CONFIG
    VALUE : BEST 0.157 0.157 0.135 0.135;
    VALUE : WORST 0.188 0.188 0.156 0.156;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : outclk; TO : sreset; SENSE : FROM_RISING;
    CONFIG
      OUT_REG_MODE : 1'b1;
      OUT_SYNC_MODE : 1'b0;
    END_CONFIG
    VALUE : BEST 0.003 0.003 0.025 0.025;
    VALUE : WORST -0.018 -0.018 0.014 0.014;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : outclk; TO : sreset; SENSE : FROM_RISING;
    CONFIG
      OUT_REG_MODE : 1'b1;
      OUT_SYNC_MODE : 1'b1;
    END_CONFIG
    VALUE : BEST 0.103 0.103 0.151 0.151;
    VALUE : WORST 0.117 0.117 0.176 0.176;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : outclk; TO : sreset; SENSE : FROM_RISING;
    CONFIG
      OUT_REG_MODE : 1'b1;
      OUT_SYNC_MODE : 1'b1;
    END_CONFIG
    VALUE : BEST 0.057 0.057 0.009 0.009;
    VALUE : WORST 0.053 0.053 -0.006 -0.006;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : outclk; TO : areset; SENSE : FROM_RISING;
    CONFIG
      OUT_REG_MODE : 1'b1;
      OUT_ASYNC_MODE : 1'b0;
    END_CONFIG
    VALUE : BEST 0.062 0.062 0.062 0.062;
    VALUE : WORST 0.060 0.060 0.060 0.060;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : outclk; TO : areset; SENSE : FROM_RISING;
    CONFIG
      OUT_REG_MODE : 1'b1;
      OUT_ASYNC_MODE : 1'b0;
    END_CONFIG
    VALUE : BEST 0.098 0.098 0.098 0.098;
    VALUE : WORST 0.110 0.110 0.110 0.110;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : outclk; TO : areset; SENSE : FROM_RISING;
    CONFIG
      OUT_REG_MODE : 1'b1;
      OUT_ASYNC_MODE : 1'b1;
    END_CONFIG
    VALUE : BEST 0.061 0.061 0.061 0.061;
    VALUE : WORST 0.062 0.062 0.062 0.062;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : outclk; TO : areset; SENSE : FROM_RISING;
    CONFIG
      OUT_REG_MODE : 1'b1;
      OUT_ASYNC_MODE : 1'b1;
    END_CONFIG
    VALUE : BEST 0.099 0.099 0.099 0.099;
    VALUE : WORST 0.108 0.108 0.108 0.108;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : inclk; TO : inclkena; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.110 0.110 0.115 0.115;
    VALUE : WORST 0.124 0.124 0.129 0.129;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : inclk; TO : inclkena; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.050 0.050 0.045 0.045;
    VALUE : WORST 0.046 0.046 0.041 0.041;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : inclk; TO : sreset; SENSE : FROM_RISING;
    CONFIG
      IN_SYNC_MODE : 1'b0;
    END_CONFIG
    VALUE : BEST 0.169 0.169 0.148 0.148;
    VALUE : WORST 0.204 0.204 0.172 0.172;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : inclk; TO : sreset; SENSE : FROM_RISING;
    CONFIG
      IN_SYNC_MODE : 1'b0;
    END_CONFIG
    VALUE : BEST -0.009 -0.009 0.012 0.012;
    VALUE : WORST -0.034 -0.034 -0.002 -0.002;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : inclk; TO : sreset; SENSE : FROM_RISING;
    CONFIG
      IN_SYNC_MODE : 1'b1;
    END_CONFIG
    VALUE : BEST 0.115 0.115 0.163 0.163;
    VALUE : WORST 0.133 0.133 0.193 0.193;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : inclk; TO : sreset; SENSE : FROM_RISING;
    CONFIG
      IN_SYNC_MODE : 1'b1;
    END_CONFIG
    VALUE : BEST 0.045 0.045 -0.003 -0.003;
    VALUE : WORST 0.037 0.037 -0.023 -0.023;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : inclk; TO : areset; SENSE : FROM_RISING;
    CONFIG
      IN_ASYNC_MODE : 1'b0;
    END_CONFIG
    VALUE : BEST 0.050 0.050 0.050 0.050;
    VALUE : WORST 0.045 0.045 0.045 0.045;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : inclk; TO : areset; SENSE : FROM_RISING;
    CONFIG
      IN_ASYNC_MODE : 1'b0;
    END_CONFIG
    VALUE : BEST 0.110 0.110 0.110 0.110;
    VALUE : WORST 0.125 0.125 0.125 0.125;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : inclk; TO : areset; SENSE : FROM_RISING;
    CONFIG
      IN_ASYNC_MODE : 1'b1;
    END_CONFIG
    VALUE : BEST 0.061 0.061 0.061 0.061;
    VALUE : WORST 0.062 0.062 0.062 0.062;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : inclk; TO : areset; SENSE : FROM_RISING;
    CONFIG
      IN_ASYNC_MODE : 1'b1;
    END_CONFIG
    VALUE : BEST 0.099 0.099 0.099 0.099;
    VALUE : WORST 0.108 0.108 0.108 0.108;
  END_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_dioreg
// SLICE_INFO
  //TYPE : DIOREG;
  CONFIG
  END_CONFIG
  PIN paddataout
    //TYPE : DIOREG_PADOUT;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN datain
    //TYPE : DIOREG_IN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN datainh
    //TYPE : DIOREG_INH;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN oe
    //TYPE : DIOREG_EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN combout
    //TYPE : DIOREG_OUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN regout
    //TYPE : DIOREG_REGOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN paddatain
    //TYPE : DIOREG_PADIN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN padoe
    //TYPE : DIOREG_PADEN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN outclk
    //TYPE : DIOREG_OUTCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN outclkena
    //TYPE : DIOREG_OUTCLKENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN inclk
    //TYPE : DIOREG_INCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN inclkena
    //TYPE : DIOREG_INCLKENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN areset
    //TYPE : DIOREG_ASYNCRESET;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN sreset
    //TYPE : DIOREG_SYNCRESET;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_indel
// SLICE_INFO
  //TYPE : INDEL;
  CONFIG
    IN_DATA_DELAY : 3'bx;
  END_CONFIG
  PIN in
    //TYPE : INDEL_IN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN out
    //TYPE : INDEL_OUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
  TIMING
    TYPE: CELL; FROM : in; TO : out; SENSE : POSEDGE;
    CONFIG
      IN_DATA_DELAY : 3'b000;
    END_CONFIG
    VALUE : BEST 0.236 0.236 0.256 0.256;
    VALUE : WORST 0.302 0.302 0.320 0.320;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : in; TO : out; SENSE : POSEDGE;
    CONFIG
      IN_DATA_DELAY : 3'b001;
    END_CONFIG
    VALUE : BEST 0.546 0.546 0.574 0.574;
    VALUE : WORST 0.747 0.747 0.759 0.759;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : in; TO : out; SENSE : POSEDGE;
    CONFIG
      IN_DATA_DELAY : 3'b010;
    END_CONFIG
    VALUE : BEST 0.864 0.864 0.898 0.898;
    VALUE : WORST 1.183 1.183 1.203 1.203;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : in; TO : out; SENSE : POSEDGE;
    CONFIG
      IN_DATA_DELAY : 3'b011;
    END_CONFIG
    VALUE : BEST 1.203 1.203 1.221 1.221;
    VALUE : WORST 1.631 1.631 1.645 1.645;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : in; TO : out; SENSE : POSEDGE;
    CONFIG
      IN_DATA_DELAY : 3'b100;
    END_CONFIG
    VALUE : BEST 1.532 1.532 1.537 1.537;
    VALUE : WORST 2.061 2.061 2.077 2.077;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : in; TO : out; SENSE : POSEDGE;
    CONFIG
      IN_DATA_DELAY : 3'b101;
    END_CONFIG
    VALUE : BEST 1.852 1.852 1.854 1.854;
    VALUE : WORST 2.500 2.500 2.510 2.510;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : in; TO : out; SENSE : POSEDGE;
    CONFIG
      IN_DATA_DELAY : 3'b110;
    END_CONFIG
    VALUE : BEST 2.147 2.147 2.158 2.158;
    VALUE : WORST 2.913 2.913 2.932 2.932;
  END_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_buf
// SLICE_INFO
  //TYPE : BUF;
  CONFIG
  END_CONFIG
  PIN in
    //TYPE : BUF_IN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN out
    //TYPE : BUF_OUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_pll
// SLICE_INFO
  //TYPE : PLL;
  CONFIG
    CLKIN_DIV : 6'bx;
    CLKFB_DIV : 6'bx;
    CLKOUT0_EN : 1'bx;
    CLKOUT1_EN : 1'bx;
    CLKOUT0_DIV : 6'bx;
    CLKOUT1_DIV : 6'bx;
    CLKOUT0_DEL : 6'bx;
    CLKOUT1_DEL : 6'bx;
    CLKOUT0_PHASE : 3'bx;
    CLKOUT1_PHASE : 3'bx;
    FEEDBACK_MODE : 1'bx;
    FEEDBACK_CLOCK : 1'bx;
  END_CONFIG
  PIN clkin
    //TYPE : PLL_CLKIN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkfb
    //TYPE : PLL_CLKFB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN pllen
    //TYPE : PLL_PLLEN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN resetn
    //TYPE : PLL_RESETN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN pfden
    //TYPE : PLL_PFDEN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout0
    //TYPE : PLL_CLKOUT0;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN clkout1
    //TYPE : PLL_CLKOUT1;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN lock
    //TYPE : PLL_LOCK;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_pllx
// SLICE_INFO
  //TYPE : PLLX;
  CONFIG
    CLKIN_DIV : 6'bx;
    CLKFB_DIV : 6'bx;
    CLKDIV0_EN : 1'bx;
    CLKDIV1_EN : 1'bx;
    CLKDIV2_EN : 1'bx;
    CLKDIV3_EN : 1'bx;
    CLKOUT0_DIV : 6'bx;
    CLKOUT1_DIV : 6'bx;
    CLKOUT2_DIV : 6'bx;
    CLKOUT3_DIV : 6'bx;
    CLKOUT0_DEL : 6'bx;
    CLKOUT1_DEL : 6'bx;
    CLKOUT2_DEL : 6'bx;
    CLKOUT3_DEL : 6'bx;
    CLKOUT0_PHASE : 3'bx;
    CLKOUT1_PHASE : 3'bx;
    CLKOUT2_PHASE : 3'bx;
    CLKOUT3_PHASE : 3'bx;
    FEEDBACK_MODE : 1'bx;
    FEEDBACK_CLOCK : 2'bx;
  END_CONFIG
  PIN clkin
    //TYPE : PLLX_CLKIN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkfb
    //TYPE : PLLX_CLKFB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN pllen
    //TYPE : PLLX_PLLEN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN resetn
    //TYPE : PLLX_RESETN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout0en
    //TYPE : PLLX_CLKOUT0EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout1en
    //TYPE : PLLX_CLKOUT1EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout2en
    //TYPE : PLLX_CLKOUT2EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout3en
    //TYPE : PLLX_CLKOUT3EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout0
    //TYPE : PLLX_CLKOUT0;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN clkout1
    //TYPE : PLLX_CLKOUT1;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN clkout2
    //TYPE : PLLX_CLKOUT2;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN clkout3
    //TYPE : PLLX_CLKOUT3;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN lock
    //TYPE : PLLX_LOCK;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_pllv
// SLICE_INFO
  //TYPE : PLLV;
  CONFIG
    CLKIN_DIV : 9'bx;
    CLKFB_DIV : 9'bx;
    CLKDIV0_EN : 1'bx;
    CLKDIV1_EN : 1'bx;
    CLKDIV2_EN : 1'bx;
    CLKDIV3_EN : 1'bx;
    CLKDIV4_EN : 1'bx;
    CLKOUT0_HIGH : 8'bx;
    CLKOUT0_LOW : 8'bx;
    CLKOUT0_TRIM : 1'bx;
    CLKOUT0_BYPASS : 1'bx;
    CLKOUT1_HIGH : 8'bx;
    CLKOUT1_LOW : 8'bx;
    CLKOUT1_TRIM : 1'bx;
    CLKOUT1_BYPASS : 1'bx;
    CLKOUT2_HIGH : 8'bx;
    CLKOUT2_LOW : 8'bx;
    CLKOUT2_TRIM : 1'bx;
    CLKOUT2_BYPASS : 1'bx;
    CLKOUT3_HIGH : 8'bx;
    CLKOUT3_LOW : 8'bx;
    CLKOUT3_TRIM : 1'bx;
    CLKOUT3_BYPASS : 1'bx;
    CLKOUT4_HIGH : 8'bx;
    CLKOUT4_LOW : 8'bx;
    CLKOUT4_TRIM : 1'bx;
    CLKOUT4_BYPASS : 1'bx;
    CLKOUT0_DEL : 8'bx;
    CLKOUT1_DEL : 8'bx;
    CLKOUT2_DEL : 8'bx;
    CLKOUT3_DEL : 8'bx;
    CLKOUT4_DEL : 8'bx;
    CLKOUT0_PHASE : 3'bx;
    CLKOUT1_PHASE : 3'bx;
    CLKOUT2_PHASE : 3'bx;
    CLKOUT3_PHASE : 3'bx;
    CLKOUT4_PHASE : 3'bx;
    CLKFB_DEL : 8'bx;
    CLKFB_PHASE : 3'bx;
    CLKFB_TRIM : 1'bx;
    FEEDBACK_MODE : 3'bx;
    FBDELAY_VAL : 3'bx;
    PLLOUTP_EN : 1'bx;
    PLLOUTN_EN : 1'bx;
    CLKOUT1_CASCADE : 1'bx;
    CLKOUT2_CASCADE : 1'bx;
    CLKOUT3_CASCADE : 1'bx;
    CLKOUT4_CASCADE : 1'bx;
    CP : 3'bx;
    RREF : 2'bx;
    RVI : 2'bx;
  END_CONFIG
  PIN clkin
    //TYPE : PLLV_CLKIN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkfb
    //TYPE : PLLV_CLKFB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN pllen
    //TYPE : PLLV_PLLEN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN resetn
    //TYPE : PLLV_RESETN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout0en
    //TYPE : PLLV_CLKOUT0EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout1en
    //TYPE : PLLV_CLKOUT1EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout2en
    //TYPE : PLLV_CLKOUT2EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout3en
    //TYPE : PLLV_CLKOUT3EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout4en
    //TYPE : PLLV_CLKOUT4EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout0
    //TYPE : PLLV_CLKOUT0;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN clkout1
    //TYPE : PLLV_CLKOUT1;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN clkout2
    //TYPE : PLLV_CLKOUT2;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN clkout3
    //TYPE : PLLV_CLKOUT3;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN clkout4
    //TYPE : PLLV_CLKOUT4;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN clkfbout
    //TYPE : PLLV_CLKFBOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN lock
    //TYPE : PLLV_LOCK;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_pllve
// SLICE_INFO
  //TYPE : PLLVE;
  CONFIG
    CLKIN_HIGH : 8'bx;
    CLKIN_LOW : 8'bx;
    CLKIN_TRIM : 1'bx;
    CLKIN_BYPASS : 1'bx;
    CLKFB_HIGH : 8'bx;
    CLKFB_LOW : 8'bx;
    CLKFB_TRIM : 1'bx;
    CLKFB_BYPASS : 1'bx;
    CLKDIV0_EN : 1'bx;
    CLKDIV1_EN : 1'bx;
    CLKDIV2_EN : 1'bx;
    CLKDIV3_EN : 1'bx;
    CLKDIV4_EN : 1'bx;
    CLKOUT0_HIGH : 8'bx;
    CLKOUT0_LOW : 8'bx;
    CLKOUT0_TRIM : 1'bx;
    CLKOUT0_BYPASS : 1'bx;
    CLKOUT1_HIGH : 8'bx;
    CLKOUT1_LOW : 8'bx;
    CLKOUT1_TRIM : 1'bx;
    CLKOUT1_BYPASS : 1'bx;
    CLKOUT2_HIGH : 8'bx;
    CLKOUT2_LOW : 8'bx;
    CLKOUT2_TRIM : 1'bx;
    CLKOUT2_BYPASS : 1'bx;
    CLKOUT3_HIGH : 8'bx;
    CLKOUT3_LOW : 8'bx;
    CLKOUT3_TRIM : 1'bx;
    CLKOUT3_BYPASS : 1'bx;
    CLKOUT4_HIGH : 8'bx;
    CLKOUT4_LOW : 8'bx;
    CLKOUT4_TRIM : 1'bx;
    CLKOUT4_BYPASS : 1'bx;
    CLKOUT0_DEL : 8'bx;
    CLKOUT1_DEL : 8'bx;
    CLKOUT2_DEL : 8'bx;
    CLKOUT3_DEL : 8'bx;
    CLKOUT4_DEL : 8'bx;
    CLKOUT0_PHASE : 3'bx;
    CLKOUT1_PHASE : 3'bx;
    CLKOUT2_PHASE : 3'bx;
    CLKOUT3_PHASE : 3'bx;
    CLKOUT4_PHASE : 3'bx;
    CLKFB_DEL : 8'bx;
    CLKFB_PHASE : 3'bx;
    FEEDBACK_MODE : 3'bx;
    FBDELAY_VAL : 3'bx;
    PLLOUTP_EN : 1'bx;
    PLLOUTN_EN : 1'bx;
    CLKOUT1_CASCADE : 1'bx;
    CLKOUT2_CASCADE : 1'bx;
    CLKOUT3_CASCADE : 1'bx;
    CLKOUT4_CASCADE : 1'bx;
    VCO_POST_DIV : 1'bx;
    REG_CTRL : 2'bx;
    CP : 3'bx;
    RREF : 2'bx;
    RVI : 2'bx;
    IVCO : 3'bx;
    PLL_EN_FLAG : 1'bx;
  END_CONFIG
  PIN clkin
    //TYPE : PLLVE_CLKIN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkfb
    //TYPE : PLLVE_CLKFB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN pfden
    //TYPE : PLLVE_PFDEN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN resetn
    //TYPE : PLLVE_RESETN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN phasecounterselect
    //TYPE : PLLVE_PHASECOUNTERSELECT;
    //SIZE : 3;
    //DIR  : input;
  END_PIN
  PIN phaseupdown
    //TYPE : PLLVE_PHASEUPDOWN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN phasestep
    //TYPE : PLLVE_PHASESTEP;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN scanclk
    //TYPE : PLLVE_SCANCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN scanclkena
    //TYPE : PLLVE_SCANCLKENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN scandata
    //TYPE : PLLVE_SCANDATA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN configupdate
    //TYPE : PLLVE_CONFIGUPDATE;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout0
    //TYPE : PLLVE_CLKOUT0;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN clkout1
    //TYPE : PLLVE_CLKOUT1;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN clkout2
    //TYPE : PLLVE_CLKOUT2;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN clkout3
    //TYPE : PLLVE_CLKOUT3;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN clkout4
    //TYPE : PLLVE_CLKOUT4;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN clkfbout
    //TYPE : PLLVE_CLKFBOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN lock
    //TYPE : PLLVE_LOCK;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN scandataout
    //TYPE : PLLVE_SCANDATAOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN scandone
    //TYPE : PLLVE_SCANDONE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN phasedone
    //TYPE : PLLVE_PHASEDONE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkout0; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.300 0.300 0.300 0.300;
    VALUE : WORST 0.400 0.400 0.400 0.400;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkout1; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.300 0.300 0.300 0.300;
    VALUE : WORST 0.400 0.400 0.400 0.400;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkout2; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.300 0.300 0.300 0.300;
    VALUE : WORST 0.400 0.400 0.400 0.400;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkout3; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.300 0.300 0.300 0.300;
    VALUE : WORST 0.400 0.400 0.400 0.400;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkout4; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.300 0.300 0.300 0.300;
    VALUE : WORST 0.400 0.400 0.400 0.400;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkin; TO : clkout0; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.300 0.300 0.300 0.300;
    VALUE : WORST 0.400 0.400 0.400 0.400;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkin; TO : clkout1; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.300 0.300 0.300 0.300;
    VALUE : WORST 0.400 0.400 0.400 0.400;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkin; TO : clkout2; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.300 0.300 0.300 0.300;
    VALUE : WORST 0.400 0.400 0.400 0.400;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkin; TO : clkout3; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.300 0.300 0.300 0.300;
    VALUE : WORST 0.400 0.400 0.400 0.400;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkin; TO : clkout4; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.300 0.300 0.300 0.300;
    VALUE : WORST 0.400 0.400 0.400 0.400;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkin; TO : clkfbout; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.300 0.300 0.300 0.300;
    VALUE : WORST 0.400 0.400 0.400 0.400;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkfbout; SENSE : POSEDGE;
    CONFIG
      FEEDBACK_MODE : 3'b100;
      FBDELAY_VAL  : 3'b000;
    END_CONFIG
    VALUE : BEST 3.715 3.826 3.719 3.831;
    VALUE : WORST 4.890 5.001 4.873 4.987;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkfbout; SENSE : POSEDGE;
    CONFIG
      FEEDBACK_MODE : 3'b100;
      FBDELAY_VAL  : 3'b001;
    END_CONFIG
    VALUE : BEST 3.815 3.926 3.819 3.931;
    VALUE : WORST 5.020 5.131 5.003 5.117;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkfbout; SENSE : POSEDGE;
    CONFIG
      FEEDBACK_MODE : 3'b100;
      FBDELAY_VAL  : 3'b010;
    END_CONFIG
    VALUE : BEST 3.915 4.026 3.919 4.031;
    VALUE : WORST 5.150 5.261 5.133 5.247;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkfbout; SENSE : POSEDGE;
    CONFIG
      FEEDBACK_MODE : 3'b100;
      FBDELAY_VAL  : 3'b011;
    END_CONFIG
    VALUE : BEST 4.015 4.126 4.019 4.131;
    VALUE : WORST 5.280 5.391 5.263 5.377;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkfbout; SENSE : POSEDGE;
    CONFIG
      FEEDBACK_MODE : 3'b100;
      FBDELAY_VAL  : 3'b100;
    END_CONFIG
    VALUE : BEST 4.115 4.226 4.119 4.231;
    VALUE : WORST 5.410 5.521 5.393 5.467;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkfbout; SENSE : POSEDGE;
    CONFIG
      FEEDBACK_MODE : 3'b100;
      FBDELAY_VAL  : 3'b101;
    END_CONFIG
    VALUE : BEST 4.215 4.326 4.219 4.331;
    VALUE : WORST 5.540 5.651 5.523 5.597;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkfbout; SENSE : POSEDGE;
    CONFIG
      FEEDBACK_MODE : 3'b100;
      FBDELAY_VAL  : 3'b110;
    END_CONFIG
    VALUE : BEST 4.315 4.426 4.319 4.431;
    VALUE : WORST 5.670 5.781 5.653 5.727;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkfbout; SENSE : POSEDGE;
    CONFIG
      FEEDBACK_MODE : 3'b100;
      FBDELAY_VAL  : 3'b111;
    END_CONFIG
    VALUE : BEST 4.415 4.526 4.419 4.531;
    VALUE : WORST 5.800 5.911 5.783 5.857;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkfbout; SENSE : POSEDGE;
    CONFIG
      FEEDBACK_MODE : 3'b101;
      FBDELAY_VAL  : 3'b000;
    END_CONFIG
    VALUE : BEST 3.088 3.199 3.103 3.215;
    VALUE : WORST 4.050 4.161 4.046 4.160;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkfbout; SENSE : POSEDGE;
    CONFIG
      FEEDBACK_MODE : 3'b101;
      FBDELAY_VAL  : 3'b001;
    END_CONFIG
    VALUE : BEST 3.188 3.299 3.203 3.315;
    VALUE : WORST 4.180 4.291 4.176 4.290;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkfbout; SENSE : POSEDGE;
    CONFIG
      FEEDBACK_MODE : 3'b101;
      FBDELAY_VAL  : 3'b010;
    END_CONFIG
    VALUE : BEST 3.288 3.399 3.303 3.415;
    VALUE : WORST 4.310 4.421 4.306 4.420;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkfbout; SENSE : POSEDGE;
    CONFIG
      FEEDBACK_MODE : 3'b101;
      FBDELAY_VAL  : 3'b011;
    END_CONFIG
    VALUE : BEST 3.388 3.499 3.403 3.515;
    VALUE : WORST 4.440 4.551 4.436 4.550;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkfbout; SENSE : POSEDGE;
    CONFIG
      FEEDBACK_MODE : 3'b101;
      FBDELAY_VAL  : 3'b100;
    END_CONFIG
    VALUE : BEST 3.488 3.599 3.503 3.615;
    VALUE : WORST 4.570 4.681 4.566 4.680;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkfbout; SENSE : POSEDGE;
    CONFIG
      FEEDBACK_MODE : 3'b101;
      FBDELAY_VAL  : 3'b101;
    END_CONFIG
    VALUE : BEST 3.588 3.699 3.603 3.715;
    VALUE : WORST 4.700 4.811 4.696 4.810;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkfbout; SENSE : POSEDGE;
    CONFIG
      FEEDBACK_MODE : 3'b101;
      FBDELAY_VAL  : 3'b110;
    END_CONFIG
    VALUE : BEST 3.688 3.799 3.703 3.815;
    VALUE : WORST 4.830 4.941 4.826 4.940;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkfbout; SENSE : POSEDGE;
    CONFIG
      FEEDBACK_MODE : 3'b101;
      FBDELAY_VAL  : 3'b111;
    END_CONFIG
    VALUE : BEST 3.788 3.899 3.803 3.915;
    VALUE : WORST 4.960 5.071 4.956 5.070;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkfbout; SENSE : POSEDGE;
    CONFIG
      FEEDBACK_MODE : 3'b110;
      FBDELAY_VAL  : 3'b000;
    END_CONFIG
    VALUE : BEST 2.422 2.533 2.452 2.564;
    VALUE : WORST 3.153 3.264 3.166 3.280;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkfbout; SENSE : POSEDGE;
    CONFIG
      FEEDBACK_MODE : 3'b110;
      FBDELAY_VAL  : 3'b001;
    END_CONFIG
    VALUE : BEST 2.522 2.633 2.552 2.664;
    VALUE : WORST 3.283 3.394 3.296 3.410;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkfbout; SENSE : POSEDGE;
    CONFIG
      FEEDBACK_MODE : 3'b110;
      FBDELAY_VAL  : 3'b010;
    END_CONFIG
    VALUE : BEST 2.622 2.733 2.652 2.764;
    VALUE : WORST 3.413 3.524 3.426 3.540;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkfbout; SENSE : POSEDGE;
    CONFIG
      FEEDBACK_MODE : 3'b110;
      FBDELAY_VAL  : 3'b011;
    END_CONFIG
    VALUE : BEST 2.722 2.833 2.752 2.864;
    VALUE : WORST 3.543 3.654 3.556 3.670;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkfbout; SENSE : POSEDGE;
    CONFIG
      FEEDBACK_MODE : 3'b110;
      FBDELAY_VAL  : 3'b100;
    END_CONFIG
    VALUE : BEST 2.822 2.933 2.852 2.964;
    VALUE : WORST 3.673 3.784 3.686 3.800;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkfbout; SENSE : POSEDGE;
    CONFIG
      FEEDBACK_MODE : 3'b110;
      FBDELAY_VAL  : 3'b101;
    END_CONFIG
    VALUE : BEST 2.922 3.033 2.952 3.064;
    VALUE : WORST 3.803 3.914 3.816 3.930;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkfbout; SENSE : POSEDGE;
    CONFIG
      FEEDBACK_MODE : 3'b110;
      FBDELAY_VAL  : 3'b110;
    END_CONFIG
    VALUE : BEST 3.022 3.133 3.052 3.164;
    VALUE : WORST 3.933 4.044 3.946 4.060;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkfbout; SENSE : POSEDGE;
    CONFIG
      FEEDBACK_MODE : 3'b110;
      FBDELAY_VAL  : 3'b111;
    END_CONFIG
    VALUE : BEST 3.122 3.233 3.152 3.264;
    VALUE : WORST 4.063 4.174 4.076 4.190;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkfb; TO : clkfbout; SENSE : POSEDGE;
    CONFIG
      FEEDBACK_MODE : 3'b010;
    END_CONFIG
    VALUE : BEST 2.305 2.416 2.324 2.435;
    VALUE : WORST 2.986 3.097 2.993 3.107;
  END_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_saradc
// SLICE_INFO
  //TYPE : SARADC;
  CONFIG
    sclkCFG : 2'bx;
  END_CONFIG
  PIN adcenb
    //TYPE : SARADC_ADCENB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN sclk
    //TYPE : SARADC_SCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN insel
    //TYPE : SARADC_INSEL;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN refsel
    //TYPE : SARADC_REFSEL;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN divvi8
    //TYPE : SARADC_DIVVI8;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN bgenb
    //TYPE : SARADC_BGENB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN db
    //TYPE : SARADC_DB;
    //SIZE : 12;
    //DIR  : output;
  END_PIN
  PIN eoc
    //TYPE : SARADC_EOC;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN refin
    //TYPE : SARADC_REFIN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ain
    //TYPE : SARADC_AIN;
    //SIZE : 9;
    //DIR  : input;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_oct
// SLICE_INFO
  //TYPE : OCT;
  CONFIG
    OCT_EN : 1'bx;
    OCT_CLKDIV : 2'bx;
    OCT_USR : 1'bx;
  END_CONFIG
  PIN clkusr
    //TYPE : OCT_CLKUSR;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN rstnusr
    //TYPE : OCT_RSTNUSR;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN octdone
    //TYPE : OCT_OCTDONE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN octdoneuser
    //TYPE : OCT_OCTDONEUSER;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN rupcompout
    //TYPE : OCT_RUPCOMPOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN rdncompout
    //TYPE : OCT_RDNCOMPOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN rupoctcalnout
    //TYPE : OCT_RUPOCTCALNOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN rdnoctcalnout
    //TYPE : OCT_RDNOCTCALNOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_bram
// SLICE_INFO
  //TYPE : BRAM;
  CONFIG
    CLKMODE : 1'bx;
    PORTA_WIDTH : 4'bx;
    PORTB_WIDTH : 4'bx;
    PORTA_WRITEMODE : 1'bx;
    PORTB_WRITEMODE : 1'bx;
    PORTA_WRITETHRU : 1'bx;
    PORTB_WRITETHRU : 1'bx;
    PORTA_OUTREG : 1'bx;
    PORTB_OUTREG : 1'bx;
    PORTB_READONLY : 1'bx;
    INIT_VAL : 4608'bx;
    Clk0CFG : 2'bx;
    Clk1CFG : 2'bx;
  END_CONFIG
  PIN DataInA
    //TYPE : BRAM_DATAINA;
    //SIZE : 18;
    //DIR  : input;
  END_PIN
  PIN DataInB
    //TYPE : BRAM_DATAINB;
    //SIZE : 18;
    //DIR  : input;
  END_PIN
  PIN AddressA
    //TYPE : BRAM_ADDRESSA;
    //SIZE : 12;
    //DIR  : input;
  END_PIN
  PIN AddressB
    //TYPE : BRAM_ADDRESSB;
    //SIZE : 12;
    //DIR  : input;
  END_PIN
  PIN Clk0
    //TYPE : BRAM_CLK0;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Clk1
    //TYPE : BRAM_CLK1;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ClkEn0
    //TYPE : BRAM_CLKEN0;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ClkEn1
    //TYPE : BRAM_CLKEN1;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN AsyncReset0
    //TYPE : BRAM_ASYNCRESET0;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN AsyncReset1
    //TYPE : BRAM_ASYNCRESET1;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN WeRenA
    //TYPE : BRAM_WERENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN WeRenB
    //TYPE : BRAM_WERENB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN DataOutA
    //TYPE : BRAM_DATAOUTA;
    //SIZE : 18;
    //DIR  : output;
  END_PIN
  PIN DataOutB
    //TYPE : BRAM_DATAOUTB;
    //SIZE : 18;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_bram9k
// SLICE_INFO
  //TYPE : BRAM9K;
  CONFIG
    CLKMODE : 2'bx;
    PACKEDMODE : 1'bx;
    PORTA_CLKIN_EN : 1'bx;
    PORTA_CLKOUT_EN : 1'bx;
    PORTB_CLKIN_EN : 1'bx;
    PORTB_CLKOUT_EN : 1'bx;
    PORTA_RSTIN_EN : 1'bx;
    PORTA_RSTOUT_EN : 1'bx;
    PORTB_RSTIN_EN : 1'bx;
    PORTB_RSTOUT_EN : 1'bx;
    PORTA_WIDTH : 5'bx;
    PORTB_WIDTH : 5'bx;
    PORTA_WRITETHRU : 1'bx;
    PORTB_WRITETHRU : 1'bx;
    PORTA_OUTREG : 1'bx;
    PORTB_OUTREG : 1'bx;
    RSEN_DLY : 2'bx;
    DLYTIME : 2'bx;
    INIT_VAL : 9216'bx;
    Clk0CFG : 2'bx;
    Clk1CFG : 2'bx;
  END_CONFIG
  PIN DataInA
    //TYPE : BRAM9K_DATAINA;
    //SIZE : 18;
    //DIR  : input;
  END_PIN
  PIN DataInB
    //TYPE : BRAM9K_DATAINB;
    //SIZE : 18;
    //DIR  : input;
  END_PIN
  PIN AddressA
    //TYPE : BRAM9K_ADDRESSA;
    //SIZE : 13;
    //DIR  : input;
  END_PIN
  PIN AddressB
    //TYPE : BRAM9K_ADDRESSB;
    //SIZE : 13;
    //DIR  : input;
  END_PIN
  PIN ByteEnA
    //TYPE : BRAM9K_BYTEENA;
    //SIZE : 2;
    //DIR  : input;
  END_PIN
  PIN ByteEnB
    //TYPE : BRAM9K_BYTEENB;
    //SIZE : 2;
    //DIR  : input;
  END_PIN
  PIN Clk0
    //TYPE : BRAM9K_CLK0;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Clk1
    //TYPE : BRAM9K_CLK1;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ClkEn0
    //TYPE : BRAM9K_CLKEN0;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ClkEn1
    //TYPE : BRAM9K_CLKEN1;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN AsyncReset0
    //TYPE : BRAM9K_ASYNCRESET0;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN AsyncReset1
    //TYPE : BRAM9K_ASYNCRESET1;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN AddressStallA
    //TYPE : BRAM9K_ADDRESSSTALLA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN AddressStallB
    //TYPE : BRAM9K_ADDRESSSTALLB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN WeA
    //TYPE : BRAM9K_WEA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ReA
    //TYPE : BRAM9K_REA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN WeB
    //TYPE : BRAM9K_WEB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ReB
    //TYPE : BRAM9K_REB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN DataOutA
    //TYPE : BRAM9K_DATAOUTA;
    //SIZE : 18;
    //DIR  : output;
  END_PIN
  PIN DataOutB
    //TYPE : BRAM9K_DATAOUTB;
    //SIZE : 18;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
  TIMING
    TYPE: MIN_PULSE_WIDTH; FROM : Clk0; TO : Clk0; SENSE : POSEDGE;
    IsMissing : YES;
    CONFIG
      DLYTIME      : 2'b00;
    END_CONFIG
    VALUE : BEST 1.874 1.874 1.874 1.874;
    VALUE : WORST 2.499 2.499 2.499 2.499;
  END_TIMING
  TIMING
    TYPE: MIN_PULSE_WIDTH; FROM : Clk0; TO : Clk0; SENSE : POSEDGE;
    IsMissing : YES;
    CONFIG
      DLYTIME      : 2'b01;
    END_CONFIG
    VALUE : BEST 2.499 2.499 2.499 2.499;
    VALUE : WORST 3.332 3.332 3.332 3.332;
  END_TIMING
  TIMING
    TYPE: MIN_PULSE_WIDTH; FROM : Clk0; TO : Clk0; SENSE : POSEDGE;
    IsMissing : YES;
    CONFIG
      DLYTIME      : 2'b10;
    END_CONFIG
    VALUE : BEST 1.735 1.735 1.735 1.735;
    VALUE : WORST 2.313 2.313 2.313 2.313;
  END_TIMING
  TIMING
    TYPE: MIN_PULSE_WIDTH; FROM : Clk0; TO : Clk0; SENSE : POSEDGE;
    IsMissing : YES;
    CONFIG
      DLYTIME      : 2'b11;
    END_CONFIG
    VALUE : BEST 1.615 1.615 1.615 1.615;
    VALUE : WORST 2.154 2.154 2.154 2.154;
  END_TIMING
  TIMING
    TYPE: MIN_PULSE_WIDTH; FROM : Clk1; TO : Clk1; SENSE : POSEDGE;
    IsMissing : YES;
    CONFIG
      DLYTIME      : 2'b00;
    END_CONFIG
    VALUE : BEST 1.874 1.874 1.874 1.874;
    VALUE : WORST 2.499 2.499 2.499 2.499;
  END_TIMING
  TIMING
    TYPE: MIN_PULSE_WIDTH; FROM : Clk1; TO : Clk1; SENSE : POSEDGE;
    IsMissing : YES;
    CONFIG
      DLYTIME      : 2'b01;
    END_CONFIG
    VALUE : BEST 2.499 2.499 2.499 2.499;
    VALUE : WORST 3.332 3.332 3.332 3.332;
  END_TIMING
  TIMING
    TYPE: MIN_PULSE_WIDTH; FROM : Clk1; TO : Clk1; SENSE : POSEDGE;
    IsMissing : YES;
    CONFIG
      DLYTIME      : 2'b10;
    END_CONFIG
    VALUE : BEST 1.735 1.735 1.735 1.735;
    VALUE : WORST 2.313 2.313 2.313 2.313;
  END_TIMING
  TIMING
    TYPE: MIN_PULSE_WIDTH; FROM : Clk1; TO : Clk1; SENSE : POSEDGE;
    IsMissing : YES;
    CONFIG
      DLYTIME      : 2'b11;
    END_CONFIG
    VALUE : BEST 1.615 1.615 1.615 1.615;
    VALUE : WORST 2.154 2.154 2.154 2.154;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ClkEn0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_CLKIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.092 0.092 0.092 0.092;
    VALUE : WORST 0.123 0.123 0.123 0.123;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ClkEn0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_CLKIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST -0.002 -0.002 -0.002 -0.002;
    VALUE : WORST -0.003 -0.003 -0.003 -0.003;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ClkEn0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_CLKIN_EN : 1'b0;
      PORTA_CLKOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.092 0.092 0.092 0.092;
    VALUE : WORST 0.123 0.123 0.123 0.123;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ClkEn0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_CLKIN_EN : 1'b0;
      PORTA_CLKOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST -0.002 -0.002 -0.002 -0.002;
    VALUE : WORST -0.003 -0.003 -0.003 -0.003;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ClkEn0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_CLKIN_EN : 1'b0;
      PORTA_CLKOUT_EN : 1'b0;
      PORTB_CLKIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.092 0.092 0.092 0.092;
    VALUE : WORST 0.123 0.123 0.123 0.123;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ClkEn0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_CLKIN_EN : 1'b0;
      PORTA_CLKOUT_EN : 1'b0;
      PORTB_CLKIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST -0.002 -0.002 -0.002 -0.002;
    VALUE : WORST -0.003 -0.003 -0.003 -0.003;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : ClkEn1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_CLKOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.092 0.092 0.092 0.092;
    VALUE : WORST 0.123 0.123 0.123 0.123;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : ClkEn1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_CLKOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST -0.002 -0.002 -0.002 -0.002;
    VALUE : WORST -0.003 -0.003 -0.003 -0.003;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : ClkEn1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_CLKOUT_EN : 1'b0;
      PORTB_CLKIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.092 0.092 0.092 0.092;
    VALUE : WORST 0.123 0.123 0.123 0.123;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : ClkEn1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_CLKOUT_EN : 1'b0;
      PORTB_CLKIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST -0.002 -0.002 -0.002 -0.002;
    VALUE : WORST -0.003 -0.003 -0.003 -0.003;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : ClkEn1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_CLKOUT_EN : 1'b0;
      PORTB_CLKIN_EN : 1'b0;
      PORTA_CLKOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.092 0.092 0.092 0.092;
    VALUE : WORST 0.123 0.123 0.123 0.123;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : ClkEn1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_CLKOUT_EN : 1'b0;
      PORTB_CLKIN_EN : 1'b0;
      PORTA_CLKOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST -0.002 -0.002 -0.002 -0.002;
    VALUE : WORST -0.003 -0.003 -0.003 -0.003;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AsyncReset0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_RSTIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.023 0.023 0.023 0.023;
    VALUE : WORST 0.031 0.031 0.031 0.031;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AsyncReset0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_RSTIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.075 0.075 0.075 0.075;
    VALUE : WORST 0.100 0.100 0.100 0.100;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AsyncReset0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_RSTIN_EN : 1'b0;
      PORTA_RSTOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.023 0.023 0.023 0.023;
    VALUE : WORST 0.031 0.031 0.031 0.031;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AsyncReset0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_RSTIN_EN : 1'b0;
      PORTA_RSTOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.075 0.075 0.075 0.075;
    VALUE : WORST 0.100 0.100 0.100 0.100;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AsyncReset0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_RSTIN_EN : 1'b0;
      PORTA_RSTOUT_EN : 1'b0;
      PORTB_RSTIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.023 0.023 0.023 0.023;
    VALUE : WORST 0.031 0.031 0.031 0.031;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AsyncReset0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_RSTIN_EN : 1'b0;
      PORTA_RSTOUT_EN : 1'b0;
      PORTB_RSTIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.075 0.075 0.075 0.075;
    VALUE : WORST 0.100 0.100 0.100 0.100;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : AsyncReset1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_RSTOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.023 0.023 0.023 0.023;
    VALUE : WORST 0.031 0.031 0.031 0.031;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : AsyncReset1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_RSTOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.075 0.075 0.075 0.075;
    VALUE : WORST 0.100 0.100 0.100 0.100;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : AsyncReset1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_RSTOUT_EN : 1'b0;
      PORTB_RSTIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.023 0.023 0.023 0.023;
    VALUE : WORST 0.031 0.031 0.031 0.031;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : AsyncReset1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_RSTOUT_EN : 1'b0;
      PORTB_RSTIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.075 0.075 0.075 0.075;
    VALUE : WORST 0.100 0.100 0.100 0.100;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : AsyncReset1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_RSTOUT_EN : 1'b0;
      PORTB_RSTIN_EN : 1'b0;
      PORTA_RSTOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.023 0.023 0.023 0.023;
    VALUE : WORST 0.031 0.031 0.031 0.031;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : AsyncReset1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_RSTOUT_EN : 1'b0;
      PORTB_RSTIN_EN : 1'b0;
      PORTA_RSTOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.075 0.075 0.075 0.075;
    VALUE : WORST 0.100 0.100 0.100 0.100;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
    END_CONFIG
    VALUE : BEST -0.070 -0.070 -0.070 -0.070;
    VALUE : WORST -0.094 -0.094 -0.094 -0.094;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
    END_CONFIG
    VALUE : BEST 0.426 0.426 0.426 0.426;
    VALUE : WORST 0.568 0.568 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressStallA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
    END_CONFIG
    VALUE : BEST -0.070 -0.070 -0.070 -0.070;
    VALUE : WORST -0.094 -0.094 -0.094 -0.094;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressStallA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
    END_CONFIG
    VALUE : BEST 0.426 0.426 0.426 0.426;
    VALUE : WORST 0.568 0.568 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ReA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ReA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : DataInA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
    END_CONFIG
    VALUE : BEST -0.048 -0.048 -0.048 -0.048;
    VALUE : WORST -0.064 -0.064 -0.064 -0.064;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : DataInA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
    END_CONFIG
    VALUE : BEST 0.288 0.288 0.288 0.288;
    VALUE : WORST 0.384 0.384 0.384 0.384;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : WeA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : WeA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ByteEnA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ByteEnA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST -0.070 -0.070 -0.070 -0.070;
    VALUE : WORST -0.094 -0.094 -0.094 -0.094;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 0.426 0.426 0.426 0.426;
    VALUE : WORST 0.568 0.568 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressStallB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST -0.070 -0.070 -0.070 -0.070;
    VALUE : WORST -0.094 -0.094 -0.094 -0.094;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressStallB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 0.426 0.426 0.426 0.426;
    VALUE : WORST 0.568 0.568 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ReB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ReB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.070 -0.070 -0.070 -0.070;
    VALUE : WORST -0.094 -0.094 -0.094 -0.094;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.426 0.426 0.426 0.426;
    VALUE : WORST 0.568 0.568 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressStallB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.070 -0.070 -0.070 -0.070;
    VALUE : WORST -0.094 -0.094 -0.094 -0.094;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressStallB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.426 0.426 0.426 0.426;
    VALUE : WORST 0.568 0.568 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ReB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ReB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.070 -0.070 -0.070 -0.070;
    VALUE : WORST -0.094 -0.094 -0.094 -0.094;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.426 0.426 0.426 0.426;
    VALUE : WORST 0.568 0.568 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressStallB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.070 -0.070 -0.070 -0.070;
    VALUE : WORST -0.094 -0.094 -0.094 -0.094;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressStallB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.426 0.426 0.426 0.426;
    VALUE : WORST 0.568 0.568 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ReB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ReB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : DataInB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.048 -0.048 -0.048 -0.048;
    VALUE : WORST -0.064 -0.064 -0.064 -0.064;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : DataInB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.288 0.288 0.288 0.288;
    VALUE : WORST 0.384 0.384 0.384 0.384;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : WeB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : WeB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ByteEnB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ByteEnB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : DataInB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST -0.048 -0.048 -0.048 -0.048;
    VALUE : WORST -0.064 -0.064 -0.064 -0.064;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : DataInB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 0.288 0.288 0.288 0.288;
    VALUE : WORST 0.384 0.384 0.384 0.384;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : WeB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : WeB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ByteEnB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ByteEnB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : DataInB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.048 -0.048 -0.048 -0.048;
    VALUE : WORST -0.064 -0.064 -0.064 -0.064;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : DataInB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.288 0.288 0.288 0.288;
    VALUE : WORST 0.384 0.384 0.384 0.384;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : WeB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : WeB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ByteEnB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ByteEnB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : DataInB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.048 -0.048 -0.048 -0.048;
    VALUE : WORST -0.064 -0.064 -0.064 -0.064;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : DataInB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.288 0.288 0.288 0.288;
    VALUE : WORST 0.384 0.384 0.384 0.384;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : WeB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : WeB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ByteEnB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ByteEnB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : AddressB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.070 -0.070 -0.070 -0.070;
    VALUE : WORST -0.094 -0.094 -0.094 -0.094;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : AddressB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.426 0.426 0.426 0.426;
    VALUE : WORST 0.568 0.568 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : AddressStallB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.070 -0.070 -0.070 -0.070;
    VALUE : WORST -0.094 -0.094 -0.094 -0.094;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : AddressStallB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.426 0.426 0.426 0.426;
    VALUE : WORST 0.568 0.568 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : ReB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : ReB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : AddressB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST -0.070 -0.070 -0.070 -0.070;
    VALUE : WORST -0.094 -0.094 -0.094 -0.094;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : AddressB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 0.426 0.426 0.426 0.426;
    VALUE : WORST 0.568 0.568 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : AddressStallB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST -0.070 -0.070 -0.070 -0.070;
    VALUE : WORST -0.094 -0.094 -0.094 -0.094;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : AddressStallB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 0.426 0.426 0.426 0.426;
    VALUE : WORST 0.568 0.568 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : ReB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : ReB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : DataInB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST -0.048 -0.048 -0.048 -0.048;
    VALUE : WORST -0.064 -0.064 -0.064 -0.064;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : DataInB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 0.288 0.288 0.288 0.288;
    VALUE : WORST 0.384 0.384 0.384 0.384;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : WeB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : WeB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : ByteEnB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : ByteEnB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b1;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 0.754 0.754 0.754 0.754;
    VALUE : WORST 1.006 1.006 1.006 1.006;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 2.430 2.430 2.430 2.430;
    VALUE : WORST 3.240 3.240 3.240 3.240;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WIDTH  : 5'b00000;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.430 2.430 2.430 2.430;
    VALUE : WORST 3.240 3.240 3.240 3.240;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WIDTH  : 5'b00000;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 2.430 2.430 2.430 2.430;
    VALUE : WORST 3.240 3.240 3.240 3.240;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WIDTH  : 5'b01000;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.529 2.529 2.529 2.529;
    VALUE : WORST 3.373 3.373 3.373 3.373;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WIDTH  : 5'b01000;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 2.529 2.529 2.529 2.529;
    VALUE : WORST 3.373 3.373 3.373 3.373;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WIDTH  : 5'b01100;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.525 2.525 2.525 2.525;
    VALUE : WORST 3.367 3.367 3.367 3.367;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WIDTH  : 5'b01100;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 2.525 2.525 2.525 2.525;
    VALUE : WORST 3.367 3.367 3.367 3.367;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WIDTH  : 5'b01110;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.560 2.560 2.560 2.560;
    VALUE : WORST 3.414 3.414 3.414 3.414;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WIDTH  : 5'b01110;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 2.560 2.560 2.560 2.560;
    VALUE : WORST 3.414 3.414 3.414 3.414;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WIDTH  : 5'b01111;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.601 2.601 2.601 2.601;
    VALUE : WORST 3.468 3.468 3.468 3.468;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WIDTH  : 5'b01111;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 2.601 2.601 2.601 2.601;
    VALUE : WORST 3.468 3.468 3.468 3.468;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 1.341 1.341 1.341 1.341;
    VALUE : WORST 1.789 1.789 1.789 1.789;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b00000;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.341 1.341 1.341 1.341;
    VALUE : WORST 1.789 1.789 1.789 1.789;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b00000;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 1.341 1.341 1.341 1.341;
    VALUE : WORST 1.789 1.789 1.789 1.789;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b01000;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.441 1.441 1.441 1.441;
    VALUE : WORST 1.922 1.922 1.922 1.922;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b01000;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 1.441 1.441 1.441 1.441;
    VALUE : WORST 1.922 1.922 1.922 1.922;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b01100;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.437 1.437 1.437 1.437;
    VALUE : WORST 1.916 1.916 1.916 1.916;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b01100;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 1.437 1.437 1.437 1.437;
    VALUE : WORST 1.916 1.916 1.916 1.916;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b01110;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.472 1.472 1.472 1.472;
    VALUE : WORST 1.963 1.963 1.963 1.963;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b01110;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 1.472 1.472 1.472 1.472;
    VALUE : WORST 1.963 1.963 1.963 1.963;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b01111;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.512 1.512 1.512 1.512;
    VALUE : WORST 2.017 2.017 2.017 2.017;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b01111;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 1.512 1.512 1.512 1.512;
    VALUE : WORST 2.017 2.017 2.017 2.017;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTA_OUTREG : 1'b1;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.754 0.754 0.754 0.754;
    VALUE : WORST 1.006 1.006 1.006 1.006;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTA_OUTREG : 1'b1;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 0.754 0.754 0.754 0.754;
    VALUE : WORST 1.006 1.006 1.006 1.006;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTA_OUTREG : 1'b1;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.754 0.754 0.754 0.754;
    VALUE : WORST 1.006 1.006 1.006 1.006;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTA_OUTREG : 1'b1;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.754 0.754 0.754 0.754;
    VALUE : WORST 1.006 1.006 1.006 1.006;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.430 2.430 2.430 2.430;
    VALUE : WORST 3.240 3.240 3.240 3.240;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b00000;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.430 2.430 2.430 2.430;
    VALUE : WORST 3.240 3.240 3.240 3.240;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b01000;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.529 2.529 2.529 2.529;
    VALUE : WORST 3.373 3.373 3.373 3.373;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b01100;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.525 2.525 2.525 2.525;
    VALUE : WORST 3.367 3.367 3.367 3.367;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b01110;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.560 2.560 2.560 2.560;
    VALUE : WORST 3.414 3.414 3.414 3.414;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b01111;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.601 2.601 2.601 2.601;
    VALUE : WORST 3.468 3.468 3.468 3.468;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.341 1.341 1.341 1.341;
    VALUE : WORST 1.789 1.789 1.789 1.789;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b00000;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.341 1.341 1.341 1.341;
    VALUE : WORST 1.789 1.789 1.789 1.789;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b01000;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.441 1.441 1.441 1.441;
    VALUE : WORST 1.922 1.922 1.922 1.922;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b01100;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.437 1.437 1.437 1.437;
    VALUE : WORST 1.916 1.916 1.916 1.916;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b01110;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.472 1.472 1.472 1.472;
    VALUE : WORST 1.963 1.963 1.963 1.963;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b01111;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.512 1.512 1.512 1.512;
    VALUE : WORST 2.017 2.017 2.017 2.017;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 2.430 2.430 2.430 2.430;
    VALUE : WORST 3.240 3.240 3.240 3.240;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b00000;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 2.430 2.430 2.430 2.430;
    VALUE : WORST 3.240 3.240 3.240 3.240;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b00000;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.430 2.430 2.430 2.430;
    VALUE : WORST 3.240 3.240 3.240 3.240;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01000;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 2.529 2.529 2.529 2.529;
    VALUE : WORST 3.373 3.373 3.373 3.373;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01000;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.529 2.529 2.529 2.529;
    VALUE : WORST 3.373 3.373 3.373 3.373;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01100;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 2.525 2.525 2.525 2.525;
    VALUE : WORST 3.367 3.367 3.367 3.367;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01100;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.525 2.525 2.525 2.525;
    VALUE : WORST 3.367 3.367 3.367 3.367;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01110;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 2.560 2.560 2.560 2.560;
    VALUE : WORST 3.414 3.414 3.414 3.414;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01110;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.560 2.560 2.560 2.560;
    VALUE : WORST 3.414 3.414 3.414 3.414;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01111;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 2.601 2.601 2.601 2.601;
    VALUE : WORST 3.468 3.468 3.468 3.468;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01111;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.601 2.601 2.601 2.601;
    VALUE : WORST 3.468 3.468 3.468 3.468;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 1.341 1.341 1.341 1.341;
    VALUE : WORST 1.789 1.789 1.789 1.789;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b00000;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 1.341 1.341 1.341 1.341;
    VALUE : WORST 1.789 1.789 1.789 1.789;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b00000;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.341 1.341 1.341 1.341;
    VALUE : WORST 1.789 1.789 1.789 1.789;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01000;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 1.441 1.441 1.441 1.441;
    VALUE : WORST 1.922 1.922 1.922 1.922;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01000;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.441 1.441 1.441 1.441;
    VALUE : WORST 1.922 1.922 1.922 1.922;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01100;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 1.437 1.437 1.437 1.437;
    VALUE : WORST 1.916 1.916 1.916 1.916;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01100;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.437 1.437 1.437 1.437;
    VALUE : WORST 1.916 1.916 1.916 1.916;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01110;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 1.472 1.472 1.472 1.472;
    VALUE : WORST 1.963 1.963 1.963 1.963;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01110;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.472 1.472 1.472 1.472;
    VALUE : WORST 1.963 1.963 1.963 1.963;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01111;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 1.512 1.512 1.512 1.512;
    VALUE : WORST 2.017 2.017 2.017 2.017;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01111;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.512 1.512 1.512 1.512;
    VALUE : WORST 2.017 2.017 2.017 2.017;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b1;
    END_CONFIG
    VALUE : BEST 0.754 0.754 0.754 0.754;
    VALUE : WORST 1.006 1.006 1.006 1.006;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'bx0000;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 2.430 2.430 2.430 2.430;
    VALUE : WORST 3.240 3.240 3.240 3.240;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b00000;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.430 2.430 2.430 2.430;
    VALUE : WORST 3.240 3.240 3.240 3.240;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01000;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 2.529 2.529 2.529 2.529;
    VALUE : WORST 3.373 3.373 3.373 3.373;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01000;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.529 2.529 2.529 2.529;
    VALUE : WORST 3.373 3.373 3.373 3.373;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01100;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 2.525 2.525 2.525 2.525;
    VALUE : WORST 3.367 3.367 3.367 3.367;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01100;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.525 2.525 2.525 2.525;
    VALUE : WORST 3.367 3.367 3.367 3.367;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01110;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 2.560 2.560 2.560 2.560;
    VALUE : WORST 3.414 3.414 3.414 3.414;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01110;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.560 2.560 2.560 2.560;
    VALUE : WORST 3.414 3.414 3.414 3.414;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01111;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 2.601 2.601 2.601 2.601;
    VALUE : WORST 3.468 3.468 3.468 3.468;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01111;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.601 2.601 2.601 2.601;
    VALUE : WORST 3.468 3.468 3.468 3.468;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'bx0000;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 1.341 1.341 1.341 1.341;
    VALUE : WORST 1.789 1.789 1.789 1.789;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b00000;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.341 1.341 1.341 1.341;
    VALUE : WORST 1.789 1.789 1.789 1.789;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01000;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 1.441 1.441 1.441 1.441;
    VALUE : WORST 1.922 1.922 1.922 1.922;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01000;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.441 1.441 1.441 1.441;
    VALUE : WORST 1.922 1.922 1.922 1.922;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01100;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 1.437 1.437 1.437 1.437;
    VALUE : WORST 1.916 1.916 1.916 1.916;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01100;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.437 1.437 1.437 1.437;
    VALUE : WORST 1.916 1.916 1.916 1.916;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01110;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 1.472 1.472 1.472 1.472;
    VALUE : WORST 1.963 1.963 1.963 1.963;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01110;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.472 1.472 1.472 1.472;
    VALUE : WORST 1.963 1.963 1.963 1.963;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01111;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 1.512 1.512 1.512 1.512;
    VALUE : WORST 2.017 2.017 2.017 2.017;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b10;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01111;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.512 1.512 1.512 1.512;
    VALUE : WORST 2.017 2.017 2.017 2.017;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ClkEn0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_CLKIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.092 0.092 0.092 0.092;
    VALUE : WORST 0.123 0.123 0.123 0.123;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ClkEn0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_CLKIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST -0.002 -0.002 -0.002 -0.002;
    VALUE : WORST -0.003 -0.003 -0.003 -0.003;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ClkEn0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_CLKIN_EN : 1'b0;
      PORTA_CLKOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.092 0.092 0.092 0.092;
    VALUE : WORST 0.123 0.123 0.123 0.123;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ClkEn0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_CLKIN_EN : 1'b0;
      PORTA_CLKOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST -0.002 -0.002 -0.002 -0.002;
    VALUE : WORST -0.003 -0.003 -0.003 -0.003;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ClkEn0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_CLKIN_EN : 1'b0;
      PORTA_CLKOUT_EN : 1'b0;
      PORTB_CLKIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.092 0.092 0.092 0.092;
    VALUE : WORST 0.123 0.123 0.123 0.123;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ClkEn0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_CLKIN_EN : 1'b0;
      PORTA_CLKOUT_EN : 1'b0;
      PORTB_CLKIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST -0.002 -0.002 -0.002 -0.002;
    VALUE : WORST -0.003 -0.003 -0.003 -0.003;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : ClkEn1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_CLKOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.092 0.092 0.092 0.092;
    VALUE : WORST 0.123 0.123 0.123 0.123;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : ClkEn1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_CLKOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST -0.002 -0.002 -0.002 -0.002;
    VALUE : WORST -0.003 -0.003 -0.003 -0.003;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : ClkEn1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_CLKOUT_EN : 1'b0;
      PORTB_CLKIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.092 0.092 0.092 0.092;
    VALUE : WORST 0.123 0.123 0.123 0.123;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : ClkEn1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_CLKOUT_EN : 1'b0;
      PORTB_CLKIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST -0.002 -0.002 -0.002 -0.002;
    VALUE : WORST -0.003 -0.003 -0.003 -0.003;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : ClkEn1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_CLKOUT_EN : 1'b0;
      PORTB_CLKIN_EN : 1'b0;
      PORTA_CLKOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.092 0.092 0.092 0.092;
    VALUE : WORST 0.123 0.123 0.123 0.123;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : ClkEn1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_CLKOUT_EN : 1'b0;
      PORTB_CLKIN_EN : 1'b0;
      PORTA_CLKOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST -0.002 -0.002 -0.002 -0.002;
    VALUE : WORST -0.003 -0.003 -0.003 -0.003;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AsyncReset0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_RSTIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.023 0.023 0.023 0.023;
    VALUE : WORST 0.031 0.031 0.031 0.031;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AsyncReset0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_RSTIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.075 0.075 0.075 0.075;
    VALUE : WORST 0.100 0.100 0.100 0.100;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AsyncReset0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_RSTIN_EN : 1'b0;
      PORTA_RSTOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.023 0.023 0.023 0.023;
    VALUE : WORST 0.031 0.031 0.031 0.031;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AsyncReset0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_RSTIN_EN : 1'b0;
      PORTA_RSTOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.075 0.075 0.075 0.075;
    VALUE : WORST 0.100 0.100 0.100 0.100;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AsyncReset0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_RSTIN_EN : 1'b0;
      PORTA_RSTOUT_EN : 1'b0;
      PORTB_RSTIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.023 0.023 0.023 0.023;
    VALUE : WORST 0.031 0.031 0.031 0.031;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AsyncReset0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_RSTIN_EN : 1'b0;
      PORTA_RSTOUT_EN : 1'b0;
      PORTB_RSTIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.075 0.075 0.075 0.075;
    VALUE : WORST 0.100 0.100 0.100 0.100;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : AsyncReset1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_RSTOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.023 0.023 0.023 0.023;
    VALUE : WORST 0.031 0.031 0.031 0.031;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : AsyncReset1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_RSTOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.075 0.075 0.075 0.075;
    VALUE : WORST 0.100 0.100 0.100 0.100;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : AsyncReset1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_RSTOUT_EN : 1'b0;
      PORTB_RSTIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.023 0.023 0.023 0.023;
    VALUE : WORST 0.031 0.031 0.031 0.031;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : AsyncReset1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_RSTOUT_EN : 1'b0;
      PORTB_RSTIN_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.075 0.075 0.075 0.075;
    VALUE : WORST 0.100 0.100 0.100 0.100;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : AsyncReset1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_RSTOUT_EN : 1'b0;
      PORTB_RSTIN_EN : 1'b0;
      PORTA_RSTOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.023 0.023 0.023 0.023;
    VALUE : WORST 0.031 0.031 0.031 0.031;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : AsyncReset1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_RSTOUT_EN : 1'b0;
      PORTB_RSTIN_EN : 1'b0;
      PORTA_RSTOUT_EN : 1'b1;
    END_CONFIG
    VALUE : BEST 0.075 0.075 0.075 0.075;
    VALUE : WORST 0.100 0.100 0.100 0.100;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
    END_CONFIG
    VALUE : BEST -0.070 -0.070 -0.070 -0.070;
    VALUE : WORST -0.094 -0.094 -0.094 -0.094;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
    END_CONFIG
    VALUE : BEST 0.426 0.426 0.426 0.426;
    VALUE : WORST 0.568 0.568 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressStallA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
    END_CONFIG
    VALUE : BEST -0.070 -0.070 -0.070 -0.070;
    VALUE : WORST -0.094 -0.094 -0.094 -0.094;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressStallA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
    END_CONFIG
    VALUE : BEST 0.426 0.426 0.426 0.426;
    VALUE : WORST 0.568 0.568 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ReA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ReA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : DataInA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
    END_CONFIG
    VALUE : BEST -0.048 -0.048 -0.048 -0.048;
    VALUE : WORST -0.064 -0.064 -0.064 -0.064;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : DataInA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
    END_CONFIG
    VALUE : BEST 0.288 0.288 0.288 0.288;
    VALUE : WORST 0.384 0.384 0.384 0.384;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : WeA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : WeA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ByteEnA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ByteEnA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST -0.070 -0.070 -0.070 -0.070;
    VALUE : WORST -0.094 -0.094 -0.094 -0.094;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 0.426 0.426 0.426 0.426;
    VALUE : WORST 0.568 0.568 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressStallB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST -0.070 -0.070 -0.070 -0.070;
    VALUE : WORST -0.094 -0.094 -0.094 -0.094;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressStallB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 0.426 0.426 0.426 0.426;
    VALUE : WORST 0.568 0.568 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ReB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ReB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.070 -0.070 -0.070 -0.070;
    VALUE : WORST -0.094 -0.094 -0.094 -0.094;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.426 0.426 0.426 0.426;
    VALUE : WORST 0.568 0.568 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressStallB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.070 -0.070 -0.070 -0.070;
    VALUE : WORST -0.094 -0.094 -0.094 -0.094;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressStallB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.426 0.426 0.426 0.426;
    VALUE : WORST 0.568 0.568 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ReB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ReB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.070 -0.070 -0.070 -0.070;
    VALUE : WORST -0.094 -0.094 -0.094 -0.094;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.426 0.426 0.426 0.426;
    VALUE : WORST 0.568 0.568 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : AddressStallB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.070 -0.070 -0.070 -0.070;
    VALUE : WORST -0.094 -0.094 -0.094 -0.094;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : AddressStallB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.426 0.426 0.426 0.426;
    VALUE : WORST 0.568 0.568 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ReB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ReB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : DataInB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.048 -0.048 -0.048 -0.048;
    VALUE : WORST -0.064 -0.064 -0.064 -0.064;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : DataInB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.288 0.288 0.288 0.288;
    VALUE : WORST 0.384 0.384 0.384 0.384;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : WeB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : WeB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ByteEnB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ByteEnB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : DataInB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST -0.048 -0.048 -0.048 -0.048;
    VALUE : WORST -0.064 -0.064 -0.064 -0.064;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : DataInB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 0.288 0.288 0.288 0.288;
    VALUE : WORST 0.384 0.384 0.384 0.384;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : WeB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : WeB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ByteEnB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ByteEnB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : DataInB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.048 -0.048 -0.048 -0.048;
    VALUE : WORST -0.064 -0.064 -0.064 -0.064;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : DataInB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.288 0.288 0.288 0.288;
    VALUE : WORST 0.384 0.384 0.384 0.384;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : WeB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : WeB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ByteEnB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ByteEnB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : DataInB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.048 -0.048 -0.048 -0.048;
    VALUE : WORST -0.064 -0.064 -0.064 -0.064;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : DataInB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.288 0.288 0.288 0.288;
    VALUE : WORST 0.384 0.384 0.384 0.384;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : WeB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : WeB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk0; TO : ByteEnB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk0; TO : ByteEnB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : AddressB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.070 -0.070 -0.070 -0.070;
    VALUE : WORST -0.094 -0.094 -0.094 -0.094;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : AddressB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.426 0.426 0.426 0.426;
    VALUE : WORST 0.568 0.568 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : AddressStallB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.070 -0.070 -0.070 -0.070;
    VALUE : WORST -0.094 -0.094 -0.094 -0.094;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : AddressStallB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.426 0.426 0.426 0.426;
    VALUE : WORST 0.568 0.568 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : ReB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : ReB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : AddressB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST -0.070 -0.070 -0.070 -0.070;
    VALUE : WORST -0.094 -0.094 -0.094 -0.094;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : AddressB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 0.426 0.426 0.426 0.426;
    VALUE : WORST 0.568 0.568 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : AddressStallB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST -0.070 -0.070 -0.070 -0.070;
    VALUE : WORST -0.094 -0.094 -0.094 -0.094;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : AddressStallB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 0.426 0.426 0.426 0.426;
    VALUE : WORST 0.568 0.568 0.568 0.568;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : ReB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : ReB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : DataInB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST -0.048 -0.048 -0.048 -0.048;
    VALUE : WORST -0.064 -0.064 -0.064 -0.064;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : DataInB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 0.288 0.288 0.288 0.288;
    VALUE : WORST 0.384 0.384 0.384 0.384;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : WeB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : WeB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk1; TO : ByteEnB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST -0.140 -0.140 -0.140 -0.140;
    VALUE : WORST -0.187 -0.187 -0.187 -0.187;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk1; TO : ByteEnB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 0.369 0.369 0.369 0.369;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b1;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 0.754 0.754 0.754 0.754;
    VALUE : WORST 1.006 1.006 1.006 1.006;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 2.430 2.430 2.430 2.430;
    VALUE : WORST 3.240 3.240 3.240 3.240;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WIDTH  : 5'b00000;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.430 2.430 2.430 2.430;
    VALUE : WORST 3.240 3.240 3.240 3.240;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WIDTH  : 5'b00000;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 2.430 2.430 2.430 2.430;
    VALUE : WORST 3.240 3.240 3.240 3.240;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WIDTH  : 5'b01000;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.529 2.529 2.529 2.529;
    VALUE : WORST 3.373 3.373 3.373 3.373;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WIDTH  : 5'b01000;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 2.529 2.529 2.529 2.529;
    VALUE : WORST 3.373 3.373 3.373 3.373;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WIDTH  : 5'b01100;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.525 2.525 2.525 2.525;
    VALUE : WORST 3.367 3.367 3.367 3.367;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WIDTH  : 5'b01100;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 2.525 2.525 2.525 2.525;
    VALUE : WORST 3.367 3.367 3.367 3.367;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WIDTH  : 5'b01110;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.560 2.560 2.560 2.560;
    VALUE : WORST 3.414 3.414 3.414 3.414;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WIDTH  : 5'b01110;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 2.560 2.560 2.560 2.560;
    VALUE : WORST 3.414 3.414 3.414 3.414;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WIDTH  : 5'b01111;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.601 2.601 2.601 2.601;
    VALUE : WORST 3.468 3.468 3.468 3.468;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WIDTH  : 5'b01111;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 2.601 2.601 2.601 2.601;
    VALUE : WORST 3.468 3.468 3.468 3.468;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 1.341 1.341 1.341 1.341;
    VALUE : WORST 1.789 1.789 1.789 1.789;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b00000;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.341 1.341 1.341 1.341;
    VALUE : WORST 1.789 1.789 1.789 1.789;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b00000;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 1.341 1.341 1.341 1.341;
    VALUE : WORST 1.789 1.789 1.789 1.789;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b01000;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.441 1.441 1.441 1.441;
    VALUE : WORST 1.922 1.922 1.922 1.922;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b01000;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 1.441 1.441 1.441 1.441;
    VALUE : WORST 1.922 1.922 1.922 1.922;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b01100;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.437 1.437 1.437 1.437;
    VALUE : WORST 1.916 1.916 1.916 1.916;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b01100;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 1.437 1.437 1.437 1.437;
    VALUE : WORST 1.916 1.916 1.916 1.916;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b01110;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.472 1.472 1.472 1.472;
    VALUE : WORST 1.963 1.963 1.963 1.963;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b01110;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 1.472 1.472 1.472 1.472;
    VALUE : WORST 1.963 1.963 1.963 1.963;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b01111;
      PORTB_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.512 1.512 1.512 1.512;
    VALUE : WORST 2.017 2.017 2.017 2.017;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      PORTA_WIDTH  : 5'b01111;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 1.512 1.512 1.512 1.512;
    VALUE : WORST 2.017 2.017 2.017 2.017;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTA_OUTREG : 1'b1;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 0.754 0.754 0.754 0.754;
    VALUE : WORST 1.006 1.006 1.006 1.006;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTA_OUTREG : 1'b1;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 0.754 0.754 0.754 0.754;
    VALUE : WORST 1.006 1.006 1.006 1.006;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTA_OUTREG : 1'b1;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.754 0.754 0.754 0.754;
    VALUE : WORST 1.006 1.006 1.006 1.006;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTA_OUTREG : 1'b1;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 0.754 0.754 0.754 0.754;
    VALUE : WORST 1.006 1.006 1.006 1.006;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.430 2.430 2.430 2.430;
    VALUE : WORST 3.240 3.240 3.240 3.240;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b00000;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.430 2.430 2.430 2.430;
    VALUE : WORST 3.240 3.240 3.240 3.240;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b01000;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.529 2.529 2.529 2.529;
    VALUE : WORST 3.373 3.373 3.373 3.373;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b01100;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.525 2.525 2.525 2.525;
    VALUE : WORST 3.367 3.367 3.367 3.367;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b01110;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.560 2.560 2.560 2.560;
    VALUE : WORST 3.414 3.414 3.414 3.414;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b01111;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.601 2.601 2.601 2.601;
    VALUE : WORST 3.468 3.468 3.468 3.468;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.341 1.341 1.341 1.341;
    VALUE : WORST 1.789 1.789 1.789 1.789;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b00000;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.341 1.341 1.341 1.341;
    VALUE : WORST 1.789 1.789 1.789 1.789;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b01000;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.441 1.441 1.441 1.441;
    VALUE : WORST 1.922 1.922 1.922 1.922;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b01100;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.437 1.437 1.437 1.437;
    VALUE : WORST 1.916 1.916 1.916 1.916;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b01110;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.472 1.472 1.472 1.472;
    VALUE : WORST 1.963 1.963 1.963 1.963;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTA_OUTREG : 1'b0;
      PORTA_WRITETHRU : 1'b1;
      CLKMODE      : 2'b1x;
      PORTA_WIDTH  : 5'b01111;
      PORTB_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.512 1.512 1.512 1.512;
    VALUE : WORST 2.017 2.017 2.017 2.017;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 2.430 2.430 2.430 2.430;
    VALUE : WORST 3.240 3.240 3.240 3.240;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b00000;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 2.430 2.430 2.430 2.430;
    VALUE : WORST 3.240 3.240 3.240 3.240;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b00000;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.430 2.430 2.430 2.430;
    VALUE : WORST 3.240 3.240 3.240 3.240;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01000;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 2.529 2.529 2.529 2.529;
    VALUE : WORST 3.373 3.373 3.373 3.373;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01000;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.529 2.529 2.529 2.529;
    VALUE : WORST 3.373 3.373 3.373 3.373;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01100;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 2.525 2.525 2.525 2.525;
    VALUE : WORST 3.367 3.367 3.367 3.367;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01100;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.525 2.525 2.525 2.525;
    VALUE : WORST 3.367 3.367 3.367 3.367;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01110;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 2.560 2.560 2.560 2.560;
    VALUE : WORST 3.414 3.414 3.414 3.414;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01110;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.560 2.560 2.560 2.560;
    VALUE : WORST 3.414 3.414 3.414 3.414;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01111;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 2.601 2.601 2.601 2.601;
    VALUE : WORST 3.468 3.468 3.468 3.468;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01111;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 2.601 2.601 2.601 2.601;
    VALUE : WORST 3.468 3.468 3.468 3.468;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b10000;
      CLKMODE      : 2'b0x;
    END_CONFIG
    VALUE : BEST 1.341 1.341 1.341 1.341;
    VALUE : WORST 1.789 1.789 1.789 1.789;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b00000;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 1.341 1.341 1.341 1.341;
    VALUE : WORST 1.789 1.789 1.789 1.789;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b00000;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.341 1.341 1.341 1.341;
    VALUE : WORST 1.789 1.789 1.789 1.789;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01000;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 1.441 1.441 1.441 1.441;
    VALUE : WORST 1.922 1.922 1.922 1.922;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01000;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.441 1.441 1.441 1.441;
    VALUE : WORST 1.922 1.922 1.922 1.922;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01100;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 1.437 1.437 1.437 1.437;
    VALUE : WORST 1.916 1.916 1.916 1.916;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01100;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.437 1.437 1.437 1.437;
    VALUE : WORST 1.916 1.916 1.916 1.916;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01110;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 1.472 1.472 1.472 1.472;
    VALUE : WORST 1.963 1.963 1.963 1.963;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01110;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.472 1.472 1.472 1.472;
    VALUE : WORST 1.963 1.963 1.963 1.963;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01111;
      CLKMODE      : 2'b01;
    END_CONFIG
    VALUE : BEST 1.512 1.512 1.512 1.512;
    VALUE : WORST 2.017 2.017 2.017 2.017;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk0; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk0CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01111;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b10000;
    END_CONFIG
    VALUE : BEST 1.512 1.512 1.512 1.512;
    VALUE : WORST 2.017 2.017 2.017 2.017;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b1;
    END_CONFIG
    VALUE : BEST 0.754 0.754 0.754 0.754;
    VALUE : WORST 1.006 1.006 1.006 1.006;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'bx0000;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 2.430 2.430 2.430 2.430;
    VALUE : WORST 3.240 3.240 3.240 3.240;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b00000;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.430 2.430 2.430 2.430;
    VALUE : WORST 3.240 3.240 3.240 3.240;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01000;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 2.529 2.529 2.529 2.529;
    VALUE : WORST 3.373 3.373 3.373 3.373;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01000;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.529 2.529 2.529 2.529;
    VALUE : WORST 3.373 3.373 3.373 3.373;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01100;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 2.525 2.525 2.525 2.525;
    VALUE : WORST 3.367 3.367 3.367 3.367;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01100;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.525 2.525 2.525 2.525;
    VALUE : WORST 3.367 3.367 3.367 3.367;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01110;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 2.560 2.560 2.560 2.560;
    VALUE : WORST 3.414 3.414 3.414 3.414;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01110;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.560 2.560 2.560 2.560;
    VALUE : WORST 3.414 3.414 3.414 3.414;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01111;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 2.601 2.601 2.601 2.601;
    VALUE : WORST 3.468 3.468 3.468 3.468;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WIDTH  : 5'b01111;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 2.601 2.601 2.601 2.601;
    VALUE : WORST 3.468 3.468 3.468 3.468;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'bx0000;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 1.341 1.341 1.341 1.341;
    VALUE : WORST 1.789 1.789 1.789 1.789;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b00000;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.341 1.341 1.341 1.341;
    VALUE : WORST 1.789 1.789 1.789 1.789;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01000;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 1.441 1.441 1.441 1.441;
    VALUE : WORST 1.922 1.922 1.922 1.922;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01000;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.441 1.441 1.441 1.441;
    VALUE : WORST 1.922 1.922 1.922 1.922;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01100;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 1.437 1.437 1.437 1.437;
    VALUE : WORST 1.916 1.916 1.916 1.916;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01100;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.437 1.437 1.437 1.437;
    VALUE : WORST 1.916 1.916 1.916 1.916;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01110;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 1.472 1.472 1.472 1.472;
    VALUE : WORST 1.963 1.963 1.963 1.963;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01110;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.472 1.472 1.472 1.472;
    VALUE : WORST 1.963 1.963 1.963 1.963;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01111;
      CLKMODE      : 2'b1x;
    END_CONFIG
    VALUE : BEST 1.512 1.512 1.512 1.512;
    VALUE : WORST 2.017 2.017 2.017 2.017;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk1; TO : DataOutB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      Clk1CFG      : 2'b11;
      PORTB_OUTREG : 1'b0;
      PORTB_WRITETHRU : 1'b1;
      PORTB_WIDTH  : 5'b01111;
      CLKMODE      : 2'b00;
      PORTA_WIDTH  : 5'b0xxxx;
    END_CONFIG
    VALUE : BEST 1.512 1.512 1.512 1.512;
    VALUE : WORST 2.017 2.017 2.017 2.017;
  END_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_mult
// SLICE_INFO
  //TYPE : MULT;
  CONFIG
    MULT_MODE : 1'bx;
    PORTA_INREG0 : 1'bx;
    PORTA_INREG1 : 1'bx;
    PORTB_INREG0 : 1'bx;
    PORTB_INREG1 : 1'bx;
    SIGNA_REG : 1'bx;
    SIGNB_REG : 1'bx;
    OUTREG0 : 1'bx;
    OUTREG1 : 1'bx;
    ClkCFG : 2'bx;
  END_CONFIG
  PIN DataInA0
    //TYPE : MULT_DATAINA0;
    //SIZE : 9;
    //DIR  : input;
  END_PIN
  PIN DataInA1
    //TYPE : MULT_DATAINA1;
    //SIZE : 9;
    //DIR  : input;
  END_PIN
  PIN DataInB0
    //TYPE : MULT_DATAINB0;
    //SIZE : 9;
    //DIR  : input;
  END_PIN
  PIN DataInB1
    //TYPE : MULT_DATAINB1;
    //SIZE : 9;
    //DIR  : input;
  END_PIN
  PIN SignA
    //TYPE : MULT_SIGNA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN SignB
    //TYPE : MULT_SIGNB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Clk
    //TYPE : MULT_CLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ClkEn
    //TYPE : MULT_CLKEN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN AsyncReset
    //TYPE : MULT_ASYNCRESET;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN DataOut0
    //TYPE : MULT_DATAOUT0;
    //SIZE : 18;
    //DIR  : output;
  END_PIN
  PIN DataOut1
    //TYPE : MULT_DATAOUT1;
    //SIZE : 18;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
  TIMING
    TYPE: MIN_PULSE_WIDTH; FROM : Clk; TO : Clk; SENSE : POSEDGE;
    IsMissing : YES;
    CONFIG
      MULT_MODE    : 1'b0;
    END_CONFIG
    VALUE : BEST 1.260 1.260 1.260 1.260;
    VALUE : WORST 1.680 1.680 1.680 1.680;
  END_TIMING
  TIMING
    TYPE: MIN_PULSE_WIDTH; FROM : Clk; TO : Clk; SENSE : POSEDGE;
    IsMissing : YES;
    CONFIG
      MULT_MODE    : 1'b1;
    END_CONFIG
    VALUE : BEST 0.990 0.990 0.990 0.990;
    VALUE : WORST 1.320 1.320 1.320 1.320;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : DataInA0; TO : DataOut0; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
      MULT_MODE    : 1'b0;
      PORTA_INREG0 : 1'b0;
      OUTREG0      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.702 2.700 0.702 2.700;
    VALUE : WORST 0.937 3.600 0.937 3.600;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : DataInA0; TO : DataOut1; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
      MULT_MODE    : 1'b0;
      PORTA_INREG0 : 1'b0;
      OUTREG0      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.702 2.700 0.702 2.700;
    VALUE : WORST 0.937 3.600 0.937 3.600;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : DataInA1; TO : DataOut0; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
      MULT_MODE    : 1'b0;
      PORTA_INREG1 : 1'b0;
      OUTREG1      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.702 2.700 0.702 2.700;
    VALUE : WORST 0.937 3.600 0.937 3.600;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : DataInA1; TO : DataOut1; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
      MULT_MODE    : 1'b0;
      PORTA_INREG1 : 1'b0;
      OUTREG1      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.702 2.700 0.702 2.700;
    VALUE : WORST 0.937 3.600 0.937 3.600;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : DataInB0; TO : DataOut0; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
      MULT_MODE    : 1'b0;
      PORTB_INREG0 : 1'b0;
      OUTREG0      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.702 2.700 0.702 2.700;
    VALUE : WORST 0.937 3.600 0.937 3.600;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : DataInB0; TO : DataOut1; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
      MULT_MODE    : 1'b0;
      PORTB_INREG0 : 1'b0;
      OUTREG0      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.702 2.700 0.702 2.700;
    VALUE : WORST 0.937 3.600 0.937 3.600;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : DataInB1; TO : DataOut0; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
      MULT_MODE    : 1'b0;
      PORTB_INREG1 : 1'b0;
      OUTREG1      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.702 2.700 0.702 2.700;
    VALUE : WORST 0.937 3.600 0.937 3.600;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : DataInB1; TO : DataOut1; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
      MULT_MODE    : 1'b0;
      PORTB_INREG1 : 1'b0;
      OUTREG1      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.702 2.700 0.702 2.700;
    VALUE : WORST 0.937 3.600 0.937 3.600;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : SignA; TO : DataOut0; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
      MULT_MODE    : 1'b0;
      SIGNA_REG    : 1'b0;
      OUTREG0      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.702 2.700 0.702 2.700;
    VALUE : WORST 0.937 3.600 0.937 3.600;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : SignA; TO : DataOut1; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
      MULT_MODE    : 1'b0;
      SIGNA_REG    : 1'b0;
      OUTREG1      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.702 2.700 0.702 2.700;
    VALUE : WORST 0.937 3.600 0.937 3.600;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : SignB; TO : DataOut0; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
      MULT_MODE    : 1'b0;
      SIGNB_REG    : 1'b0;
      OUTREG0      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.702 2.700 0.702 2.700;
    VALUE : WORST 0.937 3.600 0.937 3.600;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : SignB; TO : DataOut1; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
      MULT_MODE    : 1'b0;
      SIGNB_REG    : 1'b0;
      OUTREG1      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.702 2.700 0.702 2.700;
    VALUE : WORST 0.937 3.600 0.937 3.600;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : DataInA0; TO : DataOut0; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
      MULT_MODE    : 1'b1;
      PORTA_INREG0 : 1'b0;
      OUTREG0      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.744 2.100 0.744 2.100;
    VALUE : WORST 0.992 2.800 0.992 2.800;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : DataInA1; TO : DataOut1; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
      MULT_MODE    : 1'b1;
      PORTA_INREG1 : 1'b0;
      OUTREG1      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.744 2.100 0.744 2.100;
    VALUE : WORST 0.992 2.800 0.992 2.800;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : DataInB0; TO : DataOut0; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
      MULT_MODE    : 1'b1;
      PORTB_INREG0 : 1'b0;
      OUTREG0      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.744 2.100 0.744 2.100;
    VALUE : WORST 0.992 2.800 0.992 2.800;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : DataInB1; TO : DataOut1; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
      MULT_MODE    : 1'b1;
      PORTB_INREG1 : 1'b0;
      OUTREG1      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.744 2.100 0.744 2.100;
    VALUE : WORST 0.992 2.800 0.992 2.800;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : SignA; TO : DataOut0; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
      MULT_MODE    : 1'b1;
      SIGNA_REG    : 1'b0;
      OUTREG0      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.744 2.100 0.744 2.100;
    VALUE : WORST 0.992 2.800 0.992 2.800;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : SignA; TO : DataOut1; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
      MULT_MODE    : 1'b1;
      SIGNA_REG    : 1'b0;
      OUTREG1      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.744 2.100 0.744 2.100;
    VALUE : WORST 0.992 2.800 0.992 2.800;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : SignB; TO : DataOut0; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
      MULT_MODE    : 1'b1;
      SIGNB_REG    : 1'b0;
      OUTREG0      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.744 2.100 0.744 2.100;
    VALUE : WORST 0.992 2.800 0.992 2.800;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : SignB; TO : DataOut1; SENSE : NONUNATE;
    IsMissing : YES;
    CONFIG
      MULT_MODE    : 1'b1;
      SIGNB_REG    : 1'b0;
      OUTREG1      : 1'b0;
    END_CONFIG
    VALUE : BEST 0.744 2.100 0.744 2.100;
    VALUE : WORST 0.992 2.800 0.992 2.800;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : ClkEn; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.113 0.113 0.113 0.113;
    VALUE : WORST 0.151 0.151 0.151 0.151;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : ClkEn; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST -0.001 -0.001 -0.001 -0.001;
    VALUE : WORST -0.002 -0.002 -0.002 -0.002;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : ClkEn; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.113 0.113 0.113 0.113;
    VALUE : WORST 0.151 0.151 0.151 0.151;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : ClkEn; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST -0.001 -0.001 -0.001 -0.001;
    VALUE : WORST -0.002 -0.002 -0.002 -0.002;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : ClkEn; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.113 0.113 0.113 0.113;
    VALUE : WORST 0.151 0.151 0.151 0.151;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : ClkEn; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST -0.001 -0.001 -0.001 -0.001;
    VALUE : WORST -0.002 -0.002 -0.002 -0.002;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : ClkEn; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b0;
      PORTB_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.113 0.113 0.113 0.113;
    VALUE : WORST 0.151 0.151 0.151 0.151;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : ClkEn; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b0;
      PORTB_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST -0.001 -0.001 -0.001 -0.001;
    VALUE : WORST -0.002 -0.002 -0.002 -0.002;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : ClkEn; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b0;
      PORTB_INREG1 : 1'b0;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.113 0.113 0.113 0.113;
    VALUE : WORST 0.151 0.151 0.151 0.151;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : ClkEn; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b0;
      PORTB_INREG1 : 1'b0;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.001 -0.001 -0.001 -0.001;
    VALUE : WORST -0.002 -0.002 -0.002 -0.002;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : ClkEn; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b0;
      PORTB_INREG1 : 1'b0;
      OUTREG0      : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.113 0.113 0.113 0.113;
    VALUE : WORST 0.151 0.151 0.151 0.151;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : ClkEn; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b0;
      PORTB_INREG1 : 1'b0;
      OUTREG0      : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.001 -0.001 -0.001 -0.001;
    VALUE : WORST -0.002 -0.002 -0.002 -0.002;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : AsyncReset; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.078 0.078 0.078 0.078;
    VALUE : WORST 0.104 0.104 0.104 0.104;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : AsyncReset; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.202 0.202 0.202 0.202;
    VALUE : WORST 0.270 0.270 0.270 0.270;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : AsyncReset; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.078 0.078 0.078 0.078;
    VALUE : WORST 0.104 0.104 0.104 0.104;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : AsyncReset; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.202 0.202 0.202 0.202;
    VALUE : WORST 0.270 0.270 0.270 0.270;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : AsyncReset; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.078 0.078 0.078 0.078;
    VALUE : WORST 0.104 0.104 0.104 0.104;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : AsyncReset; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.202 0.202 0.202 0.202;
    VALUE : WORST 0.270 0.270 0.270 0.270;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : AsyncReset; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b0;
      PORTB_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.078 0.078 0.078 0.078;
    VALUE : WORST 0.104 0.104 0.104 0.104;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : AsyncReset; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b0;
      PORTB_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.202 0.202 0.202 0.202;
    VALUE : WORST 0.270 0.270 0.270 0.270;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : AsyncReset; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b0;
      PORTB_INREG1 : 1'b0;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.078 0.078 0.078 0.078;
    VALUE : WORST 0.104 0.104 0.104 0.104;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : AsyncReset; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b0;
      PORTB_INREG1 : 1'b0;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.202 0.202 0.202 0.202;
    VALUE : WORST 0.270 0.270 0.270 0.270;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : AsyncReset; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b0;
      PORTB_INREG1 : 1'b0;
      OUTREG0      : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.078 0.078 0.078 0.078;
    VALUE : WORST 0.104 0.104 0.104 0.104;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : AsyncReset; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b0;
      PORTB_INREG1 : 1'b0;
      OUTREG0      : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.202 0.202 0.202 0.202;
    VALUE : WORST 0.270 0.270 0.270 0.270;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SignA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      SIGNA_REG    : 1'b1;
    END_CONFIG
    VALUE : BEST -0.208 -0.208 -0.208 -0.208;
    VALUE : WORST -0.278 -0.278 -0.278 -0.278;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SignA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      SIGNA_REG    : 1'b1;
    END_CONFIG
    VALUE : BEST 0.307 0.307 0.307 0.307;
    VALUE : WORST 0.410 0.410 0.410 0.410;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SignA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      SIGNA_REG    : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST 2.235 2.235 2.235 2.235;
    VALUE : WORST 2.980 2.980 2.980 2.980;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SignA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      SIGNA_REG    : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.239 -0.239 -0.239 -0.239;
    VALUE : WORST -0.319 -0.319 -0.319 -0.319;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SignA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      SIGNA_REG    : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG0      : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST 2.235 2.235 2.235 2.235;
    VALUE : WORST 2.980 2.980 2.980 2.980;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SignA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      SIGNA_REG    : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG0      : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.239 -0.239 -0.239 -0.239;
    VALUE : WORST -0.319 -0.319 -0.319 -0.319;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SignA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      SIGNA_REG    : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST 1.711 1.711 1.711 1.711;
    VALUE : WORST 2.282 2.282 2.282 2.282;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SignA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      SIGNA_REG    : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.280 -0.280 -0.280 -0.280;
    VALUE : WORST -0.374 -0.374 -0.374 -0.374;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SignA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      SIGNA_REG    : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG0      : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST 1.711 1.711 1.711 1.711;
    VALUE : WORST 2.282 2.282 2.282 2.282;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SignA; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      SIGNA_REG    : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG0      : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.280 -0.280 -0.280 -0.280;
    VALUE : WORST -0.374 -0.374 -0.374 -0.374;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SignB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      SIGNB_REG    : 1'b1;
    END_CONFIG
    VALUE : BEST -0.208 -0.208 -0.208 -0.208;
    VALUE : WORST -0.278 -0.278 -0.278 -0.278;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SignB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      SIGNB_REG    : 1'b1;
    END_CONFIG
    VALUE : BEST 0.307 0.307 0.307 0.307;
    VALUE : WORST 0.410 0.410 0.410 0.410;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SignB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      SIGNB_REG    : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST 2.235 2.235 2.235 2.235;
    VALUE : WORST 2.980 2.980 2.980 2.980;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SignB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      SIGNB_REG    : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.239 -0.239 -0.239 -0.239;
    VALUE : WORST -0.319 -0.319 -0.319 -0.319;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SignB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      SIGNB_REG    : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG0      : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST 2.235 2.235 2.235 2.235;
    VALUE : WORST 2.980 2.980 2.980 2.980;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SignB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      SIGNB_REG    : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG0      : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.239 -0.239 -0.239 -0.239;
    VALUE : WORST -0.319 -0.319 -0.319 -0.319;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SignB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      SIGNB_REG    : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST 1.711 1.711 1.711 1.711;
    VALUE : WORST 2.282 2.282 2.282 2.282;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SignB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      SIGNB_REG    : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.280 -0.280 -0.280 -0.280;
    VALUE : WORST -0.374 -0.374 -0.374 -0.374;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SignB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      SIGNB_REG    : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG0      : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST 1.711 1.711 1.711 1.711;
    VALUE : WORST 2.282 2.282 2.282 2.282;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SignB; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      SIGNB_REG    : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG0      : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.280 -0.280 -0.280 -0.280;
    VALUE : WORST -0.374 -0.374 -0.374 -0.374;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataInA0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST -0.208 -0.208 -0.208 -0.208;
    VALUE : WORST -0.278 -0.278 -0.278 -0.278;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataInA0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.307 0.307 0.307 0.307;
    VALUE : WORST 0.410 0.410 0.410 0.410;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataInA0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST 2.235 2.235 2.235 2.235;
    VALUE : WORST 2.980 2.980 2.980 2.980;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataInA0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.239 -0.239 -0.239 -0.239;
    VALUE : WORST -0.319 -0.319 -0.319 -0.319;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataInA0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST 1.711 1.711 1.711 1.711;
    VALUE : WORST 2.282 2.282 2.282 2.282;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataInA0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG0 : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.280 -0.280 -0.280 -0.280;
    VALUE : WORST -0.374 -0.374 -0.374 -0.374;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataInA1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST -0.208 -0.208 -0.208 -0.208;
    VALUE : WORST -0.278 -0.278 -0.278 -0.278;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataInA1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.307 0.307 0.307 0.307;
    VALUE : WORST 0.410 0.410 0.410 0.410;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataInA1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG1 : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST 2.235 2.235 2.235 2.235;
    VALUE : WORST 2.980 2.980 2.980 2.980;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataInA1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG1 : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.239 -0.239 -0.239 -0.239;
    VALUE : WORST -0.319 -0.319 -0.319 -0.319;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataInA1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG1 : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST 1.711 1.711 1.711 1.711;
    VALUE : WORST 2.282 2.282 2.282 2.282;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataInA1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTA_INREG1 : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.280 -0.280 -0.280 -0.280;
    VALUE : WORST -0.374 -0.374 -0.374 -0.374;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataInB0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTB_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST -0.208 -0.208 -0.208 -0.208;
    VALUE : WORST -0.278 -0.278 -0.278 -0.278;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataInB0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTB_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.307 0.307 0.307 0.307;
    VALUE : WORST 0.410 0.410 0.410 0.410;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataInB0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTB_INREG0 : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST 2.235 2.235 2.235 2.235;
    VALUE : WORST 2.980 2.980 2.980 2.980;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataInB0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTB_INREG0 : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.239 -0.239 -0.239 -0.239;
    VALUE : WORST -0.319 -0.319 -0.319 -0.319;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataInB0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTB_INREG0 : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST 1.711 1.711 1.711 1.711;
    VALUE : WORST 2.282 2.282 2.282 2.282;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataInB0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTB_INREG0 : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.280 -0.280 -0.280 -0.280;
    VALUE : WORST -0.374 -0.374 -0.374 -0.374;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataInB1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTB_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST -0.208 -0.208 -0.208 -0.208;
    VALUE : WORST -0.278 -0.278 -0.278 -0.278;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataInB1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTB_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.307 0.307 0.307 0.307;
    VALUE : WORST 0.410 0.410 0.410 0.410;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataInB1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTB_INREG1 : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST 2.235 2.235 2.235 2.235;
    VALUE : WORST 2.980 2.980 2.980 2.980;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataInB1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTB_INREG1 : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.239 -0.239 -0.239 -0.239;
    VALUE : WORST -0.319 -0.319 -0.319 -0.319;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataInB1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTB_INREG1 : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST 1.711 1.711 1.711 1.711;
    VALUE : WORST 2.282 2.282 2.282 2.282;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataInB1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      PORTB_INREG1 : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.280 -0.280 -0.280 -0.280;
    VALUE : WORST -0.374 -0.374 -0.374 -0.374;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : DataOut0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.574 0.574 0.574 0.574;
    VALUE : WORST 0.766 0.766 0.766 0.766;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : DataOut0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      OUTREG0      : 1'b0;
      MULT_MODE    : 1'b0;
      PORTA_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST 1.051 3.028 1.051 3.028;
    VALUE : WORST 1.402 4.038 1.402 4.038;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : DataOut0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      OUTREG0      : 1'b0;
      MULT_MODE    : 1'b0;
      PORTA_INREG0 : 1'b0;
      PORTB_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST 1.051 3.028 1.051 3.028;
    VALUE : WORST 1.402 4.038 1.402 4.038;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : DataOut0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      OUTREG0      : 1'b0;
      MULT_MODE    : 1'b1;
      PORTA_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST 1.093 2.428 1.093 2.428;
    VALUE : WORST 1.458 3.238 1.458 3.238;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : DataOut0; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      OUTREG0      : 1'b0;
      MULT_MODE    : 1'b1;
      PORTA_INREG0 : 1'b0;
      PORTB_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST 1.093 2.428 1.093 2.428;
    VALUE : WORST 1.458 3.238 1.458 3.238;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : DataOut1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.574 0.574 0.574 0.574;
    VALUE : WORST 0.766 0.766 0.766 0.766;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : DataOut1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      OUTREG1      : 1'b0;
      MULT_MODE    : 1'b0;
      PORTA_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST 1.051 3.028 1.051 3.028;
    VALUE : WORST 1.402 4.038 1.402 4.038;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : DataOut1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      OUTREG1      : 1'b0;
      MULT_MODE    : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST 1.051 3.028 1.051 3.028;
    VALUE : WORST 1.402 4.038 1.402 4.038;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : DataOut1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      OUTREG1      : 1'b0;
      MULT_MODE    : 1'b1;
      PORTA_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST 1.093 2.428 1.093 2.428;
    VALUE : WORST 1.458 3.238 1.458 3.238;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : DataOut1; SENSE : FROM_RISING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b10;
      OUTREG1      : 1'b0;
      MULT_MODE    : 1'b1;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST 1.093 2.428 1.093 2.428;
    VALUE : WORST 1.458 3.238 1.458 3.238;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : ClkEn; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.113 0.113 0.113 0.113;
    VALUE : WORST 0.151 0.151 0.151 0.151;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : ClkEn; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST -0.001 -0.001 -0.001 -0.001;
    VALUE : WORST -0.002 -0.002 -0.002 -0.002;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : ClkEn; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.113 0.113 0.113 0.113;
    VALUE : WORST 0.151 0.151 0.151 0.151;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : ClkEn; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST -0.001 -0.001 -0.001 -0.001;
    VALUE : WORST -0.002 -0.002 -0.002 -0.002;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : ClkEn; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.113 0.113 0.113 0.113;
    VALUE : WORST 0.151 0.151 0.151 0.151;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : ClkEn; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST -0.001 -0.001 -0.001 -0.001;
    VALUE : WORST -0.002 -0.002 -0.002 -0.002;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : ClkEn; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b0;
      PORTB_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.113 0.113 0.113 0.113;
    VALUE : WORST 0.151 0.151 0.151 0.151;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : ClkEn; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b0;
      PORTB_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST -0.001 -0.001 -0.001 -0.001;
    VALUE : WORST -0.002 -0.002 -0.002 -0.002;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : ClkEn; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b0;
      PORTB_INREG1 : 1'b0;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.113 0.113 0.113 0.113;
    VALUE : WORST 0.151 0.151 0.151 0.151;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : ClkEn; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b0;
      PORTB_INREG1 : 1'b0;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.001 -0.001 -0.001 -0.001;
    VALUE : WORST -0.002 -0.002 -0.002 -0.002;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : ClkEn; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b0;
      PORTB_INREG1 : 1'b0;
      OUTREG0      : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.113 0.113 0.113 0.113;
    VALUE : WORST 0.151 0.151 0.151 0.151;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : ClkEn; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b0;
      PORTB_INREG1 : 1'b0;
      OUTREG0      : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.001 -0.001 -0.001 -0.001;
    VALUE : WORST -0.002 -0.002 -0.002 -0.002;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : AsyncReset; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.078 0.078 0.078 0.078;
    VALUE : WORST 0.104 0.104 0.104 0.104;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : AsyncReset; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.202 0.202 0.202 0.202;
    VALUE : WORST 0.270 0.270 0.270 0.270;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : AsyncReset; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.078 0.078 0.078 0.078;
    VALUE : WORST 0.104 0.104 0.104 0.104;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : AsyncReset; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.202 0.202 0.202 0.202;
    VALUE : WORST 0.270 0.270 0.270 0.270;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : AsyncReset; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.078 0.078 0.078 0.078;
    VALUE : WORST 0.104 0.104 0.104 0.104;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : AsyncReset; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.202 0.202 0.202 0.202;
    VALUE : WORST 0.270 0.270 0.270 0.270;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : AsyncReset; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b0;
      PORTB_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.078 0.078 0.078 0.078;
    VALUE : WORST 0.104 0.104 0.104 0.104;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : AsyncReset; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b0;
      PORTB_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.202 0.202 0.202 0.202;
    VALUE : WORST 0.270 0.270 0.270 0.270;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : AsyncReset; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b0;
      PORTB_INREG1 : 1'b0;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.078 0.078 0.078 0.078;
    VALUE : WORST 0.104 0.104 0.104 0.104;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : AsyncReset; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b0;
      PORTB_INREG1 : 1'b0;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.202 0.202 0.202 0.202;
    VALUE : WORST 0.270 0.270 0.270 0.270;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : AsyncReset; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b0;
      PORTB_INREG1 : 1'b0;
      OUTREG0      : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.078 0.078 0.078 0.078;
    VALUE : WORST 0.104 0.104 0.104 0.104;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : AsyncReset; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG0 : 1'b0;
      PORTB_INREG1 : 1'b0;
      OUTREG0      : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.202 0.202 0.202 0.202;
    VALUE : WORST 0.270 0.270 0.270 0.270;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SignA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      SIGNA_REG    : 1'b1;
    END_CONFIG
    VALUE : BEST -0.208 -0.208 -0.208 -0.208;
    VALUE : WORST -0.278 -0.278 -0.278 -0.278;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SignA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      SIGNA_REG    : 1'b1;
    END_CONFIG
    VALUE : BEST 0.307 0.307 0.307 0.307;
    VALUE : WORST 0.410 0.410 0.410 0.410;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SignA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      SIGNA_REG    : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST 2.235 2.235 2.235 2.235;
    VALUE : WORST 2.980 2.980 2.980 2.980;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SignA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      SIGNA_REG    : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.239 -0.239 -0.239 -0.239;
    VALUE : WORST -0.319 -0.319 -0.319 -0.319;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SignA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      SIGNA_REG    : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG0      : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST 2.235 2.235 2.235 2.235;
    VALUE : WORST 2.980 2.980 2.980 2.980;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SignA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      SIGNA_REG    : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG0      : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.239 -0.239 -0.239 -0.239;
    VALUE : WORST -0.319 -0.319 -0.319 -0.319;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SignA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      SIGNA_REG    : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST 1.711 1.711 1.711 1.711;
    VALUE : WORST 2.282 2.282 2.282 2.282;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SignA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      SIGNA_REG    : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.280 -0.280 -0.280 -0.280;
    VALUE : WORST -0.374 -0.374 -0.374 -0.374;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SignA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      SIGNA_REG    : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG0      : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST 1.711 1.711 1.711 1.711;
    VALUE : WORST 2.282 2.282 2.282 2.282;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SignA; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      SIGNA_REG    : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG0      : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.280 -0.280 -0.280 -0.280;
    VALUE : WORST -0.374 -0.374 -0.374 -0.374;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SignB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      SIGNB_REG    : 1'b1;
    END_CONFIG
    VALUE : BEST -0.208 -0.208 -0.208 -0.208;
    VALUE : WORST -0.278 -0.278 -0.278 -0.278;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SignB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      SIGNB_REG    : 1'b1;
    END_CONFIG
    VALUE : BEST 0.307 0.307 0.307 0.307;
    VALUE : WORST 0.410 0.410 0.410 0.410;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SignB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      SIGNB_REG    : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST 2.235 2.235 2.235 2.235;
    VALUE : WORST 2.980 2.980 2.980 2.980;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SignB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      SIGNB_REG    : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.239 -0.239 -0.239 -0.239;
    VALUE : WORST -0.319 -0.319 -0.319 -0.319;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SignB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      SIGNB_REG    : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG0      : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST 2.235 2.235 2.235 2.235;
    VALUE : WORST 2.980 2.980 2.980 2.980;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SignB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      SIGNB_REG    : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG0      : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.239 -0.239 -0.239 -0.239;
    VALUE : WORST -0.319 -0.319 -0.319 -0.319;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SignB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      SIGNB_REG    : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST 1.711 1.711 1.711 1.711;
    VALUE : WORST 2.282 2.282 2.282 2.282;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SignB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      SIGNB_REG    : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.280 -0.280 -0.280 -0.280;
    VALUE : WORST -0.374 -0.374 -0.374 -0.374;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : SignB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      SIGNB_REG    : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG0      : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST 1.711 1.711 1.711 1.711;
    VALUE : WORST 2.282 2.282 2.282 2.282;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : SignB; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      SIGNB_REG    : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG0      : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.280 -0.280 -0.280 -0.280;
    VALUE : WORST -0.374 -0.374 -0.374 -0.374;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataInA0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST -0.208 -0.208 -0.208 -0.208;
    VALUE : WORST -0.278 -0.278 -0.278 -0.278;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataInA0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.307 0.307 0.307 0.307;
    VALUE : WORST 0.410 0.410 0.410 0.410;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataInA0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST 2.235 2.235 2.235 2.235;
    VALUE : WORST 2.980 2.980 2.980 2.980;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataInA0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.239 -0.239 -0.239 -0.239;
    VALUE : WORST -0.319 -0.319 -0.319 -0.319;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataInA0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST 1.711 1.711 1.711 1.711;
    VALUE : WORST 2.282 2.282 2.282 2.282;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataInA0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG0 : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.280 -0.280 -0.280 -0.280;
    VALUE : WORST -0.374 -0.374 -0.374 -0.374;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataInA1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST -0.208 -0.208 -0.208 -0.208;
    VALUE : WORST -0.278 -0.278 -0.278 -0.278;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataInA1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.307 0.307 0.307 0.307;
    VALUE : WORST 0.410 0.410 0.410 0.410;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataInA1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG1 : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST 2.235 2.235 2.235 2.235;
    VALUE : WORST 2.980 2.980 2.980 2.980;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataInA1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG1 : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.239 -0.239 -0.239 -0.239;
    VALUE : WORST -0.319 -0.319 -0.319 -0.319;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataInA1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG1 : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST 1.711 1.711 1.711 1.711;
    VALUE : WORST 2.282 2.282 2.282 2.282;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataInA1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTA_INREG1 : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.280 -0.280 -0.280 -0.280;
    VALUE : WORST -0.374 -0.374 -0.374 -0.374;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataInB0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTB_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST -0.208 -0.208 -0.208 -0.208;
    VALUE : WORST -0.278 -0.278 -0.278 -0.278;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataInB0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTB_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.307 0.307 0.307 0.307;
    VALUE : WORST 0.410 0.410 0.410 0.410;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataInB0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTB_INREG0 : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST 2.235 2.235 2.235 2.235;
    VALUE : WORST 2.980 2.980 2.980 2.980;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataInB0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTB_INREG0 : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.239 -0.239 -0.239 -0.239;
    VALUE : WORST -0.319 -0.319 -0.319 -0.319;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataInB0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTB_INREG0 : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST 1.711 1.711 1.711 1.711;
    VALUE : WORST 2.282 2.282 2.282 2.282;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataInB0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTB_INREG0 : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.280 -0.280 -0.280 -0.280;
    VALUE : WORST -0.374 -0.374 -0.374 -0.374;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataInB1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTB_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST -0.208 -0.208 -0.208 -0.208;
    VALUE : WORST -0.278 -0.278 -0.278 -0.278;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataInB1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTB_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST 0.307 0.307 0.307 0.307;
    VALUE : WORST 0.410 0.410 0.410 0.410;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataInB1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTB_INREG1 : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST 2.235 2.235 2.235 2.235;
    VALUE : WORST 2.980 2.980 2.980 2.980;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataInB1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTB_INREG1 : 1'b0;
      MULT_MODE    : 1'b0;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.239 -0.239 -0.239 -0.239;
    VALUE : WORST -0.319 -0.319 -0.319 -0.319;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : Clk; TO : DataInB1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTB_INREG1 : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST 1.711 1.711 1.711 1.711;
    VALUE : WORST 2.282 2.282 2.282 2.282;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : Clk; TO : DataInB1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      PORTB_INREG1 : 1'b0;
      MULT_MODE    : 1'b1;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST -0.280 -0.280 -0.280 -0.280;
    VALUE : WORST -0.374 -0.374 -0.374 -0.374;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : DataOut0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      OUTREG0      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.574 0.574 0.574 0.574;
    VALUE : WORST 0.766 0.766 0.766 0.766;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : DataOut0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      OUTREG0      : 1'b0;
      MULT_MODE    : 1'b0;
      PORTA_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST 1.051 3.028 1.051 3.028;
    VALUE : WORST 1.402 4.038 1.402 4.038;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : DataOut0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      OUTREG0      : 1'b0;
      MULT_MODE    : 1'b0;
      PORTA_INREG0 : 1'b0;
      PORTB_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST 1.051 3.028 1.051 3.028;
    VALUE : WORST 1.402 4.038 1.402 4.038;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : DataOut0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      OUTREG0      : 1'b0;
      MULT_MODE    : 1'b1;
      PORTA_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST 1.093 2.428 1.093 2.428;
    VALUE : WORST 1.458 3.238 1.458 3.238;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : DataOut0; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      OUTREG0      : 1'b0;
      MULT_MODE    : 1'b1;
      PORTA_INREG0 : 1'b0;
      PORTB_INREG0 : 1'b1;
    END_CONFIG
    VALUE : BEST 1.093 2.428 1.093 2.428;
    VALUE : WORST 1.458 3.238 1.458 3.238;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : DataOut1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      OUTREG1      : 1'b1;
    END_CONFIG
    VALUE : BEST 0.574 0.574 0.574 0.574;
    VALUE : WORST 0.766 0.766 0.766 0.766;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : DataOut1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      OUTREG1      : 1'b0;
      MULT_MODE    : 1'b0;
      PORTA_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST 1.051 3.028 1.051 3.028;
    VALUE : WORST 1.402 4.038 1.402 4.038;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : DataOut1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      OUTREG1      : 1'b0;
      MULT_MODE    : 1'b0;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST 1.051 3.028 1.051 3.028;
    VALUE : WORST 1.402 4.038 1.402 4.038;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : DataOut1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      OUTREG1      : 1'b0;
      MULT_MODE    : 1'b1;
      PORTA_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST 1.093 2.428 1.093 2.428;
    VALUE : WORST 1.458 3.238 1.458 3.238;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : Clk; TO : DataOut1; SENSE : FROM_FALLING;
    IsMissing : YES;
    CONFIG
      ClkCFG       : 2'b11;
      OUTREG1      : 1'b0;
      MULT_MODE    : 1'b1;
      PORTA_INREG1 : 1'b0;
      PORTB_INREG1 : 1'b1;
    END_CONFIG
    VALUE : BEST 1.093 2.428 1.093 2.428;
    VALUE : WORST 1.458 3.238 1.458 3.238;
  END_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_multm
// SLICE_INFO
  //TYPE : MULTM;
  CONFIG
    MULT_MODE : 2'bx;
    PORTA_ASYNC : 1'bx;
    PORTB_ASYNC : 1'bx;
    PORTW_ASYNC : 1'bx;
    SIGNA_ASYNC : 1'bx;
    SIGNB_ASYNC : 1'bx;
    SIGNW_ASYNC : 1'bx;
    ADDSUB0_ASYNC : 1'bx;
    ADDSUB1_ASYNC : 1'bx;
    OPMODE_ASYNC : 1'bx;
    MULTA_ASYNC : 1'bx;
    MULTB_ASYNC : 1'bx;
    ACCUA_ASYNC : 1'bx;
    ACCUB_ASYNC : 1'bx;
    OUT0_ASYNC : 1'bx;
    OUT1_ASYNC : 1'bx;
    PORTA0_CLK : 2'bx;
    PORTA1_CLK : 2'bx;
    PORTB0_CLK : 2'bx;
    PORTB1_CLK : 2'bx;
    PORTW0_CLK : 2'bx;
    PORTW1_CLK : 2'bx;
    SIGNA_CLK : 2'bx;
    SIGNB_CLK : 2'bx;
    SIGNW_CLK : 2'bx;
    ADDSUB0_CLK : 2'bx;
    ADDSUB1_CLK : 2'bx;
    OPMODE_CLK : 2'bx;
    MULTA_CLK : 2'bx;
    MULTB_CLK : 2'bx;
    ACCUA_CLK : 2'bx;
    ACCUB_CLK : 2'bx;
    OUT0_CLK : 2'bx;
    OUT1_CLK : 2'bx;
    Clk0CFG : 2'bx;
    Clk1CFG : 2'bx;
  END_CONFIG
  PIN DataInA0
    //TYPE : MULTM_DATAINA0;
    //SIZE : 9;
    //DIR  : input;
  END_PIN
  PIN DataInA1
    //TYPE : MULTM_DATAINA1;
    //SIZE : 9;
    //DIR  : input;
  END_PIN
  PIN DataInB0
    //TYPE : MULTM_DATAINB0;
    //SIZE : 9;
    //DIR  : input;
  END_PIN
  PIN DataInB1
    //TYPE : MULTM_DATAINB1;
    //SIZE : 9;
    //DIR  : input;
  END_PIN
  PIN DataInW0
    //TYPE : MULTM_DATAINW0;
    //SIZE : 9;
    //DIR  : input;
  END_PIN
  PIN DataInW1
    //TYPE : MULTM_DATAINW1;
    //SIZE : 9;
    //DIR  : input;
  END_PIN
  PIN OpMode
    //TYPE : MULTM_OPMODE;
    //SIZE : 2;
    //DIR  : input;
  END_PIN
  PIN OutMode
    //TYPE : MULTM_OUTMODE;
    //SIZE : 2;
    //DIR  : input;
  END_PIN
  PIN SignA
    //TYPE : MULTM_SIGNA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN SignB
    //TYPE : MULTM_SIGNB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN SignW
    //TYPE : MULTM_SIGNW;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN InModeA
    //TYPE : MULTM_INMODEA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN InModeB
    //TYPE : MULTM_INMODEB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN InModeW
    //TYPE : MULTM_INMODEW;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN AddSub0
    //TYPE : MULTM_ADDSUB0;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN AddSub1
    //TYPE : MULTM_ADDSUB1;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Clk0
    //TYPE : MULTM_CLK0;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ClkEn0
    //TYPE : MULTM_CLKEN0;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN AsyncReset0
    //TYPE : MULTM_ASYNCRESET0;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Clk1
    //TYPE : MULTM_CLK1;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ClkEn1
    //TYPE : MULTM_CLKEN1;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN AsyncReset1
    //TYPE : MULTM_ASYNCRESET1;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN DataOut0
    //TYPE : MULTM_DATAOUT0;
    //SIZE : 18;
    //DIR  : output;
  END_PIN
  PIN DataOut1
    //TYPE : MULTM_DATAOUT1;
    //SIZE : 18;
    //DIR  : output;
  END_PIN
  PIN DataCinA0
    //TYPE : MULTM_DATACINA0;
    //SIZE : 9;
    //DIR  : input;
  END_PIN
  PIN DataCinA1
    //TYPE : MULTM_DATACINA1;
    //SIZE : 9;
    //DIR  : input;
  END_PIN
  PIN DataCinB0
    //TYPE : MULTM_DATACINB0;
    //SIZE : 9;
    //DIR  : input;
  END_PIN
  PIN DataCinB1
    //TYPE : MULTM_DATACINB1;
    //SIZE : 9;
    //DIR  : input;
  END_PIN
  PIN DataCinW0
    //TYPE : MULTM_DATACINW0;
    //SIZE : 9;
    //DIR  : input;
  END_PIN
  PIN DataCinW1
    //TYPE : MULTM_DATACINW1;
    //SIZE : 9;
    //DIR  : input;
  END_PIN
  PIN DataCoutA0
    //TYPE : MULTM_DATACOUTA0;
    //SIZE : 9;
    //DIR  : output;
  END_PIN
  PIN DataCoutA1
    //TYPE : MULTM_DATACOUTA1;
    //SIZE : 9;
    //DIR  : output;
  END_PIN
  PIN DataCoutB0
    //TYPE : MULTM_DATACOUTB0;
    //SIZE : 9;
    //DIR  : output;
  END_PIN
  PIN DataCoutB1
    //TYPE : MULTM_DATACOUTB1;
    //SIZE : 9;
    //DIR  : output;
  END_PIN
  PIN DataCoutW0
    //TYPE : MULTM_DATACOUTW0;
    //SIZE : 9;
    //DIR  : output;
  END_PIN
  PIN DataCoutW1
    //TYPE : MULTM_DATACOUTW1;
    //SIZE : 9;
    //DIR  : output;
  END_PIN
  PIN DataOutCin0
    //TYPE : MULTM_DATAOUTCIN0;
    //SIZE : 36;
    //DIR  : input;
  END_PIN
  PIN DataOutCin1
    //TYPE : MULTM_DATAOUTCIN1;
    //SIZE : 36;
    //DIR  : input;
  END_PIN
  PIN DataOutCout0
    //TYPE : MULTM_DATAOUTCOUT0;
    //SIZE : 36;
    //DIR  : output;
  END_PIN
  PIN DataOutCout1
    //TYPE : MULTM_DATAOUTCOUT1;
    //SIZE : 36;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_i2c
// SLICE_INFO
  //TYPE : I2C;
  CONFIG
    SLOT_ID : 4'bx;
    ClkCFG : 2'bx;
  END_CONFIG
  PIN Clk
    //TYPE : I2C_CLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Rst
    //TYPE : I2C_RST;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Strobe
    //TYPE : I2C_STROBE;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN WrRdn
    //TYPE : I2C_WRRDN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Address
    //TYPE : I2C_ADDRESS;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN DataIn
    //TYPE : I2C_DATAIN;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN Scli
    //TYPE : I2C_SCLI;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Sdai
    //TYPE : I2C_SDAI;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Ack
    //TYPE : I2C_ACK;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN Irq
    //TYPE : I2C_IRQ;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN Wakeup
    //TYPE : I2C_WAKEUP;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN Sclo
    //TYPE : I2C_SCLO;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN Sdao
    //TYPE : I2C_SDAO;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN DataOut
    //TYPE : I2C_DATAOUT;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_spi
// SLICE_INFO
  //TYPE : SPI;
  CONFIG
    SLOT_ID : 4'bx;
    ClkCFG : 2'bx;
  END_CONFIG
  PIN Clk
    //TYPE : SPI_CLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Rst
    //TYPE : SPI_RST;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Strobe
    //TYPE : SPI_STROBE;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN WrRdn
    //TYPE : SPI_WRRDN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Address
    //TYPE : SPI_ADDRESS;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN DataIn
    //TYPE : SPI_DATAIN;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN Mi
    //TYPE : SPI_MI;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Si
    //TYPE : SPI_SI;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Scki
    //TYPE : SPI_SCKI;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Csi
    //TYPE : SPI_CSI;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN Ack
    //TYPE : SPI_ACK;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN Irq
    //TYPE : SPI_IRQ;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN Wakeup
    //TYPE : SPI_WAKEUP;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN DataOut
    //TYPE : SPI_DATAOUT;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN So
    //TYPE : SPI_SO;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN Soe
    //TYPE : SPI_SOE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN Mo
    //TYPE : SPI_MO;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN Moe
    //TYPE : SPI_MOE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN Scko
    //TYPE : SPI_SCKO;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN Sckoe
    //TYPE : SPI_SCKOE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN Cso
    //TYPE : SPI_CSO;
    //SIZE : 4;
    //DIR  : output;
  END_PIN
  PIN Csoe
    //TYPE : SPI_CSOE;
    //SIZE : 4;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_gclksel
// SLICE_INFO
  //TYPE : GCLKSEL;
  CONFIG
  END_CONFIG
  PIN clkin
    //TYPE : GCLKSEL_CLKIN;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN select
    //TYPE : GCLKSEL_SELECT;
    //SIZE : 2;
    //DIR  : input;
  END_PIN
  PIN clkout
    //TYPE : GCLKSEL_CLKOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
  TIMING
    TYPE: CELL; FROM : clkin; TO : clkout; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : select; TO : clkout; SENSE : NONUNATE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_gclkgen
// SLICE_INFO
  //TYPE : GCLKGEN;
  CONFIG
    CFG_ENA_REG_MODE : 1'bx;
  END_CONFIG
  PIN clkin
    //TYPE : GCLKGEN_CLKIN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ena
    //TYPE : GCLKGEN_ENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout
    //TYPE : GCLKGEN_CLKOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
  TIMING
    TYPE: CELL; FROM : clkin; TO : clkout; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_gclkgen0
// SLICE_INFO
  //TYPE : GCLKGEN0;
  CONFIG
  END_CONFIG
  PIN clkin
    //TYPE : GCLKGEN0_CLKIN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ena
    //TYPE : GCLKGEN0_ENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout
    //TYPE : GCLKGEN0_CLKOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_gclkgen2
// SLICE_INFO
  //TYPE : GCLKGEN2;
  CONFIG
  END_CONFIG
  PIN clkin
    //TYPE : GCLKGEN2_CLKIN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ena
    //TYPE : GCLKGEN2_ENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN mode
    //TYPE : GCLKGEN2_MODE;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout
    //TYPE : GCLKGEN2_CLKOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
  TIMING
    TYPE: CELL; FROM : clkin; TO : clkout; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.150 0.150 0.150 0.150;
    VALUE : WORST 0.200 0.200 0.200 0.200;
  END_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_dpclkdel
// SLICE_INFO
  //TYPE : DPCLKDEL;
  CONFIG
    DPCLK_DELAY : 4'bx;
  END_CONFIG
  PIN clkin
    //TYPE : DPCLKDEL_CLKIN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkout
    //TYPE : DPCLKDEL_CLKOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
  TIMING
    TYPE: CELL; FROM : clkin; TO : clkout; SENSE : POSEDGE;
    CONFIG
      DPCLK_DELAY  : 4'b0000;
    END_CONFIG
    VALUE : BEST 0.461 0.461 0.438 0.438;
    VALUE : WORST 0.545 0.545 0.512 0.512;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkin; TO : clkout; SENSE : POSEDGE;
    CONFIG
      DPCLK_DELAY  : 4'b0001;
    END_CONFIG
    VALUE : BEST 0.552 0.552 0.522 0.522;
    VALUE : WORST 0.660 0.660 0.621 0.621;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkin; TO : clkout; SENSE : POSEDGE;
    CONFIG
      DPCLK_DELAY  : 4'b0010;
    END_CONFIG
    VALUE : BEST 0.636 0.636 0.604 0.604;
    VALUE : WORST 0.772 0.772 0.730 0.730;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkin; TO : clkout; SENSE : POSEDGE;
    CONFIG
      DPCLK_DELAY  : 4'b0011;
    END_CONFIG
    VALUE : BEST 0.728 0.728 0.700 0.700;
    VALUE : WORST 0.890 0.890 0.851 0.851;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkin; TO : clkout; SENSE : POSEDGE;
    CONFIG
      DPCLK_DELAY  : 4'b0100;
    END_CONFIG
    VALUE : BEST 0.810 0.810 0.782 0.782;
    VALUE : WORST 0.998 0.998 0.958 0.958;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkin; TO : clkout; SENSE : POSEDGE;
    CONFIG
      DPCLK_DELAY  : 4'b0101;
    END_CONFIG
    VALUE : BEST 0.893 0.893 0.863 0.863;
    VALUE : WORST 1.105 1.105 1.067 1.067;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkin; TO : clkout; SENSE : POSEDGE;
    CONFIG
      DPCLK_DELAY  : 4'b0110;
    END_CONFIG
    VALUE : BEST 0.979 0.979 0.945 0.945;
    VALUE : WORST 1.215 1.215 1.176 1.176;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkin; TO : clkout; SENSE : POSEDGE;
    CONFIG
      DPCLK_DELAY  : 4'b0111;
    END_CONFIG
    VALUE : BEST 1.060 1.060 1.029 1.029;
    VALUE : WORST 1.321 1.321 1.281 1.281;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkin; TO : clkout; SENSE : POSEDGE;
    CONFIG
      DPCLK_DELAY  : 4'b1000;
    END_CONFIG
    VALUE : BEST 1.145 1.145 1.117 1.117;
    VALUE : WORST 1.435 1.435 1.395 1.395;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkin; TO : clkout; SENSE : POSEDGE;
    CONFIG
      DPCLK_DELAY  : 4'b1001;
    END_CONFIG
    VALUE : BEST 1.231 1.231 1.198 1.198;
    VALUE : WORST 1.540 1.540 1.507 1.507;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkin; TO : clkout; SENSE : POSEDGE;
    CONFIG
      DPCLK_DELAY  : 4'b1010;
    END_CONFIG
    VALUE : BEST 1.313 1.313 1.285 1.285;
    VALUE : WORST 1.655 1.655 1.612 1.612;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : clkin; TO : clkout; SENSE : POSEDGE;
    CONFIG
      DPCLK_DELAY  : 4'b1011;
    END_CONFIG
    VALUE : BEST 1.399 1.399 1.404 1.404;
    VALUE : WORST 1.762 1.762 1.771 1.771;
  END_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_gclksw
// SLICE_INFO
  //TYPE : GCLKSW;
  CONFIG
  END_CONFIG
  PIN resetn
    //TYPE : GCLKSW_RESETN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkin0
    //TYPE : GCLKSW_CLKIN0;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkin1
    //TYPE : GCLKSW_CLKIN1;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkin2
    //TYPE : GCLKSW_CLKIN2;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN clkin3
    //TYPE : GCLKSW_CLKIN3;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN select
    //TYPE : GCLKSW_SELECT;
    //SIZE : 2;
    //DIR  : input;
  END_PIN
  PIN clkout
    //TYPE : GCLKSW_CLKOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_adc
// SLICE_INFO
  //TYPE : ADC;
  CONFIG
    sclkCFG : 2'bx;
  END_CONFIG
  PIN enb
    //TYPE : ADC_ENB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN sclk
    //TYPE : ADC_SCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN insel
    //TYPE : ADC_INSEL;
    //SIZE : 5;
    //DIR  : input;
  END_PIN
  PIN stop
    //TYPE : ADC_STOP;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN db
    //TYPE : ADC_DB;
    //SIZE : 12;
    //DIR  : output;
  END_PIN
  PIN eoc
    //TYPE : ADC_EOC;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_dac
// SLICE_INFO
  //TYPE : DAC;
  CONFIG
  END_CONFIG
  PIN enb
    //TYPE : DAC_ENB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN bufenb
    //TYPE : DAC_BUFENB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN din
    //TYPE : DAC_DIN;
    //SIZE : 10;
    //DIR  : input;
  END_PIN
  PIN stop
    //TYPE : DAC_STOP;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_cmp
// SLICE_INFO
  //TYPE : CMP;
  CONFIG
  END_CONFIG
  PIN enb1
    //TYPE : CMP_ENB1;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN enb2
    //TYPE : CMP_ENB2;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN imsel1
    //TYPE : CMP_IMSEL1;
    //SIZE : 3;
    //DIR  : input;
  END_PIN
  PIN imsel2
    //TYPE : CMP_IMSEL2;
    //SIZE : 3;
    //DIR  : input;
  END_PIN
  PIN ipsel1
    //TYPE : CMP_IPSEL1;
    //SIZE : 2;
    //DIR  : input;
  END_PIN
  PIN ipsel2
    //TYPE : CMP_IPSEL2;
    //SIZE : 2;
    //DIR  : input;
  END_PIN
  PIN hyst1
    //TYPE : CMP_HYST1;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN hyst2
    //TYPE : CMP_HYST2;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN mode1
    //TYPE : CMP_MODE1;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN mode2
    //TYPE : CMP_MODE2;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN stop
    //TYPE : CMP_STOP;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN out1
    //TYPE : CMP_OUT1;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN out2
    //TYPE : CMP_OUT2;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_mipi_clk
// SLICE_INFO
  //TYPE : MIPI_CLK;
  CONFIG
  END_CONFIG
  PIN tx_hs_ckclk
    //TYPE : MIPI_CLK_TX_HS_CKCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN tx_hs_daclk
    //TYPE : MIPI_CLK_TX_HS_DACLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN tx_hs_daclkdiv4
    //TYPE : MIPI_CLK_TX_HS_DACLKDIV4;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_ufm
// SLICE_INFO
  //TYPE : UFM;
  CONFIG
  END_CONFIG
  PIN i_ufm_set
    //TYPE : UFM_I_UFM_SET;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN i_program
    //TYPE : UFM_I_PROGRAM;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN i_erase
    //TYPE : UFM_I_ERASE;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN i_osc_ena
    //TYPE : UFM_I_OSC_ENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN i_arclk
    //TYPE : UFM_I_ARCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN i_arshift
    //TYPE : UFM_I_ARSHIFT;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN i_ardin
    //TYPE : UFM_I_ARDIN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN i_drdin
    //TYPE : UFM_I_DRDIN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN i_drclk
    //TYPE : UFM_I_DRCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN i_drshift
    //TYPE : UFM_I_DRSHIFT;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN i_tdo_u
    //TYPE : UFM_I_TDO_U;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN o_tdi_u
    //TYPE : UFM_O_TDI_U;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN o_tms_u
    //TYPE : UFM_O_TMS_U;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN o_tck_u
    //TYPE : UFM_O_TCK_U;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN o_shift_u
    //TYPE : UFM_O_SHIFT_U;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN o_update_u
    //TYPE : UFM_O_UPDATE_U;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN o_runidle_u
    //TYPE : UFM_O_RUNIDLE_U;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN o_rtp_busy
    //TYPE : UFM_O_RTP_BUSY;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN o_ufm_busy
    //TYPE : UFM_O_UFM_BUSY;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN o_osc
    //TYPE : UFM_O_OSC;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN o_drdout
    //TYPE : UFM_O_DRDOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN o_user1_valid
    //TYPE : UFM_O_USER1_VALID;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN o_user0_valid
    //TYPE : UFM_O_USER0_VALID;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_ufms
// SLICE_INFO
  //TYPE : UFMS;
  CONFIG
  END_CONFIG
  PIN i_ufm_set
    //TYPE : UFMS_I_UFM_SET;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN i_osc_ena
    //TYPE : UFMS_I_OSC_ENA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN i_ufm_flash_csn
    //TYPE : UFMS_I_UFM_FLASH_CSN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN i_ufm_flash_sclk
    //TYPE : UFMS_I_UFM_FLASH_SCLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN i_ufm_flash_sdi
    //TYPE : UFMS_I_UFM_FLASH_SDI;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN o_osc
    //TYPE : UFMS_O_OSC;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN o_ufm_flash_sdo
    //TYPE : UFMS_O_UFM_FLASH_SDO;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_boot
// SLICE_INFO
  //TYPE : BOOT;
  CONFIG
  END_CONFIG
  PIN i_boot
    //TYPE : BOOT_I_BOOT;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN im_vector_sel
    //TYPE : BOOT_IM_VECTOR_SEL;
    //SIZE : 2;
    //DIR  : input;
  END_PIN
  PIN i_osc_enb
    //TYPE : BOOT_I_OSC_ENB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN o_osc
    //TYPE : BOOT_O_OSC;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_osc
// SLICE_INFO
  //TYPE : OSC;
  CONFIG
  END_CONFIG
  PIN i_osc_enb
    //TYPE : OSC_I_OSC_ENB;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN o_osc
    //TYPE : OSC_O_OSC;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_remote
// SLICE_INFO
  //TYPE : REMOTE;
  CONFIG
  END_CONFIG
  PIN clk
    //TYPE : REMOTE_CLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN shift
    //TYPE : REMOTE_SHIFT;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN update
    //TYPE : REMOTE_UPDATE;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN din
    //TYPE : REMOTE_DIN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN reconfig
    //TYPE : REMOTE_RECONFIG;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN dout
    //TYPE : REMOTE_DOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_ufml
// SLICE_INFO
  //TYPE : UFML;
  CONFIG
  END_CONFIG
  PIN ufm_csn
    //TYPE : UFML_UFM_CSN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ufm_sck
    //TYPE : UFML_UFM_SCK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ufm_sdi
    //TYPE : UFML_UFM_SDI;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ufm_sdo
    //TYPE : UFML_UFM_SDO;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_irda
// SLICE_INFO
  //TYPE : IRDA;
  CONFIG
    CFG_IRIP_EN : 1'b0;
    CLK_SEL_SYS : 1'b0;
    CLK_DIV_CMP_SYS : 3'b0;
    CLK_DIV_SYS : 3'b0;
    PU_HYSTER_SYS : 1'b0;
    REG_BYPASS_SYS : 1'b0;
    OUTPUT_SEL_SYS : 1'b0;
    CAL_READY_REG_SYS : 1'b0;
    CAL_READY_DR_SYS : 1'b0;
    CAL_TIME_SYS : 2'b0;
    CAL_DELAY_SYS : 2'b0;
    CAL_SPEED_SYS : 2'b0;
    DC_ACC_GAIN_SYS : 3'b0;
    BYPASS_DC_CALC_SYS : 1'b0;
    DC_TIME_SEL_SYS : 3'b0;
    REG_VBIT_SYS : 2'b0;
    RX_CAL_BIT_SYS : 8'b0;
    RX_CAL_BIT_DR_SYS : 1'b0;
    RX_DC_POLARITY_SYS : 1'b0;
    RX_CAL_POLARITY_SYS : 1'b0;
    DC_GAIN_SYS : 5'b0;
    DAC_GAIN_SYS : 2'b0;
    DAC_RANGE_SYS : 2'b0;
    PGA_CAP_BIT_SYS : 4'b0;
    PGA_CAP_EN_SYS : 1'b0;
    PGA_CAL_MODE_SYS : 1'b0;
    PGA_GAIN2_SYS : 2'b0;
    PGA_GAIN_SYS : 3'b0;
    DIFF_EN_SYS : 1'b0;
    TIA_GAIN_SYS : 2'b0;
    BG_SEL_SYS : 1'b0;
  END_CONFIG
  PIN ir_clk
    //TYPE : IRDA_IR_CLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ir_reset
    //TYPE : IRDA_IR_RESET;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN cal_en
    //TYPE : IRDA_CAL_EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN pu_ivref
    //TYPE : IRDA_PU_IVREF;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN pu_pga
    //TYPE : IRDA_PU_PGA;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN pu_dac
    //TYPE : IRDA_PU_DAC;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN tia_reset
    //TYPE : IRDA_TIA_RESET;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN vip
    //TYPE : IRDA_VIP;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN vin
    //TYPE : IRDA_VIN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN irx_data
    //TYPE : IRDA_IRX_DATA;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN cal_ready
    //TYPE : IRDA_CAL_READY;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN dac_cal_reg
    //TYPE : IRDA_DAC_CAL_REG;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_mcu
// SLICE_INFO
  //TYPE : MCU;
  CONFIG
    FLASH_BIAS : 24'b0;
    CLKCFG : 2'bx;
  END_CONFIG
  PIN CLK
    //TYPE : MCU_CLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN JTCK
    //TYPE : MCU_JTCK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN POR_n
    //TYPE : MCU_POR_N;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN EXT_CPU_RST_n
    //TYPE : MCU_EXT_CPU_RST_N;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN JTRST_n
    //TYPE : MCU_JTRST_N;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN UART_RXD
    //TYPE : MCU_UART_RXD;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN UART_CTS_n
    //TYPE : MCU_UART_CTS_N;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN JTDI
    //TYPE : MCU_JTDI;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN JTMS
    //TYPE : MCU_JTMS;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN EXT_RAM_EN
    //TYPE : MCU_EXT_RAM_EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN EXT_RAM_WR
    //TYPE : MCU_EXT_RAM_WR;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN EXT_RAM_ADDR
    //TYPE : MCU_EXT_RAM_ADDR;
    //SIZE : 14;
    //DIR  : input;
  END_PIN
  PIN EXT_RAM_BYTE_EN
    //TYPE : MCU_EXT_RAM_BYTE_EN;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN EXT_RAM_WDATA
    //TYPE : MCU_EXT_RAM_WDATA;
    //SIZE : 32;
    //DIR  : input;
  END_PIN
  PIN HRESP_EXT
    //TYPE : MCU_HRESP_EXT;
    //SIZE : 2;
    //DIR  : input;
  END_PIN
  PIN HREADY_OUT_EXT
    //TYPE : MCU_HREADY_OUT_EXT;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN HRDATA_EXT
    //TYPE : MCU_HRDATA_EXT;
    //SIZE : 32;
    //DIR  : input;
  END_PIN
  PIN HTRANS_EXT
    //TYPE : MCU_HTRANS_EXT;
    //SIZE : 2;
    //DIR  : output;
  END_PIN
  PIN HADDR_EXT
    //TYPE : MCU_HADDR_EXT;
    //SIZE : 32;
    //DIR  : output;
  END_PIN
  PIN HWRITE_EXT
    //TYPE : MCU_HWRITE_EXT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN HSEL_EXT
    //TYPE : MCU_HSEL_EXT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN HWDATA_EXT
    //TYPE : MCU_HWDATA_EXT;
    //SIZE : 32;
    //DIR  : output;
  END_PIN
  PIN HSIZE_EXT
    //TYPE : MCU_HSIZE_EXT;
    //SIZE : 3;
    //DIR  : output;
  END_PIN
  PIN HREADY_IN_EXT
    //TYPE : MCU_HREADY_IN_EXT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN FLASH_SCK
    //TYPE : MCU_FLASH_SCK;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN FLASH_CS_n
    //TYPE : MCU_FLASH_CS_N;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN UART_TXD
    //TYPE : MCU_UART_TXD;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN UART_RTS_n
    //TYPE : MCU_UART_RTS_N;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN JTDO
    //TYPE : MCU_JTDO;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN EXT_RAM_RDATA
    //TYPE : MCU_EXT_RAM_RDATA;
    //SIZE : 32;
    //DIR  : output;
  END_PIN
  PIN FLASH_IO0_SI
    //TYPE : MCU_FLASH_IO0_SI;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN FLASH_IO1_SO
    //TYPE : MCU_FLASH_IO1_SO;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN FLASH_IO2_WPn
    //TYPE : MCU_FLASH_IO2_WPN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN FLASH_IO3_HOLDn
    //TYPE : MCU_FLASH_IO3_HOLDN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN FLASH_IO0_SI_i
    //TYPE : MCU_FLASH_IO0_SI_I;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN FLASH_IO1_SO_i
    //TYPE : MCU_FLASH_IO1_SO_I;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN FLASH_IO2_WPn_i
    //TYPE : MCU_FLASH_IO2_WPN_I;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN FLASH_IO3_HOLDn_i
    //TYPE : MCU_FLASH_IO3_HOLDN_I;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN FLASH_SI_OE
    //TYPE : MCU_FLASH_SI_OE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN FLASH_SO_OE
    //TYPE : MCU_FLASH_SO_OE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN WPn_IO2_OE
    //TYPE : MCU_WPN_IO2_OE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN HOLDn_IO3_OE
    //TYPE : MCU_HOLDN_IO3_OE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN GPIO0_I
    //TYPE : MCU_GPIO0_I;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN GPIO1_I
    //TYPE : MCU_GPIO1_I;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN GPIO2_I
    //TYPE : MCU_GPIO2_I;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN GPIO0_O
    //TYPE : MCU_GPIO0_O;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN GPIO1_O
    //TYPE : MCU_GPIO1_O;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN GPIO2_O
    //TYPE : MCU_GPIO2_O;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN nGPEN0
    //TYPE : MCU_NGPEN0;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN nGPEN1
    //TYPE : MCU_NGPEN1;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN nGPEN2
    //TYPE : MCU_NGPEN2;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_mcu_m3
// SLICE_INFO
  //TYPE : MCU_M3;
  CONFIG
    FLASH_BIAS : 24'b0;
    CLK_FREQ : 8'b0;
    BOOT_DELAY : 1'b0;
    CLKCFG : 2'bx;
  END_CONFIG
  PIN CLK
    //TYPE : MCU_M3_CLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN JTCK
    //TYPE : MCU_M3_JTCK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN POR_n
    //TYPE : MCU_M3_POR_N;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN EXT_CPU_RST_n
    //TYPE : MCU_M3_EXT_CPU_RST_N;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN JTRST_n
    //TYPE : MCU_M3_JTRST_N;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN UART_RXD
    //TYPE : MCU_M3_UART_RXD;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN UART_CTS_n
    //TYPE : MCU_M3_UART_CTS_N;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN JTDI
    //TYPE : MCU_M3_JTDI;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN JTMS
    //TYPE : MCU_M3_JTMS;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN SWDO
    //TYPE : MCU_M3_SWDO;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN SWDOEN
    //TYPE : MCU_M3_SWDOEN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN EXT_RAM_EN
    //TYPE : MCU_M3_EXT_RAM_EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN EXT_RAM_WR
    //TYPE : MCU_M3_EXT_RAM_WR;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN EXT_RAM_ADDR
    //TYPE : MCU_M3_EXT_RAM_ADDR;
    //SIZE : 15;
    //DIR  : input;
  END_PIN
  PIN EXT_RAM_BYTE_EN
    //TYPE : MCU_M3_EXT_RAM_BYTE_EN;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN EXT_RAM_WDATA
    //TYPE : MCU_M3_EXT_RAM_WDATA;
    //SIZE : 32;
    //DIR  : input;
  END_PIN
  PIN HRESP_EXT
    //TYPE : MCU_M3_HRESP_EXT;
    //SIZE : 2;
    //DIR  : input;
  END_PIN
  PIN HREADY_OUT_EXT
    //TYPE : MCU_M3_HREADY_OUT_EXT;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN HRDATA_EXT
    //TYPE : MCU_M3_HRDATA_EXT;
    //SIZE : 32;
    //DIR  : input;
  END_PIN
  PIN HTRANS_EXT
    //TYPE : MCU_M3_HTRANS_EXT;
    //SIZE : 2;
    //DIR  : output;
  END_PIN
  PIN HADDR_EXT
    //TYPE : MCU_M3_HADDR_EXT;
    //SIZE : 32;
    //DIR  : output;
  END_PIN
  PIN HWRITE_EXT
    //TYPE : MCU_M3_HWRITE_EXT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN HSEL_EXT
    //TYPE : MCU_M3_HSEL_EXT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN HWDATA_EXT
    //TYPE : MCU_M3_HWDATA_EXT;
    //SIZE : 32;
    //DIR  : output;
  END_PIN
  PIN HSIZE_EXT
    //TYPE : MCU_M3_HSIZE_EXT;
    //SIZE : 3;
    //DIR  : output;
  END_PIN
  PIN HREADY_IN_EXT
    //TYPE : MCU_M3_HREADY_IN_EXT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN HRESP_EXTM
    //TYPE : MCU_M3_HRESP_EXTM;
    //SIZE : 2;
    //DIR  : output;
  END_PIN
  PIN HREADY_OUT_EXTM
    //TYPE : MCU_M3_HREADY_OUT_EXTM;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN HRDATA_EXTM
    //TYPE : MCU_M3_HRDATA_EXTM;
    //SIZE : 32;
    //DIR  : output;
  END_PIN
  PIN HTRANS_EXTM
    //TYPE : MCU_M3_HTRANS_EXTM;
    //SIZE : 2;
    //DIR  : input;
  END_PIN
  PIN HADDR_EXTM
    //TYPE : MCU_M3_HADDR_EXTM;
    //SIZE : 32;
    //DIR  : input;
  END_PIN
  PIN HWRITE_EXTM
    //TYPE : MCU_M3_HWRITE_EXTM;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN HSEL_EXTM
    //TYPE : MCU_M3_HSEL_EXTM;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN HWDATA_EXTM
    //TYPE : MCU_M3_HWDATA_EXTM;
    //SIZE : 32;
    //DIR  : input;
  END_PIN
  PIN HSIZE_EXTM
    //TYPE : MCU_M3_HSIZE_EXTM;
    //SIZE : 3;
    //DIR  : input;
  END_PIN
  PIN HREADY_IN_EXTM
    //TYPE : MCU_M3_HREADY_IN_EXTM;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN HBURSTM
    //TYPE : MCU_M3_HBURSTM;
    //SIZE : 3;
    //DIR  : input;
  END_PIN
  PIN HPROTM
    //TYPE : MCU_M3_HPROTM;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN FLASH_SCK
    //TYPE : MCU_M3_FLASH_SCK;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN FLASH_CS_n
    //TYPE : MCU_M3_FLASH_CS_N;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN UART_TXD
    //TYPE : MCU_M3_UART_TXD;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN UART_RTS_n
    //TYPE : MCU_M3_UART_RTS_N;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN JTDO
    //TYPE : MCU_M3_JTDO;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN EXT_RAM_RDATA
    //TYPE : MCU_M3_EXT_RAM_RDATA;
    //SIZE : 32;
    //DIR  : output;
  END_PIN
  PIN FLASH_IO0_SI
    //TYPE : MCU_M3_FLASH_IO0_SI;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN FLASH_IO1_SO
    //TYPE : MCU_M3_FLASH_IO1_SO;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN FLASH_IO2_WPn
    //TYPE : MCU_M3_FLASH_IO2_WPN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN FLASH_IO3_HOLDn
    //TYPE : MCU_M3_FLASH_IO3_HOLDN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN FLASH_IO0_SI_i
    //TYPE : MCU_M3_FLASH_IO0_SI_I;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN FLASH_IO1_SO_i
    //TYPE : MCU_M3_FLASH_IO1_SO_I;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN FLASH_IO2_WPn_i
    //TYPE : MCU_M3_FLASH_IO2_WPN_I;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN FLASH_IO3_HOLDn_i
    //TYPE : MCU_M3_FLASH_IO3_HOLDN_I;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN FLASH_SI_OE
    //TYPE : MCU_M3_FLASH_SI_OE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN FLASH_SO_OE
    //TYPE : MCU_M3_FLASH_SO_OE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN WPn_IO2_OE
    //TYPE : MCU_M3_WPN_IO2_OE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN HOLDn_IO3_OE
    //TYPE : MCU_M3_HOLDN_IO3_OE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN GPIO0_I
    //TYPE : MCU_M3_GPIO0_I;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN GPIO1_I
    //TYPE : MCU_M3_GPIO1_I;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN GPIO2_I
    //TYPE : MCU_M3_GPIO2_I;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN GPIO0_O
    //TYPE : MCU_M3_GPIO0_O;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN GPIO1_O
    //TYPE : MCU_M3_GPIO1_O;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN GPIO2_O
    //TYPE : MCU_M3_GPIO2_O;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN nGPEN0
    //TYPE : MCU_M3_NGPEN0;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN nGPEN1
    //TYPE : MCU_M3_NGPEN1;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN nGPEN2
    //TYPE : MCU_M3_NGPEN2;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
  TIMING
    TYPE: SETUP; FROM : CLK; TO : EXT_RAM_WR; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.369 1.369 1.369 1.369;
    VALUE : WORST 1.890 1.890 1.890 1.890;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : CLK; TO : EXT_RAM_WR; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.394 -0.394 -0.394 -0.394;
    VALUE : WORST -0.266 -0.266 -0.266 -0.266;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : CLK; TO : EXT_RAM_EN; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.973 1.973 1.973 1.973;
    VALUE : WORST 2.627 2.627 2.627 2.627;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : CLK; TO : EXT_RAM_EN; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.127 0.127 0.127 0.127;
    VALUE : WORST 0.371 0.371 0.371 0.371;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : CLK; TO : EXT_RAM_ADDR; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.973 1.973 1.973 1.973;
    VALUE : WORST 2.627 2.627 2.627 2.627;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : CLK; TO : EXT_RAM_ADDR; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.173 0.173 0.173 0.173;
    VALUE : WORST 0.427 0.427 0.427 0.427;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : CLK; TO : EXT_RAM_BYTE_EN; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.117 1.117 1.117 1.117;
    VALUE : WORST 1.582 1.582 1.582 1.582;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : CLK; TO : EXT_RAM_BYTE_EN; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.114 -0.114 -0.114 -0.114;
    VALUE : WORST 0.075 0.075 0.075 0.075;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : CLK; TO : EXT_RAM_WDATA; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.605 0.605 0.605 0.605;
    VALUE : WORST 0.955 0.955 0.955 0.955;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : CLK; TO : EXT_RAM_WDATA; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.173 0.173 0.173 0.173;
    VALUE : WORST 0.427 0.427 0.427 0.427;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : CLK; TO : HRDATA_EXT; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.558 1.558 1.558 1.558;
    VALUE : WORST 2.120 2.120 2.120 2.120;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : CLK; TO : HRDATA_EXT; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.250 -0.250 -0.250 -0.250;
    VALUE : WORST -0.090 -0.090 -0.090 -0.090;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : CLK; TO : HRESP_EXT; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.855 1.855 1.855 1.855;
    VALUE : WORST 2.483 2.483 2.483 2.483;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : CLK; TO : HRESP_EXT; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.610 -0.610 -0.610 -0.610;
    VALUE : WORST -0.530 -0.530 -0.530 -0.530;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : CLK; TO : HREADY_OUT_EXT; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.676 1.676 1.676 1.676;
    VALUE : WORST 2.264 2.264 2.264 2.264;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : CLK; TO : HREADY_OUT_EXT; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST -0.303 -0.303 -0.303 -0.303;
    VALUE : WORST -0.155 -0.155 -0.155 -0.155;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : CLK; TO : HTRANS_EXTM; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.522 1.522 1.522 1.522;
    VALUE : WORST 2.077 2.077 2.077 2.077;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : CLK; TO : HTRANS_EXTM; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.236 0.236 0.236 0.236;
    VALUE : WORST 0.504 0.504 0.504 0.504;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : CLK; TO : HADDR_EXTM; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.874 1.874 1.874 1.874;
    VALUE : WORST 2.506 2.506 2.506 2.506;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : CLK; TO : HADDR_EXTM; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.299 0.299 0.299 0.299;
    VALUE : WORST 0.581 0.581 0.581 0.581;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : CLK; TO : HWRITE_EXTM; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.639 1.639 1.639 1.639;
    VALUE : WORST 2.220 2.220 2.220 2.220;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : CLK; TO : HWRITE_EXTM; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.200 0.200 0.200 0.200;
    VALUE : WORST 0.460 0.460 0.460 0.460;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : CLK; TO : HSEL_EXTM; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.360 1.360 1.360 1.360;
    VALUE : WORST 1.879 1.879 1.879 1.879;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : CLK; TO : HSEL_EXTM; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.110 0.110 0.110 0.110;
    VALUE : WORST 0.350 0.350 0.350 0.350;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : CLK; TO : HWDATA_EXTM; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.001 1.001 1.001 1.001;
    VALUE : WORST 1.439 1.439 1.439 1.439;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : CLK; TO : HWDATA_EXTM; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.029 0.029 0.029 0.029;
    VALUE : WORST 0.251 0.251 0.251 0.251;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : CLK; TO : HSIZE_EXTM; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.154 1.154 1.154 1.154;
    VALUE : WORST 1.626 1.626 1.626 1.626;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : CLK; TO : HSIZE_EXTM; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.236 0.236 0.236 0.236;
    VALUE : WORST 0.504 0.504 0.504 0.504;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : CLK; TO : HREADY_IN_EXTM; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.767 0.767 0.767 0.767;
    VALUE : WORST 1.153 1.153 1.153 1.153;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : CLK; TO : HREADY_IN_EXTM; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.254 0.254 0.254 0.254;
    VALUE : WORST 0.526 0.526 0.526 0.526;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : CLK; TO : HBURSTM; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.369 1.369 1.369 1.369;
    VALUE : WORST 1.890 1.890 1.890 1.890;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : CLK; TO : HBURSTM; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.227 0.227 0.227 0.227;
    VALUE : WORST 0.493 0.493 0.493 0.493;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : CLK; TO : HPROTM; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.595 0.595 0.595 0.595;
    VALUE : WORST 0.943 0.943 0.943 0.943;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : CLK; TO : HPROTM; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.236 0.236 0.236 0.236;
    VALUE : WORST 0.504 0.504 0.504 0.504;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : CLK; TO : GPIO0_I; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.198 1.198 1.198 1.198;
    VALUE : WORST 1.681 1.681 1.681 1.681;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : CLK; TO : GPIO0_I; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.353 0.353 0.353 0.353;
    VALUE : WORST 0.647 0.647 0.647 0.647;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : CLK; TO : GPIO1_I; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.019 1.019 1.019 1.019;
    VALUE : WORST 1.461 1.461 1.461 1.461;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : CLK; TO : GPIO1_I; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.344 0.344 0.344 0.344;
    VALUE : WORST 0.636 0.636 0.636 0.636;
  END_TIMING
  TIMING
    TYPE: SETUP; FROM : CLK; TO : GPIO2_I; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 1.424 1.424 1.424 1.424;
    VALUE : WORST 1.956 1.956 1.956 1.956;
  END_TIMING
  TIMING
    TYPE: HOLD; FROM : CLK; TO : GPIO2_I; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.353 0.353 0.353 0.353;
    VALUE : WORST 0.647 0.647 0.647 0.647;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : CLK; TO : EXT_RAM_RDATA; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.854 0.854 0.854 0.854;
    VALUE : WORST 3.235 3.235 3.235 3.235;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : CLK; TO : HADDR_EXT; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.781 0.781 0.781 0.781;
    VALUE : WORST 3.257 3.257 3.257 3.257;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : CLK; TO : HTRANS_EXT; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.836 0.836 0.836 0.836;
    VALUE : WORST 3.158 3.158 3.158 3.158;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : CLK; TO : HWDATA_EXT; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.809 0.809 0.809 0.809;
    VALUE : WORST 3.312 3.312 3.312 3.312;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : CLK; TO : HSIZE_EXT; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.827 0.827 0.827 0.827;
    VALUE : WORST 3.246 3.246 3.246 3.246;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : CLK; TO : HREADY_IN_EXT; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.827 0.827 0.827 0.827;
    VALUE : WORST 1.398 1.398 1.398 1.398;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : CLK; TO : HSEL_EXT; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.845 0.845 0.845 0.845;
    VALUE : WORST 3.345 3.345 3.345 3.345;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : CLK; TO : HWRITE_EXT; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.827 0.827 0.827 0.827;
    VALUE : WORST 3.136 3.136 3.136 3.136;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : CLK; TO : HRESP_EXTM; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.683 0.683 0.683 0.683;
    VALUE : WORST 2.090 2.090 2.090 2.090;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : CLK; TO : HREADY_OUT_EXTM; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.629 0.629 0.629 0.629;
    VALUE : WORST 2.597 2.597 2.597 2.597;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : CLK; TO : HRDATA_EXTM; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.763 0.763 0.763 0.763;
    VALUE : WORST 3.455 3.455 3.455 3.455;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : CLK; TO : GPIO0_O; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.836 0.836 0.836 0.836;
    VALUE : WORST 2.058 2.058 2.058 2.058;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : CLK; TO : GPIO1_O; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.799 0.799 0.799 0.799;
    VALUE : WORST 2.080 2.080 2.080 2.080;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : CLK; TO : GPIO2_O; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.727 0.727 0.727 0.727;
    VALUE : WORST 2.179 2.179 2.179 2.179;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : CLK; TO : nGPEN0; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.638 0.638 0.638 0.638;
    VALUE : WORST 1.695 1.695 1.695 1.695;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : CLK; TO : nGPEN1; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.683 0.683 0.683 0.683;
    VALUE : WORST 1.739 1.739 1.739 1.739;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : CLK; TO : nGPEN2; SENSE : FROM_RISING;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.656 0.656 0.656 0.656;
    VALUE : WORST 1.739 1.739 1.739 1.739;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : HRESP_EXT; TO : HRESP_EXTM; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.404 0.404 0.404 0.404;
    VALUE : WORST 0.946 0.946 0.946 0.946;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : HREADY_OUT_EXT; TO : HREADY_OUT_EXTM; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.367 0.367 0.367 0.367;
    VALUE : WORST 0.803 0.803 0.803 0.803;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : HRDATA_EXT; TO : HRDATA_EXTM; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.188 0.188 0.188 0.188;
    VALUE : WORST 0.693 0.693 0.693 0.693;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : HTRANS_EXTM; TO : HTRANS_EXT; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.278 0.278 0.278 0.278;
    VALUE : WORST 0.892 0.892 0.892 0.892;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : HADDR_EXTM; TO : HADDR_EXT; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.250 0.250 0.250 0.250;
    VALUE : WORST 0.935 0.935 0.935 0.935;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : HWRITE_EXTM; TO : HWRITE_EXT; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.331 0.331 0.331 0.331;
    VALUE : WORST 0.749 0.749 0.749 0.749;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : HSEL_EXTM; TO : HSEL_EXT; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.314 0.314 0.314 0.314;
    VALUE : WORST 0.650 0.650 0.650 0.650;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : HWDATA_EXTM; TO : HWDATA_EXT; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.106 0.106 0.106 0.106;
    VALUE : WORST 0.605 0.605 0.605 0.605;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : HSIZE_EXTM; TO : HSIZE_EXT; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.413 0.413 0.413 0.413;
    VALUE : WORST 0.892 0.892 0.892 0.892;
  END_TIMING
  TIMING
    TYPE: CELL; FROM : HREADY_OUT_EXT; TO : HREADY_IN_EXT; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.223 0.223 0.223 0.223;
    VALUE : WORST 0.572 0.572 0.572 0.572;
  END_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_rv32
// SLICE_INFO
  //TYPE : RV32;
  CONFIG
  END_CONFIG
  PIN mem_ahb_hready
    //TYPE : RV32_MEM_AHB_HREADY;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN mem_ahb_hreadyout
    //TYPE : RV32_MEM_AHB_HREADYOUT;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN mem_ahb_htrans
    //TYPE : RV32_MEM_AHB_HTRANS;
    //SIZE : 2;
    //DIR  : output;
  END_PIN
  PIN mem_ahb_hsize
    //TYPE : RV32_MEM_AHB_HSIZE;
    //SIZE : 3;
    //DIR  : output;
  END_PIN
  PIN mem_ahb_hburst
    //TYPE : RV32_MEM_AHB_HBURST;
    //SIZE : 3;
    //DIR  : output;
  END_PIN
  PIN mem_ahb_hwrite
    //TYPE : RV32_MEM_AHB_HWRITE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN mem_ahb_haddr
    //TYPE : RV32_MEM_AHB_HADDR;
    //SIZE : 32;
    //DIR  : output;
  END_PIN
  PIN mem_ahb_hwdata
    //TYPE : RV32_MEM_AHB_HWDATA;
    //SIZE : 32;
    //DIR  : output;
  END_PIN
  PIN mem_ahb_hresp
    //TYPE : RV32_MEM_AHB_HRESP;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN mem_ahb_hrdata
    //TYPE : RV32_MEM_AHB_HRDATA;
    //SIZE : 32;
    //DIR  : input;
  END_PIN
  PIN slave_ahb_hsel
    //TYPE : RV32_SLAVE_AHB_HSEL;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN slave_ahb_hready
    //TYPE : RV32_SLAVE_AHB_HREADY;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN slave_ahb_hreadyout
    //TYPE : RV32_SLAVE_AHB_HREADYOUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN slave_ahb_htrans
    //TYPE : RV32_SLAVE_AHB_HTRANS;
    //SIZE : 2;
    //DIR  : input;
  END_PIN
  PIN slave_ahb_hsize
    //TYPE : RV32_SLAVE_AHB_HSIZE;
    //SIZE : 3;
    //DIR  : input;
  END_PIN
  PIN slave_ahb_hburst
    //TYPE : RV32_SLAVE_AHB_HBURST;
    //SIZE : 3;
    //DIR  : input;
  END_PIN
  PIN slave_ahb_hwrite
    //TYPE : RV32_SLAVE_AHB_HWRITE;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN slave_ahb_haddr
    //TYPE : RV32_SLAVE_AHB_HADDR;
    //SIZE : 32;
    //DIR  : input;
  END_PIN
  PIN slave_ahb_hwdata
    //TYPE : RV32_SLAVE_AHB_HWDATA;
    //SIZE : 32;
    //DIR  : input;
  END_PIN
  PIN slave_ahb_hresp
    //TYPE : RV32_SLAVE_AHB_HRESP;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN slave_ahb_hrdata
    //TYPE : RV32_SLAVE_AHB_HRDATA;
    //SIZE : 32;
    //DIR  : output;
  END_PIN
  PIN gpio0_io_in
    //TYPE : RV32_GPIO0_IO_IN;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN gpio0_io_out_data
    //TYPE : RV32_GPIO0_IO_OUT_DATA;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio0_io_out_en
    //TYPE : RV32_GPIO0_IO_OUT_EN;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio1_io_in
    //TYPE : RV32_GPIO1_IO_IN;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN gpio1_io_out_data
    //TYPE : RV32_GPIO1_IO_OUT_DATA;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio1_io_out_en
    //TYPE : RV32_GPIO1_IO_OUT_EN;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN sys_ctrl_bootLoadn
    //TYPE : RV32_SYS_CTRL_BOOTLOADN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN sys_ctrl_swjConfig
    //TYPE : RV32_SYS_CTRL_SWJCONFIG;
    //SIZE : 5;
    //DIR  : output;
  END_PIN
  PIN sys_ctrl_clkSource
    //TYPE : RV32_SYS_CTRL_CLKSOURCE;
    //SIZE : 2;
    //DIR  : output;
  END_PIN
  PIN sys_ctrl_hseEnable
    //TYPE : RV32_SYS_CTRL_HSEENABLE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN sys_ctrl_hseBypass
    //TYPE : RV32_SYS_CTRL_HSEBYPASS;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN sys_ctrl_hseReady
    //TYPE : RV32_SYS_CTRL_HSEREADY;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN sys_ctrl_pllEnable
    //TYPE : RV32_SYS_CTRL_PLLENABLE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN sys_ctrl_pllReady
    //TYPE : RV32_SYS_CTRL_PLLREADY;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN sys_ctrl_oscFreq
    //TYPE : RV32_SYS_CTRL_OSCFREQ;
    //SIZE : 4;
    //DIR  : output;
  END_PIN
  PIN sys_ctrl_volCtrl
    //TYPE : RV32_SYS_CTRL_VOLCTRL;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN sys_ctrl_iwdgStop
    //TYPE : RV32_SYS_CTRL_IWDGSTOP;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN sys_ctrl_rtcStop
    //TYPE : RV32_SYS_CTRL_RTCSTOP;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN sys_ctrl_sleep
    //TYPE : RV32_SYS_CTRL_SLEEP;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN sys_ctrl_stop
    //TYPE : RV32_SYS_CTRL_STOP;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN sys_ctrl_standby
    //TYPE : RV32_SYS_CTRL_STANDBY;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN gpio2_io_in
    //TYPE : RV32_GPIO2_IO_IN;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN gpio2_io_out_data
    //TYPE : RV32_GPIO2_IO_OUT_DATA;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio2_io_out_en
    //TYPE : RV32_GPIO2_IO_OUT_EN;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio3_io_in
    //TYPE : RV32_GPIO3_IO_IN;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN gpio3_io_out_data
    //TYPE : RV32_GPIO3_IO_OUT_DATA;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio3_io_out_en
    //TYPE : RV32_GPIO3_IO_OUT_EN;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio4_io_in
    //TYPE : RV32_GPIO4_IO_IN;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN gpio4_io_out_data
    //TYPE : RV32_GPIO4_IO_OUT_DATA;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio4_io_out_en
    //TYPE : RV32_GPIO4_IO_OUT_EN;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio5_io_in
    //TYPE : RV32_GPIO5_IO_IN;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN gpio5_io_out_data
    //TYPE : RV32_GPIO5_IO_OUT_DATA;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio5_io_out_en
    //TYPE : RV32_GPIO5_IO_OUT_EN;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio6_io_in
    //TYPE : RV32_GPIO6_IO_IN;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN gpio6_io_out_data
    //TYPE : RV32_GPIO6_IO_OUT_DATA;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio6_io_out_en
    //TYPE : RV32_GPIO6_IO_OUT_EN;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio7_io_in
    //TYPE : RV32_GPIO7_IO_IN;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN gpio7_io_out_data
    //TYPE : RV32_GPIO7_IO_OUT_DATA;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio7_io_out_en
    //TYPE : RV32_GPIO7_IO_OUT_EN;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio8_io_in
    //TYPE : RV32_GPIO8_IO_IN;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN gpio8_io_out_data
    //TYPE : RV32_GPIO8_IO_OUT_DATA;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio8_io_out_en
    //TYPE : RV32_GPIO8_IO_OUT_EN;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio9_io_in
    //TYPE : RV32_GPIO9_IO_IN;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN gpio9_io_out_data
    //TYPE : RV32_GPIO9_IO_OUT_DATA;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN gpio9_io_out_en
    //TYPE : RV32_GPIO9_IO_OUT_EN;
    //SIZE : 8;
    //DIR  : output;
  END_PIN
  PIN boot_mode
    //TYPE : RV32_BOOT_MODE;
    //SIZE : 2;
    //DIR  : input;
  END_PIN
  PIN sys_clk
    //TYPE : RV32_SYS_CLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN sys_resetn
    //TYPE : RV32_SYS_RESETN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN por_resetn
    //TYPE : RV32_POR_RESETN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ext_resetn
    //TYPE : RV32_EXT_RESETN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN resetn_out
    //TYPE : RV32_RESETN_OUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN dmactive
    //TYPE : RV32_DMACTIVE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN boot_cfg_0_UARTRXD
    //TYPE : RV32_BOOT_CFG_0_UARTRXD;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN boot_cfg_0_UARTTXD
    //TYPE : RV32_BOOT_CFG_0_UARTTXD;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN swj_jtag_TRSTn
    //TYPE : RV32_SWJ_JTAG_TRSTN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN swj_jtag_TCK
    //TYPE : RV32_SWJ_JTAG_TCK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN swj_jtag_TMS
    //TYPE : RV32_SWJ_JTAG_TMS;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN swj_jtag_TDI
    //TYPE : RV32_SWJ_JTAG_TDI;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN swj_jtag_TDO_data
    //TYPE : RV32_SWJ_JTAG_TDO_DATA;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN swj_jtag_TDO_driven
    //TYPE : RV32_SWJ_JTAG_TDO_DRIVEN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN swj_SWDO_data
    //TYPE : RV32_SWJ_SWDO_DATA;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN swj_SWDO_driven
    //TYPE : RV32_SWJ_SWDO_DRIVEN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN swj_JTAGNSW
    //TYPE : RV32_SWJ_JTAGNSW;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN swj_JTAGSTATE
    //TYPE : RV32_SWJ_JTAGSTATE;
    //SIZE : 4;
    //DIR  : output;
  END_PIN
  PIN swj_JTAGIR
    //TYPE : RV32_SWJ_JTAGIR;
    //SIZE : 4;
    //DIR  : output;
  END_PIN
  PIN xspi_FLASH_SCK
    //TYPE : RV32_XSPI_FLASH_SCK;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN xspi_FLASH_CSn
    //TYPE : RV32_XSPI_FLASH_CSN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN xspi_FLASH_SI_IO0_in
    //TYPE : RV32_XSPI_FLASH_SI_IO0_IN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN xspi_FLASH_SI_IO0_out_data
    //TYPE : RV32_XSPI_FLASH_SI_IO0_OUT_DATA;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN xspi_FLASH_SI_IO0_out_en
    //TYPE : RV32_XSPI_FLASH_SI_IO0_OUT_EN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN xspi_FLASH_SO_IO1_in
    //TYPE : RV32_XSPI_FLASH_SO_IO1_IN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN xspi_FLASH_SO_IO1_out_data
    //TYPE : RV32_XSPI_FLASH_SO_IO1_OUT_DATA;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN xspi_FLASH_SO_IO1_out_en
    //TYPE : RV32_XSPI_FLASH_SO_IO1_OUT_EN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN xspi_FLASH_WPn_IO2_in
    //TYPE : RV32_XSPI_FLASH_WPN_IO2_IN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN xspi_FLASH_WPn_IO2_out_data
    //TYPE : RV32_XSPI_FLASH_WPN_IO2_OUT_DATA;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN xspi_FLASH_WPn_IO2_out_en
    //TYPE : RV32_XSPI_FLASH_WPN_IO2_OUT_EN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN xspi_FLASH_HOLDn_IO3_in
    //TYPE : RV32_XSPI_FLASH_HOLDN_IO3_IN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN xspi_FLASH_HOLDn_IO3_out_data
    //TYPE : RV32_XSPI_FLASH_HOLDN_IO3_OUT_DATA;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN xspi_FLASH_HOLDn_IO3_out_en
    //TYPE : RV32_XSPI_FLASH_HOLDN_IO3_OUT_EN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN xspi_EXT_FLASH_SCK_I
    //TYPE : RV32_XSPI_EXT_FLASH_SCK_I;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN xspi_EXT_FLASH_SREG
    //TYPE : RV32_XSPI_EXT_FLASH_SREG;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN aon_io_apb_reset
    //TYPE : RV32_AON_IO_APB_RESET;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN aon_io_apb_pwaddr
    //TYPE : RV32_AON_IO_APB_PWADDR;
    //SIZE : 5;
    //DIR  : output;
  END_PIN
  PIN aon_io_apb_pwdata
    //TYPE : RV32_AON_IO_APB_PWDATA;
    //SIZE : 16;
    //DIR  : output;
  END_PIN
  PIN aon_io_apb_pwrite
    //TYPE : RV32_AON_IO_APB_PWRITE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN aon_io_apb_wready
    //TYPE : RV32_AON_IO_APB_WREADY;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN aon_io_apb_praddr
    //TYPE : RV32_AON_IO_APB_PRADDR;
    //SIZE : 5;
    //DIR  : output;
  END_PIN
  PIN aon_io_apb_pread
    //TYPE : RV32_AON_IO_APB_PREAD;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN aon_io_apb_prdata
    //TYPE : RV32_AON_IO_APB_PRDATA;
    //SIZE : 16;
    //DIR  : input;
  END_PIN
  PIN aon_io_rtc_second
    //TYPE : RV32_AON_IO_RTC_SECOND;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN aon_io_rtc_overflow
    //TYPE : RV32_AON_IO_RTC_OVERFLOW;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN aon_io_rtc_alarm
    //TYPE : RV32_AON_IO_RTC_ALARM;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN aon_io_iwdg_rst
    //TYPE : RV32_AON_IO_IWDG_RST;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN ext_int
    //TYPE : RV32_EXT_INT;
    //SIZE : 8;
    //DIR  : input;
  END_PIN
  PIN ext_dma_DMACBREQ
    //TYPE : RV32_EXT_DMA_DMACBREQ;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN ext_dma_DMACLBREQ
    //TYPE : RV32_EXT_DMA_DMACLBREQ;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN ext_dma_DMACSREQ
    //TYPE : RV32_EXT_DMA_DMACSREQ;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN ext_dma_DMACLSREQ
    //TYPE : RV32_EXT_DMA_DMACLSREQ;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN ext_dma_DMACCLR
    //TYPE : RV32_EXT_DMA_DMACCLR;
    //SIZE : 4;
    //DIR  : output;
  END_PIN
  PIN ext_dma_DMACTC
    //TYPE : RV32_EXT_DMA_DMACTC;
    //SIZE : 4;
    //DIR  : output;
  END_PIN
  PIN fcb0_global_initb
    //TYPE : RV32_FCB0_GLOBAL_INITB;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN fcb0_global_cfgdone
    //TYPE : RV32_FCB0_GLOBAL_CFGDONE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN fcb0_global_chip_rstb
    //TYPE : RV32_FCB0_GLOBAL_CHIP_RSTB;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN fcb0_global_devoe
    //TYPE : RV32_FCB0_GLOBAL_DEVOE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN fcb0_global_init_emb
    //TYPE : RV32_FCB0_GLOBAL_INIT_EMB;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN fcb0_global_porb_init
    //TYPE : RV32_FCB0_GLOBAL_PORB_INIT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN fcb0_decoder_cfgaddr
    //TYPE : RV32_FCB0_DECODER_CFGADDR;
    //SIZE : 10;
    //DIR  : output;
  END_PIN
  PIN fcb0_decoder_porb_bl
    //TYPE : RV32_FCB0_DECODER_PORB_BL;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN fcb0_decoder_bleq
    //TYPE : RV32_FCB0_DECODER_BLEQ;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN fcb0_decoder_cread
    //TYPE : RV32_FCB0_DECODER_CREAD;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN fcb0_decoder_cshift
    //TYPE : RV32_FCB0_DECODER_CSHIFT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN fcb0_decoder_cwrite
    //TYPE : RV32_FCB0_DECODER_CWRITE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN fcb0_decoder_cf_clk
    //TYPE : RV32_FCB0_DECODER_CF_CLK;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN fcb0_decoder_wl_porb
    //TYPE : RV32_FCB0_DECODER_WL_PORB;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN fcb0_decoder_wl_ena
    //TYPE : RV32_FCB0_DECODER_WL_ENA;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN fcb0_decoder_bl_ena
    //TYPE : RV32_FCB0_DECODER_BL_ENA;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN fcb0_decoder_bl_cfgin
    //TYPE : RV32_FCB0_DECODER_BL_CFGIN;
    //SIZE : 4;
    //DIR  : output;
  END_PIN
  PIN fcb0_decoder_bl_cfgout
    //TYPE : RV32_FCB0_DECODER_BL_CFGOUT;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN fcb0_chain_shift
    //TYPE : RV32_FCB0_CHAIN_SHIFT;
    //SIZE : 2;
    //DIR  : output;
  END_PIN
  PIN fcb0_chain_shiftin
    //TYPE : RV32_FCB0_CHAIN_SHIFTIN;
    //SIZE : 2;
    //DIR  : output;
  END_PIN
  PIN fcb0_chain_read_en
    //TYPE : RV32_FCB0_CHAIN_READ_EN;
    //SIZE : 2;
    //DIR  : output;
  END_PIN
  PIN fcb0_chain_update
    //TYPE : RV32_FCB0_CHAIN_UPDATE;
    //SIZE : 2;
    //DIR  : output;
  END_PIN
  PIN fcb0_chain_cf_clk
    //TYPE : RV32_FCB0_CHAIN_CF_CLK;
    //SIZE : 2;
    //DIR  : output;
  END_PIN
  PIN fcb0_chain_porb
    //TYPE : RV32_FCB0_CHAIN_PORB;
    //SIZE : 2;
    //DIR  : output;
  END_PIN
  PIN fcb0_chain_rdata
    //TYPE : RV32_FCB0_CHAIN_RDATA;
    //SIZE : 2;
    //DIR  : input;
  END_PIN
  PIN local_int
    //TYPE : RV32_LOCAL_INT;
    //SIZE : 4;
    //DIR  : input;
  END_PIN
  PIN test_en
    //TYPE : RV32_TEST_EN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN test_se
    //TYPE : RV32_TEST_SE;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN test_mode
    //TYPE : RV32_TEST_MODE;
    //SIZE : 2;
    //DIR  : input;
  END_PIN
  PIN usb0_xcvr_clk
    //TYPE : RV32_USB0_XCVR_CLK;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN usb0_enable
    //TYPE : RV32_USB0_ENABLE;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN usb0_tx_en
    //TYPE : RV32_USB0_TX_EN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN usb0_tx_dat
    //TYPE : RV32_USB0_TX_DAT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN usb0_tx_se0
    //TYPE : RV32_USB0_TX_SE0;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN usb0_rx_rcv
    //TYPE : RV32_USB0_RX_RCV;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN usb0_rx_dm
    //TYPE : RV32_USB0_RX_DM;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN usb0_rx_dp
    //TYPE : RV32_USB0_RX_DP;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN usb0_speed
    //TYPE : RV32_USB0_SPEED;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN usb0_id
    //TYPE : RV32_USB0_ID;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN usb0_dppullup
    //TYPE : RV32_USB0_DPPULLUP;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN usb0_dppulldn
    //TYPE : RV32_USB0_DPPULLDN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN usb0_dmpulldn
    //TYPE : RV32_USB0_DMPULLDN;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_io_gclk
// SLICE_INFO
  //TYPE : IO_GCLK;
  CONFIG
  END_CONFIG
  PIN inclk
    //TYPE : IO_GCLK_IN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN outclk
    //TYPE : IO_GCLK_OUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
  TIMING
    TYPE: CELL; FROM : inclk; TO : outclk; SENSE : POSEDGE;
    CONFIG
    END_CONFIG
    VALUE : BEST 0.000 0.000 0.000 0.000;
    VALUE : WORST 0.000 0.000 0.000 0.000;
  END_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_ufm_gddd
// SLICE_INFO
  //TYPE : UFM_GDDD;
  CONFIG
  END_CONFIG
  PIN in
    //TYPE : UFM_GDDD_IN;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN out
    //TYPE : UFM_GDDD_OUT;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_jtag
// SLICE_INFO
  //TYPE : JTAG;
  CONFIG
  END_CONFIG
  PIN tdouser
    //TYPE : JTAG_TDOUSER;
    //SIZE : 1;
    //DIR  : input;
  END_PIN
  PIN tmsutap
    //TYPE : JTAG_TMSUTAP;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN tckutap
    //TYPE : JTAG_TCKUTAP;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN tdiutap
    //TYPE : JTAG_TDIUTAP;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN shiftuser
    //TYPE : JTAG_SHIFTUSER;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN clkdruser
    //TYPE : JTAG_CLKDRUSER;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN updateuser
    //TYPE : JTAG_UPDATEUSER;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN runidleuser
    //TYPE : JTAG_RUNIDLEUSER;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
  PIN usr1user
    //TYPE : JTAG_USR1USER;
    //SIZE : 1;
    //DIR  : output;
  END_PIN
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_clkctrl
// SLICE_INFO
  //TYPE : CLKCTRL;
  CONFIG
  END_CONFIG
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_clk_delay_ctrl
// SLICE_INFO
  //TYPE : CLKDELAY;
  CONFIG
  END_CONFIG
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_mac_out
// SLICE_INFO
  //TYPE : MACOUT;
  CONFIG
  END_CONFIG
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_mac_mult
// SLICE_INFO
  //TYPE : MACMULT;
  CONFIG
  END_CONFIG
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_ram_block
// SLICE_INFO
  //TYPE : RAM;
  CONFIG
  END_CONFIG
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_asmiblock
// SLICE_INFO
  //TYPE : ASMI;
  CONFIG
  END_CONFIG
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE

SLICE alta_crcblock
// SLICE_INFO
  //TYPE : CRC;
  CONFIG
  END_CONFIG
// END_SLICE_INFO

// SLICE_TIMING
// END_SLICE_TIMING
END_SLICE


