// Seed: 2417207647
module module_0;
  assign id_1 = id_1;
  assign module_3.id_19 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = 1;
  xor primCall (id_1, id_2, id_3, id_4);
  module_0 modCall_1 ();
endmodule
module module_2 (
    output supply1 id_0
);
  wire id_2;
  wire id_3;
  module_0 modCall_1 ();
  wire id_4;
  wire id_5;
endmodule
module module_3 (
    output wand id_0,
    input tri1 id_1,
    input wire id_2,
    input wor id_3,
    input wire id_4,
    input tri0 id_5,
    input supply0 id_6,
    input tri id_7,
    output tri id_8,
    input supply1 id_9,
    output tri0 id_10,
    output tri id_11,
    input wor id_12,
    input supply1 id_13,
    output wand id_14,
    output wor id_15,
    input wor id_16,
    input supply1 id_17,
    input tri0 id_18,
    input tri1 id_19
);
  assign id_15 = 1;
  wire id_21;
  tri1 id_22;
  wire id_23;
  wire id_24, id_25;
  assign id_11 = id_17;
  wire id_26;
  module_0 modCall_1 ();
  wire id_27;
  assign id_14 = id_22 - 1;
endmodule
