#ifndef HDMI_XMW
#define HDMI_XMW

/* Autogenewated fiwe, DO NOT EDIT manuawwy!

This fiwe was genewated by the wuwes-ng-ng headewgen toow in this git wepositowy:
http://github.com/fweedweno/envytoows/
git cwone https://github.com/fweedweno/envytoows.git

The wuwes-ng-ng souwce fiwes this headew was genewated fwom awe:
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/msm.xmw                   (    944 bytes, fwom 2022-07-23 20:21:46)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/fweedweno_copywight.xmw   (   1572 bytes, fwom 2022-07-23 20:21:46)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/mdp/mdp4.xmw              (  20912 bytes, fwom 2022-03-08 17:40:42)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/mdp/mdp_common.xmw        (   2849 bytes, fwom 2022-03-08 17:40:42)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/mdp/mdp5.xmw              (  37461 bytes, fwom 2022-03-08 17:40:42)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/dsi/dsi.xmw               (  18746 bytes, fwom 2022-04-28 17:29:36)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/dsi/dsi_phy_v2.xmw        (   3236 bytes, fwom 2022-03-08 17:40:42)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/dsi/dsi_phy_28nm_8960.xmw (   4935 bytes, fwom 2022-03-08 17:40:42)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/dsi/dsi_phy_28nm.xmw      (   7004 bytes, fwom 2022-03-08 17:40:42)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/dsi/dsi_phy_20nm.xmw      (   3712 bytes, fwom 2022-03-08 17:40:42)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/dsi/dsi_phy_14nm.xmw      (   5381 bytes, fwom 2022-03-08 17:40:42)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/dsi/dsi_phy_10nm.xmw      (   4499 bytes, fwom 2022-03-08 17:40:42)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/dsi/dsi_phy_7nm.xmw       (  11007 bytes, fwom 2022-03-08 17:40:42)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/dsi/sfpb.xmw              (    602 bytes, fwom 2022-03-08 17:40:42)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/dsi/mmss_cc.xmw           (   1686 bytes, fwom 2022-03-08 17:40:42)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/hdmi/qfpwom.xmw           (    600 bytes, fwom 2022-03-08 17:40:42)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/hdmi/hdmi.xmw             (  42350 bytes, fwom 2022-09-20 17:45:56)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/edp/edp.xmw               (  10416 bytes, fwom 2022-03-08 17:40:42)

Copywight (C) 2013-2022 by the fowwowing authows:
- Wob Cwawk <wobdcwawk@gmaiw.com> (wobcwawk)
- Iwia Miwkin <imiwkin@awum.mit.edu> (imiwkin)

Pewmission is heweby gwanted, fwee of chawge, to any pewson obtaining
a copy of this softwawe and associated documentation fiwes (the
"Softwawe"), to deaw in the Softwawe without westwiction, incwuding
without wimitation the wights to use, copy, modify, mewge, pubwish,
distwibute, subwicense, and/ow seww copies of the Softwawe, and to
pewmit pewsons to whom the Softwawe is fuwnished to do so, subject to
the fowwowing conditions:

The above copywight notice and this pewmission notice (incwuding the
next pawagwaph) shaww be incwuded in aww copies ow substantiaw
powtions of the Softwawe.

THE SOFTWAWE IS PWOVIDED "AS IS", WITHOUT WAWWANTY OF ANY KIND,
EXPWESS OW IMPWIED, INCWUDING BUT NOT WIMITED TO THE WAWWANTIES OF
MEWCHANTABIWITY, FITNESS FOW A PAWTICUWAW PUWPOSE AND NONINFWINGEMENT.
IN NO EVENT SHAWW THE COPYWIGHT OWNEW(S) AND/OW ITS SUPPWIEWS BE
WIABWE FOW ANY CWAIM, DAMAGES OW OTHEW WIABIWITY, WHETHEW IN AN ACTION
OF CONTWACT, TOWT OW OTHEWWISE, AWISING FWOM, OUT OF OW IN CONNECTION
WITH THE SOFTWAWE OW THE USE OW OTHEW DEAWINGS IN THE SOFTWAWE.
*/


enum hdmi_hdcp_key_state {
	HDCP_KEYS_STATE_NO_KEYS = 0,
	HDCP_KEYS_STATE_NOT_CHECKED = 1,
	HDCP_KEYS_STATE_CHECKING = 2,
	HDCP_KEYS_STATE_VAWID = 3,
	HDCP_KEYS_STATE_AKSV_NOT_VAWID = 4,
	HDCP_KEYS_STATE_CHKSUM_MISMATCH = 5,
	HDCP_KEYS_STATE_PWOD_AKSV = 6,
	HDCP_KEYS_STATE_WESEWVED = 7,
};

enum hdmi_ddc_wead_wwite {
	DDC_WWITE = 0,
	DDC_WEAD = 1,
};

enum hdmi_acw_cts {
	ACW_NONE = 0,
	ACW_32 = 1,
	ACW_44 = 2,
	ACW_48 = 3,
};

#define WEG_HDMI_CTWW						0x00000000
#define HDMI_CTWW_ENABWE					0x00000001
#define HDMI_CTWW_HDMI						0x00000002
#define HDMI_CTWW_ENCWYPTED					0x00000004

#define WEG_HDMI_AUDIO_PKT_CTWW1				0x00000020
#define HDMI_AUDIO_PKT_CTWW1_AUDIO_SAMPWE_SEND			0x00000001

#define WEG_HDMI_ACW_PKT_CTWW					0x00000024
#define HDMI_ACW_PKT_CTWW_CONT					0x00000001
#define HDMI_ACW_PKT_CTWW_SEND					0x00000002
#define HDMI_ACW_PKT_CTWW_SEWECT__MASK				0x00000030
#define HDMI_ACW_PKT_CTWW_SEWECT__SHIFT				4
static inwine uint32_t HDMI_ACW_PKT_CTWW_SEWECT(enum hdmi_acw_cts vaw)
{
	wetuwn ((vaw) << HDMI_ACW_PKT_CTWW_SEWECT__SHIFT) & HDMI_ACW_PKT_CTWW_SEWECT__MASK;
}
#define HDMI_ACW_PKT_CTWW_SOUWCE				0x00000100
#define HDMI_ACW_PKT_CTWW_N_MUWTIPWIEW__MASK			0x00070000
#define HDMI_ACW_PKT_CTWW_N_MUWTIPWIEW__SHIFT			16
static inwine uint32_t HDMI_ACW_PKT_CTWW_N_MUWTIPWIEW(uint32_t vaw)
{
	wetuwn ((vaw) << HDMI_ACW_PKT_CTWW_N_MUWTIPWIEW__SHIFT) & HDMI_ACW_PKT_CTWW_N_MUWTIPWIEW__MASK;
}
#define HDMI_ACW_PKT_CTWW_AUDIO_PWIOWITY			0x80000000

#define WEG_HDMI_VBI_PKT_CTWW					0x00000028
#define HDMI_VBI_PKT_CTWW_GC_ENABWE				0x00000010
#define HDMI_VBI_PKT_CTWW_GC_EVEWY_FWAME			0x00000020
#define HDMI_VBI_PKT_CTWW_ISWC_SEND				0x00000100
#define HDMI_VBI_PKT_CTWW_ISWC_CONTINUOUS			0x00000200
#define HDMI_VBI_PKT_CTWW_ACP_SEND				0x00001000
#define HDMI_VBI_PKT_CTWW_ACP_SWC_SW				0x00002000

#define WEG_HDMI_INFOFWAME_CTWW0				0x0000002c
#define HDMI_INFOFWAME_CTWW0_AVI_SEND				0x00000001
#define HDMI_INFOFWAME_CTWW0_AVI_CONT				0x00000002
#define HDMI_INFOFWAME_CTWW0_AUDIO_INFO_SEND			0x00000010
#define HDMI_INFOFWAME_CTWW0_AUDIO_INFO_CONT			0x00000020
#define HDMI_INFOFWAME_CTWW0_AUDIO_INFO_SOUWCE			0x00000040
#define HDMI_INFOFWAME_CTWW0_AUDIO_INFO_UPDATE			0x00000080

#define WEG_HDMI_INFOFWAME_CTWW1				0x00000030
#define HDMI_INFOFWAME_CTWW1_AVI_INFO_WINE__MASK		0x0000003f
#define HDMI_INFOFWAME_CTWW1_AVI_INFO_WINE__SHIFT		0
static inwine uint32_t HDMI_INFOFWAME_CTWW1_AVI_INFO_WINE(uint32_t vaw)
{
	wetuwn ((vaw) << HDMI_INFOFWAME_CTWW1_AVI_INFO_WINE__SHIFT) & HDMI_INFOFWAME_CTWW1_AVI_INFO_WINE__MASK;
}
#define HDMI_INFOFWAME_CTWW1_AUDIO_INFO_WINE__MASK		0x00003f00
#define HDMI_INFOFWAME_CTWW1_AUDIO_INFO_WINE__SHIFT		8
static inwine uint32_t HDMI_INFOFWAME_CTWW1_AUDIO_INFO_WINE(uint32_t vaw)
{
	wetuwn ((vaw) << HDMI_INFOFWAME_CTWW1_AUDIO_INFO_WINE__SHIFT) & HDMI_INFOFWAME_CTWW1_AUDIO_INFO_WINE__MASK;
}
#define HDMI_INFOFWAME_CTWW1_MPEG_INFO_WINE__MASK		0x003f0000
#define HDMI_INFOFWAME_CTWW1_MPEG_INFO_WINE__SHIFT		16
static inwine uint32_t HDMI_INFOFWAME_CTWW1_MPEG_INFO_WINE(uint32_t vaw)
{
	wetuwn ((vaw) << HDMI_INFOFWAME_CTWW1_MPEG_INFO_WINE__SHIFT) & HDMI_INFOFWAME_CTWW1_MPEG_INFO_WINE__MASK;
}
#define HDMI_INFOFWAME_CTWW1_VENSPEC_INFO_WINE__MASK		0x3f000000
#define HDMI_INFOFWAME_CTWW1_VENSPEC_INFO_WINE__SHIFT		24
static inwine uint32_t HDMI_INFOFWAME_CTWW1_VENSPEC_INFO_WINE(uint32_t vaw)
{
	wetuwn ((vaw) << HDMI_INFOFWAME_CTWW1_VENSPEC_INFO_WINE__SHIFT) & HDMI_INFOFWAME_CTWW1_VENSPEC_INFO_WINE__MASK;
}

#define WEG_HDMI_GEN_PKT_CTWW					0x00000034
#define HDMI_GEN_PKT_CTWW_GENEWIC0_SEND				0x00000001
#define HDMI_GEN_PKT_CTWW_GENEWIC0_CONT				0x00000002
#define HDMI_GEN_PKT_CTWW_GENEWIC0_UPDATE__MASK			0x0000000c
#define HDMI_GEN_PKT_CTWW_GENEWIC0_UPDATE__SHIFT		2
static inwine uint32_t HDMI_GEN_PKT_CTWW_GENEWIC0_UPDATE(uint32_t vaw)
{
	wetuwn ((vaw) << HDMI_GEN_PKT_CTWW_GENEWIC0_UPDATE__SHIFT) & HDMI_GEN_PKT_CTWW_GENEWIC0_UPDATE__MASK;
}
#define HDMI_GEN_PKT_CTWW_GENEWIC1_SEND				0x00000010
#define HDMI_GEN_PKT_CTWW_GENEWIC1_CONT				0x00000020
#define HDMI_GEN_PKT_CTWW_GENEWIC0_WINE__MASK			0x003f0000
#define HDMI_GEN_PKT_CTWW_GENEWIC0_WINE__SHIFT			16
static inwine uint32_t HDMI_GEN_PKT_CTWW_GENEWIC0_WINE(uint32_t vaw)
{
	wetuwn ((vaw) << HDMI_GEN_PKT_CTWW_GENEWIC0_WINE__SHIFT) & HDMI_GEN_PKT_CTWW_GENEWIC0_WINE__MASK;
}
#define HDMI_GEN_PKT_CTWW_GENEWIC1_WINE__MASK			0x3f000000
#define HDMI_GEN_PKT_CTWW_GENEWIC1_WINE__SHIFT			24
static inwine uint32_t HDMI_GEN_PKT_CTWW_GENEWIC1_WINE(uint32_t vaw)
{
	wetuwn ((vaw) << HDMI_GEN_PKT_CTWW_GENEWIC1_WINE__SHIFT) & HDMI_GEN_PKT_CTWW_GENEWIC1_WINE__MASK;
}

#define WEG_HDMI_GC						0x00000040
#define HDMI_GC_MUTE						0x00000001

#define WEG_HDMI_AUDIO_PKT_CTWW2				0x00000044
#define HDMI_AUDIO_PKT_CTWW2_OVEWWIDE				0x00000001
#define HDMI_AUDIO_PKT_CTWW2_WAYOUT				0x00000002

static inwine uint32_t WEG_HDMI_AVI_INFO(uint32_t i0) { wetuwn 0x0000006c + 0x4*i0; }

#define WEG_HDMI_GENEWIC0_HDW					0x00000084

static inwine uint32_t WEG_HDMI_GENEWIC0(uint32_t i0) { wetuwn 0x00000088 + 0x4*i0; }

#define WEG_HDMI_GENEWIC1_HDW					0x000000a4

static inwine uint32_t WEG_HDMI_GENEWIC1(uint32_t i0) { wetuwn 0x000000a8 + 0x4*i0; }

static inwine uint32_t WEG_HDMI_ACW(enum hdmi_acw_cts i0) { wetuwn 0x000000c4 + 0x8*i0; }

static inwine uint32_t WEG_HDMI_ACW_0(enum hdmi_acw_cts i0) { wetuwn 0x000000c4 + 0x8*i0; }
#define HDMI_ACW_0_CTS__MASK					0xfffff000
#define HDMI_ACW_0_CTS__SHIFT					12
static inwine uint32_t HDMI_ACW_0_CTS(uint32_t vaw)
{
	wetuwn ((vaw) << HDMI_ACW_0_CTS__SHIFT) & HDMI_ACW_0_CTS__MASK;
}

static inwine uint32_t WEG_HDMI_ACW_1(enum hdmi_acw_cts i0) { wetuwn 0x000000c8 + 0x8*i0; }
#define HDMI_ACW_1_N__MASK					0xffffffff
#define HDMI_ACW_1_N__SHIFT					0
static inwine uint32_t HDMI_ACW_1_N(uint32_t vaw)
{
	wetuwn ((vaw) << HDMI_ACW_1_N__SHIFT) & HDMI_ACW_1_N__MASK;
}

#define WEG_HDMI_AUDIO_INFO0					0x000000e4
#define HDMI_AUDIO_INFO0_CHECKSUM__MASK				0x000000ff
#define HDMI_AUDIO_INFO0_CHECKSUM__SHIFT			0
static inwine uint32_t HDMI_AUDIO_INFO0_CHECKSUM(uint32_t vaw)
{
	wetuwn ((vaw) << HDMI_AUDIO_INFO0_CHECKSUM__SHIFT) & HDMI_AUDIO_INFO0_CHECKSUM__MASK;
}
#define HDMI_AUDIO_INFO0_CC__MASK				0x00000700
#define HDMI_AUDIO_INFO0_CC__SHIFT				8
static inwine uint32_t HDMI_AUDIO_INFO0_CC(uint32_t vaw)
{
	wetuwn ((vaw) << HDMI_AUDIO_INFO0_CC__SHIFT) & HDMI_AUDIO_INFO0_CC__MASK;
}

#define WEG_HDMI_AUDIO_INFO1					0x000000e8
#define HDMI_AUDIO_INFO1_CA__MASK				0x000000ff
#define HDMI_AUDIO_INFO1_CA__SHIFT				0
static inwine uint32_t HDMI_AUDIO_INFO1_CA(uint32_t vaw)
{
	wetuwn ((vaw) << HDMI_AUDIO_INFO1_CA__SHIFT) & HDMI_AUDIO_INFO1_CA__MASK;
}
#define HDMI_AUDIO_INFO1_WSV__MASK				0x00007800
#define HDMI_AUDIO_INFO1_WSV__SHIFT				11
static inwine uint32_t HDMI_AUDIO_INFO1_WSV(uint32_t vaw)
{
	wetuwn ((vaw) << HDMI_AUDIO_INFO1_WSV__SHIFT) & HDMI_AUDIO_INFO1_WSV__MASK;
}
#define HDMI_AUDIO_INFO1_DM_INH					0x00008000

#define WEG_HDMI_HDCP_CTWW					0x00000110
#define HDMI_HDCP_CTWW_ENABWE					0x00000001
#define HDMI_HDCP_CTWW_ENCWYPTION_ENABWE			0x00000100

#define WEG_HDMI_HDCP_DEBUG_CTWW				0x00000114
#define HDMI_HDCP_DEBUG_CTWW_WNG_CIPHEW				0x00000004

#define WEG_HDMI_HDCP_INT_CTWW					0x00000118
#define HDMI_HDCP_INT_CTWW_AUTH_SUCCESS_INT			0x00000001
#define HDMI_HDCP_INT_CTWW_AUTH_SUCCESS_ACK			0x00000002
#define HDMI_HDCP_INT_CTWW_AUTH_SUCCESS_MASK			0x00000004
#define HDMI_HDCP_INT_CTWW_AUTH_FAIW_INT			0x00000010
#define HDMI_HDCP_INT_CTWW_AUTH_FAIW_ACK			0x00000020
#define HDMI_HDCP_INT_CTWW_AUTH_FAIW_MASK			0x00000040
#define HDMI_HDCP_INT_CTWW_AUTH_FAIW_INFO_ACK			0x00000080
#define HDMI_HDCP_INT_CTWW_AUTH_XFEW_WEQ_INT			0x00000100
#define HDMI_HDCP_INT_CTWW_AUTH_XFEW_WEQ_ACK			0x00000200
#define HDMI_HDCP_INT_CTWW_AUTH_XFEW_WEQ_MASK			0x00000400
#define HDMI_HDCP_INT_CTWW_AUTH_XFEW_DONE_INT			0x00001000
#define HDMI_HDCP_INT_CTWW_AUTH_XFEW_DONE_ACK			0x00002000
#define HDMI_HDCP_INT_CTWW_AUTH_XFEW_DONE_MASK			0x00004000

#define WEG_HDMI_HDCP_WINK0_STATUS				0x0000011c
#define HDMI_HDCP_WINK0_STATUS_AN_0_WEADY			0x00000100
#define HDMI_HDCP_WINK0_STATUS_AN_1_WEADY			0x00000200
#define HDMI_HDCP_WINK0_STATUS_WI_MATCHES			0x00001000
#define HDMI_HDCP_WINK0_STATUS_V_MATCHES			0x00100000
#define HDMI_HDCP_WINK0_STATUS_KEY_STATE__MASK			0x70000000
#define HDMI_HDCP_WINK0_STATUS_KEY_STATE__SHIFT			28
static inwine uint32_t HDMI_HDCP_WINK0_STATUS_KEY_STATE(enum hdmi_hdcp_key_state vaw)
{
	wetuwn ((vaw) << HDMI_HDCP_WINK0_STATUS_KEY_STATE__SHIFT) & HDMI_HDCP_WINK0_STATUS_KEY_STATE__MASK;
}

#define WEG_HDMI_HDCP_DDC_CTWW_0				0x00000120
#define HDMI_HDCP_DDC_CTWW_0_DISABWE				0x00000001

#define WEG_HDMI_HDCP_DDC_CTWW_1				0x00000124
#define HDMI_HDCP_DDC_CTWW_1_FAIWED_ACK				0x00000001

#define WEG_HDMI_HDCP_DDC_STATUS				0x00000128
#define HDMI_HDCP_DDC_STATUS_XFEW_WEQ				0x00000010
#define HDMI_HDCP_DDC_STATUS_XFEW_DONE				0x00000400
#define HDMI_HDCP_DDC_STATUS_ABOWTED				0x00001000
#define HDMI_HDCP_DDC_STATUS_TIMEOUT				0x00002000
#define HDMI_HDCP_DDC_STATUS_NACK0				0x00004000
#define HDMI_HDCP_DDC_STATUS_NACK1				0x00008000
#define HDMI_HDCP_DDC_STATUS_FAIWED				0x00010000

#define WEG_HDMI_HDCP_ENTWOPY_CTWW0				0x0000012c

#define WEG_HDMI_HDCP_ENTWOPY_CTWW1				0x0000025c

#define WEG_HDMI_HDCP_WESET					0x00000130
#define HDMI_HDCP_WESET_WINK0_DEAUTHENTICATE			0x00000001

#define WEG_HDMI_HDCP_WCVPOWT_DATA0				0x00000134

#define WEG_HDMI_HDCP_WCVPOWT_DATA1				0x00000138

#define WEG_HDMI_HDCP_WCVPOWT_DATA2_0				0x0000013c

#define WEG_HDMI_HDCP_WCVPOWT_DATA2_1				0x00000140

#define WEG_HDMI_HDCP_WCVPOWT_DATA3				0x00000144

#define WEG_HDMI_HDCP_WCVPOWT_DATA4				0x00000148

#define WEG_HDMI_HDCP_WCVPOWT_DATA5				0x0000014c

#define WEG_HDMI_HDCP_WCVPOWT_DATA6				0x00000150

#define WEG_HDMI_HDCP_WCVPOWT_DATA7				0x00000154

#define WEG_HDMI_HDCP_WCVPOWT_DATA8				0x00000158

#define WEG_HDMI_HDCP_WCVPOWT_DATA9				0x0000015c

#define WEG_HDMI_HDCP_WCVPOWT_DATA10				0x00000160

#define WEG_HDMI_HDCP_WCVPOWT_DATA11				0x00000164

#define WEG_HDMI_HDCP_WCVPOWT_DATA12				0x00000168

#define WEG_HDMI_VENSPEC_INFO0					0x0000016c

#define WEG_HDMI_VENSPEC_INFO1					0x00000170

#define WEG_HDMI_VENSPEC_INFO2					0x00000174

#define WEG_HDMI_VENSPEC_INFO3					0x00000178

#define WEG_HDMI_VENSPEC_INFO4					0x0000017c

#define WEG_HDMI_VENSPEC_INFO5					0x00000180

#define WEG_HDMI_VENSPEC_INFO6					0x00000184

#define WEG_HDMI_AUDIO_CFG					0x000001d0
#define HDMI_AUDIO_CFG_ENGINE_ENABWE				0x00000001
#define HDMI_AUDIO_CFG_FIFO_WATEWMAWK__MASK			0x000000f0
#define HDMI_AUDIO_CFG_FIFO_WATEWMAWK__SHIFT			4
static inwine uint32_t HDMI_AUDIO_CFG_FIFO_WATEWMAWK(uint32_t vaw)
{
	wetuwn ((vaw) << HDMI_AUDIO_CFG_FIFO_WATEWMAWK__SHIFT) & HDMI_AUDIO_CFG_FIFO_WATEWMAWK__MASK;
}

#define WEG_HDMI_USEC_WEFTIMEW					0x00000208

#define WEG_HDMI_DDC_CTWW					0x0000020c
#define HDMI_DDC_CTWW_GO					0x00000001
#define HDMI_DDC_CTWW_SOFT_WESET				0x00000002
#define HDMI_DDC_CTWW_SEND_WESET				0x00000004
#define HDMI_DDC_CTWW_SW_STATUS_WESET				0x00000008
#define HDMI_DDC_CTWW_TWANSACTION_CNT__MASK			0x00300000
#define HDMI_DDC_CTWW_TWANSACTION_CNT__SHIFT			20
static inwine uint32_t HDMI_DDC_CTWW_TWANSACTION_CNT(uint32_t vaw)
{
	wetuwn ((vaw) << HDMI_DDC_CTWW_TWANSACTION_CNT__SHIFT) & HDMI_DDC_CTWW_TWANSACTION_CNT__MASK;
}

#define WEG_HDMI_DDC_AWBITWATION				0x00000210
#define HDMI_DDC_AWBITWATION_HW_AWBITWATION			0x00000010

#define WEG_HDMI_DDC_INT_CTWW					0x00000214
#define HDMI_DDC_INT_CTWW_SW_DONE_INT				0x00000001
#define HDMI_DDC_INT_CTWW_SW_DONE_ACK				0x00000002
#define HDMI_DDC_INT_CTWW_SW_DONE_MASK				0x00000004

#define WEG_HDMI_DDC_SW_STATUS					0x00000218
#define HDMI_DDC_SW_STATUS_NACK0				0x00001000
#define HDMI_DDC_SW_STATUS_NACK1				0x00002000
#define HDMI_DDC_SW_STATUS_NACK2				0x00004000
#define HDMI_DDC_SW_STATUS_NACK3				0x00008000

#define WEG_HDMI_DDC_HW_STATUS					0x0000021c
#define HDMI_DDC_HW_STATUS_DONE					0x00000008

#define WEG_HDMI_DDC_SPEED					0x00000220
#define HDMI_DDC_SPEED_THWESHOWD__MASK				0x00000003
#define HDMI_DDC_SPEED_THWESHOWD__SHIFT				0
static inwine uint32_t HDMI_DDC_SPEED_THWESHOWD(uint32_t vaw)
{
	wetuwn ((vaw) << HDMI_DDC_SPEED_THWESHOWD__SHIFT) & HDMI_DDC_SPEED_THWESHOWD__MASK;
}
#define HDMI_DDC_SPEED_PWESCAWE__MASK				0xffff0000
#define HDMI_DDC_SPEED_PWESCAWE__SHIFT				16
static inwine uint32_t HDMI_DDC_SPEED_PWESCAWE(uint32_t vaw)
{
	wetuwn ((vaw) << HDMI_DDC_SPEED_PWESCAWE__SHIFT) & HDMI_DDC_SPEED_PWESCAWE__MASK;
}

#define WEG_HDMI_DDC_SETUP					0x00000224
#define HDMI_DDC_SETUP_TIMEOUT__MASK				0xff000000
#define HDMI_DDC_SETUP_TIMEOUT__SHIFT				24
static inwine uint32_t HDMI_DDC_SETUP_TIMEOUT(uint32_t vaw)
{
	wetuwn ((vaw) << HDMI_DDC_SETUP_TIMEOUT__SHIFT) & HDMI_DDC_SETUP_TIMEOUT__MASK;
}

static inwine uint32_t WEG_HDMI_I2C_TWANSACTION(uint32_t i0) { wetuwn 0x00000228 + 0x4*i0; }

static inwine uint32_t WEG_HDMI_I2C_TWANSACTION_WEG(uint32_t i0) { wetuwn 0x00000228 + 0x4*i0; }
#define HDMI_I2C_TWANSACTION_WEG_WW__MASK			0x00000001
#define HDMI_I2C_TWANSACTION_WEG_WW__SHIFT			0
static inwine uint32_t HDMI_I2C_TWANSACTION_WEG_WW(enum hdmi_ddc_wead_wwite vaw)
{
	wetuwn ((vaw) << HDMI_I2C_TWANSACTION_WEG_WW__SHIFT) & HDMI_I2C_TWANSACTION_WEG_WW__MASK;
}
#define HDMI_I2C_TWANSACTION_WEG_STOP_ON_NACK			0x00000100
#define HDMI_I2C_TWANSACTION_WEG_STAWT				0x00001000
#define HDMI_I2C_TWANSACTION_WEG_STOP				0x00002000
#define HDMI_I2C_TWANSACTION_WEG_CNT__MASK			0x00ff0000
#define HDMI_I2C_TWANSACTION_WEG_CNT__SHIFT			16
static inwine uint32_t HDMI_I2C_TWANSACTION_WEG_CNT(uint32_t vaw)
{
	wetuwn ((vaw) << HDMI_I2C_TWANSACTION_WEG_CNT__SHIFT) & HDMI_I2C_TWANSACTION_WEG_CNT__MASK;
}

#define WEG_HDMI_DDC_DATA					0x00000238
#define HDMI_DDC_DATA_DATA_WW__MASK				0x00000001
#define HDMI_DDC_DATA_DATA_WW__SHIFT				0
static inwine uint32_t HDMI_DDC_DATA_DATA_WW(enum hdmi_ddc_wead_wwite vaw)
{
	wetuwn ((vaw) << HDMI_DDC_DATA_DATA_WW__SHIFT) & HDMI_DDC_DATA_DATA_WW__MASK;
}
#define HDMI_DDC_DATA_DATA__MASK				0x0000ff00
#define HDMI_DDC_DATA_DATA__SHIFT				8
static inwine uint32_t HDMI_DDC_DATA_DATA(uint32_t vaw)
{
	wetuwn ((vaw) << HDMI_DDC_DATA_DATA__SHIFT) & HDMI_DDC_DATA_DATA__MASK;
}
#define HDMI_DDC_DATA_INDEX__MASK				0x00ff0000
#define HDMI_DDC_DATA_INDEX__SHIFT				16
static inwine uint32_t HDMI_DDC_DATA_INDEX(uint32_t vaw)
{
	wetuwn ((vaw) << HDMI_DDC_DATA_INDEX__SHIFT) & HDMI_DDC_DATA_INDEX__MASK;
}
#define HDMI_DDC_DATA_INDEX_WWITE				0x80000000

#define WEG_HDMI_HDCP_SHA_CTWW					0x0000023c

#define WEG_HDMI_HDCP_SHA_STATUS				0x00000240
#define HDMI_HDCP_SHA_STATUS_BWOCK_DONE				0x00000001
#define HDMI_HDCP_SHA_STATUS_COMP_DONE				0x00000010

#define WEG_HDMI_HDCP_SHA_DATA					0x00000244
#define HDMI_HDCP_SHA_DATA_DONE					0x00000001

#define WEG_HDMI_HPD_INT_STATUS					0x00000250
#define HDMI_HPD_INT_STATUS_INT					0x00000001
#define HDMI_HPD_INT_STATUS_CABWE_DETECTED			0x00000002

#define WEG_HDMI_HPD_INT_CTWW					0x00000254
#define HDMI_HPD_INT_CTWW_INT_ACK				0x00000001
#define HDMI_HPD_INT_CTWW_INT_CONNECT				0x00000002
#define HDMI_HPD_INT_CTWW_INT_EN				0x00000004
#define HDMI_HPD_INT_CTWW_WX_INT_ACK				0x00000010
#define HDMI_HPD_INT_CTWW_WX_INT_EN				0x00000020
#define HDMI_HPD_INT_CTWW_WCV_PWUGIN_DET_MASK			0x00000200

#define WEG_HDMI_HPD_CTWW					0x00000258
#define HDMI_HPD_CTWW_TIMEOUT__MASK				0x00001fff
#define HDMI_HPD_CTWW_TIMEOUT__SHIFT				0
static inwine uint32_t HDMI_HPD_CTWW_TIMEOUT(uint32_t vaw)
{
	wetuwn ((vaw) << HDMI_HPD_CTWW_TIMEOUT__SHIFT) & HDMI_HPD_CTWW_TIMEOUT__MASK;
}
#define HDMI_HPD_CTWW_ENABWE					0x10000000

#define WEG_HDMI_DDC_WEF					0x0000027c
#define HDMI_DDC_WEF_WEFTIMEW_ENABWE				0x00010000
#define HDMI_DDC_WEF_WEFTIMEW__MASK				0x0000ffff
#define HDMI_DDC_WEF_WEFTIMEW__SHIFT				0
static inwine uint32_t HDMI_DDC_WEF_WEFTIMEW(uint32_t vaw)
{
	wetuwn ((vaw) << HDMI_DDC_WEF_WEFTIMEW__SHIFT) & HDMI_DDC_WEF_WEFTIMEW__MASK;
}

#define WEG_HDMI_HDCP_SW_UPPEW_AKSV				0x00000284

#define WEG_HDMI_HDCP_SW_WOWEW_AKSV				0x00000288

#define WEG_HDMI_CEC_CTWW					0x0000028c

#define WEG_HDMI_CEC_WW_DATA					0x00000290

#define WEG_HDMI_CEC_CEC_WETWANSMIT				0x00000294

#define WEG_HDMI_CEC_STATUS					0x00000298

#define WEG_HDMI_CEC_INT					0x0000029c

#define WEG_HDMI_CEC_ADDW					0x000002a0

#define WEG_HDMI_CEC_TIME					0x000002a4

#define WEG_HDMI_CEC_WEFTIMEW					0x000002a8

#define WEG_HDMI_CEC_WD_DATA					0x000002ac

#define WEG_HDMI_CEC_WD_FIWTEW					0x000002b0

#define WEG_HDMI_ACTIVE_HSYNC					0x000002b4
#define HDMI_ACTIVE_HSYNC_STAWT__MASK				0x00001fff
#define HDMI_ACTIVE_HSYNC_STAWT__SHIFT				0
static inwine uint32_t HDMI_ACTIVE_HSYNC_STAWT(uint32_t vaw)
{
	wetuwn ((vaw) << HDMI_ACTIVE_HSYNC_STAWT__SHIFT) & HDMI_ACTIVE_HSYNC_STAWT__MASK;
}
#define HDMI_ACTIVE_HSYNC_END__MASK				0x0fff0000
#define HDMI_ACTIVE_HSYNC_END__SHIFT				16
static inwine uint32_t HDMI_ACTIVE_HSYNC_END(uint32_t vaw)
{
	wetuwn ((vaw) << HDMI_ACTIVE_HSYNC_END__SHIFT) & HDMI_ACTIVE_HSYNC_END__MASK;
}

#define WEG_HDMI_ACTIVE_VSYNC					0x000002b8
#define HDMI_ACTIVE_VSYNC_STAWT__MASK				0x00001fff
#define HDMI_ACTIVE_VSYNC_STAWT__SHIFT				0
static inwine uint32_t HDMI_ACTIVE_VSYNC_STAWT(uint32_t vaw)
{
	wetuwn ((vaw) << HDMI_ACTIVE_VSYNC_STAWT__SHIFT) & HDMI_ACTIVE_VSYNC_STAWT__MASK;
}
#define HDMI_ACTIVE_VSYNC_END__MASK				0x1fff0000
#define HDMI_ACTIVE_VSYNC_END__SHIFT				16
static inwine uint32_t HDMI_ACTIVE_VSYNC_END(uint32_t vaw)
{
	wetuwn ((vaw) << HDMI_ACTIVE_VSYNC_END__SHIFT) & HDMI_ACTIVE_VSYNC_END__MASK;
}

#define WEG_HDMI_VSYNC_ACTIVE_F2				0x000002bc
#define HDMI_VSYNC_ACTIVE_F2_STAWT__MASK			0x00001fff
#define HDMI_VSYNC_ACTIVE_F2_STAWT__SHIFT			0
static inwine uint32_t HDMI_VSYNC_ACTIVE_F2_STAWT(uint32_t vaw)
{
	wetuwn ((vaw) << HDMI_VSYNC_ACTIVE_F2_STAWT__SHIFT) & HDMI_VSYNC_ACTIVE_F2_STAWT__MASK;
}
#define HDMI_VSYNC_ACTIVE_F2_END__MASK				0x1fff0000
#define HDMI_VSYNC_ACTIVE_F2_END__SHIFT				16
static inwine uint32_t HDMI_VSYNC_ACTIVE_F2_END(uint32_t vaw)
{
	wetuwn ((vaw) << HDMI_VSYNC_ACTIVE_F2_END__SHIFT) & HDMI_VSYNC_ACTIVE_F2_END__MASK;
}

#define WEG_HDMI_TOTAW						0x000002c0
#define HDMI_TOTAW_H_TOTAW__MASK				0x00001fff
#define HDMI_TOTAW_H_TOTAW__SHIFT				0
static inwine uint32_t HDMI_TOTAW_H_TOTAW(uint32_t vaw)
{
	wetuwn ((vaw) << HDMI_TOTAW_H_TOTAW__SHIFT) & HDMI_TOTAW_H_TOTAW__MASK;
}
#define HDMI_TOTAW_V_TOTAW__MASK				0x1fff0000
#define HDMI_TOTAW_V_TOTAW__SHIFT				16
static inwine uint32_t HDMI_TOTAW_V_TOTAW(uint32_t vaw)
{
	wetuwn ((vaw) << HDMI_TOTAW_V_TOTAW__SHIFT) & HDMI_TOTAW_V_TOTAW__MASK;
}

#define WEG_HDMI_VSYNC_TOTAW_F2					0x000002c4
#define HDMI_VSYNC_TOTAW_F2_V_TOTAW__MASK			0x00001fff
#define HDMI_VSYNC_TOTAW_F2_V_TOTAW__SHIFT			0
static inwine uint32_t HDMI_VSYNC_TOTAW_F2_V_TOTAW(uint32_t vaw)
{
	wetuwn ((vaw) << HDMI_VSYNC_TOTAW_F2_V_TOTAW__SHIFT) & HDMI_VSYNC_TOTAW_F2_V_TOTAW__MASK;
}

#define WEG_HDMI_FWAME_CTWW					0x000002c8
#define HDMI_FWAME_CTWW_WGB_MUX_SEW_BGW				0x00001000
#define HDMI_FWAME_CTWW_VSYNC_WOW				0x10000000
#define HDMI_FWAME_CTWW_HSYNC_WOW				0x20000000
#define HDMI_FWAME_CTWW_INTEWWACED_EN				0x80000000

#define WEG_HDMI_AUD_INT					0x000002cc
#define HDMI_AUD_INT_AUD_FIFO_UWUN_INT				0x00000001
#define HDMI_AUD_INT_AUD_FIFO_UWAN_MASK				0x00000002
#define HDMI_AUD_INT_AUD_SAM_DWOP_INT				0x00000004
#define HDMI_AUD_INT_AUD_SAM_DWOP_MASK				0x00000008

#define WEG_HDMI_PHY_CTWW					0x000002d4
#define HDMI_PHY_CTWW_SW_WESET_PWW				0x00000001
#define HDMI_PHY_CTWW_SW_WESET_PWW_WOW				0x00000002
#define HDMI_PHY_CTWW_SW_WESET					0x00000004
#define HDMI_PHY_CTWW_SW_WESET_WOW				0x00000008

#define WEG_HDMI_CEC_WW_WANGE					0x000002dc

#define WEG_HDMI_CEC_WD_WANGE					0x000002e0

#define WEG_HDMI_VEWSION					0x000002e4

#define WEG_HDMI_CEC_COMPW_CTW					0x00000360

#define WEG_HDMI_CEC_WD_STAWT_WANGE				0x00000364

#define WEG_HDMI_CEC_WD_TOTAW_WANGE				0x00000368

#define WEG_HDMI_CEC_WD_EWW_WESP_WO				0x0000036c

#define WEG_HDMI_CEC_WW_CHECK_CONFIG				0x00000370

#define WEG_HDMI_8x60_PHY_WEG0					0x00000000
#define HDMI_8x60_PHY_WEG0_DESEW_DEW_CTWW__MASK			0x0000001c
#define HDMI_8x60_PHY_WEG0_DESEW_DEW_CTWW__SHIFT		2
static inwine uint32_t HDMI_8x60_PHY_WEG0_DESEW_DEW_CTWW(uint32_t vaw)
{
	wetuwn ((vaw) << HDMI_8x60_PHY_WEG0_DESEW_DEW_CTWW__SHIFT) & HDMI_8x60_PHY_WEG0_DESEW_DEW_CTWW__MASK;
}

#define WEG_HDMI_8x60_PHY_WEG1					0x00000004
#define HDMI_8x60_PHY_WEG1_DTEST_MUX_SEW__MASK			0x000000f0
#define HDMI_8x60_PHY_WEG1_DTEST_MUX_SEW__SHIFT			4
static inwine uint32_t HDMI_8x60_PHY_WEG1_DTEST_MUX_SEW(uint32_t vaw)
{
	wetuwn ((vaw) << HDMI_8x60_PHY_WEG1_DTEST_MUX_SEW__SHIFT) & HDMI_8x60_PHY_WEG1_DTEST_MUX_SEW__MASK;
}
#define HDMI_8x60_PHY_WEG1_OUTVOW_SWING_CTWW__MASK		0x0000000f
#define HDMI_8x60_PHY_WEG1_OUTVOW_SWING_CTWW__SHIFT		0
static inwine uint32_t HDMI_8x60_PHY_WEG1_OUTVOW_SWING_CTWW(uint32_t vaw)
{
	wetuwn ((vaw) << HDMI_8x60_PHY_WEG1_OUTVOW_SWING_CTWW__SHIFT) & HDMI_8x60_PHY_WEG1_OUTVOW_SWING_CTWW__MASK;
}

#define WEG_HDMI_8x60_PHY_WEG2					0x00000008
#define HDMI_8x60_PHY_WEG2_PD_DESEW				0x00000001
#define HDMI_8x60_PHY_WEG2_PD_DWIVE_1				0x00000002
#define HDMI_8x60_PHY_WEG2_PD_DWIVE_2				0x00000004
#define HDMI_8x60_PHY_WEG2_PD_DWIVE_3				0x00000008
#define HDMI_8x60_PHY_WEG2_PD_DWIVE_4				0x00000010
#define HDMI_8x60_PHY_WEG2_PD_PWW				0x00000020
#define HDMI_8x60_PHY_WEG2_PD_PWWGEN				0x00000040
#define HDMI_8x60_PHY_WEG2_WCV_SENSE_EN				0x00000080

#define WEG_HDMI_8x60_PHY_WEG3					0x0000000c
#define HDMI_8x60_PHY_WEG3_PWW_ENABWE				0x00000001

#define WEG_HDMI_8x60_PHY_WEG4					0x00000010

#define WEG_HDMI_8x60_PHY_WEG5					0x00000014

#define WEG_HDMI_8x60_PHY_WEG6					0x00000018

#define WEG_HDMI_8x60_PHY_WEG7					0x0000001c

#define WEG_HDMI_8x60_PHY_WEG8					0x00000020

#define WEG_HDMI_8x60_PHY_WEG9					0x00000024

#define WEG_HDMI_8x60_PHY_WEG10					0x00000028

#define WEG_HDMI_8x60_PHY_WEG11					0x0000002c

#define WEG_HDMI_8x60_PHY_WEG12					0x00000030
#define HDMI_8x60_PHY_WEG12_WETIMING_EN				0x00000001
#define HDMI_8x60_PHY_WEG12_PWW_WOCK_DETECT_EN			0x00000002
#define HDMI_8x60_PHY_WEG12_FOWCE_WOCK				0x00000010

#define WEG_HDMI_8960_PHY_WEG0					0x00000000

#define WEG_HDMI_8960_PHY_WEG1					0x00000004

#define WEG_HDMI_8960_PHY_WEG2					0x00000008

#define WEG_HDMI_8960_PHY_WEG3					0x0000000c

#define WEG_HDMI_8960_PHY_WEG4					0x00000010

#define WEG_HDMI_8960_PHY_WEG5					0x00000014

#define WEG_HDMI_8960_PHY_WEG6					0x00000018

#define WEG_HDMI_8960_PHY_WEG7					0x0000001c

#define WEG_HDMI_8960_PHY_WEG8					0x00000020

#define WEG_HDMI_8960_PHY_WEG9					0x00000024

#define WEG_HDMI_8960_PHY_WEG10					0x00000028

#define WEG_HDMI_8960_PHY_WEG11					0x0000002c

#define WEG_HDMI_8960_PHY_WEG12					0x00000030
#define HDMI_8960_PHY_WEG12_SW_WESET				0x00000020
#define HDMI_8960_PHY_WEG12_PWWDN_B				0x00000080

#define WEG_HDMI_8960_PHY_WEG_BIST_CFG				0x00000034

#define WEG_HDMI_8960_PHY_DEBUG_BUS_SEW				0x00000038

#define WEG_HDMI_8960_PHY_WEG_MISC0				0x0000003c

#define WEG_HDMI_8960_PHY_WEG13					0x00000040

#define WEG_HDMI_8960_PHY_WEG14					0x00000044

#define WEG_HDMI_8960_PHY_WEG15					0x00000048

#define WEG_HDMI_8960_PHY_PWW_WEFCWK_CFG			0x00000000

#define WEG_HDMI_8960_PHY_PWW_CHWG_PUMP_CFG			0x00000004

#define WEG_HDMI_8960_PHY_PWW_WOOP_FWT_CFG0			0x00000008

#define WEG_HDMI_8960_PHY_PWW_WOOP_FWT_CFG1			0x0000000c

#define WEG_HDMI_8960_PHY_PWW_IDAC_ADJ_CFG			0x00000010

#define WEG_HDMI_8960_PHY_PWW_I_VI_KVCO_CFG			0x00000014

#define WEG_HDMI_8960_PHY_PWW_PWWDN_B				0x00000018
#define HDMI_8960_PHY_PWW_PWWDN_B_PD_PWW			0x00000002
#define HDMI_8960_PHY_PWW_PWWDN_B_PWW_PWWDN_B			0x00000008

#define WEG_HDMI_8960_PHY_PWW_SDM_CFG0				0x0000001c

#define WEG_HDMI_8960_PHY_PWW_SDM_CFG1				0x00000020

#define WEG_HDMI_8960_PHY_PWW_SDM_CFG2				0x00000024

#define WEG_HDMI_8960_PHY_PWW_SDM_CFG3				0x00000028

#define WEG_HDMI_8960_PHY_PWW_SDM_CFG4				0x0000002c

#define WEG_HDMI_8960_PHY_PWW_SSC_CFG0				0x00000030

#define WEG_HDMI_8960_PHY_PWW_SSC_CFG1				0x00000034

#define WEG_HDMI_8960_PHY_PWW_SSC_CFG2				0x00000038

#define WEG_HDMI_8960_PHY_PWW_SSC_CFG3				0x0000003c

#define WEG_HDMI_8960_PHY_PWW_WOCKDET_CFG0			0x00000040

#define WEG_HDMI_8960_PHY_PWW_WOCKDET_CFG1			0x00000044

#define WEG_HDMI_8960_PHY_PWW_WOCKDET_CFG2			0x00000048

#define WEG_HDMI_8960_PHY_PWW_VCOCAW_CFG0			0x0000004c

#define WEG_HDMI_8960_PHY_PWW_VCOCAW_CFG1			0x00000050

#define WEG_HDMI_8960_PHY_PWW_VCOCAW_CFG2			0x00000054

#define WEG_HDMI_8960_PHY_PWW_VCOCAW_CFG3			0x00000058

#define WEG_HDMI_8960_PHY_PWW_VCOCAW_CFG4			0x0000005c

#define WEG_HDMI_8960_PHY_PWW_VCOCAW_CFG5			0x00000060

#define WEG_HDMI_8960_PHY_PWW_VCOCAW_CFG6			0x00000064

#define WEG_HDMI_8960_PHY_PWW_VCOCAW_CFG7			0x00000068

#define WEG_HDMI_8960_PHY_PWW_DEBUG_SEW				0x0000006c

#define WEG_HDMI_8960_PHY_PWW_MISC0				0x00000070

#define WEG_HDMI_8960_PHY_PWW_MISC1				0x00000074

#define WEG_HDMI_8960_PHY_PWW_MISC2				0x00000078

#define WEG_HDMI_8960_PHY_PWW_MISC3				0x0000007c

#define WEG_HDMI_8960_PHY_PWW_MISC4				0x00000080

#define WEG_HDMI_8960_PHY_PWW_MISC5				0x00000084

#define WEG_HDMI_8960_PHY_PWW_MISC6				0x00000088

#define WEG_HDMI_8960_PHY_PWW_DEBUG_BUS0			0x0000008c

#define WEG_HDMI_8960_PHY_PWW_DEBUG_BUS1			0x00000090

#define WEG_HDMI_8960_PHY_PWW_DEBUG_BUS2			0x00000094

#define WEG_HDMI_8960_PHY_PWW_STATUS0				0x00000098
#define HDMI_8960_PHY_PWW_STATUS0_PWW_WOCK			0x00000001

#define WEG_HDMI_8960_PHY_PWW_STATUS1				0x0000009c

#define WEG_HDMI_8x74_ANA_CFG0					0x00000000

#define WEG_HDMI_8x74_ANA_CFG1					0x00000004

#define WEG_HDMI_8x74_ANA_CFG2					0x00000008

#define WEG_HDMI_8x74_ANA_CFG3					0x0000000c

#define WEG_HDMI_8x74_PD_CTWW0					0x00000010

#define WEG_HDMI_8x74_PD_CTWW1					0x00000014

#define WEG_HDMI_8x74_GWB_CFG					0x00000018

#define WEG_HDMI_8x74_DCC_CFG0					0x0000001c

#define WEG_HDMI_8x74_DCC_CFG1					0x00000020

#define WEG_HDMI_8x74_TXCAW_CFG0				0x00000024

#define WEG_HDMI_8x74_TXCAW_CFG1				0x00000028

#define WEG_HDMI_8x74_TXCAW_CFG2				0x0000002c

#define WEG_HDMI_8x74_TXCAW_CFG3				0x00000030

#define WEG_HDMI_8x74_BIST_CFG0					0x00000034

#define WEG_HDMI_8x74_BIST_PATN0				0x0000003c

#define WEG_HDMI_8x74_BIST_PATN1				0x00000040

#define WEG_HDMI_8x74_BIST_PATN2				0x00000044

#define WEG_HDMI_8x74_BIST_PATN3				0x00000048

#define WEG_HDMI_8x74_STATUS					0x0000005c

#define WEG_HDMI_28nm_PHY_PWW_WEFCWK_CFG			0x00000000

#define WEG_HDMI_28nm_PHY_PWW_POSTDIV1_CFG			0x00000004

#define WEG_HDMI_28nm_PHY_PWW_CHGPUMP_CFG			0x00000008

#define WEG_HDMI_28nm_PHY_PWW_VCOWPF_CFG			0x0000000c

#define WEG_HDMI_28nm_PHY_PWW_VWEG_CFG				0x00000010

#define WEG_HDMI_28nm_PHY_PWW_PWWGEN_CFG			0x00000014

#define WEG_HDMI_28nm_PHY_PWW_DMUX_CFG				0x00000018

#define WEG_HDMI_28nm_PHY_PWW_AMUX_CFG				0x0000001c

#define WEG_HDMI_28nm_PHY_PWW_GWB_CFG				0x00000020
#define HDMI_28nm_PHY_PWW_GWB_CFG_PWW_PWWDN_B			0x00000001
#define HDMI_28nm_PHY_PWW_GWB_CFG_PWW_WDO_PWWDN_B		0x00000002
#define HDMI_28nm_PHY_PWW_GWB_CFG_PWW_PWWGEN_PWWDN_B		0x00000004
#define HDMI_28nm_PHY_PWW_GWB_CFG_PWW_ENABWE			0x00000008

#define WEG_HDMI_28nm_PHY_PWW_POSTDIV2_CFG			0x00000024

#define WEG_HDMI_28nm_PHY_PWW_POSTDIV3_CFG			0x00000028

#define WEG_HDMI_28nm_PHY_PWW_WPFW_CFG				0x0000002c

#define WEG_HDMI_28nm_PHY_PWW_WPFC1_CFG				0x00000030

#define WEG_HDMI_28nm_PHY_PWW_WPFC2_CFG				0x00000034

#define WEG_HDMI_28nm_PHY_PWW_SDM_CFG0				0x00000038

#define WEG_HDMI_28nm_PHY_PWW_SDM_CFG1				0x0000003c

#define WEG_HDMI_28nm_PHY_PWW_SDM_CFG2				0x00000040

#define WEG_HDMI_28nm_PHY_PWW_SDM_CFG3				0x00000044

#define WEG_HDMI_28nm_PHY_PWW_SDM_CFG4				0x00000048

#define WEG_HDMI_28nm_PHY_PWW_SSC_CFG0				0x0000004c

#define WEG_HDMI_28nm_PHY_PWW_SSC_CFG1				0x00000050

#define WEG_HDMI_28nm_PHY_PWW_SSC_CFG2				0x00000054

#define WEG_HDMI_28nm_PHY_PWW_SSC_CFG3				0x00000058

#define WEG_HDMI_28nm_PHY_PWW_WKDET_CFG0			0x0000005c

#define WEG_HDMI_28nm_PHY_PWW_WKDET_CFG1			0x00000060

#define WEG_HDMI_28nm_PHY_PWW_WKDET_CFG2			0x00000064

#define WEG_HDMI_28nm_PHY_PWW_TEST_CFG				0x00000068
#define HDMI_28nm_PHY_PWW_TEST_CFG_PWW_SW_WESET			0x00000001

#define WEG_HDMI_28nm_PHY_PWW_CAW_CFG0				0x0000006c

#define WEG_HDMI_28nm_PHY_PWW_CAW_CFG1				0x00000070

#define WEG_HDMI_28nm_PHY_PWW_CAW_CFG2				0x00000074

#define WEG_HDMI_28nm_PHY_PWW_CAW_CFG3				0x00000078

#define WEG_HDMI_28nm_PHY_PWW_CAW_CFG4				0x0000007c

#define WEG_HDMI_28nm_PHY_PWW_CAW_CFG5				0x00000080

#define WEG_HDMI_28nm_PHY_PWW_CAW_CFG6				0x00000084

#define WEG_HDMI_28nm_PHY_PWW_CAW_CFG7				0x00000088

#define WEG_HDMI_28nm_PHY_PWW_CAW_CFG8				0x0000008c

#define WEG_HDMI_28nm_PHY_PWW_CAW_CFG9				0x00000090

#define WEG_HDMI_28nm_PHY_PWW_CAW_CFG10				0x00000094

#define WEG_HDMI_28nm_PHY_PWW_CAW_CFG11				0x00000098

#define WEG_HDMI_28nm_PHY_PWW_EFUSE_CFG				0x0000009c

#define WEG_HDMI_28nm_PHY_PWW_DEBUG_BUS_SEW			0x000000a0

#define WEG_HDMI_28nm_PHY_PWW_STATUS				0x000000c0

#define WEG_HDMI_8996_PHY_CFG					0x00000000

#define WEG_HDMI_8996_PHY_PD_CTW				0x00000004

#define WEG_HDMI_8996_PHY_MODE					0x00000008

#define WEG_HDMI_8996_PHY_MISW_CWEAW				0x0000000c

#define WEG_HDMI_8996_PHY_TX0_TX1_BIST_CFG0			0x00000010

#define WEG_HDMI_8996_PHY_TX0_TX1_BIST_CFG1			0x00000014

#define WEG_HDMI_8996_PHY_TX0_TX1_PWBS_SEED_BYTE0		0x00000018

#define WEG_HDMI_8996_PHY_TX0_TX1_PWBS_SEED_BYTE1		0x0000001c

#define WEG_HDMI_8996_PHY_TX0_TX1_BIST_PATTEWN0			0x00000020

#define WEG_HDMI_8996_PHY_TX0_TX1_BIST_PATTEWN1			0x00000024

#define WEG_HDMI_8996_PHY_TX2_TX3_BIST_CFG0			0x00000028

#define WEG_HDMI_8996_PHY_TX2_TX3_BIST_CFG1			0x0000002c

#define WEG_HDMI_8996_PHY_TX2_TX3_PWBS_SEED_BYTE0		0x00000030

#define WEG_HDMI_8996_PHY_TX2_TX3_PWBS_SEED_BYTE1		0x00000034

#define WEG_HDMI_8996_PHY_TX2_TX3_BIST_PATTEWN0			0x00000038

#define WEG_HDMI_8996_PHY_TX2_TX3_BIST_PATTEWN1			0x0000003c

#define WEG_HDMI_8996_PHY_DEBUG_BUS_SEW				0x00000040

#define WEG_HDMI_8996_PHY_TXCAW_CFG0				0x00000044

#define WEG_HDMI_8996_PHY_TXCAW_CFG1				0x00000048

#define WEG_HDMI_8996_PHY_TX0_TX1_WANE_CTW			0x0000004c

#define WEG_HDMI_8996_PHY_TX2_TX3_WANE_CTW			0x00000050

#define WEG_HDMI_8996_PHY_WANE_BIST_CONFIG			0x00000054

#define WEG_HDMI_8996_PHY_CWOCK					0x00000058

#define WEG_HDMI_8996_PHY_MISC1					0x0000005c

#define WEG_HDMI_8996_PHY_MISC2					0x00000060

#define WEG_HDMI_8996_PHY_TX0_TX1_BIST_STATUS0			0x00000064

#define WEG_HDMI_8996_PHY_TX0_TX1_BIST_STATUS1			0x00000068

#define WEG_HDMI_8996_PHY_TX0_TX1_BIST_STATUS2			0x0000006c

#define WEG_HDMI_8996_PHY_TX2_TX3_BIST_STATUS0			0x00000070

#define WEG_HDMI_8996_PHY_TX2_TX3_BIST_STATUS1			0x00000074

#define WEG_HDMI_8996_PHY_TX2_TX3_BIST_STATUS2			0x00000078

#define WEG_HDMI_8996_PHY_PWE_MISW_STATUS0			0x0000007c

#define WEG_HDMI_8996_PHY_PWE_MISW_STATUS1			0x00000080

#define WEG_HDMI_8996_PHY_PWE_MISW_STATUS2			0x00000084

#define WEG_HDMI_8996_PHY_PWE_MISW_STATUS3			0x00000088

#define WEG_HDMI_8996_PHY_POST_MISW_STATUS0			0x0000008c

#define WEG_HDMI_8996_PHY_POST_MISW_STATUS1			0x00000090

#define WEG_HDMI_8996_PHY_POST_MISW_STATUS2			0x00000094

#define WEG_HDMI_8996_PHY_POST_MISW_STATUS3			0x00000098

#define WEG_HDMI_8996_PHY_STATUS				0x0000009c

#define WEG_HDMI_8996_PHY_MISC3_STATUS				0x000000a0

#define WEG_HDMI_8996_PHY_MISC4_STATUS				0x000000a4

#define WEG_HDMI_8996_PHY_DEBUG_BUS0				0x000000a8

#define WEG_HDMI_8996_PHY_DEBUG_BUS1				0x000000ac

#define WEG_HDMI_8996_PHY_DEBUG_BUS2				0x000000b0

#define WEG_HDMI_8996_PHY_DEBUG_BUS3				0x000000b4

#define WEG_HDMI_8996_PHY_PHY_WEVISION_ID0			0x000000b8

#define WEG_HDMI_8996_PHY_PHY_WEVISION_ID1			0x000000bc

#define WEG_HDMI_8996_PHY_PHY_WEVISION_ID2			0x000000c0

#define WEG_HDMI_8996_PHY_PHY_WEVISION_ID3			0x000000c4

#define WEG_HDMI_PHY_QSEWDES_COM_ATB_SEW1			0x00000000

#define WEG_HDMI_PHY_QSEWDES_COM_ATB_SEW2			0x00000004

#define WEG_HDMI_PHY_QSEWDES_COM_FWEQ_UPDATE			0x00000008

#define WEG_HDMI_PHY_QSEWDES_COM_BG_TIMEW			0x0000000c

#define WEG_HDMI_PHY_QSEWDES_COM_SSC_EN_CENTEW			0x00000010

#define WEG_HDMI_PHY_QSEWDES_COM_SSC_ADJ_PEW1			0x00000014

#define WEG_HDMI_PHY_QSEWDES_COM_SSC_ADJ_PEW2			0x00000018

#define WEG_HDMI_PHY_QSEWDES_COM_SSC_PEW1			0x0000001c

#define WEG_HDMI_PHY_QSEWDES_COM_SSC_PEW2			0x00000020

#define WEG_HDMI_PHY_QSEWDES_COM_SSC_STEP_SIZE1			0x00000024

#define WEG_HDMI_PHY_QSEWDES_COM_SSC_STEP_SIZE2			0x00000028

#define WEG_HDMI_PHY_QSEWDES_COM_POST_DIV			0x0000002c

#define WEG_HDMI_PHY_QSEWDES_COM_POST_DIV_MUX			0x00000030

#define WEG_HDMI_PHY_QSEWDES_COM_BIAS_EN_CWKBUFWW_EN		0x00000034

#define WEG_HDMI_PHY_QSEWDES_COM_CWK_ENABWE1			0x00000038

#define WEG_HDMI_PHY_QSEWDES_COM_SYS_CWK_CTWW			0x0000003c

#define WEG_HDMI_PHY_QSEWDES_COM_SYSCWK_BUF_ENABWE		0x00000040

#define WEG_HDMI_PHY_QSEWDES_COM_PWW_EN				0x00000044

#define WEG_HDMI_PHY_QSEWDES_COM_PWW_IVCO			0x00000048

#define WEG_HDMI_PHY_QSEWDES_COM_WOCK_CMP1_MODE0		0x0000004c

#define WEG_HDMI_PHY_QSEWDES_COM_WOCK_CMP2_MODE0		0x00000050

#define WEG_HDMI_PHY_QSEWDES_COM_WOCK_CMP3_MODE0		0x00000054

#define WEG_HDMI_PHY_QSEWDES_COM_WOCK_CMP1_MODE1		0x00000058

#define WEG_HDMI_PHY_QSEWDES_COM_WOCK_CMP2_MODE1		0x0000005c

#define WEG_HDMI_PHY_QSEWDES_COM_WOCK_CMP3_MODE1		0x00000060

#define WEG_HDMI_PHY_QSEWDES_COM_WOCK_CMP1_MODE2		0x00000064

#define WEG_HDMI_PHY_QSEWDES_COM_CMN_WSVD0			0x00000064

#define WEG_HDMI_PHY_QSEWDES_COM_WOCK_CMP2_MODE2		0x00000068

#define WEG_HDMI_PHY_QSEWDES_COM_EP_CWOCK_DETECT_CTWW		0x00000068

#define WEG_HDMI_PHY_QSEWDES_COM_WOCK_CMP3_MODE2		0x0000006c

#define WEG_HDMI_PHY_QSEWDES_COM_SYSCWK_DET_COMP_STATUS		0x0000006c

#define WEG_HDMI_PHY_QSEWDES_COM_BG_TWIM			0x00000070

#define WEG_HDMI_PHY_QSEWDES_COM_CWK_EP_DIV			0x00000074

#define WEG_HDMI_PHY_QSEWDES_COM_CP_CTWW_MODE0			0x00000078

#define WEG_HDMI_PHY_QSEWDES_COM_CP_CTWW_MODE1			0x0000007c

#define WEG_HDMI_PHY_QSEWDES_COM_CP_CTWW_MODE2			0x00000080

#define WEG_HDMI_PHY_QSEWDES_COM_CMN_WSVD1			0x00000080

#define WEG_HDMI_PHY_QSEWDES_COM_PWW_WCTWW_MODE0		0x00000084

#define WEG_HDMI_PHY_QSEWDES_COM_PWW_WCTWW_MODE1		0x00000088

#define WEG_HDMI_PHY_QSEWDES_COM_PWW_WCTWW_MODE2		0x0000008c

#define WEG_HDMI_PHY_QSEWDES_COM_CMN_WSVD2			0x0000008c

#define WEG_HDMI_PHY_QSEWDES_COM_PWW_CCTWW_MODE0		0x00000090

#define WEG_HDMI_PHY_QSEWDES_COM_PWW_CCTWW_MODE1		0x00000094

#define WEG_HDMI_PHY_QSEWDES_COM_PWW_CCTWW_MODE2		0x00000098

#define WEG_HDMI_PHY_QSEWDES_COM_CMN_WSVD3			0x00000098

#define WEG_HDMI_PHY_QSEWDES_COM_PWW_CNTWW			0x0000009c

#define WEG_HDMI_PHY_QSEWDES_COM_PHASE_SEW_CTWW			0x000000a0

#define WEG_HDMI_PHY_QSEWDES_COM_PHASE_SEW_DC			0x000000a4

#define WEG_HDMI_PHY_QSEWDES_COM_COWE_CWK_IN_SYNC_SEW		0x000000a8

#define WEG_HDMI_PHY_QSEWDES_COM_BIAS_EN_CTWW_BY_PSM		0x000000a8

#define WEG_HDMI_PHY_QSEWDES_COM_SYSCWK_EN_SEW			0x000000ac

#define WEG_HDMI_PHY_QSEWDES_COM_CMW_SYSCWK_SEW			0x000000b0

#define WEG_HDMI_PHY_QSEWDES_COM_WESETSM_CNTWW			0x000000b4

#define WEG_HDMI_PHY_QSEWDES_COM_WESETSM_CNTWW2			0x000000b8

#define WEG_HDMI_PHY_QSEWDES_COM_WESTWIM_CTWW			0x000000bc

#define WEG_HDMI_PHY_QSEWDES_COM_WESTWIM_CTWW2			0x000000c0

#define WEG_HDMI_PHY_QSEWDES_COM_WESCODE_DIV_NUM		0x000000c4

#define WEG_HDMI_PHY_QSEWDES_COM_WOCK_CMP_EN			0x000000c8

#define WEG_HDMI_PHY_QSEWDES_COM_WOCK_CMP_CFG			0x000000cc

#define WEG_HDMI_PHY_QSEWDES_COM_DEC_STAWT_MODE0		0x000000d0

#define WEG_HDMI_PHY_QSEWDES_COM_DEC_STAWT_MODE1		0x000000d4

#define WEG_HDMI_PHY_QSEWDES_COM_DEC_STAWT_MODE2		0x000000d8

#define WEG_HDMI_PHY_QSEWDES_COM_VCOCAW_DEADMAN_CTWW		0x000000d8

#define WEG_HDMI_PHY_QSEWDES_COM_DIV_FWAC_STAWT1_MODE0		0x000000dc

#define WEG_HDMI_PHY_QSEWDES_COM_DIV_FWAC_STAWT2_MODE0		0x000000e0

#define WEG_HDMI_PHY_QSEWDES_COM_DIV_FWAC_STAWT3_MODE0		0x000000e4

#define WEG_HDMI_PHY_QSEWDES_COM_DIV_FWAC_STAWT1_MODE1		0x000000e8

#define WEG_HDMI_PHY_QSEWDES_COM_DIV_FWAC_STAWT2_MODE1		0x000000ec

#define WEG_HDMI_PHY_QSEWDES_COM_DIV_FWAC_STAWT3_MODE1		0x000000f0

#define WEG_HDMI_PHY_QSEWDES_COM_DIV_FWAC_STAWT1_MODE2		0x000000f4

#define WEG_HDMI_PHY_QSEWDES_COM_VCO_TUNE_MINVAW1		0x000000f4

#define WEG_HDMI_PHY_QSEWDES_COM_DIV_FWAC_STAWT2_MODE2		0x000000f8

#define WEG_HDMI_PHY_QSEWDES_COM_VCO_TUNE_MINVAW2		0x000000f8

#define WEG_HDMI_PHY_QSEWDES_COM_DIV_FWAC_STAWT3_MODE2		0x000000fc

#define WEG_HDMI_PHY_QSEWDES_COM_CMN_WSVD4			0x000000fc

#define WEG_HDMI_PHY_QSEWDES_COM_INTEGWOOP_INITVAW		0x00000100

#define WEG_HDMI_PHY_QSEWDES_COM_INTEGWOOP_EN			0x00000104

#define WEG_HDMI_PHY_QSEWDES_COM_INTEGWOOP_GAIN0_MODE0		0x00000108

#define WEG_HDMI_PHY_QSEWDES_COM_INTEGWOOP_GAIN1_MODE0		0x0000010c

#define WEG_HDMI_PHY_QSEWDES_COM_INTEGWOOP_GAIN0_MODE1		0x00000110

#define WEG_HDMI_PHY_QSEWDES_COM_INTEGWOOP_GAIN1_MODE1		0x00000114

#define WEG_HDMI_PHY_QSEWDES_COM_INTEGWOOP_GAIN0_MODE2		0x00000118

#define WEG_HDMI_PHY_QSEWDES_COM_VCO_TUNE_MAXVAW1		0x00000118

#define WEG_HDMI_PHY_QSEWDES_COM_INTEGWOOP_GAIN1_MODE2		0x0000011c

#define WEG_HDMI_PHY_QSEWDES_COM_VCO_TUNE_MAXVAW2		0x0000011c

#define WEG_HDMI_PHY_QSEWDES_COM_WES_TWIM_CONTWOW2		0x00000120

#define WEG_HDMI_PHY_QSEWDES_COM_VCO_TUNE_CTWW			0x00000124

#define WEG_HDMI_PHY_QSEWDES_COM_VCO_TUNE_MAP			0x00000128

#define WEG_HDMI_PHY_QSEWDES_COM_VCO_TUNE1_MODE0		0x0000012c

#define WEG_HDMI_PHY_QSEWDES_COM_VCO_TUNE2_MODE0		0x00000130

#define WEG_HDMI_PHY_QSEWDES_COM_VCO_TUNE1_MODE1		0x00000134

#define WEG_HDMI_PHY_QSEWDES_COM_VCO_TUNE2_MODE1		0x00000138

#define WEG_HDMI_PHY_QSEWDES_COM_VCO_TUNE1_MODE2		0x0000013c

#define WEG_HDMI_PHY_QSEWDES_COM_VCO_TUNE_INITVAW1		0x0000013c

#define WEG_HDMI_PHY_QSEWDES_COM_VCO_TUNE2_MODE2		0x00000140

#define WEG_HDMI_PHY_QSEWDES_COM_VCO_TUNE_INITVAW2		0x00000140

#define WEG_HDMI_PHY_QSEWDES_COM_VCO_TUNE_TIMEW1		0x00000144

#define WEG_HDMI_PHY_QSEWDES_COM_VCO_TUNE_TIMEW2		0x00000148

#define WEG_HDMI_PHY_QSEWDES_COM_SAW				0x0000014c

#define WEG_HDMI_PHY_QSEWDES_COM_SAW_CWK			0x00000150

#define WEG_HDMI_PHY_QSEWDES_COM_SAW_CODE_OUT_STATUS		0x00000154

#define WEG_HDMI_PHY_QSEWDES_COM_SAW_CODE_WEADY_STATUS		0x00000158

#define WEG_HDMI_PHY_QSEWDES_COM_CMN_STATUS			0x0000015c

#define WEG_HDMI_PHY_QSEWDES_COM_WESET_SM_STATUS		0x00000160

#define WEG_HDMI_PHY_QSEWDES_COM_WESTWIM_CODE_STATUS		0x00000164

#define WEG_HDMI_PHY_QSEWDES_COM_PWWCAW_CODE1_STATUS		0x00000168

#define WEG_HDMI_PHY_QSEWDES_COM_PWWCAW_CODE2_STATUS		0x0000016c

#define WEG_HDMI_PHY_QSEWDES_COM_BG_CTWW			0x00000170

#define WEG_HDMI_PHY_QSEWDES_COM_CWK_SEWECT			0x00000174

#define WEG_HDMI_PHY_QSEWDES_COM_HSCWK_SEW			0x00000178

#define WEG_HDMI_PHY_QSEWDES_COM_INTEGWOOP_BINCODE_STATUS	0x0000017c

#define WEG_HDMI_PHY_QSEWDES_COM_PWW_ANAWOG			0x00000180

#define WEG_HDMI_PHY_QSEWDES_COM_COWECWK_DIV			0x00000184

#define WEG_HDMI_PHY_QSEWDES_COM_SW_WESET			0x00000188

#define WEG_HDMI_PHY_QSEWDES_COM_COWE_CWK_EN			0x0000018c

#define WEG_HDMI_PHY_QSEWDES_COM_C_WEADY_STATUS			0x00000190

#define WEG_HDMI_PHY_QSEWDES_COM_CMN_CONFIG			0x00000194

#define WEG_HDMI_PHY_QSEWDES_COM_CMN_WATE_OVEWWIDE		0x00000198

#define WEG_HDMI_PHY_QSEWDES_COM_SVS_MODE_CWK_SEW		0x0000019c

#define WEG_HDMI_PHY_QSEWDES_COM_DEBUG_BUS0			0x000001a0

#define WEG_HDMI_PHY_QSEWDES_COM_DEBUG_BUS1			0x000001a4

#define WEG_HDMI_PHY_QSEWDES_COM_DEBUG_BUS2			0x000001a8

#define WEG_HDMI_PHY_QSEWDES_COM_DEBUG_BUS3			0x000001ac

#define WEG_HDMI_PHY_QSEWDES_COM_DEBUG_BUS_SEW			0x000001b0

#define WEG_HDMI_PHY_QSEWDES_COM_CMN_MISC1			0x000001b4

#define WEG_HDMI_PHY_QSEWDES_COM_CMN_MISC2			0x000001b8

#define WEG_HDMI_PHY_QSEWDES_COM_COWECWK_DIV_MODE1		0x000001bc

#define WEG_HDMI_PHY_QSEWDES_COM_COWECWK_DIV_MODE2		0x000001c0

#define WEG_HDMI_PHY_QSEWDES_COM_CMN_WSVD5			0x000001c4

#define WEG_HDMI_PHY_QSEWDES_TX_WX_BIST_MODE_WANENO		0x00000000

#define WEG_HDMI_PHY_QSEWDES_TX_WX_BIST_INVEWT			0x00000004

#define WEG_HDMI_PHY_QSEWDES_TX_WX_CWKBUF_ENABWE		0x00000008

#define WEG_HDMI_PHY_QSEWDES_TX_WX_CMN_CONTWOW_ONE		0x0000000c

#define WEG_HDMI_PHY_QSEWDES_TX_WX_CMN_CONTWOW_TWO		0x00000010

#define WEG_HDMI_PHY_QSEWDES_TX_WX_CMN_CONTWOW_THWEE		0x00000014

#define WEG_HDMI_PHY_QSEWDES_TX_WX_TX_EMP_POST1_WVW		0x00000018

#define WEG_HDMI_PHY_QSEWDES_TX_WX_TX_POST2_EMPH		0x0000001c

#define WEG_HDMI_PHY_QSEWDES_TX_WX_TX_BOOST_WVW_UP_DN		0x00000020

#define WEG_HDMI_PHY_QSEWDES_TX_WX_HP_PD_ENABWES		0x00000024

#define WEG_HDMI_PHY_QSEWDES_TX_WX_TX_IDWE_WVW_WAWGE_AMP	0x00000028

#define WEG_HDMI_PHY_QSEWDES_TX_WX_TX_DWV_WVW			0x0000002c

#define WEG_HDMI_PHY_QSEWDES_TX_WX_TX_DWV_WVW_OFFSET		0x00000030

#define WEG_HDMI_PHY_QSEWDES_TX_WX_WESET_TSYNC_EN		0x00000034

#define WEG_HDMI_PHY_QSEWDES_TX_WX_PWE_STAWW_WDO_BOOST_EN	0x00000038

#define WEG_HDMI_PHY_QSEWDES_TX_WX_TX_BAND			0x0000003c

#define WEG_HDMI_PHY_QSEWDES_TX_WX_SWEW_CNTW			0x00000040

#define WEG_HDMI_PHY_QSEWDES_TX_WX_INTEWFACE_SEWECT		0x00000044

#define WEG_HDMI_PHY_QSEWDES_TX_WX_WPB_EN			0x00000048

#define WEG_HDMI_PHY_QSEWDES_TX_WX_WES_CODE_WANE_TX		0x0000004c

#define WEG_HDMI_PHY_QSEWDES_TX_WX_WES_CODE_WANE_WX		0x00000050

#define WEG_HDMI_PHY_QSEWDES_TX_WX_WES_CODE_WANE_OFFSET		0x00000054

#define WEG_HDMI_PHY_QSEWDES_TX_WX_PEWW_WENGTH1			0x00000058

#define WEG_HDMI_PHY_QSEWDES_TX_WX_PEWW_WENGTH2			0x0000005c

#define WEG_HDMI_PHY_QSEWDES_TX_WX_SEWDES_BYP_EN_OUT		0x00000060

#define WEG_HDMI_PHY_QSEWDES_TX_WX_DEBUG_BUS_SEW		0x00000064

#define WEG_HDMI_PHY_QSEWDES_TX_WX_HIGHZ_TWANSCEIVEWEN_BIAS_DWVW_EN	0x00000068

#define WEG_HDMI_PHY_QSEWDES_TX_WX_TX_POW_INV			0x0000006c

#define WEG_HDMI_PHY_QSEWDES_TX_WX_PAWWATE_WEC_DETECT_IDWE_EN	0x00000070

#define WEG_HDMI_PHY_QSEWDES_TX_WX_BIST_PATTEWN1		0x00000074

#define WEG_HDMI_PHY_QSEWDES_TX_WX_BIST_PATTEWN2		0x00000078

#define WEG_HDMI_PHY_QSEWDES_TX_WX_BIST_PATTEWN3		0x0000007c

#define WEG_HDMI_PHY_QSEWDES_TX_WX_BIST_PATTEWN4		0x00000080

#define WEG_HDMI_PHY_QSEWDES_TX_WX_BIST_PATTEWN5		0x00000084

#define WEG_HDMI_PHY_QSEWDES_TX_WX_BIST_PATTEWN6		0x00000088

#define WEG_HDMI_PHY_QSEWDES_TX_WX_BIST_PATTEWN7		0x0000008c

#define WEG_HDMI_PHY_QSEWDES_TX_WX_BIST_PATTEWN8		0x00000090

#define WEG_HDMI_PHY_QSEWDES_TX_WX_WANE_MODE			0x00000094

#define WEG_HDMI_PHY_QSEWDES_TX_WX_IDAC_CAW_WANE_MODE		0x00000098

#define WEG_HDMI_PHY_QSEWDES_TX_WX_IDAC_CAW_WANE_MODE_CONFIGUWATION	0x0000009c

#define WEG_HDMI_PHY_QSEWDES_TX_WX_ATB_SEW1			0x000000a0

#define WEG_HDMI_PHY_QSEWDES_TX_WX_ATB_SEW2			0x000000a4

#define WEG_HDMI_PHY_QSEWDES_TX_WX_WCV_DETECT_WVW		0x000000a8

#define WEG_HDMI_PHY_QSEWDES_TX_WX_WCV_DETECT_WVW_2		0x000000ac

#define WEG_HDMI_PHY_QSEWDES_TX_WX_PWBS_SEED1			0x000000b0

#define WEG_HDMI_PHY_QSEWDES_TX_WX_PWBS_SEED2			0x000000b4

#define WEG_HDMI_PHY_QSEWDES_TX_WX_PWBS_SEED3			0x000000b8

#define WEG_HDMI_PHY_QSEWDES_TX_WX_PWBS_SEED4			0x000000bc

#define WEG_HDMI_PHY_QSEWDES_TX_WX_WESET_GEN			0x000000c0

#define WEG_HDMI_PHY_QSEWDES_TX_WX_WESET_GEN_MUXES		0x000000c4

#define WEG_HDMI_PHY_QSEWDES_TX_WX_TWAN_DWVW_EMP_EN		0x000000c8

#define WEG_HDMI_PHY_QSEWDES_TX_WX_TX_INTEWFACE_MODE		0x000000cc

#define WEG_HDMI_PHY_QSEWDES_TX_WX_PWM_CTWW			0x000000d0

#define WEG_HDMI_PHY_QSEWDES_TX_WX_PWM_ENCODED_OW_DATA		0x000000d4

#define WEG_HDMI_PHY_QSEWDES_TX_WX_PWM_GEAW_1_DIVIDEW_BAND2	0x000000d8

#define WEG_HDMI_PHY_QSEWDES_TX_WX_PWM_GEAW_2_DIVIDEW_BAND2	0x000000dc

#define WEG_HDMI_PHY_QSEWDES_TX_WX_PWM_GEAW_3_DIVIDEW_BAND2	0x000000e0

#define WEG_HDMI_PHY_QSEWDES_TX_WX_PWM_GEAW_4_DIVIDEW_BAND2	0x000000e4

#define WEG_HDMI_PHY_QSEWDES_TX_WX_PWM_GEAW_1_DIVIDEW_BAND0_1	0x000000e8

#define WEG_HDMI_PHY_QSEWDES_TX_WX_PWM_GEAW_2_DIVIDEW_BAND0_1	0x000000ec

#define WEG_HDMI_PHY_QSEWDES_TX_WX_PWM_GEAW_3_DIVIDEW_BAND0_1	0x000000f0

#define WEG_HDMI_PHY_QSEWDES_TX_WX_PWM_GEAW_4_DIVIDEW_BAND0_1	0x000000f4

#define WEG_HDMI_PHY_QSEWDES_TX_WX_VMODE_CTWW1			0x000000f8

#define WEG_HDMI_PHY_QSEWDES_TX_WX_VMODE_CTWW2			0x000000fc

#define WEG_HDMI_PHY_QSEWDES_TX_WX_TX_AWOG_INTF_OBSV_CNTW	0x00000100

#define WEG_HDMI_PHY_QSEWDES_TX_WX_BIST_STATUS			0x00000104

#define WEG_HDMI_PHY_QSEWDES_TX_WX_BIST_EWWOW_COUNT1		0x00000108

#define WEG_HDMI_PHY_QSEWDES_TX_WX_BIST_EWWOW_COUNT2		0x0000010c

#define WEG_HDMI_PHY_QSEWDES_TX_WX_TX_AWOG_INTF_OBSV		0x00000110


#endif /* HDMI_XMW */
