{
  "processor": "U880",
  "manufacturer": "VEB Mikroelektronik Erfurt (East Germany/DDR)",
  "year": 1980,
  "schema_version": "1.0",
  "source": "U880 datasheet, VEB Mikroelektronik Erfurt; Zilog Z80 CPU Technical Manual cross-reference",
  "base_architecture": "z80",
  "base_timing_reference": "../../zilog/z80/timing/z80_timing.json",
  "timing_notes": "East German clone of Zilog Z80. Cycle-identical to Z80. Full Z80 instruction set. Used in KC 85 series, Z1013, and many DDR computers. One of the most widely produced Eastern Bloc Z80 clones.",
  "instruction_count": 693,
  "instructions": [
    {"mnemonic": "NOP", "opcode": "0x00", "bytes": 1, "cycles": 4, "category": "nop", "addressing_mode": "implied", "flags_affected": "", "notes": ""},
    {"mnemonic": "LD BC,nn", "opcode": "0x01", "bytes": 3, "cycles": 10, "category": "data_transfer", "addressing_mode": "immediate_extended", "flags_affected": "", "notes": ""},
    {"mnemonic": "LD (BC),A", "opcode": "0x02", "bytes": 1, "cycles": 7, "category": "data_transfer", "addressing_mode": "register_indirect", "flags_affected": "", "notes": ""},
    {"mnemonic": "INC BC", "opcode": "0x03", "bytes": 1, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "", "notes": "16-bit INC"},
    {"mnemonic": "INC B", "opcode": "0x04", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "SZH-V-", "notes": ""},
    {"mnemonic": "DEC B", "opcode": "0x05", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "SZH-V-", "notes": ""},
    {"mnemonic": "LD B,n", "opcode": "0x06", "bytes": 2, "cycles": 7, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "", "notes": ""},
    {"mnemonic": "RLCA", "opcode": "0x07", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "implied", "flags_affected": "H0C", "notes": "Rotate A left circular"},
    {"mnemonic": "EX AF,AF'", "opcode": "0x08", "bytes": 1, "cycles": 4, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "", "notes": "Exchange AF with shadow"},
    {"mnemonic": "ADD HL,BC", "opcode": "0x09", "bytes": 1, "cycles": 11, "category": "alu", "addressing_mode": "register", "flags_affected": "-H-C", "notes": "16-bit add"},
    {"mnemonic": "LD A,(BC)", "opcode": "0x0A", "bytes": 1, "cycles": 7, "category": "data_transfer", "addressing_mode": "register_indirect", "flags_affected": "", "notes": ""},
    {"mnemonic": "DEC BC", "opcode": "0x0B", "bytes": 1, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "", "notes": ""},
    {"mnemonic": "DJNZ e", "opcode": "0x10", "bytes": 2, "cycles": 13, "category": "control", "addressing_mode": "relative", "flags_affected": "", "notes": "13 if taken, 8 if not"},
    {"mnemonic": "LD DE,nn", "opcode": "0x11", "bytes": 3, "cycles": 10, "category": "data_transfer", "addressing_mode": "immediate_extended", "flags_affected": "", "notes": ""},
    {"mnemonic": "LD (DE),A", "opcode": "0x12", "bytes": 1, "cycles": 7, "category": "data_transfer", "addressing_mode": "register_indirect", "flags_affected": "", "notes": ""},
    {"mnemonic": "JR e", "opcode": "0x18", "bytes": 2, "cycles": 12, "category": "control", "addressing_mode": "relative", "flags_affected": "", "notes": "Unconditional relative jump"},
    {"mnemonic": "JR NZ,e", "opcode": "0x20", "bytes": 2, "cycles": 12, "category": "control", "addressing_mode": "relative", "flags_affected": "", "notes": "12 if taken, 7 if not"},
    {"mnemonic": "LD HL,nn", "opcode": "0x21", "bytes": 3, "cycles": 10, "category": "data_transfer", "addressing_mode": "immediate_extended", "flags_affected": "", "notes": ""},
    {"mnemonic": "LD (nn),HL", "opcode": "0x22", "bytes": 3, "cycles": 16, "category": "data_transfer", "addressing_mode": "direct", "flags_affected": "", "notes": ""},
    {"mnemonic": "DAA", "opcode": "0x27", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "implied", "flags_affected": "SZHPC", "notes": "Decimal adjust"},
    {"mnemonic": "JR Z,e", "opcode": "0x28", "bytes": 2, "cycles": 12, "category": "control", "addressing_mode": "relative", "flags_affected": "", "notes": "12 if taken, 7 if not"},
    {"mnemonic": "CPL", "opcode": "0x2F", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "implied", "flags_affected": "H1N1", "notes": "Complement A"},
    {"mnemonic": "LD SP,nn", "opcode": "0x31", "bytes": 3, "cycles": 10, "category": "data_transfer", "addressing_mode": "immediate_extended", "flags_affected": "", "notes": ""},
    {"mnemonic": "LD (nn),A", "opcode": "0x32", "bytes": 3, "cycles": 13, "category": "data_transfer", "addressing_mode": "direct", "flags_affected": "", "notes": ""},
    {"mnemonic": "SCF", "opcode": "0x37", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "implied", "flags_affected": "H0C1", "notes": "Set carry flag"},
    {"mnemonic": "CCF", "opcode": "0x3F", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "implied", "flags_affected": "H?C", "notes": "Complement carry"},
    {"mnemonic": "LD A,n", "opcode": "0x3E", "bytes": 2, "cycles": 7, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "", "notes": ""},
    {"mnemonic": "LD A,(nn)", "opcode": "0x3A", "bytes": 3, "cycles": 13, "category": "data_transfer", "addressing_mode": "direct", "flags_affected": "", "notes": ""},
    {"mnemonic": "LD r,r", "opcode": "0x40", "bytes": 1, "cycles": 4, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "", "notes": "Register to register"},
    {"mnemonic": "LD r,(HL)", "opcode": "0x46", "bytes": 1, "cycles": 7, "category": "data_transfer", "addressing_mode": "register_indirect", "flags_affected": "", "notes": ""},
    {"mnemonic": "LD (HL),r", "opcode": "0x70", "bytes": 1, "cycles": 7, "category": "data_transfer", "addressing_mode": "register_indirect", "flags_affected": "", "notes": ""},
    {"mnemonic": "HALT", "opcode": "0x76", "bytes": 1, "cycles": 4, "category": "control", "addressing_mode": "implied", "flags_affected": "", "notes": ""},
    {"mnemonic": "ADD A,r", "opcode": "0x80", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "SZHVNC", "notes": ""},
    {"mnemonic": "ADD A,(HL)", "opcode": "0x86", "bytes": 1, "cycles": 7, "category": "alu", "addressing_mode": "register_indirect", "flags_affected": "SZHVNC", "notes": ""},
    {"mnemonic": "ADD A,n", "opcode": "0xC6", "bytes": 2, "cycles": 7, "category": "alu", "addressing_mode": "immediate", "flags_affected": "SZHVNC", "notes": ""},
    {"mnemonic": "ADC A,r", "opcode": "0x88", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "SZHVNC", "notes": ""},
    {"mnemonic": "SUB r", "opcode": "0x90", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "SZHVNC", "notes": ""},
    {"mnemonic": "SBC A,r", "opcode": "0x98", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "SZHVNC", "notes": ""},
    {"mnemonic": "AND r", "opcode": "0xA0", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "SZHPNC", "notes": ""},
    {"mnemonic": "XOR r", "opcode": "0xA8", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "SZHPNC", "notes": ""},
    {"mnemonic": "OR r", "opcode": "0xB0", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "SZHPNC", "notes": ""},
    {"mnemonic": "CP r", "opcode": "0xB8", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "SZHVNC", "notes": ""},
    {"mnemonic": "CP n", "opcode": "0xFE", "bytes": 2, "cycles": 7, "category": "alu", "addressing_mode": "immediate", "flags_affected": "SZHVNC", "notes": ""},
    {"mnemonic": "PUSH BC", "opcode": "0xC5", "bytes": 1, "cycles": 11, "category": "stack", "addressing_mode": "register", "flags_affected": "", "notes": ""},
    {"mnemonic": "PUSH AF", "opcode": "0xF5", "bytes": 1, "cycles": 11, "category": "stack", "addressing_mode": "register", "flags_affected": "", "notes": ""},
    {"mnemonic": "POP BC", "opcode": "0xC1", "bytes": 1, "cycles": 10, "category": "stack", "addressing_mode": "register", "flags_affected": "", "notes": ""},
    {"mnemonic": "POP AF", "opcode": "0xF1", "bytes": 1, "cycles": 10, "category": "stack", "addressing_mode": "register", "flags_affected": "", "notes": ""},
    {"mnemonic": "JP nn", "opcode": "0xC3", "bytes": 3, "cycles": 10, "category": "control", "addressing_mode": "direct", "flags_affected": "", "notes": ""},
    {"mnemonic": "JP NZ,nn", "opcode": "0xC2", "bytes": 3, "cycles": 10, "category": "control", "addressing_mode": "direct", "flags_affected": "", "notes": ""},
    {"mnemonic": "JP Z,nn", "opcode": "0xCA", "bytes": 3, "cycles": 10, "category": "control", "addressing_mode": "direct", "flags_affected": "", "notes": ""},
    {"mnemonic": "CALL nn", "opcode": "0xCD", "bytes": 3, "cycles": 17, "category": "control", "addressing_mode": "direct", "flags_affected": "", "notes": ""},
    {"mnemonic": "RET", "opcode": "0xC9", "bytes": 1, "cycles": 10, "category": "control", "addressing_mode": "implied", "flags_affected": "", "notes": ""},
    {"mnemonic": "RET NZ", "opcode": "0xC0", "bytes": 1, "cycles": 11, "category": "control", "addressing_mode": "implied", "flags_affected": "", "notes": "11 if taken, 5 if not"},
    {"mnemonic": "RST n", "opcode": "0xC7", "bytes": 1, "cycles": 11, "category": "control", "addressing_mode": "implied", "flags_affected": "", "notes": ""},
    {"mnemonic": "IN A,(n)", "opcode": "0xDB", "bytes": 2, "cycles": 11, "category": "io", "addressing_mode": "immediate", "flags_affected": "", "notes": ""},
    {"mnemonic": "OUT (n),A", "opcode": "0xD3", "bytes": 2, "cycles": 11, "category": "io", "addressing_mode": "immediate", "flags_affected": "", "notes": ""},
    {"mnemonic": "EI", "opcode": "0xFB", "bytes": 1, "cycles": 4, "category": "control", "addressing_mode": "implied", "flags_affected": "", "notes": ""},
    {"mnemonic": "DI", "opcode": "0xF3", "bytes": 1, "cycles": 4, "category": "control", "addressing_mode": "implied", "flags_affected": "", "notes": ""},
    {"mnemonic": "EX DE,HL", "opcode": "0xEB", "bytes": 1, "cycles": 4, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "", "notes": ""},
    {"mnemonic": "EX (SP),HL", "opcode": "0xE3", "bytes": 1, "cycles": 19, "category": "data_transfer", "addressing_mode": "register_indirect", "flags_affected": "", "notes": ""},
    {"mnemonic": "EXX", "opcode": "0xD9", "bytes": 1, "cycles": 4, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "", "notes": "Exchange BC/DE/HL with shadows"},
    {"mnemonic": "BIT b,r", "opcode": "0xCB40", "bytes": 2, "cycles": 8, "category": "bit", "addressing_mode": "register", "flags_affected": "SZH1-", "notes": "Test bit"},
    {"mnemonic": "SET b,r", "opcode": "0xCBC0", "bytes": 2, "cycles": 8, "category": "bit", "addressing_mode": "register", "flags_affected": "", "notes": "Set bit"},
    {"mnemonic": "RES b,r", "opcode": "0xCB80", "bytes": 2, "cycles": 8, "category": "bit", "addressing_mode": "register", "flags_affected": "", "notes": "Reset bit"},
    {"mnemonic": "LDIR", "opcode": "0xEDB0", "bytes": 2, "cycles": 21, "category": "block", "addressing_mode": "register_indirect", "flags_affected": "H0P0N0", "notes": "Block transfer; 21 repeat, 16 last"},
    {"mnemonic": "LDDR", "opcode": "0xEDB8", "bytes": 2, "cycles": 21, "category": "block", "addressing_mode": "register_indirect", "flags_affected": "H0P0N0", "notes": "Block transfer (decrement)"},
    {"mnemonic": "CPIR", "opcode": "0xEDB1", "bytes": 2, "cycles": 21, "category": "block", "addressing_mode": "register_indirect", "flags_affected": "SZHPN1", "notes": "Block compare"},
    {"mnemonic": "LD SP,HL", "opcode": "0xF9", "bytes": 1, "cycles": 6, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "", "notes": ""}
  ]
}
