// Seed: 58454339
module module_0 (
    output uwire id_0,
    input wire id_1,
    input wire id_2,
    output supply0 id_3,
    output wand id_4,
    output tri0 id_5,
    output wor id_6,
    output wire id_7,
    input supply0 id_8,
    input supply1 id_9,
    input tri0 id_10,
    output wor id_11
);
  always @(posedge id_9, 1'b0) release id_4;
endmodule
module module_1 (
    output tri1 id_0,
    input  tri0 id_1
    , id_5,
    input  wor  id_2,
    output tri0 id_3
);
  assign id_5 = 1;
  wire id_6, id_7;
  xnor (id_0, id_7, id_6);
  module_0(
      id_3, id_1, id_1, id_0, id_3, id_0, id_0, id_0, id_2, id_2, id_2, id_0
  );
endmodule
