---
name: Table 2-44
full_name: Table 2-44. MSRs Supported by 10th Generation Intel® Core™ Processors Based on Ice Lake Microarchitecture
supported_cpu:
- 06_7DH
- 06_7EH
msr:
- value: 33H
  name: MSR_MEMORY_CTRL
  bitfields:
  - bit: '28:0'
    description: Reserved
  - bit: '29'
    access: '0'
    long_description: 'Enable #AC exception for split locked accesses: Cause #AC exception for split locked access at all CPL irrespective of CR0.AM or EFLAGS.AC. If bits 29 and 31 are both set, bit 29 takes precedence.'
    description: 'Enable #AC exception for split locked accesses'
  - bit: '30'
    description: Reserved
  - bit: '31'
    description: Reserved
  scope: Core
  description: Memory Control Register
- value: 48H
  name: IA32_SPEC_CTRL
  scope: Core
  description: See Table 2-2
  see_table:
  - 2-2
- value: 49H
  name: IA32_PREDICT_CMD
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 8CH
  name: IA32_SGXLEPUBKEYHASH0
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 8DH
  name: IA32_SGXLEPUBKEYHASH1
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 8EH
  name: IA32_SGXLEPUBKEYHASH2
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 8FH
  name: IA32_SGXLEPUBKEYHASH3
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: A0H
  name: MSR_BIOS_MCU_ERRORCODE
  bitfields:
  - bit: '15:0'
    access: R/O
    description: Error Codes
  - bit: '30:16'
    description: Reserved
  - bit: '31'
    access: R/O
    long_description: MCU Partial Success When set to 1, WRMSR 0x79 skipped part of the functionality during BIOS.
    description: MCU Partial Success
  scope: Package
  access: R/O
  description: BIOS MCU ERRORCODE
  long_description: BIOS MCU ERRORCODE This MSR indicates if WRMSR 0x79 failed to configure PRM memory and gives a hint to debug BIOS.
- value: A5H
  name: MSR_FIT_BIOS_ERROR
  bitfields:
  - bit: '7:0'
    access: R/W
    long_description: Error Codes Error codes for debug.
    description: Error Codes
  - bit: '15:8'
    access: R/W
    long_description: Entry Type Failed FIT entry type.
    description: Entry Type
  - bit: '16'
    access: R/W
    long_description: FIT MCU Entry FIT contains MCU entry.
    description: FIT MCU Entry
  - bit: '62:17'
    description: Reserved
  - bit: '63'
    access: R/W
    long_description: LOCK When set to 1, writes to this MSR will be skipped.
    description: LOCK
  scope: Thread
  access: R/W
  description: FIT BIOS ERROR
  long_description: FIT BIOS ERROR Report error codes for debug in case the processor failed to parse the Firmware Table in BIOS. Can also be used to log BIOS information.
- value: 10BH
  name: IA32_FLUSH_CMD
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 151H
  name: MSR_BIOS_DONE
  bitfields:
  - bit: '0'
    access: R/WO
    long_description: BIOS Done Indication Set by BIOS when it finishes programming the processor and wants to lock the memory configuration from changes by software that is running on this thread. Writes to the bit will be ignored if EAX[0] is 0.
    description: BIOS Done Indication
  - bit: '1'
    access: R/O
    long_description: Package BIOS Done Indication When set to 1, all threads in the package have bit 0 of this MSR set.
    description: Package BIOS Done Indication
  - bit: '31:2'
    description: Reserved
  scope: Thread
  access: R/WO
  description: BIOS Done
- value: 1F1H
  name: MSR_CRASHLOG_CONTROL
  bitfields:
  - bit: '0'
    long_description: 'CDDIS: CrashDump_Disable If set, indicates that Crash Dump is disabled.'
    description: CDDIS
  - bit: '63:1'
    description: Reserved
  scope: Thread
  description: Write Data to a Crash Log Configuration
- value: 2A0H
  name: MSR_PRMRR_BASE_0
  bitfields:
  - bit: '2:0'
    description: MEMTYPE
  - bit: '3'
    description: CONFIGURED
  - bit: '11:4'
    description: Reserved
  - bit: '51:12'
    description: BASE
  - bit: '63:52'
    description: Reserved
  scope: Core
  access: R/W
  description: Processor Reserved Memory Range Register -
  long_description: Processor Reserved Memory Range Register - Physical Base Control Register
- value: 30CH
  name: IA32_FIXED_CTR3
  scope: Thread
  access: R/W
  description: Fixed-Function Performance Counter Register 3
  long_description: Fixed-Function Performance Counter Register 3 Bit definitions are the same as found in IA32_FIXED_CTR0, offset 309H. See Table 2-2.
  see_table:
  - 2-2
- value: 329H
  name: MSR_PERF_METRICS
  bitfields:
  - bit: '7:0'
    long_description: Retiring. Percent of utilized slots by uops that eventually retire (commit).
    description: Retiring
  - bit: '15:8'
    long_description: Bad Speculation. Percent of wasted slots due to incorrect speculation, covering utilized by uops that do not retire, or recovery bubbles (unutilized slots).
    description: Bad Speculation
  - bit: '23:16'
    long_description: Frontend Bound. Percent of unutilized slots where front-end did not deliver a uop while back-end is ready.
    description: Frontend Bound
  - bit: '31:24'
    long_description: Backend Bound. Percent of unutilized slots where a uop was not delivered to back-end due to lack of back- end resources.
    description: Backend Bound
  - bit: '63:25'
    description: Reserved
  scope: Thread
  access: R/W
  description: Performance Metrics
  long_description: Performance Metrics Reports metrics directly. Software can check (and/or expose to its guests) the availability of PERF_METRICS feature using IA32_PERF_CAPABILITIES.PERF_METRICS_AVAILABL E (bit 15).
- value: 3F2H
  name: MSR_PEBS_DATA_CFG
  bitfields:
  - bit: '0'
    long_description: Memory Info. Setting this bit will capture memory information such as the linear address, data source and latency of the memory access in the PEBS record.
    description: Memory Info
  - bit: '1'
    long_description: GPRs. Setting this bit will capture the contents of the General Purpose registers in the PEBS record.
    description: GPRs
  - bit: '2'
    long_description: XMMs. Setting this bit will capture the contents of the XMM registers in the PEBS record.
    description: XMMs
  - bit: '3'
    long_description: LBRs. Setting this bit will capture LBR TO, FROM and INFO in the PEBS record.
    description: LBRs
  - bit: '23:4'
    description: Reserved
  - bit: '31:24'
    long_description: LBR Entries. Set the field to the desired number of entries - 1. For example, if the LBR_entries field is 0, a single entry will be included in the record. To include 32 LBR entries, set the LBR_entries field to 31 (0x1F). To ensure all PEBS records are 16-byte aligned, software can use LBR_entries that is multiple of 3.
    description: LBR Entries
  scope: Thread
  access: R/W
  description: PEBS Data Configuration
  long_description: PEBS Data Configuration Provides software the capability to select data groups of interest and thus reduce the record size in memory and record generation latency. Hence, a PEBS record's size and layout vary based on the selected groups. The MSR also allows software to select LBR depth for branch data records.
- value: 541H
  name: MSR_CORE_UARCH_CTL
  bitfields:
  - bit: '0'
    long_description: L1 Scrubbing Enable When set to 1, enable L1 scrubbing.
    description: L1 Scrubbing Enable
  - bit: '31:1'
    description: Reserved
  scope: Core
  access: R/W
  description: Core Microarchitecture Control MSR
- value: 657H
  name: MSR_FAST_UNCORE_MSRS_CTL
  bitfields:
  - bit: '3:0'
    long_description: 'FAST_ACCESS_ENABLE: Bit 0: When set to ''1'', provides a hint for the hardware to enable fast access mode for the IA32_HWP_REQUEST MSR. This bit is sticky and is cleaned by the hardware only during reset time. This bit is valid only if FAST_UNCORE_MSRS_CAPABILITY[0] is set. Setting this bit will cause CPUID[6].EAX[18] to be set.'
    description: FAST_ACCESS_ENABLE
  - bit: '31:4'
    description: Reserved
  scope: Thread
  access: R/W
  description: Fast WRMSR/RDMSR Control MSR
- value: 65EH
  name: MSR_FAST_UNCORE_MSRS_STATUS
  bitfields:
  - bit: '0'
    long_description: Indicates whether the CPU is still in the middle of writing IA32_HWP_REQUEST MSR, even after the WRMSR instruction has retired. A value of 1 indicates the last write of IA32_HWP_REQUEST is still ongoing. A value of 0 indicates the last write of IA32_HWP_REQUEST is visible outside the logical processor. Software can use the status of this bit to avoid overwriting IA32_HWP_REQUEST.
    description: Indicates whether the CPU is still in the middle of
  - bit: '31:1'
    description: Reserved
  scope: Thread
  description: Indication of Uncore MSRs
- value: 65FH
  name: MSR_FAST_UNCORE_MSRS_CAPABILITY
  bitfields:
  - bit: '3:0'
    long_description: 'MSRS_CAPABILITY: Bit 0: If set to ‘1’, hardware supports the fast access mode for the IA32_HWP_REQUEST MSR.'
    description: MSRS_CAPABILITY
  - bit: '31:4'
    description: Reserved
  scope: Thread
  access: R/O
  description: Fast WRMSR/RDMSR Enumeration MSR
- value: 772H
  name: IA32_HWP_REQUEST_PKG
  scope: Package
  description: See Table 2-2
  see_table:
  - 2-2
- value: 775H
  name: IA32_PECI_HWP_REQUEST_INFO
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
- value: 777H
  name: IA32_HWP_STATUS
  scope: Thread
  description: See Table 2-2
  see_table:
  - 2-2
