{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1672420381579 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672420381579 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 30 17:13:01 2022 " "Processing started: Fri Dec 30 17:13:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672420381579 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672420381579 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ii -c ii " "Command: quartus_map --read_settings_files=on --write_settings_files=off ii -c ii" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672420381579 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1672420382362 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1672420382362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ii.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ii.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ii " "Found entity 1: ii" {  } { { "ii.bdf" "" { Schematic "C:/Users/alexa/disciplinas/isd/praticas/er/ii.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672420396853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672420396853 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ii " "Elaborating entity \"ii\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1672420397001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74194 74194:inst " "Elaborating entity \"74194\" for hierarchy \"74194:inst\"" {  } { { "ii.bdf" "inst" { Schematic "C:/Users/alexa/disciplinas/isd/praticas/er/ii.bdf" { { 136 336 456 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672420397053 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74194:inst " "Elaborated megafunction instantiation \"74194:inst\"" {  } { { "ii.bdf" "" { Schematic "C:/Users/alexa/disciplinas/isd/praticas/er/ii.bdf" { { 136 336 456 328 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672420397077 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[3\] VCC " "Pin \"Q\[3\]\" is stuck at VCC" {  } { { "ii.bdf" "" { Schematic "C:/Users/alexa/disciplinas/isd/praticas/er/ii.bdf" { { 216 544 720 232 "Q\[3..0\]" "" } { 208 456 496 225 "Q\[2\]" "" } { 224 456 512 241 "Q\[1\]" "" } { 240 456 488 257 "Q\[0\]" "" } { 192 456 504 209 "Q\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672420397524 "|ii|Q[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[2\] VCC " "Pin \"Q\[2\]\" is stuck at VCC" {  } { { "ii.bdf" "" { Schematic "C:/Users/alexa/disciplinas/isd/praticas/er/ii.bdf" { { 216 544 720 232 "Q\[3..0\]" "" } { 208 456 496 225 "Q\[2\]" "" } { 224 456 512 241 "Q\[1\]" "" } { 240 456 488 257 "Q\[0\]" "" } { 192 456 504 209 "Q\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672420397524 "|ii|Q[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[1\] VCC " "Pin \"Q\[1\]\" is stuck at VCC" {  } { { "ii.bdf" "" { Schematic "C:/Users/alexa/disciplinas/isd/praticas/er/ii.bdf" { { 216 544 720 232 "Q\[3..0\]" "" } { 208 456 496 225 "Q\[2\]" "" } { 224 456 512 241 "Q\[1\]" "" } { 240 456 488 257 "Q\[0\]" "" } { 192 456 504 209 "Q\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672420397524 "|ii|Q[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[0\] VCC " "Pin \"Q\[0\]\" is stuck at VCC" {  } { { "ii.bdf" "" { Schematic "C:/Users/alexa/disciplinas/isd/praticas/er/ii.bdf" { { 216 544 720 232 "Q\[3..0\]" "" } { 208 456 496 225 "Q\[2\]" "" } { 224 456 512 241 "Q\[1\]" "" } { 240 456 488 257 "Q\[0\]" "" } { 192 456 504 209 "Q\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672420397524 "|ii|Q[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1672420397524 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1672420397790 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672420397790 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "ii.bdf" "" { Schematic "C:/Users/alexa/disciplinas/isd/praticas/er/ii.bdf" { { 296 112 280 312 "CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672420397837 "|ii|CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1672420397837 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1672420397837 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1672420397837 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1672420397837 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672420397884 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 30 17:13:17 2022 " "Processing ended: Fri Dec 30 17:13:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672420397884 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672420397884 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672420397884 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1672420397884 ""}
