#Top file: Hog searches for the top file with name format top_<project>.vhd
logic/top_triggerBoard.vhd

#Packages
logic/intel_package.vhd
logic/paperoPackage.vhd 08
logic/msdintf/basic_functions/basic_package.vhd

#Project-specific files

#Basic functions_md

#Qsys IPs: regenerate the IP for each new build
#Add the qip if you want to generate it only once
#ip/soc_system/soc_system.qsys noadd --synthesis=VHDL

#Other IPs
ip/edge_detect/altera_edge_detector.v
ip/debounce/debounce.v

#Basic functions in the msdintf submodule
logic/msdintf/basic_functions/sync_stage.vhd
logic/msdintf/basic_functions/sync_edge.vhd
logic/msdintf/basic_functions/shift_register.vhd
logic/msdintf/basic_functions/pulse_generator.vhd
logic/msdintf/basic_functions/parametric_fifo_synch.vhd
logic/msdintf/basic_functions/parametric_fifo_dp.vhd
logic/msdintf/basic_functions/edge_detector.vhd
logic/msdintf/basic_functions/delay_timer.vhd
logic/msdintf/basic_functions/counter.vhd
logic/msdintf/basic_functions/clock_divider.vhd
